

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Mon Nov 20 19:59:36 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        SobelLab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+-----------+----------+-----------+---------+
    |        Latency       |       Interval       | Pipeline|
    |    min   |    max    |    min   |    max    |   Type  |
    +----------+-----------+----------+-----------+---------+
    |  18664561|  491445361|  18664562|  491445362|   none  |
    +----------+-----------+----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_getVal_fu_276  |getVal  |    9|    9|    9|    9|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------+----------+-----------+----------------+-----------+-----------+------+----------+
        |                     |        Latency       |    Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name      |    min   |    max    |     Latency    |  achieved |   target  | Count| Pipelined|
        +---------------------+----------+-----------+----------------+-----------+-----------+------+----------+
        |- Loop 1             |  18664560|  491445360| 17282 ~ 455042 |          -|          -|  1080|    no    |
        | + Loop 1.1          |     17280|     455040|     9 ~ 237    |          -|          -|  1920|    no    |
        |  ++ Loop 1.1.1      |       222|        222|              74|          -|          -|     3|    no    |
        |   +++ Loop 1.1.1.1  |        72|         72|              24|          -|          -|     3|    no    |
        |  ++ Loop 1.1.2      |         4|          4|               1|          -|          -|     4|    no    |
        +---------------------+----------+-----------+----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 26
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_1)
3 --> 
	20  / (!tmp_5 & tmp_17) | (!tmp_5 & tmp_27)
	4  / (!tmp_5 & !tmp_17 & !tmp_27)
	2  / (tmp_5)
4 --> 
	11  / (exitcond1_i)
	5  / (!exitcond1_i)
5 --> 
	6  / (!exitcond_i)
	4  / (exitcond_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	5  / true
11 --> 
	12  / true
12 --> 
	13  / (exitcond)
	12  / (!exitcond)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	3  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	19  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: four (7)  [1/1] 0.00ns
:0  %four = alloca i32

ST_1: out_pix_read (8)  [1/1] 1.00ns
:1  %out_pix_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_pix)

ST_1: inter_pix_read (9)  [1/1] 1.00ns
:2  %inter_pix_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inter_pix)

ST_1: out_pix3 (10)  [1/1] 0.00ns
:3  %out_pix3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_pix_read, i32 2, i32 31)

ST_1: tmp_6 (11)  [1/1] 0.00ns
:4  %tmp_6 = zext i30 %out_pix3 to i32

ST_1: StgValue_32 (12)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem2), !map !22

ST_1: StgValue_33 (13)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !28

ST_1: StgValue_34 (14)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind

ST_1: StgValue_35 (15)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [6 x i8]* @p_str2, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_36 (16)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %inter_pix, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str2, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_37 (17)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem2, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [6 x i8]* @p_str2, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_38 (18)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %out_pix, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle6, [6 x i8]* @p_str2, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_39 (19)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:81
:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_40 (20)  [1/1] 1.59ns  loc: SobelLab4/Sobel.cpp:83
:13  br label %.loopexit


 <State 2>: 2.94ns
ST_2: i (22)  [1/1] 0.00ns
.loopexit:0  %i = phi i11 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]

ST_2: tmp_1 (23)  [1/1] 2.94ns  loc: SobelLab4/Sobel.cpp:83
.loopexit:1  %tmp_1 = icmp eq i11 %i, -968

ST_2: empty (24)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080) nounwind

ST_2: i_1 (25)  [1/1] 2.33ns  loc: SobelLab4/Sobel.cpp:83
.loopexit:3  %i_1 = add i11 %i, 1

ST_2: StgValue_45 (26)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:83
.loopexit:4  br i1 %tmp_1, label %7, label %.preheader.preheader

ST_2: p_shl (28)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:86
.preheader.preheader:0  %p_shl = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %i, i11 0)

ST_2: p_shl_cast (29)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:86
.preheader.preheader:1  %p_shl_cast = zext i22 %p_shl to i23

ST_2: p_shl5 (30)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:86
.preheader.preheader:2  %p_shl5 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %i, i7 0)

ST_2: p_shl5_cast (31)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:86
.preheader.preheader:3  %p_shl5_cast = zext i18 %p_shl5 to i23

ST_2: tmp_4 (32)  [1/1] 2.59ns  loc: SobelLab4/Sobel.cpp:86
.preheader.preheader:4  %tmp_4 = sub i23 %p_shl_cast, %p_shl5_cast

ST_2: StgValue_51 (33)  [1/1] 1.59ns  loc: SobelLab4/Sobel.cpp:84
.preheader.preheader:5  br label %.preheader

ST_2: StgValue_52 (174)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:110
:0  ret void


 <State 3>: 5.41ns
ST_3: j (35)  [1/1] 0.00ns
.preheader:0  %j = phi i11 [ 0, %.preheader.preheader ], [ %j_3, %.preheader.backedge ]

ST_3: j_cast6 (36)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:84
.preheader:1  %j_cast6 = zext i11 %j to i23

ST_3: tmp_5 (37)  [1/1] 2.94ns  loc: SobelLab4/Sobel.cpp:84
.preheader:2  %tmp_5 = icmp eq i11 %j, -128

ST_3: empty_5 (38)  [1/1] 0.00ns
.preheader:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind

ST_3: j_3 (39)  [1/1] 2.33ns  loc: SobelLab4/Sobel.cpp:84
.preheader:4  %j_3 = add i11 %j, 1

ST_3: StgValue_58 (40)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:84
.preheader:5  br i1 %tmp_5, label %.loopexit.loopexit, label %1

ST_3: fullIndex_assign (42)  [1/1] 2.59ns  loc: SobelLab4/Sobel.cpp:84
:0  %fullIndex_assign = add i23 %j_cast6, %tmp_4

ST_3: fullIndex_assign_cas (43)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:84
:1  %fullIndex_assign_cas = sext i23 %fullIndex_assign to i32

ST_3: tmp (44)  [1/1] 2.94ns  loc: SobelLab4/Sobel.cpp:83
:2  %tmp = icmp eq i11 %i, -969

ST_3: tmp_7 (45)  [1/1] 2.94ns  loc: SobelLab4/Sobel.cpp:83
:3  %tmp_7 = icmp eq i11 %i, 0

ST_3: tmp_17 (46)  [1/1] 2.07ns  loc: SobelLab4/Sobel.cpp:83
:4  %tmp_17 = or i1 %tmp_7, %tmp

ST_3: StgValue_64 (47)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:83
:5  br i1 %tmp_17, label %2, label %switch.early.test

ST_3: tmp_25 (49)  [1/1] 2.94ns  loc: SobelLab4/Sobel.cpp:84
switch.early.test:0  %tmp_25 = icmp eq i11 %j, -129

ST_3: tmp_26 (50)  [1/1] 2.94ns  loc: SobelLab4/Sobel.cpp:84
switch.early.test:1  %tmp_26 = icmp eq i11 %j, 0

ST_3: tmp_27 (51)  [1/1] 2.07ns  loc: SobelLab4/Sobel.cpp:84
switch.early.test:2  %tmp_27 = or i1 %tmp_26, %tmp_25

ST_3: StgValue_68 (52)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:84
switch.early.test:3  br i1 %tmp_27, label %2, label %.preheader6.preheader

ST_3: StgValue_69 (54)  [1/1] 1.59ns
.preheader6.preheader:0  br label %.preheader6

ST_3: out_pix4_sum (163)  [1/1] 2.82ns  loc: SobelLab4/Sobel.cpp:84
:0  %out_pix4_sum = add i32 %tmp_6, %fullIndex_assign_cas

ST_3: StgValue_71 (172)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.58ns
ST_4: y_weight_0_i (56)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:52->SobelLab4/Sobel.cpp:89
.preheader6:0  %y_weight_0_i = phi i32 [ %y_weight_1_i, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]

ST_4: x_weight_0_i (57)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:49->SobelLab4/Sobel.cpp:89
.preheader6:1  %x_weight_0_i = phi i32 [ %x_weight_1_i, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]

ST_4: i_0_i (58)  [1/1] 0.00ns
.preheader6:2  %i_0_i = phi i2 [ %i_2, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]

ST_4: i_0_i_cast5_cast (59)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:46->SobelLab4/Sobel.cpp:89
.preheader6:3  %i_0_i_cast5_cast = zext i2 %i_0_i to i5

ST_4: tmp_19 (60)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:46->SobelLab4/Sobel.cpp:89
.preheader6:4  %tmp_19 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0_i, i2 0)

ST_4: p_shl6_cast (61)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:52->SobelLab4/Sobel.cpp:89
.preheader6:5  %p_shl6_cast = zext i4 %tmp_19 to i5

ST_4: tmp_21 (62)  [1/1] 2.35ns  loc: SobelLab4/Sobel.cpp:52->SobelLab4/Sobel.cpp:89
.preheader6:6  %tmp_21 = sub i5 %p_shl6_cast, %i_0_i_cast5_cast

ST_4: exitcond1_i (63)  [1/1] 2.07ns  loc: SobelLab4/Sobel.cpp:46->SobelLab4/Sobel.cpp:89
.preheader6:7  %exitcond1_i = icmp eq i2 %i_0_i, -1

ST_4: empty_6 (64)  [1/1] 0.00ns
.preheader6:8  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_4: i_2 (65)  [1/1] 2.17ns  loc: SobelLab4/Sobel.cpp:46->SobelLab4/Sobel.cpp:89
.preheader6:9  %i_2 = add i2 %i_0_i, 1

ST_4: StgValue_82 (66)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:46->SobelLab4/Sobel.cpp:89
.preheader6:10  br i1 %exitcond1_i, label %_ifconv, label %.preheader.preheader.i

ST_4: tmp_15 (68)  [1/1] 2.17ns  loc: SobelLab4/Sobel.cpp:49->SobelLab4/Sobel.cpp:89
.preheader.preheader.i:0  %tmp_15 = add i2 %i_0_i, -1

ST_4: StgValue_84 (69)  [1/1] 1.59ns  loc: SobelLab4/Sobel.cpp:47->SobelLab4/Sobel.cpp:89
.preheader.preheader.i:1  br label %.preheader.i

ST_4: tmp_s (103)  [1/1] 3.26ns  loc: SobelLab4/Sobel.cpp:56->SobelLab4/Sobel.cpp:89
_ifconv:0  %tmp_s = icmp sgt i32 %x_weight_0_i, 0

ST_4: tmp_28 (104)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:56->SobelLab4/Sobel.cpp:89
_ifconv:1  %tmp_28 = trunc i32 %x_weight_0_i to i8

ST_4: tmp_9 (105)  [1/1] 2.32ns  loc: SobelLab4/Sobel.cpp:56->SobelLab4/Sobel.cpp:89
_ifconv:2  %tmp_9 = sub i8 0, %tmp_28

ST_4: tmp_2 (106)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:56->SobelLab4/Sobel.cpp:89 (grouped into LUT with out node tmp_11)
_ifconv:3  %tmp_2 = select i1 %tmp_s, i8 %tmp_28, i8 %tmp_9

ST_4: tmp_3 (107)  [1/1] 3.26ns  loc: SobelLab4/Sobel.cpp:56->SobelLab4/Sobel.cpp:89
_ifconv:4  %tmp_3 = icmp sgt i32 %y_weight_0_i, 0

ST_4: tmp_29 (108)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:56->SobelLab4/Sobel.cpp:89
_ifconv:5  %tmp_29 = trunc i32 %y_weight_0_i to i8

ST_4: tmp_8 (109)  [1/1] 2.32ns  loc: SobelLab4/Sobel.cpp:56->SobelLab4/Sobel.cpp:89
_ifconv:6  %tmp_8 = sub i8 0, %tmp_29

ST_4: tmp_10 (110)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:56->SobelLab4/Sobel.cpp:89 (grouped into LUT with out node tmp_11)
_ifconv:7  %tmp_10 = select i1 %tmp_3, i8 %tmp_29, i8 %tmp_8

ST_4: tmp_11 (111)  [1/1] 2.32ns  loc: SobelLab4/Sobel.cpp:58->SobelLab4/Sobel.cpp:89 (out node of the LUT)
_ifconv:8  %tmp_11 = add i8 %tmp_2, %tmp_10


 <State 5>: 5.59ns
ST_5: y_weight_1_i (71)  [1/1] 0.00ns
.preheader.i:0  %y_weight_1_i = phi i32 [ %y_weight, %3 ], [ %y_weight_0_i, %.preheader.preheader.i ]

ST_5: x_weight_1_i (72)  [1/1] 0.00ns
.preheader.i:1  %x_weight_1_i = phi i32 [ %x_weight, %3 ], [ %x_weight_0_i, %.preheader.preheader.i ]

ST_5: j_0_i (73)  [1/1] 0.00ns
.preheader.i:2  %j_0_i = phi i2 [ %j_1, %3 ], [ 0, %.preheader.preheader.i ]

ST_5: j_0_i_cast4_cast (74)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:52->SobelLab4/Sobel.cpp:89
.preheader.i:3  %j_0_i_cast4_cast = zext i2 %j_0_i to i5

ST_5: tmp_22 (75)  [1/1] 2.33ns  loc: SobelLab4/Sobel.cpp:52->SobelLab4/Sobel.cpp:89
.preheader.i:4  %tmp_22 = add i5 %tmp_21, %j_0_i_cast4_cast

ST_5: tmp_22_cast1 (76)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:52->SobelLab4/Sobel.cpp:89
.preheader.i:5  %tmp_22_cast1 = sext i5 %tmp_22 to i32

ST_5: y_op_addr (77)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:52->SobelLab4/Sobel.cpp:89
.preheader.i:6  %y_op_addr = getelementptr [9 x i3]* @y_op, i32 0, i32 %tmp_22_cast1

ST_5: x_op_addr (78)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:49->SobelLab4/Sobel.cpp:89
.preheader.i:7  %x_op_addr = getelementptr [9 x i3]* @x_op, i32 0, i32 %tmp_22_cast1

ST_5: exitcond_i (79)  [1/1] 2.07ns  loc: SobelLab4/Sobel.cpp:47->SobelLab4/Sobel.cpp:89
.preheader.i:8  %exitcond_i = icmp eq i2 %j_0_i, -1

ST_5: empty_7 (80)  [1/1] 0.00ns
.preheader.i:9  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_5: j_1 (81)  [1/1] 2.17ns  loc: SobelLab4/Sobel.cpp:47->SobelLab4/Sobel.cpp:89
.preheader.i:10  %j_1 = add i2 %j_0_i, 1

ST_5: StgValue_105 (82)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:47->SobelLab4/Sobel.cpp:89
.preheader.i:11  br i1 %exitcond_i, label %.preheader6.loopexit, label %3

ST_5: tmp_16 (84)  [1/1] 2.17ns  loc: SobelLab4/Sobel.cpp:49->SobelLab4/Sobel.cpp:89
:0  %tmp_16 = add i2 %j_0_i, -1

ST_5: x_op_load (87)  [2/2] 3.25ns  loc: SobelLab4/Sobel.cpp:49->SobelLab4/Sobel.cpp:89
:3  %x_op_load = load i3* %x_op_addr, align 1

ST_5: y_op_load (94)  [2/2] 3.25ns  loc: SobelLab4/Sobel.cpp:52->SobelLab4/Sobel.cpp:89
:10  %y_op_load = load i3* %y_op_addr, align 1

ST_5: StgValue_109 (101)  [1/1] 0.00ns
.preheader6.loopexit:0  br label %.preheader6


 <State 6>: 7.08ns
ST_6: tmp_23 (85)  [2/2] 7.08ns  loc: SobelLab4/Sobel.cpp:49->SobelLab4/Sobel.cpp:89
:1  %tmp_23 = call fastcc zeroext i8 @getVal(i23 %fullIndex_assign, i2 %tmp_15, i2 %tmp_16, i8* %gmem, i32 %inter_pix_read)

ST_6: x_op_load (87)  [1/2] 3.25ns  loc: SobelLab4/Sobel.cpp:49->SobelLab4/Sobel.cpp:89
:3  %x_op_load = load i3* %x_op_addr, align 1

ST_6: y_op_load (94)  [1/2] 3.25ns  loc: SobelLab4/Sobel.cpp:52->SobelLab4/Sobel.cpp:89
:10  %y_op_load = load i3* %y_op_addr, align 1


 <State 7>: 8.75ns
ST_7: tmp_23 (85)  [1/2] 8.75ns  loc: SobelLab4/Sobel.cpp:49->SobelLab4/Sobel.cpp:89
:1  %tmp_23 = call fastcc zeroext i8 @getVal(i23 %fullIndex_assign, i2 %tmp_15, i2 %tmp_16, i8* %gmem, i32 %inter_pix_read)


 <State 8>: 7.08ns
ST_8: tmp_20_cast_cast (86)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:49->SobelLab4/Sobel.cpp:89
:2  %tmp_20_cast_cast = zext i8 %tmp_23 to i12

ST_8: tmp_21_cast_cast (88)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:49->SobelLab4/Sobel.cpp:89
:4  %tmp_21_cast_cast = sext i3 %x_op_load to i12

ST_8: tmp_18 (89)  [1/1] 3.36ns  loc: SobelLab4/Sobel.cpp:49->SobelLab4/Sobel.cpp:89
:5  %tmp_18 = mul i12 %tmp_20_cast_cast, %tmp_21_cast_cast

ST_8: tmp_22_cast (90)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:49->SobelLab4/Sobel.cpp:89
:6  %tmp_22_cast = sext i12 %tmp_18 to i32

ST_8: x_weight (91)  [1/1] 3.02ns  loc: SobelLab4/Sobel.cpp:49->SobelLab4/Sobel.cpp:89
:7  %x_weight = add nsw i32 %x_weight_1_i, %tmp_22_cast

ST_8: tmp_24 (92)  [2/2] 7.08ns  loc: SobelLab4/Sobel.cpp:52->SobelLab4/Sobel.cpp:89
:8  %tmp_24 = call fastcc zeroext i8 @getVal(i23 %fullIndex_assign, i2 %tmp_15, i2 %tmp_16, i8* %gmem, i32 %inter_pix_read)


 <State 9>: 8.75ns
ST_9: tmp_24 (92)  [1/2] 8.75ns  loc: SobelLab4/Sobel.cpp:52->SobelLab4/Sobel.cpp:89
:8  %tmp_24 = call fastcc zeroext i8 @getVal(i23 %fullIndex_assign, i2 %tmp_15, i2 %tmp_16, i8* %gmem, i32 %inter_pix_read)


 <State 10>: 6.38ns
ST_10: tmp_24_cast_cast (93)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:52->SobelLab4/Sobel.cpp:89
:9  %tmp_24_cast_cast = zext i8 %tmp_24 to i12

ST_10: tmp_25_cast_cast (95)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:52->SobelLab4/Sobel.cpp:89
:11  %tmp_25_cast_cast = sext i3 %y_op_load to i12

ST_10: tmp_20 (96)  [1/1] 3.36ns  loc: SobelLab4/Sobel.cpp:52->SobelLab4/Sobel.cpp:89
:12  %tmp_20 = mul i12 %tmp_24_cast_cast, %tmp_25_cast_cast

ST_10: tmp_26_cast (97)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:52->SobelLab4/Sobel.cpp:89
:13  %tmp_26_cast = sext i12 %tmp_20 to i32

ST_10: y_weight (98)  [1/1] 3.02ns  loc: SobelLab4/Sobel.cpp:52->SobelLab4/Sobel.cpp:89
:14  %y_weight = add nsw i32 %y_weight_1_i, %tmp_26_cast

ST_10: StgValue_126 (99)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:47->SobelLab4/Sobel.cpp:89
:15  br label %.preheader.i


 <State 11>: 4.98ns
ST_11: edge_val (112)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:58->SobelLab4/Sobel.cpp:89 (grouped into LUT with out node val)
_ifconv:9  %edge_val = xor i8 %tmp_11, -1

ST_11: tmp_12 (113)  [1/1] 2.91ns  loc: SobelLab4/Sobel.cpp:61->SobelLab4/Sobel.cpp:89
_ifconv:10  %tmp_12 = icmp ult i8 %tmp_11, 55

ST_11: tmp_13 (114)  [1/1] 2.91ns  loc: SobelLab4/Sobel.cpp:63->SobelLab4/Sobel.cpp:89
_ifconv:11  %tmp_13 = icmp ugt i8 %tmp_11, -101

ST_11: p_i (115)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:89 (grouped into LUT with out node val)
_ifconv:12  %p_i = select i1 %tmp_12, i8 -1, i8 0

ST_11: tmp_14 (116)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:89 (grouped into LUT with out node val)
_ifconv:13  %tmp_14 = or i1 %tmp_12, %tmp_13

ST_11: val (117)  [1/1] 2.07ns  loc: SobelLab4/Sobel.cpp:89 (out node of the LUT)
_ifconv:14  %val = select i1 %tmp_14, i8 %p_i, i8 %edge_val

ST_11: StgValue_133 (118)  [1/1] 1.59ns  loc: SobelLab4/Sobel.cpp:91
_ifconv:15  br label %4


 <State 12>: 8.52ns
ST_12: j1 (120)  [1/1] 0.00ns
:0  %j1 = phi i3 [ 0, %_ifconv ], [ %j_2, %5 ]

ST_12: exitcond (121)  [1/1] 2.07ns  loc: SobelLab4/Sobel.cpp:91
:1  %exitcond = icmp eq i3 %j1, -4

ST_12: empty_8 (122)  [1/1] 0.00ns
:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_12: j_2 (123)  [1/1] 2.26ns  loc: SobelLab4/Sobel.cpp:91
:3  %j_2 = add i3 %j1, 1

ST_12: StgValue_138 (124)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91
:4  br i1 %exitcond, label %6, label %5

ST_12: four_load_1 (126)  [1/1] 0.00ns
:0  %four_load_1 = load i32* %four

ST_12: tmp_30 (127)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91
:1  %tmp_30 = trunc i3 %j1 to i2

ST_12: start_pos (128)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91
:2  %start_pos = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_30, i3 0)

ST_12: end_pos (129)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91
:3  %end_pos = or i5 %start_pos, 7

ST_12: tmp_31 (130)  [1/1] 3.31ns  loc: SobelLab4/Sobel.cpp:91
:4  %tmp_31 = icmp ugt i5 %start_pos, %end_pos

ST_12: tmp_32 (131)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91
:5  %tmp_32 = zext i5 %start_pos to i6

ST_12: tmp_33 (132)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91
:6  %tmp_33 = zext i5 %end_pos to i6

ST_12: tmp_34 (133)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:89 (grouped into LUT with out node tmp_43)
:7  %tmp_34 = zext i8 %val to i32

ST_12: tmp_35 (134)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91 (grouped into LUT with out node tmp_43)
:8  %tmp_35 = xor i6 %tmp_32, 31

ST_12: tmp_36 (135)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91 (grouped into LUT with out node p_demorgan)
:9  %tmp_36 = select i1 %tmp_31, i6 %tmp_32, i6 %tmp_33

ST_12: tmp_37 (136)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91 (grouped into LUT with out node p_demorgan)
:10  %tmp_37 = select i1 %tmp_31, i6 %tmp_33, i6 %tmp_32

ST_12: tmp_38 (137)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91 (grouped into LUT with out node tmp_43)
:11  %tmp_38 = select i1 %tmp_31, i6 %tmp_35, i6 %tmp_32

ST_12: tmp_39 (138)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91 (grouped into LUT with out node p_demorgan)
:12  %tmp_39 = xor i6 %tmp_36, 31

ST_12: tmp_40 (139)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91 (grouped into LUT with out node tmp_43)
:13  %tmp_40 = zext i6 %tmp_38 to i32

ST_12: tmp_41 (140)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91 (grouped into LUT with out node p_demorgan)
:14  %tmp_41 = zext i6 %tmp_37 to i32

ST_12: tmp_42 (141)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91 (grouped into LUT with out node p_demorgan)
:15  %tmp_42 = zext i6 %tmp_39 to i32

ST_12: tmp_43 (142)  [1/1] 3.15ns  loc: SobelLab4/Sobel.cpp:89 (out node of the LUT)
:16  %tmp_43 = shl i32 %tmp_34, %tmp_40

ST_12: tmp_44 (143)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:89 (grouped into LUT with out node four_1)
:17  %tmp_44 = call i32 @llvm.part.select.i32(i32 %tmp_43, i32 31, i32 0)

ST_12: tmp_45 (144)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91 (grouped into LUT with out node four_1)
:18  %tmp_45 = select i1 %tmp_31, i32 %tmp_44, i32 %tmp_43

ST_12: tmp_46 (145)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91 (grouped into LUT with out node p_demorgan)
:19  %tmp_46 = shl i32 -1, %tmp_41

ST_12: tmp_47 (146)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91 (grouped into LUT with out node p_demorgan)
:20  %tmp_47 = lshr i32 -1, %tmp_42

ST_12: p_demorgan (147)  [1/1] 2.94ns  loc: SobelLab4/Sobel.cpp:91 (out node of the LUT)
:21  %p_demorgan = and i32 %tmp_46, %tmp_47

ST_12: tmp_48 (148)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91 (grouped into LUT with out node four_1)
:22  %tmp_48 = xor i32 %p_demorgan, -1

ST_12: tmp_49 (149)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91 (grouped into LUT with out node four_1)
:23  %tmp_49 = and i32 %four_load_1, %tmp_48

ST_12: tmp_50 (150)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91 (grouped into LUT with out node four_1)
:24  %tmp_50 = and i32 %tmp_45, %p_demorgan

ST_12: four_1 (151)  [1/1] 2.07ns  loc: SobelLab4/Sobel.cpp:91 (out node of the LUT)
:25  %four_1 = or i32 %tmp_49, %tmp_50

ST_12: StgValue_165 (152)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:90
:26  store i32 %four_1, i32* %four

ST_12: StgValue_166 (153)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:91
:27  br label %4

ST_12: out_pix4_sum7 (156)  [1/1] 2.82ns  loc: SobelLab4/Sobel.cpp:84
:1  %out_pix4_sum7 = add i32 %tmp_6, %fullIndex_assign_cas


 <State 13>: 8.75ns
ST_13: gmem2_addr_1 (157)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:84
:2  %gmem2_addr_1 = getelementptr i32* %gmem2, i32 %out_pix4_sum7

ST_13: gmem2_addr_1_req (158)  [1/1] 8.75ns  loc: SobelLab4/Sobel.cpp:94
:3  %gmem2_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem2_addr_1, i32 1)


 <State 14>: 8.75ns
ST_14: four_load (155)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:94
:0  %four_load = load i32* %four

ST_14: StgValue_171 (159)  [1/1] 8.75ns  loc: SobelLab4/Sobel.cpp:94
:4  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr_1, i32 %four_load, i4 -1)


 <State 15>: 8.75ns
ST_15: gmem2_addr_1_resp (160)  [5/5] 8.75ns  loc: SobelLab4/Sobel.cpp:94
:5  %gmem2_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_1)


 <State 16>: 8.75ns
ST_16: gmem2_addr_1_resp (160)  [4/5] 8.75ns  loc: SobelLab4/Sobel.cpp:94
:5  %gmem2_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_1)


 <State 17>: 8.75ns
ST_17: gmem2_addr_1_resp (160)  [3/5] 8.75ns  loc: SobelLab4/Sobel.cpp:94
:5  %gmem2_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_1)


 <State 18>: 8.75ns
ST_18: gmem2_addr_1_resp (160)  [2/5] 8.75ns  loc: SobelLab4/Sobel.cpp:94
:5  %gmem2_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_1)


 <State 19>: 8.75ns
ST_19: gmem2_addr_1_resp (160)  [1/5] 8.75ns  loc: SobelLab4/Sobel.cpp:94
:5  %gmem2_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_1)

ST_19: StgValue_177 (161)  [1/1] 0.00ns
:6  br label %.preheader.backedge

ST_19: StgValue_178 (170)  [1/1] 0.00ns
.preheader.backedge:0  br label %.preheader


 <State 20>: 8.75ns
ST_20: gmem2_addr (164)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:84
:1  %gmem2_addr = getelementptr i32* %gmem2, i32 %out_pix4_sum

ST_20: gmem2_addr_req (165)  [1/1] 8.75ns  loc: SobelLab4/Sobel.cpp:86
:2  %gmem2_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem2_addr, i32 1)


 <State 21>: 8.75ns
ST_21: StgValue_181 (166)  [1/1] 8.75ns  loc: SobelLab4/Sobel.cpp:86
:3  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 0, i4 -1)


 <State 22>: 8.75ns
ST_22: gmem2_addr_resp (167)  [5/5] 8.75ns  loc: SobelLab4/Sobel.cpp:86
:4  %gmem2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)


 <State 23>: 8.75ns
ST_23: gmem2_addr_resp (167)  [4/5] 8.75ns  loc: SobelLab4/Sobel.cpp:86
:4  %gmem2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)


 <State 24>: 8.75ns
ST_24: gmem2_addr_resp (167)  [3/5] 8.75ns  loc: SobelLab4/Sobel.cpp:86
:4  %gmem2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)


 <State 25>: 8.75ns
ST_25: gmem2_addr_resp (167)  [2/5] 8.75ns  loc: SobelLab4/Sobel.cpp:86
:4  %gmem2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)


 <State 26>: 8.75ns
ST_26: gmem2_addr_resp (167)  [1/5] 8.75ns  loc: SobelLab4/Sobel.cpp:86
:4  %gmem2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)

ST_26: StgValue_187 (168)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:87
:5  br label %.preheader.backedge



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inter_pix]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_pix]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_op]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ y_op]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
four                 (alloca           ) [ 001111111111111111111111111]
out_pix_read         (read             ) [ 000000000000000000000000000]
inter_pix_read       (read             ) [ 001111111111111111111111111]
out_pix3             (partselect       ) [ 000000000000000000000000000]
tmp_6                (zext             ) [ 001111111111111111111111111]
StgValue_32          (specbitsmap      ) [ 000000000000000000000000000]
StgValue_33          (specbitsmap      ) [ 000000000000000000000000000]
StgValue_34          (spectopmodule    ) [ 000000000000000000000000000]
StgValue_35          (specinterface    ) [ 000000000000000000000000000]
StgValue_36          (specinterface    ) [ 000000000000000000000000000]
StgValue_37          (specinterface    ) [ 000000000000000000000000000]
StgValue_38          (specinterface    ) [ 000000000000000000000000000]
StgValue_39          (specinterface    ) [ 000000000000000000000000000]
StgValue_40          (br               ) [ 011111111111111111111111111]
i                    (phi              ) [ 001111111111111111111111111]
tmp_1                (icmp             ) [ 001111111111111111111111111]
empty                (speclooptripcount) [ 000000000000000000000000000]
i_1                  (add              ) [ 011111111111111111111111111]
StgValue_45          (br               ) [ 000000000000000000000000000]
p_shl                (bitconcatenate   ) [ 000000000000000000000000000]
p_shl_cast           (zext             ) [ 000000000000000000000000000]
p_shl5               (bitconcatenate   ) [ 000000000000000000000000000]
p_shl5_cast          (zext             ) [ 000000000000000000000000000]
tmp_4                (sub              ) [ 000111111111111111111111111]
StgValue_51          (br               ) [ 001111111111111111111111111]
StgValue_52          (ret              ) [ 000000000000000000000000000]
j                    (phi              ) [ 000100000000000000000000000]
j_cast6              (zext             ) [ 000000000000000000000000000]
tmp_5                (icmp             ) [ 001111111111111111111111111]
empty_5              (speclooptripcount) [ 000000000000000000000000000]
j_3                  (add              ) [ 001111111111111111111111111]
StgValue_58          (br               ) [ 000000000000000000000000000]
fullIndex_assign     (add              ) [ 000011111110000000000000000]
fullIndex_assign_cas (sext             ) [ 000011111111100000000000000]
tmp                  (icmp             ) [ 000000000000000000000000000]
tmp_7                (icmp             ) [ 000000000000000000000000000]
tmp_17               (or               ) [ 001111111111111111111111111]
StgValue_64          (br               ) [ 000000000000000000000000000]
tmp_25               (icmp             ) [ 000000000000000000000000000]
tmp_26               (icmp             ) [ 000000000000000000000000000]
tmp_27               (or               ) [ 001111111111111111111111111]
StgValue_68          (br               ) [ 000000000000000000000000000]
StgValue_69          (br               ) [ 001111111111111111111111111]
out_pix4_sum         (add              ) [ 000000000000000000001000000]
StgValue_71          (br               ) [ 011111111111111111111111111]
y_weight_0_i         (phi              ) [ 000011111110000000000000000]
x_weight_0_i         (phi              ) [ 000011111110000000000000000]
i_0_i                (phi              ) [ 000010000000000000000000000]
i_0_i_cast5_cast     (zext             ) [ 000000000000000000000000000]
tmp_19               (bitconcatenate   ) [ 000000000000000000000000000]
p_shl6_cast          (zext             ) [ 000000000000000000000000000]
tmp_21               (sub              ) [ 000001111110000000000000000]
exitcond1_i          (icmp             ) [ 001111111111111111111111111]
empty_6              (speclooptripcount) [ 000000000000000000000000000]
i_2                  (add              ) [ 001111111111111111111111111]
StgValue_82          (br               ) [ 000000000000000000000000000]
tmp_15               (add              ) [ 000001111110000000000000000]
StgValue_84          (br               ) [ 001111111111111111111111111]
tmp_s                (icmp             ) [ 000000000000000000000000000]
tmp_28               (trunc            ) [ 000000000000000000000000000]
tmp_9                (sub              ) [ 000000000000000000000000000]
tmp_2                (select           ) [ 000000000000000000000000000]
tmp_3                (icmp             ) [ 000000000000000000000000000]
tmp_29               (trunc            ) [ 000000000000000000000000000]
tmp_8                (sub              ) [ 000000000000000000000000000]
tmp_10               (select           ) [ 000000000000000000000000000]
tmp_11               (add              ) [ 000000000001000000000000000]
y_weight_1_i         (phi              ) [ 001111111111111111111111111]
x_weight_1_i         (phi              ) [ 001111111001111111111111111]
j_0_i                (phi              ) [ 000001000000000000000000000]
j_0_i_cast4_cast     (zext             ) [ 000000000000000000000000000]
tmp_22               (add              ) [ 000000000000000000000000000]
tmp_22_cast1         (sext             ) [ 000000000000000000000000000]
y_op_addr            (getelementptr    ) [ 000000100000000000000000000]
x_op_addr            (getelementptr    ) [ 000000100000000000000000000]
exitcond_i           (icmp             ) [ 001111111111111111111111111]
empty_7              (speclooptripcount) [ 000000000000000000000000000]
j_1                  (add              ) [ 001111111111111111111111111]
StgValue_105         (br               ) [ 000000000000000000000000000]
tmp_16               (add              ) [ 000000111100000000000000000]
StgValue_109         (br               ) [ 001111111111111111111111111]
x_op_load            (load             ) [ 000000011000000000000000000]
y_op_load            (load             ) [ 000000011110000000000000000]
tmp_23               (call             ) [ 000000001000000000000000000]
tmp_20_cast_cast     (zext             ) [ 000000000000000000000000000]
tmp_21_cast_cast     (sext             ) [ 000000000000000000000000000]
tmp_18               (mul              ) [ 000000000000000000000000000]
tmp_22_cast          (sext             ) [ 000000000000000000000000000]
x_weight             (add              ) [ 001111000111111111111111111]
tmp_24               (call             ) [ 000000000010000000000000000]
tmp_24_cast_cast     (zext             ) [ 000000000000000000000000000]
tmp_25_cast_cast     (sext             ) [ 000000000000000000000000000]
tmp_20               (mul              ) [ 000000000000000000000000000]
tmp_26_cast          (sext             ) [ 000000000000000000000000000]
y_weight             (add              ) [ 001111111111111111111111111]
StgValue_126         (br               ) [ 001111111111111111111111111]
edge_val             (xor              ) [ 000000000000000000000000000]
tmp_12               (icmp             ) [ 000000000000000000000000000]
tmp_13               (icmp             ) [ 000000000000000000000000000]
p_i                  (select           ) [ 000000000000000000000000000]
tmp_14               (or               ) [ 000000000000000000000000000]
val                  (select           ) [ 000000000000100000000000000]
StgValue_133         (br               ) [ 001111111111111111111111111]
j1                   (phi              ) [ 000000000000100000000000000]
exitcond             (icmp             ) [ 001111111111111111111111111]
empty_8              (speclooptripcount) [ 000000000000000000000000000]
j_2                  (add              ) [ 001111111111111111111111111]
StgValue_138         (br               ) [ 000000000000000000000000000]
four_load_1          (load             ) [ 000000000000000000000000000]
tmp_30               (trunc            ) [ 000000000000000000000000000]
start_pos            (bitconcatenate   ) [ 000000000000000000000000000]
end_pos              (or               ) [ 000000000000000000000000000]
tmp_31               (icmp             ) [ 000000000000000000000000000]
tmp_32               (zext             ) [ 000000000000000000000000000]
tmp_33               (zext             ) [ 000000000000000000000000000]
tmp_34               (zext             ) [ 000000000000000000000000000]
tmp_35               (xor              ) [ 000000000000000000000000000]
tmp_36               (select           ) [ 000000000000000000000000000]
tmp_37               (select           ) [ 000000000000000000000000000]
tmp_38               (select           ) [ 000000000000000000000000000]
tmp_39               (xor              ) [ 000000000000000000000000000]
tmp_40               (zext             ) [ 000000000000000000000000000]
tmp_41               (zext             ) [ 000000000000000000000000000]
tmp_42               (zext             ) [ 000000000000000000000000000]
tmp_43               (shl              ) [ 000000000000000000000000000]
tmp_44               (partselect       ) [ 000000000000000000000000000]
tmp_45               (select           ) [ 000000000000000000000000000]
tmp_46               (shl              ) [ 000000000000000000000000000]
tmp_47               (lshr             ) [ 000000000000000000000000000]
p_demorgan           (and              ) [ 000000000000000000000000000]
tmp_48               (xor              ) [ 000000000000000000000000000]
tmp_49               (and              ) [ 000000000000000000000000000]
tmp_50               (and              ) [ 000000000000000000000000000]
four_1               (or               ) [ 000000000000000000000000000]
StgValue_165         (store            ) [ 000000000000000000000000000]
StgValue_166         (br               ) [ 001111111111111111111111111]
out_pix4_sum7        (add              ) [ 000000000000010000000000000]
gmem2_addr_1         (getelementptr    ) [ 001100000000001111111111111]
gmem2_addr_1_req     (writereq         ) [ 000000000000000000000000000]
four_load            (load             ) [ 000000000000000000000000000]
StgValue_171         (write            ) [ 000000000000000000000000000]
gmem2_addr_1_resp    (writeresp        ) [ 000000000000000000000000000]
StgValue_177         (br               ) [ 000000000000000000000000000]
StgValue_178         (br               ) [ 001111111111111111111111111]
gmem2_addr           (getelementptr    ) [ 000000000000000000000111111]
gmem2_addr_req       (writereq         ) [ 000000000000000000000000000]
StgValue_181         (write            ) [ 000000000000000000000000000]
gmem2_addr_resp      (writeresp        ) [ 000000000000000000000000000]
StgValue_187         (br               ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inter_pix">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_pix"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_pix">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pix"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_op">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_op"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_op">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_op"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_filter_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i11.i7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getVal"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="four_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="four/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_pix_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_pix_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="inter_pix_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inter_pix_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_writeresp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="0" index="4" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem2_addr_1_req/13 StgValue_171/14 gmem2_addr_1_resp/15 gmem2_addr_req/20 StgValue_181/21 gmem2_addr_resp/22 "/>
</bind>
</comp>

<comp id="148" class="1004" name="y_op_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_op_addr/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="x_op_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_op_addr/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="165" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_op_load/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="170" dir="1" index="2" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_op_load/5 "/>
</bind>
</comp>

<comp id="172" class="1005" name="i_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="1"/>
<pin id="174" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="11" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="j_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="1"/>
<pin id="186" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="11" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="195" class="1005" name="y_weight_0_i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_weight_0_i (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="y_weight_0_i_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_weight_0_i/4 "/>
</bind>
</comp>

<comp id="207" class="1005" name="x_weight_0_i_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_weight_0_i (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="x_weight_0_i_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_weight_0_i/4 "/>
</bind>
</comp>

<comp id="219" class="1005" name="i_0_i_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="1"/>
<pin id="221" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_0_i_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/4 "/>
</bind>
</comp>

<comp id="230" class="1005" name="y_weight_1_i_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_weight_1_i (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="y_weight_1_i_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="32" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_weight_1_i/5 "/>
</bind>
</comp>

<comp id="242" class="1005" name="x_weight_1_i_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_weight_1_i (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="x_weight_1_i_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_weight_1_i/5 "/>
</bind>
</comp>

<comp id="254" class="1005" name="j_0_i_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="1"/>
<pin id="256" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="j_0_i_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/5 "/>
</bind>
</comp>

<comp id="265" class="1005" name="j1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="1"/>
<pin id="267" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j1 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="j1_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="3" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1/12 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_getVal_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="23" slack="3"/>
<pin id="279" dir="0" index="2" bw="2" slack="2"/>
<pin id="280" dir="0" index="3" bw="2" slack="1"/>
<pin id="281" dir="0" index="4" bw="8" slack="0"/>
<pin id="282" dir="0" index="5" bw="32" slack="5"/>
<pin id="283" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_23/6 tmp_24/8 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="30" slack="2"/>
<pin id="288" dir="0" index="1" bw="23" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_pix4_sum/3 out_pix4_sum7/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="5"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="four_load_1/12 four_load/14 "/>
</bind>
</comp>

<comp id="294" class="1005" name="reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_pix4_sum out_pix4_sum7 "/>
</bind>
</comp>

<comp id="298" class="1005" name="reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 tmp_24 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_1/13 gmem2_addr/20 "/>
</bind>
</comp>

<comp id="309" class="1004" name="out_pix3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="30" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="3" slack="0"/>
<pin id="313" dir="0" index="3" bw="6" slack="0"/>
<pin id="314" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_pix3/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_6_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="30" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="0"/>
<pin id="325" dir="0" index="1" bw="11" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="i_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_shl_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="22" slack="0"/>
<pin id="337" dir="0" index="1" bw="11" slack="0"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_shl_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="22" slack="0"/>
<pin id="345" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_shl5_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="18" slack="0"/>
<pin id="349" dir="0" index="1" bw="11" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_shl5_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="18" slack="0"/>
<pin id="357" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_4_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="22" slack="0"/>
<pin id="361" dir="0" index="1" bw="18" slack="0"/>
<pin id="362" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="j_cast6_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="0"/>
<pin id="367" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast6/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_5_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="j_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="fullIndex_assign_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="0"/>
<pin id="383" dir="0" index="1" bw="23" slack="1"/>
<pin id="384" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fullIndex_assign/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="fullIndex_assign_cas_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="23" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="fullIndex_assign_cas/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="1"/>
<pin id="393" dir="0" index="1" bw="11" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_7_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="11" slack="1"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_17_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_25_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="0"/>
<pin id="411" dir="0" index="1" bw="9" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_26_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_27_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="i_0_i_cast5_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_i_cast5_cast/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_19_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="0" index="1" bw="2" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_shl6_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_21_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="0" index="1" bw="2" slack="0"/>
<pin id="446" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="exitcond1_i_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="i_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="2" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_15_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="2" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_s_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_28_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_9_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="0"/>
<pin id="480" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="0"/>
<pin id="486" dir="0" index="2" bw="8" slack="0"/>
<pin id="487" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_29_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_8_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="8" slack="0"/>
<pin id="504" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_10_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="0" index="2" bw="8" slack="0"/>
<pin id="511" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_11_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="j_0_i_cast4_cast_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="2" slack="0"/>
<pin id="523" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_i_cast4_cast/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_22_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="1"/>
<pin id="527" dir="0" index="1" bw="2" slack="0"/>
<pin id="528" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_22_cast1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast1/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="exitcond_i_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="j_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_16_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_20_cast_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="1"/>
<pin id="556" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast_cast/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_21_cast_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="3" slack="2"/>
<pin id="560" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast_cast/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_24_cast_cast_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="1"/>
<pin id="563" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast_cast/10 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_25_cast_cast_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="4"/>
<pin id="567" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_25_cast_cast/10 "/>
</bind>
</comp>

<comp id="568" class="1004" name="edge_val_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="1"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="edge_val/11 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_12_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="1"/>
<pin id="575" dir="0" index="1" bw="7" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_13_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="1"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/11 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_i_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/11 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_14_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_14/11 "/>
</bind>
</comp>

<comp id="597" class="1004" name="val_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="8" slack="0"/>
<pin id="600" dir="0" index="2" bw="8" slack="0"/>
<pin id="601" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/11 "/>
</bind>
</comp>

<comp id="605" class="1004" name="exitcond_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="3" slack="0"/>
<pin id="607" dir="0" index="1" bw="3" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/12 "/>
</bind>
</comp>

<comp id="611" class="1004" name="j_2_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/12 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_30_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="3" slack="0"/>
<pin id="619" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/12 "/>
</bind>
</comp>

<comp id="621" class="1004" name="start_pos_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="0"/>
<pin id="623" dir="0" index="1" bw="2" slack="0"/>
<pin id="624" dir="0" index="2" bw="1" slack="0"/>
<pin id="625" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos/12 "/>
</bind>
</comp>

<comp id="629" class="1004" name="end_pos_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="0"/>
<pin id="631" dir="0" index="1" bw="4" slack="0"/>
<pin id="632" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos/12 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_31_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="5" slack="0"/>
<pin id="637" dir="0" index="1" bw="5" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/12 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_32_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="5" slack="0"/>
<pin id="643" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32/12 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_33_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="0"/>
<pin id="647" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33/12 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_34_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34/12 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_35_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="5" slack="0"/>
<pin id="654" dir="0" index="1" bw="6" slack="0"/>
<pin id="655" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_35/12 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_36_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="5" slack="0"/>
<pin id="661" dir="0" index="2" bw="5" slack="0"/>
<pin id="662" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_36/12 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_37_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="5" slack="0"/>
<pin id="669" dir="0" index="2" bw="5" slack="0"/>
<pin id="670" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_37/12 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_38_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="6" slack="0"/>
<pin id="677" dir="0" index="2" bw="5" slack="0"/>
<pin id="678" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38/12 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_39_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="5" slack="0"/>
<pin id="684" dir="0" index="1" bw="6" slack="0"/>
<pin id="685" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_39/12 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_40_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="0"/>
<pin id="690" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40/12 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_41_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="0"/>
<pin id="694" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41/12 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_42_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="6" slack="0"/>
<pin id="698" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42/12 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_43_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="0"/>
<pin id="702" dir="0" index="1" bw="6" slack="0"/>
<pin id="703" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_43/12 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_44_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="0"/>
<pin id="709" dir="0" index="2" bw="6" slack="0"/>
<pin id="710" dir="0" index="3" bw="1" slack="0"/>
<pin id="711" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/12 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_45_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="0"/>
<pin id="719" dir="0" index="2" bw="32" slack="0"/>
<pin id="720" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_45/12 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_46_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="5" slack="0"/>
<pin id="727" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_46/12 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_47_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="6" slack="0"/>
<pin id="733" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_47/12 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_demorgan_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/12 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_48_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_48/12 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_49_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_49/12 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_50_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="0" index="1" bw="32" slack="0"/>
<pin id="757" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_50/12 "/>
</bind>
</comp>

<comp id="760" class="1004" name="four_1_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="0"/>
<pin id="762" dir="0" index="1" bw="32" slack="0"/>
<pin id="763" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="four_1/12 "/>
</bind>
</comp>

<comp id="766" class="1004" name="StgValue_165_store_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="5"/>
<pin id="769" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_165/12 "/>
</bind>
</comp>

<comp id="771" class="1007" name="grp_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="0" index="1" bw="3" slack="0"/>
<pin id="774" dir="0" index="2" bw="32" slack="3"/>
<pin id="775" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_18/8 tmp_22_cast/8 x_weight/8 "/>
</bind>
</comp>

<comp id="779" class="1007" name="grp_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="0"/>
<pin id="781" dir="0" index="1" bw="3" slack="0"/>
<pin id="782" dir="0" index="2" bw="32" slack="5"/>
<pin id="783" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_20/10 tmp_26_cast/10 y_weight/10 "/>
</bind>
</comp>

<comp id="787" class="1005" name="four_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="5"/>
<pin id="789" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="four "/>
</bind>
</comp>

<comp id="793" class="1005" name="inter_pix_read_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="5"/>
<pin id="795" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="inter_pix_read "/>
</bind>
</comp>

<comp id="798" class="1005" name="tmp_6_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="2"/>
<pin id="800" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="806" class="1005" name="i_1_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="11" slack="0"/>
<pin id="808" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_4_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="23" slack="1"/>
<pin id="813" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="819" class="1005" name="j_3_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="11" slack="0"/>
<pin id="821" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="824" class="1005" name="fullIndex_assign_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="23" slack="3"/>
<pin id="826" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="fullIndex_assign "/>
</bind>
</comp>

<comp id="829" class="1005" name="fullIndex_assign_cas_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="3"/>
<pin id="831" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="fullIndex_assign_cas "/>
</bind>
</comp>

<comp id="834" class="1005" name="tmp_17_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="10"/>
<pin id="836" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_27_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="10"/>
<pin id="840" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="842" class="1005" name="tmp_21_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="1"/>
<pin id="844" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="850" class="1005" name="i_2_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="2" slack="0"/>
<pin id="852" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_15_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="2" slack="2"/>
<pin id="857" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="860" class="1005" name="tmp_11_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="1"/>
<pin id="862" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="867" class="1005" name="y_op_addr_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="4" slack="1"/>
<pin id="869" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y_op_addr "/>
</bind>
</comp>

<comp id="872" class="1005" name="x_op_addr_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="4" slack="1"/>
<pin id="874" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_op_addr "/>
</bind>
</comp>

<comp id="880" class="1005" name="j_1_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="2" slack="0"/>
<pin id="882" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_16_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="2" slack="1"/>
<pin id="887" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="890" class="1005" name="x_op_load_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="3" slack="2"/>
<pin id="892" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="x_op_load "/>
</bind>
</comp>

<comp id="895" class="1005" name="y_op_load_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="3" slack="4"/>
<pin id="897" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="y_op_load "/>
</bind>
</comp>

<comp id="900" class="1005" name="x_weight_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_weight "/>
</bind>
</comp>

<comp id="905" class="1005" name="y_weight_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="1"/>
<pin id="907" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_weight "/>
</bind>
</comp>

<comp id="910" class="1005" name="val_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="1"/>
<pin id="912" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="918" class="1005" name="j_2_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="3" slack="0"/>
<pin id="920" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="923" class="1005" name="gmem2_addr_1_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_1 "/>
</bind>
</comp>

<comp id="928" class="1005" name="gmem2_addr_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="112" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="144"><net_src comp="114" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="116" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="146"><net_src comp="118" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="148" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="74" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="233"><net_src comp="230" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="240"><net_src comp="195" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="252"><net_src comp="207" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="257"><net_src comp="74" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="94" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="284"><net_src comp="86" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="276" pin=4"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="297"><net_src comp="286" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="276" pin="6"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="2" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="294" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="302" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="315"><net_src comp="16" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="124" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="18" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="20" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="322"><net_src comp="309" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="176" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="52" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="176" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="58" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="60" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="176" pin="4"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="50" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="335" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="62" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="176" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="64" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="343" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="188" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="188" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="188" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="58" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="365" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="395"><net_src comp="172" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="70" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="172" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="391" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="188" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="72" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="188" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="50" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="409" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="223" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="76" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="223" pin="4"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="74" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="431" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="427" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="223" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="78" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="223" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="82" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="223" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="78" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="211" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="32" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="211" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="84" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="473" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="467" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="473" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="477" pin="2"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="199" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="32" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="199" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="84" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="491" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="497" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="501" pin="2"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="483" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="507" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="258" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="525" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="540"><net_src comp="258" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="78" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="258" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="82" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="258" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="78" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="298" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="298" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="572"><net_src comp="88" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="90" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="92" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="573" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="88" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="84" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="595"><net_src comp="573" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="578" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="583" pin="3"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="568" pin="2"/><net_sink comp="597" pin=2"/></net>

<net id="609"><net_src comp="269" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="96" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="269" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="100" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="269" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="626"><net_src comp="102" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="94" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="633"><net_src comp="621" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="104" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="621" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="629" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="621" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="629" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="656"><net_src comp="641" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="106" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="635" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="641" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="645" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="671"><net_src comp="635" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="645" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="641" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="679"><net_src comp="635" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="652" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="641" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="658" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="106" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="674" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="666" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="682" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="649" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="688" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="712"><net_src comp="108" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="700" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="20" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="32" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="721"><net_src comp="635" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="706" pin="4"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="700" pin="2"/><net_sink comp="716" pin=2"/></net>

<net id="728"><net_src comp="110" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="692" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="110" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="696" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="724" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="730" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="736" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="110" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="290" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="742" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="716" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="736" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="748" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="754" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="760" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="776"><net_src comp="554" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="558" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="778"><net_src comp="242" pin="1"/><net_sink comp="771" pin=2"/></net>

<net id="784"><net_src comp="561" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="565" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="230" pin="1"/><net_sink comp="779" pin=2"/></net>

<net id="790"><net_src comp="120" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="796"><net_src comp="130" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="276" pin=5"/></net>

<net id="801"><net_src comp="319" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="809"><net_src comp="329" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="814"><net_src comp="359" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="822"><net_src comp="375" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="827"><net_src comp="381" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="832"><net_src comp="386" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="837"><net_src comp="403" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="841"><net_src comp="421" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="443" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="853"><net_src comp="455" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="858"><net_src comp="461" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="863"><net_src comp="515" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="866"><net_src comp="860" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="870"><net_src comp="148" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="875"><net_src comp="155" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="883"><net_src comp="542" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="888"><net_src comp="548" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="276" pin=3"/></net>

<net id="893"><net_src comp="162" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="898"><net_src comp="167" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="903"><net_src comp="771" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="908"><net_src comp="779" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="913"><net_src comp="597" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="921"><net_src comp="611" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="926"><net_src comp="302" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="931"><net_src comp="302" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="136" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
 - Input state : 
	Port: sobel_filter : gmem | {6 7 8 9 }
	Port: sobel_filter : inter_pix | {1 }
	Port: sobel_filter : out_pix | {1 }
	Port: sobel_filter : x_op | {5 6 }
	Port: sobel_filter : y_op | {5 6 }
  - Chain level:
	State 1
		tmp_6 : 1
	State 2
		tmp_1 : 1
		i_1 : 1
		StgValue_45 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl5 : 1
		p_shl5_cast : 2
		tmp_4 : 3
	State 3
		j_cast6 : 1
		tmp_5 : 1
		j_3 : 1
		StgValue_58 : 2
		fullIndex_assign : 2
		fullIndex_assign_cas : 3
		tmp_17 : 1
		StgValue_64 : 1
		tmp_25 : 1
		tmp_26 : 1
		tmp_27 : 2
		StgValue_68 : 2
		out_pix4_sum : 4
	State 4
		i_0_i_cast5_cast : 1
		tmp_19 : 1
		p_shl6_cast : 2
		tmp_21 : 3
		exitcond1_i : 1
		i_2 : 1
		StgValue_82 : 2
		tmp_15 : 1
		tmp_s : 1
		tmp_28 : 1
		tmp_9 : 2
		tmp_2 : 3
		tmp_3 : 1
		tmp_29 : 1
		tmp_8 : 2
		tmp_10 : 3
		tmp_11 : 4
	State 5
		j_0_i_cast4_cast : 1
		tmp_22 : 2
		tmp_22_cast1 : 3
		y_op_addr : 4
		x_op_addr : 4
		exitcond_i : 1
		j_1 : 1
		StgValue_105 : 2
		tmp_16 : 1
		x_op_load : 5
		y_op_load : 5
	State 6
	State 7
	State 8
		tmp_18 : 1
		tmp_22_cast : 2
		x_weight : 3
	State 9
	State 10
		tmp_20 : 1
		tmp_26_cast : 2
		y_weight : 3
	State 11
		p_i : 1
		tmp_14 : 1
		val : 1
	State 12
		exitcond : 1
		j_2 : 1
		StgValue_138 : 2
		tmp_30 : 1
		start_pos : 2
		end_pos : 3
		tmp_31 : 3
		tmp_32 : 3
		tmp_33 : 3
		tmp_35 : 4
		tmp_36 : 4
		tmp_37 : 4
		tmp_38 : 4
		tmp_39 : 5
		tmp_40 : 5
		tmp_41 : 5
		tmp_42 : 5
		tmp_43 : 6
		tmp_44 : 7
		tmp_45 : 8
		tmp_46 : 6
		tmp_47 : 6
		p_demorgan : 7
		tmp_48 : 7
		tmp_49 : 7
		tmp_50 : 9
		four_1 : 7
		StgValue_165 : 7
	State 13
		gmem2_addr_1_req : 1
	State 14
		StgValue_171 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		gmem2_addr_req : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_286         |    0    |    95   |    35   |
|          |          i_1_fu_329         |    0    |    38   |    16   |
|          |          j_3_fu_375         |    0    |    38   |    16   |
|          |   fullIndex_assign_fu_381   |    0    |    74   |    28   |
|          |          i_2_fu_455         |    0    |    11   |    8    |
|    add   |        tmp_15_fu_461        |    0    |    11   |    8    |
|          |        tmp_11_fu_515        |    0    |    29   |    13   |
|          |        tmp_22_fu_525        |    0    |    20   |    10   |
|          |          j_1_fu_542         |    0    |    11   |    8    |
|          |        tmp_16_fu_548        |    0    |    11   |    8    |
|          |          j_2_fu_611         |    0    |    14   |    9    |
|----------|-----------------------------|---------|---------|---------|
|   call   |      grp_getVal_fu_276      |    0    |   193   |    90   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_4_fu_359        |    0    |    71   |    27   |
|    sub   |        tmp_21_fu_443        |    0    |    17   |    9    |
|          |         tmp_9_fu_477        |    0    |    29   |    13   |
|          |         tmp_8_fu_501        |    0    |    29   |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |      p_demorgan_fu_736      |    0    |    0    |    32   |
|    and   |        tmp_49_fu_748        |    0    |    0    |    32   |
|          |        tmp_50_fu_754        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_323        |    0    |    0    |    6    |
|          |         tmp_5_fu_369        |    0    |    0    |    6    |
|          |          tmp_fu_391         |    0    |    0    |    6    |
|          |         tmp_7_fu_397        |    0    |    0    |    6    |
|          |        tmp_25_fu_409        |    0    |    0    |    6    |
|          |        tmp_26_fu_415        |    0    |    0    |    6    |
|   icmp   |      exitcond1_i_fu_449     |    0    |    0    |    1    |
|          |         tmp_s_fu_467        |    0    |    0    |    16   |
|          |         tmp_3_fu_491        |    0    |    0    |    16   |
|          |      exitcond_i_fu_536      |    0    |    0    |    1    |
|          |        tmp_12_fu_573        |    0    |    0    |    4    |
|          |        tmp_13_fu_578        |    0    |    0    |    4    |
|          |       exitcond_fu_605       |    0    |    0    |    1    |
|          |        tmp_31_fu_635        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |        tmp_43_fu_700        |    0    |    27   |    19   |
|          |        tmp_46_fu_724        |    0    |    18   |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_2_fu_483        |    0    |    0    |    8    |
|          |        tmp_10_fu_507        |    0    |    0    |    8    |
|          |          p_i_fu_583         |    0    |    0    |    2    |
|  select  |          val_fu_597         |    0    |    0    |    8    |
|          |        tmp_36_fu_658        |    0    |    0    |    5    |
|          |        tmp_37_fu_666        |    0    |    0    |    5    |
|          |        tmp_38_fu_674        |    0    |    0    |    6    |
|          |        tmp_45_fu_716        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |       edge_val_fu_568       |    0    |    0    |    8    |
|    xor   |        tmp_35_fu_652        |    0    |    0    |    6    |
|          |        tmp_39_fu_682        |    0    |    0    |    6    |
|          |        tmp_48_fu_742        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_17_fu_403        |    0    |    0    |    2    |
|          |        tmp_27_fu_421        |    0    |    0    |    2    |
|    or    |        tmp_14_fu_591        |    0    |    0    |    2    |
|          |        end_pos_fu_629       |    0    |    0    |    0    |
|          |        four_1_fu_760        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|   lshr   |        tmp_47_fu_730        |    0    |    21   |    13   |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_771         |    1    |    0    |    0    |
|          |          grp_fu_779         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |   out_pix_read_read_fu_124  |    0    |    0    |    0    |
|          |  inter_pix_read_read_fu_130 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_136    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       out_pix3_fu_309       |    0    |    0    |    0    |
|          |        tmp_44_fu_706        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_6_fu_319        |    0    |    0    |    0    |
|          |      p_shl_cast_fu_343      |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_355     |    0    |    0    |    0    |
|          |        j_cast6_fu_365       |    0    |    0    |    0    |
|          |   i_0_i_cast5_cast_fu_427   |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_439     |    0    |    0    |    0    |
|          |   j_0_i_cast4_cast_fu_521   |    0    |    0    |    0    |
|   zext   |   tmp_20_cast_cast_fu_554   |    0    |    0    |    0    |
|          |   tmp_24_cast_cast_fu_561   |    0    |    0    |    0    |
|          |        tmp_32_fu_641        |    0    |    0    |    0    |
|          |        tmp_33_fu_645        |    0    |    0    |    0    |
|          |        tmp_34_fu_649        |    0    |    0    |    0    |
|          |        tmp_40_fu_688        |    0    |    0    |    0    |
|          |        tmp_41_fu_692        |    0    |    0    |    0    |
|          |        tmp_42_fu_696        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         p_shl_fu_335        |    0    |    0    |    0    |
|bitconcatenate|        p_shl5_fu_347        |    0    |    0    |    0    |
|          |        tmp_19_fu_431        |    0    |    0    |    0    |
|          |       start_pos_fu_621      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          | fullIndex_assign_cas_fu_386 |    0    |    0    |    0    |
|   sext   |     tmp_22_cast1_fu_530     |    0    |    0    |    0    |
|          |   tmp_21_cast_cast_fu_558   |    0    |    0    |    0    |
|          |   tmp_25_cast_cast_fu_565   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_28_fu_473        |    0    |    0    |    0    |
|   trunc  |        tmp_29_fu_497        |    0    |    0    |    0    |
|          |        tmp_30_fu_617        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    2    |   757   |   696   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|x_op|    0   |    3   |    1   |
|y_op|    0   |    3   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    2   |
+----+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        four_reg_787        |   32   |
|fullIndex_assign_cas_reg_829|   32   |
|  fullIndex_assign_reg_824  |   23   |
|    gmem2_addr_1_reg_923    |   32   |
|     gmem2_addr_reg_928     |   32   |
|        i_0_i_reg_219       |    2   |
|         i_1_reg_806        |   11   |
|         i_2_reg_850        |    2   |
|          i_reg_172         |   11   |
|   inter_pix_read_reg_793   |   32   |
|         j1_reg_265         |    3   |
|        j_0_i_reg_254       |    2   |
|         j_1_reg_880        |    2   |
|         j_2_reg_918        |    3   |
|         j_3_reg_819        |   11   |
|          j_reg_184         |   11   |
|           reg_294          |   32   |
|           reg_298          |    8   |
|       tmp_11_reg_860       |    8   |
|       tmp_15_reg_855       |    2   |
|       tmp_16_reg_885       |    2   |
|       tmp_17_reg_834       |    1   |
|       tmp_21_reg_842       |    5   |
|       tmp_27_reg_838       |    1   |
|        tmp_4_reg_811       |   23   |
|        tmp_6_reg_798       |   32   |
|         val_reg_910        |    8   |
|      x_op_addr_reg_872     |    4   |
|      x_op_load_reg_890     |    3   |
|    x_weight_0_i_reg_207    |   32   |
|    x_weight_1_i_reg_242    |   32   |
|      x_weight_reg_900      |   32   |
|      y_op_addr_reg_867     |    4   |
|      y_op_load_reg_895     |    3   |
|    y_weight_0_i_reg_195    |   32   |
|    y_weight_1_i_reg_230    |   32   |
|      y_weight_reg_905      |   32   |
+----------------------------+--------+
|            Total           |   569  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_136 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_136 |  p1  |   3  |  32  |   96   ||    15   |
| grp_writeresp_fu_136 |  p2  |   3  |  32  |   96   ||    9    |
|   grp_access_fu_162  |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_167  |  p0  |   2  |   4  |    8   ||    9    |
|       i_reg_172      |  p0  |   2  |  11  |   22   ||    9    |
| y_weight_0_i_reg_195 |  p0  |   2  |  32  |   64   ||    9    |
| x_weight_0_i_reg_207 |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_286      |  p1  |   2  |  23  |   46   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   407  ||  14.847 ||    78   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |   757  |   696  |
|   Memory  |    0   |    -   |    -   |    6   |    2   |
|Multiplexer|    -   |    -   |   14   |    -   |   78   |
|  Register |    -   |    -   |    -   |   569  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   14   |  1332  |   776  |
+-----------+--------+--------+--------+--------+--------+
