// Seed: 2751612055
module module_0;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    input supply0 id_3
);
  supply1 id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_5 = 1;
  wire id_6;
  wand id_7;
  id_8(
      1'b0, id_7, id_5, 1
  );
  wire id_9;
endmodule
module module_2 (
    input tri id_0,
    input wor id_1,
    input wand id_2,
    input supply0 id_3,
    output wor id_4,
    output wand id_5,
    input uwire id_6,
    input supply0 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input tri1 id_11
);
  id_13(
      .id_0(id_2), .id_1(), .id_2(1'b0)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  if (id_8) begin : LABEL_0
    assign id_4 = id_0;
  end
endmodule
