// Seed: 3259428598
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input wire id_2,
    output wand id_3,
    output uwire id_4,
    output supply1 id_5,
    output tri1 id_6,
    output wor id_7,
    output tri0 id_8,
    input wand id_9,
    output tri0 id_10,
    output uwire id_11,
    input supply1 id_12,
    input tri id_13,
    output wor id_14,
    output supply1 id_15,
    input tri0 id_16,
    output tri id_17,
    input wand id_18,
    output tri id_19,
    output tri1 id_20,
    input supply1 id_21,
    input wire id_22,
    input tri0 id_23,
    input supply0 id_24,
    output wire id_25,
    input wand id_26,
    output tri0 id_27,
    output wor id_28,
    output supply0 id_29,
    input supply1 id_30,
    input wor id_31,
    input tri id_32,
    input tri0 id_33,
    input wand id_34,
    output tri id_35,
    output wor id_36
);
  assign id_25 = id_2 - -1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input tri0 id_2,
    output uwire id_3,
    output tri1 id_4,
    output tri0 id_5,
    output supply1 id_6,
    output wor id_7
);
  assign id_1 = -1 << -1;
  logic id_9;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_3,
      id_5,
      id_3,
      id_6,
      id_1,
      id_3,
      id_2,
      id_4,
      id_5,
      id_0,
      id_0,
      id_3,
      id_1,
      id_2,
      id_4,
      id_0,
      id_5,
      id_4,
      id_2,
      id_2,
      id_2,
      id_2,
      id_7,
      id_0,
      id_6,
      id_3,
      id_1,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_7
  );
  assign modCall_1.id_22 = 0;
endmodule
