$date
	Mon Oct 15 16:11:29 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb2_dec $end
$var wire 16 ! decoder_out [15:0] $end
$var reg 4 " binary_in [3:0] $end
$var reg 1 # enable $end
$scope module A $end
$var wire 4 $ binary_in [3:0] $end
$var wire 16 % decoder_out [15:0] $end
$var wire 1 & enable $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
b0 %
b0 $
0#
b0 "
b0 !
$end
#1
b1 "
b1 $
#3
b1010 "
b1010 $
#6
b1011 "
b1011 $
#10
b100 "
b100 $
#15
b101 "
b101 $
#21
b1110 "
b1110 $
#28
b1111 "
b1111 $
#36
b1000 "
b1000 $
#45
b1001 "
b1001 $
#55
b10 "
b10 $
#66
b11 "
b11 $
#78
b1100 "
b1100 $
#91
b1101 "
b1101 $
#105
b110 "
b110 $
#120
b111 "
b111 $
#136
b1 !
b1 %
b0 "
b0 $
1#
1&
#153
b10 !
b10 %
b1 "
b1 $
#171
b10000000000 !
b10000000000 %
b1010 "
b1010 $
#190
b100000000000 !
b100000000000 %
b1011 "
b1011 $
#210
b10000 !
b10000 %
b100 "
b100 $
#231
b100000 !
b100000 %
b101 "
b101 $
#253
b100000000000000 !
b100000000000000 %
b1110 "
b1110 $
#276
b1000000000000000 !
b1000000000000000 %
b1111 "
b1111 $
#300
b100000000 !
b100000000 %
b1000 "
b1000 $
#325
b1000000000 !
b1000000000 %
b1001 "
b1001 $
#351
b100 !
b100 %
b10 "
b10 $
#378
b1000 !
b1000 %
b11 "
b11 $
#406
b1000000000000 !
b1000000000000 %
b1100 "
b1100 $
#435
b10000000000000 !
b10000000000000 %
b1101 "
b1101 $
#455
b1000000 !
b1000000 %
b110 "
b110 $
#486
b10000000 !
b10000000 %
b111 "
b111 $
#518
