
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.07

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.75 source latency mem[1][10]$_DFFE_PP_/CLK ^
  -0.73 target latency last_valid_data[10]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.02 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: last_valid_data[2]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net100 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    60    1.38    0.52    0.40    1.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.00    1.64 ^ last_valid_data[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.64   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.33    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.20    0.10    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00    0.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    1.28    0.50    0.38    0.52 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.50    0.00    0.52 ^ clkbuf_leaf_11_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    31    0.23    0.12    0.22    0.74 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_11_clk (net)
                  0.12    0.00    0.74 ^ last_valid_data[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.74   clock reconvergence pessimism
                          0.32    1.06   library removal time
                                  1.06   data required time
-----------------------------------------------------------------------------
                                  1.06   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)


Startpoint: rd_en (input port clocked by core_clock)
Endpoint: error_count[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.04    0.00    0.00    0.20 v rd_en (in)
                                         rd_en (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     8    0.34    0.21    0.21    0.41 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net3 (net)
                  0.21    0.00    0.41 v _1132_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.07    0.21    0.62 v _1132_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0620_ (net)
                  0.07    0.00    0.62 v _1133_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.00    0.05    0.18    0.80 v _1133_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _0018_ (net)
                  0.05    0.00    0.80 v error_count[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.33    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.20    0.10    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00    0.14 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    1.27    0.48    0.38    0.52 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.48    0.00    0.52 ^ clkbuf_leaf_22_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    18    0.20    0.11    0.21    0.73 ^ clkbuf_leaf_22_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_22_clk (net)
                  0.11    0.00    0.73 ^ error_count[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.73   clock reconvergence pessimism
                          0.06    0.79   library hold time
                                  0.79   data required time
-----------------------------------------------------------------------------
                                  0.79   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: last_valid_data_available$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net100 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    60    1.38    0.52    0.40    1.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.00    1.64 ^ last_valid_data_available$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.64   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.33    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.20    0.10    0.14   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00   10.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    1.28    0.50    0.38   10.52 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.50    0.00   10.52 ^ clkbuf_leaf_21_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.18    0.10    0.21   10.73 ^ clkbuf_leaf_21_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_21_clk (net)
                  0.10    0.00   10.73 ^ last_valid_data_available$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.73   clock reconvergence pessimism
                         -0.02   10.71   library recovery time
                                 10.71   data required time
-----------------------------------------------------------------------------
                                 10.71   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  9.07   slack (MET)


Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[25] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.33    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.20    0.10    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00    0.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    1.28    0.50    0.38    0.52 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.50    0.00    0.52 ^ clkbuf_leaf_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    27    0.22    0.11    0.22    0.74 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_1_clk (net)
                  0.11    0.00    0.74 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     6    0.15    0.33    0.68    1.42 ^ rd_ptr[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[3] (net)
                  0.33    0.00    1.42 ^ _1089_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.22    0.18    1.61 v _1089_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1040_ (net)
                  0.22    0.00    1.61 v _2144_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.32    0.62    0.72    2.33 ^ _2144_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _1042_ (net)
                  0.62    0.00    2.33 ^ _1068_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.10    0.25    2.59 ^ _1068_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0580_ (net)
                  0.10    0.00    2.59 ^ _1069_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.19    0.11    2.70 v _1069_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0581_ (net)
                  0.19    0.00    2.70 v _1070_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_4)
     6    0.32    0.62    0.80    3.50 ^ _1070_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_4)
                                         _0582_ (net)
                  0.62    0.00    3.50 ^ _1083_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     6    0.18    0.36    0.40    3.90 ^ _1083_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0592_ (net)
                  0.36    0.00    3.90 ^ _1116_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    10    0.75    0.29    0.27    4.17 ^ _1116_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _0611_ (net)
                  0.29    0.00    4.17 ^ _2095_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.20    0.21    0.25    4.43 ^ _2095_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _1012_ (net)
                  0.21    0.00    4.43 ^ _2112_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     1    0.25    0.33    0.52    4.94 v _2112_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         net81 (net)
                  0.33    0.00    4.94 v output80/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.79    5.73 v output80/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         rd_data[25] (net)
                  0.15    0.00    5.73 v rd_data[25] (out)
                                  5.73   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.73   data arrival time
-----------------------------------------------------------------------------
                                  4.07   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: last_valid_data_available$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net100 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    60    1.38    0.52    0.40    1.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.00    1.64 ^ last_valid_data_available$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.64   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.33    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.20    0.10    0.14   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00   10.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    1.28    0.50    0.38   10.52 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.50    0.00   10.52 ^ clkbuf_leaf_21_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.18    0.10    0.21   10.73 ^ clkbuf_leaf_21_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_21_clk (net)
                  0.10    0.00   10.73 ^ last_valid_data_available$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.73   clock reconvergence pessimism
                         -0.02   10.71   library recovery time
                                 10.71   data required time
-----------------------------------------------------------------------------
                                 10.71   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  9.07   slack (MET)


Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[25] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.33    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.20    0.10    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.00    0.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    1.28    0.50    0.38    0.52 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.50    0.00    0.52 ^ clkbuf_leaf_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    27    0.22    0.11    0.22    0.74 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_1_clk (net)
                  0.11    0.00    0.74 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     6    0.15    0.33    0.68    1.42 ^ rd_ptr[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[3] (net)
                  0.33    0.00    1.42 ^ _1089_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.22    0.18    1.61 v _1089_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1040_ (net)
                  0.22    0.00    1.61 v _2144_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.32    0.62    0.72    2.33 ^ _2144_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _1042_ (net)
                  0.62    0.00    2.33 ^ _1068_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.10    0.25    2.59 ^ _1068_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0580_ (net)
                  0.10    0.00    2.59 ^ _1069_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.19    0.11    2.70 v _1069_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0581_ (net)
                  0.19    0.00    2.70 v _1070_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_4)
     6    0.32    0.62    0.80    3.50 ^ _1070_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_4)
                                         _0582_ (net)
                  0.62    0.00    3.50 ^ _1083_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     6    0.18    0.36    0.40    3.90 ^ _1083_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0592_ (net)
                  0.36    0.00    3.90 ^ _1116_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    10    0.75    0.29    0.27    4.17 ^ _1116_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _0611_ (net)
                  0.29    0.00    4.17 ^ _2095_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.20    0.21    0.25    4.43 ^ _2095_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _1012_ (net)
                  0.21    0.00    4.43 ^ _2112_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     1    0.25    0.33    0.52    4.94 v _2112_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         net81 (net)
                  0.33    0.00    4.94 v output80/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.79    5.73 v output80/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         rd_data[25] (net)
                  0.15    0.00    5.73 v rd_data[25] (out)
                                  5.73   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.73   data arrival time
-----------------------------------------------------------------------------
                                  4.07   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.7926790714263916

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2831

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.16575559973716736

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.5838000178337097

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.2839

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: last_valid_data[14]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.38    0.52 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.22    0.74 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.74 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.68    1.42 ^ rd_ptr[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.18    1.61 v _1089_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.72    2.33 ^ _2144_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.25    2.59 ^ _1068_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.11    2.70 v _1069_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.80    3.50 ^ _1070_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_4)
   0.21    3.71 v _1071_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   1.17    4.88 ^ _1157_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.21    5.09 ^ load_slew98/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.28    5.37 ^ _1158_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.24    5.60 v _1201_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    5.60 v last_valid_data[14]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           5.60   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.14   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.38   10.52 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21   10.73 ^ clkbuf_leaf_21_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.73 ^ last_valid_data[14]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.73   clock reconvergence pessimism
  -0.11   10.62   library setup time
          10.62   data required time
---------------------------------------------------------
          10.62   data required time
          -5.60   data arrival time
---------------------------------------------------------
           5.02   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[6][29]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[6][29]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.38    0.52 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.22    0.74 ^ clkbuf_leaf_8_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.74 ^ mem[6][29]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.36    1.10 ^ mem[6][29]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    1.25 ^ _1931_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.25 ^ mem[6][29]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.25   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.38    0.52 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.22    0.74 ^ clkbuf_leaf_8_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.74 ^ mem[6][29]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.74   clock reconvergence pessimism
   0.02    0.76   library hold time
           0.76   data required time
---------------------------------------------------------
           0.76   data required time
          -1.25   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.7320

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.7428

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
5.7344

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
4.0656

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
70.898438

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.01e-01   1.30e-02   3.37e-07   1.14e-01  27.6%
Combinational          1.49e-01   9.42e-02   3.99e-07   2.44e-01  58.8%
Clock                  3.24e-02   2.35e-02   1.20e-06   5.60e-02  13.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.83e-01   1.31e-01   1.94e-06   4.14e-01 100.0%
                          68.4%      31.6%       0.0%
