
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105489                       # Number of seconds simulated
sim_ticks                                105489420327                       # Number of ticks simulated
final_tick                               632591483235                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 123860                       # Simulator instruction rate (inst/s)
host_op_rate                                   155380                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1474343                       # Simulator tick rate (ticks/s)
host_mem_usage                               67338196                       # Number of bytes of host memory used
host_seconds                                 71550.13                       # Real time elapsed on the host
sim_insts                                  8862207476                       # Number of instructions simulated
sim_ops                                   11117462825                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1779328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1249024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2970624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2686464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1260032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2712448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       990080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       989696                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14676224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5167488                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5167488                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13901                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9758                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        23208                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        20988                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         9844                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        21191                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         7735                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         7732                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                114658                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           40371                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                40371                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46109                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16867360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        48536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11840277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28160397                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44895                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     25466668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        49749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     11944629                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        46109                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     25712986                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        41255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9385586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        38829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9381946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               139125080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46109                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        48536                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49749                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44895                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        49749                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        46109                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        41255                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        38829                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             365231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48985841                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48985841                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48985841                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46109                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16867360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        48536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11840277                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28160397                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44895                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     25466668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        49749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     11944629                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        46109                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     25712986                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        41255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9385586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        38829                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9381946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              188110921                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               252972232                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20681676                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16960445                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2027392                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8529352                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8084919                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2121848                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90705                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197510532                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117576576                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20681676                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10206767                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25873604                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5750845                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5993377                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12169143                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2012997                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233069369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207195765     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2803196      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3248606      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1782520      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2064751      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127379      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          764346      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2001239      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12081567      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233069369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081755                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464781                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195920261                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7613992                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25668170                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       193979                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3672961                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3356706                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18895                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143561688                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        94010                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3672961                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196223172                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2641133                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4114377                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25571839                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       845881                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143476561                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          215                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        219810                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       395409                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199396865                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668105159                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668105159                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291694                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29105149                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37577                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20966                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2264004                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13703124                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7461326                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       196804                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1649919                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143259746                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37661                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135383667                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       185391                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17899547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41435214                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4213                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233069369                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580873                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270180                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    176025657     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22943364      9.84%     85.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12322618      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8536590      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7463908      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3821839      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       914019      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       594636      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       446738      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233069369                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35128     11.89%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        128969     43.64%     55.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       131415     44.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113324243     83.71%     83.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2119294      1.57%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12514702      9.24%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7408844      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135383667                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.535172                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             295512                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002183                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504317605                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161198222                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133142186                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135679179                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       343173                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2419443                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          825                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1272                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160656                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8295                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3672961                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2150764                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       144265                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143297531                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        57908                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13703124                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7461326                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20959                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        101235                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1272                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1173966                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1140242                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2314208                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133390905                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11752465                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1992761                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  124                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19159488                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18664474                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7407023                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.527295                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133144084                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133142186                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79145228                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207333047                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526311                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381730                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687893                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20610829                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33448                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039275                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229396408                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534829                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.354091                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179284442     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23241199     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9735035      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5847329      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4054329      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2613222      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1361157      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093291      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2166404      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229396408                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687893                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584351                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283681                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558822                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607966                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496074                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2166404                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370528050                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290270496                       # The number of ROB writes
system.switch_cpus0.timesIdled                3027170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19902863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687893                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.529722                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.529722                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395300                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395300                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601712250                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184797904                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133955778                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33416                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus1.numCycles               252972232                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20937709                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17131948                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2046555                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8705455                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8245099                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2164814                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93470                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201697638                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117060954                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20937709                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10409913                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24444389                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5578794                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4294526                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12339462                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2048616                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    233942186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.614483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.957108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       209497797     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1144743      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1813744      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2451705      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2521679      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2134811      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1192638      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1771035      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11414034      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    233942186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082767                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462742                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       199648628                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6360915                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24400827                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26556                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3505258                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3446139                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143644961                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1961                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3505258                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200197407                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1349315                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3757936                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23885614                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1246654                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143593599                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          157                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        170324                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       543448                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    200384018                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    668005415                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    668005415                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173854326                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26529686                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35807                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18716                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3728888                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13442480                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7285545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        85630                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1731045                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143418893                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35935                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136254372                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18596                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15761689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37675236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1466                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    233942186                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582428                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273134                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    176270606     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23724783     10.14%     85.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12014803      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9058514      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7117926      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2874506      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1811958      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       944261      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       124829      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    233942186                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          26212     11.62%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         82946     36.76%     48.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       116469     51.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114594842     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2032585      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17088      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12347545      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7262312      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136254372                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.538614                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             225627                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001656                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    506695153                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159217072                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134206248                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136479999                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       277163                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2148206                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          558                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       100525                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3505258                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1067375                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       121048                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143454970                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        55857                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13442480                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7285545                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18718                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        102343                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          558                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1191886                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1148278                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2340164                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134369981                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11618354                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1884391                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18880383                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19098627                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7262029                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.531165                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134206486                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134206248                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         77041707                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        207582508                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.530518                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371138                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101345864                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124704931                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18750067                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34469                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2072412                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    230436928                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.541167                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.390109                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    179282162     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25356417     11.00%     88.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9577791      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4564881      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3847260      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2207547      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1931444      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       872558      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2796868      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    230436928                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101345864                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124704931                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18479293                       # Number of memory references committed
system.switch_cpus1.commit.loads             11294273                       # Number of loads committed
system.switch_cpus1.commit.membars              17196                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17982706                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112357577                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2567935                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2796868                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           371094356                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          290415316                       # The number of ROB writes
system.switch_cpus1.timesIdled                3056090                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19030046                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101345864                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124704931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101345864                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.496128                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.496128                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400621                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400621                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       604780563                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186953442                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      133167470                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34438                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus2.numCycles               252972232                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19771451                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17840229                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1036620                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7375006                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7065489                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1092090                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        45648                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    209446437                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             124417793                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19771451                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      8157579                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24600178                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3257202                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4593794                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12023582                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1041958                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    240835127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.606140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.934914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       216234949     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          877851      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1796017      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          750001      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4090833      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3635603      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          701624      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1477100      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11271149      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    240835127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078157                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491824                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       208323628                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5729725                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24509452                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        78110                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2194207                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1736080                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          511                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     145909915                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2821                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2194207                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       208532497                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4001899                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1069212                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24389831                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       647474                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     145833981                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          113                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        274865                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       236371                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2961                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    171220608                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    686917449                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    686917449                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    151924557                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        19296039                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16938                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8554                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1644343                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     34413311                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     17406724                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       158553                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       844726                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         145544279                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16990                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        139961029                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        71359                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     11184707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     26821207                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           96                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    240835127                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581149                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.378853                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    191160657     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     14823721      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12220155      5.07%     90.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5284809      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6695214      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      6494719      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3684580      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       289536      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       181736      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    240835127                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         354011     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2767049     86.44%     97.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        80073      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     87800938     62.73%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1223348      0.87%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8382      0.01%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     33558959     23.98%     87.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     17369402     12.41%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     139961029                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.553266                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3201133                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022872                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    524029676                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    156749572                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138767166                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143162162                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       251991                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1321816                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          558                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3603                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       104085                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        12396                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2194207                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3640427                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       180960                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    145561350                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1371                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     34413311                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     17406724                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8556                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        123934                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           53                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3603                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       602071                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       614741                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1216812                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138978458                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     33445494                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       982570                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   81                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            50813516                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18210498                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          17368022                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549382                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138771733                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138767166                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         74945596                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        147659843                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.548547                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507556                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    112764063                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    132516759                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     13059055                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16894                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1059364                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    238640920                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.555298                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.379235                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    190621888     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     17498562      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8218334      3.44%     90.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      8130971      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2211049      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      9467463      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       709202      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       515715      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1267736      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    238640920                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    112764063                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     132516759                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              50394131                       # Number of memory references committed
system.switch_cpus2.commit.loads             33091492                       # Number of loads committed
system.switch_cpus2.commit.membars               8434                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17499456                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        117839517                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1283654                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1267736                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           382948660                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          293346043                       # The number of ROB writes
system.switch_cpus2.timesIdled                4598715                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               12137105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          112764063                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            132516759                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    112764063                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.243376                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.243376                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.445757                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.445757                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       687066729                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      161144126                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      173743973                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16868                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus3.numCycles               252972232                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20625267                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16867374                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2008471                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8517029                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8135110                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2122197                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        89359                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    200076610                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             117070380                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20625267                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10257307                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24529929                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5842282                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3396106                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12300324                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2025068                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    231792390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.968947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       207262461     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1331300      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2101248      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3345912      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1383910      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1542179      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1655866      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1076170      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12093344      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    231792390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081532                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.462780                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       198271471                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5215974                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24453465                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        62199                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3789280                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3382545                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          467                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     142945279                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         3044                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3789280                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       198573726                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1664097                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2690592                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24217444                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       857238                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     142866442                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        17733                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        245801                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       325628                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents        29976                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    198351953                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    664628111                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    664628111                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    169351054                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        29000877                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36169                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        19790                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2609102                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13599900                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7318013                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       220687                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1661924                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142672576                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36266                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        135010318                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       166363                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18111478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     40395198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         3242                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    231792390                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582462                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.274368                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    174879388     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22838825      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12483675      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8518641      3.68%     94.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7967430      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2290753      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1789265      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       606159      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       418254      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    231792390                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          31481     12.45%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         98478     38.95%     51.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       122858     48.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    113097165     83.77%     83.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2137568      1.58%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16374      0.01%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12476157      9.24%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7283054      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     135010318                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.533696                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             252817                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001873                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    502232206                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    160821806                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    132847373                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     135263135                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       406195                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2422648                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          315                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1514                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       212606                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8437                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3789280                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1146043                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       120373                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142708974                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        59055                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13599900                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7318013                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        19770                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         88456                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1514                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1175184                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1146008                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2321192                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    133095914                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11733397                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1914404                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19014659                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18725368                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7281262                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.526129                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             132848390                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            132847373                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         77671170                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        202935664                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.525146                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382738                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     99475796                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    121931833                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20777343                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33024                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2051047                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    228003110                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534781                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.388474                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    178500695     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23976599     10.52%     88.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9331682      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5028096      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3765461      1.65%     96.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2102978      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1295042      0.57%     98.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1159860      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2842697      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    228003110                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     99475796                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     121931833                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18282657                       # Number of memory references committed
system.switch_cpus3.commit.loads             11177250                       # Number of loads committed
system.switch_cpus3.commit.membars              16476                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17502740                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        109869750                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2477007                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2842697                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           367868926                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289207855                       # The number of ROB writes
system.switch_cpus3.timesIdled                3220341                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               21179842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           99475796                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            121931833                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     99475796                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.543053                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.543053                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.393228                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.393228                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       600197651                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      184150141                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      133336660                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32994                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus4.numCycles               252972232                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20928069                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17123607                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2047874                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8756939                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8246183                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2163752                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        93493                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    201693538                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             116981762                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20928069                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10409935                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24432168                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5574707                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4285471                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12339176                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2049601                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    233911407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.614203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.956644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       209479239     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1144225      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1812396      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2451373      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2524054      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2133530      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1189591      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1771381      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11405618      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    233911407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082729                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462429                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       199644089                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6352143                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24388912                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        26404                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3499857                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3444848                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          373                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     143561744                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1967                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3499857                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       200192878                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1347461                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      3751983                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23873613                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1245613                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     143509419                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          179                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        169211                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       543434                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    200262870                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    667598840                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    667598840                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    173810867                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        26451997                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        35896                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        18807                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          3728837                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13441154                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7281519                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        85115                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1767292                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         143335744                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        36021                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        136209047                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        18659                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     15705471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     37480204                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1559                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    233911407                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582310                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.272832                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    176220592     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     23763213     10.16%     85.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12031456      5.14%     90.64% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9035507      3.86%     94.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7104180      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2872872      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1814859      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       943657      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       125071      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    233911407                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          25678     11.34%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         82914     36.60%     47.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       117920     52.06%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    114560085     84.11%     84.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2029973      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17084      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12343598      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7258307      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     136209047                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.538435                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             226512                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    506574672                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    159077787                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    134157797                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     136435559                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       276611                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2149727                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          554                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        98302                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3499857                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1066124                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       120969                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    143371911                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        55282                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13441154                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7281519                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        18812                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        102344                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          554                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1192767                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1148260                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2341027                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    134321009                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11614695                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1888038                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  146                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18872714                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19093831                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7258019                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.530971                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             134158054                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            134157797                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         77015610                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        207511785                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530326                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371138                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    101320532                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    124673689                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     18698241                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        34462                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2073727                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    230411550                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.541091                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.389533                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    179242781     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     25375534     11.01%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9572918      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4561999      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3866596      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2207911      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1918911      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       872283      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2792617      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    230411550                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    101320532                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     124673689                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18474640                       # Number of memory references committed
system.switch_cpus4.commit.loads             11291423                       # Number of loads committed
system.switch_cpus4.commit.membars              17192                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17978209                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        112329414                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2567286                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2792617                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           370990161                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          290243780                       # The number of ROB writes
system.switch_cpus4.timesIdled                3056303                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               19060825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          101320532                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            124673689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    101320532                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.496752                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.496752                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.400520                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.400520                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       604561037                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      186887009                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      133081818                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         34432                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus5.numCycles               252972232                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20617940                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16861394                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2010288                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8513739                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8132956                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2120720                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        89371                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    200059829                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             117025842                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20617940                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10253676                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24523685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5845352                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       3395163                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12300576                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2026819                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    231769716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.968761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       207246031     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1332512      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2102197      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3346871      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1381726      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1541215      0.66%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1651649      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1075055      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12092460      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    231769716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081503                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462604                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       198251940                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5217411                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24447203                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        62581                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3790580                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3381412                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          461                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     142900250                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3000                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3790580                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       198556047                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1666069                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      2686048                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24209695                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       861264                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     142820987                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        18204                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        245827                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       327401                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        30244                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    198291962                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    664408356                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    664408356                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    169286669                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        29005293                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        36100                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19727                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2619496                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13600158                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7314397                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       220321                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1659105                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         142624960                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        36192                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        134968792                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       166211                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     18109782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     40369851                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3182                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    231769716                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582340                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.274243                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    174873393     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     22829232      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12486216      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8514707      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7963510      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2288526      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1790945      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       604829      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       418358      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    231769716                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          31464     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         98147     38.88%     51.35% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       122803     48.65%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    113063432     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2136143      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16368      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12473113      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7279736      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     134968792                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.533532                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             252414                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001870                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    502125925                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    160772414                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    132798555                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     135221206                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       406011                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2427204                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          298                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1511                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       211710                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8429                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3790580                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1149720                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       120046                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    142661290                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        59535                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13600158                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7314397                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19705                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         88106                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1511                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1176425                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1147080                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2323505                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    133047730                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11729464                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1921062                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  138                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            19007458                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18719394                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7277994                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525938                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             132799623                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            132798555                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         77642990                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        202863995                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524953                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382734                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     99437878                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    121885365                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20776153                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        33010                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2052844                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    227979136                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534634                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.388315                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    178495362     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     23967547     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9330355      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5023909      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3762727      1.65%     96.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2102393      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1296661      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1158914      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2841268      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    227979136                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     99437878                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     121885365                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18275641                       # Number of memory references committed
system.switch_cpus5.commit.loads             11172954                       # Number of loads committed
system.switch_cpus5.commit.membars              16470                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17496077                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        109827843                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2476053                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2841268                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           367798723                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          289113806                       # The number of ROB writes
system.switch_cpus5.timesIdled                3222078                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               21202516                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           99437878                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            121885365                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     99437878                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.544023                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.544023                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.393078                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.393078                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       599975277                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      184085568                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      133285269                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         32978                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus6.numCycles               252972232                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        22991970                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     19144191                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2090300                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8800092                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8416609                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2475485                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        97218                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    200069997                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             126120906                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           22991970                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10892094                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             26294081                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5819202                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       6288240                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12424605                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1998127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    236362294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.655842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.031468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       210068213     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1612145      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2037777      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3234185      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1354857      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1745041      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         2034130      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          930880      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13345066      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    236362294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090887                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498556                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       198893205                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7578547                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         26168743                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        12375                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3709422                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3498821                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          554                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     154180055                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2677                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3709422                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       199095238                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         643050                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      6372927                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         25979171                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       562479                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     153228083                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          141                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         81001                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       392358                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    214014349                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    712582366                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    712582366                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    179121472                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        34892877                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        37019                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19255                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1978369                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     14355345                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7503318                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        84349                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1699938                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         149618877                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        37153                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        143556709                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       143629                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     18124302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     36887249                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1319                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    236362294                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.607359                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.328077                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    175533768     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     27742719     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11343868      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      6357285      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8611689      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2653484      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2606660      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1402305      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       110516      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    236362294                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         988521     78.97%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        135244     10.80%     89.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       127955     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    120940718     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1962250      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        17764      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     13155379      9.16%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7480598      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     143556709                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.567480                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1251720                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008719                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    524871061                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    167781018                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    139819259                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     144808429                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       106214                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2713188                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          689                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       105289                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3709422                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         488982                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        61713                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    149656036                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       117682                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     14355345                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7503318                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19255                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         53949                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          689                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1238616                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1175403                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2414019                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    141054630                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     12939132                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2502079                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            20419160                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        19948104                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7480028                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.557589                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             139819612                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            139819259                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         83777792                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        225078239                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.552706                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372216                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    104209235                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    128410264                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     21246316                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        35834                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2108162                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    232652872                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.551939                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.372451                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    178304295     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     27545285     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9999779      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4982205      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4556020      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1911307      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1895721      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       902215      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2556045      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    232652872                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    104209235                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     128410264                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              19040186                       # Number of memory references committed
system.switch_cpus6.commit.loads             11642157                       # Number of loads committed
system.switch_cpus6.commit.membars              17876                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          18612979                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        115610892                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2651684                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2556045                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           379752679                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          303022602                       # The number of ROB writes
system.switch_cpus6.timesIdled                3035493                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16609938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          104209235                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            128410264                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    104209235                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.427541                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.427541                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.411939                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.411939                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       634683977                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      195381091                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      142583157                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         35804                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus7.numCycles               252972232                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        23006981                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19152373                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2088160                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8784248                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8413760                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2476011                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        97131                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    200075256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             126195410                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           23006981                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10889771                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             26300926                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5818923                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       6280283                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12424323                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1996328                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    236368274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.656227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.032155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       210067348     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1613208      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2028361      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3233399      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1355380      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1747270      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         2033746      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          935653      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13353909      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    236368274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090947                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.498851                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       198896210                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7572536                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         26175790                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        12480                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3711256                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3505527                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          553                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     154277306                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2665                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3711256                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       199098201                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         644283                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      6364752                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         25986181                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       563594                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     153328917                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          140                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         80941                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       392617                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    214122060                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    713019838                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    713019838                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    179177895                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        34944165                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        37038                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19269                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1980801                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     14364535                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7512258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        84723                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1698091                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         149711291                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        37176                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        143626936                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       145784                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     18153981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36992403                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1329                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    236368274                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.607640                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.328382                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    175523063     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     27737407     11.73%     85.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11349857      4.80%     90.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      6362892      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8617667      3.65%     97.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2657912      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2606071      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1402755      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       110650      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    236368274                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         989024     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        135833     10.84%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       128013     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    120995512     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1962726      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17769      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     13161211      9.16%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7489718      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     143626936                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.567758                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            1252870                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008723                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    525020800                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    167903138                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    139889227                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     144879806                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       106957                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2718740                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          693                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       111924                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           20                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3711256                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         489564                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        61838                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    149748473                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts       117484                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     14364535                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7512258                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19269                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         54089                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           55                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          693                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1233620                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1178245                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2411865                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    141128102                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     12946412                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2498834                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            20435343                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19959177                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7488931                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.557880                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             139889798                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            139889227                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         83806222                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        225158128                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.552983                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372211                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    104242038                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    128450633                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21298442                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        35847                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2106051                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    232657018                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.552103                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.372728                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    178299094     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     27546779     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     10001272      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4982169      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4558303      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1913276      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1895764      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       902261      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2558100      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    232657018                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    104242038                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     128450633                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19046129                       # Number of memory references committed
system.switch_cpus7.commit.loads             11645795                       # Number of loads committed
system.switch_cpus7.commit.membars              17882                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          18618799                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        115647251                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2652512                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2558100                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           379847265                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          303209426                       # The number of ROB writes
system.switch_cpus7.timesIdled                3032902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               16603958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          104242038                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            128450633                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    104242038                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.426777                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.426777                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.412069                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.412069                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       635002117                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      195454953                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      142669728                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         35818                       # number of misc regfile writes
system.l2.replacements                         114668                       # number of replacements
system.l2.tagsinuse                      32763.820860                       # Cycle average of tags in use
system.l2.total_refs                          2600020                       # Total number of references to valid blocks.
system.l2.sampled_refs                         147432                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.635384                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           228.125520                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.332267                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2946.123228                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.014519                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2127.075713                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.973935                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   4999.438251                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.285382                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3443.399692                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      9.749439                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2136.868604                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      9.316279                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   3475.414986                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.575048                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1643.001598                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      7.171293                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1655.712163                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1390.174418                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1108.847195                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1684.735799                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1546.208044                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1080.829724                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1501.673831                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data            868.585897                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data            857.188037                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006962                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000254                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.089909                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.064913                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.152571                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000283                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.105084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000298                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.065212                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000284                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.106061                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000231                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.050140                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000219                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.050528                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.042425                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.033839                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.051414                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.047187                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.032984                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.045827                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.026507                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.026159                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999872                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        41946                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31538                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        57534                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        51352                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        31437                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        51228                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        28859                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        28878                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  322785                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           110095                       # number of Writeback hits
system.l2.Writeback_hits::total                110095                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          214                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1230                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        42102                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31691                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        57612                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        51486                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        31587                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        51362                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        29073                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        29089                       # number of demand (read+write) hits
system.l2.demand_hits::total                   324015                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        42102                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31691                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        57612                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        51486                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        31587                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        51362                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        29073                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        29089                       # number of overall hits
system.l2.overall_hits::total                  324015                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13897                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9758                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        23208                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        20988                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         9844                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        21191                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         7735                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         7732                       # number of ReadReq misses
system.l2.ReadReq_misses::total                114654                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13901                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9758                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        23208                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        20988                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         9844                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        21191                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         7735                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         7732                       # number of demand (read+write) misses
system.l2.demand_misses::total                 114658                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13901                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9758                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        23208                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        20988                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         9844                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        21191                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         7735                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         7732                       # number of overall misses
system.l2.overall_misses::total                114658                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5662161                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2305886118                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6163282                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1604746884                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6304644                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3789325047                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5498110                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   3446334138                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6355730                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1620695924                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5889508                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3477904615                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5168834                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   1279208892                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4851532                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1274625905                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     18844621324                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       610266                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        610266                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5662161                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2306496384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6163282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1604746884                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6304644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3789325047                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5498110                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   3446334138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6355730                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1620695924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5889508                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3477904615                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5168834                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   1279208892                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4851532                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1274625905                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18845231590                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5662161                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2306496384                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6163282                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1604746884                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6304644                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3789325047                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5498110                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   3446334138                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6355730                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1620695924                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5889508                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3477904615                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5168834                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   1279208892                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4851532                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1274625905                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18845231590                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        55843                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41296                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        80742                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        72340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        41281                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        72419                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        36594                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        36610                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              437439                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       110095                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            110095                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          211                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1234                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        56003                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        41449                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        80820                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        72474                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        41431                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        72553                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        36808                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        36821                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               438673                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        56003                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        41449                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        80820                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        72474                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        41431                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        72553                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        36808                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        36821                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              438673                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.248858                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.236294                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.287434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.290130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.238463                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.292617                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.211373                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.941176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.211199                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.262103                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.025000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003241                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.248219                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.235422                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.287157                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.289594                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.237600                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.292076                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.210145                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.941176                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.209989                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.261375                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.248219                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.235422                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.287157                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.289594                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.237600                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.292076                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.210145                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.941176                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.209989                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.261375                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149004.236842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165926.899187                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 154082.050000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164454.486985                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 153771.804878                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 163276.673862                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 148597.567568                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 164204.980846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 155017.804878                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 164637.944332                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 154987.052632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 164121.778821                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152024.529412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 165379.300840                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 151610.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164850.737843                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164360.783959                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 152566.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 152566.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149004.236842                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165923.054744                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 154082.050000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164454.486985                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 153771.804878                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 163276.673862                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 148597.567568                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 164204.980846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 155017.804878                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 164637.944332                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 154987.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 164121.778821                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152024.529412                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 165379.300840                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 151610.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164850.737843                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164360.372499                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149004.236842                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165923.054744                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 154082.050000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164454.486985                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 153771.804878                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 163276.673862                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 148597.567568                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 164204.980846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 155017.804878                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 164637.944332                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 154987.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 164121.778821                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152024.529412                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 165379.300840                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 151610.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164850.737843                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164360.372499                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                40371                       # number of writebacks
system.l2.writebacks::total                     40371                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13897                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9758                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        23208                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        20988                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         9844                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        21191                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         7735                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         7732                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           114654                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        23208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        20988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         9844                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        21191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         7735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         7732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            114658                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        23208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        20988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         9844                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        21191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         7735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         7732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           114658                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3448907                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1496417761                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3834116                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1036399807                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3918860                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2437893389                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3344294                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   2223906000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3967981                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1047342514                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3677717                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2243633827                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3189332                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    828749675                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2988349                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    824294221                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12167006750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       376608                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       376608                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3448907                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1496794369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3834116                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1036399807                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3918860                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2437893389                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3344294                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   2223906000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3967981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1047342514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3677717                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2243633827                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3189332                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    828749675                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2988349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    824294221                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12167383358                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3448907                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1496794369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3834116                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1036399807                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3918860                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2437893389                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3344294                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   2223906000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3967981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1047342514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3677717                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2243633827                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3189332                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    828749675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2988349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    824294221                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12167383358                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.248858                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.236294                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.287434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.290130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.238463                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.292617                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.211373                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.941176                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.211199                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.262103                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.025000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003241                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.248219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.235422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.287157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.289594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.237600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.292076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.210145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.941176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.209989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.261375                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.248219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.235422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.287157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.289594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.237600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.292076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.210145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.941176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.209989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.261375                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90760.710526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107679.194143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 95852.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106210.269215                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95581.951220                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105045.389047                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 90386.324324                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 105960.834763                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 96780.024390                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 106393.997765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 96782.026316                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 105876.731962                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 93803.882353                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 107142.815126                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 93385.906250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106608.150673                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106119.339491                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        94152                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        94152                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90760.710526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107675.301705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 95852.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106210.269215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95581.951220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105045.389047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 90386.324324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 105960.834763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 96780.024390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 106393.997765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 96782.026316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 105876.731962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 93803.882353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 107142.815126                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 93385.906250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106608.150673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106118.921994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90760.710526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107675.301705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 95852.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106210.269215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95581.951220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105045.389047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 90386.324324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 105960.834763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 96780.024390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 106393.997765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 96782.026316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 105876.731962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 93803.882353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 107142.815126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 93385.906250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106608.150673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106118.921994                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               519.185869                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012177187                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1942758.516315                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.185869                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059593                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.832029                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12169095                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12169095                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12169095                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12169095                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12169095                       # number of overall hits
system.cpu0.icache.overall_hits::total       12169095                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7458041                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7458041                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7458041                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7458041                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7458041                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7458041                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12169143                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12169143                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12169143                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12169143                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12169143                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12169143                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 155375.854167                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 155375.854167                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 155375.854167                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 155375.854167                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 155375.854167                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 155375.854167                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6140906                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6140906                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6140906                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6140906                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6140906                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6140906                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157459.128205                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157459.128205                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157459.128205                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157459.128205                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157459.128205                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157459.128205                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56003                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172656643                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56259                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3068.960397                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.809916                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.190084                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913320                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086680                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8576954                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8576954                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7261070                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7261070                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17651                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17651                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16708                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15838024                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15838024                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15838024                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15838024                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191146                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191146                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3810                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3810                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       194956                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        194956                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       194956                       # number of overall misses
system.cpu0.dcache.overall_misses::total       194956                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22908058919                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22908058919                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    479404385                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    479404385                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23387463304                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23387463304                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23387463304                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23387463304                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8768100                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8768100                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16032980                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16032980                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16032980                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16032980                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021800                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021800                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000524                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000524                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012160                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012160                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012160                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012160                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 119845.871318                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 119845.871318                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 125827.922572                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 125827.922572                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 119962.777775                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 119962.777775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 119962.777775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 119962.777775                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        86546                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets        86546                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22248                       # number of writebacks
system.cpu0.dcache.writebacks::total            22248                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135303                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3650                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3650                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       138953                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       138953                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       138953                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       138953                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        55843                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        55843                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          160                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56003                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56003                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56003                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56003                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5223098765                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5223098765                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     10892220                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10892220                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5233990985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5233990985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5233990985                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5233990985                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006369                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006369                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003493                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003493                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003493                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003493                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93531.844009                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93531.844009                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 68076.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68076.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 93459.117994                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93459.117994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 93459.117994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93459.117994                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               517.049047                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011035247                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1951805.496139                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.049047                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067386                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.828604                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12339412                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12339412                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12339412                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12339412                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12339412                       # number of overall hits
system.cpu1.icache.overall_hits::total       12339412                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8150183                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8150183                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8150183                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8150183                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8150183                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8150183                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12339462                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12339462                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12339462                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12339462                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12339462                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12339462                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 163003.660000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 163003.660000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 163003.660000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 163003.660000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 163003.660000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 163003.660000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6926432                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6926432                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6926432                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6926432                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6926432                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6926432                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161079.813953                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161079.813953                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161079.813953                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161079.813953                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161079.813953                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161079.813953                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41449                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166577779                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41705                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3994.192039                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.361595                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.638405                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911569                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088431                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8495304                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8495304                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7151047                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7151047                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18583                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18583                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17219                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17219                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15646351                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15646351                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15646351                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15646351                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       132699                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       132699                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          897                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          897                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       133596                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        133596                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       133596                       # number of overall misses
system.cpu1.dcache.overall_misses::total       133596                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15030302662                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15030302662                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     76463557                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     76463557                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15106766219                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15106766219                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15106766219                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15106766219                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8628003                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8628003                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7151944                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7151944                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17219                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17219                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15779947                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15779947                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15779947                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15779947                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015380                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015380                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000125                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008466                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008466                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008466                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008466                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 113266.133596                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113266.133596                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85243.653289                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85243.653289                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113077.983016                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113077.983016                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113077.983016                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113077.983016                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9027                       # number of writebacks
system.cpu1.dcache.writebacks::total             9027                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91403                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91403                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          744                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          744                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        92147                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92147                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        92147                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92147                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41296                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41296                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          153                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41449                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41449                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41449                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41449                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3778530236                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3778530236                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10076720                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10076720                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3788606956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3788606956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3788606956                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3788606956                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002627                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002627                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91498.698082                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91498.698082                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65860.915033                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65860.915033                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91404.061763                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91404.061763                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91404.061763                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91404.061763                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     3                       # number of replacements
system.cpu2.icache.tagsinuse               580.346972                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1041606307                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1780523.601709                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.376488                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   540.970484                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.063103                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.866940                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.930043                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12023526                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12023526                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12023526                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12023526                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12023526                       # number of overall hits
system.cpu2.icache.overall_hits::total       12023526                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8732951                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8732951                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8732951                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8732951                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8732951                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8732951                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12023582                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12023582                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12023582                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12023582                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12023582                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12023582                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 155945.553571                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 155945.553571                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 155945.553571                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 155945.553571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 155945.553571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 155945.553571                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6839106                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6839106                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6839106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6839106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6839106                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6839106                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 162835.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 162835.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 162835.857143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 162835.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 162835.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 162835.857143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 80820                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               450414299                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 81076                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5555.457830                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.908438                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.091562                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.437142                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.562858                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     31567895                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       31567895                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     17285268                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      17285268                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8458                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8458                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8434                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8434                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     48853163                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        48853163                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     48853163                       # number of overall hits
system.cpu2.dcache.overall_hits::total       48853163                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       282826                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       282826                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          260                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          260                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       283086                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        283086                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       283086                       # number of overall misses
system.cpu2.dcache.overall_misses::total       283086                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  30926222518                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  30926222518                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     23102518                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     23102518                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  30949325036                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  30949325036                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  30949325036                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  30949325036                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     31850721                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     31850721                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     17285528                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     17285528                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8434                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8434                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     49136249                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     49136249                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     49136249                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     49136249                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008880                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008880                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005761                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005761                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005761                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005761                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109347.169348                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109347.169348                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 88855.838462                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 88855.838462                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 109328.349109                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109328.349109                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 109328.349109                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109328.349109                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24206                       # number of writebacks
system.cpu2.dcache.writebacks::total            24206                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       202084                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       202084                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          182                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          182                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       202266                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       202266                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       202266                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       202266                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        80742                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        80742                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           78                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        80820                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        80820                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        80820                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        80820                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7991794340                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7991794340                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5616218                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5616218                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7997410558                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7997410558                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7997410558                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7997410558                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001645                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001645                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001645                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001645                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 98979.395358                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98979.395358                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 72002.794872                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 72002.794872                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 98953.360035                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98953.360035                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 98953.360035                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98953.360035                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               526.734328                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1016758321                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1925678.638258                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    36.734328                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.058869                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.844126                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12300276                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12300276                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12300276                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12300276                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12300276                       # number of overall hits
system.cpu3.icache.overall_hits::total       12300276                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           48                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.cpu3.icache.overall_misses::total           48                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7290439                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7290439                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7290439                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7290439                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7290439                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7290439                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12300324                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12300324                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12300324                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12300324                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12300324                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12300324                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 151884.145833                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 151884.145833                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 151884.145833                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 151884.145833                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 151884.145833                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 151884.145833                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6012457                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6012457                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6012457                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6012457                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6012457                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6012457                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 158222.552632                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158222.552632                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 158222.552632                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158222.552632                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 158222.552632                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158222.552632                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 72473                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               181301787                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 72729                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               2492.840366                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   234.171064                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    21.828936                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.914731                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.085269                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8534390                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8534390                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7071266                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7071266                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        19569                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19569                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16497                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16497                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15605656                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15605656                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15605656                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15605656                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       183259                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       183259                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          811                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          811                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       184070                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        184070                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       184070                       # number of overall misses
system.cpu3.dcache.overall_misses::total       184070                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  20563527071                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  20563527071                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     68588671                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     68588671                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  20632115742                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  20632115742                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  20632115742                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  20632115742                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8717649                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8717649                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7072077                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7072077                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16497                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16497                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15789726                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15789726                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15789726                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15789726                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021022                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021022                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000115                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011658                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011658                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011658                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011658                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 112210.189246                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112210.189246                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84572.960543                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84572.960543                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 112088.421481                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112088.421481                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 112088.421481                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112088.421481                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        14061                       # number of writebacks
system.cpu3.dcache.writebacks::total            14061                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       110919                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       110919                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          677                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          677                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       111596                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       111596                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       111596                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       111596                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        72340                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        72340                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          134                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        72474                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        72474                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        72474                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        72474                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   7052576626                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7052576626                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      8805725                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      8805725                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   7061382351                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7061382351                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   7061382351                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7061382351                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004590                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004590                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.004590                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004590                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 97492.073901                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 97492.073901                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65714.365672                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65714.365672                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 97433.318859                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 97433.318859                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 97433.318859                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 97433.318859                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               516.261403                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1011034958                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1951804.938224                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    41.261403                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.066124                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.827342                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12339123                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12339123                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12339123                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12339123                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12339123                       # number of overall hits
system.cpu4.icache.overall_hits::total       12339123                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           53                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           53                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           53                       # number of overall misses
system.cpu4.icache.overall_misses::total           53                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8504341                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8504341                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8504341                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8504341                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8504341                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8504341                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12339176                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12339176                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12339176                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12339176                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12339176                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12339176                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 160459.264151                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 160459.264151                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 160459.264151                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 160459.264151                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 160459.264151                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 160459.264151                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7033828                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7033828                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7033828                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7033828                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7033828                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7033828                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 163577.395349                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 163577.395349                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 163577.395349                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 163577.395349                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 163577.395349                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 163577.395349                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 41431                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               166573781                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 41687                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3995.820783                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.359939                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.640061                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.911562                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.088438                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8492988                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8492988                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7149275                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7149275                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18676                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18676                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17216                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17216                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15642263                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15642263                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15642263                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15642263                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       132501                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       132501                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          873                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          873                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       133374                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        133374                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       133374                       # number of overall misses
system.cpu4.dcache.overall_misses::total       133374                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  15026367617                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  15026367617                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     74275613                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     74275613                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  15100643230                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  15100643230                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  15100643230                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  15100643230                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8625489                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8625489                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7150148                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7150148                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17216                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17216                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15775637                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15775637                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15775637                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15775637                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015362                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015362                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000122                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008454                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008454                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008454                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008454                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 113405.692161                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 113405.692161                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85080.885452                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85080.885452                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 113220.292036                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 113220.292036                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 113220.292036                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 113220.292036                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         9026                       # number of writebacks
system.cpu4.dcache.writebacks::total             9026                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        91220                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        91220                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          723                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          723                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        91943                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        91943                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        91943                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        91943                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        41281                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        41281                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          150                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        41431                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        41431                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        41431                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        41431                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   3787702871                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3787702871                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      9839959                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      9839959                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   3797542830                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3797542830                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   3797542830                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3797542830                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002626                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002626                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002626                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002626                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91754.145273                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 91754.145273                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65599.726667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65599.726667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 91659.453791                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 91659.453791                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 91659.453791                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 91659.453791                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               527.677479                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1016758574                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1922038.892250                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.677479                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.060381                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.845637                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12300529                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12300529                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12300529                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12300529                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12300529                       # number of overall hits
system.cpu5.icache.overall_hits::total       12300529                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           47                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           47                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           47                       # number of overall misses
system.cpu5.icache.overall_misses::total           47                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7725579                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7725579                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7725579                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7725579                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7725579                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7725579                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12300576                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12300576                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12300576                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12300576                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12300576                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12300576                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 164374.021277                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 164374.021277                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 164374.021277                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 164374.021277                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 164374.021277                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 164374.021277                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6431085                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6431085                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6431085                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6431085                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6431085                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6431085                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 164899.615385                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 164899.615385                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 164899.615385                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 164899.615385                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 164899.615385                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 164899.615385                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 72553                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               181296158                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 72809                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2490.024008                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.167116                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.832884                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914715                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085285                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8531542                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8531542                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7068563                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7068563                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19499                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19499                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16489                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16489                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15600105                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15600105                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15600105                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15600105                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       183405                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       183405                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          808                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          808                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       184213                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        184213                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       184213                       # number of overall misses
system.cpu5.dcache.overall_misses::total       184213                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  20593147698                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  20593147698                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     68423684                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     68423684                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  20661571382                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  20661571382                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  20661571382                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  20661571382                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8714947                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8714947                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7069371                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7069371                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16489                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16489                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15784318                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15784318                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15784318                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15784318                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021045                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021045                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000114                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000114                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011671                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011671                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011671                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011671                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112282.367973                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112282.367973                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84682.777228                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84682.777228                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112161.309908                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112161.309908                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112161.309908                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112161.309908                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        13650                       # number of writebacks
system.cpu5.dcache.writebacks::total            13650                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       110986                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       110986                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          674                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          674                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       111660                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       111660                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       111660                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       111660                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        72419                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        72419                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          134                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        72553                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        72553                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        72553                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        72553                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   7077950491                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   7077950491                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      8797455                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      8797455                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   7086747946                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   7086747946                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   7086747946                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   7086747946                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008310                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008310                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004597                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004597                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004597                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004597                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 97736.098137                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 97736.098137                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65652.649254                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65652.649254                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 97676.842391                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 97676.842391                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 97676.842391                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 97676.842391                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               490.651246                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1014213518                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2065607.979633                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    35.651246                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.057133                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.786300                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12424560                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12424560                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12424560                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12424560                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12424560                       # number of overall hits
system.cpu6.icache.overall_hits::total       12424560                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           45                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           45                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           45                       # number of overall misses
system.cpu6.icache.overall_misses::total           45                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7063209                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7063209                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7063209                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7063209                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7063209                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7063209                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12424605                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12424605                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12424605                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12424605                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12424605                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12424605                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 156960.200000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 156960.200000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 156960.200000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 156960.200000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 156960.200000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 156960.200000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5758859                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5758859                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5758859                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5758859                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5758859                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5758859                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 159968.305556                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 159968.305556                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 159968.305556                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 159968.305556                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 159968.305556                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 159968.305556                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 36808                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               164341780                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 37064                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4434.000108                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.468030                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.531970                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911984                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088016                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9908305                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9908305                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7359644                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7359644                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18971                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18971                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        17902                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        17902                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17267949                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17267949                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17267949                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17267949                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        94397                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        94397                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         2215                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2215                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        96612                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         96612                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        96612                       # number of overall misses
system.cpu6.dcache.overall_misses::total        96612                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   9316202453                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   9316202453                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    145233442                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    145233442                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   9461435895                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   9461435895                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   9461435895                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   9461435895                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     10002702                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     10002702                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7361859                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7361859                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        17902                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17902                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17364561                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17364561                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17364561                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17364561                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009437                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009437                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000301                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000301                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005564                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005564                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005564                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005564                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 98691.721697                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 98691.721697                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 65568.145372                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 65568.145372                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 97932.305459                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 97932.305459                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 97932.305459                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 97932.305459                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets        83367                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 13894.500000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8967                       # number of writebacks
system.cpu6.dcache.writebacks::total             8967                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        57803                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        57803                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         2001                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         2001                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        59804                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        59804                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        59804                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        59804                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        36594                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        36594                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          214                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          214                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        36808                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        36808                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        36808                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        36808                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   3253255622                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   3253255622                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     16019048                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     16019048                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   3269274670                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   3269274670                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   3269274670                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   3269274670                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002120                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002120                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 88901.339619                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 88901.339619                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 74855.364486                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 74855.364486                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 88819.676972                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 88819.676972                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 88819.676972                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 88819.676972                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               488.640541                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1014213239                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2074055.703476                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.640541                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.053911                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.783078                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12424281                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12424281                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12424281                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12424281                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12424281                       # number of overall hits
system.cpu7.icache.overall_hits::total       12424281                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           42                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           42                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           42                       # number of overall misses
system.cpu7.icache.overall_misses::total           42                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6743801                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6743801                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6743801                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6743801                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6743801                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6743801                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12424323                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12424323                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12424323                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12424323                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12424323                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12424323                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000003                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000003                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 160566.690476                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 160566.690476                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 160566.690476                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 160566.690476                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 160566.690476                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 160566.690476                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5486049                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5486049                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5486049                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5486049                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5486049                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5486049                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 161354.382353                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 161354.382353                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 161354.382353                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 161354.382353                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 161354.382353                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 161354.382353                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 36821                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               164349655                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 37077                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4432.657847                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.470378                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.529622                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.911994                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.088006                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9913821                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9913821                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7361982                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7361982                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18985                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18985                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17909                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17909                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17275803                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17275803                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17275803                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17275803                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        94544                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        94544                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         2170                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2170                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        96714                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         96714                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        96714                       # number of overall misses
system.cpu7.dcache.overall_misses::total        96714                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   9321189794                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   9321189794                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    142036299                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    142036299                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   9463226093                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   9463226093                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   9463226093                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   9463226093                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     10008365                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     10008365                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7364152                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7364152                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17909                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17909                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     17372517                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     17372517                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     17372517                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     17372517                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009446                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009446                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000295                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000295                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005567                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005567                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005567                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005567                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 98591.024222                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 98591.024222                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 65454.515668                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 65454.515668                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 97847.530792                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 97847.530792                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 97847.530792                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 97847.530792                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets       167065                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 16706.500000                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8910                       # number of writebacks
system.cpu7.dcache.writebacks::total             8910                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        57934                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        57934                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         1959                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         1959                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        59893                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        59893                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        59893                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        59893                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        36610                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        36610                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          211                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          211                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        36821                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        36821                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        36821                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        36821                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3251081294                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3251081294                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     15807605                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     15807605                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3266888899                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3266888899                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3266888899                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3266888899                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002119                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002119                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002119                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002119                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 88803.094619                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 88803.094619                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 74917.559242                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 74917.559242                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 88723.524592                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 88723.524592                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 88723.524592                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 88723.524592                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
