[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of PCF8523TK/1 production of NXP from the text: \n1. General description\nThe PCF8523 is a CMOS1 Real-Time Clock (RTC) and calendar optimized for low power \nconsumption. Data is transferred serially via the I2C-bus with a maximum data rate of \n1000 kbit/s. Alarm and timer functions are av ailable with the possibility to generate a \nwake-up signal on an interrupt pin. An offset register allows fine-tun ing of the clock. The \nPCF8523 has a backup battery switch-over circuit, which detects power failures and \nautomatically switches to the battery supply when a power failure occurs.\nFor a selection of NXP Real-Time Clocks, see Table 56 on page 68\n2. Features and benefits\n\uf06eProvides year, month, day, weekday, hours, minutes, and seconds based on a \n32.768 kHz quartz crystal\n\uf06eResolution: seconds to years\n\uf06eClock operating voltage: 1.0 V to 5.5 V\n\uf06eLow backup current: typical 150 nA at V DD= 3.0 V and T amb=2 5\uf0b0C\n\uf06e2 line bidirectional 1 MHz Fast-mode Plus (Fm+) I2C interface, read D1h, write D0h2\n\uf06eBattery backup input pin and switch-over circuit\n\uf06eFreely programma ble timer and alarm with  interrupt capability\n\uf06eSelectable integrated oscilla tor load capacitors for C L=7p F  o r  C L= 12.5 pF\n\uf06eOscillator stop detection function\n\uf06eInternal Power-On Reset (POR)\n\uf06eOpen-drain interrupt or clock output pins\n\uf06eProgrammable offset register for frequency adjustment\n3. Applications\n\uf06eTime keeping application\n\uf06eBattery powered devices\n\uf06eMeteringPCF8523\nReal-Time Clock (RTC) and calendar\nRev. 7 — 28 April 2015 Product data sheet\n1. The definition of the abbreviations and acronyms used in this data sheet can be found in Section 22 .\n2. Devices with other I2C-bus slave addresses can be produced on request.\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 2 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n4. Ordering information\n \n4.1 Ordering options\n \n[1] Bump hardness see Table 53 .\n \n5. Marking\n Table 1. Ordering information\nType number Package\nName Description Version\nPCF8523T SO8 plastic small outline package; 8 leads; \nbody width 3.9 mm SOT96-1\nPCF8523TK HVSON8 plastic thermal enhanced very thin small outline \npackage; no leads; 8 terminals;\nbody 4 \uf0b4 4 \uf0b4 0.85 mm SOT909-1\nPCF8523TS TSSOP14 plastic thin shrink small outline package; 14 leads; \nbody width 4.4 mm SOT402-1\nPCF8523U bare die 12 bumps (6-6) PCF8523U\nTable 2. Ordering options\nProduct type \nnumberSales item (12NC) Orderable part number IC revision Delivery form\nPCF8523T/1 935293581118 PCF8523T/1,118 1 tape and reel, 13 inch\nPCF8523TK/1 935293573118 PCF8523TK/1,118 1 tape and reel, 13 inchPCF8523TS/1 935291196112 PCF8523TS/1,112 1 tube\n935291196118 PCF8523TS/1,118 1 tape and reel, 13 inch\nPCF8523U/12AA/1 935293887005 PCF8523U/12AA/1,00 1 chips with bumps\n[1], sawn wafer on Film \nFrame Carrier (FFC)\nTable 3. PCF8523U wafer information\nType number Wafer thickness Wafer diameter FFC for wafer size Marking of bad die\nPCF8523U/12AA/1 200 \uf06dm 6 inch 8 inch wafer mapping\nTable 4. Marking codes\nType number Marking code\nPCF8523T/1 8523TPCF8523TK/1 8523PCF8523TS/1 8523TSPCF8523U/12AA/1 PC8523-1\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 3 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n6. Block diagram\n \nFig 1. Block diagram of PCF8523\x13\x14\x16DDD\x16\x13\x183&)\x1b\x18\x15\x1626&,//$725\x03\n\x16\x15\x11\x1a\x19\x1b\x03N+]\',9,\'(5 &/2&.\x03287\n,17(55837\n,17\x1532:(5\x1021\x035(6(7\n,\x15&\x10%86\x03\n,17(5)$&(26&,\n6&/6\'$26&2\n9%$79\'\'\n966&26&,\n&26&2\n%$77(5<\x03%$&.83\x03\n6:,7&+\x1029(5\x03&,5&875<&/2&.\x03&$/,%5$7,21\x03\n2))6(7\n6<67(0\x03\n&21752/\n5($/\x107,0(\x03\n&/2&.\n$/$50\n7,0(5\t ,17\x14\x12&/.287&/.287\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 4 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n7. Pinning information\n7.1 Pinning\n \n \n Top view. For mechanical details, see Figure 39 on page 56 .\nFig 2. Pin configuration for SO8 (PCF8523T)\nFor mechanical details, see Figure 40 on page 57 .\nFig 3. Pin configuration for HVSON8 (PCF8523TK)\nTop view. For mechanical details, see Figure 41 on page 58 .\nFig 4. Pin configuration for TSSOP14 (PCF8523TS)3&)\x1b\x18\x15\x16726&, 9\'\'\n26&2 ,17\x14\x12&/.287\n9%$7 6&/\n966 6\'$\n\x13\x14\x16DDD\x16\x13\x19\x14\n\x15\n\x16\n\x17\x19\n\x18\x1b\n\x1a\n\x13\x14\x16DDD\x16\x13\x1b6\'$ 9666&/ 9%$7,17\x14\x12&/.287 26&29\'\' 26&,\n7UDQVSDUHQW\x03WRS\x03YLHZ\x18 \x17\x19 \x16\x1a \x15\x1b \x14WHUPLQDO\x03\x14\x03\nLQGH[\x03DUHD\n3&)\x1b\x18\x15\x167.\n3&)\x1b\x18\x15\x167626&, 9\'\'\n26&2 ,17\x14\x12&/.287\nQ\x11F\x11 Q\x11F\x11\n9%$7 6&/\n966 6\'$\nQ\x11F\x11 Q\x11F\x11\n,17\x15 &/.287\n\x13\x14\x16DDD\x16\x13\x1a\x14\n\x15\n\x16\n\x17\n\x18\n\x19\n\x1a \x1b\x14\x13\n\x1c\x14\x15\n\x14\x14\x14\x17\n\x14\x16\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 5 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \n7.2 Pin description\n \n[1] Wire length between quartz and package should be minimized.\n[2] For manufacturing tests only; do not connect it and do not use it.\n[3] The die paddle (exposed pad) is connected to V SS and should be electrically isolated.\n[4] The substrate (rear side of the die) is connected to V SS and should be electrically isolated.\n[5] The PCF8523 can either drive the CLKOUT or the INT1 .Viewed from active side. For mechanical details, see Figure 42 on page 59 .\nFig 5. Pin configuration for PCF8523U\x13\x14\x16DDD\x16\x14\x1a\x15\x14\n3&)\x1b\x18\x15\x168\x16\n\x17\n\x18\n\x19\n\x1a\x14\x15\n\x14\x14\n\x14\x13\n\x1c\n\x1b9\'\'26&,\n26&2\n9%$7\n966\n,17\x15Q\x11F\x11\n&/.2876\'$6&/Q\x11F\x11,17\x14\x12&/.287\nTable 5. Pin description\nInput or input/output pins must always be at a defined level (V SS or V DD) unless otherwise specified.\nSymbol Pin Type Description\nSO8 (PCF8523T) HVSON8 (PCF8523TK) TSSOP14 (PCF8523TS) PCF8523U\nOSCI 1 1 1 2 input oscillator input; \nhigh-impedance node[1]\nOSCO 2 2 2 3 output oscillator output; high-impedance \nnode[1]\nn.c. - - 3, 6, 9, 12[2] 6 and 11[2]- not connected; do not connect and do not use it as feed through\nV\nBAT 3 3 4 4 supply battery supply voltage\nVSS 44[3]55[4]supply ground supply voltage\nINT2 - - 7 7 output interrupt 2 (open-drain, active \nLOW)\nCLKOUT[5] - - 8 8 output clock output (open-drain)\nSDA 5 5 10 9 input/output serial data input/output\nSCL 6 6 11 10 input serial clock input\nINT1 /CLKOUT[5]7 7 13 12 output interrupt 1/clock output \n(open-drain)\nVDD 8 8 14 1 supply supply voltage\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 6 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8. Functional description\nThe PCF8523 contains:\n•20 8-bit registers with an auto-incrementing address register\n•An on-chip 32.768 kHz oscillator with two integrated load capacitors\n•A frequency divider, which provides the source clock for the Real-Time Clock (RTC)\n•A programmable clock output\n•A 1 Mbit/s I2C-bus interface\n•An offset register, which allows fine-tuning of the clock\nAll 20 registers are designed as addressable 8-bit registers although not all bits are \nimplemented.\n•The first three registers (memory address 00h, 01h, and 02h) are used as control and \nstatus registers\n•The addresses 03h through 09h are used as c ounters for the clock function (seconds \nup to years)\n•Addresses 0Ah through 0Dh define the alarm condition\n•Address 0Eh defines the offset calibration\n•Address 0Fh defines the clock-out mode and the addresses 10h and 12h the timer \nmode\n•Addresses 11h and 13h are used for the timers\nThe registers Seconds, Minu tes, Hours, Days, Weekdays, Months, and Years are all \ncoded in Binary Coded Decimal (BCD) format. Other registers are either bit-wise or standard binary. When one of the RTC registers is read, the contents of all counters are \nfrozen. Therefore, faulty reading of the cl ock and calendar during a carry condition is \nprevented.\nThe PCF8523 has a battery backup input pin a nd battery switch-over circuit. The battery \nswitch-over circuit monitors the main power supply and switches automatically to the \nbackup battery when a power failure condition is detected. Accurate timekeeping is \nmaintained even when the main power supply is interrupted.\nA battery low detection circuit monitors the stat us of the battery. When the battery voltage \ngoes below a certain threshold value, a flag is  set to indicate that the battery must be \nreplaced soon. This ensures the integrity of the data during periods of battery backup.\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 7 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.1 Registers overview\nThe 20 registers of the PCF8523 are auto-incrementing after each read or write data byte \nup to register 13h. After register 13h, the auto-incrementing will wr ap around to address \n00h (see Figure 6 ).\n \n Fig 6. Auto-incrementing of the registers\x13\x14\x16DDD\x16\x13\x1cDGGUHVV\x03UHJLVWHU\n\x13\x13K\nDXWR\x10LQFUHPHQW\nZUDS\x03DURXQG\x13\x14K\n\x13\x15K\n\x13\x16K\n\x11\x11\x11\n\x14\x14K\n\x14\x15K\n\x14\x16K\nTable 6. Registers overview\nBit positions labeled as - are not implemented and will return a 0 when read. Bit T must always be written with logic 0.\nAddress Register name Bit\n7 6 5 4 3 2 1 0\nControl registers\n00h Control_1 CAP_SEL T STOP SR 12_24 SIE AIE CIE01h Control_2 WTAF CTAF CTBF SF AF WTAIE CTAIE CTBIE02h Control_3 PM[2:0] - BSF BLF BSIE BLIETime and date registers03h Seconds OS SECONDS (0 to 59)04h Minutes - MINUTES (0 to 59)05h Hours - - AMPM HOURS (1 to 12 in 12 hour mode)\nHOURS (0 to 23 in 24 hour mode)\n06h Days - - DAYS (1 to 31)07h Weekdays - - - - - WEEKDAYS (0 to 6)08h Months - - - MONTHS (1 to 12)09h Years YEARS (0 to 99)Alarm registers0Ah Minute_alarm AEN_M MINUTE_ALARM (0 to 59)0Bh Hour_alarm AEN_H - AMPM HOUR_ALARM (1 to 12 in 12 hour mode)\n- HOUR_ALARM (0 to 23 in 24 hour mode)\n0Ch Day_alarm AEN_D - DAY_ALARM (1 to 31)0Dh Weekday_alarm AEN_W - - - - WEEKDAY_ALARM (0 to 6)Offset register0Eh Offset MODE OFFSET[6:0]\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 8 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\nCLOCKOUT and timer registers\n0Fh Tmr_CLKOUT_ctrl TAM TBM COF[2:0] TAC[1:0] TBC10h Tmr_A_freq_ctrl - - - - - TAQ[2:0]11h Tmr_A_reg T_A[7:0]12h Tmr_B_freq_ctrl - TBW[2:0] - TBQ[2:0]13h Tmr_B_reg T_B[7:0]Table 6. Registers overview\n …continued\nBit positions labeled as - are not implemented and will return a 0 when read. Bit T must always be written with logic 0.\nAddress Register name Bit\n7 6 5 4 3 2 1 0\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 9 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.2 Control and status registers\n8.2.1 Register Control_1\n \n[1] Default value.\n[2] Must always be written with logic 0.\n[3] For a software reset, 01011000 (58h) must be sent to register Control_1 (see Section 8.3 ). Bit SR always \nreturns 0 when read.Table 7. Control_1 - control and status re gister 1 (address 00h) bit description\nBit Symbol Value Description\n7 CAP_SEL internal oscillator capacitor selection for quartz \ncrystals with a corresponding load capacitance\n0[1] 7p F\n11 2 . 5 p F\n6T 0[1][2] unused\n5S T O P 0[1] RTC time circuits running\n1 RTC time circuits frozen;\nRTC divider chain flip-flops are \nasynchronously set logic 0;\nCLKOUT at 32.768 kHz, 16.384 kHz, or \n8.192 kHz is still available\n4S R 0[1][3] no software reset\n1 initiate software reset\n3 12_24 0[1] 24 hour mode is selected\n1 12 hour mode is selected\n2S I E 0[1] second interrupt disabled\n1 second interrupt enabled\n1A I E 0[1] alarm interrupt disabled\n1 alarm interrupt enabled\n0C I E 0[1] no correction interrupt generated\n1 interrupt pulses ar e generated at every \ncorrection cycle (see Section 8.8 )\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 10 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.2.2 Register Control_2\n \n[1] Default value.Table 8. Control_2 - control and status re gister 2 (address 01h) bit description\nBit Symbol Value Description\n7W T A F 0[1] no watchdog timer A interrupt generated\n1 flag set when watchdog timer A interrupt \ngenerated; flag is read-only and cleared by \nreading register Control_2\n6C T A F 0[1] no countdown timer A interrupt generated\n1 flag set when countdown timer A interrupt \ngenerated; flag must be cleared to clear \ninterrupt\n5C T B F 0[1]no countdown timer B interrupt generated\n1 flag set when countdown timer B interrupt \ngenerated; flag must be cleared to clear interrupt\n4S F 0\n[1] no second interrupt generated\n1 flag set when second interrupt generated; flag \nmust be cleared to clear interrupt\n3A F 0[1] no alarm interrupt generated\n1 flag set when alarm triggered; flag must be \ncleared to clear interrupt\n2W T A I E 0[1]watchdog timer A interrupt is disabled\n1 watchdog timer A interrupt is enabled\n1C T A I E 0[1]countdown timer A interrupt is disabled\n1 countdown timer A interrupt is enabled\n0C T B I E 0[1]countdown timer B interrupt is disabled\n1 countdown timer B interrupt is enabled\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 11 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.2.3 Register Control_3\n \n[1] Default value is 111.\n[2] Default value.Table 9. Control_3 - control and status re gister 3 (address 02h) bit description\nBit Symbol Value Description\n7 to 5 PM[2:0] see Table 11[1]battery switch-over and battery low detection \ncontrol\n4 - - unused\n3 BSF 0[2]no battery switch-over interrupt generated\n1 flag set when battery s witch-over occurs; flag \nmust be cleared to clear interrupt\n2B L F 0[2] battery status ok\n1 battery status low; flag is read-only\n1 BSIE 0[2] no interrupt generated from battery switch-over \nflag, BSF\n1 interrupt generated when BSF is set\n0B L I E 0[2] no interrupt generated from battery low flag, BLF\n1 interrupt generated when BLF is set\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 12 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.3 Reset\nA reset is automatically generated at power-o n. A reset can also be initiated with the \nsoftware reset command. Software reset command means setting bits 6, 4, and 3 in \nregister Control_1 (00h) logic 1 and all other bits logic 0 by sending the bit sequence \n01011000 (58h), see Figure 7 .\n \n Fig 7. Software reset commandV\x14\x14\x13\x14\x13\x13\x13\x13$\x13\x13\x13\x13\x13\x13\x13\x13$\x13\x14\x13\x14\x14\x13\x13\x13$ 3\x126 6\'$\n6&/\nLQWHUQDO\nUHVHW\x03VLJQDOVODYH\x03DGGUHVV\x03E\\WH DGGUHVV\x03\x13\x13K VRIWZDUH\x03UHVHW\x03\x18\x1bK 5\x12:\n\x13\x14\x16DDD\x16\x15\x13\nTable 10. Register reset values\nBits labeled X are undefined at power-on and unchanged by subsequent resets. Bits labeled - are \nnot implemented.\nAddress Register name Bit\n7 6 5 4 3 2 1 0\n00h Control_1 0 0 0 0 0 0 0 0\n01h Control_2 0 0 0 0 0 0 0 002h Control_3 1 1 1 - 0 0 0 003h Seconds 1 XXXXXXX\n0 4 h M i n u t e s - XXXXXXX0 5 h H o u r s - - XXXXXX0 6 h D a y s - - XXXXXX0 7 hW e e k d a y s -----X X X0 8 h M o n t h s - - - XXXXX0 9 h Y e a r s XXXXXXXX0 A h M i n u t e _ a l a r m 1XXXXXXX0 B h H o u r _ a l a r m 1- XXXXXX0 C hD a y _ a l a r m 1- XXXXXX0 D h W e e k d a y _ a l a r m 1 ----X X X0 E hO f f s e t 000000000 F hT m r _ C L K O U T _ c t r l 0000000010h Tmr_A_freq_ctrl -----1 1 1\n1 1 h T m r _ A _ r e g XXXXXXXX12h Tmr_B_freq_ctrl - 0 0 0 - 1 1 11 3 h T m r _ B _ r e g XXXXXXXX\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 13 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\nAfter reset, the followin g mode is entered:\n•32.768 kHz CLKOUT active\n•24 hour mode is selected\n•Register Offset is set logic 0\n•No alarms set\n•Timers disabled\n•No interrupts enabled\n•Battery switch-over is disabled\n•Battery low detection is disabled\n•7 pF of internal oscillator capacitor selected\n8.4 Interrupt function\nActive low interrupt signals are available at pin INT1 /CLKOUT and INT2 . Pin \nINT1 /CLKOUT has both functions of INT1  and CLKOUT combined, that is that either the \nCLKOUT or the INT1  can be used. Therefore the usage of INT1  requires that CLKOUT is \ndisabled.\nINT1  Interrupt output may be sourced from different places: \n•Second timer\n•Timer A\n•Timer B\n•Alarm\n•Battery switch-over\n•Battery low detection\n•Clock offset correction pulse\nINT2  interrupt output is sourced only from timer B: \nThe control bit TAM (register Tmr_CLKOUT_ctrl) is used to configure whether the \ninterrupts generated from the second interrupt timer and timer A are pulsed signals or a \npermanently active signal. The control bit TB M (register Tmr_CLKOUT _ctrl) is used to \nconfigure whether the interrupt generated from timer B is a pulsed signal or a permanently \nactive signal. All the other interrupt sources generate a permanently active interrupt signal, which follows the status of the corresponding flags. \n•The flags SF, CTAF, CTBF, AF, and BSF can be cleared by using the interface\n•WTAF is read only. Reading of the register Control_2 (01h) automatically resets \nWTAF (WTAF = 0) and clears the interrupt\n•The flag BLF is read only. It is cleared automatically from the battery low detection \ncircuit when the battery is replaced\n \nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 14 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\nWhen SIE, CTAIE, WTAIE, CTBIE, AIE, CIE, BSIE, BLIE, and clock-out are disabled, then INT1  remains high-impedance. \nWhen CTBIE is disabled, then INT2  remains high-impedance.\nFig 8. Interrupt block diagram%/)\x1d\x03%$77(5<\n/2:\x03)/$*\n6(7VHW\x03EDWWHU\\\nORZ\x03IODJ\x0f\x03%/)WR\x03LQWHUIDFH\x1d\nUHDG\x03%/)%/,(\n\x13\x14\x16DDD\x16\x16\x13IURP\x03EDWWHU\\\nORZ\x03GHWHFWLRQ\nFLUFXLW\x1d\x03FOHDU\x03%/)&/($5%6)\x1d\x03%$77(5<\n)/$*\n6(7VHW\x03EDWWHU\\\nIODJ\x0f\x03%6)WR\x03LQWHUIDFH\x1d\nUHDG\x03%6)%6,(\nIURP\x03LQWHUIDFH\x1d\nFOHDU\x03%6)&/($538/6(\n*(1(5$725\x03\x18\n6(7RIIVHW\x03FLUFXLW\x1d\nDGG\x12VXEWUDFW\x03SXOVH&,(\nIURP\x03LQWHUIDFH\x1d\nFOHDU\x03&,(&/($5$)\x1d\x03$/$50\n)/$*\n6(7VHW\x03DODUP\nIODJ\x0f\x03$)WR\x03LQWHUIDFH\x1d\nUHDG\x03$)$,(\nIURP\x03LQWHUIDFH\x1d\nFOHDU\x03$)&/($5\n:7$)\x1d\n:$7&+\x03\'2*\n7,0(5\x03)/$*\n6(7:$7&+\'2*\n&2817(5\x03$WR\x03LQWHUIDFH\x1d\nUHDG\x03:7$)\n0&8\x03ORDGLQJ\nZDWFKGRJ\x03FRXQWHU\nRU\x03UHDGLQJ\x03:7$)&/($5&7$)\x1d\n&2817\'2:1\n7,0(5\x03$\x03)/$*\n6(7&2817\'2:1\n&2817(5\x03$WR\x03LQWHUIDFH\x1d\nUHDG\x03&7$) &7$,(,17\x14\n\x13\n\x14\nIURP\x03LQWHUIDFH\x1d\nFOHDU\x03&7$)&/($5\n38/6(\n*(1(5$725\x03\x15\n75,**(5 &/($56)\x1d\n6(&21\'\x03)/$*\n6(7 6(&21\'6\x03&2817(5WR\x03LQWHUIDFH\x1d\nUHDG\x036) 6,(\x13\n\x14\nIURP\x03LQWHUIDFH\x1d\nFOHDU\x036)&/($56,(\n38/6(\n*(1(5$725\x03\x14\n75,**(5 &/($5 7$0\n7$0&/.287,17\x14\x12&/.287\n(1$%/(7$&\x03 \x03\x13\x14\n(1$%/(7$&\x03 \x03\x14\x13\n38/6(\n*(1(5$725\x03\x16\n75,**(5 &/($5:7$,( \x13\n\x147$0\n&7%)\x1d\n&2817\'2:1\n7,0(5\x03%\x03)/$*\n6(7&2817\'2:1\n&2817(5\x03%WR\x03LQWHUIDFH\x1d\nUHDG\x03&7%) &7%,(\x13\n\x14\nIURP\x03LQWHUIDFH\x1d\nFOHDU\x03&7%)&/($5\n38/6(\n*(1(5$725\x03\x17\n75,**(5 &/($57%0\n(1$%/(7%&\x03 \x03\x14,17\x15\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 15 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.5 Power management functions\nThe PCF8523 has two power supply pins: \n•VDD - the main power supply input pin\n•VBAT - the battery backup input pin\nThe PCF8523 has two power management functions implemented:\n•Battery switch-over function\n•Battery low detection function\nThe power management functions are controlled by the control bits PM[2:0] in register \nControl_3 (02h):\n \n[1] When the battery switch-over function is disabl ed, the PCF8523 works only with the power supply V DD.\n[2] When the battery switch-over function is disabled , the PCF8523 works only with the power supply V DD and \nthe battery low detection function is disabled. V BAT must be put to V DD.\n[3] Default value.\n8.5.1 Standby mode\nWhen the device is first powered up from the battery (V BAT) but without a main supply \n(VDD), the PCF8523 automatically enters the standby mode. In standby mode, the \nPCF8523 does not draw any power from the back up battery until the device is powered up \nfrom the main power supply V DD. Thereafter, the device switches over to battery backup \nmode whenever the main power supply V DD is lost.\nIt is also possible to enter into standby mode when the chip is already supplied by the \nmain power supply V DD and a backup battery is connect ed. To enter the standby mode, \nthe power management control bits PM[2:0] have to be set logic 111. Then the main power supply V\nDD must be removed. As a result of  it, the PCF8523 enters the standby \nmode and does not draw any current from the backup battery before it is powered up \nagain from main supply V DD.Table 11. Power management function control bits\nPM[2:0] Function\n000 battery switch-over function is enabled in standard mode;\nbattery low detection function is enabled\n001 battery switch-over function is enabled in direct switching mode;\nbattery low detection function is enabled\n010,011[1]battery switch-over function is disabled - only one power supply (V DD);\nbattery low detection function is enabled\n100 battery switch-over function is enabled in standard mode;\nbattery low detection function is disabled\n101 battery switch-over function is enabled in direct switching mode;\nbattery low detection function is disabled\n110 not allowed\n111[2][3]battery switch-over function is disabled - only one power supply (V DD);\nbattery low detection function is disabled\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 16 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.5.2 Battery switch-over function\nThe PCF8523 has a backup battery switch-over ci rcuit. It monitors the main power supply \nVDD and switches automatically to the backup battery when a power failure condition is \ndetected.\nOne of two operation modes can be selected:\n•Standard mode:  the power failure condition happens when:\nVDD < V BAT AND V DD<Vth(sw)bat\n•Direct switching mode:  the power failure condition happens when V DD < V BAT. \nDirect switching from V DD to V BAT without requiring V DD to drop below V th(sw)bat\nVth(sw)bat  is the battery switch threshold voltage. Typical value is 2.5 V. \nGeneration of interrupts from the battery switch-over is controlled via the BSIE bit (see \nregister Control_2). If BSIE is enabled, the INT1  follows the status of bit BLF (register \nControl_3). Clearing BLF immediately clears INT1 .\nWhen a power failure condition occurs and the power supply switches to the battery, the \nfollowing sequence occurs:\n1. The battery switch flag BSF (register Control_3) is set logic 1\n2. An interrupt is generated if the contro l bit BSIE (register Co ntrol_3) is enabled\nThe battery switch flag BSF can be cleared by using the interface after the power supply \nhas switched to V DD. It must be cleared to clear the interrupt.\nThe interface is disabled in battery backup operation:\n•Interface inputs are not recognized, preventing extraneous data being written to the device\n•Interface outputs are high-impedance\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 17 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.5.2.1 Standard mode\nIf VDD > V BAT OR V DD>Vth(sw)bat , the internal power supply is V DD.\nIf VDD < V BAT AND V DD<Vth(sw)bat , the internal power supply is V BAT. \n \nFig 9. Battery switch-over behavior in standard mode and with bit BSIE set logic 1 \n(enabled)\x13\x14\x16DDD\x16\x15\x14LQWHUQDO\x03SRZHU\x03VXSSO\\\x03\x0b \x039 %%6\x0c\nFOHDUHG\x03YLD\x03LQWHUIDFHEDFNXS\x03EDWWHU\\\x03RSHUDWLRQ\n%6)9WK\x0bVZ\x0cEDW\x03\n\x0b \x03\x15\x11\x18\x039\x0c\n9\'\'\x03\x0b \x03\x13\x039\x0c9%$79\'\'\n9%%6 9%%6\n,17\x14\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 18 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.5.2.2 Direct switching mode\nIf VDD > V BAT the internal power supply is V DD. \nIf VDD < V BAT the internal power supply is V BAT.\nThe direct switching mode is  useful in systems where V DD is higher than V BAT at all times \n(for example, V DD = 5 V, V BAT = 3.5 V). If the V DD and V BAT values are similar (for \nexample, V DD = 3.3 V, V BAT\uf0b33.0 V), the direct switching mode is not recommended. In \ndirect switching mode, the power consumption is reduced compared to the standard mode \nbecause the monitoring of V DD and V th(sw)bat  is not performed.\n \n8.5.2.3 Battery switch-over disabled, only one power supply (V DD)\nWhen the battery switch-over function is disabled:\n•The power supply is applied on the V DD pin\n•The V BAT pin must be connected to V DD\n•The battery flag (BSF) is always logic 0\n8.5.3 Battery low detection function\nThe PCF8523 has a battery low detection circui t, which monitors the status of the battery \nVBAT.\nGeneration of interrupts from the battery low detection is controlled via bit BLIE (register \nControl_3). If BLIE is enabled, the INT1  follows the status of bit BLF (register Control_3).\nWhen V BAT drops below the threshold value V th(bat)low  (typically 2.5 V), the BLF flag \n(register Control_3) is set to indicate that th e battery is low and that it must be replaced. \nMonitoring of the battery voltage also occurs during battery operation. Fig 10. Battery switch-over behavior in dir ect switching mode and with bit BSIE set \nlogic 1 (enabled)\x13\x14\x16DDD\x16\x15\x15LQWHUQDO\x03SRZHU\x03VXSSO\\\x03\x0b \x039 %%6\x0c\nFOHDUHG\x03YLD\x03LQWHUIDFHEDFNXS\x03EDWWHU\\\x03RSHUDWLRQ\n%6)9WK\x0bVZ\x0cEDW\x03\n\x0b \x03\x15\x11\x18\x039\x0c\n9\'\'\x03\x0b \x03\x13\x039\x0c9%$79\'\'\n9%%6 9%%6\n,17\x14\x03\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 19 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\nAn unreliable battery does not ensure data integrity during periods of backup battery \noperation.\nWhen V BAT drops below the threshold value V th(bat)low , the following sequence occurs (see \nFigure 11 ):\n1. The battery low flag BLF is set logic 1\n2. An interrupt is generated if the control bit BLIE (register Control_3) is enabled. The \ninterrupt remains active until the battery is replaced (BLF set logic 0) or when bit BLIE \nis disabled (BLIE set logic 0)\n3. The flag BLF (register Control_3) remains logic 1 until the battery is replaced. BLF \ncannot be cleared using the interface. It is cleared automatically  by the battery low \ndetection circuit when the battery is replaced\n \n8.6 Time and date registers\nMost of these registers are coded in the Binary Coded De cimal (BCD) format. BCD is \nused to simplify application use. An example is shown for the array SECONDS in Table 13\n.Fig 11. Battery low detection behavior with bit BLIE set logic 1 (enabled)\x13\x14\x16DDD\x16\x15\x16LQWHUQDO\x03SRZHU\x03VXSSO\\\x03\x0b \x039 %%6\x0c\n9%$7\n%/)9WK\x0bEDW\x0cORZ\x03\n\x0b \x03\x15\x11\x18\x039\x0c9%$79\'\'\x03 \x039%%6\n,17\x14\x03\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 20 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.6.1 Register Seconds\n \n[1] Start-up value.\n \n8.6.1.1 Oscillator STOP flag\nThe OS flag is set whenever the oscillator is  stopped (see Figure 12 ). The flag remains \nset until cleared by using the interface. When t he oscillator is not running, then the OS flag \ncannot be cleared. This  method can be used to monitor the oscillator.\nThe oscillator may be st opped, for example, by  grounding one of the oscillator pins, OSCI \nor OSCO. The oscillator is also considered to be stopped duri ng the time between \npower-on and stable crystal resonance. This time may be in a range of 200 ms to 2 s, \ndepending on crystal type, temperature, and supply voltage. At power-on, the OS flag is \nalways set.Table 12. Seconds - seconds and clock integrity status register (address 03h) bit \ndescription\nBit Symbol Value Place value Description\n7 OS 0 - clock integrity is guaranteed\n1[1]- clock integrity is not guaranteed; \noscillator has stopped or been \ninterrupted\n6 to 4 SECONDS 0 to 5 ten’s place actual seconds coded in BCD \nformat3 to 0 0 to 9 unit place\nTable 13. SECONDS coded in BCD format\nSeconds value in \ndecimalUpper-digit (ten’s place) Digit (unit place)\nBit Bit\n6 5 4 3 2 1 0\n0 0 0000000\n0 1 00000010 2 0000010: :::::::0 9 0001001\n1 0 0010000\n: :::::::5 8 10110005 9 1011001\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 21 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \n8.6.2 Register Minutes\n \n8.6.3 Register Hours\n \n[1] Hour mode is set by bit 12_24 in register Control_1 (see Table 7 ).\n8.6.4 Register Days\n \n[1] If the year counter contains a va lue, which is exactly divisible by 4 (i ncluding the year 00), the PCF8523 \ncompensates for leap years by adding a 29th day to February.Fig 12. OS flag\x13\x14\x16DDD\x16\x14\x1c26\x03 \x03\x14\x03DQG\x03IODJ\x03FDQ\x03QRW\x03EH\x03FOHDUHG 26\x03 \x03\x14\x03DQG\x03IODJ\x03FDQ\x03EH\x03FOHDUHG\nW9\'\'\nRVFLOODWLRQ\n26\x03IODJ\n26\x03IODJ\x03FOHDUHG\x03\nE\\\x03VRIWZDUH26\x03IODJ\x03VHW\x03ZKHQ\x03\nRVFLOODWLRQ\x03VWRSV\x03\x03\nRVFLOODWLRQ\x03QRZ\x03VWDEOH\nTable 14. Minutes - minutes register  (address 04h) bit description\nBit Symbol Value Place value Description\n7 - - - unused\n6 to 4 MINUTES 0 to 5 ten’s place actual minutes coded in BCD \nformat3 to 0 0 to 9 unit place\nTable 15. Hours - hours register (address 05h) bit description\nBit Symbol Value Place value Description\n7 to 6 - - - unused12 hour mode\n[1]\n5 AMPM 0 - indicates AM\n1 - indicates PM\n4 HOURS 0 to 1 ten’s place actual hours in 12 hour mode \ncoded in BCD format3 to 0 0 to 9 unit place\n24 hour mode[1]\n5 to 4 HOURS 0 to 2 ten’s place actual hours in 24 hour mode \ncoded in BCD format3t o0 0t o9 u n i t  p l a c e\nTable 16. Days - days register (address 06h) bit description\nBit Symbol Value Place value Description\n7 to 6 - - - unused5t o4 D A Y S\n[1]0 to 3 ten’s place actual day coded in BCD format\n3t o0 0t o9 u n i t  p l a c e\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 22 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.6.5 Register Weekdays\n \n \n[1] Definition may be reassigned by the user.\n8.6.6 Register Months\n \n Table 17. Weekdays - weekdays register (address 07h) bit description\nBit Symbol Value Description\n7 to 3 - - unused\n2t o0 W E E K D A Y S 0t o6 a c t u a l  w e e k d a y ,  v a l u e s  s e e Table 18\nTable 18. Weekday assignments\nDay[1] Bit\n2 1 0\nSunday 0 0 0Monday 0 0 1Tuesday 0 1 0Wednesday 0 1 1Thursday 1 0 0Friday 1 0 1S a t u r d a y 110\nTable 19. Months - months register (address 08h) bit description\nBit Symbol Value Place value Description\n7 to 5 - - - unused4 MONTHS 0 to 1 ten’s place actual month coded in BCD \nformat; assignments see Table 20\n3 to 0 0 to 9 unit place\nTable 20. Month assignments in BCD format\nMonth Upper-digit \n(ten’s place)Digit (unit place)\nBit Bit\n4 3 2 1 0\nJanuary 0 0 0 0 1\nFebruary 0 0 0 1 0March 0 0 0 1 1A p r i l 00100M a y 00101J u n e 00110J u l y 00111A u g u s t 01000September 0 1 0 0 1O c t o b e r 10000N o v e m b e r 10001D e c e m b e r 10010\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 23 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.6.7 Register Years\n \n8.6.8 Data flow of the time function\nFigure 13  shows the data flow and data dependencies starting from the 1 Hz clock tick.\n \nDuring read/write operations, the time counting circuits (memory locations 03h through \n09h) are blocked.\nThe blocking prevents:\n•Faulty reading of the clock and calendar during a carry condition\n•Incrementing the time regist ers during the read cycle\nAfter the read/wri te-access is completed, the time circuit is released again and any \npending request to increment the time counte rs that occurred during the read/write access \nis serviced. A maximum of one request can be  stored; therefore, all accesses must be \ncompleted within 1 second (see Figure 14 ).\n Table 21. Years - years register (09h) bit description\nBit Symbol Value Place value Description\n7 to 4 YEARS 0 to 9 ten’s place actual year coded in BCD format\n3t o0 0t o9 u n i t  p l a c e\nFig 13. Data flow diagram of the time function\nFig 14. Access time for read/write operations\x13\x14\x16DDD\x16\x15\x17\x14\x03+]\x03WLFN\n\x14\x15\x12\x15\x17\x03KRXU\x03PRGH\n:((.\'$<66(&21\'6\n0,187(6\n+2856\n\'$<6/($3\x03<($5\x03\n&$/&8/$7,21\n0217+6\n<($56\nW\x03\x1f\x03\x14\x03V\n\x13\x14\x16DDD\x15\x14\x186/$9(\x03$\'\'5(66 \'$7$ 6723 \'$7$ 67$57\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 24 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\nBecause of this method, it is very important to  make a read or write access in one go, that \nis, setting or reading seconds through to years should be made in one single access. \nFailing to comply with this method could result in th e time becoming corrupted.\nAs an example, if the time (seconds through to hours) is set in one access and then in a \nsecond access the date is set, it is possible that the time will increment between the two \naccesses. A similar pr oblem exists when reading. A rollover may occur between reads \nthus giving the minutes from one moment and the hours from the next.\n8.7 Alarm registers\nThe registers at addresses 0Ah throu gh 0Dh contain the alarm information. \n8.7.1 Register Minute_alarm\n \n[1] Default value.\n8.7.2 Register Hour_alarm\n \n[1] Default value.\n[2] Hour mode is set by bit 12_24 in register Control_1 (see Table 7 ).Table 22. Minute_alarm - minute alarm register (address 0Ah) bit description\nBit Symbol Value Place value Description\n7 AEN_M 0 - minute alarm is enabled\n1[1]- minute alarm is disabled\n6 to 4 MINUTE_ALARM 0 to 5 ten’s place minute alarm information coded in \nBCD format3 to 0 0 to 9 unit place\nTable 23. Hour_alarm - hour alarm regist er (address 0Bh) bit description\nBit Symbol Value Place value Description\n7 AEN_H 0 - hour alarm is enabled\n1[1] - hour alarm is disabled\n6 - - - unused\n12 hour mode[2]\n5 AMPM 0 - indicates AM\n1 - indicates PM\n4 HOUR_ALARM 0 to 1 ten’s place hour alarm information in 12 hour \nmode coded in BCD format3 to 0 0 to 9 unit place\n24 hour mode[2]\n5 to 4 HOURS 0 to 2 ten’s place hour alarm information in 24 hour \nmode coded in BCD format3t o0 0t o9 u n i t  p l a c e\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 25 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.7.3 Register Day_alarm\n \n[1] Default value.\n8.7.4 Register Weekday_alarm\n \n[1] Default value.\n8.7.5 Alarm flag\n Table 24. Day_alarm - day alarm register (address 0Ch) bit description\nBit Symbol Value Place value Description\n7 AEN_D 0 - day alarm is enabled\n1[1] - day alarm is disabled\n6 - - - unused\n5 to 4 DAY_ALARM 0 to 3 ten’s place day alarm information coded in \nBCD format3 to 0 0 to 9 unit place\nTable 25. Weekday_alarm - weekday alarm regi ster (address 0Dh) bit description\nBit Symbol Value Description\n7 AEN_W 0 weekday alarm is enabled\n1[1] weekday alarm is disabled\n6 to 3 - - unused\n2 to 0 WEEKDAY_ALARM 0 to 6 weekday alarm information\n(1) Only when all enabled alarm settings are matching.\nIt is only on increment to a matched case that the alarm flag is set, see Section 8.7.5 .\nFig 15. Alarm function block diagram\x13\x14\x16DDD\x13\x1b\x1b:((.\'$<\x03$/$50$(1B:\n:((.\'$<\x037,0( \'$<\x03$/$50$(1B\'\n\'$<\x037,0( +285\x03$/$50$(1B+\n+285\x037,0( 0,187(\x03$/$50$(1B0\n0,187(\x037,0( FKHFN\x03QRZ\x03VLJQDO\nVHW\x03DODUP\x03IODJ\x03$)\x0b\x14\x0c$(1B0\x03 \x03\x14\n\x14\n\x13H[DPSOH\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 26 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\nWhen one or several alarm registers are loaded with a valid minute, hour, day, or weekday \nvalue and its corresponding alarm enable bit (AEN_x) is logic 0, then that information is \ncompared with the current minute, hour, day, and weekday value. When all enabled comparisons first match, the alarm flag, AF (register Control_2), is set logic 1.\nThe generation of interrupts from the alarm function is controlled via bit AIE (register \nControl_1). If bit AIE is enabled, then the INT1\n pin follows the condition of bit AF. AF \nremains set until cleared by th e interface. Once AF has been cleared, it will only be set \nagain when the time increments to match the al arm condition once more. Alarm registers, \nwhich have their AEN_x bit logic 1 are ignore d. The generation of interrupts from the \nalarm function is described more detailed in Section 8.4 .\nTable 26  and Table 27  show an example for clearing bit AF. Clearing the flag is made by a \nwrite command, therefore bits 2, 1, and 0 must be re-written with their previous values. \nRepeatedly re-writing these bits has no influence on the functional behavior.\n \nTo prevent the timer flags being overwritten wh ile clearing bit AF, logic AND is performed \nduring a write access. A flag is cleared by writing logic 0 while a fl ag is not cleared by \nwriting logic 1. Writing logic 1 results in the flag value remaining unchanged.\n \nTable 27  shows what instruction must  be sent to clear bit AF. In this example, bit CTAF, \nCTBF, and bit SF are unaffected.\n \n[1] The bits labeled as - have to be re written with the previous values.\n8.7.6 Alarm interrupts\nGeneration of interrupts from the alarm function is controlled via the bit AIE (register \nControl_1). If AIE is enabled, the INT1  follows the status of bit AF (register Control_2). \nClearing AF immediately clears INT1 . No pulse generation is possible for alarm interrupts.Example where only the minute alarm is used and no other interrupts are enabled.\nFig 16. Alarm flag timing\nTable 26. Flag location in register Control_2\nRegister Bit\n7 6 5 4 3 2 1 0\nControl_2 WTAF CTAF CTBF SF AF - - -\nTable 27. Example to clear only AF (bit 3)\nRegister Bit[1]\n7 6 5 4 3 2 1 0\nC o n t r o l _ 2 01110- - -\x13\x13\x14DDI\x1c\x13\x16\x17\x17 \x17\x18\n\x17\x18 PLQXWH\x03DODUPPLQXWHV\x03FRXQWHU\n$)\n,17\x03ZKHQ\x03$,(\x03 \x03\x14\x17\x19\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 27 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \nExample where only the minute alarm is used and no other interrupts are enabled.\nFig 17. AF timing\x13\x14\x16DDD\x16\x16\x18\x17\x17\n\x17\x18PLQXWH\x03FRXQWHU\nPLQXWH\x03DODUP\n$)\n,17\x14\n6&/\nLQVWUXFWLRQ\x17\x18\n&/($5\x03,16758&7,21\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 28 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.8 Register Offset\nThe PCF8523 incorporates an offset register (address 0Eh), which can be used to \nimplement several functions, like:\n•Aging adjustment\n•Temperature compensation\n•Accuracy tuning\n \n[1] Default value.\nFor MODE = 0, each LSB introduces an offs et of 4.34 ppm. For MODE = 1, each LSB \nintroduces an offset of 4.069 ppm. The valu es of 4.34 ppm and 4.069 ppm are based on a \nnominal 32.768 kHz clock. The offset value is  coded in two’s complement giving a range \nof +63 LSB to \uf02d64 LSB.\n \n[1] Default mode.\nThe correction is made by adding or subtra cting clock correction pulses, thereby changing \nthe period of a single second.\nIt is possible to monitor when correction pulses are applied. To enable correction interrupt \ngeneration, bit CIE (register Control_1) has to be set logic 1. At every correction cycle a \n1⁄4096s pulse is generated on pin INTx . If multiple correction pulses are applied, a 1⁄4096s \ninterrupt pulse is generated for each correction pulse applied.\n8.8.1 Correction when MODE = 0\nThe correction is triggered once per two hours and then correction pulses are applied \nonce per minute until the programmed correction values have been implemented.Table 28. Offset - offset regist er (address 0Eh) bit description\nBit Symbol Value Description\n7M O D E 0[1] offset is made once every two hours\n1 offset is made once every minute\n6 to 0 OFFSET[6:0] see Table 29 offset value\nTable 29. Offset values (in period time, not frequency)\nOFFSET[6:0] Offset value in \ndecimalOffset value in ppm\nEvery two hours (MODE = 0) Every minute (MODE = 1)\n0111111 +63 +273.420 +256.347\n0111110 +62 +269.080 +252.278::::0000010 +2 +8.680 +8.1380000001 +1 +4.340 +4.0690000000 0\n[1] 0[1] 0[1]\n1111111 \uf02d1 \uf02d4.340 \uf02d4.069\n1111110 \uf02d2 \uf02d8.680 \uf02d8.138\n::::1000001 \uf02d63 \uf02d273.420 \uf02d256.347\n1000000 \uf02d64 \uf02d277.760 \uf02d260.416\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 29 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \n[1] The correction pulses on pin INT1  are 1⁄64s wide.\nIn MODE = 0, any timer or clock output using a frequency below 64 Hz is affected by the \nclock correction (see Table 31 ).\n \n8.8.2 Correction when MODE = 1\nThe correction is triggered once per minute and then correction pulses are applied once \nper second up to a maximum of 60 pulses. When correction values greater than 60 pulses are used, additional correction pulses are made in the 59\nth second.\nClock correction is made more frequently in MODE = 1; however, this can result in higher power consumption.Table 30. Correction pulses for MODE = 0\nCorrection value Update every nth hour Minute Correction pulses on \nINT1  per minute[1]\n+1 or \uf02d12 0 0 1\n+2 or \uf02d2 2 00 and 01 1\n+3 or \uf02d3 2 00, 01, and 02 1\n::::\n+59 or \uf02d59 2 00 to 58 1\n+60 or \uf02d60 2 00 to 59 1\n+61 or \uf02d61 2 00 to 59 1\n2nd and next hour 00 1\n+62 or \uf02d62 2 00 to 59 1\n2nd and next hour 00 and 01 1\n+63 or \uf02d63 2 00 to 59 1\n2nd and next hour 00, 01, and 02 1\n\uf02d64 2 00 to 59 1\n2nd and next hour 00, 01, 02, and 03 1\nTable 31. Effect of clock correction for MODE = 0\nCLKOUT frequency (Hz) Effect of correction Timer source clock \nfrequency (Hz)Effect of correction\n32768 no effect 4096 no effect\n16384 no effect 64 no effect\n8192 no effect 1 affected\n4096 no effect\n1⁄60 affected\n1024 no effect1⁄3600 affected\n32 affected - -\n1a f f e c t e d - -\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 30 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \n[1] The correction pulses on pin INTx  are 1⁄4096s wide. For multiple pulses, they are repeated at an interval of \n1⁄2048s.\nIn MODE = 1, clock outputs and ti mer source clocks affected by the clock correction are \nas shownin Table 33 .\n \n8.8.3 Offset calibration workflow\nThe calibration offset has to be calculated based on the time. Figure 18  shows the \nworkflow how the offset register values can be calculated:Table 32. Correction pulses for MODE = 1\nCorrection value Update every nth \nminuteSecond Correction pulses on \nINT1  per second[1]\n+1 or \uf02d12 0 0 1\n+2 or \uf02d2 2 00 and 01 1\n+3 or \uf02d3 2 00, 01, and 02 1\n::::\n+59 or \uf02d59 2 00 to 58 1\n+60 or \uf02d60 2 00 to 59 1\n+61 or \uf02d61 2 00 to 58 1\n25 9 2\n+62 or \uf02d62 2 00 to 58 1\n25 9 2\n+63 or \uf02d63 2 00 to 58 1\n25 9 4\n\uf02d64 2 00 to 58 1\n25 9 5\nTable 33. Effect of clock correction for MODE = 1\nCLKOUT frequency (Hz) Effect of correction Timer source clock \nfrequency (Hz)Effect of correction\n32768 no effect 4096 no effect\n16384 no effect 64 affected8192 no effect 1 affected4096 no effect\n1⁄60 affected\n1024 no effect1⁄3600 affected\n32 affected - -1a f f e c t e d - -\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 31 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \n8.9 Timer function\nThe PCF8523 has three timers:\n•Timer A can be used as a watchdog timer or a countdown timer (see Section 8.9.2 ). It \ncan be configured by using TAC[1:0] in the Tmr_CLKOUT_c trl register (0Fh)\n•Timer B can be used as a countdown timer (see Section 8.9.3 ). It can be configured \nby using TBC in the Tmr_CLKOUT_ctrl register (0Fh)\n•Second interrupt timer is used to generate an interrupt once per second (see \nSection 8.9.4 )\nTimer A and timer B both have five sele ctable source clocks allowing for countdown \nperiods from less than 1 ms to 255 h. To cont rol the timer functions and timer output, the \nregisters 01h, 0Fh, 10h, 11h, 12h, and 13h are used.Fig 18. Offset calibratio n calculation workflow0HDVXUH\x03WKH\x03IUHTXHQF\\\x03RQ\x03SLQ\x03&/.287\x1d\nIPHDV\n&RQYHUW\x03WR\x03WLPH\x1d\nWPHDV\x03 \x03\x14\x03\x12\x03IPHDV\n&DOFXODWH\x03WKH\x03GLIIHUHQFH\x03WR\x03WKH\x03LGHDO\x03\nSHULRG\x03RI\x03\x14\x03\x12\x03\x16\x15\x1a\x19\x1b\x11\x13\x13\x1d\n\'PHDV\x03 \x03\x14\x03\x12\x03\x16\x15\x1a\x19\x1b\x03\x10 W PHDV\n&DOFXODWH\x03WKH\x03SSP\x03GHYLDWLRQ\x03FRPSDUHG\x03\nWR\x03WKH\x03PHDVXUHG\x03YDOXH\x1d\n(SSP\x03 \x03\x14\x13\x13\x13\x13\x13\x13\x03î\x03\' PHDV\x03\x03\x12\x03WPHDV\n&DOFXODWH\x03WKH\x03RIIVHW\x03UHJLVWHU\x03YDOXH\x1d\n0RGH\x03 \x03\x13\x03\x0bORZ\x03SRZHU\x0c\x1d\n2IIVHW\x03YDOXH\x03 \x03( SSP\x03\x12\x03\x17\x11\x16\x17\n0RGH\x03 \x03\x14\x03\x0bIDVW\x03FRUUHFWLRQ\x0c\n2IIVHW\x03YDOXH\x03 \x03( SSP\x03\x12\x03\x17\x11\x13\x19\x1c\n\x13\x14\x16DDD\x19\x1b\x16([DPSOH\n\x16\x15\x1a\x19\x1b\x11\x17\x1b\x03+]\n\x16\x13\x11\x18\x14\x1a\x14\x03\x97V\n\x13\x11\x13\x13\x13\x17\x17\x1a\x03\x97V\n\x14\x17\x11\x19\x17\x1b\x17\x03SSP\n\x16\x11\x16\x1a\x18\x03 \x16\x03FRUUHFWLRQ\x03SX OVHV\nDUH\x03QHHGHG\n\x16\x11\x19\x13\x13\x03 \x17\x03FRUUHFWLRQ\x03SX OVHV\nDUH\x03QHHGHG\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 32 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.9.1 Timer registers\n8.9.1.1 Register Tmr_CLKOUT_ctrl and clock output\n \n[1] Default value.\n8.9.1.2 CLKOUT frequency selection\nClock output operation is controlled by the COF[2:0] in the Tmr_CLKOUT_ctrl register. \nFrequencies of 32.768 kHz (default) down to 1 Hz can be generated (see Table 35 ) for \nuse as a system clock, microcontroller clock, input to a charge pump, or for calibration of \nthe oscillator. \nA programmable square wave is available at pin INT1 /CLKOUT and pin CLKOUT, which \nare both open-drain outputs. Pin INT1 /CLKOUT has both functions of INT1  and CLKOUT \ncombined.The duty cycle of the selected clock is not c ontrolled but due to the nature of the clock \ngeneration, all clock frequencies except 32.768 kHz have a duty cycle of 50 : 50.The STOP bit function can also affect the CLKOUT signal, depending on the selected \nfrequency. When STOP is active, the INT1\n/CLKOUT and CLKOUT pins are \nhigh-impedance for all frequencies except of 32.768 kHz, 16.384 kHz and 8.192 kHz. For more details, see Section 8.10\n.Table 34. Tmr_CLKOUT_ctrl - timer and CLKOUT control register (address 0Fh) bit \ndescription\nBit Symbol Value Description\n7T A M 0[1] permanent active interrupt for timer A and for \nthe second interrupt timer\n1 pulsed interrupt for timer A and the second \ninterrupt timer\n6T B M 0[1] permanent active interrupt for timer B\n1 pulsed interrupt for timer B\n5 to 3 COF[2:0] see Table 35 CLKOUT frequency selection\n2 to 1 TAC[1:0] 00[1] to 11 timer A is disabled\n01 timer A is configured as countdown timer\nif CTAIE (register Control_2) is set logic 1, the interrupt is activated when the countdown \ntimed out\n10 timer A is configured as watchdog timer\nif WTAIE (register Control_2) is set logic 1, \nthe interrupt is activated when timed out\n0T B C 0\n[1] timer B is disabled\n1 timer B is enabled\nif CTBIE (register Control_2) is set logic 1, the interrupt is activated when the countdown \ntimed out\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 33 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \n[1] Duty cycle definition: % HIGH-level time : % LOW-level time.\n[2] Default value.\n[3] Clock frequencies may be affected by offset correction.\n8.9.1.3 Register Tmr_A_freq_ctrl\n \n[1] Default value.\n8.9.1.4 Register Tmr_A_reg\n \n[1] Timer period in seconds:  where T_A is the countdown value.Table 35. CLKOUT frequency selection\nCOF[2:0] CLKOUT frequency (Hz) Typical duty cycle[1] Effect of STOP bit\n000[2] 32768 60 : 40 to 40 : 60 no effect\n001 16384 50 : 50 no effect\n010 8192 50 : 50 no effect\n011 4096 50 : 50 CLKOUT = high-Z\n100 1024 50 : 50 CLKOUT = high-Z\n101 32 50 : 50[3] CLKOUT = high-Z\n110 1 50 : 50[3] CLKOUT = high-Z\n111 CLKOUT disabled (high-Z)\nTable 36. Tmr_A_freq_ctrl - timer A frequency control register (address 10h) bit \ndescription\nBit Symbol Value Description\n7 to 3 - - unused\n2 to 0 TAQ[2:0] source clock for timer A (see Table 40 )\n000 4.096 kHz001 64 Hz010 1 Hz011\n1⁄60 Hz\n111[1]\n110\n1001⁄3600 Hz\nTable 37. Tmr_A_reg - timer A value regi ster (address 11h) bit description\nBit Symbol Value Description\n7 to 0 T_A[7:0] 00 to FF timer value[1]\ntimerperiodT_A\nSourceClockFrequency-------------------------------------------------------------- - =\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 34 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.9.1.5 Register Tmr_B_freq_ctrl\n \n[1] Default value.\n8.9.1.6 Register Tmr_B_reg \n \n[1] Timer period in seconds:  where T_B is the countdown value.\n8.9.1.7 Programmable ti mer characteristics\n Table 38. Tmr_B_freq_ctrl - timer B frequency control register (address 12h) bit \ndescription\nBit Symbol Value Description\n7 - - unused\n6 to 4 TBW[2:0] low pulse width for pulsed timer B interrupt\n000[1] 46.875 ms\n001 62.500 ms010 78.125 ms011 93.750 ms100 125.000 ms101 156.250 ms110 187.500 ms111 218.750 ms\n3 - - unused2 to 0 TBQ[2:0] source clock for timer B (see Table 40\n)\n000 4.096 kHz001 64 Hz010 1 Hz011\n1⁄60 Hz\n111[1]\n110\n1001⁄3600 Hz\nTable 39. Tmr_B_reg - timer B value register (address 13h) bit description\nBit Symbol Value Description\n7 to 0 T_B[7:0] 00 to FF timer value[1]\ntimerperiodT_B\nSourceClockFrequency-------------------------------------------------------------- - =\nTable 40. Programmable timer characteristics\nTAQ[2:0]\nTBQ[2:0]Timer source clock frequency Units Minimum timer-period \n(T_x = 1)Units Maximum \ntimer-period \n(T_x = 255)Units\n000 4.096 kHz 244 \uf06ds 62.256 ms\n001 64 Hz 15.625 ms 3.984 s\n010 1 Hz 1 s 255 s011\n1⁄60 Hz 1 min 255 min\n111\n1101001⁄3600 Hz 1 hour 255 hour\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 35 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.9.2 Timer A\nWith the bit field TAC[1:0] in register Tmr_ CLKOUT_ctrl (0Fh) Timer A can be configured \nas a countdown timer (TAC[1:0] = 01) or watchdog timer (TAC[1:0] = 10).\n8.9.2.1 Watchdog timer function\nThe 3 bits TAQ[2:0] in register Tmr_A_freq_ctrl (10h) determine one of the five source \nclock frequencies for the watchdog timer: 4.096 kHz, 64 Hz, 1 Hz, 1⁄60 Hz or 1⁄3600Hz (see \nTable 36 ).\nThe generation of interrupts from the watchd og timer is controlled by using WTAIE bit \n(register Control_2).\nWhen configured as a watchdog timer (TAC[1 :0] = 10), the 8-bit timer value in register \nTmr_A_reg (11h) determines the watchdog timer-period.The watchdog timer counts down from value T_A in register Tmr_A_reg (11h). When the \ncounter reaches 1, the watchdog timer flag WTAF  (register Control_2) is set logic 1 on the \nnext rising edge of the timer clock (see Figure 19\n). In that case:\n•If WTAIE = 1, an inte rrupt will be generated\n•If WTAIE = 0, no inte rrupt will be generated\nThe interrupt generated by the watchdog timer function of timer A may be generated as pulsed signal or a permanentiy active signal . The TAM bit (register Tmr_CLKOUT_ctrl) is \nused to control the interrupt generation mode.\nThe counter does not automatically reload. When loading the counter with any valid value \nof T_A, except 0:\n•The flag WTAF is reset (WTAF = 0)\n•Interrupt is cleared\n•The watchdog timer starts\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 36 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\nWhen loading the counter with 0:\n•The flag WTAF is reset (WTAF = 0)\n•Interrupt is cleared\n•The watchdog timer stops\nWTAF is read only. A read of the register Control_2 (01h) automatically resets WTAF \n(WTAF = 0) and clears the interrupt.\n \n8.9.2.2 Countdown timer function\nWhen configured as a countdown timer (TAC[1:0] = 01), timer A counts down from the software programmed 8-bit binary value T_A in register Tmr_A_reg (11h). When the counter reaches 1, the following events occur on the next rising edge of the timer clock \n(see Figure 20\n):\n•The countdown timer flag CTAF (register Control_2) is set logic 1\n•When the interrupt generation is enabled (CTAIE = 1), an interrupt signal on INT1  is \ngenerated\n•The counter automatically reloads\n•The next timer-period startsTAC[1:0] = 10, WTAIE = 1, WTAF = 1, an interrupt is generated.\nFig 19. Watchdog activates an  interrupt when timed out\x13\x14\x16DDD\x16\x15\x1aZDWFKGRJ\nWLPHU\x03YDOXH\n:7$)7B$\x03 \x03\x13 7B$0&8\n,17\x147B$\x03 \x03\x14\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 37 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \nAt the end of every countdown, the timer sets the countdown timer flag CTAF (register \nControl_2). CTAF may only be cleared by using the interface. Instructions, how to clear a \nflag, is given in Section 8.7.5 .\nWhen reading the timer, the current countdown value is returned and not  the initial \nvalue T_A. Since it is not possible to freeze the countdown timer counter during read back, it is recommended to read the register twice and check for consistent results.\nIf a new value of T_A is written before the end of the actual timer-period, this value takes \nimmediate effect. It is not recommended to change T_A without first disabling the counter \nby setting TAC[1:0] = 00 (register Tm r_CLKOUT_ctrl). The update of T_A is \nasynchronous to the timer clock. Therefore changing it on the fly could result in a \ncorrupted value loaded into the countdown counter. This can result in an undetermined \ncountdown period for the first period. The co untdown value T_A will be correctly stored \nand correctly loaded on subsequent timer-periods.\nLoading the counter with 0 effectively stops the timer.\nWhen starting the countdown timer for the firs t time, only the first period does not have a \nfixed duration. The amount of inaccuracy for t he first timer-period depends on the chosen \nsource clock, see Table 41\n.\n \nThe generation of interrupts from the countdown timer is controlled via the CTAIE bit \n(register Control_2).In this example, it is assumed that the count down timer flag (CTAF) is cleared before the next \ncountdown period expires and that the interrupt output is set to pulse mode.\nFig 20. General countdown timer behavior\nTable 41. First period delay for timer counter value T_A\nTimer source clock Minimum timer-period Maximum timer-period\n4.096 kHz T_A T_A + 1\n64 Hz T_A T_A + 11 Hz (T_A \uf02d 1) + \n1⁄64 Hz T_A + 1⁄64 Hz\n1⁄60 Hz (T_A \uf02d 1) + 1⁄64 Hz T_A + 1⁄64 Hz\n1⁄3600 Hz (T_A \uf02d 1) + 1⁄64 Hz T_A + 1⁄64 Hz\x13\x14\x16DDD\x16\x15\x1bFRXQWGRZQ\x03YDOXH\x0f\x037B$\nWLPHU\x03VRXUFH\x03FORFN\nFRXQWGRZQ\x03FRXQWHU\n:\'\x12&\'\x03>\x14\x1d\x13@\n&7$)\n,17\x14\x03\x13\x15 \x13\x16\n\x13\x13 \x13\x14;;\x13\x16;;\n\x13\x14 \x13\x16 \x13\x15 \x13\x14 \x13\x16 \x13\x15\n7B$\nGXUDWLRQ\x03RI\x03ILUVW\x03WLPHU\x03SHULRG\x03DIWHU\nHQDEOH\x03PD\\\x03UDQJH\x03IURP\x037B$\x10\x14\x03WR\x037B$\x0e\x147B$\x13\x14\x13\x16\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 38 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\nWhen the interrupt generation is enabled (CTAIE = 1) and the countdown timer flag CTAF \nis set logic 1, an interrupt signal on INT1  is generated. The interrupt may be generated as \na pulsed signal every countdown period or as  a permanently active signal, which follows \nthe condition of CTAF (register Control_2). The TAM bit (register Tmr_CLKOUT_ctrl) is \nused to control this mode sele ction. The interrupt output may be disabled with the CTAIE \nbit (register Control_2).\n8.9.3 Timer B\nTimer B can only be used as a countdown ti mer and can be switched on and off by the \nTBC bit in register Tmr_CLKOUT_ctrl (0Fh).\nThe generation of interrupts from the countdown timer is controlled via the CTBIE bit \n(register Control_2).\nWhen enabled, it counts down from the software programmed 8 bit binary value T_B in \nregister Tmr_B_reg (13h). When the counte r reaches 1 on the next rising edge of the \ntimer clock, the following events occur (see Figure 21 ):\n•The countdown timer flag CTBF (register Control_2) is set logic 1\n•When the interrupt generation is enabled (CTBIE = 1), interrupt signals on INT1  and \nINT2  are generated\n•The counter automatically reloads\n•The next timer-period starts\n \nAt the end of every countdown, the timer sets the countdown timer flag CTBF (register \nControl_2). CTBF may only be cleared by using the interface.  Instructions, how to clear a \nflag, is given in Section 8.7.5 .\nWhen reading the timer, the current countdown value is returned and not  the initial \nvalue T_B. Since it is not possible to freeze the countdown timer counter during read \nback, it is recommended to read the register twice and check for consistent results.In this example, it is assumed that the count down timer flag (CTBF) is cleared before the next \ncountdown period expires and that inte rrupt output is set to pulse mode.\nFig 21. General countdown timer behavior\x13\x14\x16DDD\x16\x15\x1cFRXQWGRZQ\x03YDOXH\x0f\x037B%\nWLPHU\x03VRXUFH\x03FORFN\nFRXQWGRZQ\x03FRXQWHU\n:\'\x12&\'\x03>\x14\x1d\x13@\n&7%)\n,17\x14\x12,17\x15\x03\x13\x15 \x13\x16\n\x13\x13 \x13\x14;;\x13\x16;;\n\x13\x14 \x13\x16 \x13\x15 \x13\x14 \x13\x16 \x13\x15\n7B%\nGXUDWLRQ\x03RI\x03ILUVW\x03WLPHU\x03SHULRG\x03DIWHU\nHQDEOH\x03PD\\\x03UDQJH\x03IURP\x037B%\x10\x14\x03WR\x037B%\x0e\x147B%\x13\x14\x13\x16\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 39 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\nIf a new value of T_B is writte n before the end of the actual  timer-period, this value will \ntake immediate effect. It is not recommended  to change T_B withou t first disabling the \ncounter by setting TBC logic 0 (register Tm r_CLKOUT_ctrl). The update of T_B is \nasynchronous to the timer clock. Therefore changing it on the fly could result in a \ncorrupted value loaded into the countdown counter. This can result in an undetermined \ncountdown period for the first period. The co untdown value T_B will be correctly stored \nand correctly loaded on subsequent timer-periods.\nLoading the counter with 0 effectively stops the timer.\nWhen starting the countdown timer for the firs t time, only the first period does not have a \nfixed duration. The amount of inaccuracy for t he first timer-period depends on the chosen \nsource clock; see Table 41 .\nWhen the interrupt generation is enabled (CTBIE = 1) and the countdown timer flag CTAF \nis set logic 1, interrupt signals on INT1  and INT2  are generated. The interrupt may be \ngenerated as a pulsed signal every countdown period or as a permanently active signal, \nwhich follows the condition of CTBF (reg ister Control_2). The TBM bit (register \nTmr_CLKOUT_ctrl) is used to control this mode selection. Interrupt output may be \ndisabled with the CTBIE bi t (register Control_2).\n8.9.4 Second interrupt timer\nPCF8523 has a pre-defined timer, which is us ed to generate an interrupt once per second. \nThe pulse generator for the second interrupt timer operates from an internal 64 Hz clock and generates a pulse of \n1⁄64 s in duration. It is independent of the watchdog or countdown \ntimer and can be switched on and off by the SIE bit in register Control_1 (00h).\nThe interrupt generated by the second interrupt timer may be generated as pulsed signal \nevery second or as a permanently active signal. The TAM bit (register Tmr_CLKOUT_ctrl) \nis used to control the interrupt generation mode. \nWhen the second interrupt timer is enabled (SIE = 1), then the timer sets the flag SF \n(register Control_2) every second (see Table 42 ). SF may only be cleared by using the \ninterface. Instructions, how to  clear a flag, are given in Section 8.7.5 .\n \nWhen SF is logic 1:\n•If TAM (register Tmr_CLKOUT_ctrl) is logic 1, the interrupt is generated as a pulsed \nsignal every second\n•If TAM is logic 0, the interrupt is a permanent ly active signal that remains, until SF is \nclearedTable 42. Effect of bit SIE on INT1  and bit SF\nSIE Result on INT1 Result on SF\n0 no interrupt generated SF never set\n1 an interrupt once per second SF set when seconds  counter increments\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 40 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \n \n8.9.5 Timer interrupt pulse\nThe timer interrupt is generated as a pulsed signal when TAM or TBM are set logic 1. The \npulse generator for the timer interrupt also uses an internal clock, but this time it is dependent on the selected source clock for the timer and on the timer register value T_x. \nSo, the width of the interrupt pulse varies; see Table 43\n and Table 44 . \n \n[1] T_A = loaded timer register value. Timer stops when T_A = 0.\nFor timer B, interrupt pulse width is programmable via bit TBM (register Tmr_CLKOUT_ctrl).In this example, bit TAM is set logic 1 and the SF flag is not cleared after an interrupt.\nFig 22. Example for second interrupt when TAM = 1\nIn this example, bit TAM is set logic 0 and the SF flag is cleared after an interrupt.\nFig 23. Example for second interrupt when TAM = 0\x13\x14\x16DDD\x16\x16\x14\x18\x1b \x18\x1c \x18\x1c \x13\x13\n\x14\x14VHFRQGV\x03FRXQWHU\nPLQXWHV\x03FRXQWHU\n,17\x14\x03\x03ZKHQ\x036,(\x03HQDEOHG\n6)\x03ZKHQ\x036,(\x03HQDEOHG\x14\x15\x13\x13 \x13\x14\n\x13\x14\x16DDD\x16\x16\x15\x18\x1b VHFRQGV\x03FRXQWHU\nPLQXWHV\x03FRXQWHU\n,17\x14\x03ZKHQ\x036,(\x03HQDEOHG\n6)\x03ZKHQ\x036,(\x03HQDEOHG\x18\x1c \x18\x1c\n\x14\x14\x13\x13 \x13\x13 \x13\x14\n\x14\x15\nTable 43. Interrupt low pulse width for timer A\nPulse mode, bit TAM set logic 1.\nSource clock (Hz) Interrupt pulse width\nT_A = 1[1]T_A > 1[1]\n4096 122 \uf06ds 244 \uf06ds\n64 7.812 ms 15.625 ms\n1 15.625 ms 15.625 ms\n1⁄60 15.625 ms 15.625 ms\n1⁄3600 15.625 ms 15.625 ms\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 41 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \n[1] T_B = loaded timer register value. Timer stops when T_B = 0.\n[2] If pulse period is shorter than the setting via bit TBW[2:0], the interrupt pulse width is set to 15.625 ms.\nWhen flags like SF, CTAF, WTAF, and CTBF are cleared before the end of the interrupt \npulse, then the interrupt pulse is shortened. Th is allows the source of a system interrupt to \nbe cleared immediately when it is serviced, th at is, the system does not have to wait for \nthe completion of the pulse before continuing; see Figure 24  and Figure 25 . Instructions \nfor clearing flags can be found in Section 8.7.5 . Instructions for clearing the bit WTAF can \nbe found in Section 8.9.2.1 .\n Table 44. Interrupt low pulse width for timer B\nPulse mode, bit TBM set logic 1.\nSource clock (Hz). Interrupt pulse width\nT_B = 1[1] T_B > 1[1]\n4096 122 \uf06ds 244 \uf06ds\n64 7.812 ms see Table 38[2]\n1 see Table 38 :\n1⁄60 ::\n1⁄3600 ::\n(1) Indicates normal duration of INT1  pulse.\nThe timing shown for clearing bit SF is also vali d for the non-pulsed interrupt mode, that is, when \nTAM set logic 0, where the INT1  pulse may be shortened by setting SIE logic 0.\nFig 24. Example of shortening the INT1  pulse by clearing the SF flag\x13\x14\x16DDD\x16\x16\x16\x18\x1b VHFRQGV\x03FRXQWHU\n6)\n,17\x14\n6&/\nLQVWUXFWLRQ\x18\x1c\n&/($5\x03,16758&7,21\x0b\x14\x0c\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 42 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \n(1) Indicates normal duration of INT1  pulse.\nThe timing shown for clearing CTAF is also valid for the non-pulsed interrupt mode, that is, when \nTAM set logic 0, where the INT1  pulse may be shortened by setting CTAIE logic 0.\nFig 25. Example of shortening the INT1  pulse by clearing the CTAF flag\x13\x14\x16DDD\x16\x16\x17\x13\x14 FRXQWGRZQ\x03FRXQWHU\n&7$)\n,17\x14\n6&/\nLQVWUXFWLRQ7B$\n&/($5\x03,16758&7,21\x0b\x14\x0c\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 43 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.10 STOP bit function\nThe STOP bit function allows the accurate st arting of the time circuits. The STOP bit \nfunction causes the upper part of the prescaler (F 2 to F 14) to be held in reset and thus no \n1 Hz ticks are generated. The time circuits can then be set and do not increment until the \nSTOP bit is released (see Figure 26 ).\n \nSTOP does not affect the output of 32. 768 kHz, 16.384 kHz or 8.192 kHz (see \nSection 8.9.1.1 ).\nThe lower two stages of the prescaler (F 0 and F 1) are not reset. And because the I2C-bus \ninterface is asynchronous to t he crystal oscillator, the accu racy of re-starting the time \ncircuits will be between 0 an d one 8.192 kHz cycle (see Figure 27 ).\n \nThe first increment of the time circuits is between 0.499878 s and 0.500000 s after STOP is released. The uncertainty is caused by the prescaler bits F\n0 and F 1 not being reset (see \nTable 45 ).Fig 26. STOP bit\nFig 27. STOP bit release timing\x13\x14\x16DDD\x16\x16\x1926&\n\x16\x15\x1a\x19\x1b\x03+]\n\x14\x19\x16\x1b\x17\x03+]26&\x036723\x03\n\'(7(&725\n)\x13 )\x14 )\x14\x16\n5(6)\x14\x17\n5(6)\x15\n5(6\n\x15\x03+]\n\x18\x14\x15\x03+]\n\x14\x19\x16\x1b\x17\x03+]\x1b\x14\x1c\x15\x03+]\x14\x03+]\x03WLFN\nVWRS\n&/.287\x03VRXUFHRVFLOODWRU\x03VWRS\x03IODJ\x1b\x14\x1c\x15\x03+]\n\x17\x13\x1c\x19\x03+]\n\x13\x13\x14DDI\x1c\x14\x15\x1b\x14\x1c\x15\x03+]\nVWRS\x03UHOHDVHG\n\x13\x03\x97V\x03WR\x03\x14\x15\x15\x03\x97V\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 44 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \n[1] F 0 is clocked at 32.768 kHz.\n8.11 I2C-bus interface\nThe I2C-bus is for bidirectional, two-line communication between different ICs or modules. \nThe two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines are \nconnected to a positive supply via a pull-up re sistor. Data transfer is initiated only when \nthe bus is not busy.\n8.11.1 Bit transfer\nOne data bit is transferred during each clock pulse. The data on the SDA line remains stable during the HIGH period of the clock pulse as changes in the data line at this time are interpreted as control signals (see Figure 28\n).Table 45. First increment of time circuits after STOP release\nBit Prescaler bits[1] 1H z  t i c k Time Comment\nSTOP F0F1-F2 to F 14 hh:mm:ss\nClock is running normally\n0 01-0000111010100 12:45:12 prescaler counting normally\nSTOP is activated by user; F 0F1 are not reset and values cannot be predicted externally\n1 XX-0000000000000 12:45:12 prescaler is reset; time circuits are frozen\nNew time is set by user1\nXX-0000000000000 08:00:00 prescaler is reset; time circuits are frozen\nSTOP is released by user0\nXX-0000000000000 08:00:00 prescaler is now running\n0 XX-1000000000000 08:00:00 -\n0 XX-0100000000000 08:00:00 -\n0 XX-1100000000000 08:00:00 -\n:: : :\n0 11-1111111111110 08:00:00 -\n0 00-0000000000001 08:00:01 0 to 1 transition of F14 increments the time circuits\n0 10-0000000000001 08:00:01 -\n:: : :\n0 11-1111111111111 08:00:01 -\n0 00-0000000000000 08:00:01 -\n:: : :0\n11-1111111111110 08:00:01 -\n0 00-0000000000001 08:00:02 0 to 1 transition of F14 increments the time circuits\n\x13\x14\x16DDD\x16\x16\x1a\x13\x11\x17\x1c\x1c\x1b\x1a\x1b\x03V\x03WR\x03\x13\x11\x18\x13\x13\x13\x13\x13\x03V \x14\x03V\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 45 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \n8.11.2 START and STOP conditions\nBoth data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW \ntransition of the data line, while  the clock is HIGH, is defined as the START condition (S). \nA LOW-to-HIGH transition of the data line, while the clock is HIGH, is defined as the \nSTOP condition (P) (see Figure 29 ).\n \nFor this device, a repeated START is not allowed. Therefore, a STOP has to be released \nbefore the next START.\n8.11.3 System configuration\nA device generating a message is a transmitter; a device receiving a message is the receiver. The device that controls the message is the master and the devices, which are \ncontrolled by the master, are the slaves.\n \nThe PCF8523 can act as a slave transmitter and a slave receiver.Fig 28. Bit transferPEF\x19\x15\x14GDWD\x03OLQH\x03\nVWDEOH\x1e\x03\nGDWD\x03YDOLGFKDQJH\x03\nRI\x03GDWD\x03\nDOORZHG6\'$\n6&/\nFig 29. Definition of START and STOP conditionsPEF\x19\x15\x156\'$\n6&/\n3\n6723\x03FRQGLWLRQ6\'$\n6&/\n6\n67$57\x03FRQGLWLRQ\nFig 30. System configurationPED\x19\x13\x180$67(5\x03\n75$160,77(5\x03\n5(&(,9(56/$9(\x03\n5(&(,9(56/$9(\x03\n75$160,77(5\x03\n5(&(,9(50$67(5\x03\n75$160,77(50$67(5\x03\n75$160,77(5\x03\n5(&(,9(56\'$\n6&/\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 46 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n8.11.4 Acknowledge\nThe number of data bytes transferred between the START and STOP conditions from \ntransmitter to receiver is un limited. Each byte of 8 bits is followed by an acknowledge \ncycle.\n•A slave receiver, which is addressed, must  generate an acknowledge cycle after the \nreception of each byte\n•Also a master receiver must generate an acknowledge cycle after the reception of \neach byte that has been clocke d out of the slave transmitter\n•The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the related \nacknowledge clock pulse (set-up and hold times must be considered)\n•A master receiver must signal an end of da ta to the transmitter by not generating an \nacknowledge cycle on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate \na STOP condition\nAcknowledgement on the I\n2C-bus is shown in Figure 31 .\n \n8.11.5 I2C-bus protocol\nOne I2C-bus slave address (1101000) is reserved for the PCF8523. The entire I2C-bus \nslave address byte is shown in Table 46 .\n \n[1] Devices with other I2C-bus slave addresses can be produced on request.\nAfter a START condition, the I2C slave address has to be sent to the PCF8523 device. Fig 31. Acknowledgement on the I2C-busPEF\x19\x13\x156\n67$57\x03\nFRQGLWLRQ\x1c \x1b \x15 \x14\nFORFN\x03SXOVH\x03IRU\x03\nDFNQRZOHGJHPHQWQRW\x03DFNQRZOHGJH\nDFNQRZOHGJHGDWD\x03RXWSXW\x03\nE\\\x03WUDQVPLWWHU\nGDWD\x03RXWSXW\x03\nE\\\x03UHFHLYHU\n6&/\x03IURP\x03\nPDVWHU\nTable 46. I2C slave address byte\nSlave address[1]\nBit 7 6 5 4 3 2 1 0\nMSB LSB\n1101000R / W\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 47 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\nThe R/W  bit defines the direction of the following si ngle or multiple byte  data transfer. For \nthe format and the timing of the START condition (S), the STOP condition (P) and the \nacknowledge bit (A) refer to the I2C-bus characteristics (see Ref. 15 on page 71 ). In the \nwrite mode, a data transfer is terminated by  sending either the STOP condition or the \nSTART condition of the next data transfer.\n \n \n9. Internal circuitry\n Fig 32. Bus protocol for write mode\x13\x14\x16DDD\x16\x16\x1b6\x14\x14\x13\nVODYH\x03DGGUHVV UHJLVWHU\x03DGGUHVV\x03\n\x13\x13K\x03WR\x03\x14\x16K\x13\x03WR\x03Q\x03\nGDWD\x03E\\WHVZULWH\x03ELW 67$57\x12\x03\n6723DFNQRZOHGJH\x03\nIURP\x033&)\x1b\x18\x15\x16DFNQRZOHGJH\x03\nIURP\x033&)\x1b\x18\x15\x16DFNQRZOHGJH\x03\nIURP\x033&)\x1b\x18\x15\x16\n\x14\x13\x13\x13\x13$ $ $3\x126 \x03\nFig 33. Bus protocol for read mode\x13\x14\x16DDD\x16\x16\x1c6\x14\x14\x13\nVODYH\x03DGGUHVV \x13\x03WR\x03Q\x03GDWD\x03E\\WHV\'$7$\x03%<7( /$67\x03\'$7$\x03%<7(\nUHDG\x03ELWDFNQRZOHGJH\nIURP\x033&)\x1b\x18\x15\x16DFNQRZOHGJH\nIURP\x03PDVWHU QR\x03DFNQRZOHGJH\n\x14\x13\x13\x13\x14$ $6\x14\x14\x13\nVODYH\x03DGGUHVV UHJLVWHU\x03DGGUHVV\n\x13\x13K\x03WR\x03\x14\x16KVHW\x03UHJLVWHU\nDGGUHVV\nUHDG\x03UHJLVWHU\nGDWDZULWH\x03ELW 6723DFNQRZOHGJH\nIURP\x033&)\x1b\x18\x15\x16DFNQRZOHGJH\nIURP\x033&)\x1b\x18\x15\x16\n\x14\x13\x13\x13\x13$ $3\n$3\nFig 34. Device diode protection diagram of PCF8523 \x13\x14\x16DDD\x16\x17\x13&/.2876\'$6&/,17\x14\x12&/.2879\'\'\n26&,\n26&2\n9%$7\n,17\x159663&)\x1b\x18\x15\x16\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 48 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n10. Safety notes\n \n CAUTION\nThis device is sensitive to ElectroStatic Di scharge (ESD). Observe precautions for handling \nelectrostatic sensitive devices.\nSuch precautions are described in the ANSI/ESD S20.20 , IEC/ST 61340-5 , JESD625-A  or \nequivalent standards.\nCAUTION\nSemiconductors are light sens itive. Exposure to light s ources can cause the IC to \nmalfunction. The IC must be protected agains t light. The protection must be applied to all \nsides of the IC.\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 49 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n11. Limiting values\n \n[1] Pass level; Human Body Model (HBM), according to Ref. 8 “ JESD22-A114 ”.\n[2] Pass level; Charged-Device Model (CDM), according to Ref. 9 “ JESD22-C101 ”.\n[3] Pass level; latch-up testing according to Ref. 10 “ JESD78 ” at maximum ambient temperature (T amb(max) ).\n[4] According to the store and transport requirements (see Ref. 17 “ UM10569 ”) the devices have to be stored \nat a temperature of +8 \uf0b0C to +45\uf0b0C and a humidity of 25 % to 75 %.Table 47. Limiting values\nIn accordance with the Absolute Maximum Rating System (IEC 60134).\nSymbol Parameter Conditions Min Max Unit\nVDD supply voltage \uf02d0.5 +6.5 V\nIDD supply current \uf02d50 +50 mA\nVI input voltage \uf02d0.5 +6.5 V\nVO output voltage \uf02d0.5 +6.5 V\nII input current \uf02d10 +10 mA\nIO output current \uf02d10 +10 mA\nVBAT battery supply voltage \uf02d0.5 +6.5 V\nPtot total power dissipation - 300 mW\nVESD electrostatic discharge voltage HBM for all PCF8523[1]-\uf0b12000 V\nCDM for all \npackaged PCF8523[2]-\uf0b11500 V\nIlu latch-up current[3]-1 0 0 m A\nTstg storage temperature[4]\uf02d65 +150 \uf0b0C\nTamb ambient temperature operating device \uf02d40 +85 \uf0b0C\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 50 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n12. Static characteristics\n Table 48. Static characteristics\nVDD= 1.2 V to 5.5 V; V SS=0V ;  T amb=\uf02d40\uf0b0C to +85\uf0b0C; fosc= 32.768 kHz; quartz R s=4 0k\uf057; CL= 7 pF; unless otherwise \nspecified.\nSymbol Parameter Conditions Min Typ Max Unit\nSupplies\nVDD supply voltage I2C-bus inactive;\nfor clock data integrity\nTamb=\uf02d40\uf0b0C to +85 \uf0b0C[1]1 . 2- 5 . 5V\nTamb=+ 1 0\uf0b0C to +85 \uf0b0C[2]1 . 0- 5 . 5V\nI2C-bus active 1.6 - 5.5 V\npower management function active 1.8 - 5.5 V\nSRf falling slew rate of V DD[3]--0 . 7 V / m s\nVBAT battery supply voltage power management function active 1.8 - 5.5 V\nIDD supply current I2C-bus active;\nfSCL= 1000 kHz- - 200 \uf06dA\nI2C-bus inactive (f SCL=0H z ) ;\ninterrupts disabled\nclock-out disabled; \npower management function disabled (PM[2:0] = 111)\nT\namb=2 5\uf0b0C; \nVDD=3 . 0V[4]-1 5 0 -n A\nTamb=\uf02d40\uf0b0C to +85 \uf0b0C; \nVDD= 2.0 V to 5.0 V[4]- - 500 nA\nclock-out enabled at 32 kHz; \npower management function enabled \n(PM[2:0] = 000)\nTamb=2 5\uf0b0C; \nVBAT or V DD=3 . 0V[5]-1 2 0 0 -n A\nTamb=\uf02d40\uf0b0C to +85 \uf0b0C;\nVBAT or V DD= 2.0 V to 5.0 V[5]- - 3600 nA\nIL(bat) battery leakage current V DD active; V BAT= 3.0 V - 50 100 nA\nPower management\nVth(sw)bat battery switch threshold \nvoltage2 . 12 . 52 . 7V\nInputs[6]\nVIL LOW-level input voltage - - 0.3V DD V\nVIH HIGH-level input voltage0.7V\nDD --V\nVI input voltage \uf02d0.5 - V DD+0 . 5 V\nILI input leakage current V I= VSS or V DD -0 -n A\npost ESD event \uf02d1- + 1 \uf06dA\nCI input capacitance[7]--7 p F\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 51 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n[1] For reliable oscillator start at power-up: V DD=VDD(min) +0 . 3V .\n[2] For reliable oscillator start at power-up: V DD=VDD(min) +0 . 5V .\n[3] Switching the supply from V DD to V BAT must be made slower than the specified slew rate.\n[4] Timer source clock =1⁄3600Hz, level of pins SCL and SDA is V DD or V SS.\n[5] When the device is supplied via the V BAT pin instead of the V DD pin, the current values for I BAT will be as specified for I DD under the same \nconditions.\n[6] The I2C-bus is 5 V tolerant.\n[7] Implicit by design.\n[8] Tested on sample basis.[9] Integrated load capacitance, C\nL(itg), is a calculation of C OSCI and C OSCO  in series: .\n[10] Tested at 25 \uf0b0C.\n[11] Crystal characteri stic specification.Outputs\nVO output voltage on pins INT1 /CLKOUT, CLKOUT, INT2,  \nSDA (refers to external pull-up voltage)\uf02d0.5 - 5.5 V\nVOL LOW-level output \nvoltage VSS -0 . 4 V\nIOL LOW-level output \ncurrentoutput sink current;on pins INT1\n/CLKOUT, CLKOUT, INT2 ; \nVOL=0 . 4V ;  V DD=5V[8]1.5 - - mA\non pin SDA\nVOL=0 . 4V ;  V DD=3 . 0V[8]20 - - mA\nILO output leakage current V O=VSS or V DD -0 -n A\npost ESD event \uf02d1- + 1 \uf06dA\nCL(itg) integrated load \ncapacitanceon pins OSCO, OSCI[9][1\n0]\nCL= 7 pF 3.3 7 14 pF\nCL= 12.5 pF 6 12.5 25 pF\nRS series resistance[11]- - 100 k \uf057Table 48. Static characteristics  …continued\nVDD= 1.2 V to 5.5 V; V SS=0V ;  T amb=\uf02d40\uf0b0C to +85\uf0b0C; fosc= 32.768 kHz; quartz R s=4 0k\uf057; CL= 7 pF; unless otherwise \nspecified.\nSymbol Parameter Conditions Min Typ Max Unit\nCLi t g\uf028\uf029COSCICOSCO\uf0d7\uf028\uf029\nCOSCICOSCO+\uf028\uf029------------------------------------------- - =\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 52 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n13. Dynamic characteristics\n \n[1] Fast mode plus guaranteed at 3.0 V < V DD<5 . 5V .\n[2] The minimum SCL clock frequency is limited by the bus time-out feature, which resets the serial bus interface if either the SDA or SCL \nis held LOW for a minimum of 25 ms. The bus ti me-out feature must be disabled for DC operation.\n[3] A master device must internally provide a hold time  of at least 300 ns for the SDA signal (refer to the V IL of the SCL signal) in order to \nbridge the undefined region of the falling edge of SCL.\n[4] The maximum t f for the SDA and SCL bus lines is 300 ns. The maximum fall time for the SDA output stage, t f is 250 ns. This allows \nseries protection resistors to be connected between the SDA pin,  the SCL pin and the SDA/SCL bus lines without exceeding the \nmaximum t f.\n[5] t VD;ACK = time for acknowledgement signal from SCL LOW to SDA output LOW.\n[6] t VD;DAT  = minimum time for valid SDA output following SCL LOW.\n[7] Input filters on the SDA and SCL inputs suppr ess noise spikes of less than 50 ns.Table 49. I2C-bus interface timing\nAll timing characteristics are valid within the operating suppl y voltage and ambient temperature range and reference to 30 % \nand 70 % with an input voltage swing of V SS to V DD (see Figure 35 ).\nSymbol Parameter Conditions Standard mode Fast mode (FM) Fast mode plus (Fm+)[1]Unit\nMin Max Min Max Min Max\nPin SCL\nfSCL SCL clock frequency[2] - 100 - 400 - 1000 kHz\ntLOW LOW period of the SC L clock - 4.7 - 1.3 - 0.5 - \uf06ds\ntHIGH HIGH period of the SC L clock - 4.0 - 0.6 - 0.26 - \uf06ds\nPin SDAt\nSU;DAT data set-up time - 250 - 100 - 50 - ns\ntHD;DAT data hold time - 0 - 0 - 0 - ns\nPins SCL and SDAt\nBUF bus free time between a \nSTOP and START condition- 4.7 - 1.3 - 0.5 - \uf06ds\ntSU;STO set-up time for STOP condition- 4.0 - 0.6 - 0.26 - \uf06ds\nt\nHD;STA hold time (repeated) START \ncondition- 4.0 - 0.6 - 0.26 - \uf06ds\ntSU;STA set-up time for a repeated \nSTART condition- 4.7 - 0.6 - 0.26 - \uf06ds\ntr rise time of both SDA and \nSCL signals [3][4] - 1000 20 + 0.1C b300 - 120 ns\ntf fall time of both SDA and SCL \nsignals[3][4] - 300 20 + 0.1C b300 - 120 ns\nCb capacitive load for each bus line- 400 - 400 - 550 pF\nt\nVD;ACK data valid acknowledge time[5] - 3.45 - 0.9 - 0.45 \uf06ds\ntVD;DAT data valid time[6] - 3.45 - 0.9 - 0.45 \uf06ds\ntSP pulse width of spikes that \nmust be suppressed by the \ninput filter[7] -5 0 - 5 0 - 5 0 n s\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 53 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \n14. Application information\n14.1 Battery switch -over applications\nThe functionality of the battery switch-over is  limited by the fact that the power supply V DD \nis monitored every 1 ms in order to save power  consumption. Considering further that the \nbattery switch-over threshold value (V th(sw)bat ) is typically 2.5 V, the power management \noperating limit (V DD(min) ) is 1.8 V, and that V DD is monitored every 1 ms, the battery \nswitch-over works properly  in all cases where V DD falls with a rate lower than 0.7 V/ms, as \nshown in Figure 36 :\n \nIn an application, where during power-down, the current consumption on pin V DD is\n•in the range of a few \uf06d A a capacitor of 100 nF on pin V DD is enough to allow a slow \npower-down and the proper functiona lity of the battery switch-over3Fig 35. I2C-bus timing diagram; rise and fall times refer to 30 % and 70 %6&/\n6\'$\nW+\'\x1e67$ W68\x1e\'$7 W+\'\x1e\'$7WI W%8)W68\x1e67$ W/2:W+,*+\nW9\'\x1e$&.\n\x03\x13\x14\x16DDD\x17\x14\x1aW68\x1e672SURWRFRO67$57\x03\nFRQGLWLRQ\x03\n\x0b6\x0cELW\x03\x1a\x03\n06%\x03\n\x0b$\x1a\x0cELW\x03\x19\x03\n\x0b$\x19\x0cELW\x03\x13\x03\n\x0b5\x12:\x0cDFNQRZOHGJH\x03\n\x0b$\x0c6723\x03\nFRQGLWLRQ\x03\n\x0b3\x0c\n\x14\x12I6&/\nWU\nW9\'\x1e\'$7\nFig 36. Supply voltage with respect to sampling and comparing rate\x13\x14\x16DDD\x16\x1c\x19\nVDPSOLQJ\x03DQG\x03FRPSDULQJ\x03UDWH\x03\x0bPV\x0c_ _ _ _ _\x14\x11\x13\x15\x11\x13\x16\x11\x13 9\'\'\n\x0b9\x0c\n\x13\x11\x13\n__ _ _\x14\x03PV\x13\x11\x1a\x039\n3RZHU\x03PDQDJHPHQW\nRSHUDWLQJ\x03OLPLW\x03\x0b\x14\x11\x1b\x039\x0c9WK\x0bVZ\x0cEDW\x03\x0b\x15\x11\x18\x039\x0c\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 54 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n•in the range of a few hundreds of \uf06dA, the value of the capacitor on pin V DD must be \nincreased to force a falling gradie nt of less than 0.7 V/ms on pin V DD to assure the \nproper functionality of the battery switch-over4\n•higher than some mA it is recommended to add an RC network on the V DD pin, as \nshown in Figure 37 :5\n \nA series resistor of 1 k \uf057 and a capacitor of 3.3 \uf06dF assure the proper functionality of the \nbattery switch-over even with very fast V DD slope.\nNote that:\n•it is not suggested to assemble a series resistor higher than 2.2 k \uf057 because of the \nassociated voltage drop\n•lower values of capacitors are possible, depending on the V DD slope in the \napplication.\n3. Like in the case of no interface activity and/or early power fail detection functions that al low the microcontroller to perfo rm early \nbackup operations and to set power-down modes.\n4. Like in the case of interface activity.\n5. Like in the case where an additi onal circuity is supplied from V DD.Fig 37. RC network on pin V DD3&)\x1b\x18\x15\x16\nDDD\x10\x13\x13\x1b\x17\x15\x169\'\'\x03ERDUG 9\'\'5\n&\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 55 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \nR1 and C 1 are recommended to limit the Slew Rate (SR, see Table 48 ) of V DD. If V DD drops too \nfast, the internal supply switch to the battery is not guaranteed. \nFig 38. Application diagram\x13\x14\x16DDD\x16\x17\x143&)\x1b\x18\x15\x1626&,\n26&2,17\x14\x12\x03\n&/.287\n6&/\n6\'$9\'\'\n9660$67(5\x03\n75$160,77(5\x03\n5(&(,9(56&/\n6\'$9\'\'\n966\n9%$7&/.287 ,17\x15\n9\'\'\n55\n5\x1d\x03SXOO\x10XS\x03UHVLVWRU\n5\x03 &E5\x14\n&\x14\nWU\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 56 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n15. Package outline\n \nFig 39. Package outline SOT96-1 (SO8) of PCF8523T81,7\x03$\x03\nPD[\x11\x03$\x03\x14\x03$\x03\x15\x03$\x03\x16\x03E\x03S\x03F\x03 \'\x03\x0b\x14\x0c\x03(\x03\x0b\x15\x0c\x03 \x0b\x14\x0c\x03H\x03 +\x03 (\x03/\x03 /\x03 S\x034\x03 =\x03\\\x03Z\x03Y\x03 ș\x03\n\x035()(5(1&(6\x03287/,1(\x03\n9(56,21\x03(8523($1\x03\n352-(&7,21\x03,668(\x03\'$7(\x03\n\x03,(&\x03 \x03-(\'(&\x03 \x03-(,7$\x03PP\x03\nLQFKHV\x03\x14\x11\x1a\x18\x03\x13\x11\x15\x18\x03\n\x13\x11\x14\x13\x03\x14\x11\x17\x18\x03\x14\x11\x15\x18\x03\x13\x11\x15\x18\x03\x13\x11\x17\x1c\x03\x13\x11\x16\x19\x03\x13\x11\x15\x18\x03\x13\x11\x14\x1c\x03\x18\x11\x13\x03\x17\x11\x1b\x03\x17\x11\x13\x03\x16\x11\x1b\x03\x14\x11\x15\x1a\x03\x19\x11\x15\x03\x18\x11\x1b\x03\x14\x11\x13\x18\x03\x13\x11\x1a\x03\x13\x11\x19\x03\x13\x11\x1a\x03\x13\x11\x16\x03 \x1b\x03\x13\x03\nR\x03\nR\x03\x13\x11\x15\x18\x03 \x13\x11\x14\x03\x13\x11\x15\x18\x03\',0(16,216\x03\x0bLQFK\x03GLPHQVLRQV\x03DUH\x03GHULYHG\x03IURP\x03WKH\x03RULJLQDO\x03PP\x03GL PHQVLRQV\x0c\x03\n1RWHV\x03\n\x14\x11\x033ODVWLF\x03RU\x03PHWDO\x03SURWUXVLRQV\x03RI\x03\x13\x11\x14\x18\x03PP\x03\x0b\x13\x11\x13\x13\x19\x03LQFK\x0c\x03PD[LPXP \x03SHU\x03VLGH\x03DUH\x03QRW\x03LQFOXGHG\x11\x03\n\x15\x11\x033ODVWLF\x03RU\x03PHWDO\x03SURWUXVLRQV\x03RI\x03\x13\x11\x15\x18\x03PP\x03\x0b\x13\x11\x13\x14\x03LQFK\x0c\x03PD[LPXP\x03 SHU\x03VLGH\x03DUH\x03QRW\x03LQFOXGHG\x11\x03\x03\x14\x11\x13\x03\n\x13\x11\x17\x03\n\x03627\x1c\x19\x10\x14\x03;\x03\nZ\x030\x03ș\x03$\x03$\x03\x14\x03$\x03\x15\x03\nE\x03S\x03\'\x03\n+\x03(\x03\n/\x03S\x034\x03\nGHWDLO\x03;\x03(\x03\n=\x03\nH\x03F\x03\n/\x03Y\x030\x03$\x03\n\x0b$\x03\x03\x0c\x03\x16\x03$\x03\n\x17\x03\x18\x03\nSLQ\x03\x14\x03LQGH[\x03\n\x14\x03\x1b\x03\\\x03\n\x13\x1a\x19(\x13\x16\x03 \x0306\x10\x13\x14\x15\x03\x13\x11\x13\x19\x1c\x03\x13\x11\x13\x14\x13\x03\x13\x11\x13\x13\x17\x03\x13\x11\x13\x18\x1a\x03\x13\x11\x13\x17\x1c\x03\x13\x11\x13\x14\x03\x13\x11\x13\x14\x1c\x03\x13\x11\x13\x14\x17\x03\x13\x11\x13\x14\x13\x13\x03\x13\x11\x13\x13\x1a\x18\x03\x13\x11\x15\x13\x03\x13\x11\x14\x1c\x03\x13\x11\x14\x19\x03\x13\x11\x14\x18\x03\x13\x11\x13\x18\x03\x13\x11\x15\x17\x17\x03\x13\x11\x15\x15\x1b\x03\x13\x11\x13\x15\x1b\x03\x13\x11\x13\x15\x17\x03\x13\x11\x13\x15\x1b\x03\x13\x11\x13\x14\x15\x03\x13\x11\x13\x14\x03\x13\x11\x13\x14\x03 \x13\x11\x13\x17\x14\x03 \x13\x11\x13\x13\x17\x03\x13\x11\x13\x16\x1c\x03\x13\x11\x13\x14\x19\x03\x13\x03 \x15\x11\x18\x03 \x18\x03PP\x03\nVFDOH\x0362\x1b\x1d\x03SODVWLF\x03VPDOO\x03RXWOLQH\x03SDFNDJ H\x1e\x03\x1b\x03OHDGV\x1e\x03ERG\\\x03ZLGWK\x03\x16\x11\x1c\x03PP\x03 627\x1c\x19\x10\x14\x03\n\x1c\x1c\x10\x14\x15\x10\x15\x1a\x03\x13\x16\x10\x13\x15\x10\x14\x1b\x03\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 57 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \n Fig 40. Package outline SOT909-1 (HVSON8) of PCF8523TK\x13\x11\x1b \x13\x11\x15 \x14\x13\x11\x13\x18\x03\n\x13\x11\x13\x13$\x14 (K E 81,7 \'\x0b\x14\x0c\x03\n\x03\\ H\n\x15\x11\x17H\x14\n\x035()(5(1&(6 287/,1(\x03\n9(56,21(8523($1\x03\n352-(&7,21,668(\x03\'$7(\n\x03,(& \x03-(\'(& -(,7$PP\x17\x11\x14\x03\n\x16\x11\x1cF\'K\n\x15\x11\x16\x18\x03\x15\x11\x13\x18\\\x14\n\x17\x11\x14\x03\x16\x11\x1c\x16\x11\x15\x18\x03\x15\x11\x1c\x18\x13\x11\x17\x03\x13\x11\x16\x13\x11\x13\x18 \x13\x11\x14\',0(16,216\x03\x0bPP\x03DUH\x03WKH\x03RULJLQDO\x03GLPHQVLRQV\x0c\n\x03627\x1c\x13\x1c\x10\x14 02\x10\x15\x15\x1c(\n\x0b\x14\x0c\x03\n\x03\n\x13\x11\x19\x18\x03\x13\x11\x17\x13/\n\x13\x11\x14Y\n\x13\x11\x13\x18Z\x13 \x15\x03PP\x14\nVFDOH627\x1c\x13\x1c\x10\x14\x03+9621\x1b\x1d\x03SODVWLF\x03WKHUPDO\x03HQKDQFHG\x03YHU\\\x03WKLQ\x03VPDOO\x03RXWOLQH\x03SDFNDJ H\x1e\x03QR\x03OHDGV\x1e\x03\n\x1b\x03WHUPLQDOV\x1e\x03ERG\\\x03\x17\x03[\x03\x17\x03[\x03\x13\x11\x1b\x18\x03PP\x03\n$\x0b\x14\x0c\x03\nPD[\x11\n\x13\x18\x10\x13\x1c\x10\x15\x19\x03\n\x13\x18\x10\x13\x1c\x10\x15\x1b\x03\n\x031RWH\x03\n\x14\x11\x033ODVWLF\x03RU\x03PHWDO\x03SURWUXVLRQV\x03RI\x03\x13\x11\x13\x1a\x18\x03PP\x03PD[LPXP\x03SHU\x03VLGH\x03DU H\x03QRW\x03LQFOXGHG\x11\x03;\nEWHUPLQDO\x03\x14\x03\nLQGH[\x03DUHDH\x14\nH$&%\x03Y0\n&\x03Z0\n(K\n\'K/\x14\x17\n\x18 \x1bGHWDLO\x03;$\n$\x14\nF\n&\n\\ &\\\x14\nH[SRVHG\x03WLH\x03EDU\x03\x0b\x17î\x0cWHUPLQDO\x03\x14\x03LQGH[\x03DUHD%$ \'\n(\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 58 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\nFig 41. Package outline SOT402-1 (TSSOP14) of PCF8523TS81,7\x03 $\x03\x14\x03$\x03\x15\x03$\x03\x16\x03E\x03S\x03F\x03 \'\x03\x0b\x14\x0c\x03(\x03\x0b\x15\x0c\x03 \x0b\x14\x0c\x03H\x03 +\x03 (\x03/\x03 /\x03 S\x034\x03 =\x03\\\x03Z\x03Y\x03 ș\x03\n\x035()(5(1&(6\x03 287/,1(\x03\n9(56,21\x03(8523($1\x03\n352-(&7,21\x03,668(\x03\'$7(\x03\n\x03,(&\x03 \x03-(\'(&\x03 \x03-(,7$\x03PP\x03\x13\x11\x14\x18\x03\n\x13\x11\x13\x18\x03\x13\x11\x1c\x18\x03\x13\x11\x1b\x13\x03\x13\x11\x16\x13\x03\x13\x11\x14\x1c\x03\x13\x11\x15\x03\x13\x11\x14\x03\x18\x11\x14\x03\x17\x11\x1c\x03\x17\x11\x18\x03\x17\x11\x16\x03\x13\x11\x19\x18\x03\x19\x11\x19\x03\x19\x11\x15\x03\x13\x11\x17\x03\x13\x11\x16\x03\x13\x11\x1a\x15\x03\x13\x11\x16\x1b\x03\x1b\x03\x13\x03\nR\x03\nR\x03 \x13\x11\x14\x16\x03 \x13\x11\x14\x03\x13\x11\x15\x03 \x14\x03\',0(16,216\x03\x0bPP\x03DUH\x03WKH\x03RULJLQDO\x03GLPHQVLRQV\x0c\x03\n1RWHV\x03\n\x14\x11\x033ODVWLF\x03RU\x03PHWDO\x03SURWUXVLRQV\x03RI\x03\x13\x11\x14\x18\x03PP\x03PD[LPXP\x03SHU\x03VLGH\x03DUH \x03QRW\x03LQFOXGHG\x11\x03\n\x15\x11\x033ODVWLF\x03LQWHUOHDG\x03SURWUXVLRQV\x03RI\x03\x13\x11\x15\x18\x03PP\x03PD[LPXP\x03SHU\x03VLGH\x03DU H\x03QRW\x03LQFOXGHG\x11\x03\x13\x11\x1a\x18\x03\n\x13\x11\x18\x13\x03\n\x03627\x17\x13\x15\x10\x14\x03 \x0302\x10\x14\x18\x16\x03\x1c\x1c\x10\x14\x15\x10\x15\x1a\x03\x13\x16\x10\x13\x15\x10\x14\x1b\x03Z\x030\x03E\x03S\x03\'\x03\n=\x03\nH\x03\n\x13\x11\x15\x18\x03\x14\x03 \x1a\x03\x14\x17\x03 \x1b\x03\nș\x03$\x03$\x03\x14\x03$\x03\x15\x03\n/\x03S\x034\x03\nGHWDLO\x03;\x03/\x03\x0b$\x03\x03\x0c\x03\x16\x03+\x03(\x03(\x03\nF\x03\nY\x030\x03$\x03;\x03$\x03\n\\\x03\n\x13\x03 \x15\x11\x18\x03 \x18\x03PP\x03\nVFDOH\x0376623\x14\x17\x1d\x03SODVWLF\x03WKLQ\x03VKULQN\x03VPDOO\x03RXWOLQH\x03SDFNDJH\x1e\x03\x14\x17\x03OHDGV\x1e\x03E RG\\\x03ZLGWK\x03\x17\x11\x17\x03PP\x03 627\x17\x13\x15\x10\x14\x03\n$\x03\nPD[\x11\x03\n\x14\x11\x14\x03SLQ\x03\x14\x03LQGH[\x03\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 59 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n16. Bare die outline\n \n \n[1] Dimension includes saw lane.\n[2] P 1 and P 3: pad size.\n[3] P 2 and P 4: bump size.Fig 42. Bare die outline of PCF8523USFI\x1b\x18\x15\x16XBGR(XURSHDQ\x03\nSURMHFWLRQ%DUH\x03GLH\x1e\x03\x14\x15\x03EXPSV\x03\x0b\x19\x10\x19\x0c 3&)\x1b\x18\x15\x168\nGHWDLO\x03<3\x15\n3\x143\x173\x16\nGHWDLO\x03;$\n$\x15\n$\x143&\x1b\x18\x15\x16\x10\x14\n[\n\\\x13\n\x13\x15\n\x16\n\x17\n\x18\n\x19\n\x1a\x1b\x1c\x14\x13\x14\x14\x14\x15\x14\'\n(< ;\nTable 50. Dimensions of PCF8523U\nOriginal dimensions are in mm.\nUnit (mm) A A1 A2 D[1]E[1]P1[2]P2[3]P3[2]P4[3]Bump pitch\nmax - 0.018 - - - - 0.059 - 0.059 -\nnom 0.22 0.015 0.2 1.58 2.15 0.065 0.056 0.065 0.056 -min - 0.012 - - - - 0.053 - 0.053 0.149\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 60 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \n \n[1] The x/y coordinates of the alignment mark loca tion represent the position of the REF point (see Figure 43 ) \nwith respect to the center (x/y = 0) of the chip; see Figure 42 .\n[2] The x/y values of the dimensions represent the extensions of the alignment mark in direction of the \ncoordinate axis (see Figure 43 ).\n \n \n[1] Pressure of diamond head: 10 g to 50 g.Table 51. Bump locations\nAll x/y coordinates represent the position of the ce nter of each bump with respect to the center \n(x/y = 0) of the chip; see Figure 42 .\nSymbol Bump Coordinates ( \uf06dm)\nX Y\nVDD 1 714.4 911.7\nOSCI 2 \uf02d714.4 988.3\nOSCO 3 \uf02d714.4 707.3\nVBAT 4 \uf02d714.4 \uf02d199.3\nVSS 5 \uf02d714.4 \uf02d459.1\nn.c. 6 \uf02d714.4 \uf02d616.7\nINT2 7 \uf02d714.4 \uf02d895.4\nCLKOUT 8 714.4 \uf02d922.0\nSDA 9 714.4 \uf02d528.8\nSCL 10 714.4 \uf02d101.1\nn.c. 11 714.4 607.6\nINT1 /CLKOUT 12 714.4 763.2\nTable 52. Alignment mark dimension and location\nCoordinates X Y\nLocation[1] 631.3 \uf06dm 891.7 \uf06dm\nDimension[2] 44.25 \uf06dm 36.5 \uf06dm\nFig 43. Alignment mark\nTable 53. Gold bump hardness of PCF8523U\nGold bump type Min Max Unit[1]\nsoft gold bump 35 80 HV\x13\x14\x16DDD\x16\x14\x1b5()\\\n[\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 61 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n17. Handling information\nAll input and output pins are protected ag ainst ElectroStatic Discharge (ESD) under \nnormal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that \nall normal precautions are taken as described in JESD625-A , IEC 61340-5  or equivalent \nstandards.\n18. Packing information\n18.1 Tape and reel information\nFor tape and reel packing information, see \n•Ref. 12 “ SOT96-1_118 ” for PCF8523T\n•Ref. 13 “ SOT402-1_118 ” for PCF8523TS\n•Ref. 14 “ SOT909-1_118 ” for PCF8523TK\n18.2 Wafer and Film Frame Carrier (FFC) information for PCF8523U\n \n (1) Die marking code.\nSeal ring plus gap to active circuit ~18 \uf06dm. Wafer thickness 200 \uf06dm.\nPCF8523U: bad die are marked in wafer mapping.\nFig 44. PCF8523U wafer information\x13\x14\x16DDD\x15\x16\x156DZ\x03ODQHa\x14\x1b\x03\x97P\n\x17\x18\x03\x97P\n\x1a\x13\x03\x97Pa\x14\x1b\x03\x97P\nGHWDLO\x03;\x14\x11\x17\x17\x1c\x03PP\x14\x11\x17\x1c\x15\x03PP\n\x14\n\x14\x14\n\x14;\nVWUDLJKW\x03HGJH\x03\nRI\x03WKH\x03ZDIHU\x0b\x14\x0c\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 62 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\nFig 45. Film Frame Carrie r (FFC) (for PCF8523U)\x13\x14\x16DDD\x16\x18\x14\x15\x11\x19\x03PP\x03\x0bSODVWLN\x0c\n\x14\x11\x16\x03PP\x03\x0bPHWDOO\x0c\x19\x13\x11\x15\x03PP \x19\x16\x11\x18\x03PP\n\x91\x03\x15\x18\x13\x03PP\n\x91\x03\x15\x1c\x19\x03PP\x15\x1a\x19\x03PP\x15\x1a\x19\x03PP\n\x13\x11\x16IUDPH\nSODVWLF\x03ILOPVWUDLJKW\x03HGJH\nRI\x03WKH\x03ZDIHU\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 63 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n19. Soldering of SMD packages\nThis text provides a very brief insight into a complex technology. A more in-depth account \nof soldering ICs can be found in Application Note AN10365 “Surface mount reflow \nsoldering description” .\n19.1 Introduction to soldering\nSoldering is one of the most common methods through which packages are attached to \nPrinted Circuit Boards (PCBs), to form electr ical circuits. The soldered joint provides both \nthe mechanical and the electrical connection. Th ere is no single sold ering method that is \nideal for all IC packages. Wave soldering is often preferred when through-hole and \nSurface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not \nsuitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high \ndensities that come with increased miniaturization.\n19.2 Wave and reflow soldering\nWave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:\n•Through-hole components\n•Leaded or leadless SMDs, which are glued to the surface of the printed circuit board\nNot all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, \ndue to an increased pr obability of bridging.\nThe reflow soldering process involves applying solder paste to a board, followed by \ncomponent placement and exposure to a temperature profile. Leaded packages, \npackages with solder balls, and leadless packages are all reflow solderable.\nKey characteristics in both wave and reflow soldering are:\n•Board specifications, in cluding the board finish , solder masks and vias\n•Package footprints, including solder thieves and orientation\n•The moisture sensitivity level of the packages\n•Package placement\n•Inspection and repair\n•Lead-free soldering versus SnPb soldering\n19.3 Wave soldering\nKey characteristics in wave soldering are:\n•Process issues, such as application of adhe sive and flux, clinching of leads, board \ntransport, the solder wave parameters, and the time during which components are \nexposed to the wave\n•Solder bath specifications, including temperature and impurities\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 64 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n19.4 Reflow soldering\nKey characteristics in reflow soldering are:\n•Lead-free versus SnPb solderi ng; note that a lead-free reflow process usually leads to \nhigher minimum peak temperatures (see Figure 46 ) than a SnPb process, thus \nreducing the process window\n•Solder paste printing issues including smearing, release, and adjusting the process \nwindow for a mix of large and small components on one board\n•Reflow temperature profile; this profile includ es preheat, reflow (in which the board is \nheated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste \ncharacteristic). In addition, the peak temperature must be low enough that the \npackages and/or boards are not damaged. The peak temperature of the package \ndepends on package thickness and volume and is classified in accordance with \nTable 54\n and 55\n \n \nMoisture sensitivity precautions, as indicat ed on the packing, must be respected at all \ntimes.\nStudies have shown that small packages reach higher temperatures during reflow \nsoldering, see Figure 46 .Table 54. SnPb eutectic process (from J-STD-020D)\nPackage thickness (mm) Package reflow temperature ( \uf0b0C)\nVolume (mm3)\n< 350 \uf0b3 350\n< 2.5 235 220\n\uf0b3 2.5 220 220\nTable 55. Lead-free process (from J-STD-020D)\nPackage thickness (mm) Package reflow temperature ( \uf0b0C)\nVolume (mm3)\n< 350 350 to 2000 > 2000\n< 1.6 260 260 2601.6 to 2.5 260 250 245> 2.5 250 245 245\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 65 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \nFor further information on temperature profiles, refer to Application Note AN10365 \n“Surface mount reflow soldering description” .\n20. Footprint information\n MSL: Moisture Sensitivity Level\nFig 46. Temperature profiles for large and small components001aac844temperature\ntimeminimum peak temperature\n= minimum soldering temperaturemaximum peak temperature\n= MSL limit, damage level\npeak\n temperature\nFig 47. Footprint information for reflow  soldering of SOT96-1 (SO8) of PCF8523TVRW\x13\x1c\x19\x10\x14BIU RFFXSLHG\x03DUHDVROGHU\x03ODQGV\n\'LPHQVLRQV\x03LQ\x03PP SODFHPHQW\x03DFFXUDF\\\x03\x93\x03\x13\x11\x15\x18\x14\x11\x16\x13\x13\x11\x19\x13\x03\x0b\x1bî\x0c\n\x14\x11\x15\x1a\x03\x0b\x19î\x0c\x17\x11\x13\x13 \x19\x11\x19\x13\x18\x11\x18\x13\n\x1a\x11\x13\x13\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 66 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n \n Fig 48. Footprint information for reflow soldering of SOT909-1 (HVSON8) of PCF8523TK627\x1c\x13\x1c\x10\x14\n\',0(16,216\x03LQ\x03PP)RRWSULQW\x03LQIRUPDWLRQ\x03IRU\x03UHIORZ\x03VROGHULQJ\x03RI\x03+9621\x1b\x03SDFNDJH\n$\\ %\\ \' 6/[ 6/\\ 63[WRW 63\\WRW 63[ 63\\\n\x17\x11\x1c\x18 \x16\x11\x13\x183\n\x13\x11\x1b \x13\x11\x16\x18&\n\x13\x11\x1c\x18 \x16\x11\x15\x18 \x15\x11\x16\x18 \x14\x11\x1a\x18 \x14\x11\x14 \x13\x11\x1a \x14\x11\x14*[ *\\ +\\\n\x17\x11\x15\x18 \x17\x11\x15\x18 \x18\x11\x15Q63[ Q63\\\n\x15\x14RFFXSLHG\x03DUHDVROGHU\x03ODQG\x03SOXV\x03VROGHU\x03SDVWHVROGHU\x03ODQG\nVROGHU\x03SDVWH\x03GHSRVLW\nVRW\x1c\x13\x1c\x10\x14BIU ,VVXH\x03GDWH\x14\x15\x10\x13\x15\x10\x15\x16\n\x14\x16\x10\x13\x15\x10\x15\x18*\\+\\&\n$\\%\\6/\\*[\n\' 363\\WRW\x03\n6/[Q63\\63\\Q63[ 63[\n63[WRW\x03\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 67 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\nFig 49. Footprint information for reflow soldering of SOT402-1 (TSSOP14) of PCF8523TS\',0(16,216\x03LQ\x03PP\n$\\ %\\ \'\x14 \'\x15 *\\ +\\ 3\x14\n\x1a\x11\x15\x13\x13 \x17\x11\x18\x13\x13 \x14\x11\x16\x18\x13 \x13\x11\x17\x13\x13&\n\x13\x11\x19\x13\x13 \x17\x11\x1c\x18\x13 \x18\x11\x16\x13\x13*[\n\x1a\x11\x17\x18\x13VRW\x17\x13\x15\x10\x14BIU+[\n\x18\x11\x1b\x13\x13 \x13\x11\x19\x18\x13627\x17\x13\x15\x10\x14\nVROGHU\x03ODQG\nRFFXSLHG\x03DUHD)RRWSULQW\x03LQIRUPDWLRQ\x03IRU\x03UHIORZ\x03VROGHULQJ\x03RI\x0376623\x14\x17\x03SDFNDJH\n$\\%\\ *\\\n&+\\+[\n*[\n3\x14\n*HQHULF\x03IRRWSULQW\x03SDWWHUQ\n5HIHU\x03WR\x03WKH\x03SDFNDJH\x03RXWOLQH\x03GUDZLQJ\x03IRU\x03DFWXDO\x03OD\\RXW3\x15\n\x0b\x13\x11\x14\x15\x18\x0c \x0b\x13\x11\x14\x15\x18\x0c\n\'\x14 \'\x15\x03\x0b\x17[\x0c\n3\x15\n\x13\x11\x1a\x18\x13\nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x \nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 68 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar21. Appendix\n21.1 Real-Time Clock selection\n Table 56. Selection of Real-Time Clocks\nType name Alarm, Timer,\nWatchdogInterruptoutput Interface IDD,\ntypical (nA)Batterybackup Timestamp,tamper input AEC-Q100compliant Special features Packages\nPCF85063TP - 1 I2C 220 - - - basic functions only, no alarmHXSON8\nPCF85063A X 1 I\n2C 220 - - - tiny package SO8, DFN2626-10, \nTSSOP8\nPCF85063B X 1 SPI 220 - - - tiny package DFN2626-10\nPCF85263A X 2 I2C 230 X X - time stamp, battery \nbackup, stopwatch 1⁄100sSO8, TSSOP10, TSSOP8, DFN2626-10\nPCF85263B X 2 SPI 230 X X - time stamp, battery \nbackup, stopwatch \n1⁄100sTSSOP10, \nDFN2626-10\nPCF85363A X 2 I2C 230 X X - time stamp, battery \nbackup, stopwatch 1⁄100s, \n64 Byte RAMTSSOP10, TSSOP8, \nDFN2626-10\nPCF85363B X 2 SPI 230 X X - time stamp, battery \nbackup, stopwatch 1⁄100s, \n64 Byte RAMTSSOP10, \nDFN2626-10\nPCF2123 X 1 SPI 100 - - - lowest power 100 nA in \noperationTSSOP14, HVQFN16\nPCF8523 X 2 I2C 150 X - - lowest power 150 nA in \noperation, FM+ 1 MHzSO8, HVSON8, TSSOP14, WLCSP\nPCF8563 X 1 I\n2C 250 - - - - SO8, TSSOP8, \nHVSON10\nPCA8565 X 1 I2C 600 - - grade 1 high robustness,\nTamb\uf03d\uf020\uf02d40\uf0b0C to 125 \uf0b0CTSSOP8, HVSON10\nPCA8565A X 1 I2C 600 - - - integrated oscillator caps,\nTamb\uf03d\uf020\uf02d40\uf0b0C to 125 \uf0b0CWLCSP\nPCF8564A X 1 I2C 250 - - - integrated oscillator caps WLCSP\nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x \nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 69 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendarPCF2127 X 1 I2C and \nSPI500 X X - temperature \ncompensated, quartz built \nin, calibrated, 512 Byte RAMSO16\nPCF2127A X 1 I\n2C and \nSPI500 X X - temperature \ncompensated, quartz built in, calibrated, 512 Byte RAMSO20\nPCF2129 X 1 I\n2C and \nSPI500 X X - temperature \ncompensated, quartz built in, calibratedSO16\nPCF2129A X 1 I\n2C and \nSPI500 X X - temperature \ncompensated, quartz built \nin, calibratedSO20\nPCA2129 X 1 I2C and \nSPI500 X X grade 3 temperature \ncompensated, quartz built \nin, calibratedSO16\nPCA21125 X 1 SPI 820 - - grade 1 high robustness,\nTamb\uf03d\uf020\uf02d40\uf0b0C to 125 \uf0b0CTSSOP14Table 56. Selection of Real-Time Clocks  …continued\nType name Alarm, Timer,Watchdog Interruptoutput Interface IDD,\ntypical (nA)Batterybackup Timestamp,tamper input AEC-Q100compliant Special features Packages\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 70 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n22. Abbreviations\n Table 57. Abbreviations\nAcronym Description\nAM Ante Meridiem\nBCD Binary Coded DecimalCDM Charged-Device ModelCMOS Complementary Metal-Oxide SemiconductorDC Direct CurrentFFC Film Frame CarrierHBM Human Body ModelI\n2C Inter-Integrated Circuit bus\nIC Integrated Circuit\nLSB Least Significant Bit\nMCU Microcontroller Unit\nMSB Most Significant Bit\nMSL Moisture Sensitivity Level\nPCB Printed-Circuit Board\nPM Post Meridiem\nPOR Power-On Reset\nRTC Real-Time Clock\nSCL Serial CLock line\nSDA Serial DAta line\nSMD Surface Mount Device\nSR Slew Rate\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 71 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n23. References\n[1] AN10365 — Surface mount reflow soldering description\n[2] AN10706 — Handling bare die\n[3] AN10853 — ESD and EMC sensitivity of IC\n[4] AN11247 — Improved timekeeping accuracy with PCF85063, PCF8523 and \nPCF2123 using an external temperature sensor\n[5] IEC 60134 — Rating systems for electronic tu bes and valves and analogous \nsemiconductor devices\n[6] IEC 61340-5 — Protection of electronic devices from electrostatic phenomena\n[7] IPC/JEDEC J-STD-020D — Moisture/Reflow Sensitivity Classification for \nNonhermetic Solid State Surface Mount Devices \n[8] JESD22-A114 — Electrostatic Discharge (ESD) Sensitivity Testing Human Body \nModel (HBM)\n[9] JESD22-C101 — Field-Induced Charged-Device Model Test Method for \nElectrostatic-Discharge-Withstand Thresh olds of Microelectronic Components\n[10] JESD78 — IC Latch-Up Test\n[11] JESD625-A — Requirements for Handling Electrostatic-Discharge-Sensitive \n(ESDS) Devices\n[12] SOT96-1_118 — SO8; Reel pack; SMD, 13", packing information\n[13] SOT402-1_118 — TSSOP14; Reel pack; SMD,  13", packing information\n[14] SOT909-1_118 — HVSON8; Reel pack; SMD, 13", packing information\n[15] UM10204 — I2C-bus specification and user manual\n[16] UM10301 — User Manual for NXP Real Time Clocks PCF85x3, PCA8565 and \nPCF2123, PCA21125\n[17] UM10569 — Store and transport requirements\n[18] UM10760 — User manual for the I²C-bus RTC PCF8523 demo board OM13511\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 72 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n24. Revision history\n Table 58. Revision history\nDocument ID Release date Data sheet status Change notice Supersedes\nPCF8523 v.7 20150428 Product data sheet - PCF8523 v.6\nModifications: •The format of this data sheet has been redesi gned to comply with the new identity guidelines \nof NXP Semiconductors.\n•Legal texts have been adapted to the new company name where appropriate.\n•Adjusted slew rate specification in Table 48\n•Updated Section 18.1\nPCF8523 v.6 20130917 Product data sheet - PCF8523 v.5\nPCF8523 v.5 20130318 Product data sheet - PCF8523 v.4\nPCF8523 v.4 20120705 Product data sheet - PCF8523 v.3\nPCF8523 v.3 20110330 Product data sheet - PCF8523 v.2\nPCF8523 v.2 20110127 Product data sheet - PCF8523 v.1\nPCF8523 v.1 20101123 Product data sheet - -\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 73 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n25. Legal information\n25.1 Data sheet status\n \n[1] Please consult the most recently issued document before initiating or completing a design. \n[2] The term ‘short data sheet’ is explained in section “Definitions”. \n[3] The product status of device(s) described in this document may have changed since this document was published and may differ  in case of multiple device s. The latest product status \ninformation is available on the Internet at URL http://www.nxp.com . \n25.2 Definitions\nDraft — The document is a draft versi on only. The content is still under \ninternal review and subject to formal approval, which may result in \nmodifications or additions. NXP Semiconductors does not give any \nrepresentations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.\nShort data sheet — A short data sheet is an extract from a full data sheet \nwith the same product type number(s) and title. A short data sheet is intended \nfor quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request vi a the local NXP Semiconductors sales \noffice. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.\nProduct specification — The information and data provided in a Product \ndata sheet shall define the specification of the product as agreed between \nNXP Semiconductors and its customer , unless NXP Semiconductors and \ncustomer have explicitly agreed otherwis e in writing. In no event however, \nshall an agreement be valid in which the NXP Semiconductors product is \ndeemed to offer functions and qualities beyond those described in the Product data sheet.\n25.3 Disclaimers\nLimited warranty and liability — Information in this document is believed to \nbe accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such info rmation. NXP Semiconductors takes no \nresponsibility for the content in this document if provided by an information source outside of NXP Semiconductors.\nIn no event shall NXP Semiconductors be liable for any indirect, incidental, \npunitive, special or consequential damages (including - without limitation - lost \nprofits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. \nNotwithstanding any damages that customer might incur for any reason \nwhatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale  of NXP Semiconductors.\nRight to make changes — NXP Semiconductors reserves the right to make \nchanges to information published in  this document, including without \nlimitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.Suitability for use — NXP Semiconductors products are not designed, \nauthorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or \nmalfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconducto rs products in such equipment or \napplications and therefore such inclusion and/or use is at the customer’s own risk.\nApplications — Applications that are described herein for any of these \nproducts are for illustrative purpos es only. NXP Semiconductors makes no \nrepresentation or warranty that such applications will be suitable for the \nspecified use without further testing or modification. \nCustomers are responsible for the design and operation of their applications \nand products using NXP Semiconductors products, and NXP Semiconductors \naccepts no liability for any assistance with applications or customer product \ndesign. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as fo r the planned application and use of \ncustomer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. \nNXP Semiconductors does not accept any liability related to any default, \ndamage, costs or problem which is based  on any weakness or default in the \ncustomer’s applications or products, or  the application or use by customer’s \nthird party customer(s). Customer is responsible for doing all necessary \ntesting for the customer’s applic ations and products using NXP \nSemiconductors products in order to av oid a default of the applications and \nthe products or of the application or use by customer’s third party customer(s). NXP does not accept  any liability in this respect.\nLimiting values — Stress above one or more limiting values (as defined in \nthe Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) \noperation of the device at these or any other conditions above those given in \nthe Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.\nTerms and conditions of commercial sale — NXP Semiconductors \nproducts are sold subject to the gener al terms and conditions of commercial \nsale, as published at http://www.nxp.com/profile/terms\n, unless otherwise \nagreed in a valid written individual agreement. In case an individual \nagreement is concluded only the terms and conditions of the respective \nagreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.\nNo offer to sell or license — Nothing in this document may be interpreted or \nconstrued as an offer to sell products t hat is open for acceptance or the grant, \nconveyance or implication of any lic ense under any copyrights, patents or \nother industrial or intellectual property rights.Document status[1][2]Product status[3]Definition\nObjective [short] data sheet Development This  document contains data from the objecti ve specification for product development. \nPreliminary [short] data sheet Qualification This document contains data from the preliminary specification. \nProduct [short] data sheet Production This document contains the product specification. \nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 74 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\nExport control — This document as well as the item(s) described herein \nmay be subject to export control regu lations. Export might require a prior \nauthorization from competent authorities.\nNon-automotive qualified products — Unless this data sheet expressly \nstates that this specific NXP Semicon ductors product is automotive qualified, \nthe product is not suitable for automotive use. It is neither qualified nor tested \nin accordance with automotive testing or application requirements. NXP Semiconductors accepts no liabili ty for inclusion and/or use of \nnon-automotive qualified products in automotive equipment or applications.\nIn the event that customer uses t he product for design-in and use in \nautomotive applications to automotive specifications and standards, customer \n(a) shall use the product without NXP Semiconductors’ warranty of the product for such automotive applicat ions, use and specifications, and (b) \nwhenever customer uses the product for automotive applications beyond \nNXP Semiconductors’ specifications such  use shall be solely at customer’s \nown risk, and (c) customer fully in demnifies NXP Semi conductors for any \nliability, damages or failed product claims resulting from customer design and use of the product for automotive appl ications beyond NXP Semiconductors’ \nstandard warranty and NXP Semicond uctors’ product specifications.\nTranslations — A non-English (translated) version of a document is for \nreference only. The English version shall prevail in case of any discrepancy between the translated and English versions.Bare die — All die are tested on compliance with their related technical \nspecifications as stated in this data sheet up to the point of wafer sawing and are handled in accordance with the NXP Semiconductors storage and transportation conditions. If there are data sheet limits not guaranteed, these will be separately indicated in the data sheet. There are no post-packing tests performed on individual die or wafers.\nNXP Semiconductors has no control of third party procedures in the sawing, \nhandling, packing or assembly of the die. Accordingly, NXP Semiconductors \nassumes no liability for device functionality or performance of the die or systems after third party sawing, handling, packing or assembly of the die. It is the responsibility of the customer to test and qualify their application in which the die is used.\nAll die sales are conditioned upon and subject to the customer entering into a \nwritten die sale agreement with NXP Semiconductors through its legal department.\n25.4 Trademarks\nNotice: All referenced brands, produc t names, service names and trademarks \nare the property of their respective owners.\nI2C-bus  — logo is a trademark of NXP Semiconductors N.V.\n26. Contact information\nFor more information, please visit: http://www.nxp.com\nFor sales office addresses, please send an email to: salesaddresses@nxp.com\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 75 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n27. Tables\nTable 1. Ordering information  . . . . . . . . . . . . . . . . . . . . .2\nTable 2. Ordering options . . . . . . . . . . . . . . . . . . . . . . . . .2Table 3. PCF8523U wafer informati on . . . . . . . . . . . . . . .2\nTable 4. Marking codes . . . . . . . . . . . . . . . . . . . . . . . . . .2Table 5. Pin description . . . . . . . . . . . . . . . . . . . . . . . . . .5Table 6. Registers overview  . . . . . . . . . . . . . . . . . . . . . .7\nTable 7. Control_1 - contro l and status register 1 \n(address 00h) bit description  . . . . . . . . . . . . . . .9\nTable 8. Control_2 - contro l and status register 2 \n(address 01h) bit description . . . . . . . . . . . . . .10\nTable 9. Control_3 - contro l and status register 3 \n(address 02h) bit description  . . . . . . . . . . . . . . 11\nTable 10. Register reset values . . . . . . . . . . . . . . . . . . . .12\nTable 11. Power management function control bits . . . . .15Table 12. Seconds - seconds and clock integrity status \nregister (address 03h) bit description . . . . . . . .20\nTable 13. SECONDS coded in BCD format . . . . . . . . . . .20Table 14. Minutes - minutes register (address 04h) bit \ndescription . . . . . . . . . . . . . . . . . . . . . . . . . . . .21\nTable 15. Hours - hours register (address 05h) bit \ndescription . . . . . . . . . . . . . . . . . . . . . . . . . . . .21\nTable 16. Days - days register (address 06h) bit \ndescription . . . . . . . . . . . . . . . . . . . . . . . . . . . .21\nTable 17. Weekdays - weekdays register (address 07h) \nbit description  . . . . . . . . . . . . . . . . . . . . . . . . .22\nTable 18. Weekday assignments . . . . . . . . . . . . . . . . . . .22\nTable 19. Months - months register (address 08h) bit \ndescription . . . . . . . . . . . . . . . . . . . . . . . . . . . .22\nTable 20. Month assignments in BCD format. . . . . . . . . .22Table 21. Years - years register (09h) bit description . . . .23\nTable 22. Minute_alarm - minute alarm register \n(address 0Ah) bit description . . . . . . . . . . . . . .24\nTable 23. Hour_alarm - hour alarm register (address 0Bh) \nbit description  . . . . . . . . . . . . . . . . . . . . . . . . .24\nTable 24. Day_alarm - day alarm register (address 0Ch) \nbit description  . . . . . . . . . . . . . . . . . . . . . . . . .25\nTable 25. Weekday_alarm - weekday alarm register \n(address 0Dh) bit description . . . . . . . . . . . . . .25\nTable 26. Flag location in register  Control_2 . . . . . . . . . .26\nTable 27. Example to clear only AF (bit 3) . . . . . . . . . . . .26Table 28. Offset - offset register (address 0Eh) bit \ndescription  . . . . . . . . . . . . . . . . . . . . . . . . . . . .28\nTable 29. Offset values (in period time, not frequency) . .28Table 30. Correction pulses for MODE = 0. . . . . . . . . . . .29\nTable 31. Effect of clock correction for MODE = 0 . . . . . .29\nTable 32. Correction pulses for MODE = 1  . . . . . . . . . . .30Table 33. Effect of clock correction for MODE = 1  . . . . .30\nTable 34. Tmr_CLKOUT_ctrl - timer and CLKOUT \ncontrol register (address 0Fh) bit description  .32\nTable 35. CLKOUT frequency selection  . . . . . . . . . . . . .33Table 36. Tmr_A_freq_ctrl - timer A frequency control \nregister (address 10h) bit description  . . . . . . .33\nTable 37. Tmr_A_reg - timer A value register \n(address 11h) bit description. . . . . . . . . . . . . . .33\nTable 38. Tmr_B_freq_ctrl - timer B frequency control \nregister (address 12h) bit description  . . . . . . .34Table 39. Tmr_B_reg - timer B value register \n(address 13h) bit description . . . . . . . . . . . . . . 34\nTable 40. Programmable timer characteristics  . . . . . . . . 34Table 41. First period delay for timer counter value T_A 37\nTable 42. Effect of bit SIE on INT1\n and bit SF . . . . . . . . . 39\nTable 43. Interrupt low pulse width  for timer A. . . . . . . . . 40\nTable 44. Interrupt low pulse width  for timer B. . . . . . . . . 41\nTable 45. First increment of time circuits after STOP \nrelease . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\nTable 46. I2C slave address byte. . . . . . . . . . . . . . . . . . . 46\nTable 47. Limiting values  . . . . . . . . . . . . . . . . . . . . . . . . 49Table 48. Static characteristics . . . . . . . . . . . . . . . . . . . . 50\nTable 49. I\n2C-bus interface timing . . . . . . . . . . . . . . . . . . 52\nTable 50. Dimensions of PCF8523U . . . . . . . . . . . . . . . . 59\nTable 51. Bump locations . . . . . . . . . . . . . . . . . . . . . . . . 60\nTable 52. Alignment mark dimension and location . . . . . 60\nTable 53. Gold bump hardness of PCF8523U. . . . . . . . . 60Table 54. SnPb eutectic process (from J-STD-020D) . . . 64\nTable 55. Lead-free process (from J-STD-020D) . . . . . . 64\nTable 56. Selection of Real-Time Clocks  . . . . . . . . . . . . 68Table 57. Abbreviations  . . . . . . . . . . . . . . . . . . . . . . . . . 70\nTable 58. Revision history . . . . . . . . . . . . . . . . . . . . . . . . 72\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 76 of 78NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n28. Figures\nFig 1. Block diagram of PCF8523 . . . . . . . . . . . . . . . . . .3\nFig 2. Pin configuration for SO8 (PCF8523T) . . . . . . . . .4Fig 3. Pin configuration for HVSON8 (PCF8523TK) . . . .4\nFig 4. Pin configuration fo r TSSOP14 (PCF8523TS). . . .4\nFig 5. Pin configuration for PCF8523U  . . . . . . . . . . . . . .5\nFig 6. Auto-incrementing of the registers. . . . . . . . . . . . .7\nFig 7. Software reset command. . . . . . . . . . . . . . . . . . .12\nFig 8. Interrupt block diagram  . . . . . . . . . . . . . . . . . . . .14\nFig 9. Battery switch-over behavior in standard mode \nand with bit BSIE set logic 1 (enabled)  . . . . . . . .17\nFig 10. Battery switch-over be havior in direct switching \nmode and with bit BSIE set logic 1 (enabled)  . . .18\nFig 11. Battery low detection behavior with bit BLIE \nset logic 1 (enabled)  . . . . . . . . . . . . . . . . . . . . . . . . .19\nFig 12. OS flag. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21Fig 13. Data flow diagram of the time function. . . . . . . . .23\nFig 14. Access time for read/write operations . . . . . . . . .23\nFig 15. Alarm function block diagram. . . . . . . . . . . . . . . .25\nFig 16. Alarm flag timing  . . . . . . . . . . . . . . . . . . . . . . . . .26Fig 17. AF timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27\nFig 18. Offset calibration calculation workflow. . . . . . . . .31\nFig 19. Watchdog activates an interrupt when \ntimed out  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36\nFig 20. General countdown timer behavior . . . . . . . . . . .37Fig 21. General countdown timer behavior . . . . . . . . . . .38\nFig 22. Example for second interrupt when TAM = 1. . . .40\nFig 23. Example for second interrupt when TAM = 0. . . .40Fig 24. Example of shortening the INT1\n pulse by \nclearing the SF flag . . . . . . . . . . . . . . . . . . . . . . .41\nFig 25. Example of shortening the INT1  pulse by \nclearing the CTAF flag . . . . . . . . . . . . . . . . . . . . .42\nFig 26. STOP bit  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43Fig 27. STOP bit release timing. . . . . . . . . . . . . . . . . . . .43Fig 28. Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .45\nFig 29. Definition of START and STOP conditions. . . . . .45\nFig 30. System configuration . . . . . . . . . . . . . . . . . . . . . .45Fig 31. Acknowledgement on the I\n2C-bus . . . . . . . . . . . .46\nFig 32. Bus protocol for write mode . . . . . . . . . . . . . . . . .47Fig 33. Bus protocol for read mode . . . . . . . . . . . . . . . . .47Fig 34. Device diode protection diagram of PCF8523  . .47\nFig 35. I\n2C-bus timing diagram; rise and fall times \nrefer to 30 % and 70 %  . . . . . . . . . . . . . . . . . . . .53\nFig 36. Supply voltage with respect to sampling and \ncomparing rate. . . . . . . . . . . . . . . . . . . . . . . . . . .53\nFig 37. RC network on pin V DD . . . . . . . . . . . . . . . . . . . .54\nFig 38. Application diagram . . . . . . . . . . . . . . . . . . . . . . .55Fig 39. Package outline SOT96-1 (SO8) of PCF8523T. .56\nFig 40. Package outline SOT909-1 (HVSON8) of \nPCF8523TK . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57\nFig 41. Package outline SOT402-1 (TSSOP14) of \nPCF8523TS . . . . . . . . . . . . . . . . . . . . . . . . . . . . .58\nFig 42. Bare die outline of PCF8523 U . . . . . . . . . . . . . . .59\nFig 43. Alignment mark . . . . . . . . . . . . . . . . . . . . . . . . . .60Fig 44. PCF8523U wafer information. . . . . . . . . . . . . . . .61Fig 45. Film Frame Carrier (FFC) (for PCF8523U) . . . . .62Fig 46. Temperature profiles for large and small \ncomponents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65\nFig 47. Footprint information for reflow soldering of \nSOT96-1 (SO8) of PCF8523T. . . . . . . . . . . . . . . 65\nFig 48. Footprint information for reflow soldering of \nSOT909-1 (HVSON8) of PCF8523TK. . . . . . . . . 66\nFig 49. Footprint information for reflow soldering of \nSOT402-1 (TSSOP14) of PCF8523TS . . . . . . . . 67\nPCF8523 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights res erved.\nProduct data sheet Rev. 7 — 28 April 2015 77 of 78continued >>NXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n29. Contents\n1 General description . . . . . . . . . . . . . . . . . . . . . .  1\n2 Features and benefits . . . . . . . . . . . . . . . . . . . .  1\n3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .  14 Ordering information. . . . . . . . . . . . . . . . . . . . .  2\n4.1 Ordering options . . . . . . . . . . . . . . . . . . . . . . . .  2\n5 Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  2\n6 Block diagram  . . . . . . . . . . . . . . . . . . . . . . . . . .  37 Pinning information. . . . . . . . . . . . . . . . . . . . . .  4\n7.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  4\n7.2 Pin description  . . . . . . . . . . . . . . . . . . . . . . . . .  5\n8 Functional description  . . . . . . . . . . . . . . . . . . .  6\n8.1 Registers overview . . . . . . . . . . . . . . . . . . . . . .  7\n8.2 Control and status registers . . . . . . . . . . . . . . .  98.2.1 Register Control_1 . . . . . . . . . . . . . . . . . . . . . .  9\n8.2.2 Register Control_2 . . . . . . . . . . . . . . . . . . . . .  10\n8.2.3 Register Control_3 . . . . . . . . . . . . . . . . . . . . .  118.3 Reset  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  12\n8.4 Interrupt function. . . . . . . . . . . . . . . . . . . . . . .  13\n8.5 Power management functions  . . . . . . . . . . . .  158.5.1 Standby mode. . . . . . . . . . . . . . . . . . . . . . . . .  15\n8.5.2 Battery switch-over function . . . . . . . . . . . . . .  16\n8.5.2.1 Standard mode . . . . . . . . . . . . . . . . . . . . . . . .  17\n8.5.2.2 Direct switching mode  . . . . . . . . . . . . . . . . . .  18\n8.5.2.3 Battery switch-over disabled, only one power \nsupply (V\nDD) . . . . . . . . . . . . . . . . . . . . . . . . . .  18\n8.5.3 Battery low detection function. . . . . . . . . . . . .  18\n8.6 Time and date registers  . . . . . . . . . . . . . . . . .  198.6.1 Register Seconds . . . . . . . . . . . . . . . . . . . . . .  20\n8.6.1.1 Oscillator STOP flag . . . . . . . . . . . . . . . . . . . .  20\n8.6.2 Register Minutes. . . . . . . . . . . . . . . . . . . . . . .  218.6.3 Register Hours . . . . . . . . . . . . . . . . . . . . . . . .  21\n8.6.4 Register Days . . . . . . . . . . . . . . . . . . . . . . . . .  21\n8.6.5 Register Weekdays. . . . . . . . . . . . . . . . . . . . .  228.6.6 Register Months . . . . . . . . . . . . . . . . . . . . . . .  22\n8.6.7 Register Years  . . . . . . . . . . . . . . . . . . . . . . . .  23\n8.6.8 Data flow of the time function . . . . . . . . . . . . .  238.7 Alarm registers . . . . . . . . . . . . . . . . . . . . . . . .  24\n8.7.1 Register Minute_alarm . . . . . . . . . . . . . . . . . .  24\n8.7.2 Register Hour_alarm  . . . . . . . . . . . . . . . . . . .  248.7.3 Register Day_alarm . . . . . . . . . . . . . . . . . . . .  25\n8.7.4 Register Weekday_alarm . . . . . . . . . . . . . . . .  25\n8.7.5 Alarm flag . . . . . . . . . . . . . . . . . . . . . . . . . . . .  258.7.6 Alarm interrupts  . . . . . . . . . . . . . . . . . . . . . . .  26\n8.8 Register Offset . . . . . . . . . . . . . . . . . . . . . . . .  28\n8.8.1 Correction when MODE = 0 . . . . . . . . . . . . . .  288.8.2 Correction when MODE = 1 . . . . . . . . . . . . . .  298.8.3 Offset calibration workflow . . . . . . . . . . . . . . .  308.9 Timer function  . . . . . . . . . . . . . . . . . . . . . . . .  318.9.1 Timer registers . . . . . . . . . . . . . . . . . . . . . . . .  32\n8.9.1.1 Register Tmr_CLKOUT_ctrl and clock output  32\n8.9.1.2 CLKOUT frequency selection  . . . . . . . . . . . .  328.9.1.3 Register Tmr_A_freq_ctrl. . . . . . . . . . . . . . . .  33\n8.9.1.4 Register Tmr_A_reg. . . . . . . . . . . . . . . . . . . .  33\n8.9.1.5 Register Tmr_B_freq_ctrl. . . . . . . . . . . . . . . .  348.9.1.6 Register Tmr_B_reg  . . . . . . . . . . . . . . . . . . .  34\n8.9.1.7 Programmable timer characteristics  . . . . . . .  34\n8.9.2 Timer A. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  358.9.2.1 Watchdog timer function  . . . . . . . . . . . . . . . .  35\n8.9.2.2 Countdown timer function  . . . . . . . . . . . . . . .  36\n8.9.3 Timer B. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  388.9.4 Second interrupt timer . . . . . . . . . . . . . . . . . .  39\n8.9.5 Timer interrupt pulse  . . . . . . . . . . . . . . . . . . .  40\n8.10 STOP bit function. . . . . . . . . . . . . . . . . . . . . .  438.11 I\n2C-bus interface  . . . . . . . . . . . . . . . . . . . . . .  44\n8.11.1 Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . .  448.11.2 START and STOP conditions. . . . . . . . . . . . .  458.11.3 System configuration . . . . . . . . . . . . . . . . . . .  45\n8.11.4 Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . .  46\n8.11.5 I\n2C-bus protocol . . . . . . . . . . . . . . . . . . . . . . .  46\n9 Internal circuitry  . . . . . . . . . . . . . . . . . . . . . . .  47\n10 Safety notes. . . . . . . . . . . . . . . . . . . . . . . . . . .  48\n11 Limiting values  . . . . . . . . . . . . . . . . . . . . . . . .  4912 Static characteristics  . . . . . . . . . . . . . . . . . . .  5013 Dynamic characteristics. . . . . . . . . . . . . . . . .  52\n14 Application information . . . . . . . . . . . . . . . . .  53\n14.1 Battery switch-over applications  . . . . . . . . . .  53\n15 Package outline. . . . . . . . . . . . . . . . . . . . . . . .  5616 Bare die outline . . . . . . . . . . . . . . . . . . . . . . . .  59\n17 Handling information  . . . . . . . . . . . . . . . . . . .  61\n18 Packing information . . . . . . . . . . . . . . . . . . . .  61\n18.1 Tape and reel information  . . . . . . . . . . . . . . .  61\n18.2 Wafer and Film Frame Carrier (FFC) \ninformation for PCF8523U . . . . . . . . . . . . . . .  61\n19 Soldering of SMD packages. . . . . . . . . . . . . .  6319.1 Introduction to soldering. . . . . . . . . . . . . . . . .  63\n19.2 Wave and reflow soldering. . . . . . . . . . . . . . .  63\n19.3 Wave soldering  . . . . . . . . . . . . . . . . . . . . . . .  6319.4 Reflow soldering  . . . . . . . . . . . . . . . . . . . . . .  64\n20 Footprint information . . . . . . . . . . . . . . . . . . .  65\n21 Appendix . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  68\n21.1 Real-Time Clock selection . . . . . . . . . . . . . . .  68\nNXP Semiconductors PCF8523\nReal-Time Clock (RTC) and calendar\n© NXP Semiconductors N.V. 2015. All rights reserved.\nFor more information, please visit: http://www.nxp.com\nFor sales office addresses, please se nd an email to: salesaddresses@nxp.com\nDate of release: 28 April 2015\nDocument identifier: PCF8523Please be aware that important notices concerning this document and the product(s)\ndescribed herein, have been included in section ‘Legal information’. 22 Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . .  70\n23 References . . . . . . . . . . . . . . . . . . . . . . . . . . . .  7124 Revision history. . . . . . . . . . . . . . . . . . . . . . . .  72\n25 Legal information. . . . . . . . . . . . . . . . . . . . . . .  73\n25.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . .  73\n25.2 Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . .  73\n25.3 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . .  7325.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . .  74\n26 Contact information. . . . . . . . . . . . . . . . . . . . .  7427 Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  75\n28 Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  76\n29 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  77\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n NXP:   \n\xa0 PCF8523T/1,118\xa0 PCF8523TK/1,118\xa0 PCF8523TS/1,112\xa0 PCF8523TS/1,118\xa0 PCF8523U/12AA/1,00\n'}]
!==============================================================================!
### Component Summary: PCF8523TK/1

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 1.0 V to 5.5 V
  - Battery Backup Voltage: 1.8 V to 5.5 V
- **Current Ratings**: 
  - Typical Backup Current: 150 nA at VDD = 3.0 V and Tamb = 25°C
  - Supply Current (I2C-bus active): 200 µA
- **Power Consumption**: 
  - Low power consumption with typical backup current of 150 nA.
- **Operating Temperature Range**: 
  - -40°C to +85°C
- **Package Type**: 
  - PCF8523TK is available in HVSON8 (plastic thermal enhanced very thin small outline package; no leads; 8 terminals; body 4 x 4 x 0.85 mm).
- **Special Features**: 
  - I2C-bus interface with a maximum data rate of 1 MHz.
  - Alarm and timer functions with interrupt capability.
  - Backup battery switch-over circuit for power failure detection.
  - Programmable offset register for frequency adjustment.
  - Oscillator stop detection function.
  - Internal Power-On Reset (POR).
- **Moisture Sensitive Level (MSL)**: 
  - MSL Level 1 according to JEDEC J-STD-020E.

#### Description:
The **PCF8523** is a CMOS Real-Time Clock (RTC) and calendar designed for low power consumption applications. It provides accurate timekeeping and calendar functions, including year, month, day, weekday, hours, minutes, and seconds, based on a 32.768 kHz quartz crystal. The device communicates via a 2-wire I2C-bus interface, allowing for easy integration into various electronic systems.

#### Typical Applications:
- **Timekeeping Applications**: Used in devices that require accurate time and date tracking.
- **Battery-Powered Devices**: Ideal for applications where low power consumption is critical, such as portable electronics.
- **Metering**: Suitable for energy meters and other measurement devices that require time-stamped data.
- **Alarm Systems**: Can be used in alarm systems that require time-based triggering.
- **Consumer Electronics**: Commonly found in clocks, watches, and other consumer devices that require real-time tracking.

This summary encapsulates the essential features and specifications of the PCF8523TK/1, highlighting its functionality and applications in various electronic systems.