{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564090863656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564090863663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 25 17:41:03 2019 " "Processing started: Thu Jul 25 17:41:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564090863663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090863663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microcomputer4 -c Microcomputer4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microcomputer4 -c Microcomputer4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090863663 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ROMS/Z80/Z80_CPM_BASIC_ROM.qip " "Tcl Script File ../ROMS/Z80/Z80_CPM_BASIC_ROM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ROMS/Z80/Z80_CPM_BASIC_ROM.qip " "set_global_assignment -name QIP_FILE ../ROMS/Z80/Z80_CPM_BASIC_ROM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1564090863952 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1564090863952 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ROMS/6502/M6502_BASIC_ROM.qip " "Tcl Script File ../ROMS/6502/M6502_BASIC_ROM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ROMS/6502/M6502_BASIC_ROM.qip " "set_global_assignment -name QIP_FILE ../ROMS/6502/M6502_BASIC_ROM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1564090863952 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1564090863952 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ROMS/Z80/Z80_BASIC_ROM.qip " "Tcl Script File ../ROMS/Z80/Z80_BASIC_ROM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ROMS/Z80/Z80_BASIC_ROM.qip " "set_global_assignment -name QIP_FILE ../ROMS/Z80/Z80_BASIC_ROM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1564090863952 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1564090863952 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564090864607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564090864609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/terminal/sansboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/terminal/sansboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldromreduced-SYN " "Found design unit 1: sansboldromreduced-SYN" {  } { { "../Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SansBoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090903951 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRomReduced " "Found entity 1: SansBoldRomReduced" {  } { { "../Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SansBoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090903951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090903951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_6809_by_neal_c-2019-04-08/components/terminal/sansboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_6809_by_neal_c-2019-04-08/components/terminal/sansboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldrom-SYN " "Found design unit 1: sansboldrom-SYN" {  } { { "../../../MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SansBoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090903962 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRom " "Found entity 1: SansBoldRom" {  } { { "../../../MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SansBoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090903962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090903962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/mmapper/mem_mapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/mmapper/mem_mapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_mapper-rtl " "Found design unit 1: mem_mapper-rtl" {  } { { "../Components/MMAPPER/mem_mapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/MMAPPER/mem_mapper.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090903971 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_mapper " "Found entity 1: mem_mapper" {  } { { "../Components/MMAPPER/mem_mapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/MMAPPER/mem_mapper.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090903971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090903971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/mmapper2/mem_mapper2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/mmapper2/mem_mapper2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_mapper2-rtl " "Found design unit 1: mem_mapper2-rtl" {  } { { "../Components/MMAPPER2/mem_mapper2.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/MMAPPER2/mem_mapper2.vhd" 219 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090903977 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_mapper2 " "Found entity 1: mem_mapper2" {  } { { "../Components/MMAPPER2/mem_mapper2.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/MMAPPER2/mem_mapper2.vhd" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090903977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090903977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/terminal/sbctextdisplayrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/terminal/sbctextdisplayrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SBCTextDisplayRGB.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090903984 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SBCTextDisplayRGB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090903984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090903984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/terminal/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/terminal/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090903990 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090903990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090903990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/terminal/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/terminal/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090903996 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090903996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090903996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/terminal/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/terminal/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904001 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090904001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904014 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090904014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/gpio/gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/gpio/gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio-rtl " "Found design unit 1: gpio-rtl" {  } { { "../Components/GPIO/gpio.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/GPIO/gpio.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904018 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../Components/GPIO/gpio.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/GPIO/gpio.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090904018 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Components/M6809/cpu09l.vhd " "Can't analyze file -- file ../Components/M6809/cpu09l.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1564090904024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/m6809p/cpu09p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/m6809p/cpu09p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu09p-rtl " "Found design unit 1: cpu09p-rtl" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/M6809p/cpu09p.vhd" 273 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904034 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu09p " "Found entity 1: cpu09p" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/M6809p/cpu09p.vhd" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090904034 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Components/M6800/cpu68.vhd " "Can't analyze file -- file ../Components/M6800/cpu68.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1564090904041 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Components/Z80/T80s.vhd " "Can't analyze file -- file ../Components/Z80/T80s.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1564090904046 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Components/Z80/T80_Reg.vhd " "Can't analyze file -- file ../Components/Z80/T80_Reg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1564090904050 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Components/Z80/T80_Pack.vhd " "Can't analyze file -- file ../Components/Z80/T80_Pack.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1564090904054 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Components/Z80/T80_MCode.vhd " "Can't analyze file -- file ../Components/Z80/T80_MCode.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1564090904059 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Components/Z80/T80_ALU.vhd " "Can't analyze file -- file ../Components/Z80/T80_ALU.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1564090904063 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Components/Z80/T80.vhd " "Can't analyze file -- file ../Components/Z80/T80.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1564090904067 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Components/M6502/T65_Pack.vhd " "Can't analyze file -- file ../Components/M6502/T65_Pack.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1564090904070 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Components/M6502/T65_MCode.vhd " "Can't analyze file -- file ../Components/M6502/T65_MCode.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1564090904075 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Components/M6502/T65_ALU.vhd " "Can't analyze file -- file ../Components/M6502/T65_ALU.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1564090904079 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Components/M6502/T65.vhd " "Can't analyze file -- file ../Components/M6502/T65.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1564090904083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/sdcard/sd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/sdcard/sd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller-rtl " "Found design unit 1: sd_controller-rtl" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/SDCARD/sd_controller.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904090 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/SDCARD/sd_controller.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090904090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/UART/bufferedUART.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904097 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/UART/bufferedUART.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090904097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/Microcomputer.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904102 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/Microcomputer.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090904102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram1k-SYN " "Found design unit 1: internalram1k-SYN" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/InternalRam1K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904108 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam1K " "Found entity 1: InternalRam1K" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/InternalRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090904108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram2k-SYN " "Found design unit 1: internalram2k-SYN" {  } { { "InternalRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/InternalRam2K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904113 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam2K " "Found entity 1: InternalRam2K" {  } { { "InternalRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/InternalRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090904113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram4k-SYN " "Found design unit 1: internalram4k-SYN" {  } { { "InternalRam4K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/InternalRam4K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904118 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam4K " "Found entity 1: InternalRam4K" {  } { { "InternalRam4K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/InternalRam4K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090904118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/roms/6809/m6809_ext_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/roms/6809/m6809_ext_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m6809_ext_basic_rom-SYN " "Found design unit 1: m6809_ext_basic_rom-SYN" {  } { { "../ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904124 ""} { "Info" "ISGN_ENTITY_NAME" "1 M6809_EXT_BASIC_ROM " "Found entity 1: M6809_EXT_BASIC_ROM" {  } { { "../ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090904124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/roms/6809/m6809_camelforth_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_retro-ep4/multicomp_6809_by_neal_c-2019-04-08/roms/6809/m6809_camelforth_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m6809_camelforth_rom-SYN " "Found design unit 1: m6809_camelforth_rom-SYN" {  } { { "../ROMS/6809/M6809_CAMELFORTH_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/ROMS/6809/M6809_CAMELFORTH_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904130 ""} { "Info" "ISGN_ENTITY_NAME" "1 M6809_CAMELFORTH_ROM " "Found entity 1: M6809_CAMELFORTH_ROM" {  } { { "../ROMS/6809/M6809_CAMELFORTH_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/ROMS/6809/M6809_CAMELFORTH_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090904130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microcomputer " "Elaborating entity \"Microcomputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564090904428 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sRamAddress\[18..17\] Microcomputer.vhd(90) " "Using initial value X (don't care) for net \"sRamAddress\[18..17\]\" at Microcomputer.vhd(90)" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/Microcomputer.vhd" 90 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090904435 "|Microcomputer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu09p cpu09p:cpu1 " "Elaborating entity \"cpu09p\" for hierarchy \"cpu09p:cpu1\"" {  } { { "Microcomputer.vhd" "cpu1" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/Microcomputer.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090904452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M6809_CAMELFORTH_ROM M6809_CAMELFORTH_ROM:rom1 " "Elaborating entity \"M6809_CAMELFORTH_ROM\" for hierarchy \"M6809_CAMELFORTH_ROM:rom1\"" {  } { { "Microcomputer.vhd" "rom1" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/Microcomputer.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090904496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram M6809_CAMELFORTH_ROM:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"M6809_CAMELFORTH_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../ROMS/6809/M6809_CAMELFORTH_ROM.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/ROMS/6809/M6809_CAMELFORTH_ROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090904745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M6809_CAMELFORTH_ROM:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"M6809_CAMELFORTH_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../ROMS/6809/M6809_CAMELFORTH_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/ROMS/6809/M6809_CAMELFORTH_ROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090904767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M6809_CAMELFORTH_ROM:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"M6809_CAMELFORTH_ROM:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090904768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090904768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ROMS/6809/CAMELFORTH_2KRAM.hex " "Parameter \"init_file\" = \"../ROMS/6809/CAMELFORTH_2KRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090904768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090904768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090904768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090904768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090904768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090904768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090904768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090904768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090904768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090904768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090904768 ""}  } { { "../ROMS/6809/M6809_CAMELFORTH_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/ROMS/6809/M6809_CAMELFORTH_ROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564090904768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bt91 " "Found entity 1: altsyncram_bt91" {  } { { "db/altsyncram_bt91.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/db/altsyncram_bt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090904866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090904866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bt91 M6809_CAMELFORTH_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated " "Elaborating entity \"altsyncram_bt91\" for hierarchy \"M6809_CAMELFORTH_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090904870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBCTextDisplayRGB SBCTextDisplayRGB:io1 " "Elaborating entity \"SBCTextDisplayRGB\" for hierarchy \"SBCTextDisplayRGB:io1\"" {  } { { "Microcomputer.vhd" "io1" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/Microcomputer.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090904926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SansBoldRomReduced SBCTextDisplayRGB:io1\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom " "Elaborating entity \"SansBoldRomReduced\" for hierarchy \"SBCTextDisplayRGB:io1\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_REDUCED_SCHARS:fontRom" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SBCTextDisplayRGB.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090904964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io1\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io1\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/SansBoldRomReduced.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SansBoldRomReduced.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090904999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io1\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io1\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SansBoldRomReduced.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090905010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io1\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io1\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Components/TERMINAL/SansFontBoldReduced.HEX " "Parameter \"init_file\" = \"../Components/TERMINAL/SansFontBoldReduced.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905010 ""}  } { { "../Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SansBoldRomReduced.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564090905010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhb1 " "Found entity 1: altsyncram_dhb1" {  } { { "db/altsyncram_dhb1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/db/altsyncram_dhb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090905117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090905117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dhb1 SBCTextDisplayRGB:io1\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_dhb1:auto_generated " "Elaborating entity \"altsyncram_dhb1\" for hierarchy \"SBCTextDisplayRGB:io1\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_dhb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090905121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam2K SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam " "Elaborating entity \"DisplayRam2K\" for hierarchy \"SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_2KRAM:dispCharRam" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SBCTextDisplayRGB.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090905199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/DisplayRam2K.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090905233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/DisplayRam2K.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090905253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090905254 ""}  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/DisplayRam2K.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564090905254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h772.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h772.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h772 " "Found entity 1: altsyncram_h772" {  } { { "db/altsyncram_h772.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/db/altsyncram_h772.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090905354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090905354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h772 SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_h772:auto_generated " "Elaborating entity \"altsyncram_h772\" for hierarchy \"SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_h772:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090905360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART bufferedUART:io2 " "Elaborating entity \"bufferedUART\" for hierarchy \"bufferedUART:io2\"" {  } { { "Microcomputer.vhd" "io2" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/Microcomputer.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090905460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller sd_controller:sd1 " "Elaborating entity \"sd_controller\" for hierarchy \"sd_controller:sd1\"" {  } { { "Microcomputer.vhd" "sd1" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/Microcomputer.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090905480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_mapper2 mem_mapper2:mm1 " "Elaborating entity \"mem_mapper2\" for hierarchy \"mem_mapper2:mm1\"" {  } { { "Microcomputer.vhd" "mm1" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/Microcomputer.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090905501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio gpio:gpio1 " "Elaborating entity \"gpio\" for hierarchy \"gpio:gpio1\"" {  } { { "Microcomputer.vhd" "gpio1" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/Microcomputer.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090905514 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09p:cpu1\|Mux331 " "Found clock multiplexer cpu09p:cpu1\|Mux331" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/M6809p/cpu09p.vhd" 3066 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1564090906175 "|Microcomputer|cpu09p:cpu1|Mux331"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09p:cpu1\|Mux330 " "Found clock multiplexer cpu09p:cpu1\|Mux330" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/M6809p/cpu09p.vhd" 3066 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1564090906175 "|Microcomputer|cpu09p:cpu1|Mux330"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1564090906175 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "n_interface2CS~0 " "Found clock multiplexer n_interface2CS~0" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/Microcomputer.vhd" 173 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1564090908211 "|Microcomputer|n_interface2CS~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "n_interface1CS~0 " "Found clock multiplexer n_interface1CS~0" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/Microcomputer.vhd" 172 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1564090908211 "|Microcomputer|n_interface1CS~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1564090908211 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "bufferedUART:io3\|rxBuffer_rtl_0 " "Inferred dual-clock RAM node \"bufferedUART:io3\|rxBuffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1564090908327 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "bufferedUART:io2\|rxBuffer_rtl_0 " "Inferred dual-clock RAM node \"bufferedUART:io2\|rxBuffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1564090908328 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SBCTextDisplayRGB:io1\|kbBuffer " "RAM logic \"SBCTextDisplayRGB:io1\|kbBuffer\" is uninferred due to inappropriate RAM size" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "kbBuffer" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SBCTextDisplayRGB.vhd" 161 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1564090908328 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1564090908328 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09p:cpu1\|Selector315~0 " "Found clock multiplexer cpu09p:cpu1\|Selector315~0" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/M6809p/cpu09p.vhd" 943 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1564090915536 "|Microcomputer|cpu09p:cpu1|Selector315~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09p:cpu1\|Selector316~0 " "Found clock multiplexer cpu09p:cpu1\|Selector316~0" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/M6809p/cpu09p.vhd" 943 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1564090915536 "|Microcomputer|cpu09p:cpu1|Selector316~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09p:cpu1\|Selector320~0 " "Found clock multiplexer cpu09p:cpu1\|Selector320~0" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/M6809p/cpu09p.vhd" 943 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1564090915536 "|Microcomputer|cpu09p:cpu1|Selector320~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09p:cpu1\|Selector321~0 " "Found clock multiplexer cpu09p:cpu1\|Selector321~0" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/M6809p/cpu09p.vhd" 943 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1564090915536 "|Microcomputer|cpu09p:cpu1|Selector321~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09p:cpu1\|Selector322~0 " "Found clock multiplexer cpu09p:cpu1\|Selector322~0" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/M6809p/cpu09p.vhd" 943 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1564090915536 "|Microcomputer|cpu09p:cpu1|Selector322~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09p:cpu1\|Selector317~0 " "Found clock multiplexer cpu09p:cpu1\|Selector317~0" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/M6809p/cpu09p.vhd" 943 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1564090915536 "|Microcomputer|cpu09p:cpu1|Selector317~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09p:cpu1\|Selector319~0 " "Found clock multiplexer cpu09p:cpu1\|Selector319~0" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/M6809p/cpu09p.vhd" 943 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1564090915536 "|Microcomputer|cpu09p:cpu1|Selector319~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09p:cpu1\|Selector318~0 " "Found clock multiplexer cpu09p:cpu1\|Selector318~0" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/M6809p/cpu09p.vhd" 943 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1564090915536 "|Microcomputer|cpu09p:cpu1|Selector318~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09p:cpu1\|Selector323~0 " "Found clock multiplexer cpu09p:cpu1\|Selector323~0" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/M6809p/cpu09p.vhd" 943 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1564090915536 "|Microcomputer|cpu09p:cpu1|Selector323~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09p:cpu1\|Selector324~0 " "Found clock multiplexer cpu09p:cpu1\|Selector324~0" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/M6809p/cpu09p.vhd" 943 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1564090915536 "|Microcomputer|cpu09p:cpu1|Selector324~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09p:cpu1\|Selector325~0 " "Found clock multiplexer cpu09p:cpu1\|Selector325~0" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/M6809p/cpu09p.vhd" 943 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1564090915536 "|Microcomputer|cpu09p:cpu1|Selector325~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09p:cpu1\|Selector326~0 " "Found clock multiplexer cpu09p:cpu1\|Selector326~0" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/M6809p/cpu09p.vhd" 943 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1564090915536 "|Microcomputer|cpu09p:cpu1|Selector326~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09p:cpu1\|Selector316~1 " "Found clock multiplexer cpu09p:cpu1\|Selector316~1" {  } { { "../Components/M6809p/cpu09p.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/M6809p/cpu09p.vhd" 943 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1564090915536 "|Microcomputer|cpu09p:cpu1|Selector316~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1564090915536 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bufferedUART:io3\|rxBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bufferedUART:io3\|rxBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bufferedUART:io2\|rxBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bufferedUART:io2\|rxBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1564090916349 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1564090916349 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1564090916349 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:io1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:io1\|Mod0\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod0" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SBCTextDisplayRGB.vhd" 408 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1564090916351 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:io1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:io1\|Mod1\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod1" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SBCTextDisplayRGB.vhd" 409 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1564090916351 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1564090916351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bufferedUART:io3\|altsyncram:rxBuffer_rtl_0 " "Elaborated megafunction instantiation \"bufferedUART:io3\|altsyncram:rxBuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090916393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bufferedUART:io3\|altsyncram:rxBuffer_rtl_0 " "Instantiated megafunction \"bufferedUART:io3\|altsyncram:rxBuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916394 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564090916394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ce1 " "Found entity 1: altsyncram_3ce1" {  } { { "db/altsyncram_3ce1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/db/altsyncram_3ce1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090916478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090916478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io1\|lpm_divide:Mod0\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SBCTextDisplayRGB.vhd" 408 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090916640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io1\|lpm_divide:Mod0 " "Instantiated megafunction \"SBCTextDisplayRGB:io1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564090916640 ""}  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SBCTextDisplayRGB.vhd" 408 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564090916640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/db/lpm_divide_icm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090916715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090916715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090916760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090916760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/db/alt_u_div_2af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090916819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090916819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090916917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090916917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564090917005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090917005 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/SDCARD/sd_controller.vhd" 108 -1 0 } } { "../Components/MMAPPER2/mem_mapper2.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/MMAPPER2/mem_mapper2.vhd" 322 -1 0 } } { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/TERMINAL/SBCTextDisplayRGB.vhd" 865 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1564090917979 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1564090917979 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sRamAddress\[17\] GND " "Pin \"sRamAddress\[17\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/Microcomputer.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564090924055 "|Microcomputer|sRamAddress[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sRamAddress\[18\] GND " "Pin \"sRamAddress\[18\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/Microcomputer.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564090924055 "|Microcomputer|sRamAddress[18]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1564090924055 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1564090924300 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|driveLED Low " "Register sd_controller:sd1\|driveLED will power up to Low" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/SDCARD/sd_controller.vhd" 119 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1564090924627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[7\] High " "Register sd_controller:sd1\|led_on_count\[7\] will power up to High" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/SDCARD/sd_controller.vhd" 553 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1564090924627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[6\] High " "Register sd_controller:sd1\|led_on_count\[6\] will power up to High" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/SDCARD/sd_controller.vhd" 553 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1564090924627 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[3\] High " "Register sd_controller:sd1\|led_on_count\[3\] will power up to High" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Components/SDCARD/sd_controller.vhd" 553 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1564090924627 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1564090924627 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564090931081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564090932005 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564090932005 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4638 " "Implemented 4638 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564090932578 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564090932578 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "21 " "Implemented 21 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1564090932578 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4522 " "Implemented 4522 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564090932578 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1564090932578 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564090932578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564090932678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 25 17:42:12 2019 " "Processing ended: Thu Jul 25 17:42:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564090932678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564090932678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564090932678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564090932678 ""}
