Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Feb 17 11:01:54 2023
| Host         : NicoleYu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main3_final_timing_summary_routed.rpt -pb main3_final_timing_summary_routed.pb -rpx main3_final_timing_summary_routed.rpx -warn_on_violation
| Design       : main3_final
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
LUTAR-1    Warning           LUT drives async reset alert   28          
TIMING-18  Warning           Missing input or output delay  3           
TIMING-20  Warning           Non-clocked latch              28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (226)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (226)
--------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: CUR_STATE_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: NX_STATE_reg__0/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clock_1s/action_output_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: four_digits_unit/ck_5mhz/action_output_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[0]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[0]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transferBCD.counter_min_reg[0]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[1]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[1]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transferBCD.counter_min_reg[1]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[2]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[2]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transferBCD.counter_min_reg[2]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[3]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[3]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transferBCD.counter_min_reg[3]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[4]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[4]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transferBCD.counter_min_reg[4]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[5]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[5]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_min_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transferBCD.counter_min_reg[5]__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transferBCD.counter_sec_reg[0]__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transferBCD.counter_sec_reg[1]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_sec_reg[2]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_sec_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transferBCD.counter_sec_reg[2]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_sec_reg[3]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_sec_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transferBCD.counter_sec_reg[3]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_sec_reg[4]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_sec_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transferBCD.counter_sec_reg[4]__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_sec_reg[5]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_transferBCD.counter_sec_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transferBCD.counter_sec_reg[5]__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_transferBCD.pause_reg__0/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.349        0.000                      0                  275        0.200        0.000                      0                  275        4.500        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.349        0.000                      0                  254        0.200        0.000                      0                  254        4.500        0.000                       0                   188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.081        0.000                      0                   21        0.611        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 four_digits_unit/ck_5mhz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/ck_5mhz/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.828ns (19.856%)  route 3.342ns (80.144%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/ck_5mhz/count_reg[7]/Q
                         net (fo=2, routed)           1.118     6.716    four_digits_unit/ck_5mhz/count[7]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.840 f  four_digits_unit/ck_5mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           0.302     7.142    four_digits_unit/ck_5mhz/count[0]_i_8__0_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.266 f  four_digits_unit/ck_5mhz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.974     8.240    four_digits_unit/ck_5mhz/count[0]_i_3__0_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.364 r  four_digits_unit/ck_5mhz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.948     9.311    four_digits_unit/ck_5mhz/action_output
    SLICE_X63Y31         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.509    14.850    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[25]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y31         FDRE (Setup_fdre_C_R)       -0.429    14.660    four_digits_unit/ck_5mhz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 four_digits_unit/ck_5mhz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/ck_5mhz/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.828ns (19.856%)  route 3.342ns (80.144%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/ck_5mhz/count_reg[7]/Q
                         net (fo=2, routed)           1.118     6.716    four_digits_unit/ck_5mhz/count[7]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.840 f  four_digits_unit/ck_5mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           0.302     7.142    four_digits_unit/ck_5mhz/count[0]_i_8__0_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.266 f  four_digits_unit/ck_5mhz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.974     8.240    four_digits_unit/ck_5mhz/count[0]_i_3__0_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.364 r  four_digits_unit/ck_5mhz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.948     9.311    four_digits_unit/ck_5mhz/action_output
    SLICE_X63Y31         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.509    14.850    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[26]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y31         FDRE (Setup_fdre_C_R)       -0.429    14.660    four_digits_unit/ck_5mhz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 four_digits_unit/ck_5mhz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/ck_5mhz/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.828ns (19.856%)  route 3.342ns (80.144%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/ck_5mhz/count_reg[7]/Q
                         net (fo=2, routed)           1.118     6.716    four_digits_unit/ck_5mhz/count[7]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.840 f  four_digits_unit/ck_5mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           0.302     7.142    four_digits_unit/ck_5mhz/count[0]_i_8__0_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.266 f  four_digits_unit/ck_5mhz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.974     8.240    four_digits_unit/ck_5mhz/count[0]_i_3__0_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.364 r  four_digits_unit/ck_5mhz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.948     9.311    four_digits_unit/ck_5mhz/action_output
    SLICE_X63Y31         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.509    14.850    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[27]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y31         FDRE (Setup_fdre_C_R)       -0.429    14.660    four_digits_unit/ck_5mhz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 four_digits_unit/ck_5mhz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/ck_5mhz/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.828ns (19.856%)  route 3.342ns (80.144%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/ck_5mhz/count_reg[7]/Q
                         net (fo=2, routed)           1.118     6.716    four_digits_unit/ck_5mhz/count[7]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.840 f  four_digits_unit/ck_5mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           0.302     7.142    four_digits_unit/ck_5mhz/count[0]_i_8__0_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.266 f  four_digits_unit/ck_5mhz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.974     8.240    four_digits_unit/ck_5mhz/count[0]_i_3__0_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.364 r  four_digits_unit/ck_5mhz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.948     9.311    four_digits_unit/ck_5mhz/action_output
    SLICE_X63Y31         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.509    14.850    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[28]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y31         FDRE (Setup_fdre_C_R)       -0.429    14.660    four_digits_unit/ck_5mhz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 four_digits_unit/ck_5mhz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/ck_5mhz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.828ns (19.855%)  route 3.342ns (80.145%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/ck_5mhz/count_reg[7]/Q
                         net (fo=2, routed)           1.118     6.716    four_digits_unit/ck_5mhz/count[7]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.840 f  four_digits_unit/ck_5mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           0.302     7.142    four_digits_unit/ck_5mhz/count[0]_i_8__0_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.266 f  four_digits_unit/ck_5mhz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.974     8.240    four_digits_unit/ck_5mhz/count[0]_i_3__0_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.364 r  four_digits_unit/ck_5mhz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.948     9.312    four_digits_unit/ck_5mhz/action_output
    SLICE_X63Y32         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.511    14.852    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[29]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y32         FDRE (Setup_fdre_C_R)       -0.429    14.662    four_digits_unit/ck_5mhz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 four_digits_unit/ck_5mhz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/ck_5mhz/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.828ns (19.855%)  route 3.342ns (80.145%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/ck_5mhz/count_reg[7]/Q
                         net (fo=2, routed)           1.118     6.716    four_digits_unit/ck_5mhz/count[7]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.840 f  four_digits_unit/ck_5mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           0.302     7.142    four_digits_unit/ck_5mhz/count[0]_i_8__0_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.266 f  four_digits_unit/ck_5mhz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.974     8.240    four_digits_unit/ck_5mhz/count[0]_i_3__0_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.364 r  four_digits_unit/ck_5mhz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.948     9.312    four_digits_unit/ck_5mhz/action_output
    SLICE_X63Y32         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.511    14.852    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[30]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y32         FDRE (Setup_fdre_C_R)       -0.429    14.662    four_digits_unit/ck_5mhz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 four_digits_unit/ck_5mhz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/ck_5mhz/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.828ns (19.855%)  route 3.342ns (80.145%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/ck_5mhz/count_reg[7]/Q
                         net (fo=2, routed)           1.118     6.716    four_digits_unit/ck_5mhz/count[7]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.840 f  four_digits_unit/ck_5mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           0.302     7.142    four_digits_unit/ck_5mhz/count[0]_i_8__0_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.266 f  four_digits_unit/ck_5mhz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.974     8.240    four_digits_unit/ck_5mhz/count[0]_i_3__0_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.364 r  four_digits_unit/ck_5mhz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.948     9.312    four_digits_unit/ck_5mhz/action_output
    SLICE_X63Y32         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.511    14.852    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[31]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y32         FDRE (Setup_fdre_C_R)       -0.429    14.662    four_digits_unit/ck_5mhz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 four_digits_unit/ck_5mhz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/ck_5mhz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.828ns (20.555%)  route 3.200ns (79.445%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/ck_5mhz/count_reg[7]/Q
                         net (fo=2, routed)           1.118     6.716    four_digits_unit/ck_5mhz/count[7]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.840 f  four_digits_unit/ck_5mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           0.302     7.142    four_digits_unit/ck_5mhz/count[0]_i_8__0_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.266 f  four_digits_unit/ck_5mhz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.974     8.240    four_digits_unit/ck_5mhz/count[0]_i_3__0_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.364 r  four_digits_unit/ck_5mhz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.806     9.170    four_digits_unit/ck_5mhz/action_output
    SLICE_X63Y30         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.508    14.849    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    four_digits_unit/ck_5mhz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 four_digits_unit/ck_5mhz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/ck_5mhz/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.828ns (20.555%)  route 3.200ns (79.445%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/ck_5mhz/count_reg[7]/Q
                         net (fo=2, routed)           1.118     6.716    four_digits_unit/ck_5mhz/count[7]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.840 f  four_digits_unit/ck_5mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           0.302     7.142    four_digits_unit/ck_5mhz/count[0]_i_8__0_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.266 f  four_digits_unit/ck_5mhz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.974     8.240    four_digits_unit/ck_5mhz/count[0]_i_3__0_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.364 r  four_digits_unit/ck_5mhz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.806     9.170    four_digits_unit/ck_5mhz/action_output
    SLICE_X63Y30         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.508    14.849    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    four_digits_unit/ck_5mhz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 four_digits_unit/ck_5mhz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/ck_5mhz/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.828ns (20.555%)  route 3.200ns (79.445%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/ck_5mhz/count_reg[7]/Q
                         net (fo=2, routed)           1.118     6.716    four_digits_unit/ck_5mhz/count[7]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.840 f  four_digits_unit/ck_5mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           0.302     7.142    four_digits_unit/ck_5mhz/count[0]_i_8__0_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.266 f  four_digits_unit/ck_5mhz/count[0]_i_3__0/O
                         net (fo=3, routed)           0.974     8.240    four_digits_unit/ck_5mhz/count[0]_i_3__0_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.364 r  four_digits_unit/ck_5mhz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.806     9.170    four_digits_unit/ck_5mhz/action_output
    SLICE_X63Y30         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.508    14.849    four_digits_unit/ck_5mhz/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  four_digits_unit/ck_5mhz/count_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    four_digits_unit/ck_5mhz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 action_Center/action_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NX_STATE_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.693%)  route 0.143ns (50.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.582     1.465    action_Center/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  action_Center/action_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  action_Center/action_out_reg/Q
                         net (fo=6, routed)           0.143     1.749    action_out_C
    SLICE_X62Y23         FDPE                                         r  NX_STATE_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  NX_STATE_reg_P/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y23         FDPE (Hold_fdpe_C_D)         0.070     1.549    NX_STATE_reg_P
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 state_transferBCD.counter_min_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.248ns (62.115%)  route 0.151ns (37.885%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X58Y29         FDCE                                         r  state_transferBCD.counter_min_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  state_transferBCD.counter_min_reg[0]_C/Q
                         net (fo=8, routed)           0.151     1.760    state_transferBCD.counter_min_reg[0]_C_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  state_transferBCD.counter_min[3]_P_i_2/O
                         net (fo=1, routed)           0.000     1.805    action_UP/state_transferBCD.counter_min_reg[3]_P
    SLICE_X60Y29         MUXF7 (Prop_muxf7_I0_O)      0.062     1.867 r  action_UP/state_transferBCD.counter_min_reg[3]_P_i_1/O
                         net (fo=1, routed)           0.000     1.867    action_UP_n_3
    SLICE_X60Y29         FDPE                                         r  state_transferBCD.counter_min_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X60Y29         FDPE                                         r  state_transferBCD.counter_min_reg[3]_P/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDPE (Hold_fdpe_C_D)         0.134     1.616    state_transferBCD.counter_min_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 action_DOWN/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            action_DOWN/count1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.560     1.443    action_DOWN/clk_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  action_DOWN/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  action_DOWN/count1_reg[11]/Q
                         net (fo=2, routed)           0.117     1.701    action_DOWN/count1_reg[11]
    SLICE_X57Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  action_DOWN/count1_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.809    action_DOWN/count1_reg[8]_i_1__1_n_4
    SLICE_X57Y19         FDRE                                         r  action_DOWN/count1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.827     1.954    action_DOWN/clk_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  action_DOWN/count1_reg[11]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X57Y19         FDRE (Hold_fdre_C_D)         0.105     1.548    action_DOWN/count1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 action_DOWN/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            action_DOWN/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.555     1.438    action_DOWN/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  action_DOWN/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  action_DOWN/count1_reg[31]/Q
                         net (fo=2, routed)           0.117     1.696    action_DOWN/count1_reg[31]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  action_DOWN/count1_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.804    action_DOWN/count1_reg[28]_i_1__1_n_4
    SLICE_X57Y24         FDRE                                         r  action_DOWN/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.821     1.948    action_DOWN/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  action_DOWN/count1_reg[31]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.105     1.543    action_DOWN/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 action_DOWN/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            action_DOWN/count1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.558     1.441    action_DOWN/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  action_DOWN/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  action_DOWN/count1_reg[19]/Q
                         net (fo=2, routed)           0.117     1.699    action_DOWN/count1_reg[19]
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  action_DOWN/count1_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.807    action_DOWN/count1_reg[16]_i_1__1_n_4
    SLICE_X57Y21         FDRE                                         r  action_DOWN/count1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.825     1.952    action_DOWN/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  action_DOWN/count1_reg[19]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.105     1.546    action_DOWN/count1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 action_Center/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            action_Center/count1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.585     1.468    action_Center/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  action_Center/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  action_Center/count1_reg[11]/Q
                         net (fo=2, routed)           0.118     1.727    action_Center/count1_reg[11]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  action_Center/count1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    action_Center/count1_reg[8]_i_1_n_4
    SLICE_X61Y20         FDRE                                         r  action_Center/count1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.853     1.980    action_Center/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  action_Center/count1_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.105     1.573    action_Center/count1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 state_transferBCD.counter_min_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X57Y27         FDCE                                         r  state_transferBCD.counter_min_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  state_transferBCD.counter_min_reg[1]_C/Q
                         net (fo=4, routed)           0.168     1.750    action_UP/state_transferBCD.counter_min_reg[1]_C_1
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.795 r  action_UP/state_transferBCD.counter_min[1]_C_i_1/O
                         net (fo=1, routed)           0.000     1.795    action_UP_n_6
    SLICE_X57Y27         FDCE                                         r  state_transferBCD.counter_min_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X57Y27         FDCE                                         r  state_transferBCD.counter_min_reg[1]_C/C
                         clock pessimism             -0.510     1.441    
    SLICE_X57Y27         FDCE (Hold_fdce_C_D)         0.091     1.532    state_transferBCD.counter_min_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 state_transferBCD.counter_min_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X59Y31         FDCE                                         r  state_transferBCD.counter_min_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  state_transferBCD.counter_min_reg[4]_C/Q
                         net (fo=8, routed)           0.168     1.779    action_UP/state_transferBCD.counter_min_reg[4]_C_2
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  action_UP/state_transferBCD.counter_min[4]_C_i_1/O
                         net (fo=1, routed)           0.000     1.824    action_UP_n_9
    SLICE_X59Y31         FDCE                                         r  state_transferBCD.counter_min_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X59Y31         FDCE                                         r  state_transferBCD.counter_min_reg[4]_C/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y31         FDCE (Hold_fdce_C_D)         0.091     1.561    state_transferBCD.counter_min_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_1s/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1s/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.554     1.437    clock_1s/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  clock_1s/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  clock_1s/count_reg[16]/Q
                         net (fo=2, routed)           0.119     1.697    clock_1s/count_reg_n_0_[16]
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  clock_1s/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.805    clock_1s/count0_carry__2_n_4
    SLICE_X55Y26         FDRE                                         r  clock_1s/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.822     1.949    clock_1s/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  clock_1s/count_reg[16]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.105     1.542    clock_1s/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_1s/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1s/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.556     1.439    clock_1s/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  clock_1s/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clock_1s/count_reg[20]/Q
                         net (fo=2, routed)           0.119     1.699    clock_1s/count_reg_n_0_[20]
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  clock_1s/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.807    clock_1s/count0_carry__3_n_4
    SLICE_X55Y27         FDRE                                         r  clock_1s/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.824     1.951    clock_1s/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  clock_1s/count_reg[20]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y27         FDRE (Hold_fdre_C_D)         0.105     1.544    clock_1s/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   CUR_STATE_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   NX_STATE_reg_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   NX_STATE_reg_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y29   state_transferBCD.counter_min_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X59Y28   state_transferBCD.counter_min_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27   state_transferBCD.counter_min_reg[1]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X58Y28   state_transferBCD.counter_min_reg[1]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   state_transferBCD.counter_min_reg[2]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X59Y27   state_transferBCD.counter_min_reg[2]_P/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   CUR_STATE_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   CUR_STATE_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   NX_STATE_reg_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   NX_STATE_reg_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   NX_STATE_reg_P/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   NX_STATE_reg_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   state_transferBCD.counter_min_reg[0]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   state_transferBCD.counter_min_reg[0]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y28   state_transferBCD.counter_min_reg[0]_P/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y28   state_transferBCD.counter_min_reg[0]_P/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   CUR_STATE_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   CUR_STATE_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   NX_STATE_reg_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   NX_STATE_reg_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   NX_STATE_reg_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   NX_STATE_reg_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   state_transferBCD.counter_min_reg[0]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   state_transferBCD.counter_min_reg[0]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y28   state_transferBCD.counter_min_reg[0]_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y28   state_transferBCD.counter_min_reg[0]_P/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[3]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.608ns (18.513%)  route 2.676ns (81.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          1.865     7.462    CUR_STATE
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.152     7.614 f  state_transferBCD.counter_sec_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.811     8.425    state_transferBCD.counter_sec_reg[3]_LDC_i_1_n_0
    SLICE_X63Y24         FDPE                                         f  state_transferBCD.counter_sec_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X63Y24         FDPE                                         r  state_transferBCD.counter_sec_reg[3]_P/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y24         FDPE (Recov_fdpe_C_PRE)     -0.561    14.507    state_transferBCD.counter_sec_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.pause_reg_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.608ns (21.430%)  route 2.229ns (78.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          1.587     7.184    CUR_STATE
    SLICE_X58Y25         LUT2 (Prop_lut2_I1_O)        0.152     7.336 f  state_transferBCD.pause_reg_LDC_i_1/O
                         net (fo=2, routed)           0.642     7.978    state_transferBCD.pause_reg_LDC_i_1_n_0
    SLICE_X57Y25         FDPE                                         f  state_transferBCD.pause_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X57Y25         FDPE                                         r  state_transferBCD.pause_reg_P/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y25         FDPE (Recov_fdpe_C_PRE)     -0.561    14.441    state_transferBCD.pause_reg_P
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.498ns  (required time - arrival time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.608ns (21.203%)  route 2.260ns (78.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          1.758     7.356    CUR_STATE
    SLICE_X59Y25         LUT2 (Prop_lut2_I1_O)        0.152     7.508 f  state_transferBCD.counter_sec_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.501     8.009    state_transferBCD.counter_sec_reg[0]_LDC_i_1_n_0
    SLICE_X62Y25         FDPE                                         f  state_transferBCD.counter_sec_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X62Y25         FDPE                                         r  state_transferBCD.counter_sec_reg[0]_P/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDPE (Recov_fdpe_C_PRE)     -0.561    14.507    state_transferBCD.counter_sec_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  6.498    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.608ns (23.586%)  route 1.970ns (76.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          1.260     6.857    CUR_STATE
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.152     7.009 f  state_transferBCD.counter_sec_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.710     7.719    state_transferBCD.counter_sec_reg[1]_LDC_i_1_n_0
    SLICE_X62Y26         FDPE                                         f  state_transferBCD.counter_sec_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  state_transferBCD.counter_sec_reg[1]_P/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDPE (Recov_fdpe_C_PRE)     -0.567    14.503    state_transferBCD.counter_sec_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[5]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.606ns (24.385%)  route 1.879ns (75.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          1.095     6.692    CUR_STATE
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.150     6.842 f  state_transferBCD.counter_min_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.785     7.626    state_transferBCD.counter_min_reg[5]_LDC_i_1_n_0
    SLICE_X56Y29         FDPE                                         f  state_transferBCD.counter_min_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X56Y29         FDPE                                         r  state_transferBCD.counter_min_reg[5]_P/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y29         FDPE (Recov_fdpe_C_PRE)     -0.563    14.445    state_transferBCD.counter_min_reg[5]_P
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.609ns (24.354%)  route 1.892ns (75.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          1.247     6.844    CUR_STATE
    SLICE_X58Y26         LUT2 (Prop_lut2_I1_O)        0.153     6.997 f  state_transferBCD.counter_min_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.645     7.642    state_transferBCD.counter_min_reg[1]_LDC_i_1_n_0
    SLICE_X58Y28         FDPE                                         f  state_transferBCD.counter_min_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X58Y28         FDPE                                         r  state_transferBCD.counter_min_reg[1]_P/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y28         FDPE (Recov_fdpe_C_PRE)     -0.562    14.510    state_transferBCD.counter_min_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.828%)  route 1.961ns (77.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          1.247     6.844    CUR_STATE
    SLICE_X58Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.968 f  state_transferBCD.counter_min_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.714     7.682    state_transferBCD.counter_min_reg[1]_LDC_i_2_n_0
    SLICE_X57Y27         FDCE                                         f  state_transferBCD.counter_min_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X57Y27         FDCE                                         r  state_transferBCD.counter_min_reg[1]_C/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.600    state_transferBCD.counter_min_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  6.918    

Slack (MET) :             6.974ns  (required time - arrival time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[4]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.610ns (25.483%)  route 1.784ns (74.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          1.241     6.839    CUR_STATE
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.154     6.993 f  state_transferBCD.counter_min_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.542     7.535    state_transferBCD.counter_min_reg[4]_LDC_i_1_n_0
    SLICE_X60Y30         FDPE                                         f  state_transferBCD.counter_min_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y30         FDPE                                         r  state_transferBCD.counter_min_reg[4]_P/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y30         FDPE (Recov_fdpe_C_PRE)     -0.564    14.509    state_transferBCD.counter_min_reg[4]_P
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  6.974    

Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[2]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.608ns (25.578%)  route 1.769ns (74.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          1.410     7.007    CUR_STATE
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.152     7.159 f  state_transferBCD.counter_min_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.359     7.518    state_transferBCD.counter_min_reg[2]_LDC_i_1_n_0
    SLICE_X59Y27         FDPE                                         f  state_transferBCD.counter_min_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X59Y27         FDPE                                         r  state_transferBCD.counter_min_reg[2]_P/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y27         FDPE (Recov_fdpe_C_PRE)     -0.561    14.509    state_transferBCD.counter_min_reg[2]_P
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[2]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.580ns (23.032%)  route 1.938ns (76.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          1.410     7.007    CUR_STATE
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.131 f  state_transferBCD.counter_min_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.528     7.660    state_transferBCD.counter_min_reg[2]_LDC_i_2_n_0
    SLICE_X59Y24         FDCE                                         f  state_transferBCD.counter_min_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.501    14.842    clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  state_transferBCD.counter_min_reg[2]_C/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.676    state_transferBCD.counter_min_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  7.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NX_STATE_reg_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.189ns (38.821%)  route 0.298ns (61.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  CUR_STATE_reg/Q
                         net (fo=28, routed)          0.100     1.708    CUR_STATE
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.048     1.756 f  NX_STATE_reg_LDC_i_1/O
                         net (fo=2, routed)           0.198     1.954    NX_STATE_reg_LDC_i_1_n_0
    SLICE_X62Y23         FDPE                                         f  NX_STATE_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  NX_STATE_reg_P/C
                         clock pessimism             -0.478     1.500    
    SLICE_X62Y23         FDPE (Remov_fdpe_C_PRE)     -0.157     1.343    NX_STATE_reg_P
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NX_STATE_reg_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.084%)  route 0.344ns (64.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  CUR_STATE_reg/Q
                         net (fo=28, routed)          0.100     1.708    CUR_STATE
    SLICE_X59Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.753 f  NX_STATE_reg_LDC_i_2/O
                         net (fo=2, routed)           0.244     1.997    NX_STATE_reg_LDC_i_2_n_0
    SLICE_X58Y23         FDCE                                         f  NX_STATE_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.849     1.976    clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  NX_STATE_reg_C/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    NX_STATE_reg_C
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[3]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.869%)  route 0.562ns (75.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          0.388     1.996    CUR_STATE
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.045     2.041 f  state_transferBCD.counter_min_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.174     2.215    state_transferBCD.counter_min_reg[3]_LDC_i_2_n_0
    SLICE_X61Y29         FDCE                                         f  state_transferBCD.counter_min_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  state_transferBCD.counter_min_reg[3]_C/C
                         clock pessimism             -0.478     1.502    
    SLICE_X61Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    state_transferBCD.counter_min_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[3]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.184ns (24.376%)  route 0.571ns (75.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          0.388     1.996    CUR_STATE
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.043     2.039 f  state_transferBCD.counter_min_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.183     2.222    state_transferBCD.counter_min_reg[3]_LDC_i_1_n_0
    SLICE_X60Y29         FDPE                                         f  state_transferBCD.counter_min_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X60Y29         FDPE                                         r  state_transferBCD.counter_min_reg[3]_P/C
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y29         FDPE (Remov_fdpe_C_PRE)     -0.138     1.364    state_transferBCD.counter_min_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[4]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.506%)  route 0.640ns (77.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          0.512     2.120    CUR_STATE
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.045     2.165 f  state_transferBCD.counter_min_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.128     2.294    state_transferBCD.counter_min_reg[4]_LDC_i_2_n_0
    SLICE_X59Y31         FDCE                                         f  state_transferBCD.counter_min_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X59Y31         FDCE                                         r  state_transferBCD.counter_min_reg[4]_C/C
                         clock pessimism             -0.478     1.504    
    SLICE_X59Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    state_transferBCD.counter_min_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.184ns (23.747%)  route 0.591ns (76.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          0.393     2.001    CUR_STATE
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.043     2.044 f  state_transferBCD.counter_min_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.198     2.242    state_transferBCD.counter_min_reg[0]_LDC_i_1_n_0
    SLICE_X59Y28         FDPE                                         f  state_transferBCD.counter_min_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.852     1.979    clk_IBUF_BUFG
    SLICE_X59Y28         FDPE                                         r  state_transferBCD.counter_min_reg[0]_P/C
                         clock pessimism             -0.478     1.501    
    SLICE_X59Y28         FDPE (Remov_fdpe_C_PRE)     -0.162     1.339    state_transferBCD.counter_min_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[5]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.460%)  route 0.681ns (78.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          0.491     2.099    CUR_STATE
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.045     2.144 f  state_transferBCD.counter_min_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.190     2.334    state_transferBCD.counter_min_reg[5]_LDC_i_2_n_0
    SLICE_X57Y28         FDCE                                         f  state_transferBCD.counter_min_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X57Y28         FDCE                                         r  state_transferBCD.counter_min_reg[5]_C/C
                         clock pessimism             -0.478     1.474    
    SLICE_X57Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    state_transferBCD.counter_min_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.500%)  route 0.641ns (77.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          0.453     2.061    CUR_STATE
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.106 f  state_transferBCD.counter_sec_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.294    state_transferBCD.counter_sec_reg[5]_LDC_i_1_n_0
    SLICE_X58Y27         FDPE                                         f  state_transferBCD.counter_sec_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X58Y27         FDPE                                         r  state_transferBCD.counter_sec_reg[5]_P/C
                         clock pessimism             -0.478     1.500    
    SLICE_X58Y27         FDPE (Remov_fdpe_C_PRE)     -0.162     1.338    state_transferBCD.counter_sec_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[4]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.185ns (22.116%)  route 0.651ns (77.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          0.454     2.062    CUR_STATE
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.044     2.106 f  state_transferBCD.counter_sec_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.197     2.304    state_transferBCD.counter_sec_reg[4]_LDC_i_1_n_0
    SLICE_X62Y27         FDPE                                         f  state_transferBCD.counter_sec_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X62Y27         FDPE                                         r  state_transferBCD.counter_sec_reg[4]_P/C
                         clock pessimism             -0.478     1.502    
    SLICE_X62Y27         FDPE (Remov_fdpe_C_PRE)     -0.157     1.345    state_transferBCD.counter_sec_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[4]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.185ns (20.933%)  route 0.699ns (79.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  CUR_STATE_reg/Q
                         net (fo=28, routed)          0.512     2.120    CUR_STATE
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.044     2.164 f  state_transferBCD.counter_min_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.186     2.351    state_transferBCD.counter_min_reg[4]_LDC_i_1_n_0
    SLICE_X60Y30         FDPE                                         f  state_transferBCD.counter_min_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X60Y30         FDPE                                         r  state_transferBCD.counter_min_reg[4]_P/C
                         clock pessimism             -0.478     1.503    
    SLICE_X60Y30         FDPE (Remov_fdpe_C_PRE)     -0.136     1.367    state_transferBCD.counter_min_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.984    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.100ns  (logic 4.538ns (49.868%)  route 4.562ns (50.132%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  four_digits_unit/digit_counter_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           1.274     1.792    four_digits_unit/digit_counter[1]
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124     1.916 r  four_digits_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.426     3.341    four_digits_unit/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.152     3.493 r  four_digits_unit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.863     5.356    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744     9.100 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.100    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.048ns  (logic 4.763ns (52.647%)  route 4.284ns (47.353%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  four_digits_unit/digit_counter_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           1.154     1.672    four_digits_unit/digit_counter[1]
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.150     1.822 r  four_digits_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.051     2.873    four_digits_unit/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.357     3.230 r  four_digits_unit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.079     5.309    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738     9.048 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.048    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.715ns  (logic 4.302ns (49.356%)  route 4.414ns (50.644%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  four_digits_unit/digit_counter_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           1.274     1.792    four_digits_unit/digit_counter[1]
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124     1.916 r  four_digits_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.426     3.341    four_digits_unit/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.465 r  four_digits_unit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.714     5.180    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.715 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.715    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.703ns  (logic 4.753ns (54.614%)  route 3.950ns (45.386%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  four_digits_unit/digit_counter_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           1.154     1.672    four_digits_unit/digit_counter[1]
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.150     1.822 r  four_digits_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.118     2.940    four_digits_unit/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.352     3.292 r  four_digits_unit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.678     4.970    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733     8.703 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.703    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.613ns  (logic 4.531ns (52.607%)  route 4.082ns (47.393%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  four_digits_unit/digit_counter_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           1.154     1.672    four_digits_unit/digit_counter[1]
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.150     1.822 r  four_digits_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.118     2.940    four_digits_unit/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.328     3.268 r  four_digits_unit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.810     5.078    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.613 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.613    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.579ns  (logic 4.500ns (52.458%)  route 4.079ns (47.542%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  four_digits_unit/digit_counter_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           1.154     1.672    four_digits_unit/digit_counter[1]
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.150     1.822 r  four_digits_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.051     2.873    four_digits_unit/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.328     3.201 r  four_digits_unit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.873     5.075    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.579 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.579    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.210ns  (logic 4.318ns (52.593%)  route 3.892ns (47.407%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         LDCE                         0.000     0.000 r  sw_reg[6]/G
    SLICE_X62Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sw_reg[6]/Q
                         net (fo=1, routed)           0.870     1.429    four_digits_unit/Q[6]
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     1.553 r  four_digits_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.363     2.916    four_digits_unit/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.124     3.040 r  four_digits_unit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.659     4.699    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.210 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.210    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.746ns  (logic 4.140ns (53.440%)  route 3.607ns (46.560%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  four_digits_unit/digit_counter_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           1.154     1.672    four_digits_unit/digit_counter[1]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.796 r  four_digits_unit/dp_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.453     4.249    an_OBUF[2]
    V7                   OBUF (Prop_obuf_I_O)         3.498     7.746 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     7.746    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.141ns  (logic 4.165ns (58.329%)  route 2.976ns (41.672%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  four_digits_unit/digit_counter_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           1.154     1.672    four_digits_unit/digit_counter[1]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.796 r  four_digits_unit/dp_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.822     3.618    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.141 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.141    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.581ns  (logic 4.373ns (66.445%)  route 2.208ns (33.555%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  four_digits_unit/digit_counter_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  four_digits_unit/digit_counter_reg[0]/Q
                         net (fo=10, routed)          0.492     1.010    four_digits_unit/digit_counter[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.150     1.160 r  four_digits_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     2.876    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.581 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.581    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            four_digits_unit/digit_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  four_digits_unit/digit_counter_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           0.186     0.350    four_digits_unit/digit_counter[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.043     0.393 r  four_digits_unit/digit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    four_digits_unit/plusOp[1]
    SLICE_X64Y27         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.pause_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            NX_STATE_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.265ns (62.209%)  route 0.161ns (37.791%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         LDCE                         0.000     0.000 r  state_transferBCD.pause_reg_LDC/G
    SLICE_X58Y24         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  state_transferBCD.pause_reg_LDC/Q
                         net (fo=8, routed)           0.161     0.381    action_Center/NX_STATE_reg__0_3
    SLICE_X59Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.426 r  action_Center/NX_STATE__0_i_1/O
                         net (fo=1, routed)           0.000     0.426    action_Center_n_1
    SLICE_X59Y23         FDRE                                         r  NX_STATE_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            state_transferBCD.counter_sec_reg[1]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.336ns (76.496%)  route 0.103ns (23.504%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         LDCE                         0.000     0.000 r  state_transferBCD.counter_sec_reg[1]_LDC/G
    SLICE_X61Y26         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  state_transferBCD.counter_sec_reg[1]_LDC/Q
                         net (fo=3, routed)           0.103     0.328    state_transferBCD.counter_sec_reg[1]_LDC_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.373 r  state_transferBCD.counter_sec[3]__0_i_7/O
                         net (fo=1, routed)           0.000     0.373    state_transferBCD.counter_sec[3]__0_i_7_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.439 r  state_transferBCD.counter_sec_reg[3]__0_i_1/O[1]
                         net (fo=1, routed)           0.000     0.439    counter_sec0_in[1]
    SLICE_X60Y26         FDSE                                         r  state_transferBCD.counter_sec_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            state_transferBCD.counter_sec_reg[5]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.336ns (76.496%)  route 0.103ns (23.504%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         LDCE                         0.000     0.000 r  state_transferBCD.counter_sec_reg[5]_LDC/G
    SLICE_X61Y27         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  state_transferBCD.counter_sec_reg[5]_LDC/Q
                         net (fo=3, routed)           0.103     0.328    state_transferBCD.counter_sec_reg[5]_LDC_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.045     0.373 r  state_transferBCD.counter_sec[5]__0_i_4/O
                         net (fo=1, routed)           0.000     0.373    state_transferBCD.counter_sec[5]__0_i_4_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.439 r  state_transferBCD.counter_sec_reg[5]__0_i_2/O[1]
                         net (fo=1, routed)           0.000     0.439    counter_sec0_in[5]
    SLICE_X60Y27         FDSE                                         r  state_transferBCD.counter_sec_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_min_reg[3]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_transferBCD.counter_min_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.186ns (41.217%)  route 0.265ns (58.783%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE                         0.000     0.000 r  state_transferBCD.counter_min_reg[3]__0/C
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_transferBCD.counter_min_reg[3]__0/Q
                         net (fo=2, routed)           0.137     0.278    state_transferBCD.counter_min_reg[3]__0_n_0
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.323 f  state_transferBCD.counter_min_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.128     0.451    state_transferBCD.counter_min_reg[3]_LDC_i_2_n_0
    SLICE_X59Y29         LDCE                                         f  state_transferBCD.counter_min_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            four_digits_unit/digit_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.209ns (42.754%)  route 0.280ns (57.246%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  four_digits_unit/digit_counter_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  four_digits_unit/digit_counter_reg[0]/Q
                         net (fo=10, routed)          0.280     0.444    four_digits_unit/digit_counter[0]
    SLICE_X64Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.489 r  four_digits_unit/digit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.489    four_digits_unit/plusOp[0]
    SLICE_X64Y27         FDRE                                         r  four_digits_unit/digit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_min_reg[4]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_transferBCD.counter_min_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.186ns (37.620%)  route 0.308ns (62.380%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE                         0.000     0.000 r  state_transferBCD.counter_min_reg[4]__0/C
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_transferBCD.counter_min_reg[4]__0/Q
                         net (fo=2, routed)           0.136     0.277    state_transferBCD.counter_min_reg[4]__0_n_0
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.322 f  state_transferBCD.counter_min_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.172     0.494    state_transferBCD.counter_min_reg[4]_LDC_i_2_n_0
    SLICE_X61Y30         LDCE                                         f  state_transferBCD.counter_min_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[2]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_transferBCD.counter_sec_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.209ns (41.223%)  route 0.298ns (58.777%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE                         0.000     0.000 r  state_transferBCD.counter_sec_reg[2]__0/C
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  state_transferBCD.counter_sec_reg[2]__0/Q
                         net (fo=2, routed)           0.136     0.300    state_transferBCD.counter_sec_reg[2]__0_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.345 f  state_transferBCD.counter_sec_reg[2]_LDC_i_2/O
                         net (fo=1, routed)           0.162     0.507    state_transferBCD.counter_sec_reg[2]_LDC_i_2_n_0
    SLICE_X59Y26         LDCE                                         f  state_transferBCD.counter_sec_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[0]__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            state_transferBCD.counter_sec_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.209ns (40.874%)  route 0.302ns (59.126%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDSE                         0.000     0.000 r  state_transferBCD.counter_sec_reg[0]__0/C
    SLICE_X60Y26         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  state_transferBCD.counter_sec_reg[0]__0/Q
                         net (fo=2, routed)           0.125     0.289    state_transferBCD.counter_sec_reg[0]__0_n_0
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.045     0.334 f  state_transferBCD.counter_sec_reg[0]_LDC_i_2/O
                         net (fo=1, routed)           0.177     0.511    state_transferBCD.counter_sec_reg[0]_LDC_i_2_n_0
    SLICE_X58Y25         LDCE                                         f  state_transferBCD.counter_sec_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            state_transferBCD.counter_sec_reg[2]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.421ns (80.307%)  route 0.103ns (19.693%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         LDCE                         0.000     0.000 r  state_transferBCD.counter_sec_reg[1]_LDC/G
    SLICE_X61Y26         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  state_transferBCD.counter_sec_reg[1]_LDC/Q
                         net (fo=3, routed)           0.103     0.328    state_transferBCD.counter_sec_reg[1]_LDC_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.373 r  state_transferBCD.counter_sec[3]__0_i_7/O
                         net (fo=1, routed)           0.000     0.373    state_transferBCD.counter_sec[3]__0_i_7_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.151     0.524 r  state_transferBCD.counter_sec_reg[3]__0_i_1/O[2]
                         net (fo=1, routed)           0.000     0.524    counter_sec0_in[2]
    SLICE_X60Y26         FDRE                                         r  state_transferBCD.counter_sec_reg[2]__0/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[5]__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.039ns  (logic 1.733ns (34.391%)  route 3.306ns (65.609%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         FDPE                                         r  state_transferBCD.counter_sec_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.518     5.659 r  state_transferBCD.counter_sec_reg[2]_P/Q
                         net (fo=5, routed)           0.841     6.500    state_transferBCD.counter_sec_reg[2]_P_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.624 r  state_transferBCD.counter_min[5]__0_i_5/O
                         net (fo=3, routed)           0.657     7.282    state_transferBCD.counter_min[5]__0_i_5_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.406 r  state_transferBCD.counter_sec[3]__0_i_9/O
                         net (fo=5, routed)           1.170     8.575    state_transferBCD.counter_sec[3]__0_i_9_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.699 r  state_transferBCD.counter_sec[3]__0_i_4/O
                         net (fo=1, routed)           0.638     9.337    state_transferBCD.counter_sec[3]__0_i_4_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.857 r  state_transferBCD.counter_sec_reg[3]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.857    state_transferBCD.counter_sec_reg[3]__0_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.180 r  state_transferBCD.counter_sec_reg[5]__0_i_2/O[1]
                         net (fo=1, routed)           0.000    10.180    counter_sec0_in[5]
    SLICE_X60Y27         FDSE                                         r  state_transferBCD.counter_sec_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[4]__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.935ns  (logic 1.629ns (33.008%)  route 3.306ns (66.992%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         FDPE                                         r  state_transferBCD.counter_sec_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.518     5.659 r  state_transferBCD.counter_sec_reg[2]_P/Q
                         net (fo=5, routed)           0.841     6.500    state_transferBCD.counter_sec_reg[2]_P_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.624 r  state_transferBCD.counter_min[5]__0_i_5/O
                         net (fo=3, routed)           0.657     7.282    state_transferBCD.counter_min[5]__0_i_5_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.406 r  state_transferBCD.counter_sec[3]__0_i_9/O
                         net (fo=5, routed)           1.170     8.575    state_transferBCD.counter_sec[3]__0_i_9_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.699 r  state_transferBCD.counter_sec[3]__0_i_4/O
                         net (fo=1, routed)           0.638     9.337    state_transferBCD.counter_sec[3]__0_i_4_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.857 r  state_transferBCD.counter_sec_reg[3]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.857    state_transferBCD.counter_sec_reg[3]__0_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.076 r  state_transferBCD.counter_sec_reg[5]__0_i_2/O[0]
                         net (fo=1, routed)           0.000    10.076    counter_sec0_in[4]
    SLICE_X60Y27         FDSE                                         r  state_transferBCD.counter_sec_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[3]__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.806ns  (logic 1.500ns (31.210%)  route 3.306ns (68.790%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         FDPE                                         r  state_transferBCD.counter_sec_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.518     5.659 r  state_transferBCD.counter_sec_reg[2]_P/Q
                         net (fo=5, routed)           0.841     6.500    state_transferBCD.counter_sec_reg[2]_P_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.624 r  state_transferBCD.counter_min[5]__0_i_5/O
                         net (fo=3, routed)           0.657     7.282    state_transferBCD.counter_min[5]__0_i_5_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.406 r  state_transferBCD.counter_sec[3]__0_i_9/O
                         net (fo=5, routed)           1.170     8.575    state_transferBCD.counter_sec[3]__0_i_9_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.699 r  state_transferBCD.counter_sec[3]__0_i_4/O
                         net (fo=1, routed)           0.638     9.337    state_transferBCD.counter_sec[3]__0_i_4_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.947 r  state_transferBCD.counter_sec_reg[3]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     9.947    counter_sec0_in[3]
    SLICE_X60Y26         FDSE                                         r  state_transferBCD.counter_sec_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[2]__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.743ns  (logic 1.437ns (30.297%)  route 3.306ns (69.703%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         FDPE                                         r  state_transferBCD.counter_sec_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.518     5.659 r  state_transferBCD.counter_sec_reg[2]_P/Q
                         net (fo=5, routed)           0.841     6.500    state_transferBCD.counter_sec_reg[2]_P_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.624 r  state_transferBCD.counter_min[5]__0_i_5/O
                         net (fo=3, routed)           0.657     7.282    state_transferBCD.counter_min[5]__0_i_5_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.406 r  state_transferBCD.counter_sec[3]__0_i_9/O
                         net (fo=5, routed)           1.170     8.575    state_transferBCD.counter_sec[3]__0_i_9_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.699 r  state_transferBCD.counter_sec[3]__0_i_4/O
                         net (fo=1, routed)           0.638     9.337    state_transferBCD.counter_sec[3]__0_i_4_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.884 r  state_transferBCD.counter_sec_reg[3]__0_i_1/O[2]
                         net (fo=1, routed)           0.000     9.884    counter_sec0_in[2]
    SLICE_X60Y26         FDRE                                         r  state_transferBCD.counter_sec_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_min_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.pause_reg__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.360ns  (logic 0.890ns (20.413%)  route 3.470ns (79.587%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y30         FDPE                                         r  state_transferBCD.counter_min_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.664 f  state_transferBCD.counter_min_reg[4]_P/Q
                         net (fo=7, routed)           0.845     6.510    state_transferBCD.counter_min_reg[4]_P_n_0
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.634 f  sw_reg[14]_i_4/O
                         net (fo=23, routed)          0.996     7.629    counter_min__0[4]
    SLICE_X58Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.753 f  state_transferBCD.counter_min[4]__0_i_2/O
                         net (fo=6, routed)           1.145     8.898    state_transferBCD.counter_min[4]__0_i_2_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.022 r  state_transferBCD.pause__0_i_1/O
                         net (fo=1, routed)           0.484     9.506    state_transferBCD.pause__0_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  state_transferBCD.pause_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[5]__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.278ns  (logic 0.828ns (19.356%)  route 3.450ns (80.644%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y27         FDPE                                         r  state_transferBCD.counter_sec_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  state_transferBCD.counter_sec_reg[4]_P/Q
                         net (fo=11, routed)          1.113     6.711    state_transferBCD.counter_sec_reg[4]_P_n_0
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.835 r  state_transferBCD.counter_min[5]__0_i_6/O
                         net (fo=2, routed)           0.685     7.520    state_transferBCD.counter_min[5]__0_i_6_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.644 f  state_transferBCD.counter_min[5]__0_i_3/O
                         net (fo=7, routed)           1.652     9.296    state_transferBCD.counter_min[5]__0_i_3_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.420 r  state_transferBCD.counter_min[5]__0_i_1/O
                         net (fo=1, routed)           0.000     9.420    state_transferBCD.counter_min[5]__0_i_1_n_0
    SLICE_X57Y30         FDRE                                         r  state_transferBCD.counter_min_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_min_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[4]__0/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.012ns  (logic 0.890ns (22.184%)  route 3.122ns (77.816%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y30         FDPE                                         r  state_transferBCD.counter_min_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.664 r  state_transferBCD.counter_min_reg[4]_P/Q
                         net (fo=7, routed)           0.845     6.510    state_transferBCD.counter_min_reg[4]_P_n_0
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.634 r  sw_reg[14]_i_4/O
                         net (fo=23, routed)          0.996     7.629    counter_min__0[4]
    SLICE_X58Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.753 r  state_transferBCD.counter_min[4]__0_i_2/O
                         net (fo=6, routed)           0.742     8.495    state_transferBCD.counter_min[4]__0_i_2_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.619 r  state_transferBCD.counter_sec[5]__0_i_1/O
                         net (fo=6, routed)           0.539     9.158    state_transferBCD.counter_sec[5]__0_i_1_n_0
    SLICE_X60Y27         FDSE                                         r  state_transferBCD.counter_sec_reg[4]__0/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_min_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[5]__0/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.012ns  (logic 0.890ns (22.184%)  route 3.122ns (77.816%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y30         FDPE                                         r  state_transferBCD.counter_min_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.664 r  state_transferBCD.counter_min_reg[4]_P/Q
                         net (fo=7, routed)           0.845     6.510    state_transferBCD.counter_min_reg[4]_P_n_0
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.634 r  sw_reg[14]_i_4/O
                         net (fo=23, routed)          0.996     7.629    counter_min__0[4]
    SLICE_X58Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.753 r  state_transferBCD.counter_min[4]__0_i_2/O
                         net (fo=6, routed)           0.742     8.495    state_transferBCD.counter_min[4]__0_i_2_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.619 r  state_transferBCD.counter_sec[5]__0_i_1/O
                         net (fo=6, routed)           0.539     9.158    state_transferBCD.counter_sec[5]__0_i_1_n_0
    SLICE_X60Y27         FDSE                                         r  state_transferBCD.counter_sec_reg[5]__0/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_min_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[0]__0/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.872ns  (logic 0.890ns (22.986%)  route 2.982ns (77.014%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y30         FDPE                                         r  state_transferBCD.counter_min_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.664 r  state_transferBCD.counter_min_reg[4]_P/Q
                         net (fo=7, routed)           0.845     6.510    state_transferBCD.counter_min_reg[4]_P_n_0
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.634 r  sw_reg[14]_i_4/O
                         net (fo=23, routed)          0.996     7.629    counter_min__0[4]
    SLICE_X58Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.753 r  state_transferBCD.counter_min[4]__0_i_2/O
                         net (fo=6, routed)           0.742     8.495    state_transferBCD.counter_min[4]__0_i_2_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.619 r  state_transferBCD.counter_sec[5]__0_i_1/O
                         net (fo=6, routed)           0.399     9.018    state_transferBCD.counter_sec[5]__0_i_1_n_0
    SLICE_X60Y26         FDSE                                         r  state_transferBCD.counter_sec_reg[0]__0/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_min_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[1]__0/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.872ns  (logic 0.890ns (22.986%)  route 2.982ns (77.014%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y30         FDPE                                         r  state_transferBCD.counter_min_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.664 r  state_transferBCD.counter_min_reg[4]_P/Q
                         net (fo=7, routed)           0.845     6.510    state_transferBCD.counter_min_reg[4]_P_n_0
    SLICE_X56Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.634 r  sw_reg[14]_i_4/O
                         net (fo=23, routed)          0.996     7.629    counter_min__0[4]
    SLICE_X58Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.753 r  state_transferBCD.counter_min[4]__0_i_2/O
                         net (fo=6, routed)           0.742     8.495    state_transferBCD.counter_min[4]__0_i_2_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.619 r  state_transferBCD.counter_sec[5]__0_i_1/O
                         net (fo=6, routed)           0.399     9.018    state_transferBCD.counter_sec[5]__0_i_1_n_0
    SLICE_X60Y26         FDSE                                         r  state_transferBCD.counter_sec_reg[1]__0/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 NX_STATE_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NX_STATE_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.789%)  route 0.136ns (42.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  NX_STATE_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  NX_STATE_reg_C/Q
                         net (fo=4, routed)           0.136     1.742    action_Center/NX_STATE_reg__0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  action_Center/NX_STATE__0_i_1/O
                         net (fo=1, routed)           0.000     1.787    action_Center_n_1
    SLICE_X59Y23         FDRE                                         r  NX_STATE_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[5]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.412%)  route 0.122ns (32.588%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y27         FDPE                                         r  state_transferBCD.counter_sec_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  state_transferBCD.counter_sec_reg[5]_P/Q
                         net (fo=3, routed)           0.122     1.730    state_transferBCD.counter_sec_reg[5]_P_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.775 r  state_transferBCD.counter_sec[5]__0_i_4/O
                         net (fo=1, routed)           0.000     1.775    state_transferBCD.counter_sec[5]__0_i_4_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.841 r  state_transferBCD.counter_sec_reg[5]__0_i_2/O[1]
                         net (fo=1, routed)           0.000     1.841    counter_sec0_in[5]
    SLICE_X60Y27         FDSE                                         r  state_transferBCD.counter_sec_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[0]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.256ns (61.254%)  route 0.162ns (38.746%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X62Y25         FDPE                                         r  state_transferBCD.counter_sec_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  state_transferBCD.counter_sec_reg[0]_P/Q
                         net (fo=4, routed)           0.162     1.768    state_transferBCD.counter_sec_reg[0]_P_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  state_transferBCD.counter_sec[3]__0_i_8/O
                         net (fo=1, routed)           0.000     1.813    state_transferBCD.counter_sec[3]__0_i_8_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.883 r  state_transferBCD.counter_sec_reg[3]__0_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    counter_sec0_in[0]
    SLICE_X60Y26         FDSE                                         r  state_transferBCD.counter_sec_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[1]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.291ns (64.248%)  route 0.162ns (35.752%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X62Y25         FDPE                                         r  state_transferBCD.counter_sec_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  state_transferBCD.counter_sec_reg[0]_P/Q
                         net (fo=4, routed)           0.162     1.768    state_transferBCD.counter_sec_reg[0]_P_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  state_transferBCD.counter_sec[3]__0_i_8/O
                         net (fo=1, routed)           0.000     1.813    state_transferBCD.counter_sec[3]__0_i_8_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.918 r  state_transferBCD.counter_sec_reg[3]__0_i_1/O[1]
                         net (fo=1, routed)           0.000     1.918    counter_sec0_in[1]
    SLICE_X60Y26         FDSE                                         r  state_transferBCD.counter_sec_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_min_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.186ns (40.901%)  route 0.269ns (59.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  state_transferBCD.counter_min_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  state_transferBCD.counter_min_reg[3]_C/Q
                         net (fo=5, routed)           0.152     1.762    state_transferBCD.counter_min_reg[3]_C_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  sw_reg[13]_i_1/O
                         net (fo=1, routed)           0.116     1.923    p_22_out[13]
    SLICE_X62Y29         LDCE                                         r  sw_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_min_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[0]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.186ns (40.309%)  route 0.275ns (59.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X59Y28         FDPE                                         r  state_transferBCD.counter_min_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  state_transferBCD.counter_min_reg[0]_P/Q
                         net (fo=8, routed)           0.275     1.884    state_transferBCD.counter_min_reg[0]_P_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.929 r  state_transferBCD.counter_min[0]__0_i_1/O
                         net (fo=1, routed)           0.000     1.929    state_transferBCD.counter_min[0]__0_i_1_n_0
    SLICE_X58Y30         FDRE                                         r  state_transferBCD.counter_min_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[2]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.331ns (67.149%)  route 0.162ns (32.851%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X62Y25         FDPE                                         r  state_transferBCD.counter_sec_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  state_transferBCD.counter_sec_reg[0]_P/Q
                         net (fo=4, routed)           0.162     1.768    state_transferBCD.counter_sec_reg[0]_P_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  state_transferBCD.counter_sec[3]__0_i_8/O
                         net (fo=1, routed)           0.000     1.813    state_transferBCD.counter_sec[3]__0_i_8_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.958 r  state_transferBCD.counter_sec_reg[3]__0_i_1/O[2]
                         net (fo=1, routed)           0.000     1.958    counter_sec0_in[2]
    SLICE_X60Y26         FDRE                                         r  state_transferBCD.counter_sec_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_min_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_min_reg[4]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.209ns (42.482%)  route 0.283ns (57.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X60Y30         FDPE                                         r  state_transferBCD.counter_min_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.633 r  state_transferBCD.counter_min_reg[4]_P/Q
                         net (fo=7, routed)           0.283     1.916    state_transferBCD.counter_min_reg[4]_P_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.961 r  state_transferBCD.counter_min[4]__0_i_1/O
                         net (fo=1, routed)           0.000     1.961    state_transferBCD.counter_min[4]__0_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  state_transferBCD.counter_min_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[3]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.351ns (68.430%)  route 0.162ns (31.570%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X62Y25         FDPE                                         r  state_transferBCD.counter_sec_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  state_transferBCD.counter_sec_reg[0]_P/Q
                         net (fo=4, routed)           0.162     1.768    state_transferBCD.counter_sec_reg[0]_P_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  state_transferBCD.counter_sec[3]__0_i_8/O
                         net (fo=1, routed)           0.000     1.813    state_transferBCD.counter_sec[3]__0_i_8_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     1.978 r  state_transferBCD.counter_sec_reg[3]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     1.978    counter_sec0_in[3]
    SLICE_X60Y26         FDSE                                         r  state_transferBCD.counter_sec_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_transferBCD.counter_sec_reg[4]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.384ns (70.339%)  route 0.162ns (29.661%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X62Y25         FDPE                                         r  state_transferBCD.counter_sec_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  state_transferBCD.counter_sec_reg[0]_P/Q
                         net (fo=4, routed)           0.162     1.768    state_transferBCD.counter_sec_reg[0]_P_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  state_transferBCD.counter_sec[3]__0_i_8/O
                         net (fo=1, routed)           0.000     1.813    state_transferBCD.counter_sec[3]__0_i_8_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.958 r  state_transferBCD.counter_sec_reg[3]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    state_transferBCD.counter_sec_reg[3]__0_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.011 r  state_transferBCD.counter_sec_reg[5]__0_i_2/O[0]
                         net (fo=1, routed)           0.000     2.011    counter_sec0_in[4]
    SLICE_X60Y27         FDSE                                         r  state_transferBCD.counter_sec_reg[4]__0/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            action_Center/count1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.146ns  (logic 1.565ns (25.470%)  route 4.580ns (74.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.241     4.683    action_Center/btnC_IBUF
    SLICE_X62Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.807 r  action_Center/count1[0]_i_1/O
                         net (fo=32, routed)          1.339     6.146    action_Center/clear
    SLICE_X61Y20         FDRE                                         r  action_Center/count1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.507     4.848    action_Center/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  action_Center/count1_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            action_Center/count1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.146ns  (logic 1.565ns (25.470%)  route 4.580ns (74.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.241     4.683    action_Center/btnC_IBUF
    SLICE_X62Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.807 r  action_Center/count1[0]_i_1/O
                         net (fo=32, routed)          1.339     6.146    action_Center/clear
    SLICE_X61Y20         FDRE                                         r  action_Center/count1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.507     4.848    action_Center/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  action_Center/count1_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            action_Center/count1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.146ns  (logic 1.565ns (25.470%)  route 4.580ns (74.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.241     4.683    action_Center/btnC_IBUF
    SLICE_X62Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.807 r  action_Center/count1[0]_i_1/O
                         net (fo=32, routed)          1.339     6.146    action_Center/clear
    SLICE_X61Y20         FDRE                                         r  action_Center/count1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.507     4.848    action_Center/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  action_Center/count1_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            action_Center/count1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.146ns  (logic 1.565ns (25.470%)  route 4.580ns (74.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.241     4.683    action_Center/btnC_IBUF
    SLICE_X62Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.807 r  action_Center/count1[0]_i_1/O
                         net (fo=32, routed)          1.339     6.146    action_Center/clear
    SLICE_X61Y20         FDRE                                         r  action_Center/count1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.507     4.848    action_Center/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  action_Center/count1_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            action_Center/count1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.046ns  (logic 1.565ns (25.888%)  route 4.481ns (74.112%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.241     4.683    action_Center/btnC_IBUF
    SLICE_X62Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.807 r  action_Center/count1[0]_i_1/O
                         net (fo=32, routed)          1.240     6.046    action_Center/clear
    SLICE_X61Y18         FDRE                                         r  action_Center/count1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.508     4.849    action_Center/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  action_Center/count1_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            action_Center/count1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.046ns  (logic 1.565ns (25.888%)  route 4.481ns (74.112%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.241     4.683    action_Center/btnC_IBUF
    SLICE_X62Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.807 r  action_Center/count1[0]_i_1/O
                         net (fo=32, routed)          1.240     6.046    action_Center/clear
    SLICE_X61Y18         FDRE                                         r  action_Center/count1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.508     4.849    action_Center/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  action_Center/count1_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            action_Center/count1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.046ns  (logic 1.565ns (25.888%)  route 4.481ns (74.112%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.241     4.683    action_Center/btnC_IBUF
    SLICE_X62Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.807 r  action_Center/count1[0]_i_1/O
                         net (fo=32, routed)          1.240     6.046    action_Center/clear
    SLICE_X61Y18         FDRE                                         r  action_Center/count1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.508     4.849    action_Center/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  action_Center/count1_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            action_Center/count1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.046ns  (logic 1.565ns (25.888%)  route 4.481ns (74.112%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.241     4.683    action_Center/btnC_IBUF
    SLICE_X62Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.807 r  action_Center/count1[0]_i_1/O
                         net (fo=32, routed)          1.240     6.046    action_Center/clear
    SLICE_X61Y18         FDRE                                         r  action_Center/count1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.508     4.849    action_Center/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  action_Center/count1_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            action_UP/count1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.039ns  (logic 1.578ns (26.128%)  route 4.461ns (73.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=3, routed)           3.224     4.678    action_UP/btnU_IBUF
    SLICE_X59Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.802 r  action_UP/count1[0]_i_1__0/O
                         net (fo=32, routed)          1.237     6.039    action_UP/count1[0]_i_1__0_n_0
    SLICE_X60Y18         FDRE                                         r  action_UP/count1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.508     4.849    action_UP/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  action_UP/count1_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            action_UP/count1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.039ns  (logic 1.578ns (26.128%)  route 4.461ns (73.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=3, routed)           3.224     4.678    action_UP/btnU_IBUF
    SLICE_X59Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.802 r  action_UP/count1[0]_i_1__0/O
                         net (fo=32, routed)          1.237     6.039    action_UP/count1[0]_i_1__0_n_0
    SLICE_X60Y18         FDRE                                         r  action_UP/count1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.508     4.849    action_UP/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  action_UP/count1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/Q
                            (internal pin)
  Destination:            CUR_STATE_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.000ns (0.000%)  route 0.228ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         LDCE                         0.000     0.000 f  reset_reg/Q
                         net (fo=2, routed)           0.228     0.228    reset
    SLICE_X58Y22         FDPE                                         f  CUR_STATE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  CUR_STATE_reg/C

Slack:                    inf
  Source:                 state_transferBCD.counter_min_reg[4]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_transferBCD.counter_min_reg[4]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.301%)  route 0.264ns (58.699%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE                         0.000     0.000 r  state_transferBCD.counter_min_reg[4]__0/C
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_transferBCD.counter_min_reg[4]__0/Q
                         net (fo=2, routed)           0.136     0.277    state_transferBCD.counter_min_reg[4]__0_n_0
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.322 f  state_transferBCD.counter_min_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.128     0.450    state_transferBCD.counter_min_reg[4]_LDC_i_2_n_0
    SLICE_X59Y31         FDCE                                         f  state_transferBCD.counter_min_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X59Y31         FDCE                                         r  state_transferBCD.counter_min_reg[4]_C/C

Slack:                    inf
  Source:                 state_transferBCD.counter_min_reg[2]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_transferBCD.counter_min_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.187ns (40.755%)  route 0.272ns (59.245%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE                         0.000     0.000 r  state_transferBCD.counter_min_reg[2]__0/C
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  state_transferBCD.counter_min_reg[2]__0/Q
                         net (fo=2, routed)           0.137     0.278    state_transferBCD.counter_min_reg[2]__0_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.046     0.324 f  state_transferBCD.counter_min_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.135     0.459    state_transferBCD.counter_min_reg[2]_LDC_i_1_n_0
    SLICE_X59Y27         FDPE                                         f  state_transferBCD.counter_min_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X59Y27         FDPE                                         r  state_transferBCD.counter_min_reg[2]_P/C

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[4]__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            state_transferBCD.counter_sec_reg[4]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.212ns (43.147%)  route 0.279ns (56.853%))
  Logic Levels:           2  (FDSE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDSE                         0.000     0.000 r  state_transferBCD.counter_sec_reg[4]__0/C
    SLICE_X60Y27         FDSE (Prop_fdse_C_Q)         0.164     0.164 f  state_transferBCD.counter_sec_reg[4]__0/Q
                         net (fo=2, routed)           0.082     0.246    state_transferBCD.counter_sec_reg[4]__0_n_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.048     0.294 f  state_transferBCD.counter_sec_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.197     0.491    state_transferBCD.counter_sec_reg[4]_LDC_i_1_n_0
    SLICE_X62Y27         FDPE                                         f  state_transferBCD.counter_sec_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X62Y27         FDPE                                         r  state_transferBCD.counter_sec_reg[4]_P/C

Slack:                    inf
  Source:                 state_transferBCD.counter_min_reg[3]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_transferBCD.counter_min_reg[3]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.400%)  route 0.311ns (62.600%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE                         0.000     0.000 r  state_transferBCD.counter_min_reg[3]__0/C
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_transferBCD.counter_min_reg[3]__0/Q
                         net (fo=2, routed)           0.137     0.278    state_transferBCD.counter_min_reg[3]__0_n_0
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.323 f  state_transferBCD.counter_min_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.174     0.497    state_transferBCD.counter_min_reg[3]_LDC_i_2_n_0
    SLICE_X61Y29         FDCE                                         f  state_transferBCD.counter_min_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  state_transferBCD.counter_min_reg[3]_C/C

Slack:                    inf
  Source:                 state_transferBCD.counter_min_reg[3]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_transferBCD.counter_min_reg[3]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.741%)  route 0.320ns (63.259%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE                         0.000     0.000 r  state_transferBCD.counter_min_reg[3]__0/C
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  state_transferBCD.counter_min_reg[3]__0/Q
                         net (fo=2, routed)           0.137     0.278    state_transferBCD.counter_min_reg[3]__0_n_0
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.323 f  state_transferBCD.counter_min_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.183     0.506    state_transferBCD.counter_min_reg[3]_LDC_i_1_n_0
    SLICE_X60Y29         FDPE                                         f  state_transferBCD.counter_min_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X60Y29         FDPE                                         r  state_transferBCD.counter_min_reg[3]_P/C

Slack:                    inf
  Source:                 state_transferBCD.counter_min_reg[4]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_transferBCD.counter_min_reg[4]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.192ns (37.305%)  route 0.323ns (62.695%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE                         0.000     0.000 r  state_transferBCD.counter_min_reg[4]__0/C
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  state_transferBCD.counter_min_reg[4]__0/Q
                         net (fo=2, routed)           0.136     0.277    state_transferBCD.counter_min_reg[4]__0_n_0
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.051     0.328 f  state_transferBCD.counter_min_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.186     0.515    state_transferBCD.counter_min_reg[4]_LDC_i_1_n_0
    SLICE_X60Y30         FDPE                                         f  state_transferBCD.counter_min_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X60Y30         FDPE                                         r  state_transferBCD.counter_min_reg[4]_P/C

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[0]__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            state_transferBCD.counter_sec_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.212ns (40.417%)  route 0.313ns (59.583%))
  Logic Levels:           2  (FDSE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDSE                         0.000     0.000 r  state_transferBCD.counter_sec_reg[0]__0/C
    SLICE_X60Y26         FDSE (Prop_fdse_C_Q)         0.164     0.164 f  state_transferBCD.counter_sec_reg[0]__0/Q
                         net (fo=2, routed)           0.125     0.289    state_transferBCD.counter_sec_reg[0]__0_n_0
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.048     0.337 f  state_transferBCD.counter_sec_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.187     0.525    state_transferBCD.counter_sec_reg[0]_LDC_i_1_n_0
    SLICE_X62Y25         FDPE                                         f  state_transferBCD.counter_sec_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.850     1.977    clk_IBUF_BUFG
    SLICE_X62Y25         FDPE                                         r  state_transferBCD.counter_sec_reg[0]_P/C

Slack:                    inf
  Source:                 state_transferBCD.counter_sec_reg[5]__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            state_transferBCD.counter_sec_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.209ns (39.322%)  route 0.323ns (60.678%))
  Logic Levels:           2  (FDSE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDSE                         0.000     0.000 r  state_transferBCD.counter_sec_reg[5]__0/C
    SLICE_X60Y27         FDSE (Prop_fdse_C_Q)         0.164     0.164 f  state_transferBCD.counter_sec_reg[5]__0/Q
                         net (fo=2, routed)           0.135     0.299    state_transferBCD.counter_sec_reg[5]__0_n_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.344 f  state_transferBCD.counter_sec_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.187     0.532    state_transferBCD.counter_sec_reg[5]_LDC_i_1_n_0
    SLICE_X58Y27         FDPE                                         f  state_transferBCD.counter_sec_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X58Y27         FDPE                                         r  state_transferBCD.counter_sec_reg[5]_P/C

Slack:                    inf
  Source:                 state_transferBCD.counter_min_reg[2]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_transferBCD.counter_min_reg[2]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.897%)  route 0.347ns (65.103%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE                         0.000     0.000 r  state_transferBCD.counter_min_reg[2]__0/C
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_transferBCD.counter_min_reg[2]__0/Q
                         net (fo=2, routed)           0.137     0.278    state_transferBCD.counter_min_reg[2]__0_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.323 f  state_transferBCD.counter_min_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.210     0.533    state_transferBCD.counter_min_reg[2]_LDC_i_2_n_0
    SLICE_X59Y24         FDCE                                         f  state_transferBCD.counter_min_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.848     1.975    clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  state_transferBCD.counter_min_reg[2]_C/C





