#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Fix */
Fix__0__DM__MASK EQU 0x38
Fix__0__DM__SHIFT EQU 3
Fix__0__DR EQU CYREG_PRT3_DR
Fix__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Fix__0__HSIOM_MASK EQU 0x000000F0
Fix__0__HSIOM_SHIFT EQU 4
Fix__0__INTCFG EQU CYREG_PRT3_INTCFG
Fix__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Fix__0__MASK EQU 0x02
Fix__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Fix__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Fix__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Fix__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Fix__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Fix__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Fix__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Fix__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Fix__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Fix__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Fix__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Fix__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Fix__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Fix__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Fix__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Fix__0__PC EQU CYREG_PRT3_PC
Fix__0__PC2 EQU CYREG_PRT3_PC2
Fix__0__PORT EQU 3
Fix__0__PS EQU CYREG_PRT3_PS
Fix__0__SHIFT EQU 1
Fix__DR EQU CYREG_PRT3_DR
Fix__INTCFG EQU CYREG_PRT3_INTCFG
Fix__INTSTAT EQU CYREG_PRT3_INTSTAT
Fix__MASK EQU 0x02
Fix__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Fix__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Fix__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Fix__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Fix__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Fix__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Fix__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Fix__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Fix__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Fix__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Fix__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Fix__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Fix__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Fix__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Fix__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Fix__PC EQU CYREG_PRT3_PC
Fix__PC2 EQU CYREG_PRT3_PC2
Fix__PORT EQU 3
Fix__PS EQU CYREG_PRT3_PS
Fix__SHIFT EQU 1

/* pwm */
pwm__0__DM__MASK EQU 0x07
pwm__0__DM__SHIFT EQU 0
pwm__0__DR EQU CYREG_PRT3_DR
pwm__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
pwm__0__HSIOM_MASK EQU 0x0000000F
pwm__0__HSIOM_SHIFT EQU 0
pwm__0__INTCFG EQU CYREG_PRT3_INTCFG
pwm__0__INTSTAT EQU CYREG_PRT3_INTSTAT
pwm__0__MASK EQU 0x01
pwm__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
pwm__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
pwm__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
pwm__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
pwm__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
pwm__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
pwm__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
pwm__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
pwm__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
pwm__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
pwm__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
pwm__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
pwm__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
pwm__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
pwm__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
pwm__0__PC EQU CYREG_PRT3_PC
pwm__0__PC2 EQU CYREG_PRT3_PC2
pwm__0__PORT EQU 3
pwm__0__PS EQU CYREG_PRT3_PS
pwm__0__SHIFT EQU 0
pwm__DR EQU CYREG_PRT3_DR
pwm__INTCFG EQU CYREG_PRT3_INTCFG
pwm__INTSTAT EQU CYREG_PRT3_INTSTAT
pwm__MASK EQU 0x01
pwm__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
pwm__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
pwm__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
pwm__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
pwm__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
pwm__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
pwm__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
pwm__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
pwm__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
pwm__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
pwm__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
pwm__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
pwm__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
pwm__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
pwm__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
pwm__PC EQU CYREG_PRT3_PC
pwm__PC2 EQU CYREG_PRT3_PC2
pwm__PORT EQU 3
pwm__PS EQU CYREG_PRT3_PS
pwm__SHIFT EQU 0

/* Data */
Data__0__DM__MASK EQU 0x1C0000
Data__0__DM__SHIFT EQU 18
Data__0__DR EQU CYREG_PRT2_DR
Data__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Data__0__HSIOM_MASK EQU 0x0F000000
Data__0__HSIOM_SHIFT EQU 24
Data__0__INTCFG EQU CYREG_PRT2_INTCFG
Data__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Data__0__MASK EQU 0x40
Data__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Data__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Data__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Data__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Data__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Data__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Data__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Data__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Data__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Data__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Data__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Data__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Data__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Data__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Data__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Data__0__PC EQU CYREG_PRT2_PC
Data__0__PC2 EQU CYREG_PRT2_PC2
Data__0__PORT EQU 2
Data__0__PS EQU CYREG_PRT2_PS
Data__0__SHIFT EQU 6
Data__DR EQU CYREG_PRT2_DR
Data__INTCFG EQU CYREG_PRT2_INTCFG
Data__INTSTAT EQU CYREG_PRT2_INTSTAT
Data__MASK EQU 0x40
Data__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Data__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Data__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Data__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Data__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Data__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Data__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Data__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Data__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Data__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Data__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Data__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Data__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Data__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Data__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Data__PC EQU CYREG_PRT2_PC
Data__PC2 EQU CYREG_PRT2_PC2
Data__PORT EQU 2
Data__PS EQU CYREG_PRT2_PS
Data__SHIFT EQU 6

/* pwm2 */
pwm2__0__DM__MASK EQU 0xE00000
pwm2__0__DM__SHIFT EQU 21
pwm2__0__DR EQU CYREG_PRT3_DR
pwm2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
pwm2__0__HSIOM_MASK EQU 0xF0000000
pwm2__0__HSIOM_SHIFT EQU 28
pwm2__0__INTCFG EQU CYREG_PRT3_INTCFG
pwm2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
pwm2__0__MASK EQU 0x80
pwm2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
pwm2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
pwm2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
pwm2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
pwm2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
pwm2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
pwm2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
pwm2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
pwm2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
pwm2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
pwm2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
pwm2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
pwm2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
pwm2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
pwm2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
pwm2__0__PC EQU CYREG_PRT3_PC
pwm2__0__PC2 EQU CYREG_PRT3_PC2
pwm2__0__PORT EQU 3
pwm2__0__PS EQU CYREG_PRT3_PS
pwm2__0__SHIFT EQU 7
pwm2__DR EQU CYREG_PRT3_DR
pwm2__INTCFG EQU CYREG_PRT3_INTCFG
pwm2__INTSTAT EQU CYREG_PRT3_INTSTAT
pwm2__MASK EQU 0x80
pwm2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
pwm2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
pwm2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
pwm2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
pwm2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
pwm2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
pwm2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
pwm2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
pwm2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
pwm2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
pwm2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
pwm2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
pwm2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
pwm2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
pwm2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
pwm2__PC EQU CYREG_PRT3_PC
pwm2__PC2 EQU CYREG_PRT3_PC2
pwm2__PORT EQU 3
pwm2__PS EQU CYREG_PRT3_PS
pwm2__SHIFT EQU 7

/* pwm3 */
pwm3__0__DM__MASK EQU 0x38000
pwm3__0__DM__SHIFT EQU 15
pwm3__0__DR EQU CYREG_PRT3_DR
pwm3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
pwm3__0__HSIOM_MASK EQU 0x00F00000
pwm3__0__HSIOM_SHIFT EQU 20
pwm3__0__INTCFG EQU CYREG_PRT3_INTCFG
pwm3__0__INTSTAT EQU CYREG_PRT3_INTSTAT
pwm3__0__MASK EQU 0x20
pwm3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
pwm3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
pwm3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
pwm3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
pwm3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
pwm3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
pwm3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
pwm3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
pwm3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
pwm3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
pwm3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
pwm3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
pwm3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
pwm3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
pwm3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
pwm3__0__PC EQU CYREG_PRT3_PC
pwm3__0__PC2 EQU CYREG_PRT3_PC2
pwm3__0__PORT EQU 3
pwm3__0__PS EQU CYREG_PRT3_PS
pwm3__0__SHIFT EQU 5
pwm3__DR EQU CYREG_PRT3_DR
pwm3__INTCFG EQU CYREG_PRT3_INTCFG
pwm3__INTSTAT EQU CYREG_PRT3_INTSTAT
pwm3__MASK EQU 0x20
pwm3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
pwm3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
pwm3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
pwm3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
pwm3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
pwm3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
pwm3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
pwm3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
pwm3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
pwm3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
pwm3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
pwm3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
pwm3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
pwm3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
pwm3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
pwm3__PC EQU CYREG_PRT3_PC
pwm3__PC2 EQU CYREG_PRT3_PC2
pwm3__PORT EQU 3
pwm3__PS EQU CYREG_PRT3_PS
pwm3__SHIFT EQU 5

/* pwm4 */
pwm4__0__DM__MASK EQU 0x07
pwm4__0__DM__SHIFT EQU 0
pwm4__0__DR EQU CYREG_PRT1_DR
pwm4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
pwm4__0__HSIOM_MASK EQU 0x0000000F
pwm4__0__HSIOM_SHIFT EQU 0
pwm4__0__INTCFG EQU CYREG_PRT1_INTCFG
pwm4__0__INTSTAT EQU CYREG_PRT1_INTSTAT
pwm4__0__MASK EQU 0x01
pwm4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pwm4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pwm4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pwm4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pwm4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pwm4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pwm4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pwm4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pwm4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pwm4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pwm4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pwm4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pwm4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pwm4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pwm4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pwm4__0__PC EQU CYREG_PRT1_PC
pwm4__0__PC2 EQU CYREG_PRT1_PC2
pwm4__0__PORT EQU 1
pwm4__0__PS EQU CYREG_PRT1_PS
pwm4__0__SHIFT EQU 0
pwm4__DR EQU CYREG_PRT1_DR
pwm4__INTCFG EQU CYREG_PRT1_INTCFG
pwm4__INTSTAT EQU CYREG_PRT1_INTSTAT
pwm4__MASK EQU 0x01
pwm4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pwm4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pwm4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pwm4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pwm4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pwm4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pwm4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pwm4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pwm4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pwm4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pwm4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pwm4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pwm4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pwm4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pwm4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pwm4__PC EQU CYREG_PRT1_PC
pwm4__PC2 EQU CYREG_PRT1_PC2
pwm4__PORT EQU 1
pwm4__PS EQU CYREG_PRT1_PS
pwm4__SHIFT EQU 0

/* Clock */
Clock__0__DM__MASK EQU 0x07
Clock__0__DM__SHIFT EQU 0
Clock__0__DR EQU CYREG_PRT0_DR
Clock__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Clock__0__HSIOM_MASK EQU 0x0000000F
Clock__0__HSIOM_SHIFT EQU 0
Clock__0__INTCFG EQU CYREG_PRT0_INTCFG
Clock__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Clock__0__MASK EQU 0x01
Clock__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Clock__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Clock__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Clock__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Clock__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Clock__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Clock__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Clock__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Clock__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Clock__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Clock__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Clock__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Clock__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Clock__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Clock__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Clock__0__PC EQU CYREG_PRT0_PC
Clock__0__PC2 EQU CYREG_PRT0_PC2
Clock__0__PORT EQU 0
Clock__0__PS EQU CYREG_PRT0_PS
Clock__0__SHIFT EQU 0
Clock__DR EQU CYREG_PRT0_DR
Clock__INTCFG EQU CYREG_PRT0_INTCFG
Clock__INTSTAT EQU CYREG_PRT0_INTSTAT
Clock__MASK EQU 0x01
Clock__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Clock__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Clock__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Clock__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Clock__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Clock__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Clock__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Clock__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Clock__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Clock__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Clock__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Clock__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Clock__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Clock__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Clock__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Clock__PC EQU CYREG_PRT0_PC
Clock__PC2 EQU CYREG_PRT0_PC2
Clock__PORT EQU 0
Clock__PS EQU CYREG_PRT0_PS
Clock__SHIFT EQU 0

/* Enable */
Enable__0__DM__MASK EQU 0xE00000
Enable__0__DM__SHIFT EQU 21
Enable__0__DR EQU CYREG_PRT2_DR
Enable__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Enable__0__HSIOM_MASK EQU 0xF0000000
Enable__0__HSIOM_SHIFT EQU 28
Enable__0__INTCFG EQU CYREG_PRT2_INTCFG
Enable__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Enable__0__MASK EQU 0x80
Enable__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Enable__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Enable__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Enable__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Enable__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Enable__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Enable__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Enable__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Enable__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Enable__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Enable__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Enable__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Enable__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Enable__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Enable__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Enable__0__PC EQU CYREG_PRT2_PC
Enable__0__PC2 EQU CYREG_PRT2_PC2
Enable__0__PORT EQU 2
Enable__0__PS EQU CYREG_PRT2_PS
Enable__0__SHIFT EQU 7
Enable__DR EQU CYREG_PRT2_DR
Enable__INTCFG EQU CYREG_PRT2_INTCFG
Enable__INTSTAT EQU CYREG_PRT2_INTSTAT
Enable__MASK EQU 0x80
Enable__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Enable__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Enable__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Enable__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Enable__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Enable__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Enable__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Enable__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Enable__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Enable__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Enable__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Enable__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Enable__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Enable__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Enable__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Enable__PC EQU CYREG_PRT2_PC
Enable__PC2 EQU CYREG_PRT2_PC2
Enable__PORT EQU 2
Enable__PS EQU CYREG_PRT2_PS
Enable__SHIFT EQU 7

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
