-- VHDL test case input
exit_:
   EXIT loop_exit WHEN index <= 0;

