Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -o /home/alucard/ise proyects/procesador-monociclo2016/CU_TB_isim_beh.exe -prj /home/alucard/ise proyects/procesador-monociclo2016/CU_TB_beh.prj CU_TB 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/alucard/ise proyects/procesador-monociclo2016/CU.vhd" into library work
Parsing VHDL file "/home/alucard/ise proyects/procesador-monociclo2016/CUTB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 37056 KB
Fuse CPU Usage: 4570 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity CU [cu_default]
Compiling architecture behavior of entity cu_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/alucard/ise proyects/procesador-monociclo2016/CU_TB_isim_beh.exe
Fuse Memory Usage: 84572 KB
Fuse CPU Usage: 4710 ms
GCC CPU Usage: 1510 ms
