--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/j/a/jains/Documents/6.111/finalProj/6111_Project/6111_Project.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf
/afs/athena.mit.edu/user/j/a/jains/Documents/6.111/finalProj/6111_Project/src/labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.990(F)|    1.539(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+--------------------+--------+
              |  Setup to  |  Hold to   |                    | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
--------------+------------+------------+--------------------+--------+
button_down   |    3.271(R)|   -1.211(R)|analyzer4_clock_OBUF|   0.000|
button_enter  |    3.952(R)|   -1.344(R)|analyzer4_clock_OBUF|   0.000|
button_up     |    4.892(R)|   -2.388(R)|analyzer4_clock_OBUF|   0.000|
flash_data<0> |    0.003(R)|    0.269(R)|analyzer4_clock_OBUF|   0.000|
flash_data<1> |    0.313(R)|   -0.041(R)|analyzer4_clock_OBUF|   0.000|
flash_data<2> |   -0.834(R)|    1.106(R)|analyzer4_clock_OBUF|   0.000|
flash_data<3> |   -0.508(R)|    0.780(R)|analyzer4_clock_OBUF|   0.000|
flash_data<4> |   -0.198(R)|    0.470(R)|analyzer4_clock_OBUF|   0.000|
flash_data<5> |   -0.251(R)|    0.523(R)|analyzer4_clock_OBUF|   0.000|
flash_data<6> |    0.211(R)|    0.061(R)|analyzer4_clock_OBUF|   0.000|
flash_data<7> |    0.157(R)|    0.115(R)|analyzer4_clock_OBUF|   0.000|
flash_data<8> |   -0.141(R)|    0.413(R)|analyzer4_clock_OBUF|   0.000|
flash_data<9> |    0.822(R)|   -0.550(R)|analyzer4_clock_OBUF|   0.000|
flash_data<10>|   -0.512(R)|    0.784(R)|analyzer4_clock_OBUF|   0.000|
flash_data<11>|   -0.864(R)|    1.136(R)|analyzer4_clock_OBUF|   0.000|
flash_data<12>|   -0.231(R)|    0.503(R)|analyzer4_clock_OBUF|   0.000|
flash_data<13>|    0.963(R)|   -0.691(R)|analyzer4_clock_OBUF|   0.000|
flash_data<14>|   -0.084(R)|    0.356(R)|analyzer4_clock_OBUF|   0.000|
flash_data<15>|    0.651(R)|   -0.379(R)|analyzer4_clock_OBUF|   0.000|
flash_sts     |    4.011(R)|   -0.721(R)|analyzer4_clock_OBUF|   0.000|
switch<0>     |    2.631(R)|   -0.860(R)|analyzer4_clock_OBUF|   0.000|
switch<1>     |    2.772(R)|   -0.793(R)|analyzer4_clock_OBUF|   0.000|
switch<2>     |    2.740(R)|   -1.315(R)|analyzer4_clock_OBUF|   0.000|
switch<3>     |    2.457(R)|   -0.912(R)|analyzer4_clock_OBUF|   0.000|
switch<5>     |    2.019(R)|   -0.443(R)|analyzer4_clock_OBUF|   0.000|
switch<6>     |    2.694(R)|   -0.693(R)|analyzer4_clock_OBUF|   0.000|
switch<7>     |    3.141(R)|   -0.977(R)|analyzer4_clock_OBUF|   0.000|
user1<23>     |    4.768(R)|   -2.309(R)|analyzer4_clock_OBUF|   0.000|
user1<24>     |    5.245(R)|   -4.973(R)|analyzer4_clock_OBUF|   0.000|
user1<25>     |    5.529(R)|   -5.257(R)|analyzer4_clock_OBUF|   0.000|
user1<26>     |    6.097(R)|   -5.825(R)|analyzer4_clock_OBUF|   0.000|
user1<27>     |    2.616(R)|   -2.344(R)|analyzer4_clock_OBUF|   0.000|
user1<28>     |    3.420(R)|   -3.148(R)|analyzer4_clock_OBUF|   0.000|
user1<29>     |    9.283(R)|   -9.011(R)|analyzer4_clock_OBUF|   0.000|
user1<30>     |    3.465(R)|   -3.193(R)|analyzer4_clock_OBUF|   0.000|
user1<31>     |    3.142(R)|   -2.870(R)|analyzer4_clock_OBUF|   0.000|
--------------+------------+------------+--------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.216(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.793(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.764(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.975(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.922(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   15.632(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   14.125(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   13.702(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   13.811(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   15.615(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   14.889(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   14.500(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
analyzer1_data<0> |   14.048(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_clock   |   17.664(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<0> |   13.530(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<1> |   13.852(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<2> |   13.642(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<3> |   13.796(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<4> |   14.134(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<5> |   14.487(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<6> |   14.216(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<7> |   14.952(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<14>|   13.822(R)|analyzer4_clock_OBUF|   0.000|
audio_reset_b     |   12.294(R)|analyzer4_clock_OBUF|   0.000|
disp_clock        |    9.096(R)|analyzer4_clock_OBUF|   0.000|
flash_address<1>  |   11.115(R)|analyzer4_clock_OBUF|   0.000|
flash_address<2>  |    9.968(R)|analyzer4_clock_OBUF|   0.000|
flash_address<3>  |   10.009(R)|analyzer4_clock_OBUF|   0.000|
flash_address<4>  |   10.037(R)|analyzer4_clock_OBUF|   0.000|
flash_address<5>  |   10.121(R)|analyzer4_clock_OBUF|   0.000|
flash_address<6>  |   10.442(R)|analyzer4_clock_OBUF|   0.000|
flash_address<7>  |   10.096(R)|analyzer4_clock_OBUF|   0.000|
flash_address<8>  |   10.196(R)|analyzer4_clock_OBUF|   0.000|
flash_address<9>  |   10.058(R)|analyzer4_clock_OBUF|   0.000|
flash_address<10> |    9.706(R)|analyzer4_clock_OBUF|   0.000|
flash_address<11> |   10.477(R)|analyzer4_clock_OBUF|   0.000|
flash_address<12> |   10.532(R)|analyzer4_clock_OBUF|   0.000|
flash_address<13> |   10.142(R)|analyzer4_clock_OBUF|   0.000|
flash_address<14> |   10.352(R)|analyzer4_clock_OBUF|   0.000|
flash_address<15> |   10.405(R)|analyzer4_clock_OBUF|   0.000|
flash_address<16> |   10.580(R)|analyzer4_clock_OBUF|   0.000|
flash_address<17> |   10.741(R)|analyzer4_clock_OBUF|   0.000|
flash_address<18> |   11.260(R)|analyzer4_clock_OBUF|   0.000|
flash_address<19> |   10.932(R)|analyzer4_clock_OBUF|   0.000|
flash_address<20> |   11.621(R)|analyzer4_clock_OBUF|   0.000|
flash_address<21> |   11.576(R)|analyzer4_clock_OBUF|   0.000|
flash_address<22> |   11.050(R)|analyzer4_clock_OBUF|   0.000|
flash_address<23> |    9.321(R)|analyzer4_clock_OBUF|   0.000|
flash_ce_b        |   11.154(R)|analyzer4_clock_OBUF|   0.000|
flash_data<0>     |   11.545(R)|analyzer4_clock_OBUF|   0.000|
flash_data<1>     |   11.875(R)|analyzer4_clock_OBUF|   0.000|
flash_data<2>     |   10.588(R)|analyzer4_clock_OBUF|   0.000|
flash_data<3>     |   10.592(R)|analyzer4_clock_OBUF|   0.000|
flash_data<4>     |   11.886(R)|analyzer4_clock_OBUF|   0.000|
flash_data<5>     |   11.885(R)|analyzer4_clock_OBUF|   0.000|
flash_data<6>     |   11.896(R)|analyzer4_clock_OBUF|   0.000|
flash_data<7>     |   11.897(R)|analyzer4_clock_OBUF|   0.000|
flash_data<8>     |   11.861(R)|analyzer4_clock_OBUF|   0.000|
flash_data<9>     |   12.789(R)|analyzer4_clock_OBUF|   0.000|
flash_data<10>    |   10.319(R)|analyzer4_clock_OBUF|   0.000|
flash_data<11>    |   10.325(R)|analyzer4_clock_OBUF|   0.000|
flash_data<12>    |   11.557(R)|analyzer4_clock_OBUF|   0.000|
flash_data<13>    |   11.576(R)|analyzer4_clock_OBUF|   0.000|
flash_data<14>    |   11.578(R)|analyzer4_clock_OBUF|   0.000|
flash_data<15>    |   13.116(R)|analyzer4_clock_OBUF|   0.000|
flash_oe_b        |    9.466(R)|analyzer4_clock_OBUF|   0.000|
flash_reset_b     |    9.309(R)|analyzer4_clock_OBUF|   0.000|
flash_we_b        |    9.554(R)|analyzer4_clock_OBUF|   0.000|
led<7>            |   10.499(R)|analyzer4_clock_OBUF|   0.000|
user1<22>         |   16.397(R)|analyzer4_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.639|         |   10.905|    3.687|
clock_27mhz    |    2.859|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.288|         |         |         |
clock_27mhz    |    7.857|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+------------------+---------+
Source Pad     |Destination Pad   |  Delay  |
---------------+------------------+---------+
ac97_bit_clock |analyzer1_clock   |   17.015|
ac97_sdata_in  |analyzer1_data<2> |   14.662|
clock_27mhz    |analyzer4_clock   |   16.071|
user1<23>      |analyzer4_data<15>|   15.038|
user1<24>      |analyzer4_data<0> |   10.007|
user1<25>      |analyzer4_data<1> |   11.316|
user1<26>      |analyzer4_data<2> |   10.201|
user1<27>      |analyzer4_data<3> |   12.762|
user1<28>      |analyzer4_data<4> |   12.754|
user1<29>      |analyzer4_data<5> |   16.112|
user1<30>      |analyzer4_data<6> |   16.242|
user1<31>      |analyzer4_data<7> |   15.981|
---------------+------------------+---------+


Analysis completed Tue Dec  2 16:55:04 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 355 MB



