<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="pll_video_sim/pll_video.vo" type="VERILOG" />
 <topLevel name="pll_video" />
 <deviceFamily name="stratixv" />
</simPackage>
