{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496099872628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496099872629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 20:17:52 2017 " "Processing started: Mon May 29 20:17:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496099872629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496099872629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --functional=on --simulation=on --tool=modelsim_oem --format=verilog microprocessador -c microprocessador " "Command: quartus_eda --functional=on --simulation=on --tool=modelsim_oem --format=verilog microprocessador -c microprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496099872629 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "microprocessador EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"microprocessador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496099872764 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated\|ram_block1a7 " "Atom \"datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1496099872828 "|microprocessador|datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_51d1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated\|ram_block1a6 " "Atom \"datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1496099872828 "|microprocessador|datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_51d1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated\|ram_block1a5 " "Atom \"datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1496099872828 "|microprocessador|datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_51d1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated\|ram_block1a4 " "Atom \"datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1496099872828 "|microprocessador|datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_51d1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated\|ram_block1a0 " "Atom \"datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1496099872828 "|microprocessador|datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_51d1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated\|ram_block1a1 " "Atom \"datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1496099872828 "|microprocessador|datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_51d1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated\|ram_block1a2 " "Atom \"datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1496099872828 "|microprocessador|datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_51d1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated\|ram_block1a3 " "Atom \"datapath:datapath0\|progmem:progmem0\|altsyncram:altsyncram_component\|altsyncram_51d1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1496099872828 "|microprocessador|datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_51d1:auto_generated|ram_block1a3"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1496099872828 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microprocessador.vo E:/GitHub Repos/RISC-Project/quartus/simulation/modelsim/ simulation " "Generated file microprocessador.vo in folder \"E:/GitHub Repos/RISC-Project/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1496099872953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496099873003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 20:17:53 2017 " "Processing ended: Mon May 29 20:17:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496099873003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496099873003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496099873003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496099873003 ""}
