# Welcome to my Page

## Current State
- **National Tsing Hua University(NTHU)**

 - Master Program in Eletrical Engineering Department (2018~)
 - Research Student in System and Storage Design Lab(SSDLab)
 - Advised by Professor Ren-Shuo Liu

## Research Interests
- Enables Novel Deep Learning flexibity for embedded system
- Convolutional Neural Network SoC & Full-system Design

* * *



## Important Links

### [Resume](https://drive.google.com/file/d/1QGFCl5tX7kb_BmRS08KPIeKVAKxrQaK9/view?usp=sharing)
### [Semantic Scholar](https://www.semanticscholar.org/author/Yun-Chen-Lo/46215383)
### [Google Scholar](https://scholar.google.com/citations?user=DfbwFFgAAAAJ&hl=zh-TW)


* * *

## Publications
### **PTLL-BNN: Physically-Tightly-coupled, Logically-Loosely-coupled, Near-Memory BNN Accelerator**
#### (ESSCIRC'19 accepted)	
- **Yun-Chen Lo**, Yu-Chun Kuo, Yun-Sheng Chang, Jian-Hao Huang, Ruen-Shen Wu, Wen-Chien Ting, Tai-Hsing Wen, and Ren-Shuo Liu
- [Session Link](https://www.epapers.org/ess2019/ESR/session_view.php?PHPSESSID=aor588dm67e3ncnm3dvph74b46&session_id=11)

### **FlexNet: Neural Networks with Inherent Inference-Time Bitwidth Flexibility**
#### (Student Research Competition 2nd Place Winner @ IEEE/ACM MICRO-51, 2018) 
#### (ICCD'19 Work-In-Progress Poster Accepted)

- Yu-Shun Hsiao∗, **Yun-Chen Lo∗**, and Ren-Shuo Liu (* indicates equal contribution)
- [Paper Link](https://www.microarch.org/micro51/SRC/posters/25_hsiao.pdf)
   
    <img src="https://i.imgur.com/Qm2Sbly.png" width="400">

### **DrowsyNet: Convolutional Neural Networks with Runtime Power-Accuracy Tunability Using Inference-Stage Dropout (VLSI-DAT'18)**
- Ren-Shuo Liu, **Yun-Chen Lo**, Yuan-Chun Luo, Chih-Yu Shen, and Cheng-Ju Lee
- [Paper Link](https://ieeexplore.ieee.org/document/8373242/)
   
    <img src="https://i.imgur.com/n2Qj4X3.png" width="400">
  
* * *
	
## Projects
- [**Lenet Accelerator (13 stars, 8 forks)**](https://github.com/jasonlo0509/Lenet_Accelerator)
- [**Dockerized YOLO on Rpi Cluster (1 star, 1 fork)**]((https://github.com/jasonlo0509/Dockerized-YOLO-on-Rpi-Cluster))
- [**Hadoop PageRank (1 star)**](https://github.com/jasonlo0509/Hadoop_PageRank)
- [**Font2Font (2 stars, 1 fork)**](https://github.com/jasonlo0509/Font2Font)

* * *

## Programming Language
- **Hardware Related:** Verilog, System Verilog, System-C (HLS)
- **Software Related:** C, Python, Java, Bash script
- **Tool:** Xilinx Vivado (FPGA), Design Compiler & IC Compiler (Digital Design), Cadence Stratus (High Level Synthesis)

* * *

## Internships
	
- **eMemory(Top embedded Flash Memory IP provider)**
    - Research Intern(2017 Summer)
        - Conducted Research about computing in memory
    - Operation Assistance, Legal Department
        - Helped analyze patents and collected them as report

- **Microsoft**
    - H1 Online Team Project Manager, Microsoft Student Partners in Taiwan

* * *

## Competition Awards
- **ACM/IEEE MICRO-51 Student Research Competition (SRC)**
    - 2nd place winner
- **Meichu Hackthon 2017**
    - Champion of 104 Corporation Section
- **Taiwan University Chinese Debate Competition**
    - 2015 : 3rd
    - 2016 : 2nd
