////////////////////////////////////////////////////////////////////////////////
//
// Copyright (c) 2006-2010 MStar Semiconductor, Inc.
// All rights reserved.
//
// Unless otherwise stipulated in writing, any and all information contained
// herein regardless in any format shall remain the sole proprietary of
// MStar Semiconductor Inc. and be kept in strict confidence
// (¡§MStar Confidential Information¡¨) by the recipient.
// Any unauthorized act including without limitation unauthorized disclosure,
// copying, use, reproduction, sale, distribution, modification, disassembling,
// reverse engineering and compiling of the contents of MStar Confidential
// Information is unlawful and strictly prohibited. MStar hereby reserves the
// rights to any and all damages, losses, costs and expenses resulting therefrom.
//
////////////////////////////////////////////////////////////////////////////////

/**
* @file     hal_scl_mgwin_reg.h
* @version
* @Platform I3
* @brief    This file defines the HAL SCL utility interface
*
*/

#ifndef __HAL_PNL_REG_H__
#define __HAL_PNL_REG_H__


#define REG_MOD_BASE            0x171000UL
#define REG_DPHY_BASE           0x150800UL
#define REG_LPLL_BASE           0x103100UL
#define REG_CLKGEN0_BASE        0x100B00UL
#define REG_CLKGEN1_BASE        0x103300UL
#define REG_CLKGEN2_BASE        0x100A00UL
#define REG_BK10_VOP_BASE       0x131000UL
#define REG_PAD_TOP1_BASE       0x102600UL
#define REG_SC_S_VOP_BASE       0x130F00UL
#define REG_SC2MIPI_BASE        0x133300UL

#ifndef REG_TABLE_END
#define REG_TABLE_END       0xFFFF
#endif

//-------------------------------------------------------------------------------------

//-------------------------------------------------------------------------------------
#define REG_MOD_00_L            (REG_MOD_BASE + 0x00)
#define REG_MOD_00_H            (REG_MOD_BASE + 0x01)
#define REG_MOD_01_L            (REG_MOD_BASE + 0x02)
#define REG_MOD_01_H            (REG_MOD_BASE + 0x03)
#define REG_MOD_02_L            (REG_MOD_BASE + 0x04)
#define REG_MOD_02_H            (REG_MOD_BASE + 0x05)
#define REG_MOD_03_L            (REG_MOD_BASE + 0x06)
#define REG_MOD_03_H            (REG_MOD_BASE + 0x07)
#define REG_MOD_04_L            (REG_MOD_BASE + 0x08)
#define REG_MOD_04_H            (REG_MOD_BASE + 0x09)
#define REG_MOD_05_L            (REG_MOD_BASE + 0x0A)
#define REG_MOD_05_H            (REG_MOD_BASE + 0x0B)
#define REG_MOD_06_L            (REG_MOD_BASE + 0x0C)
#define REG_MOD_06_H            (REG_MOD_BASE + 0x0D)
#define REG_MOD_07_L            (REG_MOD_BASE + 0x0E)
#define REG_MOD_07_H            (REG_MOD_BASE + 0x0F)
#define REG_MOD_08_L            (REG_MOD_BASE + 0x10)
#define REG_MOD_08_H            (REG_MOD_BASE + 0x11)
#define REG_MOD_09_L            (REG_MOD_BASE + 0x12)
#define REG_MOD_09_H            (REG_MOD_BASE + 0x13)
#define REG_MOD_0A_L            (REG_MOD_BASE + 0x14)
#define REG_MOD_0A_H            (REG_MOD_BASE + 0x15)
#define REG_MOD_0B_L            (REG_MOD_BASE + 0x16)
#define REG_MOD_0B_H            (REG_MOD_BASE + 0x17)
#define REG_MOD_0C_L            (REG_MOD_BASE + 0x18)
#define REG_MOD_0C_H            (REG_MOD_BASE + 0x19)
#define REG_MOD_0D_L            (REG_MOD_BASE + 0x1A)
#define REG_MOD_0D_H            (REG_MOD_BASE + 0x1B)
#define REG_MOD_0E_L            (REG_MOD_BASE + 0x1C)
#define REG_MOD_0E_H            (REG_MOD_BASE + 0x1D)
#define REG_MOD_0F_L            (REG_MOD_BASE + 0x1E)
#define REG_MOD_0F_H            (REG_MOD_BASE + 0x1F)
#define REG_MOD_10_L            (REG_MOD_BASE + 0x20)
#define REG_MOD_10_H            (REG_MOD_BASE + 0x21)
#define REG_MOD_11_L            (REG_MOD_BASE + 0x22)
#define REG_MOD_11_H            (REG_MOD_BASE + 0x23)
#define REG_MOD_12_L            (REG_MOD_BASE + 0x24)
#define REG_MOD_12_H            (REG_MOD_BASE + 0x25)
#define REG_MOD_13_L            (REG_MOD_BASE + 0x26)
#define REG_MOD_13_H            (REG_MOD_BASE + 0x27)
#define REG_MOD_14_L            (REG_MOD_BASE + 0x28)
#define REG_MOD_14_H            (REG_MOD_BASE + 0x29)
#define REG_MOD_15_L            (REG_MOD_BASE + 0x2A)
#define REG_MOD_15_H            (REG_MOD_BASE + 0x2B)
#define REG_MOD_16_L            (REG_MOD_BASE + 0x2C)
#define REG_MOD_16_H            (REG_MOD_BASE + 0x2D)
#define REG_MOD_17_L            (REG_MOD_BASE + 0x2E)
#define REG_MOD_17_H            (REG_MOD_BASE + 0x2F)
#define REG_MOD_18_L            (REG_MOD_BASE + 0x30)
#define REG_MOD_18_H            (REG_MOD_BASE + 0x31)
#define REG_MOD_19_L            (REG_MOD_BASE + 0x32)
#define REG_MOD_19_H            (REG_MOD_BASE + 0x33)
#define REG_MOD_1A_L            (REG_MOD_BASE + 0x34)
#define REG_MOD_1A_H            (REG_MOD_BASE + 0x35)
#define REG_MOD_1B_L            (REG_MOD_BASE + 0x36)
#define REG_MOD_1B_H            (REG_MOD_BASE + 0x37)
#define REG_MOD_1C_L            (REG_MOD_BASE + 0x38)
#define REG_MOD_1C_H            (REG_MOD_BASE + 0x39)
#define REG_MOD_1D_L            (REG_MOD_BASE + 0x3A)
#define REG_MOD_1D_H            (REG_MOD_BASE + 0x3B)
#define REG_MOD_1E_L            (REG_MOD_BASE + 0x3C)
#define REG_MOD_1E_H            (REG_MOD_BASE + 0x3D)
#define REG_MOD_1F_L            (REG_MOD_BASE + 0x3E)
#define REG_MOD_1F_H            (REG_MOD_BASE + 0x3F)
#define REG_MOD_20_L            (REG_MOD_BASE + 0x40)
#define REG_MOD_20_H            (REG_MOD_BASE + 0x41)
#define REG_MOD_21_L            (REG_MOD_BASE + 0x42)
#define REG_MOD_21_H            (REG_MOD_BASE + 0x43)
#define REG_MOD_22_L            (REG_MOD_BASE + 0x44)
#define REG_MOD_22_H            (REG_MOD_BASE + 0x45)
#define REG_MOD_23_L            (REG_MOD_BASE + 0x46)
#define REG_MOD_23_H            (REG_MOD_BASE + 0x47)
#define REG_MOD_24_L            (REG_MOD_BASE + 0x48)
#define REG_MOD_24_H            (REG_MOD_BASE + 0x49)
#define REG_MOD_25_L            (REG_MOD_BASE + 0x4A)
#define REG_MOD_25_H            (REG_MOD_BASE + 0x4B)
#define REG_MOD_26_L            (REG_MOD_BASE + 0x4C)
#define REG_MOD_26_H            (REG_MOD_BASE + 0x4D)
#define REG_MOD_27_L            (REG_MOD_BASE + 0x4E)
#define REG_MOD_27_H            (REG_MOD_BASE + 0x4F)
#define REG_MOD_28_L            (REG_MOD_BASE + 0x50)
#define REG_MOD_28_H            (REG_MOD_BASE + 0x51)
#define REG_MOD_29_L            (REG_MOD_BASE + 0x52)
#define REG_MOD_29_H            (REG_MOD_BASE + 0x53)
#define REG_MOD_2A_L            (REG_MOD_BASE + 0x54)
#define REG_MOD_2A_H            (REG_MOD_BASE + 0x55)
#define REG_MOD_2B_L            (REG_MOD_BASE + 0x56)
#define REG_MOD_2B_H            (REG_MOD_BASE + 0x57)
#define REG_MOD_2C_L            (REG_MOD_BASE + 0x58)
#define REG_MOD_2C_H            (REG_MOD_BASE + 0x59)
#define REG_MOD_2D_L            (REG_MOD_BASE + 0x5A)
#define REG_MOD_2D_H            (REG_MOD_BASE + 0x5B)
#define REG_MOD_2E_L            (REG_MOD_BASE + 0x5C)
#define REG_MOD_2E_H            (REG_MOD_BASE + 0x5D)
#define REG_MOD_2F_L            (REG_MOD_BASE + 0x5E)
#define REG_MOD_2F_H            (REG_MOD_BASE + 0x5F)
#define REG_MOD_30_L            (REG_MOD_BASE + 0x60)
#define REG_MOD_30_H            (REG_MOD_BASE + 0x61)
#define REG_MOD_31_L            (REG_MOD_BASE + 0x62)
#define REG_MOD_31_H            (REG_MOD_BASE + 0x63)
#define REG_MOD_32_L            (REG_MOD_BASE + 0x64)
#define REG_MOD_32_H            (REG_MOD_BASE + 0x65)
#define REG_MOD_33_L            (REG_MOD_BASE + 0x66)
#define REG_MOD_33_H            (REG_MOD_BASE + 0x67)
#define REG_MOD_34_L            (REG_MOD_BASE + 0x68)
#define REG_MOD_34_H            (REG_MOD_BASE + 0x69)
#define REG_MOD_35_L            (REG_MOD_BASE + 0x6A)
#define REG_MOD_35_H            (REG_MOD_BASE + 0x6B)
#define REG_MOD_36_L            (REG_MOD_BASE + 0x6C)
#define REG_MOD_36_H            (REG_MOD_BASE + 0x6D)
#define REG_MOD_37_L            (REG_MOD_BASE + 0x6E)
#define REG_MOD_37_H            (REG_MOD_BASE + 0x6F)
#define REG_MOD_38_L            (REG_MOD_BASE + 0x70)
#define REG_MOD_38_H            (REG_MOD_BASE + 0x71)
#define REG_MOD_39_L            (REG_MOD_BASE + 0x72)
#define REG_MOD_39_H            (REG_MOD_BASE + 0x73)
#define REG_MOD_3A_L            (REG_MOD_BASE + 0x74)
#define REG_MOD_3A_H            (REG_MOD_BASE + 0x75)
#define REG_MOD_3B_L            (REG_MOD_BASE + 0x76)
#define REG_MOD_3B_H            (REG_MOD_BASE + 0x77)
#define REG_MOD_3C_L            (REG_MOD_BASE + 0x78)
#define REG_MOD_3C_H            (REG_MOD_BASE + 0x79)
#define REG_MOD_3D_L            (REG_MOD_BASE + 0x7A)
#define REG_MOD_3D_H            (REG_MOD_BASE + 0x7B)
#define REG_MOD_3E_L            (REG_MOD_BASE + 0x7C)
#define REG_MOD_3E_H            (REG_MOD_BASE + 0x7D)
#define REG_MOD_3F_L            (REG_MOD_BASE + 0x7E)
#define REG_MOD_3F_H            (REG_MOD_BASE + 0x7F)
#define REG_MOD_40_L            (REG_MOD_BASE + 0x80)
#define REG_MOD_40_H            (REG_MOD_BASE + 0x81)
#define REG_MOD_41_L            (REG_MOD_BASE + 0x82)
#define REG_MOD_41_H            (REG_MOD_BASE + 0x83)
#define REG_MOD_42_L            (REG_MOD_BASE + 0x84)
#define REG_MOD_42_H            (REG_MOD_BASE + 0x85)
#define REG_MOD_43_L            (REG_MOD_BASE + 0x86)
#define REG_MOD_43_H            (REG_MOD_BASE + 0x87)
#define REG_MOD_44_L            (REG_MOD_BASE + 0x88)
#define REG_MOD_44_H            (REG_MOD_BASE + 0x89)
#define REG_MOD_45_L            (REG_MOD_BASE + 0x8A)
#define REG_MOD_45_H            (REG_MOD_BASE + 0x8B)
#define REG_MOD_46_L            (REG_MOD_BASE + 0x8C)
#define REG_MOD_46_H            (REG_MOD_BASE + 0x8D)
#define REG_MOD_47_L            (REG_MOD_BASE + 0x8E)
#define REG_MOD_47_H            (REG_MOD_BASE + 0x8F)
#define REG_MOD_48_L            (REG_MOD_BASE + 0x90)
#define REG_MOD_48_H            (REG_MOD_BASE + 0x91)
#define REG_MOD_49_L            (REG_MOD_BASE + 0x92)
#define REG_MOD_49_H            (REG_MOD_BASE + 0x93)
#define REG_MOD_4A_L            (REG_MOD_BASE + 0x94)
#define REG_MOD_4A_H            (REG_MOD_BASE + 0x95)
#define REG_MOD_4B_L            (REG_MOD_BASE + 0x96)
#define REG_MOD_4B_H            (REG_MOD_BASE + 0x97)
#define REG_MOD_4C_L            (REG_MOD_BASE + 0x98)
#define REG_MOD_4C_H            (REG_MOD_BASE + 0x99)
#define REG_MOD_4D_L            (REG_MOD_BASE + 0x9A)
#define REG_MOD_4D_H            (REG_MOD_BASE + 0x9B)
#define REG_MOD_4E_L            (REG_MOD_BASE + 0x9C)
#define REG_MOD_4E_H            (REG_MOD_BASE + 0x9D)
#define REG_MOD_4F_L            (REG_MOD_BASE + 0x9E)
#define REG_MOD_4F_H            (REG_MOD_BASE + 0x9F)
#define REG_MOD_50_L            (REG_MOD_BASE + 0xA0)
#define REG_MOD_50_H            (REG_MOD_BASE + 0xA1)
#define REG_MOD_51_L            (REG_MOD_BASE + 0xA2)
#define REG_MOD_51_H            (REG_MOD_BASE + 0xA3)
#define REG_MOD_52_L            (REG_MOD_BASE + 0xA4)
#define REG_MOD_52_H            (REG_MOD_BASE + 0xA5)
#define REG_MOD_53_L            (REG_MOD_BASE + 0xA6)
#define REG_MOD_53_H            (REG_MOD_BASE + 0xA7)
#define REG_MOD_54_L            (REG_MOD_BASE + 0xA8)
#define REG_MOD_54_H            (REG_MOD_BASE + 0xA9)
#define REG_MOD_55_L            (REG_MOD_BASE + 0xAA)
#define REG_MOD_55_H            (REG_MOD_BASE + 0xAB)
#define REG_MOD_56_L            (REG_MOD_BASE + 0xAC)
#define REG_MOD_56_H            (REG_MOD_BASE + 0xAD)
#define REG_MOD_57_L            (REG_MOD_BASE + 0xAE)
#define REG_MOD_57_H            (REG_MOD_BASE + 0xAF)
#define REG_MOD_58_L            (REG_MOD_BASE + 0xB0)
#define REG_MOD_58_H            (REG_MOD_BASE + 0xB1)
#define REG_MOD_59_L            (REG_MOD_BASE + 0xB2)
#define REG_MOD_59_H            (REG_MOD_BASE + 0xB3)
#define REG_MOD_5A_L            (REG_MOD_BASE + 0xB4)
#define REG_MOD_5A_H            (REG_MOD_BASE + 0xB5)
#define REG_MOD_5B_L            (REG_MOD_BASE + 0xB6)
#define REG_MOD_5B_H            (REG_MOD_BASE + 0xB7)
#define REG_MOD_5C_L            (REG_MOD_BASE + 0xB8)
#define REG_MOD_5C_H            (REG_MOD_BASE + 0xB9)
#define REG_MOD_5D_L            (REG_MOD_BASE + 0xBA)
#define REG_MOD_5D_H            (REG_MOD_BASE + 0xBB)
#define REG_MOD_5E_L            (REG_MOD_BASE + 0xBC)
#define REG_MOD_5E_H            (REG_MOD_BASE + 0xBD)
#define REG_MOD_5F_L            (REG_MOD_BASE + 0xBE)
#define REG_MOD_5F_H            (REG_MOD_BASE + 0xBF)
#define REG_MOD_60_L            (REG_MOD_BASE + 0xC0)
#define REG_MOD_60_H            (REG_MOD_BASE + 0xC1)
#define REG_MOD_61_L            (REG_MOD_BASE + 0xC2)
#define REG_MOD_61_H            (REG_MOD_BASE + 0xC3)
#define REG_MOD_62_L            (REG_MOD_BASE + 0xC4)
#define REG_MOD_62_H            (REG_MOD_BASE + 0xC5)
#define REG_MOD_63_L            (REG_MOD_BASE + 0xC6)
#define REG_MOD_63_H            (REG_MOD_BASE + 0xC7)
#define REG_MOD_64_L            (REG_MOD_BASE + 0xC8)
#define REG_MOD_64_H            (REG_MOD_BASE + 0xC9)
#define REG_MOD_65_L            (REG_MOD_BASE + 0xCA)
#define REG_MOD_65_H            (REG_MOD_BASE + 0xCB)
#define REG_MOD_66_L            (REG_MOD_BASE + 0xCC)
#define REG_MOD_66_H            (REG_MOD_BASE + 0xCD)
#define REG_MOD_67_L            (REG_MOD_BASE + 0xCE)
#define REG_MOD_67_H            (REG_MOD_BASE + 0xCF)
#define REG_MOD_68_L            (REG_MOD_BASE + 0xD0)
#define REG_MOD_68_H            (REG_MOD_BASE + 0xD1)
#define REG_MOD_69_L            (REG_MOD_BASE + 0xD2)
#define REG_MOD_69_H            (REG_MOD_BASE + 0xD3)
#define REG_MOD_6A_L            (REG_MOD_BASE + 0xD4)
#define REG_MOD_6A_H            (REG_MOD_BASE + 0xD5)
#define REG_MOD_6B_L            (REG_MOD_BASE + 0xD6)
#define REG_MOD_6B_H            (REG_MOD_BASE + 0xD7)
#define REG_MOD_6C_L            (REG_MOD_BASE + 0xD8)
#define REG_MOD_6C_H            (REG_MOD_BASE + 0xD9)
#define REG_MOD_6D_L            (REG_MOD_BASE + 0xDA)
#define REG_MOD_6D_H            (REG_MOD_BASE + 0xDB)
#define REG_MOD_6E_L            (REG_MOD_BASE + 0xDC)
#define REG_MOD_6E_H            (REG_MOD_BASE + 0xDD)
#define REG_MOD_6F_L            (REG_MOD_BASE + 0xDE)
#define REG_MOD_6F_H            (REG_MOD_BASE + 0xDF)
#define REG_MOD_70_L            (REG_MOD_BASE + 0xE0)
#define REG_MOD_70_H            (REG_MOD_BASE + 0xE1)
#define REG_MOD_71_L            (REG_MOD_BASE + 0xE2)
#define REG_MOD_71_H            (REG_MOD_BASE + 0xE3)
#define REG_MOD_72_L            (REG_MOD_BASE + 0xE4)
#define REG_MOD_72_H            (REG_MOD_BASE + 0xE5)
#define REG_MOD_73_L            (REG_MOD_BASE + 0xE6)
#define REG_MOD_73_H            (REG_MOD_BASE + 0xE7)
#define REG_MOD_74_L            (REG_MOD_BASE + 0xE8)
#define REG_MOD_74_H            (REG_MOD_BASE + 0xE9)
#define REG_MOD_75_L            (REG_MOD_BASE + 0xEA)
#define REG_MOD_75_H            (REG_MOD_BASE + 0xEB)
#define REG_MOD_76_L            (REG_MOD_BASE + 0xEC)
#define REG_MOD_76_H            (REG_MOD_BASE + 0xED)
#define REG_MOD_77_L            (REG_MOD_BASE + 0xEE)
#define REG_MOD_77_H            (REG_MOD_BASE + 0xEF)
#define REG_MOD_78_L            (REG_MOD_BASE + 0xF0)
#define REG_MOD_78_H            (REG_MOD_BASE + 0xF1)
#define REG_MOD_79_L            (REG_MOD_BASE + 0xF2)
#define REG_MOD_79_H            (REG_MOD_BASE + 0xF3)
#define REG_MOD_7A_L            (REG_MOD_BASE + 0xF4)
#define REG_MOD_7A_H            (REG_MOD_BASE + 0xF5)
#define REG_MOD_7B_L            (REG_MOD_BASE + 0xF6)
#define REG_MOD_7B_H            (REG_MOD_BASE + 0xF7)
#define REG_MOD_7C_L            (REG_MOD_BASE + 0xF8)
#define REG_MOD_7C_H            (REG_MOD_BASE + 0xF9)
#define REG_MOD_7D_L            (REG_MOD_BASE + 0xFA)
#define REG_MOD_7D_H            (REG_MOD_BASE + 0xFB)
#define REG_MOD_7E_L            (REG_MOD_BASE + 0xFC)
#define REG_MOD_7E_H            (REG_MOD_BASE + 0xFD)
#define REG_MOD_7F_L            (REG_MOD_BASE + 0xFE)
#define REG_MOD_7F_H            (REG_MOD_BASE + 0xFF)

#define REG_DPHY_00_L           (REG_DPHY_BASE + 0x00)
#define REG_DPHY_00_H           (REG_DPHY_BASE + 0x01)
#define REG_DPHY_01_L           (REG_DPHY_BASE + 0x02)
#define REG_DPHY_01_H           (REG_DPHY_BASE + 0x03)
#define REG_DPHY_02_L           (REG_DPHY_BASE + 0x04)
#define REG_DPHY_02_H           (REG_DPHY_BASE + 0x05)
#define REG_DPHY_03_L           (REG_DPHY_BASE + 0x06)
#define REG_DPHY_03_H           (REG_DPHY_BASE + 0x07)
#define REG_DPHY_04_L           (REG_DPHY_BASE + 0x08)
#define REG_DPHY_04_H           (REG_DPHY_BASE + 0x09)
#define REG_DPHY_05_L           (REG_DPHY_BASE + 0x0A)
#define REG_DPHY_05_H           (REG_DPHY_BASE + 0x0B)
#define REG_DPHY_06_L           (REG_DPHY_BASE + 0x0C)
#define REG_DPHY_06_H           (REG_DPHY_BASE + 0x0D)
#define REG_DPHY_07_L           (REG_DPHY_BASE + 0x0E)
#define REG_DPHY_07_H           (REG_DPHY_BASE + 0x0F)
#define REG_DPHY_08_L           (REG_DPHY_BASE + 0x10)
#define REG_DPHY_08_H           (REG_DPHY_BASE + 0x11)
#define REG_DPHY_09_L           (REG_DPHY_BASE + 0x12)
#define REG_DPHY_09_H           (REG_DPHY_BASE + 0x13)
#define REG_DPHY_0A_L           (REG_DPHY_BASE + 0x14)
#define REG_DPHY_0A_H           (REG_DPHY_BASE + 0x15)
#define REG_DPHY_0B_L           (REG_DPHY_BASE + 0x16)
#define REG_DPHY_0B_H           (REG_DPHY_BASE + 0x17)
#define REG_DPHY_0C_L           (REG_DPHY_BASE + 0x18)
#define REG_DPHY_0C_H           (REG_DPHY_BASE + 0x19)
#define REG_DPHY_0D_L           (REG_DPHY_BASE + 0x1A)
#define REG_DPHY_0D_H           (REG_DPHY_BASE + 0x1B)
#define REG_DPHY_0E_L           (REG_DPHY_BASE + 0x1C)
#define REG_DPHY_0E_H           (REG_DPHY_BASE + 0x1D)
#define REG_DPHY_0F_L           (REG_DPHY_BASE + 0x1E)
#define REG_DPHY_0F_H           (REG_DPHY_BASE + 0x1F)
#define REG_DPHY_10_L           (REG_DPHY_BASE + 0x20)
#define REG_DPHY_10_H           (REG_DPHY_BASE + 0x21)
#define REG_DPHY_11_L           (REG_DPHY_BASE + 0x22)
#define REG_DPHY_11_H           (REG_DPHY_BASE + 0x23)
#define REG_DPHY_12_L           (REG_DPHY_BASE + 0x24)
#define REG_DPHY_12_H           (REG_DPHY_BASE + 0x25)
#define REG_DPHY_13_L           (REG_DPHY_BASE + 0x26)
#define REG_DPHY_13_H           (REG_DPHY_BASE + 0x27)
#define REG_DPHY_14_L           (REG_DPHY_BASE + 0x28)
#define REG_DPHY_14_H           (REG_DPHY_BASE + 0x29)
#define REG_DPHY_15_L           (REG_DPHY_BASE + 0x2A)
#define REG_DPHY_15_H           (REG_DPHY_BASE + 0x2B)
#define REG_DPHY_16_L           (REG_DPHY_BASE + 0x2C)
#define REG_DPHY_16_H           (REG_DPHY_BASE + 0x2D)
#define REG_DPHY_17_L           (REG_DPHY_BASE + 0x2E)
#define REG_DPHY_17_H           (REG_DPHY_BASE + 0x2F)
#define REG_DPHY_18_L           (REG_DPHY_BASE + 0x30)
#define REG_DPHY_18_H           (REG_DPHY_BASE + 0x31)
#define REG_DPHY_19_L           (REG_DPHY_BASE + 0x32)
#define REG_DPHY_19_H           (REG_DPHY_BASE + 0x33)
#define REG_DPHY_1A_L           (REG_DPHY_BASE + 0x34)
#define REG_DPHY_1A_H           (REG_DPHY_BASE + 0x35)
#define REG_DPHY_1B_L           (REG_DPHY_BASE + 0x36)
#define REG_DPHY_1B_H           (REG_DPHY_BASE + 0x37)
#define REG_DPHY_1C_L           (REG_DPHY_BASE + 0x38)
#define REG_DPHY_1C_H           (REG_DPHY_BASE + 0x39)
#define REG_DPHY_1D_L           (REG_DPHY_BASE + 0x3A)
#define REG_DPHY_1D_H           (REG_DPHY_BASE + 0x3B)
#define REG_DPHY_1E_L           (REG_DPHY_BASE + 0x3C)
#define REG_DPHY_1E_H           (REG_DPHY_BASE + 0x3D)
#define REG_DPHY_1F_L           (REG_DPHY_BASE + 0x3E)
#define REG_DPHY_1F_H           (REG_DPHY_BASE + 0x3F)
#define REG_DPHY_20_L           (REG_DPHY_BASE + 0x40)
#define REG_DPHY_20_H           (REG_DPHY_BASE + 0x41)
#define REG_DPHY_21_L           (REG_DPHY_BASE + 0x42)
#define REG_DPHY_21_H           (REG_DPHY_BASE + 0x43)
#define REG_DPHY_22_L           (REG_DPHY_BASE + 0x44)
#define REG_DPHY_22_H           (REG_DPHY_BASE + 0x45)
#define REG_DPHY_23_L           (REG_DPHY_BASE + 0x46)
#define REG_DPHY_23_H           (REG_DPHY_BASE + 0x47)
#define REG_DPHY_24_L           (REG_DPHY_BASE + 0x48)
#define REG_DPHY_24_H           (REG_DPHY_BASE + 0x49)
#define REG_DPHY_25_L           (REG_DPHY_BASE + 0x4A)
#define REG_DPHY_25_H           (REG_DPHY_BASE + 0x4B)
#define REG_DPHY_26_L           (REG_DPHY_BASE + 0x4C)
#define REG_DPHY_26_H           (REG_DPHY_BASE + 0x4D)
#define REG_DPHY_27_L           (REG_DPHY_BASE + 0x4E)
#define REG_DPHY_27_H           (REG_DPHY_BASE + 0x4F)
#define REG_DPHY_28_L           (REG_DPHY_BASE + 0x50)
#define REG_DPHY_28_H           (REG_DPHY_BASE + 0x51)
#define REG_DPHY_29_L           (REG_DPHY_BASE + 0x52)
#define REG_DPHY_29_H           (REG_DPHY_BASE + 0x53)
#define REG_DPHY_2A_L           (REG_DPHY_BASE + 0x54)
#define REG_DPHY_2A_H           (REG_DPHY_BASE + 0x55)
#define REG_DPHY_2B_L           (REG_DPHY_BASE + 0x56)
#define REG_DPHY_2B_H           (REG_DPHY_BASE + 0x57)
#define REG_DPHY_2C_L           (REG_DPHY_BASE + 0x58)
#define REG_DPHY_2C_H           (REG_DPHY_BASE + 0x59)
#define REG_DPHY_2D_L           (REG_DPHY_BASE + 0x5A)
#define REG_DPHY_2D_H           (REG_DPHY_BASE + 0x5B)
#define REG_DPHY_2E_L           (REG_DPHY_BASE + 0x5C)
#define REG_DPHY_2E_H           (REG_DPHY_BASE + 0x5D)
#define REG_DPHY_2F_L           (REG_DPHY_BASE + 0x5E)
#define REG_DPHY_2F_H           (REG_DPHY_BASE + 0x5F)
#define REG_DPHY_30_L           (REG_DPHY_BASE + 0x60)
#define REG_DPHY_30_H           (REG_DPHY_BASE + 0x61)
#define REG_DPHY_31_L           (REG_DPHY_BASE + 0x62)
#define REG_DPHY_31_H           (REG_DPHY_BASE + 0x63)
#define REG_DPHY_32_L           (REG_DPHY_BASE + 0x64)
#define REG_DPHY_32_H           (REG_DPHY_BASE + 0x65)
#define REG_DPHY_33_L           (REG_DPHY_BASE + 0x66)
#define REG_DPHY_33_H           (REG_DPHY_BASE + 0x67)
#define REG_DPHY_34_L           (REG_DPHY_BASE + 0x68)
#define REG_DPHY_34_H           (REG_DPHY_BASE + 0x69)
#define REG_DPHY_35_L           (REG_DPHY_BASE + 0x6A)
#define REG_DPHY_35_H           (REG_DPHY_BASE + 0x6B)
#define REG_DPHY_36_L           (REG_DPHY_BASE + 0x6C)
#define REG_DPHY_36_H           (REG_DPHY_BASE + 0x6D)
#define REG_DPHY_37_L           (REG_DPHY_BASE + 0x6E)
#define REG_DPHY_37_H           (REG_DPHY_BASE + 0x6F)
#define REG_DPHY_38_L           (REG_DPHY_BASE + 0x70)
#define REG_DPHY_38_H           (REG_DPHY_BASE + 0x71)
#define REG_DPHY_39_L           (REG_DPHY_BASE + 0x72)
#define REG_DPHY_39_H           (REG_DPHY_BASE + 0x73)
#define REG_DPHY_3A_L           (REG_DPHY_BASE + 0x74)
#define REG_DPHY_3A_H           (REG_DPHY_BASE + 0x75)
#define REG_DPHY_3B_L           (REG_DPHY_BASE + 0x76)
#define REG_DPHY_3B_H           (REG_DPHY_BASE + 0x77)
#define REG_DPHY_3C_L           (REG_DPHY_BASE + 0x78)
#define REG_DPHY_3C_H           (REG_DPHY_BASE + 0x79)
#define REG_DPHY_3D_L           (REG_DPHY_BASE + 0x7A)
#define REG_DPHY_3D_H           (REG_DPHY_BASE + 0x7B)
#define REG_DPHY_3E_L           (REG_DPHY_BASE + 0x7C)
#define REG_DPHY_3E_H           (REG_DPHY_BASE + 0x7D)
#define REG_DPHY_3F_L           (REG_DPHY_BASE + 0x7E)
#define REG_DPHY_3F_H           (REG_DPHY_BASE + 0x7F)
#define REG_DPHY_40_L           (REG_DPHY_BASE + 0x80)
#define REG_DPHY_40_H           (REG_DPHY_BASE + 0x81)
#define REG_DPHY_41_L           (REG_DPHY_BASE + 0x82)
#define REG_DPHY_41_H           (REG_DPHY_BASE + 0x83)
#define REG_DPHY_42_L           (REG_DPHY_BASE + 0x84)
#define REG_DPHY_42_H           (REG_DPHY_BASE + 0x85)
#define REG_DPHY_43_L           (REG_DPHY_BASE + 0x86)
#define REG_DPHY_43_H           (REG_DPHY_BASE + 0x87)
#define REG_DPHY_44_L           (REG_DPHY_BASE + 0x88)
#define REG_DPHY_44_H           (REG_DPHY_BASE + 0x89)
#define REG_DPHY_45_L           (REG_DPHY_BASE + 0x8A)
#define REG_DPHY_45_H           (REG_DPHY_BASE + 0x8B)
#define REG_DPHY_46_L           (REG_DPHY_BASE + 0x8C)
#define REG_DPHY_46_H           (REG_DPHY_BASE + 0x8D)
#define REG_DPHY_47_L           (REG_DPHY_BASE + 0x8E)
#define REG_DPHY_47_H           (REG_DPHY_BASE + 0x8F)
#define REG_DPHY_48_L           (REG_DPHY_BASE + 0x90)
#define REG_DPHY_48_H           (REG_DPHY_BASE + 0x91)
#define REG_DPHY_49_L           (REG_DPHY_BASE + 0x92)
#define REG_DPHY_49_H           (REG_DPHY_BASE + 0x93)
#define REG_DPHY_4A_L           (REG_DPHY_BASE + 0x94)
#define REG_DPHY_4A_H           (REG_DPHY_BASE + 0x95)
#define REG_DPHY_4B_L           (REG_DPHY_BASE + 0x96)
#define REG_DPHY_4B_H           (REG_DPHY_BASE + 0x97)
#define REG_DPHY_4C_L           (REG_DPHY_BASE + 0x98)
#define REG_DPHY_4C_H           (REG_DPHY_BASE + 0x99)
#define REG_DPHY_4D_L           (REG_DPHY_BASE + 0x9A)
#define REG_DPHY_4D_H           (REG_DPHY_BASE + 0x9B)
#define REG_DPHY_4E_L           (REG_DPHY_BASE + 0x9C)
#define REG_DPHY_4E_H           (REG_DPHY_BASE + 0x9D)
#define REG_DPHY_4F_L           (REG_DPHY_BASE + 0x9E)
#define REG_DPHY_4F_H           (REG_DPHY_BASE + 0x9F)
#define REG_DPHY_50_L           (REG_DPHY_BASE + 0xA0)
#define REG_DPHY_50_H           (REG_DPHY_BASE + 0xA1)
#define REG_DPHY_51_L           (REG_DPHY_BASE + 0xA2)
#define REG_DPHY_51_H           (REG_DPHY_BASE + 0xA3)
#define REG_DPHY_52_L           (REG_DPHY_BASE + 0xA4)
#define REG_DPHY_52_H           (REG_DPHY_BASE + 0xA5)
#define REG_DPHY_53_L           (REG_DPHY_BASE + 0xA6)
#define REG_DPHY_53_H           (REG_DPHY_BASE + 0xA7)
#define REG_DPHY_54_L           (REG_DPHY_BASE + 0xA8)
#define REG_DPHY_54_H           (REG_DPHY_BASE + 0xA9)
#define REG_DPHY_55_L           (REG_DPHY_BASE + 0xAA)
#define REG_DPHY_55_H           (REG_DPHY_BASE + 0xAB)
#define REG_DPHY_56_L           (REG_DPHY_BASE + 0xAC)
#define REG_DPHY_56_H           (REG_DPHY_BASE + 0xAD)
#define REG_DPHY_57_L           (REG_DPHY_BASE + 0xAE)
#define REG_DPHY_57_H           (REG_DPHY_BASE + 0xAF)
#define REG_DPHY_58_L           (REG_DPHY_BASE + 0xB0)
#define REG_DPHY_58_H           (REG_DPHY_BASE + 0xB1)
#define REG_DPHY_59_L           (REG_DPHY_BASE + 0xB2)
#define REG_DPHY_59_H           (REG_DPHY_BASE + 0xB3)
#define REG_DPHY_5A_L           (REG_DPHY_BASE + 0xB4)
#define REG_DPHY_5A_H           (REG_DPHY_BASE + 0xB5)
#define REG_DPHY_5B_L           (REG_DPHY_BASE + 0xB6)
#define REG_DPHY_5B_H           (REG_DPHY_BASE + 0xB7)
#define REG_DPHY_5C_L           (REG_DPHY_BASE + 0xB8)
#define REG_DPHY_5C_H           (REG_DPHY_BASE + 0xB9)
#define REG_DPHY_5D_L           (REG_DPHY_BASE + 0xBA)
#define REG_DPHY_5D_H           (REG_DPHY_BASE + 0xBB)
#define REG_DPHY_5E_L           (REG_DPHY_BASE + 0xBC)
#define REG_DPHY_5E_H           (REG_DPHY_BASE + 0xBD)
#define REG_DPHY_5F_L           (REG_DPHY_BASE + 0xBE)
#define REG_DPHY_5F_H           (REG_DPHY_BASE + 0xBF)
#define REG_DPHY_60_L           (REG_DPHY_BASE + 0xC0)
#define REG_DPHY_60_H           (REG_DPHY_BASE + 0xC1)
#define REG_DPHY_61_L           (REG_DPHY_BASE + 0xC2)
#define REG_DPHY_61_H           (REG_DPHY_BASE + 0xC3)
#define REG_DPHY_62_L           (REG_DPHY_BASE + 0xC4)
#define REG_DPHY_62_H           (REG_DPHY_BASE + 0xC5)
#define REG_DPHY_63_L           (REG_DPHY_BASE + 0xC6)
#define REG_DPHY_63_H           (REG_DPHY_BASE + 0xC7)
#define REG_DPHY_64_L           (REG_DPHY_BASE + 0xC8)
#define REG_DPHY_64_H           (REG_DPHY_BASE + 0xC9)
#define REG_DPHY_65_L           (REG_DPHY_BASE + 0xCA)
#define REG_DPHY_65_H           (REG_DPHY_BASE + 0xCB)
#define REG_DPHY_66_L           (REG_DPHY_BASE + 0xCC)
#define REG_DPHY_66_H           (REG_DPHY_BASE + 0xCD)
#define REG_DPHY_67_L           (REG_DPHY_BASE + 0xCE)
#define REG_DPHY_67_H           (REG_DPHY_BASE + 0xCF)
#define REG_DPHY_68_L           (REG_DPHY_BASE + 0xD0)
#define REG_DPHY_68_H           (REG_DPHY_BASE + 0xD1)
#define REG_DPHY_69_L           (REG_DPHY_BASE + 0xD2)
#define REG_DPHY_69_H           (REG_DPHY_BASE + 0xD3)
#define REG_DPHY_6A_L           (REG_DPHY_BASE + 0xD4)
#define REG_DPHY_6A_H           (REG_DPHY_BASE + 0xD5)
#define REG_DPHY_6B_L           (REG_DPHY_BASE + 0xD6)
#define REG_DPHY_6B_H           (REG_DPHY_BASE + 0xD7)
#define REG_DPHY_6C_L           (REG_DPHY_BASE + 0xD8)
#define REG_DPHY_6C_H           (REG_DPHY_BASE + 0xD9)
#define REG_DPHY_6D_L           (REG_DPHY_BASE + 0xDA)
#define REG_DPHY_6D_H           (REG_DPHY_BASE + 0xDB)
#define REG_DPHY_6E_L           (REG_DPHY_BASE + 0xDC)
#define REG_DPHY_6E_H           (REG_DPHY_BASE + 0xDD)
#define REG_DPHY_6F_L           (REG_DPHY_BASE + 0xDE)
#define REG_DPHY_6F_H           (REG_DPHY_BASE + 0xDF)
#define REG_DPHY_70_L           (REG_DPHY_BASE + 0xE0)
#define REG_DPHY_70_H           (REG_DPHY_BASE + 0xE1)
#define REG_DPHY_71_L           (REG_DPHY_BASE + 0xE2)
#define REG_DPHY_71_H           (REG_DPHY_BASE + 0xE3)
#define REG_DPHY_72_L           (REG_DPHY_BASE + 0xE4)
#define REG_DPHY_72_H           (REG_DPHY_BASE + 0xE5)
#define REG_DPHY_73_L           (REG_DPHY_BASE + 0xE6)
#define REG_DPHY_73_H           (REG_DPHY_BASE + 0xE7)
#define REG_DPHY_74_L           (REG_DPHY_BASE + 0xE8)
#define REG_DPHY_74_H           (REG_DPHY_BASE + 0xE9)
#define REG_DPHY_75_L           (REG_DPHY_BASE + 0xEA)
#define REG_DPHY_75_H           (REG_DPHY_BASE + 0xEB)
#define REG_DPHY_76_L           (REG_DPHY_BASE + 0xEC)
#define REG_DPHY_76_H           (REG_DPHY_BASE + 0xED)
#define REG_DPHY_77_L           (REG_DPHY_BASE + 0xEE)
#define REG_DPHY_77_H           (REG_DPHY_BASE + 0xEF)
#define REG_DPHY_78_L           (REG_DPHY_BASE + 0xF0)
#define REG_DPHY_78_H           (REG_DPHY_BASE + 0xF1)
#define REG_DPHY_79_L           (REG_DPHY_BASE + 0xF2)
#define REG_DPHY_79_H           (REG_DPHY_BASE + 0xF3)
#define REG_DPHY_7A_L           (REG_DPHY_BASE + 0xF4)
#define REG_DPHY_7A_H           (REG_DPHY_BASE + 0xF5)
#define REG_DPHY_7B_L           (REG_DPHY_BASE + 0xF6)
#define REG_DPHY_7B_H           (REG_DPHY_BASE + 0xF7)
#define REG_DPHY_7C_L           (REG_DPHY_BASE + 0xF8)
#define REG_DPHY_7C_H           (REG_DPHY_BASE + 0xF9)
#define REG_DPHY_7D_L           (REG_DPHY_BASE + 0xFA)
#define REG_DPHY_7D_H           (REG_DPHY_BASE + 0xFB)
#define REG_DPHY_7E_L           (REG_DPHY_BASE + 0xFC)
#define REG_DPHY_7E_H           (REG_DPHY_BASE + 0xFD)
#define REG_DPHY_7F_L           (REG_DPHY_BASE + 0xFE)
#define REG_DPHY_7F_H           (REG_DPHY_BASE + 0xFF)

#define REG_LPLL_00_L           (REG_LPLL_BASE + 0x00)
#define REG_LPLL_00_H           (REG_LPLL_BASE + 0x01)
#define REG_LPLL_01_L           (REG_LPLL_BASE + 0x02)
#define REG_LPLL_01_H           (REG_LPLL_BASE + 0x03)
#define REG_LPLL_02_L           (REG_LPLL_BASE + 0x04)
#define REG_LPLL_02_H           (REG_LPLL_BASE + 0x05)
#define REG_LPLL_03_L           (REG_LPLL_BASE + 0x06)
#define REG_LPLL_03_H           (REG_LPLL_BASE + 0x07)
#define REG_LPLL_04_L           (REG_LPLL_BASE + 0x08)
#define REG_LPLL_04_H           (REG_LPLL_BASE + 0x09)
#define REG_LPLL_05_L           (REG_LPLL_BASE + 0x0A)
#define REG_LPLL_05_H           (REG_LPLL_BASE + 0x0B)
#define REG_LPLL_06_L           (REG_LPLL_BASE + 0x0C)
#define REG_LPLL_06_H           (REG_LPLL_BASE + 0x0D)
#define REG_LPLL_07_L           (REG_LPLL_BASE + 0x0E)
#define REG_LPLL_07_H           (REG_LPLL_BASE + 0x0F)
#define REG_LPLL_08_L           (REG_LPLL_BASE + 0x10)
#define REG_LPLL_08_H           (REG_LPLL_BASE + 0x11)
#define REG_LPLL_09_L           (REG_LPLL_BASE + 0x12)
#define REG_LPLL_09_H           (REG_LPLL_BASE + 0x13)
#define REG_LPLL_0A_L           (REG_LPLL_BASE + 0x14)
#define REG_LPLL_0A_H           (REG_LPLL_BASE + 0x15)
#define REG_LPLL_0B_L           (REG_LPLL_BASE + 0x16)
#define REG_LPLL_0B_H           (REG_LPLL_BASE + 0x17)
#define REG_LPLL_0C_L           (REG_LPLL_BASE + 0x18)
#define REG_LPLL_0C_H           (REG_LPLL_BASE + 0x19)
#define REG_LPLL_0D_L           (REG_LPLL_BASE + 0x1A)
#define REG_LPLL_0D_H           (REG_LPLL_BASE + 0x1B)
#define REG_LPLL_0E_L           (REG_LPLL_BASE + 0x1C)
#define REG_LPLL_0E_H           (REG_LPLL_BASE + 0x1D)
#define REG_LPLL_0F_L           (REG_LPLL_BASE + 0x1E)
#define REG_LPLL_0F_H           (REG_LPLL_BASE + 0x1F)
#define REG_LPLL_10_L           (REG_LPLL_BASE + 0x20)
#define REG_LPLL_10_H           (REG_LPLL_BASE + 0x21)
#define REG_LPLL_11_L           (REG_LPLL_BASE + 0x22)
#define REG_LPLL_11_H           (REG_LPLL_BASE + 0x23)
#define REG_LPLL_12_L           (REG_LPLL_BASE + 0x24)
#define REG_LPLL_12_H           (REG_LPLL_BASE + 0x25)
#define REG_LPLL_13_L           (REG_LPLL_BASE + 0x26)
#define REG_LPLL_13_H           (REG_LPLL_BASE + 0x27)
#define REG_LPLL_14_L           (REG_LPLL_BASE + 0x28)
#define REG_LPLL_14_H           (REG_LPLL_BASE + 0x29)
#define REG_LPLL_15_L           (REG_LPLL_BASE + 0x2A)
#define REG_LPLL_15_H           (REG_LPLL_BASE + 0x2B)
#define REG_LPLL_16_L           (REG_LPLL_BASE + 0x2C)
#define REG_LPLL_16_H           (REG_LPLL_BASE + 0x2D)
#define REG_LPLL_17_L           (REG_LPLL_BASE + 0x2E)
#define REG_LPLL_17_H           (REG_LPLL_BASE + 0x2F)
#define REG_LPLL_18_L           (REG_LPLL_BASE + 0x30)
#define REG_LPLL_18_H           (REG_LPLL_BASE + 0x31)
#define REG_LPLL_19_L           (REG_LPLL_BASE + 0x32)
#define REG_LPLL_19_H           (REG_LPLL_BASE + 0x33)
#define REG_LPLL_1A_L           (REG_LPLL_BASE + 0x34)
#define REG_LPLL_1A_H           (REG_LPLL_BASE + 0x35)
#define REG_LPLL_1B_L           (REG_LPLL_BASE + 0x36)
#define REG_LPLL_1B_H           (REG_LPLL_BASE + 0x37)
#define REG_LPLL_1C_L           (REG_LPLL_BASE + 0x38)
#define REG_LPLL_1C_H           (REG_LPLL_BASE + 0x39)
#define REG_LPLL_1D_L           (REG_LPLL_BASE + 0x3A)
#define REG_LPLL_1D_H           (REG_LPLL_BASE + 0x3B)
#define REG_LPLL_1E_L           (REG_LPLL_BASE + 0x3C)
#define REG_LPLL_1E_H           (REG_LPLL_BASE + 0x3D)
#define REG_LPLL_1F_L           (REG_LPLL_BASE + 0x3E)
#define REG_LPLL_1F_H           (REG_LPLL_BASE + 0x3F)
#define REG_LPLL_20_L           (REG_LPLL_BASE + 0x40)
#define REG_LPLL_20_H           (REG_LPLL_BASE + 0x41)
#define REG_LPLL_21_L           (REG_LPLL_BASE + 0x42)
#define REG_LPLL_21_H           (REG_LPLL_BASE + 0x43)
#define REG_LPLL_22_L           (REG_LPLL_BASE + 0x44)
#define REG_LPLL_22_H           (REG_LPLL_BASE + 0x45)
#define REG_LPLL_23_L           (REG_LPLL_BASE + 0x46)
#define REG_LPLL_23_H           (REG_LPLL_BASE + 0x47)
#define REG_LPLL_24_L           (REG_LPLL_BASE + 0x48)
#define REG_LPLL_24_H           (REG_LPLL_BASE + 0x49)
#define REG_LPLL_25_L           (REG_LPLL_BASE + 0x4A)
#define REG_LPLL_25_H           (REG_LPLL_BASE + 0x4B)
#define REG_LPLL_26_L           (REG_LPLL_BASE + 0x4C)
#define REG_LPLL_26_H           (REG_LPLL_BASE + 0x4D)
#define REG_LPLL_27_L           (REG_LPLL_BASE + 0x4E)
#define REG_LPLL_27_H           (REG_LPLL_BASE + 0x4F)
#define REG_LPLL_28_L           (REG_LPLL_BASE + 0x50)
#define REG_LPLL_28_H           (REG_LPLL_BASE + 0x51)
#define REG_LPLL_29_L           (REG_LPLL_BASE + 0x52)
#define REG_LPLL_29_H           (REG_LPLL_BASE + 0x53)
#define REG_LPLL_2A_L           (REG_LPLL_BASE + 0x54)
#define REG_LPLL_2A_H           (REG_LPLL_BASE + 0x55)
#define REG_LPLL_2B_L           (REG_LPLL_BASE + 0x56)
#define REG_LPLL_2B_H           (REG_LPLL_BASE + 0x57)
#define REG_LPLL_2C_L           (REG_LPLL_BASE + 0x58)
#define REG_LPLL_2C_H           (REG_LPLL_BASE + 0x59)
#define REG_LPLL_2D_L           (REG_LPLL_BASE + 0x5A)
#define REG_LPLL_2D_H           (REG_LPLL_BASE + 0x5B)
#define REG_LPLL_2E_L           (REG_LPLL_BASE + 0x5C)
#define REG_LPLL_2E_H           (REG_LPLL_BASE + 0x5D)
#define REG_LPLL_2F_L           (REG_LPLL_BASE + 0x5E)
#define REG_LPLL_2F_H           (REG_LPLL_BASE + 0x5F)
#define REG_LPLL_30_L           (REG_LPLL_BASE + 0x60)
#define REG_LPLL_30_H           (REG_LPLL_BASE + 0x61)
#define REG_LPLL_31_L           (REG_LPLL_BASE + 0x62)
#define REG_LPLL_31_H           (REG_LPLL_BASE + 0x63)
#define REG_LPLL_32_L           (REG_LPLL_BASE + 0x64)
#define REG_LPLL_32_H           (REG_LPLL_BASE + 0x65)
#define REG_LPLL_33_L           (REG_LPLL_BASE + 0x66)
#define REG_LPLL_33_H           (REG_LPLL_BASE + 0x67)
#define REG_LPLL_34_L           (REG_LPLL_BASE + 0x68)
#define REG_LPLL_34_H           (REG_LPLL_BASE + 0x69)
#define REG_LPLL_35_L           (REG_LPLL_BASE + 0x6A)
#define REG_LPLL_35_H           (REG_LPLL_BASE + 0x6B)
#define REG_LPLL_36_L           (REG_LPLL_BASE + 0x6C)
#define REG_LPLL_36_H           (REG_LPLL_BASE + 0x6D)
#define REG_LPLL_37_L           (REG_LPLL_BASE + 0x6E)
#define REG_LPLL_37_H           (REG_LPLL_BASE + 0x6F)
#define REG_LPLL_38_L           (REG_LPLL_BASE + 0x70)
#define REG_LPLL_38_H           (REG_LPLL_BASE + 0x71)
#define REG_LPLL_39_L           (REG_LPLL_BASE + 0x72)
#define REG_LPLL_39_H           (REG_LPLL_BASE + 0x73)
#define REG_LPLL_3A_L           (REG_LPLL_BASE + 0x74)
#define REG_LPLL_3A_H           (REG_LPLL_BASE + 0x75)
#define REG_LPLL_3B_L           (REG_LPLL_BASE + 0x76)
#define REG_LPLL_3B_H           (REG_LPLL_BASE + 0x77)
#define REG_LPLL_3C_L           (REG_LPLL_BASE + 0x78)
#define REG_LPLL_3C_H           (REG_LPLL_BASE + 0x79)
#define REG_LPLL_3D_L           (REG_LPLL_BASE + 0x7A)
#define REG_LPLL_3D_H           (REG_LPLL_BASE + 0x7B)
#define REG_LPLL_3E_L           (REG_LPLL_BASE + 0x7C)
#define REG_LPLL_3E_H           (REG_LPLL_BASE + 0x7D)
#define REG_LPLL_3F_L           (REG_LPLL_BASE + 0x7E)
#define REG_LPLL_3F_H           (REG_LPLL_BASE + 0x7F)
#define REG_LPLL_40_L           (REG_LPLL_BASE + 0x80)
#define REG_LPLL_40_H           (REG_LPLL_BASE + 0x81)
#define REG_LPLL_41_L           (REG_LPLL_BASE + 0x82)
#define REG_LPLL_41_H           (REG_LPLL_BASE + 0x83)
#define REG_LPLL_42_L           (REG_LPLL_BASE + 0x84)
#define REG_LPLL_42_H           (REG_LPLL_BASE + 0x85)
#define REG_LPLL_43_L           (REG_LPLL_BASE + 0x86)
#define REG_LPLL_43_H           (REG_LPLL_BASE + 0x87)
#define REG_LPLL_44_L           (REG_LPLL_BASE + 0x88)
#define REG_LPLL_44_H           (REG_LPLL_BASE + 0x89)
#define REG_LPLL_45_L           (REG_LPLL_BASE + 0x8A)
#define REG_LPLL_45_H           (REG_LPLL_BASE + 0x8B)
#define REG_LPLL_46_L           (REG_LPLL_BASE + 0x8C)
#define REG_LPLL_46_H           (REG_LPLL_BASE + 0x8D)
#define REG_LPLL_47_L           (REG_LPLL_BASE + 0x8E)
#define REG_LPLL_47_H           (REG_LPLL_BASE + 0x8F)
#define REG_LPLL_48_L           (REG_LPLL_BASE + 0x90)
#define REG_LPLL_48_H           (REG_LPLL_BASE + 0x91)
#define REG_LPLL_49_L           (REG_LPLL_BASE + 0x92)
#define REG_LPLL_49_H           (REG_LPLL_BASE + 0x93)
#define REG_LPLL_4A_L           (REG_LPLL_BASE + 0x94)
#define REG_LPLL_4A_H           (REG_LPLL_BASE + 0x95)
#define REG_LPLL_4B_L           (REG_LPLL_BASE + 0x96)
#define REG_LPLL_4B_H           (REG_LPLL_BASE + 0x97)
#define REG_LPLL_4C_L           (REG_LPLL_BASE + 0x98)
#define REG_LPLL_4C_H           (REG_LPLL_BASE + 0x99)
#define REG_LPLL_4D_L           (REG_LPLL_BASE + 0x9A)
#define REG_LPLL_4D_H           (REG_LPLL_BASE + 0x9B)
#define REG_LPLL_4E_L           (REG_LPLL_BASE + 0x9C)
#define REG_LPLL_4E_H           (REG_LPLL_BASE + 0x9D)
#define REG_LPLL_4F_L           (REG_LPLL_BASE + 0x9E)
#define REG_LPLL_4F_H           (REG_LPLL_BASE + 0x9F)
#define REG_LPLL_50_L           (REG_LPLL_BASE + 0xA0)
#define REG_LPLL_50_H           (REG_LPLL_BASE + 0xA1)
#define REG_LPLL_51_L           (REG_LPLL_BASE + 0xA2)
#define REG_LPLL_51_H           (REG_LPLL_BASE + 0xA3)
#define REG_LPLL_52_L           (REG_LPLL_BASE + 0xA4)
#define REG_LPLL_52_H           (REG_LPLL_BASE + 0xA5)
#define REG_LPLL_53_L           (REG_LPLL_BASE + 0xA6)
#define REG_LPLL_53_H           (REG_LPLL_BASE + 0xA7)
#define REG_LPLL_54_L           (REG_LPLL_BASE + 0xA8)
#define REG_LPLL_54_H           (REG_LPLL_BASE + 0xA9)
#define REG_LPLL_55_L           (REG_LPLL_BASE + 0xAA)
#define REG_LPLL_55_H           (REG_LPLL_BASE + 0xAB)
#define REG_LPLL_56_L           (REG_LPLL_BASE + 0xAC)
#define REG_LPLL_56_H           (REG_LPLL_BASE + 0xAD)
#define REG_LPLL_57_L           (REG_LPLL_BASE + 0xAE)
#define REG_LPLL_57_H           (REG_LPLL_BASE + 0xAF)
#define REG_LPLL_58_L           (REG_LPLL_BASE + 0xB0)
#define REG_LPLL_58_H           (REG_LPLL_BASE + 0xB1)
#define REG_LPLL_59_L           (REG_LPLL_BASE + 0xB2)
#define REG_LPLL_59_H           (REG_LPLL_BASE + 0xB3)
#define REG_LPLL_5A_L           (REG_LPLL_BASE + 0xB4)
#define REG_LPLL_5A_H           (REG_LPLL_BASE + 0xB5)
#define REG_LPLL_5B_L           (REG_LPLL_BASE + 0xB6)
#define REG_LPLL_5B_H           (REG_LPLL_BASE + 0xB7)
#define REG_LPLL_5C_L           (REG_LPLL_BASE + 0xB8)
#define REG_LPLL_5C_H           (REG_LPLL_BASE + 0xB9)
#define REG_LPLL_5D_L           (REG_LPLL_BASE + 0xBA)
#define REG_LPLL_5D_H           (REG_LPLL_BASE + 0xBB)
#define REG_LPLL_5E_L           (REG_LPLL_BASE + 0xBC)
#define REG_LPLL_5E_H           (REG_LPLL_BASE + 0xBD)
#define REG_LPLL_5F_L           (REG_LPLL_BASE + 0xBE)
#define REG_LPLL_5F_H           (REG_LPLL_BASE + 0xBF)
#define REG_LPLL_60_L           (REG_LPLL_BASE + 0xC0)
#define REG_LPLL_60_H           (REG_LPLL_BASE + 0xC1)
#define REG_LPLL_61_L           (REG_LPLL_BASE + 0xC2)
#define REG_LPLL_61_H           (REG_LPLL_BASE + 0xC3)
#define REG_LPLL_62_L           (REG_LPLL_BASE + 0xC4)
#define REG_LPLL_62_H           (REG_LPLL_BASE + 0xC5)
#define REG_LPLL_63_L           (REG_LPLL_BASE + 0xC6)
#define REG_LPLL_63_H           (REG_LPLL_BASE + 0xC7)
#define REG_LPLL_64_L           (REG_LPLL_BASE + 0xC8)
#define REG_LPLL_64_H           (REG_LPLL_BASE + 0xC9)
#define REG_LPLL_65_L           (REG_LPLL_BASE + 0xCA)
#define REG_LPLL_65_H           (REG_LPLL_BASE + 0xCB)
#define REG_LPLL_66_L           (REG_LPLL_BASE + 0xCC)
#define REG_LPLL_66_H           (REG_LPLL_BASE + 0xCD)
#define REG_LPLL_67_L           (REG_LPLL_BASE + 0xCE)
#define REG_LPLL_67_H           (REG_LPLL_BASE + 0xCF)
#define REG_LPLL_68_L           (REG_LPLL_BASE + 0xD0)
#define REG_LPLL_68_H           (REG_LPLL_BASE + 0xD1)
#define REG_LPLL_69_L           (REG_LPLL_BASE + 0xD2)
#define REG_LPLL_69_H           (REG_LPLL_BASE + 0xD3)
#define REG_LPLL_6A_L           (REG_LPLL_BASE + 0xD4)
#define REG_LPLL_6A_H           (REG_LPLL_BASE + 0xD5)
#define REG_LPLL_6B_L           (REG_LPLL_BASE + 0xD6)
#define REG_LPLL_6B_H           (REG_LPLL_BASE + 0xD7)
#define REG_LPLL_6C_L           (REG_LPLL_BASE + 0xD8)
#define REG_LPLL_6C_H           (REG_LPLL_BASE + 0xD9)
#define REG_LPLL_6D_L           (REG_LPLL_BASE + 0xDA)
#define REG_LPLL_6D_H           (REG_LPLL_BASE + 0xDB)
#define REG_LPLL_6E_L           (REG_LPLL_BASE + 0xDC)
#define REG_LPLL_6E_H           (REG_LPLL_BASE + 0xDD)
#define REG_LPLL_6F_L           (REG_LPLL_BASE + 0xDE)
#define REG_LPLL_6F_H           (REG_LPLL_BASE + 0xDF)
#define REG_LPLL_70_L           (REG_LPLL_BASE + 0xE0)
#define REG_LPLL_70_H           (REG_LPLL_BASE + 0xE1)
#define REG_LPLL_71_L           (REG_LPLL_BASE + 0xE2)
#define REG_LPLL_71_H           (REG_LPLL_BASE + 0xE3)
#define REG_LPLL_72_L           (REG_LPLL_BASE + 0xE4)
#define REG_LPLL_72_H           (REG_LPLL_BASE + 0xE5)
#define REG_LPLL_73_L           (REG_LPLL_BASE + 0xE6)
#define REG_LPLL_73_H           (REG_LPLL_BASE + 0xE7)
#define REG_LPLL_74_L           (REG_LPLL_BASE + 0xE8)
#define REG_LPLL_74_H           (REG_LPLL_BASE + 0xE9)
#define REG_LPLL_75_L           (REG_LPLL_BASE + 0xEA)
#define REG_LPLL_75_H           (REG_LPLL_BASE + 0xEB)
#define REG_LPLL_76_L           (REG_LPLL_BASE + 0xEC)
#define REG_LPLL_76_H           (REG_LPLL_BASE + 0xED)
#define REG_LPLL_77_L           (REG_LPLL_BASE + 0xEE)
#define REG_LPLL_77_H           (REG_LPLL_BASE + 0xEF)
#define REG_LPLL_78_L           (REG_LPLL_BASE + 0xF0)
#define REG_LPLL_78_H           (REG_LPLL_BASE + 0xF1)
#define REG_LPLL_79_L           (REG_LPLL_BASE + 0xF2)
#define REG_LPLL_79_H           (REG_LPLL_BASE + 0xF3)
#define REG_LPLL_7A_L           (REG_LPLL_BASE + 0xF4)
#define REG_LPLL_7A_H           (REG_LPLL_BASE + 0xF5)
#define REG_LPLL_7B_L           (REG_LPLL_BASE + 0xF6)
#define REG_LPLL_7B_H           (REG_LPLL_BASE + 0xF7)
#define REG_LPLL_7C_L           (REG_LPLL_BASE + 0xF8)
#define REG_LPLL_7C_H           (REG_LPLL_BASE + 0xF9)
#define REG_LPLL_7D_L           (REG_LPLL_BASE + 0xFA)
#define REG_LPLL_7D_H           (REG_LPLL_BASE + 0xFB)
#define REG_LPLL_7E_L           (REG_LPLL_BASE + 0xFC)
#define REG_LPLL_7E_H           (REG_LPLL_BASE + 0xFD)
#define REG_LPLL_7F_L           (REG_LPLL_BASE + 0xFE)
#define REG_LPLL_7F_H           (REG_LPLL_BASE + 0xFF)

#define REG_CLKGEN0_00_L        (REG_CLKGEN0_BASE + 0x00)
#define REG_CLKGEN0_00_H        (REG_CLKGEN0_BASE + 0x01)
#define REG_CLKGEN0_01_L        (REG_CLKGEN0_BASE + 0x02)
#define REG_CLKGEN0_01_H        (REG_CLKGEN0_BASE + 0x03)
#define REG_CLKGEN0_02_L        (REG_CLKGEN0_BASE + 0x04)
#define REG_CLKGEN0_02_H        (REG_CLKGEN0_BASE + 0x05)
#define REG_CLKGEN0_03_L        (REG_CLKGEN0_BASE + 0x06)
#define REG_CLKGEN0_03_H        (REG_CLKGEN0_BASE + 0x07)
#define REG_CLKGEN0_04_L        (REG_CLKGEN0_BASE + 0x08)
#define REG_CLKGEN0_04_H        (REG_CLKGEN0_BASE + 0x09)
#define REG_CLKGEN0_05_L        (REG_CLKGEN0_BASE + 0x0A)
#define REG_CLKGEN0_05_H        (REG_CLKGEN0_BASE + 0x0B)
#define REG_CLKGEN0_06_L        (REG_CLKGEN0_BASE + 0x0C)
#define REG_CLKGEN0_06_H        (REG_CLKGEN0_BASE + 0x0D)
#define REG_CLKGEN0_07_L        (REG_CLKGEN0_BASE + 0x0E)
#define REG_CLKGEN0_07_H        (REG_CLKGEN0_BASE + 0x0F)
#define REG_CLKGEN0_08_L        (REG_CLKGEN0_BASE + 0x10)
#define REG_CLKGEN0_08_H        (REG_CLKGEN0_BASE + 0x11)
#define REG_CLKGEN0_09_L        (REG_CLKGEN0_BASE + 0x12)
#define REG_CLKGEN0_09_H        (REG_CLKGEN0_BASE + 0x13)
#define REG_CLKGEN0_0A_L        (REG_CLKGEN0_BASE + 0x14)
#define REG_CLKGEN0_0A_H        (REG_CLKGEN0_BASE + 0x15)
#define REG_CLKGEN0_0B_L        (REG_CLKGEN0_BASE + 0x16)
#define REG_CLKGEN0_0B_H        (REG_CLKGEN0_BASE + 0x17)
#define REG_CLKGEN0_0C_L        (REG_CLKGEN0_BASE + 0x18)
#define REG_CLKGEN0_0C_H        (REG_CLKGEN0_BASE + 0x19)
#define REG_CLKGEN0_0D_L        (REG_CLKGEN0_BASE + 0x1A)
#define REG_CLKGEN0_0D_H        (REG_CLKGEN0_BASE + 0x1B)
#define REG_CLKGEN0_0E_L        (REG_CLKGEN0_BASE + 0x1C)
#define REG_CLKGEN0_0E_H        (REG_CLKGEN0_BASE + 0x1D)
#define REG_CLKGEN0_0F_L        (REG_CLKGEN0_BASE + 0x1E)
#define REG_CLKGEN0_0F_H        (REG_CLKGEN0_BASE + 0x1F)
#define REG_CLKGEN0_10_L        (REG_CLKGEN0_BASE + 0x20)
#define REG_CLKGEN0_10_H        (REG_CLKGEN0_BASE + 0x21)
#define REG_CLKGEN0_11_L        (REG_CLKGEN0_BASE + 0x22)
#define REG_CLKGEN0_11_H        (REG_CLKGEN0_BASE + 0x23)
#define REG_CLKGEN0_12_L        (REG_CLKGEN0_BASE + 0x24)
#define REG_CLKGEN0_12_H        (REG_CLKGEN0_BASE + 0x25)
#define REG_CLKGEN0_13_L        (REG_CLKGEN0_BASE + 0x26)
#define REG_CLKGEN0_13_H        (REG_CLKGEN0_BASE + 0x27)
#define REG_CLKGEN0_14_L        (REG_CLKGEN0_BASE + 0x28)
#define REG_CLKGEN0_14_H        (REG_CLKGEN0_BASE + 0x29)
#define REG_CLKGEN0_15_L        (REG_CLKGEN0_BASE + 0x2A)
#define REG_CLKGEN0_15_H        (REG_CLKGEN0_BASE + 0x2B)
#define REG_CLKGEN0_16_L        (REG_CLKGEN0_BASE + 0x2C)
#define REG_CLKGEN0_16_H        (REG_CLKGEN0_BASE + 0x2D)
#define REG_CLKGEN0_17_L        (REG_CLKGEN0_BASE + 0x2E)
#define REG_CLKGEN0_17_H        (REG_CLKGEN0_BASE + 0x2F)
#define REG_CLKGEN0_18_L        (REG_CLKGEN0_BASE + 0x30)
#define REG_CLKGEN0_18_H        (REG_CLKGEN0_BASE + 0x31)
#define REG_CLKGEN0_19_L        (REG_CLKGEN0_BASE + 0x32)
#define REG_CLKGEN0_19_H        (REG_CLKGEN0_BASE + 0x33)
#define REG_CLKGEN0_1A_L        (REG_CLKGEN0_BASE + 0x34)
#define REG_CLKGEN0_1A_H        (REG_CLKGEN0_BASE + 0x35)
#define REG_CLKGEN0_1B_L        (REG_CLKGEN0_BASE + 0x36)
#define REG_CLKGEN0_1B_H        (REG_CLKGEN0_BASE + 0x37)
#define REG_CLKGEN0_1C_L        (REG_CLKGEN0_BASE + 0x38)
#define REG_CLKGEN0_1C_H        (REG_CLKGEN0_BASE + 0x39)
#define REG_CLKGEN0_1D_L        (REG_CLKGEN0_BASE + 0x3A)
#define REG_CLKGEN0_1D_H        (REG_CLKGEN0_BASE + 0x3B)
#define REG_CLKGEN0_1E_L        (REG_CLKGEN0_BASE + 0x3C)
#define REG_CLKGEN0_1E_H        (REG_CLKGEN0_BASE + 0x3D)
#define REG_CLKGEN0_1F_L        (REG_CLKGEN0_BASE + 0x3E)
#define REG_CLKGEN0_1F_H        (REG_CLKGEN0_BASE + 0x3F)
#define REG_CLKGEN0_20_L        (REG_CLKGEN0_BASE + 0x40)
#define REG_CLKGEN0_20_H        (REG_CLKGEN0_BASE + 0x41)
#define REG_CLKGEN0_21_L        (REG_CLKGEN0_BASE + 0x42)
#define REG_CLKGEN0_21_H        (REG_CLKGEN0_BASE + 0x43)
#define REG_CLKGEN0_22_L        (REG_CLKGEN0_BASE + 0x44)
#define REG_CLKGEN0_22_H        (REG_CLKGEN0_BASE + 0x45)
#define REG_CLKGEN0_23_L        (REG_CLKGEN0_BASE + 0x46)
#define REG_CLKGEN0_23_H        (REG_CLKGEN0_BASE + 0x47)
#define REG_CLKGEN0_24_L        (REG_CLKGEN0_BASE + 0x48)
#define REG_CLKGEN0_24_H        (REG_CLKGEN0_BASE + 0x49)
#define REG_CLKGEN0_25_L        (REG_CLKGEN0_BASE + 0x4A)
#define REG_CLKGEN0_25_H        (REG_CLKGEN0_BASE + 0x4B)
#define REG_CLKGEN0_26_L        (REG_CLKGEN0_BASE + 0x4C)
#define REG_CLKGEN0_26_H        (REG_CLKGEN0_BASE + 0x4D)
#define REG_CLKGEN0_27_L        (REG_CLKGEN0_BASE + 0x4E)
#define REG_CLKGEN0_27_H        (REG_CLKGEN0_BASE + 0x4F)
#define REG_CLKGEN0_28_L        (REG_CLKGEN0_BASE + 0x50)
#define REG_CLKGEN0_28_H        (REG_CLKGEN0_BASE + 0x51)
#define REG_CLKGEN0_29_L        (REG_CLKGEN0_BASE + 0x52)
#define REG_CLKGEN0_29_H        (REG_CLKGEN0_BASE + 0x53)
#define REG_CLKGEN0_2A_L        (REG_CLKGEN0_BASE + 0x54)
#define REG_CLKGEN0_2A_H        (REG_CLKGEN0_BASE + 0x55)
#define REG_CLKGEN0_2B_L        (REG_CLKGEN0_BASE + 0x56)
#define REG_CLKGEN0_2B_H        (REG_CLKGEN0_BASE + 0x57)
#define REG_CLKGEN0_2C_L        (REG_CLKGEN0_BASE + 0x58)
#define REG_CLKGEN0_2C_H        (REG_CLKGEN0_BASE + 0x59)
#define REG_CLKGEN0_2D_L        (REG_CLKGEN0_BASE + 0x5A)
#define REG_CLKGEN0_2D_H        (REG_CLKGEN0_BASE + 0x5B)
#define REG_CLKGEN0_2E_L        (REG_CLKGEN0_BASE + 0x5C)
#define REG_CLKGEN0_2E_H        (REG_CLKGEN0_BASE + 0x5D)
#define REG_CLKGEN0_2F_L        (REG_CLKGEN0_BASE + 0x5E)
#define REG_CLKGEN0_2F_H        (REG_CLKGEN0_BASE + 0x5F)
#define REG_CLKGEN0_30_L        (REG_CLKGEN0_BASE + 0x60)
#define REG_CLKGEN0_30_H        (REG_CLKGEN0_BASE + 0x61)
#define REG_CLKGEN0_31_L        (REG_CLKGEN0_BASE + 0x62)
#define REG_CLKGEN0_31_H        (REG_CLKGEN0_BASE + 0x63)
#define REG_CLKGEN0_32_L        (REG_CLKGEN0_BASE + 0x64)
#define REG_CLKGEN0_32_H        (REG_CLKGEN0_BASE + 0x65)
#define REG_CLKGEN0_33_L        (REG_CLKGEN0_BASE + 0x66)
#define REG_CLKGEN0_33_H        (REG_CLKGEN0_BASE + 0x67)
#define REG_CLKGEN0_34_L        (REG_CLKGEN0_BASE + 0x68)
#define REG_CLKGEN0_34_H        (REG_CLKGEN0_BASE + 0x69)
#define REG_CLKGEN0_35_L        (REG_CLKGEN0_BASE + 0x6A)
#define REG_CLKGEN0_35_H        (REG_CLKGEN0_BASE + 0x6B)
#define REG_CLKGEN0_36_L        (REG_CLKGEN0_BASE + 0x6C)
#define REG_CLKGEN0_36_H        (REG_CLKGEN0_BASE + 0x6D)
#define REG_CLKGEN0_37_L        (REG_CLKGEN0_BASE + 0x6E)
#define REG_CLKGEN0_37_H        (REG_CLKGEN0_BASE + 0x6F)
#define REG_CLKGEN0_38_L        (REG_CLKGEN0_BASE + 0x70)
#define REG_CLKGEN0_38_H        (REG_CLKGEN0_BASE + 0x71)
#define REG_CLKGEN0_39_L        (REG_CLKGEN0_BASE + 0x72)
#define REG_CLKGEN0_39_H        (REG_CLKGEN0_BASE + 0x73)
#define REG_CLKGEN0_3A_L        (REG_CLKGEN0_BASE + 0x74)
#define REG_CLKGEN0_3A_H        (REG_CLKGEN0_BASE + 0x75)
#define REG_CLKGEN0_3B_L        (REG_CLKGEN0_BASE + 0x76)
#define REG_CLKGEN0_3B_H        (REG_CLKGEN0_BASE + 0x77)
#define REG_CLKGEN0_3C_L        (REG_CLKGEN0_BASE + 0x78)
#define REG_CLKGEN0_3C_H        (REG_CLKGEN0_BASE + 0x79)
#define REG_CLKGEN0_3D_L        (REG_CLKGEN0_BASE + 0x7A)
#define REG_CLKGEN0_3D_H        (REG_CLKGEN0_BASE + 0x7B)
#define REG_CLKGEN0_3E_L        (REG_CLKGEN0_BASE + 0x7C)
#define REG_CLKGEN0_3E_H        (REG_CLKGEN0_BASE + 0x7D)
#define REG_CLKGEN0_3F_L        (REG_CLKGEN0_BASE + 0x7E)
#define REG_CLKGEN0_3F_H        (REG_CLKGEN0_BASE + 0x7F)
#define REG_CLKGEN0_40_L        (REG_CLKGEN0_BASE + 0x80)
#define REG_CLKGEN0_40_H        (REG_CLKGEN0_BASE + 0x81)
#define REG_CLKGEN0_41_L        (REG_CLKGEN0_BASE + 0x82)
#define REG_CLKGEN0_41_H        (REG_CLKGEN0_BASE + 0x83)
#define REG_CLKGEN0_42_L        (REG_CLKGEN0_BASE + 0x84)
#define REG_CLKGEN0_42_H        (REG_CLKGEN0_BASE + 0x85)
#define REG_CLKGEN0_43_L        (REG_CLKGEN0_BASE + 0x86)
#define REG_CLKGEN0_43_H        (REG_CLKGEN0_BASE + 0x87)
#define REG_CLKGEN0_44_L        (REG_CLKGEN0_BASE + 0x88)
#define REG_CLKGEN0_44_H        (REG_CLKGEN0_BASE + 0x89)
#define REG_CLKGEN0_45_L        (REG_CLKGEN0_BASE + 0x8A)
#define REG_CLKGEN0_45_H        (REG_CLKGEN0_BASE + 0x8B)
#define REG_CLKGEN0_46_L        (REG_CLKGEN0_BASE + 0x8C)
#define REG_CLKGEN0_46_H        (REG_CLKGEN0_BASE + 0x8D)
#define REG_CLKGEN0_47_L        (REG_CLKGEN0_BASE + 0x8E)
#define REG_CLKGEN0_47_H        (REG_CLKGEN0_BASE + 0x8F)
#define REG_CLKGEN0_48_L        (REG_CLKGEN0_BASE + 0x90)
#define REG_CLKGEN0_48_H        (REG_CLKGEN0_BASE + 0x91)
#define REG_CLKGEN0_49_L        (REG_CLKGEN0_BASE + 0x92)
#define REG_CLKGEN0_49_H        (REG_CLKGEN0_BASE + 0x93)
#define REG_CLKGEN0_4A_L        (REG_CLKGEN0_BASE + 0x94)
#define REG_CLKGEN0_4A_H        (REG_CLKGEN0_BASE + 0x95)
#define REG_CLKGEN0_4B_L        (REG_CLKGEN0_BASE + 0x96)
#define REG_CLKGEN0_4B_H        (REG_CLKGEN0_BASE + 0x97)
#define REG_CLKGEN0_4C_L        (REG_CLKGEN0_BASE + 0x98)
#define REG_CLKGEN0_4C_H        (REG_CLKGEN0_BASE + 0x99)
#define REG_CLKGEN0_4D_L        (REG_CLKGEN0_BASE + 0x9A)
#define REG_CLKGEN0_4D_H        (REG_CLKGEN0_BASE + 0x9B)
#define REG_CLKGEN0_4E_L        (REG_CLKGEN0_BASE + 0x9C)
#define REG_CLKGEN0_4E_H        (REG_CLKGEN0_BASE + 0x9D)
#define REG_CLKGEN0_4F_L        (REG_CLKGEN0_BASE + 0x9E)
#define REG_CLKGEN0_4F_H        (REG_CLKGEN0_BASE + 0x9F)
#define REG_CLKGEN0_50_L        (REG_CLKGEN0_BASE + 0xA0)
#define REG_CLKGEN0_50_H        (REG_CLKGEN0_BASE + 0xA1)
#define REG_CLKGEN0_51_L        (REG_CLKGEN0_BASE + 0xA2)
#define REG_CLKGEN0_51_H        (REG_CLKGEN0_BASE + 0xA3)
#define REG_CLKGEN0_52_L        (REG_CLKGEN0_BASE + 0xA4)
#define REG_CLKGEN0_52_H        (REG_CLKGEN0_BASE + 0xA5)
#define REG_CLKGEN0_53_L        (REG_CLKGEN0_BASE + 0xA6)
#define REG_CLKGEN0_53_H        (REG_CLKGEN0_BASE + 0xA7)
#define REG_CLKGEN0_54_L        (REG_CLKGEN0_BASE + 0xA8)
#define REG_CLKGEN0_54_H        (REG_CLKGEN0_BASE + 0xA9)
#define REG_CLKGEN0_55_L        (REG_CLKGEN0_BASE + 0xAA)
#define REG_CLKGEN0_55_H        (REG_CLKGEN0_BASE + 0xAB)
#define REG_CLKGEN0_56_L        (REG_CLKGEN0_BASE + 0xAC)
#define REG_CLKGEN0_56_H        (REG_CLKGEN0_BASE + 0xAD)
#define REG_CLKGEN0_57_L        (REG_CLKGEN0_BASE + 0xAE)
#define REG_CLKGEN0_57_H        (REG_CLKGEN0_BASE + 0xAF)
#define REG_CLKGEN0_58_L        (REG_CLKGEN0_BASE + 0xB0)
#define REG_CLKGEN0_58_H        (REG_CLKGEN0_BASE + 0xB1)
#define REG_CLKGEN0_59_L        (REG_CLKGEN0_BASE + 0xB2)
#define REG_CLKGEN0_59_H        (REG_CLKGEN0_BASE + 0xB3)
#define REG_CLKGEN0_5A_L        (REG_CLKGEN0_BASE + 0xB4)
#define REG_CLKGEN0_5A_H        (REG_CLKGEN0_BASE + 0xB5)
#define REG_CLKGEN0_5B_L        (REG_CLKGEN0_BASE + 0xB6)
#define REG_CLKGEN0_5B_H        (REG_CLKGEN0_BASE + 0xB7)
#define REG_CLKGEN0_5C_L        (REG_CLKGEN0_BASE + 0xB8)
#define REG_CLKGEN0_5C_H        (REG_CLKGEN0_BASE + 0xB9)
#define REG_CLKGEN0_5D_L        (REG_CLKGEN0_BASE + 0xBA)
#define REG_CLKGEN0_5D_H        (REG_CLKGEN0_BASE + 0xBB)
#define REG_CLKGEN0_5E_L        (REG_CLKGEN0_BASE + 0xBC)
#define REG_CLKGEN0_5E_H        (REG_CLKGEN0_BASE + 0xBD)
#define REG_CLKGEN0_5F_L        (REG_CLKGEN0_BASE + 0xBE)
#define REG_CLKGEN0_5F_H        (REG_CLKGEN0_BASE + 0xBF)
#define REG_CLKGEN0_60_L        (REG_CLKGEN0_BASE + 0xC0)
#define REG_CLKGEN0_60_H        (REG_CLKGEN0_BASE + 0xC1)
#define REG_CLKGEN0_61_L        (REG_CLKGEN0_BASE + 0xC2)
#define REG_CLKGEN0_61_H        (REG_CLKGEN0_BASE + 0xC3)
#define REG_CLKGEN0_62_L        (REG_CLKGEN0_BASE + 0xC4)
#define REG_CLKGEN0_62_H        (REG_CLKGEN0_BASE + 0xC5)
#define REG_CLKGEN0_63_L        (REG_CLKGEN0_BASE + 0xC6)
#define REG_CLKGEN0_63_H        (REG_CLKGEN0_BASE + 0xC7)
#define REG_CLKGEN0_64_L        (REG_CLKGEN0_BASE + 0xC8)
#define REG_CLKGEN0_64_H        (REG_CLKGEN0_BASE + 0xC9)
#define REG_CLKGEN0_65_L        (REG_CLKGEN0_BASE + 0xCA)
#define REG_CLKGEN0_65_H        (REG_CLKGEN0_BASE + 0xCB)
#define REG_CLKGEN0_66_L        (REG_CLKGEN0_BASE + 0xCC)
#define REG_CLKGEN0_66_H        (REG_CLKGEN0_BASE + 0xCD)
#define REG_CLKGEN0_67_L        (REG_CLKGEN0_BASE + 0xCE)
#define REG_CLKGEN0_67_H        (REG_CLKGEN0_BASE + 0xCF)
#define REG_CLKGEN0_68_L        (REG_CLKGEN0_BASE + 0xD0)
#define REG_CLKGEN0_68_H        (REG_CLKGEN0_BASE + 0xD1)
#define REG_CLKGEN0_69_L        (REG_CLKGEN0_BASE + 0xD2)
#define REG_CLKGEN0_69_H        (REG_CLKGEN0_BASE + 0xD3)
#define REG_CLKGEN0_6A_L        (REG_CLKGEN0_BASE + 0xD4)
#define REG_CLKGEN0_6A_H        (REG_CLKGEN0_BASE + 0xD5)
#define REG_CLKGEN0_6B_L        (REG_CLKGEN0_BASE + 0xD6)
#define REG_CLKGEN0_6B_H        (REG_CLKGEN0_BASE + 0xD7)
#define REG_CLKGEN0_6C_L        (REG_CLKGEN0_BASE + 0xD8)
#define REG_CLKGEN0_6C_H        (REG_CLKGEN0_BASE + 0xD9)
#define REG_CLKGEN0_6D_L        (REG_CLKGEN0_BASE + 0xDA)
#define REG_CLKGEN0_6D_H        (REG_CLKGEN0_BASE + 0xDB)
#define REG_CLKGEN0_6E_L        (REG_CLKGEN0_BASE + 0xDC)
#define REG_CLKGEN0_6E_H        (REG_CLKGEN0_BASE + 0xDD)
#define REG_CLKGEN0_6F_L        (REG_CLKGEN0_BASE + 0xDE)
#define REG_CLKGEN0_6F_H        (REG_CLKGEN0_BASE + 0xDF)
#define REG_CLKGEN0_70_L        (REG_CLKGEN0_BASE + 0xE0)
#define REG_CLKGEN0_70_H        (REG_CLKGEN0_BASE + 0xE1)
#define REG_CLKGEN0_71_L        (REG_CLKGEN0_BASE + 0xE2)
#define REG_CLKGEN0_71_H        (REG_CLKGEN0_BASE + 0xE3)
#define REG_CLKGEN0_72_L        (REG_CLKGEN0_BASE + 0xE4)
#define REG_CLKGEN0_72_H        (REG_CLKGEN0_BASE + 0xE5)
#define REG_CLKGEN0_73_L        (REG_CLKGEN0_BASE + 0xE6)
#define REG_CLKGEN0_73_H        (REG_CLKGEN0_BASE + 0xE7)
#define REG_CLKGEN0_74_L        (REG_CLKGEN0_BASE + 0xE8)
#define REG_CLKGEN0_74_H        (REG_CLKGEN0_BASE + 0xE9)
#define REG_CLKGEN0_75_L        (REG_CLKGEN0_BASE + 0xEA)
#define REG_CLKGEN0_75_H        (REG_CLKGEN0_BASE + 0xEB)
#define REG_CLKGEN0_76_L        (REG_CLKGEN0_BASE + 0xEC)
#define REG_CLKGEN0_76_H        (REG_CLKGEN0_BASE + 0xED)
#define REG_CLKGEN0_77_L        (REG_CLKGEN0_BASE + 0xEE)
#define REG_CLKGEN0_77_H        (REG_CLKGEN0_BASE + 0xEF)
#define REG_CLKGEN0_78_L        (REG_CLKGEN0_BASE + 0xF0)
#define REG_CLKGEN0_78_H        (REG_CLKGEN0_BASE + 0xF1)
#define REG_CLKGEN0_79_L        (REG_CLKGEN0_BASE + 0xF2)
#define REG_CLKGEN0_79_H        (REG_CLKGEN0_BASE + 0xF3)
#define REG_CLKGEN0_7A_L        (REG_CLKGEN0_BASE + 0xF4)
#define REG_CLKGEN0_7A_H        (REG_CLKGEN0_BASE + 0xF5)
#define REG_CLKGEN0_7B_L        (REG_CLKGEN0_BASE + 0xF6)
#define REG_CLKGEN0_7B_H        (REG_CLKGEN0_BASE + 0xF7)
#define REG_CLKGEN0_7C_L        (REG_CLKGEN0_BASE + 0xF8)
#define REG_CLKGEN0_7C_H        (REG_CLKGEN0_BASE + 0xF9)
#define REG_CLKGEN0_7D_L        (REG_CLKGEN0_BASE + 0xFA)
#define REG_CLKGEN0_7D_H        (REG_CLKGEN0_BASE + 0xFB)
#define REG_CLKGEN0_7E_L        (REG_CLKGEN0_BASE + 0xFC)
#define REG_CLKGEN0_7E_H        (REG_CLKGEN0_BASE + 0xFD)
#define REG_CLKGEN0_7F_L        (REG_CLKGEN0_BASE + 0xFE)
#define REG_CLKGEN0_7F_H        (REG_CLKGEN0_BASE + 0xFF)

#define REG_CLKGEN1_00_L        (REG_CLKGEN1_BASE + 0x00)
#define REG_CLKGEN1_00_H        (REG_CLKGEN1_BASE + 0x01)
#define REG_CLKGEN1_01_L        (REG_CLKGEN1_BASE + 0x02)
#define REG_CLKGEN1_01_H        (REG_CLKGEN1_BASE + 0x03)
#define REG_CLKGEN1_02_L        (REG_CLKGEN1_BASE + 0x04)
#define REG_CLKGEN1_02_H        (REG_CLKGEN1_BASE + 0x05)
#define REG_CLKGEN1_03_L        (REG_CLKGEN1_BASE + 0x06)
#define REG_CLKGEN1_03_H        (REG_CLKGEN1_BASE + 0x07)
#define REG_CLKGEN1_04_L        (REG_CLKGEN1_BASE + 0x08)
#define REG_CLKGEN1_04_H        (REG_CLKGEN1_BASE + 0x09)
#define REG_CLKGEN1_05_L        (REG_CLKGEN1_BASE + 0x0A)
#define REG_CLKGEN1_05_H        (REG_CLKGEN1_BASE + 0x0B)
#define REG_CLKGEN1_06_L        (REG_CLKGEN1_BASE + 0x0C)
#define REG_CLKGEN1_06_H        (REG_CLKGEN1_BASE + 0x0D)
#define REG_CLKGEN1_07_L        (REG_CLKGEN1_BASE + 0x0E)
#define REG_CLKGEN1_07_H        (REG_CLKGEN1_BASE + 0x0F)
#define REG_CLKGEN1_08_L        (REG_CLKGEN1_BASE + 0x10)
#define REG_CLKGEN1_08_H        (REG_CLKGEN1_BASE + 0x11)
#define REG_CLKGEN1_09_L        (REG_CLKGEN1_BASE + 0x12)
#define REG_CLKGEN1_09_H        (REG_CLKGEN1_BASE + 0x13)
#define REG_CLKGEN1_0A_L        (REG_CLKGEN1_BASE + 0x14)
#define REG_CLKGEN1_0A_H        (REG_CLKGEN1_BASE + 0x15)
#define REG_CLKGEN1_0B_L        (REG_CLKGEN1_BASE + 0x16)
#define REG_CLKGEN1_0B_H        (REG_CLKGEN1_BASE + 0x17)
#define REG_CLKGEN1_0C_L        (REG_CLKGEN1_BASE + 0x18)
#define REG_CLKGEN1_0C_H        (REG_CLKGEN1_BASE + 0x19)
#define REG_CLKGEN1_0D_L        (REG_CLKGEN1_BASE + 0x1A)
#define REG_CLKGEN1_0D_H        (REG_CLKGEN1_BASE + 0x1B)
#define REG_CLKGEN1_0E_L        (REG_CLKGEN1_BASE + 0x1C)
#define REG_CLKGEN1_0E_H        (REG_CLKGEN1_BASE + 0x1D)
#define REG_CLKGEN1_0F_L        (REG_CLKGEN1_BASE + 0x1E)
#define REG_CLKGEN1_0F_H        (REG_CLKGEN1_BASE + 0x1F)
#define REG_CLKGEN1_10_L        (REG_CLKGEN1_BASE + 0x20)
#define REG_CLKGEN1_10_H        (REG_CLKGEN1_BASE + 0x21)
#define REG_CLKGEN1_11_L        (REG_CLKGEN1_BASE + 0x22)
#define REG_CLKGEN1_11_H        (REG_CLKGEN1_BASE + 0x23)
#define REG_CLKGEN1_12_L        (REG_CLKGEN1_BASE + 0x24)
#define REG_CLKGEN1_12_H        (REG_CLKGEN1_BASE + 0x25)
#define REG_CLKGEN1_13_L        (REG_CLKGEN1_BASE + 0x26)
#define REG_CLKGEN1_13_H        (REG_CLKGEN1_BASE + 0x27)
#define REG_CLKGEN1_14_L        (REG_CLKGEN1_BASE + 0x28)
#define REG_CLKGEN1_14_H        (REG_CLKGEN1_BASE + 0x29)
#define REG_CLKGEN1_15_L        (REG_CLKGEN1_BASE + 0x2A)
#define REG_CLKGEN1_15_H        (REG_CLKGEN1_BASE + 0x2B)
#define REG_CLKGEN1_16_L        (REG_CLKGEN1_BASE + 0x2C)
#define REG_CLKGEN1_16_H        (REG_CLKGEN1_BASE + 0x2D)
#define REG_CLKGEN1_17_L        (REG_CLKGEN1_BASE + 0x2E)
#define REG_CLKGEN1_17_H        (REG_CLKGEN1_BASE + 0x2F)
#define REG_CLKGEN1_18_L        (REG_CLKGEN1_BASE + 0x30)
#define REG_CLKGEN1_18_H        (REG_CLKGEN1_BASE + 0x31)
#define REG_CLKGEN1_19_L        (REG_CLKGEN1_BASE + 0x32)
#define REG_CLKGEN1_19_H        (REG_CLKGEN1_BASE + 0x33)
#define REG_CLKGEN1_1A_L        (REG_CLKGEN1_BASE + 0x34)
#define REG_CLKGEN1_1A_H        (REG_CLKGEN1_BASE + 0x35)
#define REG_CLKGEN1_1B_L        (REG_CLKGEN1_BASE + 0x36)
#define REG_CLKGEN1_1B_H        (REG_CLKGEN1_BASE + 0x37)
#define REG_CLKGEN1_1C_L        (REG_CLKGEN1_BASE + 0x38)
#define REG_CLKGEN1_1C_H        (REG_CLKGEN1_BASE + 0x39)
#define REG_CLKGEN1_1D_L        (REG_CLKGEN1_BASE + 0x3A)
#define REG_CLKGEN1_1D_H        (REG_CLKGEN1_BASE + 0x3B)
#define REG_CLKGEN1_1E_L        (REG_CLKGEN1_BASE + 0x3C)
#define REG_CLKGEN1_1E_H        (REG_CLKGEN1_BASE + 0x3D)
#define REG_CLKGEN1_1F_L        (REG_CLKGEN1_BASE + 0x3E)
#define REG_CLKGEN1_1F_H        (REG_CLKGEN1_BASE + 0x3F)
#define REG_CLKGEN1_20_L        (REG_CLKGEN1_BASE + 0x40)
#define REG_CLKGEN1_20_H        (REG_CLKGEN1_BASE + 0x41)
#define REG_CLKGEN1_21_L        (REG_CLKGEN1_BASE + 0x42)
#define REG_CLKGEN1_21_H        (REG_CLKGEN1_BASE + 0x43)
#define REG_CLKGEN1_22_L        (REG_CLKGEN1_BASE + 0x44)
#define REG_CLKGEN1_22_H        (REG_CLKGEN1_BASE + 0x45)
#define REG_CLKGEN1_23_L        (REG_CLKGEN1_BASE + 0x46)
#define REG_CLKGEN1_23_H        (REG_CLKGEN1_BASE + 0x47)
#define REG_CLKGEN1_24_L        (REG_CLKGEN1_BASE + 0x48)
#define REG_CLKGEN1_24_H        (REG_CLKGEN1_BASE + 0x49)
#define REG_CLKGEN1_25_L        (REG_CLKGEN1_BASE + 0x4A)
#define REG_CLKGEN1_25_H        (REG_CLKGEN1_BASE + 0x4B)
#define REG_CLKGEN1_26_L        (REG_CLKGEN1_BASE + 0x4C)
#define REG_CLKGEN1_26_H        (REG_CLKGEN1_BASE + 0x4D)
#define REG_CLKGEN1_27_L        (REG_CLKGEN1_BASE + 0x4E)
#define REG_CLKGEN1_27_H        (REG_CLKGEN1_BASE + 0x4F)
#define REG_CLKGEN1_28_L        (REG_CLKGEN1_BASE + 0x50)
#define REG_CLKGEN1_28_H        (REG_CLKGEN1_BASE + 0x51)
#define REG_CLKGEN1_29_L        (REG_CLKGEN1_BASE + 0x52)
#define REG_CLKGEN1_29_H        (REG_CLKGEN1_BASE + 0x53)
#define REG_CLKGEN1_2A_L        (REG_CLKGEN1_BASE + 0x54)
#define REG_CLKGEN1_2A_H        (REG_CLKGEN1_BASE + 0x55)
#define REG_CLKGEN1_2B_L        (REG_CLKGEN1_BASE + 0x56)
#define REG_CLKGEN1_2B_H        (REG_CLKGEN1_BASE + 0x57)
#define REG_CLKGEN1_2C_L        (REG_CLKGEN1_BASE + 0x58)
#define REG_CLKGEN1_2C_H        (REG_CLKGEN1_BASE + 0x59)
#define REG_CLKGEN1_2D_L        (REG_CLKGEN1_BASE + 0x5A)
#define REG_CLKGEN1_2D_H        (REG_CLKGEN1_BASE + 0x5B)
#define REG_CLKGEN1_2E_L        (REG_CLKGEN1_BASE + 0x5C)
#define REG_CLKGEN1_2E_H        (REG_CLKGEN1_BASE + 0x5D)
#define REG_CLKGEN1_2F_L        (REG_CLKGEN1_BASE + 0x5E)
#define REG_CLKGEN1_2F_H        (REG_CLKGEN1_BASE + 0x5F)
#define REG_CLKGEN1_30_L        (REG_CLKGEN1_BASE + 0x60)
#define REG_CLKGEN1_30_H        (REG_CLKGEN1_BASE + 0x61)
#define REG_CLKGEN1_31_L        (REG_CLKGEN1_BASE + 0x62)
#define REG_CLKGEN1_31_H        (REG_CLKGEN1_BASE + 0x63)
#define REG_CLKGEN1_32_L        (REG_CLKGEN1_BASE + 0x64)
#define REG_CLKGEN1_32_H        (REG_CLKGEN1_BASE + 0x65)
#define REG_CLKGEN1_33_L        (REG_CLKGEN1_BASE + 0x66)
#define REG_CLKGEN1_33_H        (REG_CLKGEN1_BASE + 0x67)
#define REG_CLKGEN1_34_L        (REG_CLKGEN1_BASE + 0x68)
#define REG_CLKGEN1_34_H        (REG_CLKGEN1_BASE + 0x69)
#define REG_CLKGEN1_35_L        (REG_CLKGEN1_BASE + 0x6A)
#define REG_CLKGEN1_35_H        (REG_CLKGEN1_BASE + 0x6B)
#define REG_CLKGEN1_36_L        (REG_CLKGEN1_BASE + 0x6C)
#define REG_CLKGEN1_36_H        (REG_CLKGEN1_BASE + 0x6D)
#define REG_CLKGEN1_37_L        (REG_CLKGEN1_BASE + 0x6E)
#define REG_CLKGEN1_37_H        (REG_CLKGEN1_BASE + 0x6F)
#define REG_CLKGEN1_38_L        (REG_CLKGEN1_BASE + 0x70)
#define REG_CLKGEN1_38_H        (REG_CLKGEN1_BASE + 0x71)
#define REG_CLKGEN1_39_L        (REG_CLKGEN1_BASE + 0x72)
#define REG_CLKGEN1_39_H        (REG_CLKGEN1_BASE + 0x73)
#define REG_CLKGEN1_3A_L        (REG_CLKGEN1_BASE + 0x74)
#define REG_CLKGEN1_3A_H        (REG_CLKGEN1_BASE + 0x75)
#define REG_CLKGEN1_3B_L        (REG_CLKGEN1_BASE + 0x76)
#define REG_CLKGEN1_3B_H        (REG_CLKGEN1_BASE + 0x77)
#define REG_CLKGEN1_3C_L        (REG_CLKGEN1_BASE + 0x78)
#define REG_CLKGEN1_3C_H        (REG_CLKGEN1_BASE + 0x79)
#define REG_CLKGEN1_3D_L        (REG_CLKGEN1_BASE + 0x7A)
#define REG_CLKGEN1_3D_H        (REG_CLKGEN1_BASE + 0x7B)
#define REG_CLKGEN1_3E_L        (REG_CLKGEN1_BASE + 0x7C)
#define REG_CLKGEN1_3E_H        (REG_CLKGEN1_BASE + 0x7D)
#define REG_CLKGEN1_3F_L        (REG_CLKGEN1_BASE + 0x7E)
#define REG_CLKGEN1_3F_H        (REG_CLKGEN1_BASE + 0x7F)
#define REG_CLKGEN1_40_L        (REG_CLKGEN1_BASE + 0x80)
#define REG_CLKGEN1_40_H        (REG_CLKGEN1_BASE + 0x81)
#define REG_CLKGEN1_41_L        (REG_CLKGEN1_BASE + 0x82)
#define REG_CLKGEN1_41_H        (REG_CLKGEN1_BASE + 0x83)
#define REG_CLKGEN1_42_L        (REG_CLKGEN1_BASE + 0x84)
#define REG_CLKGEN1_42_H        (REG_CLKGEN1_BASE + 0x85)
#define REG_CLKGEN1_43_L        (REG_CLKGEN1_BASE + 0x86)
#define REG_CLKGEN1_43_H        (REG_CLKGEN1_BASE + 0x87)
#define REG_CLKGEN1_44_L        (REG_CLKGEN1_BASE + 0x88)
#define REG_CLKGEN1_44_H        (REG_CLKGEN1_BASE + 0x89)
#define REG_CLKGEN1_45_L        (REG_CLKGEN1_BASE + 0x8A)
#define REG_CLKGEN1_45_H        (REG_CLKGEN1_BASE + 0x8B)
#define REG_CLKGEN1_46_L        (REG_CLKGEN1_BASE + 0x8C)
#define REG_CLKGEN1_46_H        (REG_CLKGEN1_BASE + 0x8D)
#define REG_CLKGEN1_47_L        (REG_CLKGEN1_BASE + 0x8E)
#define REG_CLKGEN1_47_H        (REG_CLKGEN1_BASE + 0x8F)
#define REG_CLKGEN1_48_L        (REG_CLKGEN1_BASE + 0x90)
#define REG_CLKGEN1_48_H        (REG_CLKGEN1_BASE + 0x91)
#define REG_CLKGEN1_49_L        (REG_CLKGEN1_BASE + 0x92)
#define REG_CLKGEN1_49_H        (REG_CLKGEN1_BASE + 0x93)
#define REG_CLKGEN1_4A_L        (REG_CLKGEN1_BASE + 0x94)
#define REG_CLKGEN1_4A_H        (REG_CLKGEN1_BASE + 0x95)
#define REG_CLKGEN1_4B_L        (REG_CLKGEN1_BASE + 0x96)
#define REG_CLKGEN1_4B_H        (REG_CLKGEN1_BASE + 0x97)
#define REG_CLKGEN1_4C_L        (REG_CLKGEN1_BASE + 0x98)
#define REG_CLKGEN1_4C_H        (REG_CLKGEN1_BASE + 0x99)
#define REG_CLKGEN1_4D_L        (REG_CLKGEN1_BASE + 0x9A)
#define REG_CLKGEN1_4D_H        (REG_CLKGEN1_BASE + 0x9B)
#define REG_CLKGEN1_4E_L        (REG_CLKGEN1_BASE + 0x9C)
#define REG_CLKGEN1_4E_H        (REG_CLKGEN1_BASE + 0x9D)
#define REG_CLKGEN1_4F_L        (REG_CLKGEN1_BASE + 0x9E)
#define REG_CLKGEN1_4F_H        (REG_CLKGEN1_BASE + 0x9F)
#define REG_CLKGEN1_50_L        (REG_CLKGEN1_BASE + 0xA0)
#define REG_CLKGEN1_50_H        (REG_CLKGEN1_BASE + 0xA1)
#define REG_CLKGEN1_51_L        (REG_CLKGEN1_BASE + 0xA2)
#define REG_CLKGEN1_51_H        (REG_CLKGEN1_BASE + 0xA3)
#define REG_CLKGEN1_52_L        (REG_CLKGEN1_BASE + 0xA4)
#define REG_CLKGEN1_52_H        (REG_CLKGEN1_BASE + 0xA5)
#define REG_CLKGEN1_53_L        (REG_CLKGEN1_BASE + 0xA6)
#define REG_CLKGEN1_53_H        (REG_CLKGEN1_BASE + 0xA7)
#define REG_CLKGEN1_54_L        (REG_CLKGEN1_BASE + 0xA8)
#define REG_CLKGEN1_54_H        (REG_CLKGEN1_BASE + 0xA9)
#define REG_CLKGEN1_55_L        (REG_CLKGEN1_BASE + 0xAA)
#define REG_CLKGEN1_55_H        (REG_CLKGEN1_BASE + 0xAB)
#define REG_CLKGEN1_56_L        (REG_CLKGEN1_BASE + 0xAC)
#define REG_CLKGEN1_56_H        (REG_CLKGEN1_BASE + 0xAD)
#define REG_CLKGEN1_57_L        (REG_CLKGEN1_BASE + 0xAE)
#define REG_CLKGEN1_57_H        (REG_CLKGEN1_BASE + 0xAF)
#define REG_CLKGEN1_58_L        (REG_CLKGEN1_BASE + 0xB0)
#define REG_CLKGEN1_58_H        (REG_CLKGEN1_BASE + 0xB1)
#define REG_CLKGEN1_59_L        (REG_CLKGEN1_BASE + 0xB2)
#define REG_CLKGEN1_59_H        (REG_CLKGEN1_BASE + 0xB3)
#define REG_CLKGEN1_5A_L        (REG_CLKGEN1_BASE + 0xB4)
#define REG_CLKGEN1_5A_H        (REG_CLKGEN1_BASE + 0xB5)
#define REG_CLKGEN1_5B_L        (REG_CLKGEN1_BASE + 0xB6)
#define REG_CLKGEN1_5B_H        (REG_CLKGEN1_BASE + 0xB7)
#define REG_CLKGEN1_5C_L        (REG_CLKGEN1_BASE + 0xB8)
#define REG_CLKGEN1_5C_H        (REG_CLKGEN1_BASE + 0xB9)
#define REG_CLKGEN1_5D_L        (REG_CLKGEN1_BASE + 0xBA)
#define REG_CLKGEN1_5D_H        (REG_CLKGEN1_BASE + 0xBB)
#define REG_CLKGEN1_5E_L        (REG_CLKGEN1_BASE + 0xBC)
#define REG_CLKGEN1_5E_H        (REG_CLKGEN1_BASE + 0xBD)
#define REG_CLKGEN1_5F_L        (REG_CLKGEN1_BASE + 0xBE)
#define REG_CLKGEN1_5F_H        (REG_CLKGEN1_BASE + 0xBF)
#define REG_CLKGEN1_60_L        (REG_CLKGEN1_BASE + 0xC0)
#define REG_CLKGEN1_60_H        (REG_CLKGEN1_BASE + 0xC1)
#define REG_CLKGEN1_61_L        (REG_CLKGEN1_BASE + 0xC2)
#define REG_CLKGEN1_61_H        (REG_CLKGEN1_BASE + 0xC3)
#define REG_CLKGEN1_62_L        (REG_CLKGEN1_BASE + 0xC4)
#define REG_CLKGEN1_62_H        (REG_CLKGEN1_BASE + 0xC5)
#define REG_CLKGEN1_63_L        (REG_CLKGEN1_BASE + 0xC6)
#define REG_CLKGEN1_63_H        (REG_CLKGEN1_BASE + 0xC7)
#define REG_CLKGEN1_64_L        (REG_CLKGEN1_BASE + 0xC8)
#define REG_CLKGEN1_64_H        (REG_CLKGEN1_BASE + 0xC9)
#define REG_CLKGEN1_65_L        (REG_CLKGEN1_BASE + 0xCA)
#define REG_CLKGEN1_65_H        (REG_CLKGEN1_BASE + 0xCB)
#define REG_CLKGEN1_66_L        (REG_CLKGEN1_BASE + 0xCC)
#define REG_CLKGEN1_66_H        (REG_CLKGEN1_BASE + 0xCD)
#define REG_CLKGEN1_67_L        (REG_CLKGEN1_BASE + 0xCE)
#define REG_CLKGEN1_67_H        (REG_CLKGEN1_BASE + 0xCF)
#define REG_CLKGEN1_68_L        (REG_CLKGEN1_BASE + 0xD0)
#define REG_CLKGEN1_68_H        (REG_CLKGEN1_BASE + 0xD1)
#define REG_CLKGEN1_69_L        (REG_CLKGEN1_BASE + 0xD2)
#define REG_CLKGEN1_69_H        (REG_CLKGEN1_BASE + 0xD3)
#define REG_CLKGEN1_6A_L        (REG_CLKGEN1_BASE + 0xD4)
#define REG_CLKGEN1_6A_H        (REG_CLKGEN1_BASE + 0xD5)
#define REG_CLKGEN1_6B_L        (REG_CLKGEN1_BASE + 0xD6)
#define REG_CLKGEN1_6B_H        (REG_CLKGEN1_BASE + 0xD7)
#define REG_CLKGEN1_6C_L        (REG_CLKGEN1_BASE + 0xD8)
#define REG_CLKGEN1_6C_H        (REG_CLKGEN1_BASE + 0xD9)
#define REG_CLKGEN1_6D_L        (REG_CLKGEN1_BASE + 0xDA)
#define REG_CLKGEN1_6D_H        (REG_CLKGEN1_BASE + 0xDB)
#define REG_CLKGEN1_6E_L        (REG_CLKGEN1_BASE + 0xDC)
#define REG_CLKGEN1_6E_H        (REG_CLKGEN1_BASE + 0xDD)
#define REG_CLKGEN1_6F_L        (REG_CLKGEN1_BASE + 0xDE)
#define REG_CLKGEN1_6F_H        (REG_CLKGEN1_BASE + 0xDF)
#define REG_CLKGEN1_70_L        (REG_CLKGEN1_BASE + 0xE0)
#define REG_CLKGEN1_70_H        (REG_CLKGEN1_BASE + 0xE1)
#define REG_CLKGEN1_71_L        (REG_CLKGEN1_BASE + 0xE2)
#define REG_CLKGEN1_71_H        (REG_CLKGEN1_BASE + 0xE3)
#define REG_CLKGEN1_72_L        (REG_CLKGEN1_BASE + 0xE4)
#define REG_CLKGEN1_72_H        (REG_CLKGEN1_BASE + 0xE5)
#define REG_CLKGEN1_73_L        (REG_CLKGEN1_BASE + 0xE6)
#define REG_CLKGEN1_73_H        (REG_CLKGEN1_BASE + 0xE7)
#define REG_CLKGEN1_74_L        (REG_CLKGEN1_BASE + 0xE8)
#define REG_CLKGEN1_74_H        (REG_CLKGEN1_BASE + 0xE9)
#define REG_CLKGEN1_75_L        (REG_CLKGEN1_BASE + 0xEA)
#define REG_CLKGEN1_75_H        (REG_CLKGEN1_BASE + 0xEB)
#define REG_CLKGEN1_76_L        (REG_CLKGEN1_BASE + 0xEC)
#define REG_CLKGEN1_76_H        (REG_CLKGEN1_BASE + 0xED)
#define REG_CLKGEN1_77_L        (REG_CLKGEN1_BASE + 0xEE)
#define REG_CLKGEN1_77_H        (REG_CLKGEN1_BASE + 0xEF)
#define REG_CLKGEN1_78_L        (REG_CLKGEN1_BASE + 0xF0)
#define REG_CLKGEN1_78_H        (REG_CLKGEN1_BASE + 0xF1)
#define REG_CLKGEN1_79_L        (REG_CLKGEN1_BASE + 0xF2)
#define REG_CLKGEN1_79_H        (REG_CLKGEN1_BASE + 0xF3)
#define REG_CLKGEN1_7A_L        (REG_CLKGEN1_BASE + 0xF4)
#define REG_CLKGEN1_7A_H        (REG_CLKGEN1_BASE + 0xF5)
#define REG_CLKGEN1_7B_L        (REG_CLKGEN1_BASE + 0xF6)
#define REG_CLKGEN1_7B_H        (REG_CLKGEN1_BASE + 0xF7)
#define REG_CLKGEN1_7C_L        (REG_CLKGEN1_BASE + 0xF8)
#define REG_CLKGEN1_7C_H        (REG_CLKGEN1_BASE + 0xF9)
#define REG_CLKGEN1_7D_L        (REG_CLKGEN1_BASE + 0xFA)
#define REG_CLKGEN1_7D_H        (REG_CLKGEN1_BASE + 0xFB)
#define REG_CLKGEN1_7E_L        (REG_CLKGEN1_BASE + 0xFC)
#define REG_CLKGEN1_7E_H        (REG_CLKGEN1_BASE + 0xFD)
#define REG_CLKGEN1_7F_L        (REG_CLKGEN1_BASE + 0xFE)
#define REG_CLKGEN1_7F_H        (REG_CLKGEN1_BASE + 0xFF)

#define REG_CLKGEN2_00_L        (REG_CLKGEN2_BASE + 0x00)
#define REG_CLKGEN2_00_H        (REG_CLKGEN2_BASE + 0x01)
#define REG_CLKGEN2_01_L        (REG_CLKGEN2_BASE + 0x02)
#define REG_CLKGEN2_01_H        (REG_CLKGEN2_BASE + 0x03)
#define REG_CLKGEN2_02_L        (REG_CLKGEN2_BASE + 0x04)
#define REG_CLKGEN2_02_H        (REG_CLKGEN2_BASE + 0x05)
#define REG_CLKGEN2_03_L        (REG_CLKGEN2_BASE + 0x06)
#define REG_CLKGEN2_03_H        (REG_CLKGEN2_BASE + 0x07)
#define REG_CLKGEN2_04_L        (REG_CLKGEN2_BASE + 0x08)
#define REG_CLKGEN2_04_H        (REG_CLKGEN2_BASE + 0x09)
#define REG_CLKGEN2_05_L        (REG_CLKGEN2_BASE + 0x0A)
#define REG_CLKGEN2_05_H        (REG_CLKGEN2_BASE + 0x0B)
#define REG_CLKGEN2_06_L        (REG_CLKGEN2_BASE + 0x0C)
#define REG_CLKGEN2_06_H        (REG_CLKGEN2_BASE + 0x0D)
#define REG_CLKGEN2_07_L        (REG_CLKGEN2_BASE + 0x0E)
#define REG_CLKGEN2_07_H        (REG_CLKGEN2_BASE + 0x0F)
#define REG_CLKGEN2_08_L        (REG_CLKGEN2_BASE + 0x10)
#define REG_CLKGEN2_08_H        (REG_CLKGEN2_BASE + 0x11)
#define REG_CLKGEN2_09_L        (REG_CLKGEN2_BASE + 0x12)
#define REG_CLKGEN2_09_H        (REG_CLKGEN2_BASE + 0x13)
#define REG_CLKGEN2_0A_L        (REG_CLKGEN2_BASE + 0x14)
#define REG_CLKGEN2_0A_H        (REG_CLKGEN2_BASE + 0x15)
#define REG_CLKGEN2_0B_L        (REG_CLKGEN2_BASE + 0x16)
#define REG_CLKGEN2_0B_H        (REG_CLKGEN2_BASE + 0x17)
#define REG_CLKGEN2_0C_L        (REG_CLKGEN2_BASE + 0x18)
#define REG_CLKGEN2_0C_H        (REG_CLKGEN2_BASE + 0x19)
#define REG_CLKGEN2_0D_L        (REG_CLKGEN2_BASE + 0x1A)
#define REG_CLKGEN2_0D_H        (REG_CLKGEN2_BASE + 0x1B)
#define REG_CLKGEN2_0E_L        (REG_CLKGEN2_BASE + 0x1C)
#define REG_CLKGEN2_0E_H        (REG_CLKGEN2_BASE + 0x1D)
#define REG_CLKGEN2_0F_L        (REG_CLKGEN2_BASE + 0x1E)
#define REG_CLKGEN2_0F_H        (REG_CLKGEN2_BASE + 0x1F)
#define REG_CLKGEN2_10_L        (REG_CLKGEN2_BASE + 0x20)
#define REG_CLKGEN2_10_H        (REG_CLKGEN2_BASE + 0x21)
#define REG_CLKGEN2_11_L        (REG_CLKGEN2_BASE + 0x22)
#define REG_CLKGEN2_11_H        (REG_CLKGEN2_BASE + 0x23)
#define REG_CLKGEN2_12_L        (REG_CLKGEN2_BASE + 0x24)
#define REG_CLKGEN2_12_H        (REG_CLKGEN2_BASE + 0x25)
#define REG_CLKGEN2_13_L        (REG_CLKGEN2_BASE + 0x26)
#define REG_CLKGEN2_13_H        (REG_CLKGEN2_BASE + 0x27)
#define REG_CLKGEN2_14_L        (REG_CLKGEN2_BASE + 0x28)
#define REG_CLKGEN2_14_H        (REG_CLKGEN2_BASE + 0x29)
#define REG_CLKGEN2_15_L        (REG_CLKGEN2_BASE + 0x2A)
#define REG_CLKGEN2_15_H        (REG_CLKGEN2_BASE + 0x2B)
#define REG_CLKGEN2_16_L        (REG_CLKGEN2_BASE + 0x2C)
#define REG_CLKGEN2_16_H        (REG_CLKGEN2_BASE + 0x2D)
#define REG_CLKGEN2_17_L        (REG_CLKGEN2_BASE + 0x2E)
#define REG_CLKGEN2_17_H        (REG_CLKGEN2_BASE + 0x2F)
#define REG_CLKGEN2_18_L        (REG_CLKGEN2_BASE + 0x30)
#define REG_CLKGEN2_18_H        (REG_CLKGEN2_BASE + 0x31)
#define REG_CLKGEN2_19_L        (REG_CLKGEN2_BASE + 0x32)
#define REG_CLKGEN2_19_H        (REG_CLKGEN2_BASE + 0x33)
#define REG_CLKGEN2_1A_L        (REG_CLKGEN2_BASE + 0x34)
#define REG_CLKGEN2_1A_H        (REG_CLKGEN2_BASE + 0x35)
#define REG_CLKGEN2_1B_L        (REG_CLKGEN2_BASE + 0x36)
#define REG_CLKGEN2_1B_H        (REG_CLKGEN2_BASE + 0x37)
#define REG_CLKGEN2_1C_L        (REG_CLKGEN2_BASE + 0x38)
#define REG_CLKGEN2_1C_H        (REG_CLKGEN2_BASE + 0x39)
#define REG_CLKGEN2_1D_L        (REG_CLKGEN2_BASE + 0x3A)
#define REG_CLKGEN2_1D_H        (REG_CLKGEN2_BASE + 0x3B)
#define REG_CLKGEN2_1E_L        (REG_CLKGEN2_BASE + 0x3C)
#define REG_CLKGEN2_1E_H        (REG_CLKGEN2_BASE + 0x3D)
#define REG_CLKGEN2_1F_L        (REG_CLKGEN2_BASE + 0x3E)
#define REG_CLKGEN2_1F_H        (REG_CLKGEN2_BASE + 0x3F)
#define REG_CLKGEN2_20_L        (REG_CLKGEN2_BASE + 0x40)
#define REG_CLKGEN2_20_H        (REG_CLKGEN2_BASE + 0x41)
#define REG_CLKGEN2_21_L        (REG_CLKGEN2_BASE + 0x42)
#define REG_CLKGEN2_21_H        (REG_CLKGEN2_BASE + 0x43)
#define REG_CLKGEN2_22_L        (REG_CLKGEN2_BASE + 0x44)
#define REG_CLKGEN2_22_H        (REG_CLKGEN2_BASE + 0x45)
#define REG_CLKGEN2_23_L        (REG_CLKGEN2_BASE + 0x46)
#define REG_CLKGEN2_23_H        (REG_CLKGEN2_BASE + 0x47)
#define REG_CLKGEN2_24_L        (REG_CLKGEN2_BASE + 0x48)
#define REG_CLKGEN2_24_H        (REG_CLKGEN2_BASE + 0x49)
#define REG_CLKGEN2_25_L        (REG_CLKGEN2_BASE + 0x4A)
#define REG_CLKGEN2_25_H        (REG_CLKGEN2_BASE + 0x4B)
#define REG_CLKGEN2_26_L        (REG_CLKGEN2_BASE + 0x4C)
#define REG_CLKGEN2_26_H        (REG_CLKGEN2_BASE + 0x4D)
#define REG_CLKGEN2_27_L        (REG_CLKGEN2_BASE + 0x4E)
#define REG_CLKGEN2_27_H        (REG_CLKGEN2_BASE + 0x4F)
#define REG_CLKGEN2_28_L        (REG_CLKGEN2_BASE + 0x50)
#define REG_CLKGEN2_28_H        (REG_CLKGEN2_BASE + 0x51)
#define REG_CLKGEN2_29_L        (REG_CLKGEN2_BASE + 0x52)
#define REG_CLKGEN2_29_H        (REG_CLKGEN2_BASE + 0x53)
#define REG_CLKGEN2_2A_L        (REG_CLKGEN2_BASE + 0x54)
#define REG_CLKGEN2_2A_H        (REG_CLKGEN2_BASE + 0x55)
#define REG_CLKGEN2_2B_L        (REG_CLKGEN2_BASE + 0x56)
#define REG_CLKGEN2_2B_H        (REG_CLKGEN2_BASE + 0x57)
#define REG_CLKGEN2_2C_L        (REG_CLKGEN2_BASE + 0x58)
#define REG_CLKGEN2_2C_H        (REG_CLKGEN2_BASE + 0x59)
#define REG_CLKGEN2_2D_L        (REG_CLKGEN2_BASE + 0x5A)
#define REG_CLKGEN2_2D_H        (REG_CLKGEN2_BASE + 0x5B)
#define REG_CLKGEN2_2E_L        (REG_CLKGEN2_BASE + 0x5C)
#define REG_CLKGEN2_2E_H        (REG_CLKGEN2_BASE + 0x5D)
#define REG_CLKGEN2_2F_L        (REG_CLKGEN2_BASE + 0x5E)
#define REG_CLKGEN2_2F_H        (REG_CLKGEN2_BASE + 0x5F)
#define REG_CLKGEN2_30_L        (REG_CLKGEN2_BASE + 0x60)
#define REG_CLKGEN2_30_H        (REG_CLKGEN2_BASE + 0x61)
#define REG_CLKGEN2_31_L        (REG_CLKGEN2_BASE + 0x62)
#define REG_CLKGEN2_31_H        (REG_CLKGEN2_BASE + 0x63)
#define REG_CLKGEN2_32_L        (REG_CLKGEN2_BASE + 0x64)
#define REG_CLKGEN2_32_H        (REG_CLKGEN2_BASE + 0x65)
#define REG_CLKGEN2_33_L        (REG_CLKGEN2_BASE + 0x66)
#define REG_CLKGEN2_33_H        (REG_CLKGEN2_BASE + 0x67)
#define REG_CLKGEN2_34_L        (REG_CLKGEN2_BASE + 0x68)
#define REG_CLKGEN2_34_H        (REG_CLKGEN2_BASE + 0x69)
#define REG_CLKGEN2_35_L        (REG_CLKGEN2_BASE + 0x6A)
#define REG_CLKGEN2_35_H        (REG_CLKGEN2_BASE + 0x6B)
#define REG_CLKGEN2_36_L        (REG_CLKGEN2_BASE + 0x6C)
#define REG_CLKGEN2_36_H        (REG_CLKGEN2_BASE + 0x6D)
#define REG_CLKGEN2_37_L        (REG_CLKGEN2_BASE + 0x6E)
#define REG_CLKGEN2_37_H        (REG_CLKGEN2_BASE + 0x6F)
#define REG_CLKGEN2_38_L        (REG_CLKGEN2_BASE + 0x70)
#define REG_CLKGEN2_38_H        (REG_CLKGEN2_BASE + 0x71)
#define REG_CLKGEN2_39_L        (REG_CLKGEN2_BASE + 0x72)
#define REG_CLKGEN2_39_H        (REG_CLKGEN2_BASE + 0x73)
#define REG_CLKGEN2_3A_L        (REG_CLKGEN2_BASE + 0x74)
#define REG_CLKGEN2_3A_H        (REG_CLKGEN2_BASE + 0x75)
#define REG_CLKGEN2_3B_L        (REG_CLKGEN2_BASE + 0x76)
#define REG_CLKGEN2_3B_H        (REG_CLKGEN2_BASE + 0x77)
#define REG_CLKGEN2_3C_L        (REG_CLKGEN2_BASE + 0x78)
#define REG_CLKGEN2_3C_H        (REG_CLKGEN2_BASE + 0x79)
#define REG_CLKGEN2_3D_L        (REG_CLKGEN2_BASE + 0x7A)
#define REG_CLKGEN2_3D_H        (REG_CLKGEN2_BASE + 0x7B)
#define REG_CLKGEN2_3E_L        (REG_CLKGEN2_BASE + 0x7C)
#define REG_CLKGEN2_3E_H        (REG_CLKGEN2_BASE + 0x7D)
#define REG_CLKGEN2_3F_L        (REG_CLKGEN2_BASE + 0x7E)
#define REG_CLKGEN2_3F_H        (REG_CLKGEN2_BASE + 0x7F)
#define REG_CLKGEN2_40_L        (REG_CLKGEN2_BASE + 0x80)
#define REG_CLKGEN2_40_H        (REG_CLKGEN2_BASE + 0x81)
#define REG_CLKGEN2_41_L        (REG_CLKGEN2_BASE + 0x82)
#define REG_CLKGEN2_41_H        (REG_CLKGEN2_BASE + 0x83)
#define REG_CLKGEN2_42_L        (REG_CLKGEN2_BASE + 0x84)
#define REG_CLKGEN2_42_H        (REG_CLKGEN2_BASE + 0x85)
#define REG_CLKGEN2_43_L        (REG_CLKGEN2_BASE + 0x86)
#define REG_CLKGEN2_43_H        (REG_CLKGEN2_BASE + 0x87)
#define REG_CLKGEN2_44_L        (REG_CLKGEN2_BASE + 0x88)
#define REG_CLKGEN2_44_H        (REG_CLKGEN2_BASE + 0x89)
#define REG_CLKGEN2_45_L        (REG_CLKGEN2_BASE + 0x8A)
#define REG_CLKGEN2_45_H        (REG_CLKGEN2_BASE + 0x8B)
#define REG_CLKGEN2_46_L        (REG_CLKGEN2_BASE + 0x8C)
#define REG_CLKGEN2_46_H        (REG_CLKGEN2_BASE + 0x8D)
#define REG_CLKGEN2_47_L        (REG_CLKGEN2_BASE + 0x8E)
#define REG_CLKGEN2_47_H        (REG_CLKGEN2_BASE + 0x8F)
#define REG_CLKGEN2_48_L        (REG_CLKGEN2_BASE + 0x90)
#define REG_CLKGEN2_48_H        (REG_CLKGEN2_BASE + 0x91)
#define REG_CLKGEN2_49_L        (REG_CLKGEN2_BASE + 0x92)
#define REG_CLKGEN2_49_H        (REG_CLKGEN2_BASE + 0x93)
#define REG_CLKGEN2_4A_L        (REG_CLKGEN2_BASE + 0x94)
#define REG_CLKGEN2_4A_H        (REG_CLKGEN2_BASE + 0x95)
#define REG_CLKGEN2_4B_L        (REG_CLKGEN2_BASE + 0x96)
#define REG_CLKGEN2_4B_H        (REG_CLKGEN2_BASE + 0x97)
#define REG_CLKGEN2_4C_L        (REG_CLKGEN2_BASE + 0x98)
#define REG_CLKGEN2_4C_H        (REG_CLKGEN2_BASE + 0x99)
#define REG_CLKGEN2_4D_L        (REG_CLKGEN2_BASE + 0x9A)
#define REG_CLKGEN2_4D_H        (REG_CLKGEN2_BASE + 0x9B)
#define REG_CLKGEN2_4E_L        (REG_CLKGEN2_BASE + 0x9C)
#define REG_CLKGEN2_4E_H        (REG_CLKGEN2_BASE + 0x9D)
#define REG_CLKGEN2_4F_L        (REG_CLKGEN2_BASE + 0x9E)
#define REG_CLKGEN2_4F_H        (REG_CLKGEN2_BASE + 0x9F)
#define REG_CLKGEN2_50_L        (REG_CLKGEN2_BASE + 0xA0)
#define REG_CLKGEN2_50_H        (REG_CLKGEN2_BASE + 0xA1)
#define REG_CLKGEN2_51_L        (REG_CLKGEN2_BASE + 0xA2)
#define REG_CLKGEN2_51_H        (REG_CLKGEN2_BASE + 0xA3)
#define REG_CLKGEN2_52_L        (REG_CLKGEN2_BASE + 0xA4)
#define REG_CLKGEN2_52_H        (REG_CLKGEN2_BASE + 0xA5)
#define REG_CLKGEN2_53_L        (REG_CLKGEN2_BASE + 0xA6)
#define REG_CLKGEN2_53_H        (REG_CLKGEN2_BASE + 0xA7)
#define REG_CLKGEN2_54_L        (REG_CLKGEN2_BASE + 0xA8)
#define REG_CLKGEN2_54_H        (REG_CLKGEN2_BASE + 0xA9)
#define REG_CLKGEN2_55_L        (REG_CLKGEN2_BASE + 0xAA)
#define REG_CLKGEN2_55_H        (REG_CLKGEN2_BASE + 0xAB)
#define REG_CLKGEN2_56_L        (REG_CLKGEN2_BASE + 0xAC)
#define REG_CLKGEN2_56_H        (REG_CLKGEN2_BASE + 0xAD)
#define REG_CLKGEN2_57_L        (REG_CLKGEN2_BASE + 0xAE)
#define REG_CLKGEN2_57_H        (REG_CLKGEN2_BASE + 0xAF)
#define REG_CLKGEN2_58_L        (REG_CLKGEN2_BASE + 0xB0)
#define REG_CLKGEN2_58_H        (REG_CLKGEN2_BASE + 0xB1)
#define REG_CLKGEN2_59_L        (REG_CLKGEN2_BASE + 0xB2)
#define REG_CLKGEN2_59_H        (REG_CLKGEN2_BASE + 0xB3)
#define REG_CLKGEN2_5A_L        (REG_CLKGEN2_BASE + 0xB4)
#define REG_CLKGEN2_5A_H        (REG_CLKGEN2_BASE + 0xB5)
#define REG_CLKGEN2_5B_L        (REG_CLKGEN2_BASE + 0xB6)
#define REG_CLKGEN2_5B_H        (REG_CLKGEN2_BASE + 0xB7)
#define REG_CLKGEN2_5C_L        (REG_CLKGEN2_BASE + 0xB8)
#define REG_CLKGEN2_5C_H        (REG_CLKGEN2_BASE + 0xB9)
#define REG_CLKGEN2_5D_L        (REG_CLKGEN2_BASE + 0xBA)
#define REG_CLKGEN2_5D_H        (REG_CLKGEN2_BASE + 0xBB)
#define REG_CLKGEN2_5E_L        (REG_CLKGEN2_BASE + 0xBC)
#define REG_CLKGEN2_5E_H        (REG_CLKGEN2_BASE + 0xBD)
#define REG_CLKGEN2_5F_L        (REG_CLKGEN2_BASE + 0xBE)
#define REG_CLKGEN2_5F_H        (REG_CLKGEN2_BASE + 0xBF)
#define REG_CLKGEN2_60_L        (REG_CLKGEN2_BASE + 0xC0)
#define REG_CLKGEN2_60_H        (REG_CLKGEN2_BASE + 0xC1)
#define REG_CLKGEN2_61_L        (REG_CLKGEN2_BASE + 0xC2)
#define REG_CLKGEN2_61_H        (REG_CLKGEN2_BASE + 0xC3)
#define REG_CLKGEN2_62_L        (REG_CLKGEN2_BASE + 0xC4)
#define REG_CLKGEN2_62_H        (REG_CLKGEN2_BASE + 0xC5)
#define REG_CLKGEN2_63_L        (REG_CLKGEN2_BASE + 0xC6)
#define REG_CLKGEN2_63_H        (REG_CLKGEN2_BASE + 0xC7)
#define REG_CLKGEN2_64_L        (REG_CLKGEN2_BASE + 0xC8)
#define REG_CLKGEN2_64_H        (REG_CLKGEN2_BASE + 0xC9)
#define REG_CLKGEN2_65_L        (REG_CLKGEN2_BASE + 0xCA)
#define REG_CLKGEN2_65_H        (REG_CLKGEN2_BASE + 0xCB)
#define REG_CLKGEN2_66_L        (REG_CLKGEN2_BASE + 0xCC)
#define REG_CLKGEN2_66_H        (REG_CLKGEN2_BASE + 0xCD)
#define REG_CLKGEN2_67_L        (REG_CLKGEN2_BASE + 0xCE)
#define REG_CLKGEN2_67_H        (REG_CLKGEN2_BASE + 0xCF)
#define REG_CLKGEN2_68_L        (REG_CLKGEN2_BASE + 0xD0)
#define REG_CLKGEN2_68_H        (REG_CLKGEN2_BASE + 0xD1)
#define REG_CLKGEN2_69_L        (REG_CLKGEN2_BASE + 0xD2)
#define REG_CLKGEN2_69_H        (REG_CLKGEN2_BASE + 0xD3)
#define REG_CLKGEN2_6A_L        (REG_CLKGEN2_BASE + 0xD4)
#define REG_CLKGEN2_6A_H        (REG_CLKGEN2_BASE + 0xD5)
#define REG_CLKGEN2_6B_L        (REG_CLKGEN2_BASE + 0xD6)
#define REG_CLKGEN2_6B_H        (REG_CLKGEN2_BASE + 0xD7)
#define REG_CLKGEN2_6C_L        (REG_CLKGEN2_BASE + 0xD8)
#define REG_CLKGEN2_6C_H        (REG_CLKGEN2_BASE + 0xD9)
#define REG_CLKGEN2_6D_L        (REG_CLKGEN2_BASE + 0xDA)
#define REG_CLKGEN2_6D_H        (REG_CLKGEN2_BASE + 0xDB)
#define REG_CLKGEN2_6E_L        (REG_CLKGEN2_BASE + 0xDC)
#define REG_CLKGEN2_6E_H        (REG_CLKGEN2_BASE + 0xDD)
#define REG_CLKGEN2_6F_L        (REG_CLKGEN2_BASE + 0xDE)
#define REG_CLKGEN2_6F_H        (REG_CLKGEN2_BASE + 0xDF)
#define REG_CLKGEN2_70_L        (REG_CLKGEN2_BASE + 0xE0)
#define REG_CLKGEN2_70_H        (REG_CLKGEN2_BASE + 0xE1)
#define REG_CLKGEN2_71_L        (REG_CLKGEN2_BASE + 0xE2)
#define REG_CLKGEN2_71_H        (REG_CLKGEN2_BASE + 0xE3)
#define REG_CLKGEN2_72_L        (REG_CLKGEN2_BASE + 0xE4)
#define REG_CLKGEN2_72_H        (REG_CLKGEN2_BASE + 0xE5)
#define REG_CLKGEN2_73_L        (REG_CLKGEN2_BASE + 0xE6)
#define REG_CLKGEN2_73_H        (REG_CLKGEN2_BASE + 0xE7)
#define REG_CLKGEN2_74_L        (REG_CLKGEN2_BASE + 0xE8)
#define REG_CLKGEN2_74_H        (REG_CLKGEN2_BASE + 0xE9)
#define REG_CLKGEN2_75_L        (REG_CLKGEN2_BASE + 0xEA)
#define REG_CLKGEN2_75_H        (REG_CLKGEN2_BASE + 0xEB)
#define REG_CLKGEN2_76_L        (REG_CLKGEN2_BASE + 0xEC)
#define REG_CLKGEN2_76_H        (REG_CLKGEN2_BASE + 0xED)
#define REG_CLKGEN2_77_L        (REG_CLKGEN2_BASE + 0xEE)
#define REG_CLKGEN2_77_H        (REG_CLKGEN2_BASE + 0xEF)
#define REG_CLKGEN2_78_L        (REG_CLKGEN2_BASE + 0xF0)
#define REG_CLKGEN2_78_H        (REG_CLKGEN2_BASE + 0xF1)
#define REG_CLKGEN2_79_L        (REG_CLKGEN2_BASE + 0xF2)
#define REG_CLKGEN2_79_H        (REG_CLKGEN2_BASE + 0xF3)
#define REG_CLKGEN2_7A_L        (REG_CLKGEN2_BASE + 0xF4)
#define REG_CLKGEN2_7A_H        (REG_CLKGEN2_BASE + 0xF5)
#define REG_CLKGEN2_7B_L        (REG_CLKGEN2_BASE + 0xF6)
#define REG_CLKGEN2_7B_H        (REG_CLKGEN2_BASE + 0xF7)
#define REG_CLKGEN2_7C_L        (REG_CLKGEN2_BASE + 0xF8)
#define REG_CLKGEN2_7C_H        (REG_CLKGEN2_BASE + 0xF9)
#define REG_CLKGEN2_7D_L        (REG_CLKGEN2_BASE + 0xFA)
#define REG_CLKGEN2_7D_H        (REG_CLKGEN2_BASE + 0xFB)
#define REG_CLKGEN2_7E_L        (REG_CLKGEN2_BASE + 0xFC)
#define REG_CLKGEN2_7E_H        (REG_CLKGEN2_BASE + 0xFD)
#define REG_CLKGEN2_7F_L        (REG_CLKGEN2_BASE + 0xFE)
#define REG_CLKGEN2_7F_H        (REG_CLKGEN2_BASE + 0xFF)

#define REG_BK10_VOP_00_L       (REG_BK10_VOP_BASE + 0x00)
#define REG_BK10_VOP_00_H       (REG_BK10_VOP_BASE + 0x01)
#define REG_BK10_VOP_01_L       (REG_BK10_VOP_BASE + 0x02)
#define REG_BK10_VOP_01_H       (REG_BK10_VOP_BASE + 0x03)
#define REG_BK10_VOP_02_L       (REG_BK10_VOP_BASE + 0x04)
#define REG_BK10_VOP_02_H       (REG_BK10_VOP_BASE + 0x05)
#define REG_BK10_VOP_03_L       (REG_BK10_VOP_BASE + 0x06)
#define REG_BK10_VOP_03_H       (REG_BK10_VOP_BASE + 0x07)
#define REG_BK10_VOP_04_L       (REG_BK10_VOP_BASE + 0x08)
#define REG_BK10_VOP_04_H       (REG_BK10_VOP_BASE + 0x09)
#define REG_BK10_VOP_05_L       (REG_BK10_VOP_BASE + 0x0A)
#define REG_BK10_VOP_05_H       (REG_BK10_VOP_BASE + 0x0B)
#define REG_BK10_VOP_06_L       (REG_BK10_VOP_BASE + 0x0C)
#define REG_BK10_VOP_06_H       (REG_BK10_VOP_BASE + 0x0D)
#define REG_BK10_VOP_07_L       (REG_BK10_VOP_BASE + 0x0E)
#define REG_BK10_VOP_07_H       (REG_BK10_VOP_BASE + 0x0F)
#define REG_BK10_VOP_08_L       (REG_BK10_VOP_BASE + 0x10)
#define REG_BK10_VOP_08_H       (REG_BK10_VOP_BASE + 0x11)
#define REG_BK10_VOP_09_L       (REG_BK10_VOP_BASE + 0x12)
#define REG_BK10_VOP_09_H       (REG_BK10_VOP_BASE + 0x13)
#define REG_BK10_VOP_0A_L       (REG_BK10_VOP_BASE + 0x14)
#define REG_BK10_VOP_0A_H       (REG_BK10_VOP_BASE + 0x15)
#define REG_BK10_VOP_0B_L       (REG_BK10_VOP_BASE + 0x16)
#define REG_BK10_VOP_0B_H       (REG_BK10_VOP_BASE + 0x17)
#define REG_BK10_VOP_0C_L       (REG_BK10_VOP_BASE + 0x18)
#define REG_BK10_VOP_0C_H       (REG_BK10_VOP_BASE + 0x19)
#define REG_BK10_VOP_0D_L       (REG_BK10_VOP_BASE + 0x1A)
#define REG_BK10_VOP_0D_H       (REG_BK10_VOP_BASE + 0x1B)
#define REG_BK10_VOP_0E_L       (REG_BK10_VOP_BASE + 0x1C)
#define REG_BK10_VOP_0E_H       (REG_BK10_VOP_BASE + 0x1D)
#define REG_BK10_VOP_0F_L       (REG_BK10_VOP_BASE + 0x1E)
#define REG_BK10_VOP_0F_H       (REG_BK10_VOP_BASE + 0x1F)
#define REG_BK10_VOP_10_L       (REG_BK10_VOP_BASE + 0x20)
#define REG_BK10_VOP_10_H       (REG_BK10_VOP_BASE + 0x21)
#define REG_BK10_VOP_11_L       (REG_BK10_VOP_BASE + 0x22)
#define REG_BK10_VOP_11_H       (REG_BK10_VOP_BASE + 0x23)
#define REG_BK10_VOP_12_L       (REG_BK10_VOP_BASE + 0x24)
#define REG_BK10_VOP_12_H       (REG_BK10_VOP_BASE + 0x25)
#define REG_BK10_VOP_13_L       (REG_BK10_VOP_BASE + 0x26)
#define REG_BK10_VOP_13_H       (REG_BK10_VOP_BASE + 0x27)
#define REG_BK10_VOP_14_L       (REG_BK10_VOP_BASE + 0x28)
#define REG_BK10_VOP_14_H       (REG_BK10_VOP_BASE + 0x29)
#define REG_BK10_VOP_15_L       (REG_BK10_VOP_BASE + 0x2A)
#define REG_BK10_VOP_15_H       (REG_BK10_VOP_BASE + 0x2B)
#define REG_BK10_VOP_16_L       (REG_BK10_VOP_BASE + 0x2C)
#define REG_BK10_VOP_16_H       (REG_BK10_VOP_BASE + 0x2D)
#define REG_BK10_VOP_17_L       (REG_BK10_VOP_BASE + 0x2E)
#define REG_BK10_VOP_17_H       (REG_BK10_VOP_BASE + 0x2F)
#define REG_BK10_VOP_18_L       (REG_BK10_VOP_BASE + 0x30)
#define REG_BK10_VOP_18_H       (REG_BK10_VOP_BASE + 0x31)
#define REG_BK10_VOP_19_L       (REG_BK10_VOP_BASE + 0x32)
#define REG_BK10_VOP_19_H       (REG_BK10_VOP_BASE + 0x33)
#define REG_BK10_VOP_1A_L       (REG_BK10_VOP_BASE + 0x34)
#define REG_BK10_VOP_1A_H       (REG_BK10_VOP_BASE + 0x35)
#define REG_BK10_VOP_1B_L       (REG_BK10_VOP_BASE + 0x36)
#define REG_BK10_VOP_1B_H       (REG_BK10_VOP_BASE + 0x37)
#define REG_BK10_VOP_1C_L       (REG_BK10_VOP_BASE + 0x38)
#define REG_BK10_VOP_1C_H       (REG_BK10_VOP_BASE + 0x39)
#define REG_BK10_VOP_1D_L       (REG_BK10_VOP_BASE + 0x3A)
#define REG_BK10_VOP_1D_H       (REG_BK10_VOP_BASE + 0x3B)
#define REG_BK10_VOP_1E_L       (REG_BK10_VOP_BASE + 0x3C)
#define REG_BK10_VOP_1E_H       (REG_BK10_VOP_BASE + 0x3D)
#define REG_BK10_VOP_1F_L       (REG_BK10_VOP_BASE + 0x3E)
#define REG_BK10_VOP_1F_H       (REG_BK10_VOP_BASE + 0x3F)
#define REG_BK10_VOP_20_L       (REG_BK10_VOP_BASE + 0x40)
#define REG_BK10_VOP_20_H       (REG_BK10_VOP_BASE + 0x41)
#define REG_BK10_VOP_21_L       (REG_BK10_VOP_BASE + 0x42)
#define REG_BK10_VOP_21_H       (REG_BK10_VOP_BASE + 0x43)
#define REG_BK10_VOP_22_L       (REG_BK10_VOP_BASE + 0x44)
#define REG_BK10_VOP_22_H       (REG_BK10_VOP_BASE + 0x45)
#define REG_BK10_VOP_23_L       (REG_BK10_VOP_BASE + 0x46)
#define REG_BK10_VOP_23_H       (REG_BK10_VOP_BASE + 0x47)
#define REG_BK10_VOP_24_L       (REG_BK10_VOP_BASE + 0x48)
#define REG_BK10_VOP_24_H       (REG_BK10_VOP_BASE + 0x49)
#define REG_BK10_VOP_25_L       (REG_BK10_VOP_BASE + 0x4A)
#define REG_BK10_VOP_25_H       (REG_BK10_VOP_BASE + 0x4B)
#define REG_BK10_VOP_26_L       (REG_BK10_VOP_BASE + 0x4C)
#define REG_BK10_VOP_26_H       (REG_BK10_VOP_BASE + 0x4D)
#define REG_BK10_VOP_27_L       (REG_BK10_VOP_BASE + 0x4E)
#define REG_BK10_VOP_27_H       (REG_BK10_VOP_BASE + 0x4F)
#define REG_BK10_VOP_28_L       (REG_BK10_VOP_BASE + 0x50)
#define REG_BK10_VOP_28_H       (REG_BK10_VOP_BASE + 0x51)
#define REG_BK10_VOP_29_L       (REG_BK10_VOP_BASE + 0x52)
#define REG_BK10_VOP_29_H       (REG_BK10_VOP_BASE + 0x53)
#define REG_BK10_VOP_2A_L       (REG_BK10_VOP_BASE + 0x54)
#define REG_BK10_VOP_2A_H       (REG_BK10_VOP_BASE + 0x55)
#define REG_BK10_VOP_2B_L       (REG_BK10_VOP_BASE + 0x56)
#define REG_BK10_VOP_2B_H       (REG_BK10_VOP_BASE + 0x57)
#define REG_BK10_VOP_2C_L       (REG_BK10_VOP_BASE + 0x58)
#define REG_BK10_VOP_2C_H       (REG_BK10_VOP_BASE + 0x59)
#define REG_BK10_VOP_2D_L       (REG_BK10_VOP_BASE + 0x5A)
#define REG_BK10_VOP_2D_H       (REG_BK10_VOP_BASE + 0x5B)
#define REG_BK10_VOP_2E_L       (REG_BK10_VOP_BASE + 0x5C)
#define REG_BK10_VOP_2E_H       (REG_BK10_VOP_BASE + 0x5D)
#define REG_BK10_VOP_2F_L       (REG_BK10_VOP_BASE + 0x5E)
#define REG_BK10_VOP_2F_H       (REG_BK10_VOP_BASE + 0x5F)
#define REG_BK10_VOP_30_L       (REG_BK10_VOP_BASE + 0x60)
#define REG_BK10_VOP_30_H       (REG_BK10_VOP_BASE + 0x61)
#define REG_BK10_VOP_31_L       (REG_BK10_VOP_BASE + 0x62)
#define REG_BK10_VOP_31_H       (REG_BK10_VOP_BASE + 0x63)
#define REG_BK10_VOP_32_L       (REG_BK10_VOP_BASE + 0x64)
#define REG_BK10_VOP_32_H       (REG_BK10_VOP_BASE + 0x65)
#define REG_BK10_VOP_33_L       (REG_BK10_VOP_BASE + 0x66)
#define REG_BK10_VOP_33_H       (REG_BK10_VOP_BASE + 0x67)
#define REG_BK10_VOP_34_L       (REG_BK10_VOP_BASE + 0x68)
#define REG_BK10_VOP_34_H       (REG_BK10_VOP_BASE + 0x69)
#define REG_BK10_VOP_35_L       (REG_BK10_VOP_BASE + 0x6A)
#define REG_BK10_VOP_35_H       (REG_BK10_VOP_BASE + 0x6B)
#define REG_BK10_VOP_36_L       (REG_BK10_VOP_BASE + 0x6C)
#define REG_BK10_VOP_36_H       (REG_BK10_VOP_BASE + 0x6D)
#define REG_BK10_VOP_37_L       (REG_BK10_VOP_BASE + 0x6E)
#define REG_BK10_VOP_37_H       (REG_BK10_VOP_BASE + 0x6F)
#define REG_BK10_VOP_38_L       (REG_BK10_VOP_BASE + 0x70)
#define REG_BK10_VOP_38_H       (REG_BK10_VOP_BASE + 0x71)
#define REG_BK10_VOP_39_L       (REG_BK10_VOP_BASE + 0x72)
#define REG_BK10_VOP_39_H       (REG_BK10_VOP_BASE + 0x73)
#define REG_BK10_VOP_3A_L       (REG_BK10_VOP_BASE + 0x74)
#define REG_BK10_VOP_3A_H       (REG_BK10_VOP_BASE + 0x75)
#define REG_BK10_VOP_3B_L       (REG_BK10_VOP_BASE + 0x76)
#define REG_BK10_VOP_3B_H       (REG_BK10_VOP_BASE + 0x77)
#define REG_BK10_VOP_3C_L       (REG_BK10_VOP_BASE + 0x78)
#define REG_BK10_VOP_3C_H       (REG_BK10_VOP_BASE + 0x79)
#define REG_BK10_VOP_3D_L       (REG_BK10_VOP_BASE + 0x7A)
#define REG_BK10_VOP_3D_H       (REG_BK10_VOP_BASE + 0x7B)
#define REG_BK10_VOP_3E_L       (REG_BK10_VOP_BASE + 0x7C)
#define REG_BK10_VOP_3E_H       (REG_BK10_VOP_BASE + 0x7D)
#define REG_BK10_VOP_3F_L       (REG_BK10_VOP_BASE + 0x7E)
#define REG_BK10_VOP_3F_H       (REG_BK10_VOP_BASE + 0x7F)
#define REG_BK10_VOP_40_L       (REG_BK10_VOP_BASE + 0x80)
#define REG_BK10_VOP_40_H       (REG_BK10_VOP_BASE + 0x81)
#define REG_BK10_VOP_41_L       (REG_BK10_VOP_BASE + 0x82)
#define REG_BK10_VOP_41_H       (REG_BK10_VOP_BASE + 0x83)
#define REG_BK10_VOP_42_L       (REG_BK10_VOP_BASE + 0x84)
#define REG_BK10_VOP_42_H       (REG_BK10_VOP_BASE + 0x85)
#define REG_BK10_VOP_43_L       (REG_BK10_VOP_BASE + 0x86)
#define REG_BK10_VOP_43_H       (REG_BK10_VOP_BASE + 0x87)
#define REG_BK10_VOP_44_L       (REG_BK10_VOP_BASE + 0x88)
#define REG_BK10_VOP_44_H       (REG_BK10_VOP_BASE + 0x89)
#define REG_BK10_VOP_45_L       (REG_BK10_VOP_BASE + 0x8A)
#define REG_BK10_VOP_45_H       (REG_BK10_VOP_BASE + 0x8B)
#define REG_BK10_VOP_46_L       (REG_BK10_VOP_BASE + 0x8C)
#define REG_BK10_VOP_46_H       (REG_BK10_VOP_BASE + 0x8D)
#define REG_BK10_VOP_47_L       (REG_BK10_VOP_BASE + 0x8E)
#define REG_BK10_VOP_47_H       (REG_BK10_VOP_BASE + 0x8F)
#define REG_BK10_VOP_48_L       (REG_BK10_VOP_BASE + 0x90)
#define REG_BK10_VOP_48_H       (REG_BK10_VOP_BASE + 0x91)
#define REG_BK10_VOP_49_L       (REG_BK10_VOP_BASE + 0x92)
#define REG_BK10_VOP_49_H       (REG_BK10_VOP_BASE + 0x93)
#define REG_BK10_VOP_4A_L       (REG_BK10_VOP_BASE + 0x94)
#define REG_BK10_VOP_4A_H       (REG_BK10_VOP_BASE + 0x95)
#define REG_BK10_VOP_4B_L       (REG_BK10_VOP_BASE + 0x96)
#define REG_BK10_VOP_4B_H       (REG_BK10_VOP_BASE + 0x97)
#define REG_BK10_VOP_4C_L       (REG_BK10_VOP_BASE + 0x98)
#define REG_BK10_VOP_4C_H       (REG_BK10_VOP_BASE + 0x99)
#define REG_BK10_VOP_4D_L       (REG_BK10_VOP_BASE + 0x9A)
#define REG_BK10_VOP_4D_H       (REG_BK10_VOP_BASE + 0x9B)
#define REG_BK10_VOP_4E_L       (REG_BK10_VOP_BASE + 0x9C)
#define REG_BK10_VOP_4E_H       (REG_BK10_VOP_BASE + 0x9D)
#define REG_BK10_VOP_4F_L       (REG_BK10_VOP_BASE + 0x9E)
#define REG_BK10_VOP_4F_H       (REG_BK10_VOP_BASE + 0x9F)
#define REG_BK10_VOP_50_L       (REG_BK10_VOP_BASE + 0xA0)
#define REG_BK10_VOP_50_H       (REG_BK10_VOP_BASE + 0xA1)
#define REG_BK10_VOP_51_L       (REG_BK10_VOP_BASE + 0xA2)
#define REG_BK10_VOP_51_H       (REG_BK10_VOP_BASE + 0xA3)
#define REG_BK10_VOP_52_L       (REG_BK10_VOP_BASE + 0xA4)
#define REG_BK10_VOP_52_H       (REG_BK10_VOP_BASE + 0xA5)
#define REG_BK10_VOP_53_L       (REG_BK10_VOP_BASE + 0xA6)
#define REG_BK10_VOP_53_H       (REG_BK10_VOP_BASE + 0xA7)
#define REG_BK10_VOP_54_L       (REG_BK10_VOP_BASE + 0xA8)
#define REG_BK10_VOP_54_H       (REG_BK10_VOP_BASE + 0xA9)
#define REG_BK10_VOP_55_L       (REG_BK10_VOP_BASE + 0xAA)
#define REG_BK10_VOP_55_H       (REG_BK10_VOP_BASE + 0xAB)
#define REG_BK10_VOP_56_L       (REG_BK10_VOP_BASE + 0xAC)
#define REG_BK10_VOP_56_H       (REG_BK10_VOP_BASE + 0xAD)
#define REG_BK10_VOP_57_L       (REG_BK10_VOP_BASE + 0xAE)
#define REG_BK10_VOP_57_H       (REG_BK10_VOP_BASE + 0xAF)
#define REG_BK10_VOP_58_L       (REG_BK10_VOP_BASE + 0xB0)
#define REG_BK10_VOP_58_H       (REG_BK10_VOP_BASE + 0xB1)
#define REG_BK10_VOP_59_L       (REG_BK10_VOP_BASE + 0xB2)
#define REG_BK10_VOP_59_H       (REG_BK10_VOP_BASE + 0xB3)
#define REG_BK10_VOP_5A_L       (REG_BK10_VOP_BASE + 0xB4)
#define REG_BK10_VOP_5A_H       (REG_BK10_VOP_BASE + 0xB5)
#define REG_BK10_VOP_5B_L       (REG_BK10_VOP_BASE + 0xB6)
#define REG_BK10_VOP_5B_H       (REG_BK10_VOP_BASE + 0xB7)
#define REG_BK10_VOP_5C_L       (REG_BK10_VOP_BASE + 0xB8)
#define REG_BK10_VOP_5C_H       (REG_BK10_VOP_BASE + 0xB9)
#define REG_BK10_VOP_5D_L       (REG_BK10_VOP_BASE + 0xBA)
#define REG_BK10_VOP_5D_H       (REG_BK10_VOP_BASE + 0xBB)
#define REG_BK10_VOP_5E_L       (REG_BK10_VOP_BASE + 0xBC)
#define REG_BK10_VOP_5E_H       (REG_BK10_VOP_BASE + 0xBD)
#define REG_BK10_VOP_5F_L       (REG_BK10_VOP_BASE + 0xBE)
#define REG_BK10_VOP_5F_H       (REG_BK10_VOP_BASE + 0xBF)
#define REG_BK10_VOP_60_L       (REG_BK10_VOP_BASE + 0xC0)
#define REG_BK10_VOP_60_H       (REG_BK10_VOP_BASE + 0xC1)
#define REG_BK10_VOP_61_L       (REG_BK10_VOP_BASE + 0xC2)
#define REG_BK10_VOP_61_H       (REG_BK10_VOP_BASE + 0xC3)
#define REG_BK10_VOP_62_L       (REG_BK10_VOP_BASE + 0xC4)
#define REG_BK10_VOP_62_H       (REG_BK10_VOP_BASE + 0xC5)
#define REG_BK10_VOP_63_L       (REG_BK10_VOP_BASE + 0xC6)
#define REG_BK10_VOP_63_H       (REG_BK10_VOP_BASE + 0xC7)
#define REG_BK10_VOP_64_L       (REG_BK10_VOP_BASE + 0xC8)
#define REG_BK10_VOP_64_H       (REG_BK10_VOP_BASE + 0xC9)
#define REG_BK10_VOP_65_L       (REG_BK10_VOP_BASE + 0xCA)
#define REG_BK10_VOP_65_H       (REG_BK10_VOP_BASE + 0xCB)
#define REG_BK10_VOP_66_L       (REG_BK10_VOP_BASE + 0xCC)
#define REG_BK10_VOP_66_H       (REG_BK10_VOP_BASE + 0xCD)
#define REG_BK10_VOP_67_L       (REG_BK10_VOP_BASE + 0xCE)
#define REG_BK10_VOP_67_H       (REG_BK10_VOP_BASE + 0xCF)
#define REG_BK10_VOP_68_L       (REG_BK10_VOP_BASE + 0xD0)
#define REG_BK10_VOP_68_H       (REG_BK10_VOP_BASE + 0xD1)
#define REG_BK10_VOP_69_L       (REG_BK10_VOP_BASE + 0xD2)
#define REG_BK10_VOP_69_H       (REG_BK10_VOP_BASE + 0xD3)
#define REG_BK10_VOP_6A_L       (REG_BK10_VOP_BASE + 0xD4)
#define REG_BK10_VOP_6A_H       (REG_BK10_VOP_BASE + 0xD5)
#define REG_BK10_VOP_6B_L       (REG_BK10_VOP_BASE + 0xD6)
#define REG_BK10_VOP_6B_H       (REG_BK10_VOP_BASE + 0xD7)
#define REG_BK10_VOP_6C_L       (REG_BK10_VOP_BASE + 0xD8)
#define REG_BK10_VOP_6C_H       (REG_BK10_VOP_BASE + 0xD9)
#define REG_BK10_VOP_6D_L       (REG_BK10_VOP_BASE + 0xDA)
#define REG_BK10_VOP_6D_H       (REG_BK10_VOP_BASE + 0xDB)
#define REG_BK10_VOP_6E_L       (REG_BK10_VOP_BASE + 0xDC)
#define REG_BK10_VOP_6E_H       (REG_BK10_VOP_BASE + 0xDD)
#define REG_BK10_VOP_6F_L       (REG_BK10_VOP_BASE + 0xDE)
#define REG_BK10_VOP_6F_H       (REG_BK10_VOP_BASE + 0xDF)
#define REG_BK10_VOP_70_L       (REG_BK10_VOP_BASE + 0xE0)
#define REG_BK10_VOP_70_H       (REG_BK10_VOP_BASE + 0xE1)
#define REG_BK10_VOP_71_L       (REG_BK10_VOP_BASE + 0xE2)
#define REG_BK10_VOP_71_H       (REG_BK10_VOP_BASE + 0xE3)
#define REG_BK10_VOP_72_L       (REG_BK10_VOP_BASE + 0xE4)
#define REG_BK10_VOP_72_H       (REG_BK10_VOP_BASE + 0xE5)
#define REG_BK10_VOP_73_L       (REG_BK10_VOP_BASE + 0xE6)
#define REG_BK10_VOP_73_H       (REG_BK10_VOP_BASE + 0xE7)
#define REG_BK10_VOP_74_L       (REG_BK10_VOP_BASE + 0xE8)
#define REG_BK10_VOP_74_H       (REG_BK10_VOP_BASE + 0xE9)
#define REG_BK10_VOP_75_L       (REG_BK10_VOP_BASE + 0xEA)
#define REG_BK10_VOP_75_H       (REG_BK10_VOP_BASE + 0xEB)
#define REG_BK10_VOP_76_L       (REG_BK10_VOP_BASE + 0xEC)
#define REG_BK10_VOP_76_H       (REG_BK10_VOP_BASE + 0xED)
#define REG_BK10_VOP_77_L       (REG_BK10_VOP_BASE + 0xEE)
#define REG_BK10_VOP_77_H       (REG_BK10_VOP_BASE + 0xEF)
#define REG_BK10_VOP_78_L       (REG_BK10_VOP_BASE + 0xF0)
#define REG_BK10_VOP_78_H       (REG_BK10_VOP_BASE + 0xF1)
#define REG_BK10_VOP_79_L       (REG_BK10_VOP_BASE + 0xF2)
#define REG_BK10_VOP_79_H       (REG_BK10_VOP_BASE + 0xF3)
#define REG_BK10_VOP_7A_L       (REG_BK10_VOP_BASE + 0xF4)
#define REG_BK10_VOP_7A_H       (REG_BK10_VOP_BASE + 0xF5)
#define REG_BK10_VOP_7B_L       (REG_BK10_VOP_BASE + 0xF6)
#define REG_BK10_VOP_7B_H       (REG_BK10_VOP_BASE + 0xF7)
#define REG_BK10_VOP_7C_L       (REG_BK10_VOP_BASE + 0xF8)
#define REG_BK10_VOP_7C_H       (REG_BK10_VOP_BASE + 0xF9)
#define REG_BK10_VOP_7D_L       (REG_BK10_VOP_BASE + 0xFA)
#define REG_BK10_VOP_7D_H       (REG_BK10_VOP_BASE + 0xFB)
#define REG_BK10_VOP_7E_L       (REG_BK10_VOP_BASE + 0xFC)
#define REG_BK10_VOP_7E_H       (REG_BK10_VOP_BASE + 0xFD)
#define REG_BK10_VOP_7F_L       (REG_BK10_VOP_BASE + 0xFE)
#define REG_BK10_VOP_7F_H       (REG_BK10_VOP_BASE + 0xFF)

#define REG_PAD_TOP1_00_L       (REG_PAD_TOP1_BASE + 0x00)
#define REG_PAD_TOP1_00_H       (REG_PAD_TOP1_BASE + 0x01)
#define REG_PAD_TOP1_01_L       (REG_PAD_TOP1_BASE + 0x02)
#define REG_PAD_TOP1_01_H       (REG_PAD_TOP1_BASE + 0x03)
#define REG_PAD_TOP1_02_L       (REG_PAD_TOP1_BASE + 0x04)
#define REG_PAD_TOP1_02_H       (REG_PAD_TOP1_BASE + 0x05)
#define REG_PAD_TOP1_03_L       (REG_PAD_TOP1_BASE + 0x06)
#define REG_PAD_TOP1_03_H       (REG_PAD_TOP1_BASE + 0x07)
#define REG_PAD_TOP1_04_L       (REG_PAD_TOP1_BASE + 0x08)
#define REG_PAD_TOP1_04_H       (REG_PAD_TOP1_BASE + 0x09)
#define REG_PAD_TOP1_05_L       (REG_PAD_TOP1_BASE + 0x0A)
#define REG_PAD_TOP1_05_H       (REG_PAD_TOP1_BASE + 0x0B)
#define REG_PAD_TOP1_06_L       (REG_PAD_TOP1_BASE + 0x0C)
#define REG_PAD_TOP1_06_H       (REG_PAD_TOP1_BASE + 0x0D)
#define REG_PAD_TOP1_07_L       (REG_PAD_TOP1_BASE + 0x0E)
#define REG_PAD_TOP1_07_H       (REG_PAD_TOP1_BASE + 0x0F)
#define REG_PAD_TOP1_08_L       (REG_PAD_TOP1_BASE + 0x10)
#define REG_PAD_TOP1_08_H       (REG_PAD_TOP1_BASE + 0x11)
#define REG_PAD_TOP1_09_L       (REG_PAD_TOP1_BASE + 0x12)
#define REG_PAD_TOP1_09_H       (REG_PAD_TOP1_BASE + 0x13)
#define REG_PAD_TOP1_0A_L       (REG_PAD_TOP1_BASE + 0x14)
#define REG_PAD_TOP1_0A_H       (REG_PAD_TOP1_BASE + 0x15)
#define REG_PAD_TOP1_0B_L       (REG_PAD_TOP1_BASE + 0x16)
#define REG_PAD_TOP1_0B_H       (REG_PAD_TOP1_BASE + 0x17)
#define REG_PAD_TOP1_0C_L       (REG_PAD_TOP1_BASE + 0x18)
#define REG_PAD_TOP1_0C_H       (REG_PAD_TOP1_BASE + 0x19)
#define REG_PAD_TOP1_0D_L       (REG_PAD_TOP1_BASE + 0x1A)
#define REG_PAD_TOP1_0D_H       (REG_PAD_TOP1_BASE + 0x1B)
#define REG_PAD_TOP1_0E_L       (REG_PAD_TOP1_BASE + 0x1C)
#define REG_PAD_TOP1_0E_H       (REG_PAD_TOP1_BASE + 0x1D)
#define REG_PAD_TOP1_0F_L       (REG_PAD_TOP1_BASE + 0x1E)
#define REG_PAD_TOP1_0F_H       (REG_PAD_TOP1_BASE + 0x1F)
#define REG_PAD_TOP1_10_L       (REG_PAD_TOP1_BASE + 0x20)
#define REG_PAD_TOP1_10_H       (REG_PAD_TOP1_BASE + 0x21)
#define REG_PAD_TOP1_11_L       (REG_PAD_TOP1_BASE + 0x22)
#define REG_PAD_TOP1_11_H       (REG_PAD_TOP1_BASE + 0x23)
#define REG_PAD_TOP1_12_L       (REG_PAD_TOP1_BASE + 0x24)
#define REG_PAD_TOP1_12_H       (REG_PAD_TOP1_BASE + 0x25)
#define REG_PAD_TOP1_13_L       (REG_PAD_TOP1_BASE + 0x26)
#define REG_PAD_TOP1_13_H       (REG_PAD_TOP1_BASE + 0x27)
#define REG_PAD_TOP1_14_L       (REG_PAD_TOP1_BASE + 0x28)
#define REG_PAD_TOP1_14_H       (REG_PAD_TOP1_BASE + 0x29)
#define REG_PAD_TOP1_15_L       (REG_PAD_TOP1_BASE + 0x2A)
#define REG_PAD_TOP1_15_H       (REG_PAD_TOP1_BASE + 0x2B)
#define REG_PAD_TOP1_16_L       (REG_PAD_TOP1_BASE + 0x2C)
#define REG_PAD_TOP1_16_H       (REG_PAD_TOP1_BASE + 0x2D)
#define REG_PAD_TOP1_17_L       (REG_PAD_TOP1_BASE + 0x2E)
#define REG_PAD_TOP1_17_H       (REG_PAD_TOP1_BASE + 0x2F)
#define REG_PAD_TOP1_18_L       (REG_PAD_TOP1_BASE + 0x30)
#define REG_PAD_TOP1_18_H       (REG_PAD_TOP1_BASE + 0x31)
#define REG_PAD_TOP1_19_L       (REG_PAD_TOP1_BASE + 0x32)
#define REG_PAD_TOP1_19_H       (REG_PAD_TOP1_BASE + 0x33)
#define REG_PAD_TOP1_1A_L       (REG_PAD_TOP1_BASE + 0x34)
#define REG_PAD_TOP1_1A_H       (REG_PAD_TOP1_BASE + 0x35)
#define REG_PAD_TOP1_1B_L       (REG_PAD_TOP1_BASE + 0x36)
#define REG_PAD_TOP1_1B_H       (REG_PAD_TOP1_BASE + 0x37)
#define REG_PAD_TOP1_1C_L       (REG_PAD_TOP1_BASE + 0x38)
#define REG_PAD_TOP1_1C_H       (REG_PAD_TOP1_BASE + 0x39)
#define REG_PAD_TOP1_1D_L       (REG_PAD_TOP1_BASE + 0x3A)
#define REG_PAD_TOP1_1D_H       (REG_PAD_TOP1_BASE + 0x3B)
#define REG_PAD_TOP1_1E_L       (REG_PAD_TOP1_BASE + 0x3C)
#define REG_PAD_TOP1_1E_H       (REG_PAD_TOP1_BASE + 0x3D)
#define REG_PAD_TOP1_1F_L       (REG_PAD_TOP1_BASE + 0x3E)
#define REG_PAD_TOP1_1F_H       (REG_PAD_TOP1_BASE + 0x3F)
#define REG_PAD_TOP1_20_L       (REG_PAD_TOP1_BASE + 0x40)
#define REG_PAD_TOP1_20_H       (REG_PAD_TOP1_BASE + 0x41)
#define REG_PAD_TOP1_21_L       (REG_PAD_TOP1_BASE + 0x42)
#define REG_PAD_TOP1_21_H       (REG_PAD_TOP1_BASE + 0x43)
#define REG_PAD_TOP1_22_L       (REG_PAD_TOP1_BASE + 0x44)
#define REG_PAD_TOP1_22_H       (REG_PAD_TOP1_BASE + 0x45)
#define REG_PAD_TOP1_23_L       (REG_PAD_TOP1_BASE + 0x46)
#define REG_PAD_TOP1_23_H       (REG_PAD_TOP1_BASE + 0x47)
#define REG_PAD_TOP1_24_L       (REG_PAD_TOP1_BASE + 0x48)
#define REG_PAD_TOP1_24_H       (REG_PAD_TOP1_BASE + 0x49)
#define REG_PAD_TOP1_25_L       (REG_PAD_TOP1_BASE + 0x4A)
#define REG_PAD_TOP1_25_H       (REG_PAD_TOP1_BASE + 0x4B)
#define REG_PAD_TOP1_26_L       (REG_PAD_TOP1_BASE + 0x4C)
#define REG_PAD_TOP1_26_H       (REG_PAD_TOP1_BASE + 0x4D)
#define REG_PAD_TOP1_27_L       (REG_PAD_TOP1_BASE + 0x4E)
#define REG_PAD_TOP1_27_H       (REG_PAD_TOP1_BASE + 0x4F)
#define REG_PAD_TOP1_28_L       (REG_PAD_TOP1_BASE + 0x50)
#define REG_PAD_TOP1_28_H       (REG_PAD_TOP1_BASE + 0x51)
#define REG_PAD_TOP1_29_L       (REG_PAD_TOP1_BASE + 0x52)
#define REG_PAD_TOP1_29_H       (REG_PAD_TOP1_BASE + 0x53)
#define REG_PAD_TOP1_2A_L       (REG_PAD_TOP1_BASE + 0x54)
#define REG_PAD_TOP1_2A_H       (REG_PAD_TOP1_BASE + 0x55)
#define REG_PAD_TOP1_2B_L       (REG_PAD_TOP1_BASE + 0x56)
#define REG_PAD_TOP1_2B_H       (REG_PAD_TOP1_BASE + 0x57)
#define REG_PAD_TOP1_2C_L       (REG_PAD_TOP1_BASE + 0x58)
#define REG_PAD_TOP1_2C_H       (REG_PAD_TOP1_BASE + 0x59)
#define REG_PAD_TOP1_2D_L       (REG_PAD_TOP1_BASE + 0x5A)
#define REG_PAD_TOP1_2D_H       (REG_PAD_TOP1_BASE + 0x5B)
#define REG_PAD_TOP1_2E_L       (REG_PAD_TOP1_BASE + 0x5C)
#define REG_PAD_TOP1_2E_H       (REG_PAD_TOP1_BASE + 0x5D)
#define REG_PAD_TOP1_2F_L       (REG_PAD_TOP1_BASE + 0x5E)
#define REG_PAD_TOP1_2F_H       (REG_PAD_TOP1_BASE + 0x5F)
#define REG_PAD_TOP1_30_L       (REG_PAD_TOP1_BASE + 0x60)
#define REG_PAD_TOP1_30_H       (REG_PAD_TOP1_BASE + 0x61)
#define REG_PAD_TOP1_31_L       (REG_PAD_TOP1_BASE + 0x62)
#define REG_PAD_TOP1_31_H       (REG_PAD_TOP1_BASE + 0x63)
#define REG_PAD_TOP1_32_L       (REG_PAD_TOP1_BASE + 0x64)
#define REG_PAD_TOP1_32_H       (REG_PAD_TOP1_BASE + 0x65)
#define REG_PAD_TOP1_33_L       (REG_PAD_TOP1_BASE + 0x66)
#define REG_PAD_TOP1_33_H       (REG_PAD_TOP1_BASE + 0x67)
#define REG_PAD_TOP1_34_L       (REG_PAD_TOP1_BASE + 0x68)
#define REG_PAD_TOP1_34_H       (REG_PAD_TOP1_BASE + 0x69)
#define REG_PAD_TOP1_35_L       (REG_PAD_TOP1_BASE + 0x6A)
#define REG_PAD_TOP1_35_H       (REG_PAD_TOP1_BASE + 0x6B)
#define REG_PAD_TOP1_36_L       (REG_PAD_TOP1_BASE + 0x6C)
#define REG_PAD_TOP1_36_H       (REG_PAD_TOP1_BASE + 0x6D)
#define REG_PAD_TOP1_37_L       (REG_PAD_TOP1_BASE + 0x6E)
#define REG_PAD_TOP1_37_H       (REG_PAD_TOP1_BASE + 0x6F)
#define REG_PAD_TOP1_38_L       (REG_PAD_TOP1_BASE + 0x70)
#define REG_PAD_TOP1_38_H       (REG_PAD_TOP1_BASE + 0x71)
#define REG_PAD_TOP1_39_L       (REG_PAD_TOP1_BASE + 0x72)
#define REG_PAD_TOP1_39_H       (REG_PAD_TOP1_BASE + 0x73)
#define REG_PAD_TOP1_3A_L       (REG_PAD_TOP1_BASE + 0x74)
#define REG_PAD_TOP1_3A_H       (REG_PAD_TOP1_BASE + 0x75)
#define REG_PAD_TOP1_3B_L       (REG_PAD_TOP1_BASE + 0x76)
#define REG_PAD_TOP1_3B_H       (REG_PAD_TOP1_BASE + 0x77)
#define REG_PAD_TOP1_3C_L       (REG_PAD_TOP1_BASE + 0x78)
#define REG_PAD_TOP1_3C_H       (REG_PAD_TOP1_BASE + 0x79)
#define REG_PAD_TOP1_3D_L       (REG_PAD_TOP1_BASE + 0x7A)
#define REG_PAD_TOP1_3D_H       (REG_PAD_TOP1_BASE + 0x7B)
#define REG_PAD_TOP1_3E_L       (REG_PAD_TOP1_BASE + 0x7C)
#define REG_PAD_TOP1_3E_H       (REG_PAD_TOP1_BASE + 0x7D)
#define REG_PAD_TOP1_3F_L       (REG_PAD_TOP1_BASE + 0x7E)
#define REG_PAD_TOP1_3F_H       (REG_PAD_TOP1_BASE + 0x7F)
#define REG_PAD_TOP1_40_L       (REG_PAD_TOP1_BASE + 0x80)
#define REG_PAD_TOP1_40_H       (REG_PAD_TOP1_BASE + 0x81)
#define REG_PAD_TOP1_41_L       (REG_PAD_TOP1_BASE + 0x82)
#define REG_PAD_TOP1_41_H       (REG_PAD_TOP1_BASE + 0x83)
#define REG_PAD_TOP1_42_L       (REG_PAD_TOP1_BASE + 0x84)
#define REG_PAD_TOP1_42_H       (REG_PAD_TOP1_BASE + 0x85)
#define REG_PAD_TOP1_43_L       (REG_PAD_TOP1_BASE + 0x86)
#define REG_PAD_TOP1_43_H       (REG_PAD_TOP1_BASE + 0x87)
#define REG_PAD_TOP1_44_L       (REG_PAD_TOP1_BASE + 0x88)
#define REG_PAD_TOP1_44_H       (REG_PAD_TOP1_BASE + 0x89)
#define REG_PAD_TOP1_45_L       (REG_PAD_TOP1_BASE + 0x8A)
#define REG_PAD_TOP1_45_H       (REG_PAD_TOP1_BASE + 0x8B)
#define REG_PAD_TOP1_46_L       (REG_PAD_TOP1_BASE + 0x8C)
#define REG_PAD_TOP1_46_H       (REG_PAD_TOP1_BASE + 0x8D)
#define REG_PAD_TOP1_47_L       (REG_PAD_TOP1_BASE + 0x8E)
#define REG_PAD_TOP1_47_H       (REG_PAD_TOP1_BASE + 0x8F)
#define REG_PAD_TOP1_48_L       (REG_PAD_TOP1_BASE + 0x90)
#define REG_PAD_TOP1_48_H       (REG_PAD_TOP1_BASE + 0x91)
#define REG_PAD_TOP1_49_L       (REG_PAD_TOP1_BASE + 0x92)
#define REG_PAD_TOP1_49_H       (REG_PAD_TOP1_BASE + 0x93)
#define REG_PAD_TOP1_4A_L       (REG_PAD_TOP1_BASE + 0x94)
#define REG_PAD_TOP1_4A_H       (REG_PAD_TOP1_BASE + 0x95)
#define REG_PAD_TOP1_4B_L       (REG_PAD_TOP1_BASE + 0x96)
#define REG_PAD_TOP1_4B_H       (REG_PAD_TOP1_BASE + 0x97)
#define REG_PAD_TOP1_4C_L       (REG_PAD_TOP1_BASE + 0x98)
#define REG_PAD_TOP1_4C_H       (REG_PAD_TOP1_BASE + 0x99)
#define REG_PAD_TOP1_4D_L       (REG_PAD_TOP1_BASE + 0x9A)
#define REG_PAD_TOP1_4D_H       (REG_PAD_TOP1_BASE + 0x9B)
#define REG_PAD_TOP1_4E_L       (REG_PAD_TOP1_BASE + 0x9C)
#define REG_PAD_TOP1_4E_H       (REG_PAD_TOP1_BASE + 0x9D)
#define REG_PAD_TOP1_4F_L       (REG_PAD_TOP1_BASE + 0x9E)
#define REG_PAD_TOP1_4F_H       (REG_PAD_TOP1_BASE + 0x9F)
#define REG_PAD_TOP1_50_L       (REG_PAD_TOP1_BASE + 0xA0)
#define REG_PAD_TOP1_50_H       (REG_PAD_TOP1_BASE + 0xA1)
#define REG_PAD_TOP1_51_L       (REG_PAD_TOP1_BASE + 0xA2)
#define REG_PAD_TOP1_51_H       (REG_PAD_TOP1_BASE + 0xA3)
#define REG_PAD_TOP1_52_L       (REG_PAD_TOP1_BASE + 0xA4)
#define REG_PAD_TOP1_52_H       (REG_PAD_TOP1_BASE + 0xA5)
#define REG_PAD_TOP1_53_L       (REG_PAD_TOP1_BASE + 0xA6)
#define REG_PAD_TOP1_53_H       (REG_PAD_TOP1_BASE + 0xA7)
#define REG_PAD_TOP1_54_L       (REG_PAD_TOP1_BASE + 0xA8)
#define REG_PAD_TOP1_54_H       (REG_PAD_TOP1_BASE + 0xA9)
#define REG_PAD_TOP1_55_L       (REG_PAD_TOP1_BASE + 0xAA)
#define REG_PAD_TOP1_55_H       (REG_PAD_TOP1_BASE + 0xAB)
#define REG_PAD_TOP1_56_L       (REG_PAD_TOP1_BASE + 0xAC)
#define REG_PAD_TOP1_56_H       (REG_PAD_TOP1_BASE + 0xAD)
#define REG_PAD_TOP1_57_L       (REG_PAD_TOP1_BASE + 0xAE)
#define REG_PAD_TOP1_57_H       (REG_PAD_TOP1_BASE + 0xAF)
#define REG_PAD_TOP1_58_L       (REG_PAD_TOP1_BASE + 0xB0)
#define REG_PAD_TOP1_58_H       (REG_PAD_TOP1_BASE + 0xB1)
#define REG_PAD_TOP1_59_L       (REG_PAD_TOP1_BASE + 0xB2)
#define REG_PAD_TOP1_59_H       (REG_PAD_TOP1_BASE + 0xB3)
#define REG_PAD_TOP1_5A_L       (REG_PAD_TOP1_BASE + 0xB4)
#define REG_PAD_TOP1_5A_H       (REG_PAD_TOP1_BASE + 0xB5)
#define REG_PAD_TOP1_5B_L       (REG_PAD_TOP1_BASE + 0xB6)
#define REG_PAD_TOP1_5B_H       (REG_PAD_TOP1_BASE + 0xB7)
#define REG_PAD_TOP1_5C_L       (REG_PAD_TOP1_BASE + 0xB8)
#define REG_PAD_TOP1_5C_H       (REG_PAD_TOP1_BASE + 0xB9)
#define REG_PAD_TOP1_5D_L       (REG_PAD_TOP1_BASE + 0xBA)
#define REG_PAD_TOP1_5D_H       (REG_PAD_TOP1_BASE + 0xBB)
#define REG_PAD_TOP1_5E_L       (REG_PAD_TOP1_BASE + 0xBC)
#define REG_PAD_TOP1_5E_H       (REG_PAD_TOP1_BASE + 0xBD)
#define REG_PAD_TOP1_5F_L       (REG_PAD_TOP1_BASE + 0xBE)
#define REG_PAD_TOP1_5F_H       (REG_PAD_TOP1_BASE + 0xBF)
#define REG_PAD_TOP1_60_L       (REG_PAD_TOP1_BASE + 0xC0)
#define REG_PAD_TOP1_60_H       (REG_PAD_TOP1_BASE + 0xC1)
#define REG_PAD_TOP1_61_L       (REG_PAD_TOP1_BASE + 0xC2)
#define REG_PAD_TOP1_61_H       (REG_PAD_TOP1_BASE + 0xC3)
#define REG_PAD_TOP1_62_L       (REG_PAD_TOP1_BASE + 0xC4)
#define REG_PAD_TOP1_62_H       (REG_PAD_TOP1_BASE + 0xC5)
#define REG_PAD_TOP1_63_L       (REG_PAD_TOP1_BASE + 0xC6)
#define REG_PAD_TOP1_63_H       (REG_PAD_TOP1_BASE + 0xC7)
#define REG_PAD_TOP1_64_L       (REG_PAD_TOP1_BASE + 0xC8)
#define REG_PAD_TOP1_64_H       (REG_PAD_TOP1_BASE + 0xC9)
#define REG_PAD_TOP1_65_L       (REG_PAD_TOP1_BASE + 0xCA)
#define REG_PAD_TOP1_65_H       (REG_PAD_TOP1_BASE + 0xCB)
#define REG_PAD_TOP1_66_L       (REG_PAD_TOP1_BASE + 0xCC)
#define REG_PAD_TOP1_66_H       (REG_PAD_TOP1_BASE + 0xCD)
#define REG_PAD_TOP1_67_L       (REG_PAD_TOP1_BASE + 0xCE)
#define REG_PAD_TOP1_67_H       (REG_PAD_TOP1_BASE + 0xCF)
#define REG_PAD_TOP1_68_L       (REG_PAD_TOP1_BASE + 0xD0)
#define REG_PAD_TOP1_68_H       (REG_PAD_TOP1_BASE + 0xD1)
#define REG_PAD_TOP1_69_L       (REG_PAD_TOP1_BASE + 0xD2)
#define REG_PAD_TOP1_69_H       (REG_PAD_TOP1_BASE + 0xD3)
#define REG_PAD_TOP1_6A_L       (REG_PAD_TOP1_BASE + 0xD4)
#define REG_PAD_TOP1_6A_H       (REG_PAD_TOP1_BASE + 0xD5)
#define REG_PAD_TOP1_6B_L       (REG_PAD_TOP1_BASE + 0xD6)
#define REG_PAD_TOP1_6B_H       (REG_PAD_TOP1_BASE + 0xD7)
#define REG_PAD_TOP1_6C_L       (REG_PAD_TOP1_BASE + 0xD8)
#define REG_PAD_TOP1_6C_H       (REG_PAD_TOP1_BASE + 0xD9)
#define REG_PAD_TOP1_6D_L       (REG_PAD_TOP1_BASE + 0xDA)
#define REG_PAD_TOP1_6D_H       (REG_PAD_TOP1_BASE + 0xDB)
#define REG_PAD_TOP1_6E_L       (REG_PAD_TOP1_BASE + 0xDC)
#define REG_PAD_TOP1_6E_H       (REG_PAD_TOP1_BASE + 0xDD)
#define REG_PAD_TOP1_6F_L       (REG_PAD_TOP1_BASE + 0xDE)
#define REG_PAD_TOP1_6F_H       (REG_PAD_TOP1_BASE + 0xDF)
#define REG_PAD_TOP1_70_L       (REG_PAD_TOP1_BASE + 0xE0)
#define REG_PAD_TOP1_70_H       (REG_PAD_TOP1_BASE + 0xE1)
#define REG_PAD_TOP1_71_L       (REG_PAD_TOP1_BASE + 0xE2)
#define REG_PAD_TOP1_71_H       (REG_PAD_TOP1_BASE + 0xE3)
#define REG_PAD_TOP1_72_L       (REG_PAD_TOP1_BASE + 0xE4)
#define REG_PAD_TOP1_72_H       (REG_PAD_TOP1_BASE + 0xE5)
#define REG_PAD_TOP1_73_L       (REG_PAD_TOP1_BASE + 0xE6)
#define REG_PAD_TOP1_73_H       (REG_PAD_TOP1_BASE + 0xE7)
#define REG_PAD_TOP1_74_L       (REG_PAD_TOP1_BASE + 0xE8)
#define REG_PAD_TOP1_74_H       (REG_PAD_TOP1_BASE + 0xE9)
#define REG_PAD_TOP1_75_L       (REG_PAD_TOP1_BASE + 0xEA)
#define REG_PAD_TOP1_75_H       (REG_PAD_TOP1_BASE + 0xEB)
#define REG_PAD_TOP1_76_L       (REG_PAD_TOP1_BASE + 0xEC)
#define REG_PAD_TOP1_76_H       (REG_PAD_TOP1_BASE + 0xED)
#define REG_PAD_TOP1_77_L       (REG_PAD_TOP1_BASE + 0xEE)
#define REG_PAD_TOP1_77_H       (REG_PAD_TOP1_BASE + 0xEF)
#define REG_PAD_TOP1_78_L       (REG_PAD_TOP1_BASE + 0xF0)
#define REG_PAD_TOP1_78_H       (REG_PAD_TOP1_BASE + 0xF1)
#define REG_PAD_TOP1_79_L       (REG_PAD_TOP1_BASE + 0xF2)
#define REG_PAD_TOP1_79_H       (REG_PAD_TOP1_BASE + 0xF3)
#define REG_PAD_TOP1_7A_L       (REG_PAD_TOP1_BASE + 0xF4)
#define REG_PAD_TOP1_7A_H       (REG_PAD_TOP1_BASE + 0xF5)
#define REG_PAD_TOP1_7B_L       (REG_PAD_TOP1_BASE + 0xF6)
#define REG_PAD_TOP1_7B_H       (REG_PAD_TOP1_BASE + 0xF7)
#define REG_PAD_TOP1_7C_L       (REG_PAD_TOP1_BASE + 0xF8)
#define REG_PAD_TOP1_7C_H       (REG_PAD_TOP1_BASE + 0xF9)
#define REG_PAD_TOP1_7D_L       (REG_PAD_TOP1_BASE + 0xFA)
#define REG_PAD_TOP1_7D_H       (REG_PAD_TOP1_BASE + 0xFB)
#define REG_PAD_TOP1_7E_L       (REG_PAD_TOP1_BASE + 0xFC)
#define REG_PAD_TOP1_7E_H       (REG_PAD_TOP1_BASE + 0xFD)
#define REG_PAD_TOP1_7F_L       (REG_PAD_TOP1_BASE + 0xFE)
#define REG_PAD_TOP1_7F_H       (REG_PAD_TOP1_BASE + 0xFF)

#define REG_SC_BK0F_00_L        (REG_SC_S_VOP_BASE + 0x00)
#define REG_SC_BK0F_00_H        (REG_SC_S_VOP_BASE + 0x01)
#define REG_SC_BK0F_01_L        (REG_SC_S_VOP_BASE + 0x02)
#define REG_SC_BK0F_01_H        (REG_SC_S_VOP_BASE + 0x03)
#define REG_SC_BK0F_02_L        (REG_SC_S_VOP_BASE + 0x04)
#define REG_SC_BK0F_02_H        (REG_SC_S_VOP_BASE + 0x05)
#define REG_SC_BK0F_03_L        (REG_SC_S_VOP_BASE + 0x06)
#define REG_SC_BK0F_03_H        (REG_SC_S_VOP_BASE + 0x07)
#define REG_SC_BK0F_04_L        (REG_SC_S_VOP_BASE + 0x08)
#define REG_SC_BK0F_04_H        (REG_SC_S_VOP_BASE + 0x09)
#define REG_SC_BK0F_05_L        (REG_SC_S_VOP_BASE + 0x0A)
#define REG_SC_BK0F_05_H        (REG_SC_S_VOP_BASE + 0x0B)
#define REG_SC_BK0F_06_L        (REG_SC_S_VOP_BASE + 0x0C)
#define REG_SC_BK0F_06_H        (REG_SC_S_VOP_BASE + 0x0D)
#define REG_SC_BK0F_07_L        (REG_SC_S_VOP_BASE + 0x0E)
#define REG_SC_BK0F_07_H        (REG_SC_S_VOP_BASE + 0x0F)
#define REG_SC_BK0F_08_L        (REG_SC_S_VOP_BASE + 0x10)
#define REG_SC_BK0F_08_H        (REG_SC_S_VOP_BASE + 0x11)
#define REG_SC_BK0F_09_L        (REG_SC_S_VOP_BASE + 0x12)
#define REG_SC_BK0F_09_H        (REG_SC_S_VOP_BASE + 0x13)
#define REG_SC_BK0F_0A_L        (REG_SC_S_VOP_BASE + 0x14)
#define REG_SC_BK0F_0A_H        (REG_SC_S_VOP_BASE + 0x15)
#define REG_SC_BK0F_0B_L        (REG_SC_S_VOP_BASE + 0x16)
#define REG_SC_BK0F_0B_H        (REG_SC_S_VOP_BASE + 0x17)
#define REG_SC_BK0F_0C_L        (REG_SC_S_VOP_BASE + 0x18)
#define REG_SC_BK0F_0C_H        (REG_SC_S_VOP_BASE + 0x19)
#define REG_SC_BK0F_0D_L        (REG_SC_S_VOP_BASE + 0x1A)
#define REG_SC_BK0F_0D_H        (REG_SC_S_VOP_BASE + 0x1B)
#define REG_SC_BK0F_0E_L        (REG_SC_S_VOP_BASE + 0x1C)
#define REG_SC_BK0F_0E_H        (REG_SC_S_VOP_BASE + 0x1D)
#define REG_SC_BK0F_0F_L        (REG_SC_S_VOP_BASE + 0x1E)
#define REG_SC_BK0F_0F_H        (REG_SC_S_VOP_BASE + 0x1F)
#define REG_SC_BK0F_10_L        (REG_SC_S_VOP_BASE + 0x20)
#define REG_SC_BK0F_10_H        (REG_SC_S_VOP_BASE + 0x21)
#define REG_SC_BK0F_11_L        (REG_SC_S_VOP_BASE + 0x22)
#define REG_SC_BK0F_11_H        (REG_SC_S_VOP_BASE + 0x23)
#define REG_SC_BK0F_12_L        (REG_SC_S_VOP_BASE + 0x24)
#define REG_SC_BK0F_12_H        (REG_SC_S_VOP_BASE + 0x25)
#define REG_SC_BK0F_13_L        (REG_SC_S_VOP_BASE + 0x26)
#define REG_SC_BK0F_13_H        (REG_SC_S_VOP_BASE + 0x27)
#define REG_SC_BK0F_14_L        (REG_SC_S_VOP_BASE + 0x28)
#define REG_SC_BK0F_14_H        (REG_SC_S_VOP_BASE + 0x29)
#define REG_SC_BK0F_15_L        (REG_SC_S_VOP_BASE + 0x2A)
#define REG_SC_BK0F_15_H        (REG_SC_S_VOP_BASE + 0x2B)
#define REG_SC_BK0F_16_L        (REG_SC_S_VOP_BASE + 0x2C)
#define REG_SC_BK0F_16_H        (REG_SC_S_VOP_BASE + 0x2D)
#define REG_SC_BK0F_17_L        (REG_SC_S_VOP_BASE + 0x2E)
#define REG_SC_BK0F_17_H        (REG_SC_S_VOP_BASE + 0x2F)
#define REG_SC_BK0F_18_L        (REG_SC_S_VOP_BASE + 0x30)
#define REG_SC_BK0F_18_H        (REG_SC_S_VOP_BASE + 0x31)
#define REG_SC_BK0F_19_L        (REG_SC_S_VOP_BASE + 0x32)
#define REG_SC_BK0F_19_H        (REG_SC_S_VOP_BASE + 0x33)
#define REG_SC_BK0F_1A_L        (REG_SC_S_VOP_BASE + 0x34)
#define REG_SC_BK0F_1A_H        (REG_SC_S_VOP_BASE + 0x35)
#define REG_SC_BK0F_1B_L        (REG_SC_S_VOP_BASE + 0x36)
#define REG_SC_BK0F_1B_H        (REG_SC_S_VOP_BASE + 0x37)
#define REG_SC_BK0F_1C_L        (REG_SC_S_VOP_BASE + 0x38)
#define REG_SC_BK0F_1C_H        (REG_SC_S_VOP_BASE + 0x39)
#define REG_SC_BK0F_1D_L        (REG_SC_S_VOP_BASE + 0x3A)
#define REG_SC_BK0F_1D_H        (REG_SC_S_VOP_BASE + 0x3B)
#define REG_SC_BK0F_1E_L        (REG_SC_S_VOP_BASE + 0x3C)
#define REG_SC_BK0F_1E_H        (REG_SC_S_VOP_BASE + 0x3D)
#define REG_SC_BK0F_1F_L        (REG_SC_S_VOP_BASE + 0x3E)
#define REG_SC_BK0F_1F_H        (REG_SC_S_VOP_BASE + 0x3F)
#define REG_SC_BK0F_20_L        (REG_SC_S_VOP_BASE + 0x40)
#define REG_SC_BK0F_20_H        (REG_SC_S_VOP_BASE + 0x41)
#define REG_SC_BK0F_21_L        (REG_SC_S_VOP_BASE + 0x42)
#define REG_SC_BK0F_21_H        (REG_SC_S_VOP_BASE + 0x43)
#define REG_SC_BK0F_22_L        (REG_SC_S_VOP_BASE + 0x44)
#define REG_SC_BK0F_22_H        (REG_SC_S_VOP_BASE + 0x45)
#define REG_SC_BK0F_23_L        (REG_SC_S_VOP_BASE + 0x46)
#define REG_SC_BK0F_23_H        (REG_SC_S_VOP_BASE + 0x47)
#define REG_SC_BK0F_24_L        (REG_SC_S_VOP_BASE + 0x48)
#define REG_SC_BK0F_24_H        (REG_SC_S_VOP_BASE + 0x49)
#define REG_SC_BK0F_25_L        (REG_SC_S_VOP_BASE + 0x4A)
#define REG_SC_BK0F_25_H        (REG_SC_S_VOP_BASE + 0x4B)
#define REG_SC_BK0F_26_L        (REG_SC_S_VOP_BASE + 0x4C)
#define REG_SC_BK0F_26_H        (REG_SC_S_VOP_BASE + 0x4D)
#define REG_SC_BK0F_27_L        (REG_SC_S_VOP_BASE + 0x4E)
#define REG_SC_BK0F_27_H        (REG_SC_S_VOP_BASE + 0x4F)
#define REG_SC_BK0F_28_L        (REG_SC_S_VOP_BASE + 0x50)
#define REG_SC_BK0F_28_H        (REG_SC_S_VOP_BASE + 0x51)
#define REG_SC_BK0F_29_L        (REG_SC_S_VOP_BASE + 0x52)
#define REG_SC_BK0F_29_H        (REG_SC_S_VOP_BASE + 0x53)
#define REG_SC_BK0F_2A_L        (REG_SC_S_VOP_BASE + 0x54)
#define REG_SC_BK0F_2A_H        (REG_SC_S_VOP_BASE + 0x55)
#define REG_SC_BK0F_2B_L        (REG_SC_S_VOP_BASE + 0x56)
#define REG_SC_BK0F_2B_H        (REG_SC_S_VOP_BASE + 0x57)
#define REG_SC_BK0F_2C_L        (REG_SC_S_VOP_BASE + 0x58)
#define REG_SC_BK0F_2C_H        (REG_SC_S_VOP_BASE + 0x59)
#define REG_SC_BK0F_2D_L        (REG_SC_S_VOP_BASE + 0x5A)
#define REG_SC_BK0F_2D_H        (REG_SC_S_VOP_BASE + 0x5B)
#define REG_SC_BK0F_2E_L        (REG_SC_S_VOP_BASE + 0x5C)
#define REG_SC_BK0F_2E_H        (REG_SC_S_VOP_BASE + 0x5D)
#define REG_SC_BK0F_2F_L        (REG_SC_S_VOP_BASE + 0x5E)
#define REG_SC_BK0F_2F_H        (REG_SC_S_VOP_BASE + 0x5F)
#define REG_SC_BK0F_30_L        (REG_SC_S_VOP_BASE + 0x60)
#define REG_SC_BK0F_30_H        (REG_SC_S_VOP_BASE + 0x61)
#define REG_SC_BK0F_31_L        (REG_SC_S_VOP_BASE + 0x62)
#define REG_SC_BK0F_31_H        (REG_SC_S_VOP_BASE + 0x63)
#define REG_SC_BK0F_32_L        (REG_SC_S_VOP_BASE + 0x64)
#define REG_SC_BK0F_32_H        (REG_SC_S_VOP_BASE + 0x65)
#define REG_SC_BK0F_33_L        (REG_SC_S_VOP_BASE + 0x66)
#define REG_SC_BK0F_33_H        (REG_SC_S_VOP_BASE + 0x67)
#define REG_SC_BK0F_34_L        (REG_SC_S_VOP_BASE + 0x68)
#define REG_SC_BK0F_34_H        (REG_SC_S_VOP_BASE + 0x69)
#define REG_SC_BK0F_35_L        (REG_SC_S_VOP_BASE + 0x6A)
#define REG_SC_BK0F_35_H        (REG_SC_S_VOP_BASE + 0x6B)
#define REG_SC_BK0F_36_L        (REG_SC_S_VOP_BASE + 0x6C)
#define REG_SC_BK0F_36_H        (REG_SC_S_VOP_BASE + 0x6D)
#define REG_SC_BK0F_37_L        (REG_SC_S_VOP_BASE + 0x6E)
#define REG_SC_BK0F_37_H        (REG_SC_S_VOP_BASE + 0x6F)
#define REG_SC_BK0F_38_L        (REG_SC_S_VOP_BASE + 0x70)
#define REG_SC_BK0F_38_H        (REG_SC_S_VOP_BASE + 0x71)
#define REG_SC_BK0F_39_L        (REG_SC_S_VOP_BASE + 0x72)
#define REG_SC_BK0F_39_H        (REG_SC_S_VOP_BASE + 0x73)
#define REG_SC_BK0F_3A_L        (REG_SC_S_VOP_BASE + 0x74)
#define REG_SC_BK0F_3A_H        (REG_SC_S_VOP_BASE + 0x75)
#define REG_SC_BK0F_3B_L        (REG_SC_S_VOP_BASE + 0x76)
#define REG_SC_BK0F_3B_H        (REG_SC_S_VOP_BASE + 0x77)
#define REG_SC_BK0F_3C_L        (REG_SC_S_VOP_BASE + 0x78)
#define REG_SC_BK0F_3C_H        (REG_SC_S_VOP_BASE + 0x79)
#define REG_SC_BK0F_3D_L        (REG_SC_S_VOP_BASE + 0x7A)
#define REG_SC_BK0F_3D_H        (REG_SC_S_VOP_BASE + 0x7B)
#define REG_SC_BK0F_3E_L        (REG_SC_S_VOP_BASE + 0x7C)
#define REG_SC_BK0F_3E_H        (REG_SC_S_VOP_BASE + 0x7D)
#define REG_SC_BK0F_3F_L        (REG_SC_S_VOP_BASE + 0x7E)
#define REG_SC_BK0F_3F_H        (REG_SC_S_VOP_BASE + 0x7F)
#define REG_SC_BK0F_40_L        (REG_SC_S_VOP_BASE + 0x80)
#define REG_SC_BK0F_40_H        (REG_SC_S_VOP_BASE + 0x81)
#define REG_SC_BK0F_41_L        (REG_SC_S_VOP_BASE + 0x82)
#define REG_SC_BK0F_41_H        (REG_SC_S_VOP_BASE + 0x83)
#define REG_SC_BK0F_42_L        (REG_SC_S_VOP_BASE + 0x84)
#define REG_SC_BK0F_42_H        (REG_SC_S_VOP_BASE + 0x85)
#define REG_SC_BK0F_43_L        (REG_SC_S_VOP_BASE + 0x86)
#define REG_SC_BK0F_43_H        (REG_SC_S_VOP_BASE + 0x87)
#define REG_SC_BK0F_44_L        (REG_SC_S_VOP_BASE + 0x88)
#define REG_SC_BK0F_44_H        (REG_SC_S_VOP_BASE + 0x89)
#define REG_SC_BK0F_45_L        (REG_SC_S_VOP_BASE + 0x8A)
#define REG_SC_BK0F_45_H        (REG_SC_S_VOP_BASE + 0x8B)
#define REG_SC_BK0F_46_L        (REG_SC_S_VOP_BASE + 0x8C)
#define REG_SC_BK0F_46_H        (REG_SC_S_VOP_BASE + 0x8D)
#define REG_SC_BK0F_47_L        (REG_SC_S_VOP_BASE + 0x8E)
#define REG_SC_BK0F_47_H        (REG_SC_S_VOP_BASE + 0x8F)
#define REG_SC_BK0F_48_L        (REG_SC_S_VOP_BASE + 0x90)
#define REG_SC_BK0F_48_H        (REG_SC_S_VOP_BASE + 0x91)
#define REG_SC_BK0F_49_L        (REG_SC_S_VOP_BASE + 0x92)
#define REG_SC_BK0F_49_H        (REG_SC_S_VOP_BASE + 0x93)
#define REG_SC_BK0F_4A_L        (REG_SC_S_VOP_BASE + 0x94)
#define REG_SC_BK0F_4A_H        (REG_SC_S_VOP_BASE + 0x95)
#define REG_SC_BK0F_4B_L        (REG_SC_S_VOP_BASE + 0x96)
#define REG_SC_BK0F_4B_H        (REG_SC_S_VOP_BASE + 0x97)
#define REG_SC_BK0F_4C_L        (REG_SC_S_VOP_BASE + 0x98)
#define REG_SC_BK0F_4C_H        (REG_SC_S_VOP_BASE + 0x99)
#define REG_SC_BK0F_4D_L        (REG_SC_S_VOP_BASE + 0x9A)
#define REG_SC_BK0F_4D_H        (REG_SC_S_VOP_BASE + 0x9B)
#define REG_SC_BK0F_4E_L        (REG_SC_S_VOP_BASE + 0x9C)
#define REG_SC_BK0F_4E_H        (REG_SC_S_VOP_BASE + 0x9D)
#define REG_SC_BK0F_4F_L        (REG_SC_S_VOP_BASE + 0x9E)
#define REG_SC_BK0F_4F_H        (REG_SC_S_VOP_BASE + 0x9F)
#define REG_SC_BK0F_50_L        (REG_SC_S_VOP_BASE + 0xA0)
#define REG_SC_BK0F_50_H        (REG_SC_S_VOP_BASE + 0xA1)
#define REG_SC_BK0F_51_L        (REG_SC_S_VOP_BASE + 0xA2)
#define REG_SC_BK0F_51_H        (REG_SC_S_VOP_BASE + 0xA3)
#define REG_SC_BK0F_52_L        (REG_SC_S_VOP_BASE + 0xA4)
#define REG_SC_BK0F_52_H        (REG_SC_S_VOP_BASE + 0xA5)
#define REG_SC_BK0F_53_L        (REG_SC_S_VOP_BASE + 0xA6)
#define REG_SC_BK0F_53_H        (REG_SC_S_VOP_BASE + 0xA7)
#define REG_SC_BK0F_54_L        (REG_SC_S_VOP_BASE + 0xA8)
#define REG_SC_BK0F_54_H        (REG_SC_S_VOP_BASE + 0xA9)
#define REG_SC_BK0F_55_L        (REG_SC_S_VOP_BASE + 0xAA)
#define REG_SC_BK0F_55_H        (REG_SC_S_VOP_BASE + 0xAB)
#define REG_SC_BK0F_56_L        (REG_SC_S_VOP_BASE + 0xAC)
#define REG_SC_BK0F_56_H        (REG_SC_S_VOP_BASE + 0xAD)
#define REG_SC_BK0F_57_L        (REG_SC_S_VOP_BASE + 0xAE)
#define REG_SC_BK0F_57_H        (REG_SC_S_VOP_BASE + 0xAF)
#define REG_SC_BK0F_58_L        (REG_SC_S_VOP_BASE + 0xB0)
#define REG_SC_BK0F_58_H        (REG_SC_S_VOP_BASE + 0xB1)
#define REG_SC_BK0F_59_L        (REG_SC_S_VOP_BASE + 0xB2)
#define REG_SC_BK0F_59_H        (REG_SC_S_VOP_BASE + 0xB3)
#define REG_SC_BK0F_5A_L        (REG_SC_S_VOP_BASE + 0xB4)
#define REG_SC_BK0F_5A_H        (REG_SC_S_VOP_BASE + 0xB5)
#define REG_SC_BK0F_5B_L        (REG_SC_S_VOP_BASE + 0xB6)
#define REG_SC_BK0F_5B_H        (REG_SC_S_VOP_BASE + 0xB7)
#define REG_SC_BK0F_5C_L        (REG_SC_S_VOP_BASE + 0xB8)
#define REG_SC_BK0F_5C_H        (REG_SC_S_VOP_BASE + 0xB9)
#define REG_SC_BK0F_5D_L        (REG_SC_S_VOP_BASE + 0xBA)
#define REG_SC_BK0F_5D_H        (REG_SC_S_VOP_BASE + 0xBB)
#define REG_SC_BK0F_5E_L        (REG_SC_S_VOP_BASE + 0xBC)
#define REG_SC_BK0F_5E_H        (REG_SC_S_VOP_BASE + 0xBD)
#define REG_SC_BK0F_5F_L        (REG_SC_S_VOP_BASE + 0xBE)
#define REG_SC_BK0F_5F_H        (REG_SC_S_VOP_BASE + 0xBF)
#define REG_SC_BK0F_60_L        (REG_SC_S_VOP_BASE + 0xC0)
#define REG_SC_BK0F_60_H        (REG_SC_S_VOP_BASE + 0xC1)
#define REG_SC_BK0F_61_L        (REG_SC_S_VOP_BASE + 0xC2)
#define REG_SC_BK0F_61_H        (REG_SC_S_VOP_BASE + 0xC3)
#define REG_SC_BK0F_62_L        (REG_SC_S_VOP_BASE + 0xC4)
#define REG_SC_BK0F_62_H        (REG_SC_S_VOP_BASE + 0xC5)
#define REG_SC_BK0F_63_L        (REG_SC_S_VOP_BASE + 0xC6)
#define REG_SC_BK0F_63_H        (REG_SC_S_VOP_BASE + 0xC7)
#define REG_SC_BK0F_64_L        (REG_SC_S_VOP_BASE + 0xC8)
#define REG_SC_BK0F_64_H        (REG_SC_S_VOP_BASE + 0xC9)
#define REG_SC_BK0F_65_L        (REG_SC_S_VOP_BASE + 0xCA)
#define REG_SC_BK0F_65_H        (REG_SC_S_VOP_BASE + 0xCB)
#define REG_SC_BK0F_66_L        (REG_SC_S_VOP_BASE + 0xCC)
#define REG_SC_BK0F_66_H        (REG_SC_S_VOP_BASE + 0xCD)
#define REG_SC_BK0F_67_L        (REG_SC_S_VOP_BASE + 0xCE)
#define REG_SC_BK0F_67_H        (REG_SC_S_VOP_BASE + 0xCF)
#define REG_SC_BK0F_68_L        (REG_SC_S_VOP_BASE + 0xD0)
#define REG_SC_BK0F_68_H        (REG_SC_S_VOP_BASE + 0xD1)
#define REG_SC_BK0F_69_L        (REG_SC_S_VOP_BASE + 0xD2)
#define REG_SC_BK0F_69_H        (REG_SC_S_VOP_BASE + 0xD3)
#define REG_SC_BK0F_6A_L        (REG_SC_S_VOP_BASE + 0xD4)
#define REG_SC_BK0F_6A_H        (REG_SC_S_VOP_BASE + 0xD5)
#define REG_SC_BK0F_6B_L        (REG_SC_S_VOP_BASE + 0xD6)
#define REG_SC_BK0F_6B_H        (REG_SC_S_VOP_BASE + 0xD7)
#define REG_SC_BK0F_6C_L        (REG_SC_S_VOP_BASE + 0xD8)
#define REG_SC_BK0F_6C_H        (REG_SC_S_VOP_BASE + 0xD9)
#define REG_SC_BK0F_6D_L        (REG_SC_S_VOP_BASE + 0xDA)
#define REG_SC_BK0F_6D_H        (REG_SC_S_VOP_BASE + 0xDB)
#define REG_SC_BK0F_6E_L        (REG_SC_S_VOP_BASE + 0xDC)
#define REG_SC_BK0F_6E_H        (REG_SC_S_VOP_BASE + 0xDD)
#define REG_SC_BK0F_6F_L        (REG_SC_S_VOP_BASE + 0xDE)
#define REG_SC_BK0F_6F_H        (REG_SC_S_VOP_BASE + 0xDF)
#define REG_SC_BK0F_70_L        (REG_SC_S_VOP_BASE + 0xE0)
#define REG_SC_BK0F_70_H        (REG_SC_S_VOP_BASE + 0xE1)
#define REG_SC_BK0F_71_L        (REG_SC_S_VOP_BASE + 0xE2)
#define REG_SC_BK0F_71_H        (REG_SC_S_VOP_BASE + 0xE3)
#define REG_SC_BK0F_72_L        (REG_SC_S_VOP_BASE + 0xE4)
#define REG_SC_BK0F_72_H        (REG_SC_S_VOP_BASE + 0xE5)
#define REG_SC_BK0F_73_L        (REG_SC_S_VOP_BASE + 0xE6)
#define REG_SC_BK0F_73_H        (REG_SC_S_VOP_BASE + 0xE7)
#define REG_SC_BK0F_74_L        (REG_SC_S_VOP_BASE + 0xE8)
#define REG_SC_BK0F_74_H        (REG_SC_S_VOP_BASE + 0xE9)
#define REG_SC_BK0F_75_L        (REG_SC_S_VOP_BASE + 0xEA)
#define REG_SC_BK0F_75_H        (REG_SC_S_VOP_BASE + 0xEB)
#define REG_SC_BK0F_76_L        (REG_SC_S_VOP_BASE + 0xEC)
#define REG_SC_BK0F_76_H        (REG_SC_S_VOP_BASE + 0xED)
#define REG_SC_BK0F_77_L        (REG_SC_S_VOP_BASE + 0xEE)
#define REG_SC_BK0F_77_H        (REG_SC_S_VOP_BASE + 0xEF)
#define REG_SC_BK0F_78_L        (REG_SC_S_VOP_BASE + 0xF0)
#define REG_SC_BK0F_78_H        (REG_SC_S_VOP_BASE + 0xF1)
#define REG_SC_BK0F_79_L        (REG_SC_S_VOP_BASE + 0xF2)
#define REG_SC_BK0F_79_H        (REG_SC_S_VOP_BASE + 0xF3)
#define REG_SC_BK0F_7A_L        (REG_SC_S_VOP_BASE + 0xF4)
#define REG_SC_BK0F_7A_H        (REG_SC_S_VOP_BASE + 0xF5)
#define REG_SC_BK0F_7B_L        (REG_SC_S_VOP_BASE + 0xF6)
#define REG_SC_BK0F_7B_H        (REG_SC_S_VOP_BASE + 0xF7)
#define REG_SC_BK0F_7C_L        (REG_SC_S_VOP_BASE + 0xF8)
#define REG_SC_BK0F_7C_H        (REG_SC_S_VOP_BASE + 0xF9)
#define REG_SC_BK0F_7D_L        (REG_SC_S_VOP_BASE + 0xFA)
#define REG_SC_BK0F_7D_H        (REG_SC_S_VOP_BASE + 0xFB)
#define REG_SC_BK0F_7E_L        (REG_SC_S_VOP_BASE + 0xFC)
#define REG_SC_BK0F_7E_H        (REG_SC_S_VOP_BASE + 0xFD)
#define REG_SC_BK0F_7F_L        (REG_SC_S_VOP_BASE + 0xFE)
#define REG_SC_BK0F_7F_H        (REG_SC_S_VOP_BASE + 0xFF)

#define REG_SC_BK33_00_L        (REG_SC2MIPI_BASE + 0x00)
#define REG_SC_BK33_00_H        (REG_SC2MIPI_BASE + 0x01)
#define REG_SC_BK33_01_L        (REG_SC2MIPI_BASE + 0x02)
#define REG_SC_BK33_01_H        (REG_SC2MIPI_BASE + 0x03)
#define REG_SC_BK33_02_L        (REG_SC2MIPI_BASE + 0x04)
#define REG_SC_BK33_02_H        (REG_SC2MIPI_BASE + 0x05)
#define REG_SC_BK33_03_L        (REG_SC2MIPI_BASE + 0x06)
#define REG_SC_BK33_03_H        (REG_SC2MIPI_BASE + 0x07)
#define REG_SC_BK33_04_L        (REG_SC2MIPI_BASE + 0x08)
#define REG_SC_BK33_04_H        (REG_SC2MIPI_BASE + 0x09)
#define REG_SC_BK33_05_L        (REG_SC2MIPI_BASE + 0x0A)
#define REG_SC_BK33_05_H        (REG_SC2MIPI_BASE + 0x0B)
#define REG_SC_BK33_06_L        (REG_SC2MIPI_BASE + 0x0C)
#define REG_SC_BK33_06_H        (REG_SC2MIPI_BASE + 0x0D)
#define REG_SC_BK33_07_L        (REG_SC2MIPI_BASE + 0x0E)
#define REG_SC_BK33_07_H        (REG_SC2MIPI_BASE + 0x0F)
#define REG_SC_BK33_08_L        (REG_SC2MIPI_BASE + 0x10)
#define REG_SC_BK33_08_H        (REG_SC2MIPI_BASE + 0x11)
#define REG_SC_BK33_09_L        (REG_SC2MIPI_BASE + 0x12)
#define REG_SC_BK33_09_H        (REG_SC2MIPI_BASE + 0x13)
#define REG_SC_BK33_0A_L        (REG_SC2MIPI_BASE + 0x14)
#define REG_SC_BK33_0A_H        (REG_SC2MIPI_BASE + 0x15)
#define REG_SC_BK33_0B_L        (REG_SC2MIPI_BASE + 0x16)
#define REG_SC_BK33_0B_H        (REG_SC2MIPI_BASE + 0x17)
#define REG_SC_BK33_0C_L        (REG_SC2MIPI_BASE + 0x18)
#define REG_SC_BK33_0C_H        (REG_SC2MIPI_BASE + 0x19)
#define REG_SC_BK33_0D_L        (REG_SC2MIPI_BASE + 0x1A)
#define REG_SC_BK33_0D_H        (REG_SC2MIPI_BASE + 0x1B)
#define REG_SC_BK33_0E_L        (REG_SC2MIPI_BASE + 0x1C)
#define REG_SC_BK33_0E_H        (REG_SC2MIPI_BASE + 0x1D)
#define REG_SC_BK33_0F_L        (REG_SC2MIPI_BASE + 0x1E)
#define REG_SC_BK33_0F_H        (REG_SC2MIPI_BASE + 0x1F)
#define REG_SC_BK33_10_L        (REG_SC2MIPI_BASE + 0x20)
#define REG_SC_BK33_10_H        (REG_SC2MIPI_BASE + 0x21)
#define REG_SC_BK33_11_L        (REG_SC2MIPI_BASE + 0x22)
#define REG_SC_BK33_11_H        (REG_SC2MIPI_BASE + 0x23)
#define REG_SC_BK33_12_L        (REG_SC2MIPI_BASE + 0x24)
#define REG_SC_BK33_12_H        (REG_SC2MIPI_BASE + 0x25)
#define REG_SC_BK33_13_L        (REG_SC2MIPI_BASE + 0x26)
#define REG_SC_BK33_13_H        (REG_SC2MIPI_BASE + 0x27)
#define REG_SC_BK33_14_L        (REG_SC2MIPI_BASE + 0x28)
#define REG_SC_BK33_14_H        (REG_SC2MIPI_BASE + 0x29)
#define REG_SC_BK33_15_L        (REG_SC2MIPI_BASE + 0x2A)
#define REG_SC_BK33_15_H        (REG_SC2MIPI_BASE + 0x2B)
#define REG_SC_BK33_16_L        (REG_SC2MIPI_BASE + 0x2C)
#define REG_SC_BK33_16_H        (REG_SC2MIPI_BASE + 0x2D)
#define REG_SC_BK33_17_L        (REG_SC2MIPI_BASE + 0x2E)
#define REG_SC_BK33_17_H        (REG_SC2MIPI_BASE + 0x2F)
#define REG_SC_BK33_18_L        (REG_SC2MIPI_BASE + 0x30)
#define REG_SC_BK33_18_H        (REG_SC2MIPI_BASE + 0x31)
#define REG_SC_BK33_19_L        (REG_SC2MIPI_BASE + 0x32)
#define REG_SC_BK33_19_H        (REG_SC2MIPI_BASE + 0x33)
#define REG_SC_BK33_1A_L        (REG_SC2MIPI_BASE + 0x34)
#define REG_SC_BK33_1A_H        (REG_SC2MIPI_BASE + 0x35)
#define REG_SC_BK33_1B_L        (REG_SC2MIPI_BASE + 0x36)
#define REG_SC_BK33_1B_H        (REG_SC2MIPI_BASE + 0x37)
#define REG_SC_BK33_1C_L        (REG_SC2MIPI_BASE + 0x38)
#define REG_SC_BK33_1C_H        (REG_SC2MIPI_BASE + 0x39)
#define REG_SC_BK33_1D_L        (REG_SC2MIPI_BASE + 0x3A)
#define REG_SC_BK33_1D_H        (REG_SC2MIPI_BASE + 0x3B)
#define REG_SC_BK33_1E_L        (REG_SC2MIPI_BASE + 0x3C)
#define REG_SC_BK33_1E_H        (REG_SC2MIPI_BASE + 0x3D)
#define REG_SC_BK33_1F_L        (REG_SC2MIPI_BASE + 0x3E)
#define REG_SC_BK33_1F_H        (REG_SC2MIPI_BASE + 0x3F)
#define REG_SC_BK33_20_L        (REG_SC2MIPI_BASE + 0x40)
#define REG_SC_BK33_20_H        (REG_SC2MIPI_BASE + 0x41)
#define REG_SC_BK33_21_L        (REG_SC2MIPI_BASE + 0x42)
#define REG_SC_BK33_21_H        (REG_SC2MIPI_BASE + 0x43)
#define REG_SC_BK33_22_L        (REG_SC2MIPI_BASE + 0x44)
#define REG_SC_BK33_22_H        (REG_SC2MIPI_BASE + 0x45)
#define REG_SC_BK33_23_L        (REG_SC2MIPI_BASE + 0x46)
#define REG_SC_BK33_23_H        (REG_SC2MIPI_BASE + 0x47)
#define REG_SC_BK33_24_L        (REG_SC2MIPI_BASE + 0x48)
#define REG_SC_BK33_24_H        (REG_SC2MIPI_BASE + 0x49)
#define REG_SC_BK33_25_L        (REG_SC2MIPI_BASE + 0x4A)
#define REG_SC_BK33_25_H        (REG_SC2MIPI_BASE + 0x4B)
#define REG_SC_BK33_26_L        (REG_SC2MIPI_BASE + 0x4C)
#define REG_SC_BK33_26_H        (REG_SC2MIPI_BASE + 0x4D)
#define REG_SC_BK33_27_L        (REG_SC2MIPI_BASE + 0x4E)
#define REG_SC_BK33_27_H        (REG_SC2MIPI_BASE + 0x4F)
#define REG_SC_BK33_28_L        (REG_SC2MIPI_BASE + 0x50)
#define REG_SC_BK33_28_H        (REG_SC2MIPI_BASE + 0x51)
#define REG_SC_BK33_29_L        (REG_SC2MIPI_BASE + 0x52)
#define REG_SC_BK33_29_H        (REG_SC2MIPI_BASE + 0x53)
#define REG_SC_BK33_2A_L        (REG_SC2MIPI_BASE + 0x54)
#define REG_SC_BK33_2A_H        (REG_SC2MIPI_BASE + 0x55)
#define REG_SC_BK33_2B_L        (REG_SC2MIPI_BASE + 0x56)
#define REG_SC_BK33_2B_H        (REG_SC2MIPI_BASE + 0x57)
#define REG_SC_BK33_2C_L        (REG_SC2MIPI_BASE + 0x58)
#define REG_SC_BK33_2C_H        (REG_SC2MIPI_BASE + 0x59)
#define REG_SC_BK33_2D_L        (REG_SC2MIPI_BASE + 0x5A)
#define REG_SC_BK33_2D_H        (REG_SC2MIPI_BASE + 0x5B)
#define REG_SC_BK33_2E_L        (REG_SC2MIPI_BASE + 0x5C)
#define REG_SC_BK33_2E_H        (REG_SC2MIPI_BASE + 0x5D)
#define REG_SC_BK33_2F_L        (REG_SC2MIPI_BASE + 0x5E)
#define REG_SC_BK33_2F_H        (REG_SC2MIPI_BASE + 0x5F)
#define REG_SC_BK33_30_L        (REG_SC2MIPI_BASE + 0x60)
#define REG_SC_BK33_30_H        (REG_SC2MIPI_BASE + 0x61)
#define REG_SC_BK33_31_L        (REG_SC2MIPI_BASE + 0x62)
#define REG_SC_BK33_31_H        (REG_SC2MIPI_BASE + 0x63)
#define REG_SC_BK33_32_L        (REG_SC2MIPI_BASE + 0x64)
#define REG_SC_BK33_32_H        (REG_SC2MIPI_BASE + 0x65)
#define REG_SC_BK33_33_L        (REG_SC2MIPI_BASE + 0x66)
#define REG_SC_BK33_33_H        (REG_SC2MIPI_BASE + 0x67)
#define REG_SC_BK33_34_L        (REG_SC2MIPI_BASE + 0x68)
#define REG_SC_BK33_34_H        (REG_SC2MIPI_BASE + 0x69)
#define REG_SC_BK33_35_L        (REG_SC2MIPI_BASE + 0x6A)
#define REG_SC_BK33_35_H        (REG_SC2MIPI_BASE + 0x6B)
#define REG_SC_BK33_36_L        (REG_SC2MIPI_BASE + 0x6C)
#define REG_SC_BK33_36_H        (REG_SC2MIPI_BASE + 0x6D)
#define REG_SC_BK33_37_L        (REG_SC2MIPI_BASE + 0x6E)
#define REG_SC_BK33_37_H        (REG_SC2MIPI_BASE + 0x6F)
#define REG_SC_BK33_38_L        (REG_SC2MIPI_BASE + 0x70)
#define REG_SC_BK33_38_H        (REG_SC2MIPI_BASE + 0x71)
#define REG_SC_BK33_39_L        (REG_SC2MIPI_BASE + 0x72)
#define REG_SC_BK33_39_H        (REG_SC2MIPI_BASE + 0x73)
#define REG_SC_BK33_3A_L        (REG_SC2MIPI_BASE + 0x74)
#define REG_SC_BK33_3A_H        (REG_SC2MIPI_BASE + 0x75)
#define REG_SC_BK33_3B_L        (REG_SC2MIPI_BASE + 0x76)
#define REG_SC_BK33_3B_H        (REG_SC2MIPI_BASE + 0x77)
#define REG_SC_BK33_3C_L        (REG_SC2MIPI_BASE + 0x78)
#define REG_SC_BK33_3C_H        (REG_SC2MIPI_BASE + 0x79)
#define REG_SC_BK33_3D_L        (REG_SC2MIPI_BASE + 0x7A)
#define REG_SC_BK33_3D_H        (REG_SC2MIPI_BASE + 0x7B)
#define REG_SC_BK33_3E_L        (REG_SC2MIPI_BASE + 0x7C)
#define REG_SC_BK33_3E_H        (REG_SC2MIPI_BASE + 0x7D)
#define REG_SC_BK33_3F_L        (REG_SC2MIPI_BASE + 0x7E)
#define REG_SC_BK33_3F_H        (REG_SC2MIPI_BASE + 0x7F)
#define REG_SC_BK33_40_L        (REG_SC2MIPI_BASE + 0x80)
#define REG_SC_BK33_40_H        (REG_SC2MIPI_BASE + 0x81)
#define REG_SC_BK33_41_L        (REG_SC2MIPI_BASE + 0x82)
#define REG_SC_BK33_41_H        (REG_SC2MIPI_BASE + 0x83)
#define REG_SC_BK33_42_L        (REG_SC2MIPI_BASE + 0x84)
#define REG_SC_BK33_42_H        (REG_SC2MIPI_BASE + 0x85)
#define REG_SC_BK33_43_L        (REG_SC2MIPI_BASE + 0x86)
#define REG_SC_BK33_43_H        (REG_SC2MIPI_BASE + 0x87)
#define REG_SC_BK33_44_L        (REG_SC2MIPI_BASE + 0x88)
#define REG_SC_BK33_44_H        (REG_SC2MIPI_BASE + 0x89)
#define REG_SC_BK33_45_L        (REG_SC2MIPI_BASE + 0x8A)
#define REG_SC_BK33_45_H        (REG_SC2MIPI_BASE + 0x8B)
#define REG_SC_BK33_46_L        (REG_SC2MIPI_BASE + 0x8C)
#define REG_SC_BK33_46_H        (REG_SC2MIPI_BASE + 0x8D)
#define REG_SC_BK33_47_L        (REG_SC2MIPI_BASE + 0x8E)
#define REG_SC_BK33_47_H        (REG_SC2MIPI_BASE + 0x8F)
#define REG_SC_BK33_48_L        (REG_SC2MIPI_BASE + 0x90)
#define REG_SC_BK33_48_H        (REG_SC2MIPI_BASE + 0x91)
#define REG_SC_BK33_49_L        (REG_SC2MIPI_BASE + 0x92)
#define REG_SC_BK33_49_H        (REG_SC2MIPI_BASE + 0x93)
#define REG_SC_BK33_4A_L        (REG_SC2MIPI_BASE + 0x94)
#define REG_SC_BK33_4A_H        (REG_SC2MIPI_BASE + 0x95)
#define REG_SC_BK33_4B_L        (REG_SC2MIPI_BASE + 0x96)
#define REG_SC_BK33_4B_H        (REG_SC2MIPI_BASE + 0x97)
#define REG_SC_BK33_4C_L        (REG_SC2MIPI_BASE + 0x98)
#define REG_SC_BK33_4C_H        (REG_SC2MIPI_BASE + 0x99)
#define REG_SC_BK33_4D_L        (REG_SC2MIPI_BASE + 0x9A)
#define REG_SC_BK33_4D_H        (REG_SC2MIPI_BASE + 0x9B)
#define REG_SC_BK33_4E_L        (REG_SC2MIPI_BASE + 0x9C)
#define REG_SC_BK33_4E_H        (REG_SC2MIPI_BASE + 0x9D)
#define REG_SC_BK33_4F_L        (REG_SC2MIPI_BASE + 0x9E)
#define REG_SC_BK33_4F_H        (REG_SC2MIPI_BASE + 0x9F)
#define REG_SC_BK33_50_L        (REG_SC2MIPI_BASE + 0xA0)
#define REG_SC_BK33_50_H        (REG_SC2MIPI_BASE + 0xA1)
#define REG_SC_BK33_51_L        (REG_SC2MIPI_BASE + 0xA2)
#define REG_SC_BK33_51_H        (REG_SC2MIPI_BASE + 0xA3)
#define REG_SC_BK33_52_L        (REG_SC2MIPI_BASE + 0xA4)
#define REG_SC_BK33_52_H        (REG_SC2MIPI_BASE + 0xA5)
#define REG_SC_BK33_53_L        (REG_SC2MIPI_BASE + 0xA6)
#define REG_SC_BK33_53_H        (REG_SC2MIPI_BASE + 0xA7)
#define REG_SC_BK33_54_L        (REG_SC2MIPI_BASE + 0xA8)
#define REG_SC_BK33_54_H        (REG_SC2MIPI_BASE + 0xA9)
#define REG_SC_BK33_55_L        (REG_SC2MIPI_BASE + 0xAA)
#define REG_SC_BK33_55_H        (REG_SC2MIPI_BASE + 0xAB)
#define REG_SC_BK33_56_L        (REG_SC2MIPI_BASE + 0xAC)
#define REG_SC_BK33_56_H        (REG_SC2MIPI_BASE + 0xAD)
#define REG_SC_BK33_57_L        (REG_SC2MIPI_BASE + 0xAE)
#define REG_SC_BK33_57_H        (REG_SC2MIPI_BASE + 0xAF)
#define REG_SC_BK33_58_L        (REG_SC2MIPI_BASE + 0xB0)
#define REG_SC_BK33_58_H        (REG_SC2MIPI_BASE + 0xB1)
#define REG_SC_BK33_59_L        (REG_SC2MIPI_BASE + 0xB2)
#define REG_SC_BK33_59_H        (REG_SC2MIPI_BASE + 0xB3)
#define REG_SC_BK33_5A_L        (REG_SC2MIPI_BASE + 0xB4)
#define REG_SC_BK33_5A_H        (REG_SC2MIPI_BASE + 0xB5)
#define REG_SC_BK33_5B_L        (REG_SC2MIPI_BASE + 0xB6)
#define REG_SC_BK33_5B_H        (REG_SC2MIPI_BASE + 0xB7)
#define REG_SC_BK33_5C_L        (REG_SC2MIPI_BASE + 0xB8)
#define REG_SC_BK33_5C_H        (REG_SC2MIPI_BASE + 0xB9)
#define REG_SC_BK33_5D_L        (REG_SC2MIPI_BASE + 0xBA)
#define REG_SC_BK33_5D_H        (REG_SC2MIPI_BASE + 0xBB)
#define REG_SC_BK33_5E_L        (REG_SC2MIPI_BASE + 0xBC)
#define REG_SC_BK33_5E_H        (REG_SC2MIPI_BASE + 0xBD)
#define REG_SC_BK33_5F_L        (REG_SC2MIPI_BASE + 0xBE)
#define REG_SC_BK33_5F_H        (REG_SC2MIPI_BASE + 0xBF)
#define REG_SC_BK33_60_L        (REG_SC2MIPI_BASE + 0xC0)
#define REG_SC_BK33_60_H        (REG_SC2MIPI_BASE + 0xC1)
#define REG_SC_BK33_61_L        (REG_SC2MIPI_BASE + 0xC2)
#define REG_SC_BK33_61_H        (REG_SC2MIPI_BASE + 0xC3)
#define REG_SC_BK33_62_L        (REG_SC2MIPI_BASE + 0xC4)
#define REG_SC_BK33_62_H        (REG_SC2MIPI_BASE + 0xC5)
#define REG_SC_BK33_63_L        (REG_SC2MIPI_BASE + 0xC6)
#define REG_SC_BK33_63_H        (REG_SC2MIPI_BASE + 0xC7)
#define REG_SC_BK33_64_L        (REG_SC2MIPI_BASE + 0xC8)
#define REG_SC_BK33_64_H        (REG_SC2MIPI_BASE + 0xC9)
#define REG_SC_BK33_65_L        (REG_SC2MIPI_BASE + 0xCA)
#define REG_SC_BK33_65_H        (REG_SC2MIPI_BASE + 0xCB)
#define REG_SC_BK33_66_L        (REG_SC2MIPI_BASE + 0xCC)
#define REG_SC_BK33_66_H        (REG_SC2MIPI_BASE + 0xCD)
#define REG_SC_BK33_67_L        (REG_SC2MIPI_BASE + 0xCE)
#define REG_SC_BK33_67_H        (REG_SC2MIPI_BASE + 0xCF)
#define REG_SC_BK33_68_L        (REG_SC2MIPI_BASE + 0xD0)
#define REG_SC_BK33_68_H        (REG_SC2MIPI_BASE + 0xD1)
#define REG_SC_BK33_69_L        (REG_SC2MIPI_BASE + 0xD2)
#define REG_SC_BK33_69_H        (REG_SC2MIPI_BASE + 0xD3)
#define REG_SC_BK33_6A_L        (REG_SC2MIPI_BASE + 0xD4)
#define REG_SC_BK33_6A_H        (REG_SC2MIPI_BASE + 0xD5)
#define REG_SC_BK33_6B_L        (REG_SC2MIPI_BASE + 0xD6)
#define REG_SC_BK33_6B_H        (REG_SC2MIPI_BASE + 0xD7)
#define REG_SC_BK33_6C_L        (REG_SC2MIPI_BASE + 0xD8)
#define REG_SC_BK33_6C_H        (REG_SC2MIPI_BASE + 0xD9)
#define REG_SC_BK33_6D_L        (REG_SC2MIPI_BASE + 0xDA)
#define REG_SC_BK33_6D_H        (REG_SC2MIPI_BASE + 0xDB)
#define REG_SC_BK33_6E_L        (REG_SC2MIPI_BASE + 0xDC)
#define REG_SC_BK33_6E_H        (REG_SC2MIPI_BASE + 0xDD)
#define REG_SC_BK33_6F_L        (REG_SC2MIPI_BASE + 0xDE)
#define REG_SC_BK33_6F_H        (REG_SC2MIPI_BASE + 0xDF)
#define REG_SC_BK33_70_L        (REG_SC2MIPI_BASE + 0xE0)
#define REG_SC_BK33_70_H        (REG_SC2MIPI_BASE + 0xE1)
#define REG_SC_BK33_71_L        (REG_SC2MIPI_BASE + 0xE2)
#define REG_SC_BK33_71_H        (REG_SC2MIPI_BASE + 0xE3)
#define REG_SC_BK33_72_L        (REG_SC2MIPI_BASE + 0xE4)
#define REG_SC_BK33_72_H        (REG_SC2MIPI_BASE + 0xE5)
#define REG_SC_BK33_73_L        (REG_SC2MIPI_BASE + 0xE6)
#define REG_SC_BK33_73_H        (REG_SC2MIPI_BASE + 0xE7)
#define REG_SC_BK33_74_L        (REG_SC2MIPI_BASE + 0xE8)
#define REG_SC_BK33_74_H        (REG_SC2MIPI_BASE + 0xE9)
#define REG_SC_BK33_75_L        (REG_SC2MIPI_BASE + 0xEA)
#define REG_SC_BK33_75_H        (REG_SC2MIPI_BASE + 0xEB)
#define REG_SC_BK33_76_L        (REG_SC2MIPI_BASE + 0xEC)
#define REG_SC_BK33_76_H        (REG_SC2MIPI_BASE + 0xED)
#define REG_SC_BK33_77_L        (REG_SC2MIPI_BASE + 0xEE)
#define REG_SC_BK33_77_H        (REG_SC2MIPI_BASE + 0xEF)
#define REG_SC_BK33_78_L        (REG_SC2MIPI_BASE + 0xF0)
#define REG_SC_BK33_78_H        (REG_SC2MIPI_BASE + 0xF1)
#define REG_SC_BK33_79_L        (REG_SC2MIPI_BASE + 0xF2)
#define REG_SC_BK33_79_H        (REG_SC2MIPI_BASE + 0xF3)
#define REG_SC_BK33_7A_L        (REG_SC2MIPI_BASE + 0xF4)
#define REG_SC_BK33_7A_H        (REG_SC2MIPI_BASE + 0xF5)
#define REG_SC_BK33_7B_L        (REG_SC2MIPI_BASE + 0xF6)
#define REG_SC_BK33_7B_H        (REG_SC2MIPI_BASE + 0xF7)
#define REG_SC_BK33_7C_L        (REG_SC2MIPI_BASE + 0xF8)
#define REG_SC_BK33_7C_H        (REG_SC2MIPI_BASE + 0xF9)
#define REG_SC_BK33_7D_L        (REG_SC2MIPI_BASE + 0xFA)
#define REG_SC_BK33_7D_H        (REG_SC2MIPI_BASE + 0xFB)
#define REG_SC_BK33_7E_L        (REG_SC2MIPI_BASE + 0xFC)
#define REG_SC_BK33_7E_H        (REG_SC2MIPI_BASE + 0xFD)
#define REG_SC_BK33_7F_L        (REG_SC2MIPI_BASE + 0xFE)
#define REG_SC_BK33_7F_H        (REG_SC2MIPI_BASE + 0xFF)


#endif /* __HAL_PNL_REG_H__ */
