<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3554" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3554{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3554{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3554{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t4_3554{left:69px;bottom:1084px;}
#t5_3554{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#t6_3554{left:433px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.64px;}
#t7_3554{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_3554{left:95px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#t9_3554{left:95px;bottom:1037px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ta_3554{left:95px;bottom:1020px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tb_3554{left:69px;bottom:994px;}
#tc_3554{left:95px;bottom:998px;letter-spacing:-0.19px;word-spacing:-0.47px;}
#td_3554{left:232px;bottom:998px;}
#te_3554{left:236px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3554{left:495px;bottom:998px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_3554{left:95px;bottom:981px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#th_3554{left:95px;bottom:964px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ti_3554{left:95px;bottom:947px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tj_3554{left:69px;bottom:921px;}
#tk_3554{left:95px;bottom:924px;letter-spacing:-0.19px;word-spacing:-0.47px;}
#tl_3554{left:228px;bottom:924px;}
#tm_3554{left:232px;bottom:924px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_3554{left:487px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#to_3554{left:772px;bottom:924px;}
#tp_3554{left:776px;bottom:924px;letter-spacing:-0.13px;}
#tq_3554{left:95px;bottom:907px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tr_3554{left:95px;bottom:891px;}
#ts_3554{left:104px;bottom:891px;}
#tt_3554{left:108px;bottom:891px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tu_3554{left:95px;bottom:874px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tv_3554{left:69px;bottom:847px;}
#tw_3554{left:95px;bottom:851px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tx_3554{left:330px;bottom:851px;letter-spacing:-0.13px;word-spacing:-0.57px;}
#ty_3554{left:95px;bottom:834px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3554{left:202px;bottom:834px;}
#t10_3554{left:205px;bottom:834px;letter-spacing:-0.3px;word-spacing:-0.35px;}
#t11_3554{left:69px;bottom:808px;}
#t12_3554{left:95px;bottom:811px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t13_3554{left:362px;bottom:811px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_3554{left:95px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t15_3554{left:95px;bottom:778px;letter-spacing:-0.13px;}
#t16_3554{left:69px;bottom:751px;}
#t17_3554{left:95px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_3554{left:433px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_3554{left:95px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_3554{left:95px;bottom:721px;letter-spacing:-0.13px;word-spacing:-1.34px;}
#t1b_3554{left:278px;bottom:721px;}
#t1c_3554{left:282px;bottom:721px;letter-spacing:-0.16px;word-spacing:-1.28px;}
#t1d_3554{left:95px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t1e_3554{left:95px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1f_3554{left:95px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t1g_3554{left:95px;bottom:654px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1h_3554{left:95px;bottom:637px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1i_3554{left:69px;bottom:611px;}
#t1j_3554{left:95px;bottom:614px;letter-spacing:-0.18px;word-spacing:-1.2px;}
#t1k_3554{left:206px;bottom:614px;}
#t1l_3554{left:211px;bottom:614px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t1m_3554{left:481px;bottom:614px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t1n_3554{left:95px;bottom:597px;letter-spacing:-0.15px;word-spacing:-1.27px;}
#t1o_3554{left:95px;bottom:580px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1p_3554{left:95px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1q_3554{left:69px;bottom:518px;letter-spacing:0.13px;}
#t1r_3554{left:155px;bottom:518px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1s_3554{left:69px;bottom:495px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1t_3554{left:69px;bottom:478px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t1u_3554{left:69px;bottom:461px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1v_3554{left:69px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1w_3554{left:69px;bottom:428px;letter-spacing:-0.13px;}
#t1x_3554{left:69px;bottom:405px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t1y_3554{left:69px;bottom:189px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t1z_3554{left:69px;bottom:173px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t20_3554{left:69px;bottom:156px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t21_3554{left:69px;bottom:139px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t22_3554{left:69px;bottom:122px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t23_3554{left:298px;bottom:386px;letter-spacing:0.12px;word-spacing:0.02px;}
#t24_3554{left:384px;bottom:386px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t25_3554{left:76px;bottom:367px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t26_3554{left:222px;bottom:367px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t27_3554{left:386px;bottom:367px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t28_3554{left:528px;bottom:367px;letter-spacing:-0.13px;}
#t29_3554{left:691px;bottom:367px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2a_3554{left:76px;bottom:344px;letter-spacing:-0.14px;}
#t2b_3554{left:222px;bottom:344px;letter-spacing:-0.14px;}
#t2c_3554{left:386px;bottom:344px;}
#t2d_3554{left:528px;bottom:344px;letter-spacing:-0.14px;}
#t2e_3554{left:691px;bottom:344px;letter-spacing:-0.12px;}
#t2f_3554{left:76px;bottom:321px;letter-spacing:-0.14px;}
#t2g_3554{left:222px;bottom:321px;letter-spacing:-0.13px;}
#t2h_3554{left:386px;bottom:321px;}
#t2i_3554{left:528px;bottom:321px;letter-spacing:-0.13px;}
#t2j_3554{left:691px;bottom:321px;letter-spacing:-0.12px;}
#t2k_3554{left:76px;bottom:298px;letter-spacing:-0.12px;}
#t2l_3554{left:222px;bottom:298px;letter-spacing:-0.14px;}
#t2m_3554{left:386px;bottom:298px;}
#t2n_3554{left:528px;bottom:298px;letter-spacing:-0.11px;}
#t2o_3554{left:692px;bottom:298px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t2p_3554{left:76px;bottom:275px;letter-spacing:-0.12px;}
#t2q_3554{left:222px;bottom:275px;letter-spacing:-0.12px;}
#t2r_3554{left:386px;bottom:275px;}
#t2s_3554{left:528px;bottom:275px;letter-spacing:-0.12px;}
#t2t_3554{left:691px;bottom:275px;letter-spacing:-0.12px;}
#t2u_3554{left:76px;bottom:252px;letter-spacing:-0.13px;}
#t2v_3554{left:222px;bottom:252px;letter-spacing:-0.22px;}
#t2w_3554{left:386px;bottom:252px;}
#t2x_3554{left:528px;bottom:252px;letter-spacing:-0.12px;}
#t2y_3554{left:691px;bottom:252px;letter-spacing:-0.14px;}
#t2z_3554{left:76px;bottom:229px;letter-spacing:-0.16px;}
#t30_3554{left:222px;bottom:229px;letter-spacing:-0.13px;}
#t31_3554{left:386px;bottom:229px;}
#t32_3554{left:528px;bottom:229px;letter-spacing:-0.12px;}
#t33_3554{left:691px;bottom:229px;letter-spacing:-0.1px;}

.s1_3554{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3554{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3554{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3554{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3554{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3554{font-size:14px;font-family:Verdana-BoldItalic_b63;color:#000;}
.s7_3554{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s8_3554{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3554{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_3554{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3554" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-BoldItalic_b63;
	src: url("fonts/Verdana-BoldItalic_b63.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3554Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3554" style="-webkit-user-select: none;"><object width="935" height="1210" data="3554/3554.svg" type="image/svg+xml" id="pdf3554" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3554" class="t s1_3554">16-8 </span><span id="t2_3554" class="t s1_3554">Vol. 3B </span>
<span id="t3_3554" class="t s2_3554">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3554" class="t s3_3554">• </span><span id="t5_3554" class="t s4_3554">PCC (processor context corrupt) flag, bit 57 </span><span id="t6_3554" class="t s5_3554">— Indicates (when set) that the state of the processor might </span>
<span id="t7_3554" class="t s5_3554">have been corrupted by the error condition detected and that reliable restarting of the processor may not be </span>
<span id="t8_3554" class="t s5_3554">possible. When clear, this flag indicates that the error did not affect the processor’s state, and software may be </span>
<span id="t9_3554" class="t s5_3554">able to restart. When system software supports recovery, consult Section 16.10.4, “Machine-Check Software </span>
<span id="ta_3554" class="t s5_3554">Handler Guidelines for Error Recovery,” for additional rules that apply. </span>
<span id="tb_3554" class="t s3_3554">• </span><span id="tc_3554" class="t s4_3554">ADDRV (IA32_MC</span><span id="td_3554" class="t s6_3554">i</span><span id="te_3554" class="t s4_3554">_ADDR register valid) flag, bit 58 </span><span id="tf_3554" class="t s5_3554">— Indicates (when set) that the IA32_MCi_ADDR </span>
<span id="tg_3554" class="t s5_3554">register contains the address where the error occurred (see Section 16.3.2.3, “IA32_MCi_ADDR MSRs”). When </span>
<span id="th_3554" class="t s5_3554">clear, this flag indicates that the IA32_MCi_ADDR register is either not implemented or does not contain the </span>
<span id="ti_3554" class="t s5_3554">address where the error occurred. Do not read these registers if they are not implemented in the processor. </span>
<span id="tj_3554" class="t s3_3554">• </span><span id="tk_3554" class="t s4_3554">MISCV (IA32_MC</span><span id="tl_3554" class="t s6_3554">i</span><span id="tm_3554" class="t s4_3554">_MISC register valid) flag, bit 59 </span><span id="tn_3554" class="t s5_3554">— Indicates (when set) that the IA32_MC</span><span id="to_3554" class="t s7_3554">i</span><span id="tp_3554" class="t s5_3554">_MISC </span>
<span id="tq_3554" class="t s5_3554">register contains additional information regarding the error. When clear, this flag indicates that the IA32_M- </span>
<span id="tr_3554" class="t s5_3554">C</span><span id="ts_3554" class="t s7_3554">i</span><span id="tt_3554" class="t s5_3554">_MISC register is either not implemented or does not contain additional information regarding the error. Do </span>
<span id="tu_3554" class="t s5_3554">not read these registers if they are not implemented in the processor. </span>
<span id="tv_3554" class="t s3_3554">• </span><span id="tw_3554" class="t s4_3554">EN (error enabled) flag, bit 60 </span><span id="tx_3554" class="t s5_3554">— Indicates (when set) that the error was enabled by the associated EEj bit </span>
<span id="ty_3554" class="t s5_3554">of the IA32_MC</span><span id="tz_3554" class="t s7_3554">i</span><span id="t10_3554" class="t s5_3554">_CTL register. </span>
<span id="t11_3554" class="t s3_3554">• </span><span id="t12_3554" class="t s4_3554">UC (error uncorrected) flag, bit 61 </span><span id="t13_3554" class="t s5_3554">— Indicates (when set) that the processor did not or was not able to </span>
<span id="t14_3554" class="t s5_3554">correct the error condition. When clear, this flag indicates that the processor was able to correct the error </span>
<span id="t15_3554" class="t s5_3554">condition. </span>
<span id="t16_3554" class="t s3_3554">• </span><span id="t17_3554" class="t s4_3554">OVER (machine check overflow) flag, bit 62 </span><span id="t18_3554" class="t s5_3554">— Indicates (when set) that a machine-check error occurred </span>
<span id="t19_3554" class="t s5_3554">while the results of a previous error were still in the error-reporting register bank (that is, the VAL bit was </span>
<span id="t1a_3554" class="t s5_3554">already set in the IA32_MC</span><span id="t1b_3554" class="t s7_3554">i</span><span id="t1c_3554" class="t s5_3554">_STATUS register). The processor sets the OVER flag and software is responsible for </span>
<span id="t1d_3554" class="t s5_3554">clearing it. In general, enabled errors are written over disabled errors, and uncorrected errors are written over </span>
<span id="t1e_3554" class="t s5_3554">corrected errors. Uncorrected errors are not written over previous valid uncorrected errors. When </span>
<span id="t1f_3554" class="t s5_3554">MCG_CMCI_P is set, corrected errors may not set the OVER flag. Software can rely on corrected error count in </span>
<span id="t1g_3554" class="t s5_3554">IA32_MCi_Status[52:38] to determine if any additional corrected errors may have occurred. For more infor- </span>
<span id="t1h_3554" class="t s5_3554">mation, see Section 16.3.2.2.1, “Overwrite Rules for Machine Check Overflow.” </span>
<span id="t1i_3554" class="t s3_3554">• </span><span id="t1j_3554" class="t s4_3554">VAL (IA32_MC</span><span id="t1k_3554" class="t s6_3554">i</span><span id="t1l_3554" class="t s4_3554">_STATUS register valid) flag, bit 63 </span><span id="t1m_3554" class="t s5_3554">— Indicates (when set) that the information within the </span>
<span id="t1n_3554" class="t s5_3554">IA32_MCi_STATUS register is valid. When this flag is set, the processor follows the rules given for the OVER flag </span>
<span id="t1o_3554" class="t s5_3554">in the IA32_MCi_STATUS register when overwriting previously valid entries. The processor sets the VAL flag </span>
<span id="t1p_3554" class="t s5_3554">and software is responsible for clearing it. </span>
<span id="t1q_3554" class="t s8_3554">16.3.2.2.1 </span><span id="t1r_3554" class="t s8_3554">Overwrite Rules for Machine Check Overflow </span>
<span id="t1s_3554" class="t s5_3554">Table 16-2 shows the overwrite rules for how to treat a second event if the cache has already posted an event to </span>
<span id="t1t_3554" class="t s5_3554">the MC bank – that is, what to do if the valid bit for an MC bank already is set to 1. When more than one structure </span>
<span id="t1u_3554" class="t s5_3554">posts events in a given bank, these rules specify whether a new event will overwrite a previous posting or not. </span>
<span id="t1v_3554" class="t s5_3554">These rules define a priority for uncorrected (highest priority), yellow, and green/unmonitored (lowest priority) </span>
<span id="t1w_3554" class="t s5_3554">status. </span>
<span id="t1x_3554" class="t s5_3554">In Table 16-2, the values in the two left-most columns are IA32_MCi_STATUS[54:53]. </span>
<span id="t1y_3554" class="t s5_3554">If a second event overwrites a previously posted event, the information (as guarded by individual valid bits) in the </span>
<span id="t1z_3554" class="t s5_3554">MCi bank is entirely from the second event. Similarly, if a first event is retained, all of the information previously </span>
<span id="t20_3554" class="t s5_3554">posted for that event is retained. In general, when the logged error or the recent error is a corrected error, the </span>
<span id="t21_3554" class="t s5_3554">OVER bit (MCi_Status[62]) may be set to indicate an overflow. When MCG_CMCI_P is set in IA32_MCG_CAP, </span>
<span id="t22_3554" class="t s5_3554">system software should consult IA32_MCi_STATUS[52:38] to determine if additional corrected errors may have </span>
<span id="t23_3554" class="t s8_3554">Table 16-2. </span><span id="t24_3554" class="t s8_3554">Overwrite Rules for Enabled Errors </span>
<span id="t25_3554" class="t s9_3554">First Event </span><span id="t26_3554" class="t s9_3554">Second Event </span><span id="t27_3554" class="t s9_3554">UC bit </span><span id="t28_3554" class="t s9_3554">Color </span><span id="t29_3554" class="t s9_3554">MCA Info </span>
<span id="t2a_3554" class="t sa_3554">00/green </span><span id="t2b_3554" class="t sa_3554">00/green </span><span id="t2c_3554" class="t sa_3554">0 </span><span id="t2d_3554" class="t sa_3554">00/green </span><span id="t2e_3554" class="t sa_3554">either </span>
<span id="t2f_3554" class="t sa_3554">00/green </span><span id="t2g_3554" class="t sa_3554">yellow </span><span id="t2h_3554" class="t sa_3554">0 </span><span id="t2i_3554" class="t sa_3554">yellow </span><span id="t2j_3554" class="t sa_3554">second error </span>
<span id="t2k_3554" class="t sa_3554">yellow </span><span id="t2l_3554" class="t sa_3554">00/green </span><span id="t2m_3554" class="t sa_3554">0 </span><span id="t2n_3554" class="t sa_3554">yellow </span><span id="t2o_3554" class="t sa_3554">first error </span>
<span id="t2p_3554" class="t sa_3554">yellow </span><span id="t2q_3554" class="t sa_3554">yellow </span><span id="t2r_3554" class="t sa_3554">0 </span><span id="t2s_3554" class="t sa_3554">yellow </span><span id="t2t_3554" class="t sa_3554">either </span>
<span id="t2u_3554" class="t sa_3554">00/green/yellow </span><span id="t2v_3554" class="t sa_3554">UC </span><span id="t2w_3554" class="t sa_3554">1 </span><span id="t2x_3554" class="t sa_3554">undefined </span><span id="t2y_3554" class="t sa_3554">second </span>
<span id="t2z_3554" class="t sa_3554">UC </span><span id="t30_3554" class="t sa_3554">00/green/yellow </span><span id="t31_3554" class="t sa_3554">1 </span><span id="t32_3554" class="t sa_3554">undefined </span><span id="t33_3554" class="t sa_3554">first </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
