// Seed: 3978687187
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wire id_3,
    input tri1 id_4,
    input wand id_5,
    input uwire id_6,
    output tri0 id_7,
    input wor id_8,
    input tri0 id_9,
    output supply0 id_10,
    input uwire id_11,
    input supply1 id_12
);
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    output wor id_2,
    output supply1 id_3,
    inout wire id_4,
    input wire id_5,
    input wand id_6,
    output supply0 id_7,
    input uwire id_8,
    input wire id_9,
    input wand id_10,
    input tri0 id_11
);
  assign id_3 = 1;
  module_0(
      id_4, id_4, id_8, id_0, id_6, id_5, id_5, id_7, id_11, id_8, id_0, id_1, id_5
  );
endmodule
