{ "Info" "0" "" "Successfully restored 'C:/FPGA_FAST/SRAM_8BIT_NoAddressLines/SRAM_8BIT_ZEROADDR_tmp_archive.qar' into the 'C:/FPGA_FAST/FixReset' directory" {  } {  } 0 0 "Successfully restored 'C:/FPGA_FAST/SRAM_8BIT_NoAddressLines/SRAM_8BIT_ZEROADDR_tmp_archive.qar' into the 'C:/FPGA_FAST/FixReset' directory" 0 0 "0" 0 0 1637961350756 ""}
{ "Info" "0" "" "Generated report 'SystemVerilogTest1.restore.rpt'" {  } {  } 0 0 "Generated report 'SystemVerilogTest1.restore.rpt'" 0 0 "0" 0 0 1637961350757 ""}
