[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/StructVar/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 559
LIB: work
FILE: ${SURELOG_DIR}/tests/StructVar/dut.sv
n<> u<558> t<Top_level_rule> c<1> l<1:1> el<77:1>
  n<> u<1> t<Null_rule> p<558> s<557> l<1:1>
  n<> u<557> t<Source_text> p<558> c<261> l<1:1> el<76:10>
    n<> u<261> t<Description> p<557> c<260> s<354> l<1:1> el<31:10>
      n<> u<260> t<Module_declaration> p<261> c<4> l<1:1> el<31:10>
        n<> u<4> t<Module_ansi_header> p<260> c<2> s<57> l<1:1> el<1:13>
          n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
          n<dut1> u<3> t<STRING_CONST> p<4> l<1:8> el<1:12>
        n<> u<57> t<Non_port_module_item> p<260> c<56> s<67> l<3:3> el<7:11>
          n<> u<56> t<Module_or_generate_item> p<57> c<55> l<3:3> el<7:11>
            n<> u<55> t<Module_common_item> p<56> c<54> l<3:3> el<7:11>
              n<> u<54> t<Module_or_generate_item_declaration> p<55> c<53> l<3:3> el<7:11>
                n<> u<53> t<Package_or_generate_item_declaration> p<54> c<52> l<3:3> el<7:11>
                  n<> u<52> t<Data_declaration> p<53> c<51> l<3:3> el<7:11>
                    n<> u<51> t<Type_declaration> p<52> c<49> l<3:3> el<7:11>
                      n<> u<49> t<Data_type> p<51> c<6> s<50> l<3:11> el<7:4>
                        n<> u<6> t<Struct_union> p<49> c<5> s<7> l<3:11> el<3:17>
                          n<> u<5> t<Struct_keyword> p<6> l<3:11> el<3:17>
                        n<> u<7> t<Packed_keyword> p<49> s<24> l<3:18> el<3:24>
                        n<> u<24> t<Struct_union_member> p<49> c<20> s<41> l<4:6> el<4:25>
                          n<> u<20> t<Data_type_or_void> p<24> c<19> s<23> l<4:6> el<4:17>
                            n<> u<19> t<Data_type> p<20> c<8> l<4:6> el<4:17>
                              n<> u<8> t<IntVec_TypeBit> p<19> s<18> l<4:6> el<4:9>
                              n<> u<18> t<Packed_dimension> p<19> c<17> l<4:12> el<4:17>
                                n<> u<17> t<Constant_range> p<18> c<12> l<4:13> el<4:16>
                                  n<> u<12> t<Constant_expression> p<17> c<11> s<16> l<4:13> el<4:14>
                                    n<> u<11> t<Constant_primary> p<12> c<10> l<4:13> el<4:14>
                                      n<> u<10> t<Primary_literal> p<11> c<9> l<4:13> el<4:14>
                                        n<7> u<9> t<INT_CONST> p<10> l<4:13> el<4:14>
                                  n<> u<16> t<Constant_expression> p<17> c<15> l<4:15> el<4:16>
                                    n<> u<15> t<Constant_primary> p<16> c<14> l<4:15> el<4:16>
                                      n<> u<14> t<Primary_literal> p<15> c<13> l<4:15> el<4:16>
                                        n<0> u<13> t<INT_CONST> p<14> l<4:15> el<4:16>
                          n<> u<23> t<List_of_variable_decl_assignments> p<24> c<22> l<4:20> el<4:24>
                            n<> u<22> t<Variable_decl_assignment> p<23> c<21> l<4:20> el<4:24>
                              n<addr> u<21> t<STRING_CONST> p<22> l<4:20> el<4:24>
                        n<> u<41> t<Struct_union_member> p<49> c<37> s<48> l<5:6> el<5:25>
                          n<> u<37> t<Data_type_or_void> p<41> c<36> s<40> l<5:6> el<5:17>
                            n<> u<36> t<Data_type> p<37> c<25> l<5:6> el<5:17>
                              n<> u<25> t<IntVec_TypeBit> p<36> s<35> l<5:6> el<5:9>
                              n<> u<35> t<Packed_dimension> p<36> c<34> l<5:12> el<5:17>
                                n<> u<34> t<Constant_range> p<35> c<29> l<5:13> el<5:16>
                                  n<> u<29> t<Constant_expression> p<34> c<28> s<33> l<5:13> el<5:14>
                                    n<> u<28> t<Constant_primary> p<29> c<27> l<5:13> el<5:14>
                                      n<> u<27> t<Primary_literal> p<28> c<26> l<5:13> el<5:14>
                                        n<7> u<26> t<INT_CONST> p<27> l<5:13> el<5:14>
                                  n<> u<33> t<Constant_expression> p<34> c<32> l<5:15> el<5:16>
                                    n<> u<32> t<Constant_primary> p<33> c<31> l<5:15> el<5:16>
                                      n<> u<31> t<Primary_literal> p<32> c<30> l<5:15> el<5:16>
                                        n<0> u<30> t<INT_CONST> p<31> l<5:15> el<5:16>
                          n<> u<40> t<List_of_variable_decl_assignments> p<41> c<39> l<5:20> el<5:24>
                            n<> u<39> t<Variable_decl_assignment> p<40> c<38> l<5:20> el<5:24>
                              n<data> u<38> t<STRING_CONST> p<39> l<5:20> el<5:24>
                        n<> u<48> t<Struct_union_member> p<49> c<44> l<6:6> el<6:23>
                          n<> u<44> t<Data_type_or_void> p<48> c<43> s<47> l<6:6> el<6:9>
                            n<> u<43> t<Data_type> p<44> c<42> l<6:6> el<6:9>
                              n<> u<42> t<IntVec_TypeBit> p<43> l<6:6> el<6:9>
                          n<> u<47> t<List_of_variable_decl_assignments> p<48> c<46> l<6:20> el<6:22>
                            n<> u<46> t<Variable_decl_assignment> p<47> c<45> l<6:20> el<6:22>
                              n<wr> u<45> t<STRING_CONST> p<46> l<6:20> el<6:22>
                      n<mem_s> u<50> t<STRING_CONST> p<51> l<7:5> el<7:10>
        n<> u<67> t<Non_port_module_item> p<260> c<66> s<82> l<9:3> el<9:14>
          n<> u<66> t<Module_or_generate_item> p<67> c<65> l<9:3> el<9:14>
            n<> u<65> t<Module_common_item> p<66> c<64> l<9:3> el<9:14>
              n<> u<64> t<Module_or_generate_item_declaration> p<65> c<63> l<9:3> el<9:14>
                n<> u<63> t<Package_or_generate_item_declaration> p<64> c<62> l<9:3> el<9:14>
                  n<> u<62> t<Net_declaration> p<63> c<58> l<9:3> el<9:14>
                    n<mem_s> u<58> t<STRING_CONST> p<62> s<61> l<9:3> el<9:8>
                    n<> u<61> t<List_of_net_decl_assignments> p<62> c<60> l<9:9> el<9:13>
                      n<> u<60> t<Net_decl_assignment> p<61> c<59> l<9:9> el<9:13>
                        n<mem1> u<59> t<STRING_CONST> p<60> l<9:9> el<9:13>
        n<> u<82> t<Non_port_module_item> p<260> c<81> s<134> l<11:3> el<11:18>
          n<> u<81> t<Module_or_generate_item> p<82> c<80> l<11:3> el<11:18>
            n<> u<80> t<Module_common_item> p<81> c<79> l<11:3> el<11:18>
              n<> u<79> t<Module_or_generate_item_declaration> p<80> c<78> l<11:3> el<11:18>
                n<> u<78> t<Package_or_generate_item_declaration> p<79> c<77> l<11:3> el<11:18>
                  n<> u<77> t<Net_declaration> p<78> c<68> l<11:3> el<11:18>
                    n<mem_s> u<68> t<STRING_CONST> p<77> s<76> l<11:3> el<11:8>
                    n<> u<76> t<List_of_net_decl_assignments> p<77> c<75> l<11:9> el<11:17>
                      n<> u<75> t<Net_decl_assignment> p<76> c<69> l<11:9> el<11:17>
                        n<mem2> u<69> t<STRING_CONST> p<75> s<74> l<11:9> el<11:13>
                        n<> u<74> t<Unpacked_dimension> p<75> c<73> l<11:14> el<11:17>
                          n<> u<73> t<Constant_expression> p<74> c<72> l<11:15> el<11:16>
                            n<> u<72> t<Constant_primary> p<73> c<71> l<11:15> el<11:16>
                              n<> u<71> t<Primary_literal> p<72> c<70> l<11:15> el<11:16>
                                n<2> u<70> t<INT_CONST> p<71> l<11:15> el<11:16>
        n<> u<134> t<Non_port_module_item> p<260> c<133> s<147> l<13:3> el<17:10>
          n<> u<133> t<Module_or_generate_item> p<134> c<132> l<13:3> el<17:10>
            n<> u<132> t<Module_common_item> p<133> c<131> l<13:3> el<17:10>
              n<> u<131> t<Module_or_generate_item_declaration> p<132> c<130> l<13:3> el<17:10>
                n<> u<130> t<Package_or_generate_item_declaration> p<131> c<129> l<13:3> el<17:10>
                  n<> u<129> t<Data_declaration> p<130> c<128> l<13:3> el<17:10>
                    n<> u<128> t<Type_declaration> p<129> c<126> l<13:3> el<17:10>
                      n<> u<126> t<Data_type> p<128> c<84> s<127> l<13:11> el<17:4>
                        n<> u<84> t<Struct_union> p<126> c<83> s<101> l<13:11> el<13:17>
                          n<> u<83> t<Struct_keyword> p<84> l<13:11> el<13:17>
                        n<> u<101> t<Struct_union_member> p<126> c<97> s<118> l<14:6> el<14:27>
                          n<> u<97> t<Data_type_or_void> p<101> c<96> s<100> l<14:6> el<14:19>
                            n<> u<96> t<Data_type> p<97> c<85> l<14:6> el<14:19>
                              n<> u<85> t<IntVec_TypeLogic> p<96> s<95> l<14:6> el<14:11>
                              n<> u<95> t<Packed_dimension> p<96> c<94> l<14:14> el<14:19>
                                n<> u<94> t<Constant_range> p<95> c<89> l<14:15> el<14:18>
                                  n<> u<89> t<Constant_expression> p<94> c<88> s<93> l<14:15> el<14:16>
                                    n<> u<88> t<Constant_primary> p<89> c<87> l<14:15> el<14:16>
                                      n<> u<87> t<Primary_literal> p<88> c<86> l<14:15> el<14:16>
                                        n<7> u<86> t<INT_CONST> p<87> l<14:15> el<14:16>
                                  n<> u<93> t<Constant_expression> p<94> c<92> l<14:17> el<14:18>
                                    n<> u<92> t<Constant_primary> p<93> c<91> l<14:17> el<14:18>
                                      n<> u<91> t<Primary_literal> p<92> c<90> l<14:17> el<14:18>
                                        n<0> u<90> t<INT_CONST> p<91> l<14:17> el<14:18>
                          n<> u<100> t<List_of_variable_decl_assignments> p<101> c<99> l<14:22> el<14:26>
                            n<> u<99> t<Variable_decl_assignment> p<100> c<98> l<14:22> el<14:26>
                              n<addr> u<98> t<STRING_CONST> p<99> l<14:22> el<14:26>
                        n<> u<118> t<Struct_union_member> p<126> c<114> s<125> l<15:6> el<15:27>
                          n<> u<114> t<Data_type_or_void> p<118> c<113> s<117> l<15:6> el<15:19>
                            n<> u<113> t<Data_type> p<114> c<102> l<15:6> el<15:19>
                              n<> u<102> t<IntVec_TypeLogic> p<113> s<112> l<15:6> el<15:11>
                              n<> u<112> t<Packed_dimension> p<113> c<111> l<15:14> el<15:19>
                                n<> u<111> t<Constant_range> p<112> c<106> l<15:15> el<15:18>
                                  n<> u<106> t<Constant_expression> p<111> c<105> s<110> l<15:15> el<15:16>
                                    n<> u<105> t<Constant_primary> p<106> c<104> l<15:15> el<15:16>
                                      n<> u<104> t<Primary_literal> p<105> c<103> l<15:15> el<15:16>
                                        n<7> u<103> t<INT_CONST> p<104> l<15:15> el<15:16>
                                  n<> u<110> t<Constant_expression> p<111> c<109> l<15:17> el<15:18>
                                    n<> u<109> t<Constant_primary> p<110> c<108> l<15:17> el<15:18>
                                      n<> u<108> t<Primary_literal> p<109> c<107> l<15:17> el<15:18>
                                        n<0> u<107> t<INT_CONST> p<108> l<15:17> el<15:18>
                          n<> u<117> t<List_of_variable_decl_assignments> p<118> c<116> l<15:22> el<15:26>
                            n<> u<116> t<Variable_decl_assignment> p<117> c<115> l<15:22> el<15:26>
                              n<data> u<115> t<STRING_CONST> p<116> l<15:22> el<15:26>
                        n<> u<125> t<Struct_union_member> p<126> c<121> l<16:6> el<16:25>
                          n<> u<121> t<Data_type_or_void> p<125> c<120> s<124> l<16:6> el<16:11>
                            n<> u<120> t<Data_type> p<121> c<119> l<16:6> el<16:11>
                              n<> u<119> t<IntVec_TypeLogic> p<120> l<16:6> el<16:11>
                          n<> u<124> t<List_of_variable_decl_assignments> p<125> c<123> l<16:22> el<16:24>
                            n<> u<123> t<Variable_decl_assignment> p<124> c<122> l<16:22> el<16:24>
                              n<wr> u<122> t<STRING_CONST> p<123> l<16:22> el<16:24>
                      n<intf> u<127> t<STRING_CONST> p<128> l<17:5> el<17:9>
        n<> u<147> t<Non_port_module_item> p<260> c<146> s<165> l<19:3> el<19:19>
          n<> u<146> t<Module_or_generate_item> p<147> c<145> l<19:3> el<19:19>
            n<> u<145> t<Module_common_item> p<146> c<144> l<19:3> el<19:19>
              n<> u<144> t<Module_or_generate_item_declaration> p<145> c<143> l<19:3> el<19:19>
                n<> u<143> t<Package_or_generate_item_declaration> p<144> c<142> l<19:3> el<19:19>
                  n<> u<142> t<Net_declaration> p<143> c<135> l<19:3> el<19:19>
                    n<> u<135> t<NetType_Wire> p<142> s<138> l<19:3> el<19:7>
                    n<> u<138> t<Data_type_or_implicit> p<142> c<137> s<141> l<19:8> el<19:12>
                      n<intf> u<137> t<Data_type> p<138> c<136> l<19:8> el<19:12>
                        n<intf> u<136> t<STRING_CONST> p<137> l<19:8> el<19:12>
                    n<> u<141> t<List_of_net_decl_assignments> p<142> c<140> l<19:13> el<19:18>
                      n<> u<140> t<Net_decl_assignment> p<141> c<139> l<19:13> el<19:18>
                        n<intf1> u<139> t<STRING_CONST> p<140> l<19:13> el<19:18>
        n<> u<165> t<Non_port_module_item> p<260> c<164> s<188> l<21:3> el<21:24>
          n<> u<164> t<Module_or_generate_item> p<165> c<163> l<21:3> el<21:24>
            n<> u<163> t<Module_common_item> p<164> c<162> l<21:3> el<21:24>
              n<> u<162> t<Module_or_generate_item_declaration> p<163> c<161> l<21:3> el<21:24>
                n<> u<161> t<Package_or_generate_item_declaration> p<162> c<160> l<21:3> el<21:24>
                  n<> u<160> t<Net_declaration> p<161> c<148> l<21:3> el<21:24>
                    n<> u<148> t<NetType_Wire> p<160> s<151> l<21:3> el<21:7>
                    n<> u<151> t<Data_type_or_implicit> p<160> c<150> s<159> l<21:8> el<21:12>
                      n<intf> u<150> t<Data_type> p<151> c<149> l<21:8> el<21:12>
                        n<intf> u<149> t<STRING_CONST> p<150> l<21:8> el<21:12>
                    n<> u<159> t<List_of_net_decl_assignments> p<160> c<158> l<21:13> el<21:23>
                      n<> u<158> t<Net_decl_assignment> p<159> c<152> l<21:13> el<21:23>
                        n<intf2> u<152> t<STRING_CONST> p<158> s<157> l<21:13> el<21:18>
                        n<> u<157> t<Unpacked_dimension> p<158> c<156> l<21:20> el<21:23>
                          n<> u<156> t<Constant_expression> p<157> c<155> l<21:21> el<21:22>
                            n<> u<155> t<Constant_primary> p<156> c<154> l<21:21> el<21:22>
                              n<> u<154> t<Primary_literal> p<155> c<153> l<21:21> el<21:22>
                                n<2> u<153> t<INT_CONST> p<154> l<21:21> el<21:22>
        n<> u<188> t<Non_port_module_item> p<260> c<187> s<216> l<22:3> el<22:27>
          n<> u<187> t<Module_or_generate_item> p<188> c<186> l<22:3> el<22:27>
            n<> u<186> t<Module_common_item> p<187> c<185> l<22:3> el<22:27>
              n<> u<185> t<Module_or_generate_item_declaration> p<186> c<184> l<22:3> el<22:27>
                n<> u<184> t<Package_or_generate_item_declaration> p<185> c<183> l<22:3> el<22:27>
                  n<> u<183> t<Net_declaration> p<184> c<166> l<22:3> el<22:27>
                    n<> u<166> t<NetType_Wire> p<183> s<169> l<22:3> el<22:7>
                    n<> u<169> t<Data_type_or_implicit> p<183> c<168> s<182> l<22:8> el<22:12>
                      n<intf> u<168> t<Data_type> p<169> c<167> l<22:8> el<22:12>
                        n<intf> u<167> t<STRING_CONST> p<168> l<22:8> el<22:12>
                    n<> u<182> t<List_of_net_decl_assignments> p<183> c<181> l<22:13> el<22:26>
                      n<> u<181> t<Net_decl_assignment> p<182> c<170> l<22:13> el<22:26>
                        n<intf3> u<170> t<STRING_CONST> p<181> s<175> l<22:13> el<22:18>
                        n<> u<175> t<Unpacked_dimension> p<181> c<174> s<180> l<22:20> el<22:23>
                          n<> u<174> t<Constant_expression> p<175> c<173> l<22:21> el<22:22>
                            n<> u<173> t<Constant_primary> p<174> c<172> l<22:21> el<22:22>
                              n<> u<172> t<Primary_literal> p<173> c<171> l<22:21> el<22:22>
                                n<2> u<171> t<INT_CONST> p<172> l<22:21> el<22:22>
                        n<> u<180> t<Unpacked_dimension> p<181> c<179> l<22:23> el<22:26>
                          n<> u<179> t<Constant_expression> p<180> c<178> l<22:24> el<22:25>
                            n<> u<178> t<Constant_primary> p<179> c<177> l<22:24> el<22:25>
                              n<> u<177> t<Primary_literal> p<178> c<176> l<22:24> el<22:25>
                                n<3> u<176> t<INT_CONST> p<177> l<22:24> el<22:25>
        n<> u<216> t<Non_port_module_item> p<260> c<215> s<234> l<26:3> el<26:33>
          n<> u<215> t<Module_or_generate_item> p<216> c<214> l<26:3> el<26:33>
            n<> u<214> t<Module_common_item> p<215> c<213> l<26:3> el<26:33>
              n<> u<213> t<Module_or_generate_item_declaration> p<214> c<212> l<26:3> el<26:33>
                n<> u<212> t<Package_or_generate_item_declaration> p<213> c<211> l<26:3> el<26:33>
                  n<> u<211> t<Data_declaration> p<212> c<210> l<26:3> el<26:33>
                    n<> u<210> t<Variable_declaration> p<211> c<200> l<26:3> el<26:33>
                      n<> u<200> t<Data_type> p<210> c<189> s<209> l<26:3> el<26:15>
                        n<> u<189> t<IntVec_TypeLogic> p<200> s<199> l<26:3> el<26:8>
                        n<> u<199> t<Packed_dimension> p<200> c<198> l<26:9> el<26:15>
                          n<> u<198> t<Constant_range> p<199> c<193> l<26:10> el<26:14>
                            n<> u<193> t<Constant_expression> p<198> c<192> s<197> l<26:10> el<26:12>
                              n<> u<192> t<Constant_primary> p<193> c<191> l<26:10> el<26:12>
                                n<> u<191> t<Primary_literal> p<192> c<190> l<26:10> el<26:12>
                                  n<33> u<190> t<INT_CONST> p<191> l<26:10> el<26:12>
                            n<> u<197> t<Constant_expression> p<198> c<196> l<26:13> el<26:14>
                              n<> u<196> t<Constant_primary> p<197> c<195> l<26:13> el<26:14>
                                n<> u<195> t<Primary_literal> p<196> c<194> l<26:13> el<26:14>
                                  n<0> u<194> t<INT_CONST> p<195> l<26:13> el<26:14>
                      n<> u<209> t<List_of_variable_decl_assignments> p<210> c<208> l<26:16> el<26:32>
                        n<> u<208> t<Variable_decl_assignment> p<209> c<201> l<26:16> el<26:32>
                          n<csr_pmp_addr> u<201> t<STRING_CONST> p<208> s<207> l<26:16> el<26:28>
                          n<> u<207> t<Variable_dimension> p<208> c<206> l<26:29> el<26:32>
                            n<> u<206> t<Unpacked_dimension> p<207> c<205> l<26:29> el<26:32>
                              n<> u<205> t<Constant_expression> p<206> c<204> l<26:30> el<26:31>
                                n<> u<204> t<Constant_primary> p<205> c<203> l<26:30> el<26:31>
                                  n<> u<203> t<Primary_literal> p<204> c<202> l<26:30> el<26:31>
                                    n<2> u<202> t<INT_CONST> p<203> l<26:30> el<26:31>
        n<> u<234> t<Non_port_module_item> p<260> c<233> s<258> l<27:3> el<27:33>
          n<> u<233> t<Module_or_generate_item> p<234> c<232> l<27:3> el<27:33>
            n<> u<232> t<Module_common_item> p<233> c<231> l<27:3> el<27:33>
              n<> u<231> t<Module_or_generate_item_declaration> p<232> c<230> l<27:3> el<27:33>
                n<> u<230> t<Package_or_generate_item_declaration> p<231> c<229> l<27:3> el<27:33>
                  n<> u<229> t<Data_declaration> p<230> c<228> l<27:3> el<27:33>
                    n<> u<228> t<Variable_declaration> p<229> c<218> l<27:3> el<27:33>
                      n<> u<218> t<Data_type> p<228> c<217> s<227> l<27:3> el<27:8>
                        n<> u<217> t<IntVec_TypeLogic> p<218> l<27:3> el<27:8>
                      n<> u<227> t<List_of_variable_decl_assignments> p<228> c<226> l<27:16> el<27:32>
                        n<> u<226> t<Variable_decl_assignment> p<227> c<219> l<27:16> el<27:32>
                          n<pmp_req_err> u<219> t<STRING_CONST> p<226> s<225> l<27:16> el<27:27>
                          n<> u<225> t<Variable_dimension> p<226> c<224> l<27:29> el<27:32>
                            n<> u<224> t<Unpacked_dimension> p<225> c<223> l<27:29> el<27:32>
                              n<> u<223> t<Constant_expression> p<224> c<222> l<27:30> el<27:31>
                                n<> u<222> t<Constant_primary> p<223> c<221> l<27:30> el<27:31>
                                  n<> u<221> t<Primary_literal> p<222> c<220> l<27:30> el<27:31>
                                    n<2> u<220> t<INT_CONST> p<221> l<27:30> el<27:31>
        n<> u<258> t<Non_port_module_item> p<260> c<257> s<259> l<28:3> el<28:37>
          n<> u<257> t<Module_or_generate_item> p<258> c<256> l<28:3> el<28:37>
            n<> u<256> t<Module_common_item> p<257> c<255> l<28:3> el<28:37>
              n<> u<255> t<Module_or_generate_item_declaration> p<256> c<254> l<28:3> el<28:37>
                n<> u<254> t<Package_or_generate_item_declaration> p<255> c<253> l<28:3> el<28:37>
                  n<> u<253> t<Data_declaration> p<254> c<252> l<28:3> el<28:37>
                    n<> u<252> t<Variable_declaration> p<253> c<236> l<28:3> el<28:37>
                      n<> u<236> t<Data_type> p<252> c<235> s<251> l<28:3> el<28:8>
                        n<> u<235> t<IntVec_TypeLogic> p<236> l<28:3> el<28:8>
                      n<> u<251> t<List_of_variable_decl_assignments> p<252> c<250> l<28:16> el<28:36>
                        n<> u<250> t<Variable_decl_assignment> p<251> c<237> l<28:16> el<28:36>
                          n<pmp_req_err1> u<237> t<STRING_CONST> p<250> s<243> l<28:16> el<28:28>
                          n<> u<243> t<Variable_dimension> p<250> c<242> s<249> l<28:30> el<28:33>
                            n<> u<242> t<Unpacked_dimension> p<243> c<241> l<28:30> el<28:33>
                              n<> u<241> t<Constant_expression> p<242> c<240> l<28:31> el<28:32>
                                n<> u<240> t<Constant_primary> p<241> c<239> l<28:31> el<28:32>
                                  n<> u<239> t<Primary_literal> p<240> c<238> l<28:31> el<28:32>
                                    n<2> u<238> t<INT_CONST> p<239> l<28:31> el<28:32>
                          n<> u<249> t<Variable_dimension> p<250> c<248> l<28:33> el<28:36>
                            n<> u<248> t<Unpacked_dimension> p<249> c<247> l<28:33> el<28:36>
                              n<> u<247> t<Constant_expression> p<248> c<246> l<28:34> el<28:35>
                                n<> u<246> t<Constant_primary> p<247> c<245> l<28:34> el<28:35>
                                  n<> u<245> t<Primary_literal> p<246> c<244> l<28:34> el<28:35>
                                    n<3> u<244> t<INT_CONST> p<245> l<28:34> el<28:35>
        n<> u<259> t<ENDMODULE> p<260> l<31:1> el<31:10>
    n<> u<354> t<Description> p<557> c<353> s<507> l<34:1> el<44:10>
      n<> u<353> t<Module_declaration> p<354> c<265> l<34:1> el<44:10>
        n<> u<265> t<Module_nonansi_header> p<353> c<262> s<312> l<34:1> el<34:15>
          n<module> u<262> t<Module_keyword> p<265> s<263> l<34:1> el<34:7>
          n<dut2> u<263> t<STRING_CONST> p<265> s<264> l<34:8> el<34:12>
          n<> u<264> t<List_of_ports> p<265> l<34:12> el<34:14>
        n<> u<312> t<Module_item> p<353> c<311> s<320> l<36:3> el<39:11>
          n<> u<311> t<Non_port_module_item> p<312> c<310> l<36:3> el<39:11>
            n<> u<310> t<Module_or_generate_item> p<311> c<309> l<36:3> el<39:11>
              n<> u<309> t<Module_common_item> p<310> c<308> l<36:3> el<39:11>
                n<> u<308> t<Module_or_generate_item_declaration> p<309> c<307> l<36:3> el<39:11>
                  n<> u<307> t<Package_or_generate_item_declaration> p<308> c<306> l<36:3> el<39:11>
                    n<> u<306> t<Data_declaration> p<307> c<305> l<36:3> el<39:11>
                      n<> u<305> t<Type_declaration> p<306> c<303> l<36:3> el<39:11>
                        n<> u<303> t<Data_type> p<305> c<267> s<304> l<36:11> el<39:4>
                          n<> u<267> t<Struct_union> p<303> c<266> s<268> l<36:11> el<36:17>
                            n<> u<266> t<Struct_keyword> p<267> l<36:11> el<36:17>
                          n<> u<268> t<Packed_keyword> p<303> s<285> l<36:18> el<36:24>
                          n<> u<285> t<Struct_union_member> p<303> c<281> s<302> l<37:6> el<37:25>
                            n<> u<281> t<Data_type_or_void> p<285> c<280> s<284> l<37:6> el<37:17>
                              n<> u<280> t<Data_type> p<281> c<269> l<37:6> el<37:17>
                                n<> u<269> t<IntVec_TypeBit> p<280> s<279> l<37:6> el<37:9>
                                n<> u<279> t<Packed_dimension> p<280> c<278> l<37:12> el<37:17>
                                  n<> u<278> t<Constant_range> p<279> c<273> l<37:13> el<37:16>
                                    n<> u<273> t<Constant_expression> p<278> c<272> s<277> l<37:13> el<37:14>
                                      n<> u<272> t<Constant_primary> p<273> c<271> l<37:13> el<37:14>
                                        n<> u<271> t<Primary_literal> p<272> c<270> l<37:13> el<37:14>
                                          n<7> u<270> t<INT_CONST> p<271> l<37:13> el<37:14>
                                    n<> u<277> t<Constant_expression> p<278> c<276> l<37:15> el<37:16>
                                      n<> u<276> t<Constant_primary> p<277> c<275> l<37:15> el<37:16>
                                        n<> u<275> t<Primary_literal> p<276> c<274> l<37:15> el<37:16>
                                          n<0> u<274> t<INT_CONST> p<275> l<37:15> el<37:16>
                            n<> u<284> t<List_of_variable_decl_assignments> p<285> c<283> l<37:20> el<37:24>
                              n<> u<283> t<Variable_decl_assignment> p<284> c<282> l<37:20> el<37:24>
                                n<addr> u<282> t<STRING_CONST> p<283> l<37:20> el<37:24>
                          n<> u<302> t<Struct_union_member> p<303> c<298> l<38:6> el<38:25>
                            n<> u<298> t<Data_type_or_void> p<302> c<297> s<301> l<38:6> el<38:17>
                              n<> u<297> t<Data_type> p<298> c<286> l<38:6> el<38:17>
                                n<> u<286> t<IntVec_TypeBit> p<297> s<296> l<38:6> el<38:9>
                                n<> u<296> t<Packed_dimension> p<297> c<295> l<38:12> el<38:17>
                                  n<> u<295> t<Constant_range> p<296> c<290> l<38:13> el<38:16>
                                    n<> u<290> t<Constant_expression> p<295> c<289> s<294> l<38:13> el<38:14>
                                      n<> u<289> t<Constant_primary> p<290> c<288> l<38:13> el<38:14>
                                        n<> u<288> t<Primary_literal> p<289> c<287> l<38:13> el<38:14>
                                          n<7> u<287> t<INT_CONST> p<288> l<38:13> el<38:14>
                                    n<> u<294> t<Constant_expression> p<295> c<293> l<38:15> el<38:16>
                                      n<> u<293> t<Constant_primary> p<294> c<292> l<38:15> el<38:16>
                                        n<> u<292> t<Primary_literal> p<293> c<291> l<38:15> el<38:16>
                                          n<0> u<291> t<INT_CONST> p<292> l<38:15> el<38:16>
                            n<> u<301> t<List_of_variable_decl_assignments> p<302> c<300> l<38:20> el<38:24>
                              n<> u<300> t<Variable_decl_assignment> p<301> c<299> l<38:20> el<38:24>
                                n<data> u<299> t<STRING_CONST> p<300> l<38:20> el<38:24>
                        n<mem_s> u<304> t<STRING_CONST> p<305> l<39:5> el<39:10>
        n<> u<320> t<Module_item> p<353> c<319> s<333> l<41:3> el<41:13>
          n<> u<319> t<Port_declaration> p<320> c<318> l<41:3> el<41:12>
            n<> u<318> t<Interface_port_declaration> p<319> c<314> l<41:3> el<41:12>
              n<mem_s> u<314> t<Interface_identifier> p<318> c<313> s<317> l<41:3> el<41:8>
                n<mem_s> u<313> t<STRING_CONST> p<314> l<41:3> el<41:8>
              n<> u<317> t<List_of_interface_identifiers> p<318> c<316> l<41:9> el<41:12>
                n<mem> u<316> t<Interface_identifier> p<317> c<315> l<41:9> el<41:12>
                  n<mem> u<315> t<STRING_CONST> p<316> l<41:9> el<41:12>
        n<> u<333> t<Module_item> p<353> c<332> s<351> l<42:3> el<42:21>
          n<> u<332> t<Port_declaration> p<333> c<331> l<42:3> el<42:20>
            n<> u<331> t<Interface_port_declaration> p<332> c<322> l<42:3> el<42:20>
              n<mem_s> u<322> t<Interface_identifier> p<331> c<321> s<330> l<42:3> el<42:8>
                n<mem_s> u<321> t<STRING_CONST> p<322> l<42:3> el<42:8>
              n<> u<330> t<List_of_interface_identifiers> p<331> c<324> l<42:9> el<42:20>
                n<memArr> u<324> t<Interface_identifier> p<330> c<323> s<329> l<42:9> el<42:15>
                  n<memArr> u<323> t<STRING_CONST> p<324> l<42:9> el<42:15>
                n<> u<329> t<Unpacked_dimension> p<330> c<328> l<42:16> el<42:20>
                  n<> u<328> t<Constant_expression> p<329> c<327> l<42:17> el<42:19>
                    n<> u<327> t<Constant_primary> p<328> c<326> l<42:17> el<42:19>
                      n<> u<326> t<Primary_literal> p<327> c<325> l<42:17> el<42:19>
                        n<20> u<325> t<INT_CONST> p<326> l<42:17> el<42:19>
        n<> u<351> t<Module_item> p<353> c<350> s<352> l<43:3> el<43:27>
          n<> u<350> t<Port_declaration> p<351> c<349> l<43:3> el<43:26>
            n<> u<349> t<Interface_port_declaration> p<350> c<335> l<43:3> el<43:26>
              n<mem_s> u<335> t<Interface_identifier> p<349> c<334> s<348> l<43:3> el<43:8>
                n<mem_s> u<334> t<STRING_CONST> p<335> l<43:3> el<43:8>
              n<> u<348> t<List_of_interface_identifiers> p<349> c<337> l<43:9> el<43:26>
                n<memMulti> u<337> t<Interface_identifier> p<348> c<336> s<342> l<43:9> el<43:17>
                  n<memMulti> u<336> t<STRING_CONST> p<337> l<43:9> el<43:17>
                n<> u<342> t<Unpacked_dimension> p<348> c<341> s<347> l<43:18> el<43:22>
                  n<> u<341> t<Constant_expression> p<342> c<340> l<43:19> el<43:21>
                    n<> u<340> t<Constant_primary> p<341> c<339> l<43:19> el<43:21>
                      n<> u<339> t<Primary_literal> p<340> c<338> l<43:19> el<43:21>
                        n<20> u<338> t<INT_CONST> p<339> l<43:19> el<43:21>
                n<> u<347> t<Unpacked_dimension> p<348> c<346> l<43:22> el<43:26>
                  n<> u<346> t<Constant_expression> p<347> c<345> l<43:23> el<43:25>
                    n<> u<345> t<Constant_primary> p<346> c<344> l<43:23> el<43:25>
                      n<> u<344> t<Primary_literal> p<345> c<343> l<43:23> el<43:25>
                        n<30> u<343> t<INT_CONST> p<344> l<43:23> el<43:25>
        n<> u<352> t<ENDMODULE> p<353> l<44:1> el<44:10>
    n<> u<507> t<Description> p<557> c<506> s<556> l<47:1> el<66:10>
      n<> u<506> t<Module_declaration> p<507> c<358> l<47:1> el<66:10>
        n<> u<358> t<Module_nonansi_header> p<506> c<355> s<386> l<47:1> el<47:30>
          n<module> u<355> t<Module_keyword> p<358> s<356> l<47:1> el<47:7>
          n<prim_generic_ram_1> u<356> t<STRING_CONST> p<358> s<357> l<47:8> el<47:26>
          n<> u<357> t<List_of_ports> p<358> l<47:27> el<47:29>
        n<> u<386> t<Module_item> p<506> c<385> s<413> l<49:3> el<51:20>
          n<> u<385> t<Non_port_module_item> p<386> c<384> l<49:3> el<51:20>
            n<> u<384> t<Module_or_generate_item> p<385> c<383> l<49:3> el<51:20>
              n<> u<383> t<Module_common_item> p<384> c<382> l<49:3> el<51:20>
                n<> u<382> t<Module_or_generate_item_declaration> p<383> c<381> l<49:3> el<51:20>
                  n<> u<381> t<Package_or_generate_item_declaration> p<382> c<380> l<49:3> el<51:20>
                    n<> u<380> t<Data_declaration> p<381> c<379> l<49:3> el<51:20>
                      n<> u<379> t<Type_declaration> p<380> c<377> l<49:3> el<51:20>
                        n<> u<377> t<Data_type> p<379> c<370> s<378> l<49:11> el<51:4>
                          n<> u<370> t<Enum_base_type> p<377> c<359> s<376> l<49:16> el<49:27>
                            n<> u<359> t<IntVec_TypeLogic> p<370> s<369> l<49:16> el<49:21>
                            n<> u<369> t<Packed_dimension> p<370> c<368> l<49:22> el<49:27>
                              n<> u<368> t<Constant_range> p<369> c<363> l<49:23> el<49:26>
                                n<> u<363> t<Constant_expression> p<368> c<362> s<367> l<49:23> el<49:24>
                                  n<> u<362> t<Constant_primary> p<363> c<361> l<49:23> el<49:24>
                                    n<> u<361> t<Primary_literal> p<362> c<360> l<49:23> el<49:24>
                                      n<1> u<360> t<INT_CONST> p<361> l<49:23> el<49:24>
                                n<> u<367> t<Constant_expression> p<368> c<366> l<49:25> el<49:26>
                                  n<> u<366> t<Constant_primary> p<367> c<365> l<49:25> el<49:26>
                                    n<> u<365> t<Primary_literal> p<366> c<364> l<49:25> el<49:26>
                                      n<0> u<364> t<INT_CONST> p<365> l<49:25> el<49:26>
                          n<> u<376> t<Enum_name_declaration> p<377> c<371> l<50:5> el<50:27>
                            n<PMP_MODE_TOR> u<371> t<STRING_CONST> p<376> s<375> l<50:5> el<50:17>
                            n<> u<375> t<Constant_expression> p<376> c<374> l<50:22> el<50:27>
                              n<> u<374> t<Constant_primary> p<375> c<373> l<50:22> el<50:27>
                                n<> u<373> t<Primary_literal> p<374> c<372> l<50:22> el<50:27>
                                  n<2'b01> u<372> t<INT_CONST> p<373> l<50:22> el<50:27>
                        n<pmp_cfg_mode_e> u<378> t<STRING_CONST> p<379> l<51:5> el<51:19>
        n<> u<413> t<Module_item> p<506> c<412> s<426> l<52:3> el<55:15>
          n<> u<412> t<Non_port_module_item> p<413> c<411> l<52:3> el<55:15>
            n<> u<411> t<Module_or_generate_item> p<412> c<410> l<52:3> el<55:15>
              n<> u<410> t<Module_common_item> p<411> c<409> l<52:3> el<55:15>
                n<> u<409> t<Module_or_generate_item_declaration> p<410> c<408> l<52:3> el<55:15>
                  n<> u<408> t<Package_or_generate_item_declaration> p<409> c<407> l<52:3> el<55:15>
                    n<> u<407> t<Data_declaration> p<408> c<406> l<52:3> el<55:15>
                      n<> u<406> t<Type_declaration> p<407> c<404> l<52:3> el<55:15>
                        n<> u<404> t<Data_type> p<406> c<388> s<405> l<52:11> el<55:4>
                          n<> u<388> t<Struct_union> p<404> c<387> s<389> l<52:11> el<52:17>
                            n<> u<387> t<Struct_keyword> p<388> l<52:11> el<52:17>
                          n<> u<389> t<Packed_keyword> p<404> s<396> l<52:18> el<52:24>
                          n<> u<396> t<Struct_union_member> p<404> c<392> s<403> l<53:5> el<53:25>
                            n<> u<392> t<Data_type_or_void> p<396> c<391> s<395> l<53:5> el<53:10>
                              n<> u<391> t<Data_type> p<392> c<390> l<53:5> el<53:10>
                                n<> u<390> t<IntVec_TypeLogic> p<391> l<53:5> el<53:10>
                            n<> u<395> t<List_of_variable_decl_assignments> p<396> c<394> l<53:20> el<53:24>
                              n<> u<394> t<Variable_decl_assignment> p<395> c<393> l<53:20> el<53:24>
                                n<lock> u<393> t<STRING_CONST> p<394> l<53:20> el<53:24>
                          n<> u<403> t<Struct_union_member> p<404> c<399> l<54:5> el<54:25>
                            n<> u<399> t<Data_type_or_void> p<403> c<398> s<402> l<54:5> el<54:19>
                              n<pmp_cfg_mode_e> u<398> t<Data_type> p<399> c<397> l<54:5> el<54:19>
                                n<pmp_cfg_mode_e> u<397> t<STRING_CONST> p<398> l<54:5> el<54:19>
                            n<> u<402> t<List_of_variable_decl_assignments> p<403> c<401> l<54:20> el<54:24>
                              n<> u<401> t<Variable_decl_assignment> p<402> c<400> l<54:20> el<54:24>
                                n<mode> u<400> t<STRING_CONST> p<401> l<54:20> el<54:24>
                        n<pmp_cfg_t> u<405> t<STRING_CONST> p<406> l<55:5> el<55:14>
        n<> u<426> t<Module_item> p<506> c<425> s<504> l<57:3> el<57:30>
          n<> u<425> t<Port_declaration> p<426> c<424> l<57:3> el<57:29>
            n<> u<424> t<Interface_port_declaration> p<425> c<415> l<57:3> el<57:29>
              n<pmp_cfg_t> u<415> t<Interface_identifier> p<424> c<414> s<423> l<57:3> el<57:12>
                n<pmp_cfg_t> u<414> t<STRING_CONST> p<415> l<57:3> el<57:12>
              n<> u<423> t<List_of_interface_identifiers> p<424> c<417> l<57:17> el<57:29>
                n<pmp_cfg> u<417> t<Interface_identifier> p<423> c<416> s<422> l<57:17> el<57:24>
                  n<pmp_cfg> u<416> t<STRING_CONST> p<417> l<57:17> el<57:24>
                n<> u<422> t<Unpacked_dimension> p<423> c<421> l<57:26> el<57:29>
                  n<> u<421> t<Constant_expression> p<422> c<420> l<57:27> el<57:28>
                    n<> u<420> t<Constant_primary> p<421> c<419> l<57:27> el<57:28>
                      n<> u<419> t<Primary_literal> p<420> c<418> l<57:27> el<57:28>
                        n<2> u<418> t<INT_CONST> p<419> l<57:27> el<57:28>
        n<> u<504> t<Module_item> p<506> c<503> s<505> l<59:2> el<64:5>
          n<> u<503> t<Non_port_module_item> p<504> c<502> l<59:2> el<64:5>
            n<> u<502> t<Module_or_generate_item> p<503> c<501> l<59:2> el<64:5>
              n<> u<501> t<Module_common_item> p<502> c<500> l<59:2> el<64:5>
                n<> u<500> t<Loop_generate_construct> p<501> c<432> l<59:2> el<64:5>
                  n<> u<432> t<Genvar_initialization> p<500> c<427> s<442> l<59:7> el<59:19>
                    n<i> u<427> t<STRING_CONST> p<432> s<431> l<59:14> el<59:15>
                    n<> u<431> t<Constant_expression> p<432> c<430> l<59:18> el<59:19>
                      n<> u<430> t<Constant_primary> p<431> c<429> l<59:18> el<59:19>
                        n<> u<429> t<Primary_literal> p<430> c<428> l<59:18> el<59:19>
                          n<0> u<428> t<INT_CONST> p<429> l<59:18> el<59:19>
                  n<> u<442> t<Constant_expression> p<500> c<436> s<445> l<59:21> el<59:26>
                    n<> u<436> t<Constant_expression> p<442> c<435> s<441> l<59:21> el<59:22>
                      n<> u<435> t<Constant_primary> p<436> c<434> l<59:21> el<59:22>
                        n<> u<434> t<Primary_literal> p<435> c<433> l<59:21> el<59:22>
                          n<i> u<433> t<STRING_CONST> p<434> l<59:21> el<59:22>
                    n<> u<441> t<BinOp_Less> p<442> s<440> l<59:23> el<59:24>
                    n<> u<440> t<Constant_expression> p<442> c<439> l<59:25> el<59:26>
                      n<> u<439> t<Constant_primary> p<440> c<438> l<59:25> el<59:26>
                        n<> u<438> t<Primary_literal> p<439> c<437> l<59:25> el<59:26>
                          n<2> u<437> t<INT_CONST> p<438> l<59:25> el<59:26>
                  n<> u<445> t<Genvar_iteration> p<500> c<443> s<499> l<59:28> el<59:31>
                    n<i> u<443> t<STRING_CONST> p<445> s<444> l<59:28> el<59:29>
                    n<> u<444> t<IncDec_PlusPlus> p<445> l<59:29> el<59:31>
                  n<> u<499> t<Generate_item> p<500> c<498> l<59:33> el<64:5>
                    n<> u<498> t<Generate_begin_end_block> p<499> c<446> l<59:33> el<64:5>
                      n<g_pmp_csrs> u<446> t<STRING_CONST> p<498> s<496> l<59:41> el<59:51>
                      n<> u<496> t<Generate_item> p<498> c<495> s<497> l<61:3> el<62:39>
                        n<> u<495> t<Module_or_generate_item> p<496> c<494> l<61:3> el<62:39>
                          n<> u<494> t<Module_common_item> p<495> c<493> l<61:3> el<62:39>
                            n<> u<493> t<Continuous_assign> p<494> c<492> l<61:3> el<62:39>
                              n<> u<492> t<List_of_net_assignments> p<493> c<491> l<61:10> el<62:38>
                                n<> u<491> t<Net_assignment> p<492> c<451> l<61:10> el<62:38>
                                  n<> u<451> t<Net_lvalue> p<491> c<448> s<490> l<61:10> el<61:21>
                                    n<> u<448> t<Ps_or_hierarchical_identifier> p<451> c<447> s<450> l<61:10> el<61:21>
                                      n<pmp_addr_we> u<447> t<STRING_CONST> p<448> l<61:10> el<61:21>
                                    n<> u<450> t<Constant_select> p<451> c<449> l<61:22> el<61:22>
                                      n<> u<449> t<Constant_bit_select> p<450> l<61:22> el<61:22>
                                  n<> u<490> t<Expression> p<491> c<464> l<61:24> el<62:38>
                                    n<> u<464> t<Expression> p<490> c<463> s<489> l<61:24> el<61:40>
                                      n<> u<463> t<Unary_Tilda> p<464> s<462> l<61:24> el<61:25>
                                      n<> u<462> t<Expression> p<464> c<461> l<61:25> el<61:40>
                                        n<> u<461> t<Primary> p<462> c<460> l<61:25> el<61:40>
                                          n<> u<460> t<Complex_func_call> p<461> c<452> l<61:25> el<61:40>
                                            n<pmp_cfg> u<452> t<STRING_CONST> p<460> s<456> l<61:25> el<61:32>
                                            n<> u<456> t<Constant_expression> p<460> c<455> s<457> l<61:33> el<61:34>
                                              n<> u<455> t<Constant_primary> p<456> c<454> l<61:33> el<61:34>
                                                n<> u<454> t<Primary_literal> p<455> c<453> l<61:33> el<61:34>
                                                  n<i> u<453> t<STRING_CONST> p<454> l<61:33> el<61:34>
                                            n<lock> u<457> t<STRING_CONST> p<460> s<459> l<61:36> el<61:40>
                                            n<> u<459> t<Select> p<460> c<458> l<61:41> el<61:41>
                                              n<> u<458> t<Bit_select> p<459> l<61:41> el<61:41>
                                    n<> u<489> t<BinOp_BitwAnd> p<490> s<488> l<61:41> el<61:42>
                                    n<> u<488> t<Expression> p<490> c<487> l<62:3> el<62:38>
                                      n<> u<487> t<Expression> p<488> c<481> l<62:4> el<62:37>
                                        n<> u<481> t<Expression> p<487> c<480> s<486> l<62:4> el<62:21>
                                          n<> u<480> t<Primary> p<481> c<479> l<62:4> el<62:21>
                                            n<> u<479> t<Complex_func_call> p<480> c<465> l<62:4> el<62:21>
                                              n<pmp_cfg> u<465> t<STRING_CONST> p<479> s<475> l<62:4> el<62:11>
                                              n<> u<475> t<Constant_expression> p<479> c<469> s<476> l<62:12> el<62:15>
                                                n<> u<469> t<Constant_expression> p<475> c<468> s<474> l<62:12> el<62:13>
                                                  n<> u<468> t<Constant_primary> p<469> c<467> l<62:12> el<62:13>
                                                    n<> u<467> t<Primary_literal> p<468> c<466> l<62:12> el<62:13>
                                                      n<i> u<466> t<STRING_CONST> p<467> l<62:12> el<62:13>
                                                n<> u<474> t<BinOp_Plus> p<475> s<473> l<62:13> el<62:14>
                                                n<> u<473> t<Constant_expression> p<475> c<472> l<62:14> el<62:15>
                                                  n<> u<472> t<Constant_primary> p<473> c<471> l<62:14> el<62:15>
                                                    n<> u<471> t<Primary_literal> p<472> c<470> l<62:14> el<62:15>
                                                      n<1> u<470> t<INT_CONST> p<471> l<62:14> el<62:15>
                                              n<mode> u<476> t<STRING_CONST> p<479> s<478> l<62:17> el<62:21>
                                              n<> u<478> t<Select> p<479> c<477> l<62:22> el<62:22>
                                                n<> u<477> t<Bit_select> p<478> l<62:22> el<62:22>
                                        n<> u<486> t<BinOp_Not> p<487> s<485> l<62:22> el<62:24>
                                        n<> u<485> t<Expression> p<487> c<484> l<62:25> el<62:37>
                                          n<> u<484> t<Primary> p<485> c<483> l<62:25> el<62:37>
                                            n<> u<483> t<Primary_literal> p<484> c<482> l<62:25> el<62:37>
                                              n<PMP_MODE_TOR> u<482> t<STRING_CONST> p<483> l<62:25> el<62:37>
                      n<> u<497> t<END> p<498> l<64:2> el<64:5>
        n<> u<505> t<ENDMODULE> p<506> l<66:1> el<66:10>
    n<> u<556> t<Description> p<557> c<555> l<69:1> el<76:10>
      n<> u<555> t<Module_declaration> p<556> c<510> l<69:1> el<76:10>
        n<> u<510> t<Module_ansi_header> p<555> c<508> s<519> l<69:1> el<69:13>
          n<module> u<508> t<Module_keyword> p<510> s<509> l<69:1> el<69:7>
          n<test> u<509> t<STRING_CONST> p<510> l<69:8> el<69:12>
        n<> u<519> t<Non_port_module_item> p<555> c<518> s<528> l<70:3> el<70:13>
          n<> u<518> t<Module_or_generate_item> p<519> c<517> l<70:3> el<70:13>
            n<> u<517> t<Module_instantiation> p<518> c<511> l<70:3> el<70:13>
              n<dut1> u<511> t<STRING_CONST> p<517> s<516> l<70:3> el<70:7>
              n<> u<516> t<Hierarchical_instance> p<517> c<513> l<70:8> el<70:12>
                n<> u<513> t<Name_of_instance> p<516> c<512> s<515> l<70:8> el<70:10>
                  n<u1> u<512> t<STRING_CONST> p<513> l<70:8> el<70:10>
                n<> u<515> t<List_of_port_connections> p<516> c<514> l<70:11> el<70:11>
                  n<> u<514> t<Ordered_port_connection> p<515> l<70:11> el<70:11>
        n<> u<528> t<Non_port_module_item> p<555> c<527> s<537> l<71:3> el<71:13>
          n<> u<527> t<Module_or_generate_item> p<528> c<526> l<71:3> el<71:13>
            n<> u<526> t<Module_instantiation> p<527> c<520> l<71:3> el<71:13>
              n<dut2> u<520> t<STRING_CONST> p<526> s<525> l<71:3> el<71:7>
              n<> u<525> t<Hierarchical_instance> p<526> c<522> l<71:8> el<71:12>
                n<> u<522> t<Name_of_instance> p<525> c<521> s<524> l<71:8> el<71:10>
                  n<u2> u<521> t<STRING_CONST> p<522> l<71:8> el<71:10>
                n<> u<524> t<List_of_port_connections> p<525> c<523> l<71:11> el<71:11>
                  n<> u<523> t<Ordered_port_connection> p<524> l<71:11> el<71:11>
        n<> u<537> t<Non_port_module_item> p<555> c<536> s<553> l<72:3> el<72:27>
          n<> u<536> t<Module_or_generate_item> p<537> c<535> l<72:3> el<72:27>
            n<> u<535> t<Module_instantiation> p<536> c<529> l<72:3> el<72:27>
              n<prim_generic_ram_1> u<529> t<STRING_CONST> p<535> s<534> l<72:3> el<72:21>
              n<> u<534> t<Hierarchical_instance> p<535> c<531> l<72:22> el<72:26>
                n<> u<531> t<Name_of_instance> p<534> c<530> s<533> l<72:22> el<72:24>
                  n<u3> u<530> t<STRING_CONST> p<531> l<72:22> el<72:24>
                n<> u<533> t<List_of_port_connections> p<534> c<532> l<72:25> el<72:25>
                  n<> u<532> t<Ordered_port_connection> p<533> l<72:25> el<72:25>
        n<> u<553> t<Non_port_module_item> p<555> c<552> s<554> l<74:1> el<75:25>
          n<> u<552> t<Module_or_generate_item> p<553> c<551> l<74:1> el<75:25>
            n<> u<551> t<Module_common_item> p<552> c<550> l<74:1> el<75:25>
              n<> u<550> t<Initial_construct> p<551> c<549> l<74:1> el<75:25>
                n<> u<549> t<Statement_or_null> p<550> c<548> l<75:3> el<75:25>
                  n<> u<548> t<Statement> p<549> c<547> l<75:3> el<75:25>
                    n<> u<547> t<Statement_item> p<548> c<546> l<75:3> el<75:25>
                      n<> u<546> t<Subroutine_call_statement> p<547> c<545> l<75:3> el<75:25>
                        n<> u<545> t<Subroutine_call> p<546> c<538> l<75:3> el<75:24>
                          n<> u<538> t<Dollar_keyword> p<545> s<539> l<75:3> el<75:4>
                          n<vpi_decompiler> u<539> t<STRING_CONST> p<545> s<544> l<75:4> el<75:18>
                          n<> u<544> t<List_of_arguments> p<545> c<543> l<75:19> el<75:23>
                            n<> u<543> t<Expression> p<544> c<542> l<75:19> el<75:23>
                              n<> u<542> t<Primary> p<543> c<541> l<75:19> el<75:23>
                                n<> u<541> t<Primary_literal> p<542> c<540> l<75:19> el<75:23>
                                  n<test> u<540> t<STRING_CONST> p<541> l<75:19> el<75:23>
        n<> u<554> t<ENDMODULE> p<555> l<76:1> el<76:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/StructVar/dut.sv:1:1: No timescale set for "dut1".
[WRN:PA0205] ${SURELOG_DIR}/tests/StructVar/dut.sv:34:1: No timescale set for "dut2".
[WRN:PA0205] ${SURELOG_DIR}/tests/StructVar/dut.sv:47:1: No timescale set for "prim_generic_ram_1".
[WRN:PA0205] ${SURELOG_DIR}/tests/StructVar/dut.sv:69:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/StructVar/dut.sv:1:1: Compile module "work@dut1".
[INF:CP0303] ${SURELOG_DIR}/tests/StructVar/dut.sv:34:1: Compile module "work@dut2".
[INF:CP0303] ${SURELOG_DIR}/tests/StructVar/dut.sv:47:1: Compile module "work@prim_generic_ram_1".
[INF:CP0303] ${SURELOG_DIR}/tests/StructVar/dut.sv:69:1: Compile module "work@test".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               2
ArrayTypespec                                          7
ArrayVar                                               7
Assignment                                             1
Begin                                                  1
BitSelect                                              2
BitTypespec                                            5
Constant                                              35
ContAssign                                             1
Design                                                 1
EnumConst                                              1
EnumTypespec                                           1
GenFor                                                 1
HierPath                                               2
Initial                                                1
LogicNet                                               3
LogicTypespec                                         11
LogicVar                                               3
Module                                                 5
ModuleTypespec                                         3
Operation                                             18
Range                                                 21
RefModule                                              3
RefObj                                                 9
RefTypespec                                           37
RefVar                                                 1
StructTypespec                                         4
StructVar                                              6
SysFuncCall                                            1
TypespecMember                                        10
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/StructVar/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut1
  |vpiVariables:
  \_StructVar: (work@dut1.mem1), line:9:9, endln:9:13
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@dut1.mem1.mem_s), line:9:3, endln:9:8
      |vpiParent:
      \_StructVar: (work@dut1.mem1), line:9:9, endln:9:13
      |vpiName:mem_s
      |vpiFullName:work@dut1.mem1.mem_s
      |vpiActual:
      \_StructTypespec: (mem_s), line:3:11, endln:7:4
    |vpiName:mem1
    |vpiFullName:work@dut1.mem1
    |vpiVisibility:1
  |vpiVariables:
  \_StructVar: (work@dut1), line:11:9, endln:11:13
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@dut1.mem_s), line:11:3, endln:11:8
      |vpiParent:
      \_StructVar: (work@dut1), line:11:9, endln:11:13
      |vpiName:mem_s
      |vpiFullName:work@dut1.mem_s
      |vpiActual:
      \_StructTypespec: (mem_s), line:3:11, endln:7:4
    |vpiFullName:work@dut1
  |vpiVariables:
  \_ArrayVar: (work@dut1.mem2), line:11:9, endln:11:13
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiSize:1
    |vpiTypespec:
    \_RefTypespec: (work@dut1.mem2), line:11:14, endln:11:17
      |vpiParent:
      \_ArrayVar: (work@dut1.mem2), line:11:9, endln:11:13
      |vpiFullName:work@dut1.mem2
      |vpiActual:
      \_ArrayTypespec: , line:11:14, endln:11:17
    |vpiName:mem2
    |vpiFullName:work@dut1.mem2
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:11:14, endln:11:17
      |vpiParent:
      \_ArrayVar: (work@dut1.mem2), line:11:9, endln:11:13
      |vpiRightRange:
      \_Operation: , line:11:15, endln:11:16
        |vpiParent:
        \_Range: , line:11:14, endln:11:17
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:11:15, endln:11:16
          |vpiParent:
          \_Operation: , line:11:15, endln:11:16
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiReg:
    \_StructVar: (work@dut1), line:11:9, endln:11:13
  |vpiVariables:
  \_LogicVar: (work@dut1), line:26:16, endln:26:28
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@dut1), line:26:3, endln:26:15
      |vpiParent:
      \_LogicVar: (work@dut1), line:26:16, endln:26:28
      |vpiFullName:work@dut1
      |vpiActual:
      \_LogicTypespec: , line:26:3, endln:26:15
    |vpiFullName:work@dut1
  |vpiVariables:
  \_ArrayVar: (work@dut1.csr_pmp_addr), line:26:16, endln:26:28
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiSize:1
    |vpiTypespec:
    \_RefTypespec: (work@dut1.csr_pmp_addr), line:26:29, endln:26:32
      |vpiParent:
      \_ArrayVar: (work@dut1.csr_pmp_addr), line:26:16, endln:26:28
      |vpiFullName:work@dut1.csr_pmp_addr
      |vpiActual:
      \_ArrayTypespec: , line:26:29, endln:26:32
    |vpiName:csr_pmp_addr
    |vpiFullName:work@dut1.csr_pmp_addr
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:26:29, endln:26:32
      |vpiParent:
      \_ArrayVar: (work@dut1.csr_pmp_addr), line:26:16, endln:26:28
      |vpiRightRange:
      \_Operation: , line:26:30, endln:26:31
        |vpiParent:
        \_Range: , line:26:29, endln:26:32
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:26:30, endln:26:31
          |vpiParent:
          \_Operation: , line:26:30, endln:26:31
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiReg:
    \_LogicVar: (work@dut1), line:26:16, endln:26:28
  |vpiVariables:
  \_LogicVar: (work@dut1), line:27:16, endln:27:27
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@dut1), line:27:3, endln:27:8
      |vpiParent:
      \_LogicVar: (work@dut1), line:27:16, endln:27:27
      |vpiFullName:work@dut1
      |vpiActual:
      \_LogicTypespec: , line:27:3, endln:27:8
    |vpiFullName:work@dut1
  |vpiVariables:
  \_ArrayVar: (work@dut1.pmp_req_err), line:27:16, endln:27:27
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiSize:1
    |vpiTypespec:
    \_RefTypespec: (work@dut1.pmp_req_err), line:27:29, endln:27:32
      |vpiParent:
      \_ArrayVar: (work@dut1.pmp_req_err), line:27:16, endln:27:27
      |vpiFullName:work@dut1.pmp_req_err
      |vpiActual:
      \_ArrayTypespec: , line:27:29, endln:27:32
    |vpiName:pmp_req_err
    |vpiFullName:work@dut1.pmp_req_err
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:27:29, endln:27:32
      |vpiParent:
      \_ArrayVar: (work@dut1.pmp_req_err), line:27:16, endln:27:27
      |vpiRightRange:
      \_Operation: , line:27:30, endln:27:31
        |vpiParent:
        \_Range: , line:27:29, endln:27:32
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:27:30, endln:27:31
          |vpiParent:
          \_Operation: , line:27:30, endln:27:31
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiReg:
    \_LogicVar: (work@dut1), line:27:16, endln:27:27
  |vpiVariables:
  \_LogicVar: (work@dut1), line:28:16, endln:28:28
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@dut1), line:28:3, endln:28:8
      |vpiParent:
      \_LogicVar: (work@dut1), line:28:16, endln:28:28
      |vpiFullName:work@dut1
      |vpiActual:
      \_LogicTypespec: , line:28:3, endln:28:8
    |vpiFullName:work@dut1
  |vpiVariables:
  \_ArrayVar: (work@dut1.pmp_req_err1), line:28:16, endln:28:28
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiSize:1
    |vpiTypespec:
    \_RefTypespec: (work@dut1.pmp_req_err1), line:28:30, endln:28:33
      |vpiParent:
      \_ArrayVar: (work@dut1.pmp_req_err1), line:28:16, endln:28:28
      |vpiFullName:work@dut1.pmp_req_err1
      |vpiActual:
      \_ArrayTypespec: , line:28:30, endln:28:33
    |vpiName:pmp_req_err1
    |vpiFullName:work@dut1.pmp_req_err1
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:28:30, endln:28:33
      |vpiParent:
      \_ArrayVar: (work@dut1.pmp_req_err1), line:28:16, endln:28:28
      |vpiRightRange:
      \_Operation: , line:28:31, endln:28:32
        |vpiParent:
        \_Range: , line:28:30, endln:28:33
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:28:31, endln:28:32
          |vpiParent:
          \_Operation: , line:28:31, endln:28:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiRange:
    \_Range: , line:28:33, endln:28:36
      |vpiParent:
      \_ArrayVar: (work@dut1.pmp_req_err1), line:28:16, endln:28:28
      |vpiRightRange:
      \_Operation: , line:28:34, endln:28:35
        |vpiParent:
        \_Range: , line:28:33, endln:28:36
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:28:34, endln:28:35
          |vpiParent:
          \_Operation: , line:28:34, endln:28:35
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
    |vpiReg:
    \_LogicVar: (work@dut1), line:28:16, endln:28:28
  |vpiReg:
  \_LogicVar: (work@dut1), line:26:16, endln:26:28
  |vpiReg:
  \_LogicVar: (work@dut1), line:27:16, endln:27:27
  |vpiReg:
  \_LogicVar: (work@dut1), line:28:16, endln:28:28
  |vpiRegArray:
  \_ArrayVar: (work@dut1.mem2), line:11:9, endln:11:13
  |vpiRegArray:
  \_ArrayVar: (work@dut1.csr_pmp_addr), line:26:16, endln:26:28
  |vpiRegArray:
  \_ArrayVar: (work@dut1.pmp_req_err), line:27:16, endln:27:27
  |vpiRegArray:
  \_ArrayVar: (work@dut1.pmp_req_err1), line:28:16, endln:28:28
  |vpiTypedef:
  \_StructTypespec: (mem_s), line:3:11, endln:7:4
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiName:mem_s
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (addr), line:4:20, endln:4:24
      |vpiParent:
      \_StructTypespec: (mem_s), line:3:11, endln:7:4
      |vpiName:addr
      |vpiTypespec:
      \_RefTypespec: (work@dut1.mem_s.addr), line:4:6, endln:4:17
        |vpiParent:
        \_TypespecMember: (addr), line:4:20, endln:4:24
        |vpiFullName:work@dut1.mem_s.addr
        |vpiActual:
        \_BitTypespec: , line:4:6, endln:4:17
    |vpiTypespecMember:
    \_TypespecMember: (data), line:5:20, endln:5:24
      |vpiParent:
      \_StructTypespec: (mem_s), line:3:11, endln:7:4
      |vpiName:data
      |vpiTypespec:
      \_RefTypespec: (work@dut1.mem_s.data), line:5:6, endln:5:17
        |vpiParent:
        \_TypespecMember: (data), line:5:20, endln:5:24
        |vpiFullName:work@dut1.mem_s.data
        |vpiActual:
        \_BitTypespec: , line:5:6, endln:5:17
    |vpiTypespecMember:
    \_TypespecMember: (wr), line:6:20, endln:6:22
      |vpiParent:
      \_StructTypespec: (mem_s), line:3:11, endln:7:4
      |vpiName:wr
      |vpiTypespec:
      \_RefTypespec: (work@dut1.mem_s.wr), line:6:6, endln:6:9
        |vpiParent:
        \_TypespecMember: (wr), line:6:20, endln:6:22
        |vpiFullName:work@dut1.mem_s.wr
        |vpiActual:
        \_BitTypespec: , line:6:6, endln:6:9
  |vpiTypedef:
  \_BitTypespec: , line:4:6, endln:4:17
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiRange:
    \_Range: , line:4:12, endln:4:17
      |vpiParent:
      \_BitTypespec: , line:4:6, endln:4:17
      |vpiLeftRange:
      \_Constant: , line:4:13, endln:4:14
        |vpiParent:
        \_Range: , line:4:12, endln:4:17
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:15, endln:4:16
        |vpiParent:
        \_Range: , line:4:12, endln:4:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_BitTypespec: , line:5:6, endln:5:17
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiRange:
    \_Range: , line:5:12, endln:5:17
      |vpiParent:
      \_BitTypespec: , line:5:6, endln:5:17
      |vpiLeftRange:
      \_Constant: , line:5:13, endln:5:14
        |vpiParent:
        \_Range: , line:5:12, endln:5:17
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:15, endln:5:16
        |vpiParent:
        \_Range: , line:5:12, endln:5:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_BitTypespec: , line:6:6, endln:6:9
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
  |vpiTypedef:
  \_StructTypespec: (intf), line:13:11, endln:17:4
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiName:intf
    |vpiTypespecMember:
    \_TypespecMember: (addr), line:14:22, endln:14:26
      |vpiParent:
      \_StructTypespec: (intf), line:13:11, endln:17:4
      |vpiName:addr
      |vpiTypespec:
      \_RefTypespec: (work@dut1.intf.addr), line:14:6, endln:14:19
        |vpiParent:
        \_TypespecMember: (addr), line:14:22, endln:14:26
        |vpiFullName:work@dut1.intf.addr
        |vpiActual:
        \_LogicTypespec: , line:14:6, endln:14:19
    |vpiTypespecMember:
    \_TypespecMember: (data), line:15:22, endln:15:26
      |vpiParent:
      \_StructTypespec: (intf), line:13:11, endln:17:4
      |vpiName:data
      |vpiTypespec:
      \_RefTypespec: (work@dut1.intf.data), line:15:6, endln:15:19
        |vpiParent:
        \_TypespecMember: (data), line:15:22, endln:15:26
        |vpiFullName:work@dut1.intf.data
        |vpiActual:
        \_LogicTypespec: , line:15:6, endln:15:19
    |vpiTypespecMember:
    \_TypespecMember: (wr), line:16:22, endln:16:24
      |vpiParent:
      \_StructTypespec: (intf), line:13:11, endln:17:4
      |vpiName:wr
      |vpiTypespec:
      \_RefTypespec: (work@dut1.intf.wr), line:16:6, endln:16:11
        |vpiParent:
        \_TypespecMember: (wr), line:16:22, endln:16:24
        |vpiFullName:work@dut1.intf.wr
        |vpiActual:
        \_LogicTypespec: , line:16:6, endln:16:11
  |vpiTypedef:
  \_LogicTypespec: , line:14:6, endln:14:19
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiRange:
    \_Range: , line:14:14, endln:14:19
      |vpiParent:
      \_LogicTypespec: , line:14:6, endln:14:19
      |vpiLeftRange:
      \_Constant: , line:14:15, endln:14:16
        |vpiParent:
        \_Range: , line:14:14, endln:14:19
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:17, endln:14:18
        |vpiParent:
        \_Range: , line:14:14, endln:14:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:15:6, endln:15:19
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiRange:
    \_Range: , line:15:14, endln:15:19
      |vpiParent:
      \_LogicTypespec: , line:15:6, endln:15:19
      |vpiLeftRange:
      \_Constant: , line:15:15, endln:15:16
        |vpiParent:
        \_Range: , line:15:14, endln:15:19
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:17, endln:15:18
        |vpiParent:
        \_Range: , line:15:14, endln:15:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:16:6, endln:16:11
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
  |vpiTypedef:
  \_ArrayTypespec: , line:11:14, endln:11:17
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiElemTypespec:
    \_RefTypespec: (work@dut1.mem_s), line:11:3, endln:11:8
      |vpiParent:
      \_ArrayTypespec: , line:11:14, endln:11:17
      |vpiName:mem_s
      |vpiFullName:work@dut1.mem_s
      |vpiActual:
      \_StructTypespec: (mem_s), line:3:11, endln:7:4
  |vpiTypedef:
  \_LogicTypespec: , line:19:3, endln:19:7
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
  |vpiTypedef:
  \_LogicTypespec: , line:21:3, endln:21:7
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
  |vpiTypedef:
  \_LogicTypespec: , line:22:3, endln:22:7
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
  |vpiTypedef:
  \_LogicTypespec: , line:26:3, endln:26:15
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiRange:
    \_Range: , line:26:9, endln:26:15
      |vpiParent:
      \_LogicTypespec: , line:26:3, endln:26:15
      |vpiLeftRange:
      \_Constant: , line:26:10, endln:26:12
        |vpiParent:
        \_Range: , line:26:9, endln:26:15
        |vpiDecompile:33
        |vpiSize:64
        |UINT:33
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:26:13, endln:26:14
        |vpiParent:
        \_Range: , line:26:9, endln:26:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ArrayTypespec: , line:26:29, endln:26:32
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiElemTypespec:
    \_RefTypespec: (work@dut1), line:26:3, endln:26:15
      |vpiParent:
      \_ArrayTypespec: , line:26:29, endln:26:32
      |vpiFullName:work@dut1
      |vpiActual:
      \_LogicTypespec: , line:26:3, endln:26:15
  |vpiTypedef:
  \_LogicTypespec: , line:27:3, endln:27:8
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
  |vpiTypedef:
  \_ArrayTypespec: , line:27:29, endln:27:32
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiElemTypespec:
    \_RefTypespec: (work@dut1), line:27:3, endln:27:8
      |vpiParent:
      \_ArrayTypespec: , line:27:29, endln:27:32
      |vpiFullName:work@dut1
      |vpiActual:
      \_LogicTypespec: , line:27:3, endln:27:8
  |vpiTypedef:
  \_LogicTypespec: , line:28:3, endln:28:8
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
  |vpiTypedef:
  \_ArrayTypespec: , line:28:30, endln:28:33
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiElemTypespec:
    \_RefTypespec: (work@dut1), line:28:3, endln:28:8
      |vpiParent:
      \_ArrayTypespec: , line:28:30, endln:28:33
      |vpiFullName:work@dut1
      |vpiActual:
      \_LogicTypespec: , line:28:3, endln:28:8
  |vpiImportTypespec:
  \_StructTypespec: (mem_s), line:3:11, endln:7:4
  |vpiImportTypespec:
  \_BitTypespec: , line:4:6, endln:4:17
  |vpiImportTypespec:
  \_BitTypespec: , line:5:6, endln:5:17
  |vpiImportTypespec:
  \_BitTypespec: , line:6:6, endln:6:9
  |vpiImportTypespec:
  \_StructTypespec: (intf), line:13:11, endln:17:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:14:6, endln:14:19
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:6, endln:15:19
  |vpiImportTypespec:
  \_LogicTypespec: , line:16:6, endln:16:11
  |vpiImportTypespec:
  \_StructVar: (work@dut1.mem1), line:9:9, endln:9:13
  |vpiImportTypespec:
  \_StructVar: (work@dut1), line:11:9, endln:11:13
  |vpiImportTypespec:
  \_ArrayVar: (work@dut1.mem2), line:11:9, endln:11:13
  |vpiImportTypespec:
  \_ArrayTypespec: , line:11:14, endln:11:17
  |vpiImportTypespec:
  \_LogicTypespec: , line:19:3, endln:19:7
  |vpiImportTypespec:
  \_LogicNet: (work@dut1.intf1), line:19:13, endln:19:18
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@dut1.intf1), line:19:3, endln:19:7
      |vpiParent:
      \_LogicNet: (work@dut1.intf1), line:19:13, endln:19:18
      |vpiFullName:work@dut1.intf1
      |vpiActual:
      \_LogicTypespec: , line:19:3, endln:19:7
    |vpiName:intf1
    |vpiFullName:work@dut1.intf1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:21:3, endln:21:7
  |vpiImportTypespec:
  \_LogicNet: (work@dut1.intf2), line:21:13, endln:21:18
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@dut1.intf2), line:21:3, endln:21:7
      |vpiParent:
      \_LogicNet: (work@dut1.intf2), line:21:13, endln:21:18
      |vpiFullName:work@dut1.intf2
      |vpiActual:
      \_LogicTypespec: , line:21:3, endln:21:7
    |vpiName:intf2
    |vpiFullName:work@dut1.intf2
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:22:3, endln:22:7
  |vpiImportTypespec:
  \_LogicNet: (work@dut1.intf3), line:22:13, endln:22:18
    |vpiParent:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@dut1.intf3), line:22:3, endln:22:7
      |vpiParent:
      \_LogicNet: (work@dut1.intf3), line:22:13, endln:22:18
      |vpiFullName:work@dut1.intf3
      |vpiActual:
      \_LogicTypespec: , line:22:3, endln:22:7
    |vpiName:intf3
    |vpiFullName:work@dut1.intf3
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:26:3, endln:26:15
  |vpiImportTypespec:
  \_LogicVar: (work@dut1), line:26:16, endln:26:28
  |vpiImportTypespec:
  \_ArrayVar: (work@dut1.csr_pmp_addr), line:26:16, endln:26:28
  |vpiImportTypespec:
  \_ArrayTypespec: , line:26:29, endln:26:32
  |vpiImportTypespec:
  \_LogicTypespec: , line:27:3, endln:27:8
  |vpiImportTypespec:
  \_LogicVar: (work@dut1), line:27:16, endln:27:27
  |vpiImportTypespec:
  \_ArrayVar: (work@dut1.pmp_req_err), line:27:16, endln:27:27
  |vpiImportTypespec:
  \_ArrayTypespec: , line:27:29, endln:27:32
  |vpiImportTypespec:
  \_LogicTypespec: , line:28:3, endln:28:8
  |vpiImportTypespec:
  \_LogicVar: (work@dut1), line:28:16, endln:28:28
  |vpiImportTypespec:
  \_ArrayVar: (work@dut1.pmp_req_err1), line:28:16, endln:28:28
  |vpiImportTypespec:
  \_ArrayTypespec: , line:28:30, endln:28:33
  |vpiDefName:work@dut1
  |vpiNet:
  \_LogicNet: (work@dut1.intf1), line:19:13, endln:19:18
  |vpiNet:
  \_LogicNet: (work@dut1.intf2), line:21:13, endln:21:18
  |vpiNet:
  \_LogicNet: (work@dut1.intf3), line:22:13, endln:22:18
|vpiAllModules:
\_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut2
  |vpiVariables:
  \_StructVar: (work@dut2.mem), line:41:9, endln:41:12
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiTypespec:
    \_RefTypespec: (work@dut2.mem.mem_s), line:41:3, endln:41:8
      |vpiParent:
      \_StructVar: (work@dut2.mem), line:41:9, endln:41:12
      |vpiName:mem_s
      |vpiFullName:work@dut2.mem.mem_s
      |vpiActual:
      \_StructTypespec: (mem_s), line:36:11, endln:39:4
    |vpiName:mem
    |vpiFullName:work@dut2.mem
    |vpiVisibility:1
  |vpiVariables:
  \_StructVar: (work@dut2), line:42:9, endln:42:15
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiTypespec:
    \_RefTypespec: (work@dut2.mem_s), line:42:3, endln:42:8
      |vpiParent:
      \_StructVar: (work@dut2), line:42:9, endln:42:15
      |vpiName:mem_s
      |vpiFullName:work@dut2.mem_s
      |vpiActual:
      \_StructTypespec: (mem_s), line:36:11, endln:39:4
    |vpiFullName:work@dut2
  |vpiVariables:
  \_ArrayVar: (work@dut2.memArr), line:42:9, endln:42:15
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiSize:1
    |vpiTypespec:
    \_RefTypespec: (work@dut2.memArr), line:42:16, endln:42:20
      |vpiParent:
      \_ArrayVar: (work@dut2.memArr), line:42:9, endln:42:15
      |vpiFullName:work@dut2.memArr
      |vpiActual:
      \_ArrayTypespec: , line:42:16, endln:42:20
    |vpiName:memArr
    |vpiFullName:work@dut2.memArr
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:42:16, endln:42:20
      |vpiParent:
      \_ArrayVar: (work@dut2.memArr), line:42:9, endln:42:15
      |vpiRightRange:
      \_Operation: , line:42:17, endln:42:19
        |vpiParent:
        \_Range: , line:42:16, endln:42:20
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:42:17, endln:42:19
          |vpiParent:
          \_Operation: , line:42:17, endln:42:19
          |vpiDecompile:20
          |vpiSize:64
          |UINT:20
          |vpiConstType:9
    |vpiReg:
    \_StructVar: (work@dut2), line:42:9, endln:42:15
  |vpiVariables:
  \_StructVar: (work@dut2), line:43:9, endln:43:17
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiTypespec:
    \_RefTypespec: (work@dut2.mem_s), line:43:3, endln:43:8
      |vpiParent:
      \_StructVar: (work@dut2), line:43:9, endln:43:17
      |vpiName:mem_s
      |vpiFullName:work@dut2.mem_s
      |vpiActual:
      \_StructTypespec: (mem_s), line:36:11, endln:39:4
    |vpiFullName:work@dut2
  |vpiVariables:
  \_ArrayVar: (work@dut2.memMulti), line:43:9, endln:43:17
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiSize:1
    |vpiTypespec:
    \_RefTypespec: (work@dut2.memMulti), line:43:18, endln:43:26
      |vpiParent:
      \_ArrayVar: (work@dut2.memMulti), line:43:9, endln:43:17
      |vpiFullName:work@dut2.memMulti
      |vpiActual:
      \_ArrayTypespec: , line:43:18, endln:43:26
    |vpiName:memMulti
    |vpiFullName:work@dut2.memMulti
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:43:18, endln:43:22
      |vpiParent:
      \_ArrayVar: (work@dut2.memMulti), line:43:9, endln:43:17
      |vpiRightRange:
      \_Operation: , line:43:19, endln:43:21
        |vpiParent:
        \_Range: , line:43:18, endln:43:22
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:43:19, endln:43:21
          |vpiParent:
          \_Operation: , line:43:19, endln:43:21
          |vpiDecompile:20
          |vpiSize:64
          |UINT:20
          |vpiConstType:9
    |vpiRange:
    \_Range: , line:43:22, endln:43:26
      |vpiParent:
      \_ArrayVar: (work@dut2.memMulti), line:43:9, endln:43:17
      |vpiRightRange:
      \_Operation: , line:43:23, endln:43:25
        |vpiParent:
        \_Range: , line:43:22, endln:43:26
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:43:23, endln:43:25
          |vpiParent:
          \_Operation: , line:43:23, endln:43:25
          |vpiDecompile:30
          |vpiSize:64
          |UINT:30
          |vpiConstType:9
    |vpiReg:
    \_StructVar: (work@dut2), line:43:9, endln:43:17
  |vpiRegArray:
  \_ArrayVar: (work@dut2.memArr), line:42:9, endln:42:15
  |vpiRegArray:
  \_ArrayVar: (work@dut2.memMulti), line:43:9, endln:43:17
  |vpiTypedef:
  \_StructTypespec: (mem_s), line:36:11, endln:39:4
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiName:mem_s
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (addr), line:37:20, endln:37:24
      |vpiParent:
      \_StructTypespec: (mem_s), line:36:11, endln:39:4
      |vpiName:addr
      |vpiTypespec:
      \_RefTypespec: (work@dut2.mem_s.addr), line:37:6, endln:37:17
        |vpiParent:
        \_TypespecMember: (addr), line:37:20, endln:37:24
        |vpiFullName:work@dut2.mem_s.addr
        |vpiActual:
        \_BitTypespec: , line:37:6, endln:37:17
    |vpiTypespecMember:
    \_TypespecMember: (data), line:38:20, endln:38:24
      |vpiParent:
      \_StructTypespec: (mem_s), line:36:11, endln:39:4
      |vpiName:data
      |vpiTypespec:
      \_RefTypespec: (work@dut2.mem_s.data), line:38:6, endln:38:17
        |vpiParent:
        \_TypespecMember: (data), line:38:20, endln:38:24
        |vpiFullName:work@dut2.mem_s.data
        |vpiActual:
        \_BitTypespec: , line:38:6, endln:38:17
  |vpiTypedef:
  \_BitTypespec: , line:37:6, endln:37:17
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiRange:
    \_Range: , line:37:12, endln:37:17
      |vpiParent:
      \_BitTypespec: , line:37:6, endln:37:17
      |vpiLeftRange:
      \_Constant: , line:37:13, endln:37:14
        |vpiParent:
        \_Range: , line:37:12, endln:37:17
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:37:15, endln:37:16
        |vpiParent:
        \_Range: , line:37:12, endln:37:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_BitTypespec: , line:38:6, endln:38:17
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiRange:
    \_Range: , line:38:12, endln:38:17
      |vpiParent:
      \_BitTypespec: , line:38:6, endln:38:17
      |vpiLeftRange:
      \_Constant: , line:38:13, endln:38:14
        |vpiParent:
        \_Range: , line:38:12, endln:38:17
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:38:15, endln:38:16
        |vpiParent:
        \_Range: , line:38:12, endln:38:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ArrayTypespec: , line:42:16, endln:42:20
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiElemTypespec:
    \_RefTypespec: (work@dut2.mem_s), line:42:3, endln:42:8
      |vpiParent:
      \_ArrayTypespec: , line:42:16, endln:42:20
      |vpiName:mem_s
      |vpiFullName:work@dut2.mem_s
      |vpiActual:
      \_StructTypespec: (mem_s), line:36:11, endln:39:4
  |vpiTypedef:
  \_ArrayTypespec: , line:43:18, endln:43:26
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
    |vpiElemTypespec:
    \_RefTypespec: (work@dut2.mem_s), line:43:3, endln:43:8
      |vpiParent:
      \_ArrayTypespec: , line:43:18, endln:43:26
      |vpiName:mem_s
      |vpiFullName:work@dut2.mem_s
      |vpiActual:
      \_StructTypespec: (mem_s), line:36:11, endln:39:4
  |vpiImportTypespec:
  \_StructTypespec: (mem_s), line:36:11, endln:39:4
  |vpiImportTypespec:
  \_BitTypespec: , line:37:6, endln:37:17
  |vpiImportTypespec:
  \_BitTypespec: , line:38:6, endln:38:17
  |vpiImportTypespec:
  \_StructVar: (work@dut2.mem), line:41:9, endln:41:12
  |vpiImportTypespec:
  \_StructVar: (work@dut2), line:42:9, endln:42:15
  |vpiImportTypespec:
  \_ArrayVar: (work@dut2.memArr), line:42:9, endln:42:15
  |vpiImportTypespec:
  \_ArrayTypespec: , line:42:16, endln:42:20
  |vpiImportTypespec:
  \_StructVar: (work@dut2), line:43:9, endln:43:17
  |vpiImportTypespec:
  \_ArrayVar: (work@dut2.memMulti), line:43:9, endln:43:17
  |vpiImportTypespec:
  \_ArrayTypespec: , line:43:18, endln:43:26
  |vpiDefName:work@dut2
|vpiAllModules:
\_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@prim_generic_ram_1
  |vpiVariables:
  \_StructVar: (work@prim_generic_ram_1), line:57:17, endln:57:24
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiTypespec:
    \_RefTypespec: (work@prim_generic_ram_1.pmp_cfg_t), line:57:3, endln:57:12
      |vpiParent:
      \_StructVar: (work@prim_generic_ram_1), line:57:17, endln:57:24
      |vpiName:pmp_cfg_t
      |vpiFullName:work@prim_generic_ram_1.pmp_cfg_t
      |vpiActual:
      \_StructTypespec: (pmp_cfg_t), line:52:11, endln:55:4
    |vpiFullName:work@prim_generic_ram_1
  |vpiVariables:
  \_ArrayVar: (work@prim_generic_ram_1.pmp_cfg), line:57:17, endln:57:24
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiSize:1
    |vpiTypespec:
    \_RefTypespec: (work@prim_generic_ram_1.pmp_cfg), line:57:26, endln:57:29
      |vpiParent:
      \_ArrayVar: (work@prim_generic_ram_1.pmp_cfg), line:57:17, endln:57:24
      |vpiFullName:work@prim_generic_ram_1.pmp_cfg
      |vpiActual:
      \_ArrayTypespec: , line:57:26, endln:57:29
    |vpiName:pmp_cfg
    |vpiFullName:work@prim_generic_ram_1.pmp_cfg
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:57:26, endln:57:29
      |vpiParent:
      \_ArrayVar: (work@prim_generic_ram_1.pmp_cfg), line:57:17, endln:57:24
      |vpiRightRange:
      \_Operation: , line:57:27, endln:57:28
        |vpiParent:
        \_Range: , line:57:26, endln:57:29
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:57:27, endln:57:28
          |vpiParent:
          \_Operation: , line:57:27, endln:57:28
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiReg:
    \_StructVar: (work@prim_generic_ram_1), line:57:17, endln:57:24
  |vpiRegArray:
  \_ArrayVar: (work@prim_generic_ram_1.pmp_cfg), line:57:17, endln:57:24
  |vpiInternalScope:
  \_GenFor: (work@prim_generic_ram_1), line:59:2, endln:64:5
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiFullName:work@prim_generic_ram_1
    |vpiVariables:
    \_RefVar: (work@prim_generic_ram_1.i), line:59:14, endln:59:15
      |vpiParent:
      \_GenFor: (work@prim_generic_ram_1), line:59:2, endln:64:5
      |vpiName:i
      |vpiFullName:work@prim_generic_ram_1.i
    |vpiInternalScope:
    \_Begin: (work@prim_generic_ram_1.g_pmp_csrs), line:59:33, endln:64:5
      |vpiParent:
      \_GenFor: (work@prim_generic_ram_1), line:59:2, endln:64:5
      |vpiName:g_pmp_csrs
      |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs
      |vpiImportTypespec:
      \_LogicNet: (work@prim_generic_ram_1.g_pmp_csrs.i), line:61:33, endln:61:34
        |vpiParent:
        \_Begin: (work@prim_generic_ram_1.g_pmp_csrs), line:59:33, endln:64:5
        |vpiName:i
        |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.i
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@prim_generic_ram_1.g_pmp_csrs.pmp_addr_we), line:61:10, endln:61:21
        |vpiParent:
        \_Begin: (work@prim_generic_ram_1.g_pmp_csrs), line:59:33, endln:64:5
        |vpiName:pmp_addr_we
        |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.pmp_addr_we
        |vpiNetType:1
      |vpiStmt:
      \_ContAssign: , line:61:10, endln:62:38
        |vpiParent:
        \_Begin: (work@prim_generic_ram_1.g_pmp_csrs), line:59:33, endln:64:5
        |vpiRhs:
        \_Operation: , line:61:24, endln:62:38
          |vpiParent:
          \_ContAssign: , line:61:10, endln:62:38
          |vpiOpType:28
          |vpiOperand:
          \_Operation: , line:61:24, endln:61:40
            |vpiParent:
            \_Operation: , line:61:24, endln:62:38
            |vpiOpType:4
            |vpiOperand:
            \_HierPath: (pmp_cfg[i].lock), line:61:25, endln:61:40
              |vpiParent:
              \_Operation: , line:61:24, endln:61:40
              |vpiActual:
              \_BitSelect: (pmp_cfg[i]), line:61:25, endln:61:32
                |vpiParent:
                \_HierPath: (pmp_cfg[i].lock), line:61:25, endln:61:40
                |vpiName:pmp_cfg
                |vpiFullName:pmp_cfg[i]
                |vpiActual:
                \_ArrayVar: (work@prim_generic_ram_1.pmp_cfg), line:57:17, endln:57:24
                |vpiIndex:
                \_RefObj: (work@prim_generic_ram_1.g_pmp_csrs.pmp_cfg[i].lock.i), line:61:33, endln:61:34
                  |vpiParent:
                  \_BitSelect: (pmp_cfg[i]), line:61:25, endln:61:32
                  |vpiName:i
                  |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.pmp_cfg[i].lock.i
                  |vpiActual:
                  \_LogicNet: (work@prim_generic_ram_1.g_pmp_csrs.i), line:61:33, endln:61:34
              |vpiActual:
              \_RefObj: (work@prim_generic_ram_1.g_pmp_csrs.lock), line:61:36, endln:61:40
                |vpiParent:
                \_HierPath: (pmp_cfg[i].lock), line:61:25, endln:61:40
                |vpiName:lock
                |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.lock
                |vpiActual:
                \_TypespecMember: (lock), line:53:20, endln:53:24
              |vpiName:pmp_cfg[i].lock
          |vpiOperand:
          \_Operation: , line:62:4, endln:62:37
            |vpiParent:
            \_Operation: , line:61:24, endln:62:38
            |vpiOpType:15
            |vpiOperand:
            \_HierPath: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
              |vpiParent:
              \_Operation: , line:62:4, endln:62:37
              |vpiActual:
              \_BitSelect: (pmp_cfg[i + 1]), line:62:4, endln:62:11
                |vpiParent:
                \_HierPath: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
                |vpiName:pmp_cfg
                |vpiFullName:pmp_cfg[i + 1]
                |vpiActual:
                \_ArrayVar: (work@prim_generic_ram_1.pmp_cfg), line:57:17, endln:57:24
                |vpiIndex:
                \_Operation: , line:62:12, endln:62:15
                  |vpiParent:
                  \_BitSelect: (pmp_cfg[i + 1]), line:62:4, endln:62:11
                  |vpiOpType:24
                  |vpiOperand:
                  \_RefObj: (work@prim_generic_ram_1.g_pmp_csrs.pmp_cfg[i + 1].mode.pmp_cfg.i), line:62:12, endln:62:13
                    |vpiParent:
                    \_Operation: , line:62:12, endln:62:15
                    |vpiName:i
                    |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.pmp_cfg[i + 1].mode.pmp_cfg.i
                    |vpiActual:
                    \_LogicNet: (work@prim_generic_ram_1.g_pmp_csrs.i), line:61:33, endln:61:34
                  |vpiOperand:
                  \_Constant: , line:62:14, endln:62:15
                    |vpiParent:
                    \_Operation: , line:62:12, endln:62:15
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
              |vpiActual:
              \_RefObj: (work@prim_generic_ram_1.g_pmp_csrs.mode), line:62:17, endln:62:21
                |vpiParent:
                \_HierPath: (pmp_cfg[i + 1].mode), line:62:4, endln:62:21
                |vpiName:mode
                |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.mode
                |vpiActual:
                \_TypespecMember: (mode), line:54:20, endln:54:24
              |vpiName:pmp_cfg[i + 1].mode
            |vpiOperand:
            \_RefObj: (work@prim_generic_ram_1.g_pmp_csrs.PMP_MODE_TOR), line:62:25, endln:62:37
              |vpiParent:
              \_Operation: , line:62:4, endln:62:37
              |vpiName:PMP_MODE_TOR
              |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.PMP_MODE_TOR
              |vpiActual:
              \_EnumConst: (PMP_MODE_TOR), line:50:5, endln:50:27
        |vpiLhs:
        \_RefObj: (work@prim_generic_ram_1.g_pmp_csrs.pmp_addr_we), line:61:10, endln:61:21
          |vpiParent:
          \_ContAssign: , line:61:10, endln:62:38
          |vpiName:pmp_addr_we
          |vpiFullName:work@prim_generic_ram_1.g_pmp_csrs.pmp_addr_we
          |vpiActual:
          \_LogicNet: (work@prim_generic_ram_1.g_pmp_csrs.pmp_addr_we), line:61:10, endln:61:21
    |vpiImportTypespec:
    \_RefVar: (work@prim_generic_ram_1.i), line:59:14, endln:59:15
    |vpiImportTypespec:
    \_LogicNet: (work@prim_generic_ram_1.i), line:59:21, endln:59:22
      |vpiParent:
      \_GenFor: (work@prim_generic_ram_1), line:59:2, endln:64:5
      |vpiName:i
      |vpiFullName:work@prim_generic_ram_1.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@prim_generic_ram_1.i), line:59:28, endln:59:29
      |vpiParent:
      \_GenFor: (work@prim_generic_ram_1), line:59:2, endln:64:5
      |vpiName:i
      |vpiFullName:work@prim_generic_ram_1.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:59:7, endln:59:19
      |vpiParent:
      \_GenFor: (work@prim_generic_ram_1), line:59:2, endln:64:5
      |vpiRhs:
      \_Constant: , line:59:18, endln:59:19
        |vpiParent:
        \_Assignment: , line:59:7, endln:59:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@prim_generic_ram_1.i), line:59:14, endln:59:15
    |vpiCondition:
    \_Operation: , line:59:21, endln:59:26
      |vpiParent:
      \_GenFor: (work@prim_generic_ram_1), line:59:2, endln:64:5
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@prim_generic_ram_1.i), line:59:21, endln:59:22
        |vpiParent:
        \_Operation: , line:59:21, endln:59:26
        |vpiName:i
        |vpiFullName:work@prim_generic_ram_1.i
        |vpiActual:
        \_LogicNet: (work@prim_generic_ram_1.i), line:59:21, endln:59:22
      |vpiOperand:
      \_Constant: , line:59:25, endln:59:26
        |vpiParent:
        \_Operation: , line:59:21, endln:59:26
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiForIncStmt:
    \_Operation: , line:59:28, endln:59:31
      |vpiParent:
      \_GenFor: (work@prim_generic_ram_1), line:59:2, endln:64:5
      |vpiOpType:62
      |vpiOperand:
      \_RefObj: (work@prim_generic_ram_1.i), line:59:28, endln:59:29
        |vpiParent:
        \_Operation: , line:59:28, endln:59:31
        |vpiName:i
        |vpiFullName:work@prim_generic_ram_1.i
        |vpiActual:
        \_LogicNet: (work@prim_generic_ram_1.i), line:59:28, endln:59:29
    |vpiStmt:
    \_Begin: (work@prim_generic_ram_1.g_pmp_csrs), line:59:33, endln:64:5
  |vpiTypedef:
  \_LogicTypespec: , line:49:16, endln:49:27
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiRange:
    \_Range: , line:49:22, endln:49:27
      |vpiParent:
      \_LogicTypespec: , line:49:16, endln:49:27
      |vpiLeftRange:
      \_Constant: , line:49:23, endln:49:24
        |vpiParent:
        \_Range: , line:49:22, endln:49:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:49:25, endln:49:26
        |vpiParent:
        \_Range: , line:49:22, endln:49:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_EnumTypespec: (pmp_cfg_mode_e), line:49:11, endln:51:19
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiName:pmp_cfg_mode_e
    |vpiBaseTypespec:
    \_RefTypespec: (work@prim_generic_ram_1.pmp_cfg_mode_e), line:49:16, endln:49:27
      |vpiParent:
      \_EnumTypespec: (pmp_cfg_mode_e), line:49:11, endln:51:19
      |vpiFullName:work@prim_generic_ram_1.pmp_cfg_mode_e
      |vpiActual:
      \_LogicTypespec: , line:49:16, endln:49:27
    |vpiEnumConst:
    \_EnumConst: (PMP_MODE_TOR), line:50:5, endln:50:27
      |vpiParent:
      \_EnumTypespec: (pmp_cfg_mode_e), line:49:11, endln:51:19
      |vpiName:PMP_MODE_TOR
      |BIN:01
      |vpiDecompile:2'b01
      |vpiSize:2
  |vpiTypedef:
  \_StructTypespec: (pmp_cfg_t), line:52:11, endln:55:4
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiName:pmp_cfg_t
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (lock), line:53:20, endln:53:24
      |vpiParent:
      \_StructTypespec: (pmp_cfg_t), line:52:11, endln:55:4
      |vpiName:lock
      |vpiTypespec:
      \_RefTypespec: (work@prim_generic_ram_1.pmp_cfg_t.lock), line:53:5, endln:53:10
        |vpiParent:
        \_TypespecMember: (lock), line:53:20, endln:53:24
        |vpiFullName:work@prim_generic_ram_1.pmp_cfg_t.lock
        |vpiActual:
        \_LogicTypespec: , line:53:5, endln:53:10
    |vpiTypespecMember:
    \_TypespecMember: (mode), line:54:20, endln:54:24
      |vpiParent:
      \_StructTypespec: (pmp_cfg_t), line:52:11, endln:55:4
      |vpiName:mode
      |vpiTypespec:
      \_RefTypespec: (work@prim_generic_ram_1.pmp_cfg_t.mode.pmp_cfg_mode_e), line:54:5, endln:54:19
        |vpiParent:
        \_TypespecMember: (mode), line:54:20, endln:54:24
        |vpiName:pmp_cfg_mode_e
        |vpiFullName:work@prim_generic_ram_1.pmp_cfg_t.mode.pmp_cfg_mode_e
        |vpiActual:
        \_EnumTypespec: (pmp_cfg_mode_e), line:49:11, endln:51:19
  |vpiTypedef:
  \_LogicTypespec: , line:53:5, endln:53:10
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
  |vpiTypedef:
  \_ArrayTypespec: , line:57:26, endln:57:29
    |vpiParent:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
    |vpiElemTypespec:
    \_RefTypespec: (work@prim_generic_ram_1.pmp_cfg_t), line:57:3, endln:57:12
      |vpiParent:
      \_ArrayTypespec: , line:57:26, endln:57:29
      |vpiName:pmp_cfg_t
      |vpiFullName:work@prim_generic_ram_1.pmp_cfg_t
      |vpiActual:
      \_StructTypespec: (pmp_cfg_t), line:52:11, endln:55:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:49:16, endln:49:27
  |vpiImportTypespec:
  \_EnumTypespec: (pmp_cfg_mode_e), line:49:11, endln:51:19
  |vpiImportTypespec:
  \_StructTypespec: (pmp_cfg_t), line:52:11, endln:55:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:53:5, endln:53:10
  |vpiImportTypespec:
  \_StructVar: (work@prim_generic_ram_1), line:57:17, endln:57:24
  |vpiImportTypespec:
  \_ArrayVar: (work@prim_generic_ram_1.pmp_cfg), line:57:17, endln:57:24
  |vpiImportTypespec:
  \_ArrayTypespec: , line:57:26, endln:57:29
  |vpiDefName:work@prim_generic_ram_1
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@test
  |vpiTypedef:
  \_ModuleTypespec: (dut1), line:70:3, endln:70:7
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiName:dut1
  |vpiTypedef:
  \_ModuleTypespec: (dut2), line:71:3, endln:71:7
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiName:dut2
  |vpiTypedef:
  \_ModuleTypespec: (prim_generic_ram_1), line:72:3, endln:72:21
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiName:prim_generic_ram_1
  |vpiImportTypespec:
  \_ModuleTypespec: (dut1), line:70:3, endln:70:7
  |vpiImportTypespec:
  \_ModuleTypespec: (dut2), line:71:3, endln:71:7
  |vpiImportTypespec:
  \_ModuleTypespec: (prim_generic_ram_1), line:72:3, endln:72:21
  |vpiDefName:work@test
  |vpiProcess:
  \_Initial: , line:74:1, endln:75:25
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiStmt:
    \_SysFuncCall: ($vpi_decompiler), line:75:3, endln:75:24
      |vpiParent:
      \_Initial: , line:74:1, endln:75:25
      |vpiArgument:
      \_RefObj: (work@test.test), line:75:19, endln:75:23
        |vpiParent:
        \_SysFuncCall: ($vpi_decompiler), line:75:3, endln:75:24
        |vpiName:test
        |vpiFullName:work@test.test
        |vpiActual:
        \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
      |vpiName:$vpi_decompiler
  |vpiRefModule:
  \_RefModule: work@dut1 (u1), line:70:3, endln:70:7
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiName:u1
    |vpiDefName:work@dut1
    |vpiActual:
    \_Module: work@dut1 (work@dut1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:1:1, endln:31:10
  |vpiRefModule:
  \_RefModule: work@dut2 (u2), line:71:3, endln:71:7
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiName:u2
    |vpiDefName:work@dut2
    |vpiActual:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:34:1, endln:44:10
  |vpiRefModule:
  \_RefModule: work@prim_generic_ram_1 (u3), line:72:3, endln:72:21
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:69:1, endln:76:10
    |vpiName:u3
    |vpiDefName:work@prim_generic_ram_1
    |vpiActual:
    \_Module: work@prim_generic_ram_1 (work@prim_generic_ram_1), file:${SURELOG_DIR}/tests/StructVar/dut.sv, line:47:1, endln:66:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
