

================================================================
== Vitis HLS Report for 'ClefiaF1Xor'
================================================================
* Date:           Tue Dec  6 19:10:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rk_offset_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %rk_offset"   --->   Operation 10 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rk_offset_cast1 = zext i7 %rk_offset_read"   --->   Operation 11 'zext' 'rk_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast1" [clefia.c:121]   --->   Operation 12 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 8" [clefia.c:121]   --->   Operation 13 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%src_load = load i4 %src_addr" [clefia.c:124]   --->   Operation 14 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 15 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%src_addr_22 = getelementptr i8 %src, i64 0, i64 9" [clefia.c:121]   --->   Operation 16 'getelementptr' 'src_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%src_load_22 = load i4 %src_addr_22" [clefia.c:124]   --->   Operation 17 'load' 'src_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%rk_offset_cast = zext i7 %rk_offset_read"   --->   Operation 18 'zext' 'rk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (2.32ns)   --->   "%src_load = load i4 %src_addr" [clefia.c:124]   --->   Operation 19 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 20 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 21 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %src_load" [clefia.c:124]   --->   Operation 21 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%add_ln121 = add i8 %rk_offset_cast, i8 1" [clefia.c:121]   --->   Operation 22 'add' 'add_ln121' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i8 %add_ln121" [clefia.c:121]   --->   Operation 23 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%rk_addr_25 = getelementptr i8 %rk, i64 0, i64 %zext_ln121" [clefia.c:121]   --->   Operation 24 'getelementptr' 'rk_addr_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%src_load_22 = load i4 %src_addr_22" [clefia.c:124]   --->   Operation 25 'load' 'src_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%rk_load_10 = load i8 %rk_addr_25" [clefia.c:124]   --->   Operation 26 'load' 'rk_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%src_addr_23 = getelementptr i8 %src, i64 0, i64 10" [clefia.c:121]   --->   Operation 27 'getelementptr' 'src_addr_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%src_load_23 = load i4 %src_addr_23" [clefia.c:124]   --->   Operation 28 'load' 'src_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%src_addr_24 = getelementptr i8 %src, i64 0, i64 11" [clefia.c:121]   --->   Operation 29 'getelementptr' 'src_addr_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%src_load_24 = load i4 %src_addr_24" [clefia.c:124]   --->   Operation 30 'load' 'src_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 8" [clefia.c:114]   --->   Operation 31 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load, i4 %dst_addr" [clefia.c:117]   --->   Operation 32 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%dst_addr_22 = getelementptr i8 %dst, i64 0, i64 9" [clefia.c:114]   --->   Operation 33 'getelementptr' 'dst_addr_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_22, i4 %dst_addr_22" [clefia.c:117]   --->   Operation 34 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 5.12>
ST_3 : Operation 35 [1/2] (3.25ns)   --->   "%rk_load_10 = load i8 %rk_addr_25" [clefia.c:124]   --->   Operation 35 'load' 'rk_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_3 : Operation 36 [1/1] (0.99ns)   --->   "%xor_ln124_1 = xor i8 %rk_load_10, i8 %src_load_22" [clefia.c:124]   --->   Operation 36 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.87ns)   --->   "%add_ln121_52 = add i8 %rk_offset_cast, i8 2" [clefia.c:121]   --->   Operation 37 'add' 'add_ln121_52' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln121_87 = zext i8 %add_ln121_52" [clefia.c:121]   --->   Operation 38 'zext' 'zext_ln121_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%rk_addr_26 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_87" [clefia.c:121]   --->   Operation 39 'getelementptr' 'rk_addr_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (2.32ns)   --->   "%src_load_23 = load i4 %src_addr_23" [clefia.c:124]   --->   Operation 40 'load' 'src_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%rk_load_11 = load i8 %rk_addr_26" [clefia.c:124]   --->   Operation 41 'load' 'rk_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_3 : Operation 42 [1/2] (2.32ns)   --->   "%src_load_24 = load i4 %src_addr_24" [clefia.c:124]   --->   Operation 42 'load' 'src_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i8 %xor_ln124" [clefia.c:173]   --->   Operation 43 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173" [clefia.c:173]   --->   Operation 44 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 45 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%dst_addr_23 = getelementptr i8 %dst, i64 0, i64 10" [clefia.c:114]   --->   Operation 46 'getelementptr' 'dst_addr_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_23, i4 %dst_addr_23" [clefia.c:117]   --->   Operation 47 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%dst_addr_24 = getelementptr i8 %dst, i64 0, i64 11" [clefia.c:114]   --->   Operation 48 'getelementptr' 'dst_addr_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_24, i4 %dst_addr_24" [clefia.c:117]   --->   Operation 49 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 6.99>
ST_4 : Operation 50 [1/2] (3.25ns)   --->   "%rk_load_11 = load i8 %rk_addr_26" [clefia.c:124]   --->   Operation 50 'load' 'rk_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_4 : Operation 51 [1/1] (0.99ns)   --->   "%xor_ln124_46 = xor i8 %rk_load_11, i8 %src_load_23" [clefia.c:124]   --->   Operation 51 'xor' 'xor_ln124_46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.87ns)   --->   "%add_ln121_53 = add i8 %rk_offset_cast, i8 3" [clefia.c:121]   --->   Operation 52 'add' 'add_ln121_53' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln121_88 = zext i8 %add_ln121_53" [clefia.c:121]   --->   Operation 53 'zext' 'zext_ln121_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%rk_addr_27 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_88" [clefia.c:121]   --->   Operation 54 'getelementptr' 'rk_addr_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%rk_load_12 = load i8 %rk_addr_27" [clefia.c:124]   --->   Operation 55 'load' 'rk_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_4 : Operation 56 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 56 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i8 %xor_ln124_1" [clefia.c:174]   --->   Operation 57 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174" [clefia.c:174]   --->   Operation 58 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (3.25ns)   --->   "%z_10 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 59 'load' 'z_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_40)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 60 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_40)   --->   "%xor_ln132_40 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 61 'xor' 'xor_ln132_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_40 = select i1 %tmp_90, i8 %xor_ln132_40, i8 %z" [clefia.c:131]   --->   Operation 62 'select' 'select_ln131_40' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln134_40 = trunc i8 %select_ln131_40" [clefia.c:134]   --->   Operation 63 'trunc' 'trunc_ln134_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_40, i32 7" [clefia.c:134]   --->   Operation 64 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%x_assign_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_40, i1 %tmp_91" [clefia.c:134]   --->   Operation 65 'bitconcatenate' 'x_assign_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_41)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_40, i32 6" [clefia.c:131]   --->   Operation 66 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_41)   --->   "%xor_ln132_41 = xor i8 %x_assign_17, i8 14" [clefia.c:132]   --->   Operation 67 'xor' 'xor_ln132_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_41 = select i1 %tmp_92, i8 %xor_ln132_41, i8 %x_assign_17" [clefia.c:131]   --->   Operation 68 'select' 'select_ln131_41' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln134_41 = trunc i8 %select_ln131_41" [clefia.c:134]   --->   Operation 69 'trunc' 'trunc_ln134_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_41, i32 7" [clefia.c:134]   --->   Operation 70 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%x_assign_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_41, i1 %tmp_93" [clefia.c:134]   --->   Operation 71 'bitconcatenate' 'x_assign_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_42)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_41, i32 6" [clefia.c:131]   --->   Operation 72 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_42)   --->   "%xor_ln132_42 = xor i8 %x_assign_18, i8 14" [clefia.c:132]   --->   Operation 73 'xor' 'xor_ln132_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_42 = select i1 %tmp_94, i8 %xor_ln132_42, i8 %x_assign_18" [clefia.c:131]   --->   Operation 74 'select' 'select_ln131_42' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln134_42 = trunc i8 %select_ln131_42" [clefia.c:134]   --->   Operation 75 'trunc' 'trunc_ln134_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_42, i32 7" [clefia.c:134]   --->   Operation 76 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.99>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%rk_load_12 = load i8 %rk_addr_27" [clefia.c:124]   --->   Operation 77 'load' 'rk_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_5 : Operation 78 [1/1] (0.99ns)   --->   "%xor_ln124_3 = xor i8 %rk_load_12, i8 %src_load_24" [clefia.c:124]   --->   Operation 78 'xor' 'xor_ln124_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/2] (3.25ns)   --->   "%z_10 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 79 'load' 'z_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i8 %xor_ln124_46" [clefia.c:175]   --->   Operation 80 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175" [clefia.c:175]   --->   Operation 81 'getelementptr' 'clefia_s1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (3.25ns)   --->   "%z_11 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 82 'load' 'z_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_10, i32 7" [clefia.c:131]   --->   Operation 83 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_10, i8 14" [clefia.c:132]   --->   Operation 84 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_10" [clefia.c:131]   --->   Operation 85 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 86 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 87 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_77" [clefia.c:134]   --->   Operation 88 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_34)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 89 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_34)   --->   "%xor_ln132_34 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 90 'xor' 'xor_ln132_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_34 = select i1 %tmp_78, i8 %xor_ln132_34, i8 %x_assign_s" [clefia.c:131]   --->   Operation 91 'select' 'select_ln131_34' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln134_34 = trunc i8 %select_ln131_34" [clefia.c:134]   --->   Operation 92 'trunc' 'trunc_ln134_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_34, i32 7" [clefia.c:134]   --->   Operation 93 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%x_assign_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_34, i1 %tmp_79" [clefia.c:134]   --->   Operation 94 'bitconcatenate' 'x_assign_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_35)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_34, i32 6" [clefia.c:131]   --->   Operation 95 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_35)   --->   "%xor_ln132_35 = xor i8 %x_assign_13, i8 14" [clefia.c:132]   --->   Operation 96 'xor' 'xor_ln132_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_35 = select i1 %tmp_80, i8 %xor_ln132_35, i8 %x_assign_13" [clefia.c:131]   --->   Operation 97 'select' 'select_ln131_35' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln134_35 = trunc i8 %select_ln131_35" [clefia.c:134]   --->   Operation 98 'trunc' 'trunc_ln134_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_35, i32 7" [clefia.c:134]   --->   Operation 99 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.99ns)   --->   "%xor_ln180 = xor i8 %x_assign_s, i8 %x_assign_17" [clefia.c:180]   --->   Operation 100 'xor' 'xor_ln180' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.99>
ST_6 : Operation 101 [1/2] (3.25ns)   --->   "%z_11 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 101 'load' 'z_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i8 %xor_ln124_3" [clefia.c:176]   --->   Operation 102 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176" [clefia.c:176]   --->   Operation 103 'getelementptr' 'clefia_s0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [2/2] (3.25ns)   --->   "%z_12 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 104 'load' 'z_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_36)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_11, i32 7" [clefia.c:131]   --->   Operation 105 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_36)   --->   "%xor_ln132_36 = xor i8 %z_11, i8 14" [clefia.c:132]   --->   Operation 106 'xor' 'xor_ln132_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_36 = select i1 %tmp_82, i8 %xor_ln132_36, i8 %z_11" [clefia.c:131]   --->   Operation 107 'select' 'select_ln131_36' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln134_36 = trunc i8 %select_ln131_36" [clefia.c:134]   --->   Operation 108 'trunc' 'trunc_ln134_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_36, i32 7" [clefia.c:134]   --->   Operation 109 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%x_assign_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_36, i1 %tmp_83" [clefia.c:134]   --->   Operation 110 'bitconcatenate' 'x_assign_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_43)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_36, i32 6" [clefia.c:131]   --->   Operation 111 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_43)   --->   "%xor_ln132_43 = xor i8 %x_assign_14, i8 14" [clefia.c:132]   --->   Operation 112 'xor' 'xor_ln132_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_43 = select i1 %tmp_96, i8 %xor_ln132_43, i8 %x_assign_14" [clefia.c:131]   --->   Operation 113 'select' 'select_ln131_43' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln134_43 = trunc i8 %select_ln131_43" [clefia.c:134]   --->   Operation 114 'trunc' 'trunc_ln134_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_43, i32 7" [clefia.c:134]   --->   Operation 115 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%x_assign_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_43, i1 %tmp_97" [clefia.c:134]   --->   Operation 116 'bitconcatenate' 'x_assign_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_44)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_43, i32 6" [clefia.c:131]   --->   Operation 117 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_44)   --->   "%xor_ln132_44 = xor i8 %x_assign_19, i8 14" [clefia.c:132]   --->   Operation 118 'xor' 'xor_ln132_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_44 = select i1 %tmp_98, i8 %xor_ln132_44, i8 %x_assign_19" [clefia.c:131]   --->   Operation 119 'select' 'select_ln131_44' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln134_44 = trunc i8 %select_ln131_44" [clefia.c:134]   --->   Operation 120 'trunc' 'trunc_ln134_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_44, i32 7" [clefia.c:134]   --->   Operation 121 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.99>
ST_7 : Operation 122 [1/2] (3.25ns)   --->   "%z_12 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 122 'load' 'z_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_37)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_12, i32 7" [clefia.c:131]   --->   Operation 123 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_37)   --->   "%xor_ln132_37 = xor i8 %z_12, i8 14" [clefia.c:132]   --->   Operation 124 'xor' 'xor_ln132_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_37 = select i1 %tmp_84, i8 %xor_ln132_37, i8 %z_12" [clefia.c:131]   --->   Operation 125 'select' 'select_ln131_37' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln134_37 = trunc i8 %select_ln131_37" [clefia.c:134]   --->   Operation 126 'trunc' 'trunc_ln134_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_37, i32 7" [clefia.c:134]   --->   Operation 127 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%x_assign_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_37, i1 %tmp_85" [clefia.c:134]   --->   Operation 128 'bitconcatenate' 'x_assign_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_38)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_37, i32 6" [clefia.c:131]   --->   Operation 129 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_38)   --->   "%xor_ln132_38 = xor i8 %x_assign_15, i8 14" [clefia.c:132]   --->   Operation 130 'xor' 'xor_ln132_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_38 = select i1 %tmp_86, i8 %xor_ln132_38, i8 %x_assign_15" [clefia.c:131]   --->   Operation 131 'select' 'select_ln131_38' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln134_38 = trunc i8 %select_ln131_38" [clefia.c:134]   --->   Operation 132 'trunc' 'trunc_ln134_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_38, i32 7" [clefia.c:134]   --->   Operation 133 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%x_assign_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_38, i1 %tmp_87" [clefia.c:134]   --->   Operation 134 'bitconcatenate' 'x_assign_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_39)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_38, i32 6" [clefia.c:131]   --->   Operation 135 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_39)   --->   "%xor_ln132_39 = xor i8 %x_assign_16, i8 14" [clefia.c:132]   --->   Operation 136 'xor' 'xor_ln132_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_39 = select i1 %tmp_88, i8 %xor_ln132_39, i8 %x_assign_16" [clefia.c:131]   --->   Operation 137 'select' 'select_ln131_39' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln134_39 = trunc i8 %select_ln131_39" [clefia.c:134]   --->   Operation 138 'trunc' 'trunc_ln134_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_39, i32 7" [clefia.c:134]   --->   Operation 139 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%src_addr_25 = getelementptr i8 %src, i64 0, i64 12" [clefia.c:121]   --->   Operation 140 'getelementptr' 'src_addr_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [2/2] (2.32ns)   --->   "%src_load_25 = load i4 %src_addr_25" [clefia.c:124]   --->   Operation 141 'load' 'src_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%src_addr_26 = getelementptr i8 %src, i64 0, i64 13" [clefia.c:121]   --->   Operation 142 'getelementptr' 'src_addr_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [2/2] (2.32ns)   --->   "%src_load_26 = load i4 %src_addr_26" [clefia.c:124]   --->   Operation 143 'load' 'src_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 5.63>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_35, i1 %tmp_81" [clefia.c:134]   --->   Operation 144 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_39, i1 %tmp_89" [clefia.c:134]   --->   Operation 145 'bitconcatenate' 'or_ln134_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_42, i1 %tmp_95" [clefia.c:134]   --->   Operation 146 'bitconcatenate' 'or_ln134_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_44, i1 %tmp_99" [clefia.c:134]   --->   Operation 147 'bitconcatenate' 'or_ln134_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%dst_addr_25 = getelementptr i8 %dst, i64 0, i64 12" [clefia.c:121]   --->   Operation 148 'getelementptr' 'dst_addr_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/2] (2.32ns)   --->   "%src_load_25 = load i4 %src_addr_25" [clefia.c:124]   --->   Operation 149 'load' 'src_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_78 = xor i8 %src_load_25, i8 %x_assign_14" [clefia.c:124]   --->   Operation 150 'xor' 'xor_ln124_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_79 = xor i8 %xor_ln124_78, i8 %z" [clefia.c:124]   --->   Operation 151 'xor' 'xor_ln124_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_80 = xor i8 %x_assign_15, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 152 'xor' 'xor_ln124_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_81 = xor i8 %xor_ln124_80, i8 %or_ln" [clefia.c:124]   --->   Operation 153 'xor' 'xor_ln124_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_47 = xor i8 %xor_ln124_81, i8 %xor_ln124_79" [clefia.c:124]   --->   Operation 154 'xor' 'xor_ln124_47' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_47, i4 %dst_addr_25" [clefia.c:124]   --->   Operation 155 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%dst_addr_26 = getelementptr i8 %dst, i64 0, i64 13" [clefia.c:121]   --->   Operation 156 'getelementptr' 'dst_addr_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/2] (2.32ns)   --->   "%src_load_26 = load i4 %src_addr_26" [clefia.c:124]   --->   Operation 157 'load' 'src_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_48)   --->   "%xor_ln124_82 = xor i8 %src_load_26, i8 %or_ln134_7" [clefia.c:124]   --->   Operation 158 'xor' 'xor_ln124_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_48)   --->   "%xor_ln124_83 = xor i8 %xor_ln124_82, i8 %z_10" [clefia.c:124]   --->   Operation 159 'xor' 'xor_ln124_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_48)   --->   "%xor_ln124_84 = xor i8 %x_assign_15, i8 %or_ln134_9" [clefia.c:124]   --->   Operation 160 'xor' 'xor_ln124_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_48)   --->   "%xor_ln124_85 = xor i8 %xor_ln124_84, i8 %x_assign_14" [clefia.c:124]   --->   Operation 161 'xor' 'xor_ln124_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_48 = xor i8 %xor_ln124_85, i8 %xor_ln124_83" [clefia.c:124]   --->   Operation 162 'xor' 'xor_ln124_48' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_48, i4 %dst_addr_26" [clefia.c:124]   --->   Operation 163 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%src_addr_27 = getelementptr i8 %src, i64 0, i64 14" [clefia.c:121]   --->   Operation 164 'getelementptr' 'src_addr_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [2/2] (2.32ns)   --->   "%src_load_27 = load i4 %src_addr_27" [clefia.c:124]   --->   Operation 165 'load' 'src_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%src_addr_28 = getelementptr i8 %src, i64 0, i64 15" [clefia.c:121]   --->   Operation 166 'getelementptr' 'src_addr_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [2/2] (2.32ns)   --->   "%src_load_28 = load i4 %src_addr_28" [clefia.c:124]   --->   Operation 167 'load' 'src_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 5.63>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%dst_addr_27 = getelementptr i8 %dst, i64 0, i64 14" [clefia.c:121]   --->   Operation 168 'getelementptr' 'dst_addr_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/2] (2.32ns)   --->   "%src_load_27 = load i4 %src_addr_27" [clefia.c:124]   --->   Operation 169 'load' 'src_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_49)   --->   "%xor_ln124_86 = xor i8 %z_11, i8 %src_load_27" [clefia.c:124]   --->   Operation 170 'xor' 'xor_ln124_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_49)   --->   "%xor_ln124_87 = xor i8 %or_ln, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 171 'xor' 'xor_ln124_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_49)   --->   "%xor_ln124_88 = xor i8 %xor_ln124_87, i8 %xor_ln180" [clefia.c:124]   --->   Operation 172 'xor' 'xor_ln124_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_49 = xor i8 %xor_ln124_88, i8 %xor_ln124_86" [clefia.c:124]   --->   Operation 173 'xor' 'xor_ln124_49' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_49, i4 %dst_addr_27" [clefia.c:124]   --->   Operation 174 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%dst_addr_28 = getelementptr i8 %dst, i64 0, i64 15" [clefia.c:121]   --->   Operation 175 'getelementptr' 'dst_addr_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/2] (2.32ns)   --->   "%src_load_28 = load i4 %src_addr_28" [clefia.c:124]   --->   Operation 176 'load' 'src_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_50)   --->   "%xor_ln124_89 = xor i8 %z_12, i8 %src_load_28" [clefia.c:124]   --->   Operation 177 'xor' 'xor_ln124_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_50)   --->   "%xor_ln124_90 = xor i8 %or_ln134_7, i8 %or_ln134_9" [clefia.c:124]   --->   Operation 178 'xor' 'xor_ln124_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_50)   --->   "%xor_ln124_91 = xor i8 %xor_ln124_90, i8 %xor_ln180" [clefia.c:124]   --->   Operation 179 'xor' 'xor_ln124_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_50 = xor i8 %xor_ln124_91, i8 %xor_ln124_89" [clefia.c:124]   --->   Operation 180 'xor' 'xor_ln124_50' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_50, i4 %dst_addr_28" [clefia.c:124]   --->   Operation 181 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln186 = ret" [clefia.c:186]   --->   Operation 182 'ret' 'ret_ln186' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rk_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clefia_s1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ clefia_s0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rk_offset_read   (read          ) [ 0010000000]
rk_offset_cast1  (zext          ) [ 0000000000]
rk_addr          (getelementptr ) [ 0010000000]
src_addr         (getelementptr ) [ 0010000000]
src_addr_22      (getelementptr ) [ 0010000000]
rk_offset_cast   (zext          ) [ 0001100000]
src_load         (load          ) [ 0000000000]
rk_load          (load          ) [ 0000000000]
xor_ln124        (xor           ) [ 0001000000]
add_ln121        (add           ) [ 0000000000]
zext_ln121       (zext          ) [ 0000000000]
rk_addr_25       (getelementptr ) [ 0001000000]
src_load_22      (load          ) [ 0001000000]
src_addr_23      (getelementptr ) [ 0001000000]
src_addr_24      (getelementptr ) [ 0001000000]
dst_addr         (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
dst_addr_22      (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
rk_load_10       (load          ) [ 0000000000]
xor_ln124_1      (xor           ) [ 0000100000]
add_ln121_52     (add           ) [ 0000000000]
zext_ln121_87    (zext          ) [ 0000000000]
rk_addr_26       (getelementptr ) [ 0000100000]
src_load_23      (load          ) [ 0000100000]
src_load_24      (load          ) [ 0100110000]
zext_ln173       (zext          ) [ 0000000000]
clefia_s1_addr   (getelementptr ) [ 0000100000]
dst_addr_23      (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
dst_addr_24      (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
rk_load_11       (load          ) [ 0000000000]
xor_ln124_46     (xor           ) [ 0100010000]
add_ln121_53     (add           ) [ 0000000000]
zext_ln121_88    (zext          ) [ 0000000000]
rk_addr_27       (getelementptr ) [ 0100010000]
z                (load          ) [ 0111111110]
zext_ln174       (zext          ) [ 0000000000]
clefia_s0_addr   (getelementptr ) [ 0100010000]
tmp_90           (bitselect     ) [ 0000000000]
xor_ln132_40     (xor           ) [ 0000000000]
select_ln131_40  (select        ) [ 0000000000]
trunc_ln134_40   (trunc         ) [ 0000000000]
tmp_91           (bitselect     ) [ 0000000000]
x_assign_17      (bitconcatenate) [ 0100010000]
tmp_92           (bitselect     ) [ 0000000000]
xor_ln132_41     (xor           ) [ 0000000000]
select_ln131_41  (select        ) [ 0000000000]
trunc_ln134_41   (trunc         ) [ 0000000000]
tmp_93           (bitselect     ) [ 0000000000]
x_assign_18      (bitconcatenate) [ 0000000000]
tmp_94           (bitselect     ) [ 0000000000]
xor_ln132_42     (xor           ) [ 0000000000]
select_ln131_42  (select        ) [ 0000000000]
trunc_ln134_42   (trunc         ) [ 0111111110]
tmp_95           (bitselect     ) [ 0111111110]
rk_load_12       (load          ) [ 0000000000]
xor_ln124_3      (xor           ) [ 0010001000]
z_10             (load          ) [ 0011101110]
zext_ln175       (zext          ) [ 0000000000]
clefia_s1_addr_1 (getelementptr ) [ 0010001000]
tmp              (bitselect     ) [ 0000000000]
xor_ln132        (xor           ) [ 0000000000]
select_ln131     (select        ) [ 0000000000]
trunc_ln134      (trunc         ) [ 0000000000]
tmp_77           (bitselect     ) [ 0000000000]
x_assign_s       (bitconcatenate) [ 0000000000]
tmp_78           (bitselect     ) [ 0000000000]
xor_ln132_34     (xor           ) [ 0000000000]
select_ln131_34  (select        ) [ 0000000000]
trunc_ln134_34   (trunc         ) [ 0000000000]
tmp_79           (bitselect     ) [ 0000000000]
x_assign_13      (bitconcatenate) [ 0000000000]
tmp_80           (bitselect     ) [ 0000000000]
xor_ln132_35     (xor           ) [ 0000000000]
select_ln131_35  (select        ) [ 0000000000]
trunc_ln134_35   (trunc         ) [ 0011101110]
tmp_81           (bitselect     ) [ 0011101110]
xor_ln180        (xor           ) [ 0111101111]
z_11             (load          ) [ 0101100111]
zext_ln176       (zext          ) [ 0000000000]
clefia_s0_addr_1 (getelementptr ) [ 0001000100]
tmp_82           (bitselect     ) [ 0000000000]
xor_ln132_36     (xor           ) [ 0000000000]
select_ln131_36  (select        ) [ 0000000000]
trunc_ln134_36   (trunc         ) [ 0000000000]
tmp_83           (bitselect     ) [ 0000000000]
x_assign_14      (bitconcatenate) [ 0001100110]
tmp_96           (bitselect     ) [ 0000000000]
xor_ln132_43     (xor           ) [ 0000000000]
select_ln131_43  (select        ) [ 0000000000]
trunc_ln134_43   (trunc         ) [ 0000000000]
tmp_97           (bitselect     ) [ 0000000000]
x_assign_19      (bitconcatenate) [ 0000000000]
tmp_98           (bitselect     ) [ 0000000000]
xor_ln132_44     (xor           ) [ 0000000000]
select_ln131_44  (select        ) [ 0000000000]
trunc_ln134_44   (trunc         ) [ 0001100110]
tmp_99           (bitselect     ) [ 0001100110]
z_12             (load          ) [ 0100100011]
tmp_84           (bitselect     ) [ 0000000000]
xor_ln132_37     (xor           ) [ 0000000000]
select_ln131_37  (select        ) [ 0000000000]
trunc_ln134_37   (trunc         ) [ 0000000000]
tmp_85           (bitselect     ) [ 0000000000]
x_assign_15      (bitconcatenate) [ 0000100010]
tmp_86           (bitselect     ) [ 0000000000]
xor_ln132_38     (xor           ) [ 0000000000]
select_ln131_38  (select        ) [ 0000000000]
trunc_ln134_38   (trunc         ) [ 0000000000]
tmp_87           (bitselect     ) [ 0000000000]
x_assign_16      (bitconcatenate) [ 0000000000]
tmp_88           (bitselect     ) [ 0000000000]
xor_ln132_39     (xor           ) [ 0000000000]
select_ln131_39  (select        ) [ 0000000000]
trunc_ln134_39   (trunc         ) [ 0000100010]
tmp_89           (bitselect     ) [ 0000100010]
src_addr_25      (getelementptr ) [ 0000100010]
src_addr_26      (getelementptr ) [ 0000100010]
or_ln            (bitconcatenate) [ 0100000001]
or_ln134_4       (bitconcatenate) [ 0100000001]
or_ln134_7       (bitconcatenate) [ 0100000001]
or_ln134_9       (bitconcatenate) [ 0100000001]
dst_addr_25      (getelementptr ) [ 0000000000]
src_load_25      (load          ) [ 0000000000]
xor_ln124_78     (xor           ) [ 0000000000]
xor_ln124_79     (xor           ) [ 0000000000]
xor_ln124_80     (xor           ) [ 0000000000]
xor_ln124_81     (xor           ) [ 0000000000]
xor_ln124_47     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
dst_addr_26      (getelementptr ) [ 0000000000]
src_load_26      (load          ) [ 0000000000]
xor_ln124_82     (xor           ) [ 0000000000]
xor_ln124_83     (xor           ) [ 0000000000]
xor_ln124_84     (xor           ) [ 0000000000]
xor_ln124_85     (xor           ) [ 0000000000]
xor_ln124_48     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
src_addr_27      (getelementptr ) [ 0100000001]
src_addr_28      (getelementptr ) [ 0100000001]
dst_addr_27      (getelementptr ) [ 0000000000]
src_load_27      (load          ) [ 0000000000]
xor_ln124_86     (xor           ) [ 0000000000]
xor_ln124_87     (xor           ) [ 0000000000]
xor_ln124_88     (xor           ) [ 0000000000]
xor_ln124_49     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
dst_addr_28      (getelementptr ) [ 0000000000]
src_load_28      (load          ) [ 0000000000]
xor_ln124_89     (xor           ) [ 0000000000]
xor_ln124_90     (xor           ) [ 0000000000]
xor_ln124_91     (xor           ) [ 0000000000]
xor_ln124_50     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
ret_ln186        (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rk">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rk_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="clefia_s1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="clefia_s0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="rk_offset_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="7" slack="0"/>
<pin id="50" dir="0" index="1" bw="7" slack="0"/>
<pin id="51" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rk_offset_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="rk_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="7" slack="0"/>
<pin id="58" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="src_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="5" slack="0"/>
<pin id="65" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="0"/>
<pin id="71" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="0"/>
<pin id="74" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="75" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="76" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="8" slack="0"/>
<pin id="77" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/1 src_load_22/1 src_load_23/2 src_load_24/2 src_load_25/7 src_load_26/7 src_load_27/8 src_load_28/8 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rk_load/1 rk_load_10/2 rk_load_11/3 rk_load_12/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="src_addr_22_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_22/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="rk_addr_25_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_25/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="src_addr_23_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_23/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="src_addr_24_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="5" slack="0"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_24/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="dst_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="0"/>
<pin id="133" dir="0" index="4" bw="4" slack="0"/>
<pin id="134" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="136" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/2 store_ln117/2 store_ln117/3 store_ln117/3 store_ln124/8 store_ln124/8 store_ln124/9 store_ln124/9 "/>
</bind>
</comp>

<comp id="139" class="1004" name="dst_addr_22_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_22/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="rk_addr_26_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_26/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="clefia_s1_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z/3 z_11/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="dst_addr_23_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_23/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="dst_addr_24_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_24/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="rk_addr_27_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_27/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="clefia_s0_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_10/4 z_12/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="clefia_s1_addr_1_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr_1/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="clefia_s0_addr_1_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr_1/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="src_addr_25_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_25/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="src_addr_26_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_26/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="dst_addr_25_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_25/8 "/>
</bind>
</comp>

<comp id="252" class="1004" name="dst_addr_26_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="5" slack="0"/>
<pin id="256" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_26/8 "/>
</bind>
</comp>

<comp id="261" class="1004" name="src_addr_27_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="5" slack="0"/>
<pin id="265" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_27/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="src_addr_28_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="5" slack="0"/>
<pin id="274" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_28/8 "/>
</bind>
</comp>

<comp id="279" class="1004" name="dst_addr_27_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="5" slack="0"/>
<pin id="283" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_27/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="dst_addr_28_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_28/9 "/>
</bind>
</comp>

<comp id="297" class="1005" name="reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_load_22 src_load_23 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="1"/>
<pin id="305" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_1/3 xor_ln124_46/4 "/>
</bind>
</comp>

<comp id="308" class="1005" name="reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_1 xor_ln124_46 "/>
</bind>
</comp>

<comp id="312" class="1004" name="rk_offset_cast1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rk_offset_cast1/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="rk_offset_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="1"/>
<pin id="319" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rk_offset_cast/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="xor_ln124_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln121_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln121_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln121_52_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="1"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_52/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln121_87_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_87/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln173_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln121_53_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="2"/>
<pin id="353" dir="0" index="1" bw="3" slack="0"/>
<pin id="354" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_53/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln121_88_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_88/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln174_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="1"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_90_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="0" index="2" bw="4" slack="0"/>
<pin id="370" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_90/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="xor_ln132_40_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="5" slack="0"/>
<pin id="377" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_40/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="select_ln131_40_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="0" index="2" bw="8" slack="0"/>
<pin id="384" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_40/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln134_40_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_40/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_91_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="0" index="2" bw="4" slack="0"/>
<pin id="396" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_91/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="x_assign_17_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="7" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_17/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_92_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="0"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_92/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="xor_ln132_41_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="0" index="1" bw="5" slack="0"/>
<pin id="419" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_41/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln131_41_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="0" index="2" bw="8" slack="0"/>
<pin id="426" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_41/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln134_41_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_41/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_93_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="0"/>
<pin id="437" dir="0" index="2" bw="4" slack="0"/>
<pin id="438" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_93/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="x_assign_18_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="7" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_18/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_94_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="0" index="2" bw="4" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_94/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="xor_ln132_42_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="5" slack="0"/>
<pin id="461" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_42/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="select_ln131_42_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="0" index="2" bw="8" slack="0"/>
<pin id="468" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_42/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln134_42_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_42/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_95_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="0" index="2" bw="4" slack="0"/>
<pin id="480" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_95/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="xor_ln124_3_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="2"/>
<pin id="487" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_3/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln175_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="1"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="8" slack="0"/>
<pin id="497" dir="0" index="2" bw="4" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="xor_ln132_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="5" slack="0"/>
<pin id="505" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="select_ln131_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="8" slack="0"/>
<pin id="511" dir="0" index="2" bw="8" slack="0"/>
<pin id="512" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln134_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_77_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="8" slack="0"/>
<pin id="523" dir="0" index="2" bw="4" slack="0"/>
<pin id="524" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="x_assign_s_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="0" index="1" bw="7" slack="0"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_s/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_78_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="0" index="2" bw="4" slack="0"/>
<pin id="540" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="xor_ln132_34_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="5" slack="0"/>
<pin id="547" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_34/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln131_34_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="0" index="2" bw="8" slack="0"/>
<pin id="554" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_34/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln134_34_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_34/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_79_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="8" slack="0"/>
<pin id="565" dir="0" index="2" bw="4" slack="0"/>
<pin id="566" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_79/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="x_assign_13_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="7" slack="0"/>
<pin id="573" dir="0" index="2" bw="1" slack="0"/>
<pin id="574" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_13/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_80_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="0" index="2" bw="4" slack="0"/>
<pin id="582" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="xor_ln132_35_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="0" index="1" bw="5" slack="0"/>
<pin id="589" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_35/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="select_ln131_35_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="0"/>
<pin id="595" dir="0" index="2" bw="8" slack="0"/>
<pin id="596" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_35/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="trunc_ln134_35_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_35/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_81_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="0"/>
<pin id="607" dir="0" index="2" bw="4" slack="0"/>
<pin id="608" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_81/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="xor_ln180_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="1"/>
<pin id="615" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln180/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln176_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="1"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/6 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_82_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="8" slack="0"/>
<pin id="624" dir="0" index="2" bw="4" slack="0"/>
<pin id="625" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_82/6 "/>
</bind>
</comp>

<comp id="629" class="1004" name="xor_ln132_36_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="0"/>
<pin id="631" dir="0" index="1" bw="5" slack="0"/>
<pin id="632" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_36/6 "/>
</bind>
</comp>

<comp id="635" class="1004" name="select_ln131_36_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="8" slack="0"/>
<pin id="638" dir="0" index="2" bw="8" slack="0"/>
<pin id="639" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_36/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="trunc_ln134_36_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_36/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_83_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="8" slack="0"/>
<pin id="650" dir="0" index="2" bw="4" slack="0"/>
<pin id="651" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_83/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="x_assign_14_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="0" index="1" bw="7" slack="0"/>
<pin id="658" dir="0" index="2" bw="1" slack="0"/>
<pin id="659" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_14/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_96_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="8" slack="0"/>
<pin id="666" dir="0" index="2" bw="4" slack="0"/>
<pin id="667" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_96/6 "/>
</bind>
</comp>

<comp id="671" class="1004" name="xor_ln132_43_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="0" index="1" bw="5" slack="0"/>
<pin id="674" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_43/6 "/>
</bind>
</comp>

<comp id="677" class="1004" name="select_ln131_43_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="8" slack="0"/>
<pin id="680" dir="0" index="2" bw="8" slack="0"/>
<pin id="681" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_43/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="trunc_ln134_43_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_43/6 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_97_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="8" slack="0"/>
<pin id="692" dir="0" index="2" bw="4" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_97/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="x_assign_19_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="0" index="1" bw="7" slack="0"/>
<pin id="700" dir="0" index="2" bw="1" slack="0"/>
<pin id="701" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_19/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_98_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="8" slack="0"/>
<pin id="708" dir="0" index="2" bw="4" slack="0"/>
<pin id="709" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_98/6 "/>
</bind>
</comp>

<comp id="713" class="1004" name="xor_ln132_44_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="0"/>
<pin id="715" dir="0" index="1" bw="5" slack="0"/>
<pin id="716" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_44/6 "/>
</bind>
</comp>

<comp id="719" class="1004" name="select_ln131_44_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="8" slack="0"/>
<pin id="722" dir="0" index="2" bw="8" slack="0"/>
<pin id="723" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_44/6 "/>
</bind>
</comp>

<comp id="727" class="1004" name="trunc_ln134_44_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="0"/>
<pin id="729" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_44/6 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_99_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="8" slack="0"/>
<pin id="734" dir="0" index="2" bw="4" slack="0"/>
<pin id="735" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_99/6 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_84_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="8" slack="0"/>
<pin id="742" dir="0" index="2" bw="4" slack="0"/>
<pin id="743" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_84/7 "/>
</bind>
</comp>

<comp id="747" class="1004" name="xor_ln132_37_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="0" index="1" bw="5" slack="0"/>
<pin id="750" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_37/7 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln131_37_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="8" slack="0"/>
<pin id="756" dir="0" index="2" bw="8" slack="0"/>
<pin id="757" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_37/7 "/>
</bind>
</comp>

<comp id="761" class="1004" name="trunc_ln134_37_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="0"/>
<pin id="763" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_37/7 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_85_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="8" slack="0"/>
<pin id="768" dir="0" index="2" bw="4" slack="0"/>
<pin id="769" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_85/7 "/>
</bind>
</comp>

<comp id="773" class="1004" name="x_assign_15_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="0" index="1" bw="7" slack="0"/>
<pin id="776" dir="0" index="2" bw="1" slack="0"/>
<pin id="777" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_15/7 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_86_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="8" slack="0"/>
<pin id="784" dir="0" index="2" bw="4" slack="0"/>
<pin id="785" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_86/7 "/>
</bind>
</comp>

<comp id="789" class="1004" name="xor_ln132_38_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="0"/>
<pin id="791" dir="0" index="1" bw="5" slack="0"/>
<pin id="792" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_38/7 "/>
</bind>
</comp>

<comp id="795" class="1004" name="select_ln131_38_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="8" slack="0"/>
<pin id="798" dir="0" index="2" bw="8" slack="0"/>
<pin id="799" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_38/7 "/>
</bind>
</comp>

<comp id="803" class="1004" name="trunc_ln134_38_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_38/7 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_87_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="8" slack="0"/>
<pin id="810" dir="0" index="2" bw="4" slack="0"/>
<pin id="811" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_87/7 "/>
</bind>
</comp>

<comp id="815" class="1004" name="x_assign_16_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="0"/>
<pin id="817" dir="0" index="1" bw="7" slack="0"/>
<pin id="818" dir="0" index="2" bw="1" slack="0"/>
<pin id="819" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_16/7 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_88_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="8" slack="0"/>
<pin id="826" dir="0" index="2" bw="4" slack="0"/>
<pin id="827" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_88/7 "/>
</bind>
</comp>

<comp id="831" class="1004" name="xor_ln132_39_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="0"/>
<pin id="833" dir="0" index="1" bw="5" slack="0"/>
<pin id="834" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_39/7 "/>
</bind>
</comp>

<comp id="837" class="1004" name="select_ln131_39_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="8" slack="0"/>
<pin id="840" dir="0" index="2" bw="8" slack="0"/>
<pin id="841" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_39/7 "/>
</bind>
</comp>

<comp id="845" class="1004" name="trunc_ln134_39_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="0"/>
<pin id="847" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_39/7 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_89_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="8" slack="0"/>
<pin id="852" dir="0" index="2" bw="4" slack="0"/>
<pin id="853" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_89/7 "/>
</bind>
</comp>

<comp id="857" class="1004" name="or_ln_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="0"/>
<pin id="859" dir="0" index="1" bw="7" slack="3"/>
<pin id="860" dir="0" index="2" bw="1" slack="3"/>
<pin id="861" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="863" class="1004" name="or_ln134_4_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="0" index="1" bw="7" slack="1"/>
<pin id="866" dir="0" index="2" bw="1" slack="1"/>
<pin id="867" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_4/8 "/>
</bind>
</comp>

<comp id="869" class="1004" name="or_ln134_7_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="0" index="1" bw="7" slack="4"/>
<pin id="872" dir="0" index="2" bw="1" slack="4"/>
<pin id="873" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_7/8 "/>
</bind>
</comp>

<comp id="875" class="1004" name="or_ln134_9_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="0"/>
<pin id="877" dir="0" index="1" bw="7" slack="2"/>
<pin id="878" dir="0" index="2" bw="1" slack="2"/>
<pin id="879" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_9/8 "/>
</bind>
</comp>

<comp id="881" class="1004" name="xor_ln124_78_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="0"/>
<pin id="883" dir="0" index="1" bw="8" slack="2"/>
<pin id="884" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_78/8 "/>
</bind>
</comp>

<comp id="886" class="1004" name="xor_ln124_79_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="4"/>
<pin id="889" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_79/8 "/>
</bind>
</comp>

<comp id="891" class="1004" name="xor_ln124_80_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="1"/>
<pin id="893" dir="0" index="1" bw="8" slack="0"/>
<pin id="894" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_80/8 "/>
</bind>
</comp>

<comp id="896" class="1004" name="xor_ln124_81_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="0"/>
<pin id="898" dir="0" index="1" bw="8" slack="0"/>
<pin id="899" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_81/8 "/>
</bind>
</comp>

<comp id="902" class="1004" name="xor_ln124_47_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="0"/>
<pin id="904" dir="0" index="1" bw="8" slack="0"/>
<pin id="905" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_47/8 "/>
</bind>
</comp>

<comp id="909" class="1004" name="xor_ln124_82_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="0"/>
<pin id="911" dir="0" index="1" bw="8" slack="0"/>
<pin id="912" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_82/8 "/>
</bind>
</comp>

<comp id="915" class="1004" name="xor_ln124_83_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="0"/>
<pin id="917" dir="0" index="1" bw="8" slack="3"/>
<pin id="918" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_83/8 "/>
</bind>
</comp>

<comp id="920" class="1004" name="xor_ln124_84_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="1"/>
<pin id="922" dir="0" index="1" bw="8" slack="0"/>
<pin id="923" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_84/8 "/>
</bind>
</comp>

<comp id="925" class="1004" name="xor_ln124_85_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="0"/>
<pin id="927" dir="0" index="1" bw="8" slack="2"/>
<pin id="928" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_85/8 "/>
</bind>
</comp>

<comp id="930" class="1004" name="xor_ln124_48_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="0"/>
<pin id="932" dir="0" index="1" bw="8" slack="0"/>
<pin id="933" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_48/8 "/>
</bind>
</comp>

<comp id="937" class="1004" name="xor_ln124_86_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="3"/>
<pin id="939" dir="0" index="1" bw="8" slack="0"/>
<pin id="940" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_86/9 "/>
</bind>
</comp>

<comp id="942" class="1004" name="xor_ln124_87_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="1"/>
<pin id="944" dir="0" index="1" bw="8" slack="1"/>
<pin id="945" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_87/9 "/>
</bind>
</comp>

<comp id="946" class="1004" name="xor_ln124_88_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="0"/>
<pin id="948" dir="0" index="1" bw="8" slack="4"/>
<pin id="949" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_88/9 "/>
</bind>
</comp>

<comp id="951" class="1004" name="xor_ln124_49_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="0"/>
<pin id="953" dir="0" index="1" bw="8" slack="0"/>
<pin id="954" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_49/9 "/>
</bind>
</comp>

<comp id="958" class="1004" name="xor_ln124_89_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="2"/>
<pin id="960" dir="0" index="1" bw="8" slack="0"/>
<pin id="961" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_89/9 "/>
</bind>
</comp>

<comp id="963" class="1004" name="xor_ln124_90_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="1"/>
<pin id="965" dir="0" index="1" bw="8" slack="1"/>
<pin id="966" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_90/9 "/>
</bind>
</comp>

<comp id="967" class="1004" name="xor_ln124_91_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="8" slack="0"/>
<pin id="969" dir="0" index="1" bw="8" slack="4"/>
<pin id="970" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_91/9 "/>
</bind>
</comp>

<comp id="972" class="1004" name="xor_ln124_50_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="0"/>
<pin id="974" dir="0" index="1" bw="8" slack="0"/>
<pin id="975" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_50/9 "/>
</bind>
</comp>

<comp id="979" class="1005" name="rk_offset_read_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="7" slack="1"/>
<pin id="981" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="rk_offset_read "/>
</bind>
</comp>

<comp id="984" class="1005" name="rk_addr_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="1"/>
<pin id="986" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr "/>
</bind>
</comp>

<comp id="989" class="1005" name="src_addr_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="4" slack="1"/>
<pin id="991" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="994" class="1005" name="src_addr_22_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="4" slack="1"/>
<pin id="996" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_22 "/>
</bind>
</comp>

<comp id="999" class="1005" name="rk_offset_cast_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="1"/>
<pin id="1001" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_offset_cast "/>
</bind>
</comp>

<comp id="1005" class="1005" name="xor_ln124_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="1"/>
<pin id="1007" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="rk_addr_25_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="1"/>
<pin id="1012" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_25 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="src_addr_23_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="4" slack="1"/>
<pin id="1017" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_23 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="src_addr_24_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="4" slack="1"/>
<pin id="1022" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_24 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="rk_addr_26_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="1"/>
<pin id="1027" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_26 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="src_load_24_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="8" slack="2"/>
<pin id="1032" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_load_24 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="clefia_s1_addr_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="8" slack="1"/>
<pin id="1037" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr "/>
</bind>
</comp>

<comp id="1040" class="1005" name="rk_addr_27_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="8" slack="1"/>
<pin id="1042" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_27 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="z_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="4"/>
<pin id="1047" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="1050" class="1005" name="clefia_s0_addr_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="8" slack="1"/>
<pin id="1052" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr "/>
</bind>
</comp>

<comp id="1055" class="1005" name="x_assign_17_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="8" slack="1"/>
<pin id="1057" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_17 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="trunc_ln134_42_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="7" slack="4"/>
<pin id="1062" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln134_42 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="tmp_95_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="4"/>
<pin id="1067" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="xor_ln124_3_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="8" slack="1"/>
<pin id="1072" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_3 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="z_10_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="8" slack="3"/>
<pin id="1077" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="z_10 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="clefia_s1_addr_1_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="1"/>
<pin id="1082" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr_1 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="trunc_ln134_35_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="7" slack="3"/>
<pin id="1087" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln134_35 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="tmp_81_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="3"/>
<pin id="1092" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="xor_ln180_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="8" slack="4"/>
<pin id="1097" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln180 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="z_11_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="8" slack="3"/>
<pin id="1103" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="z_11 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="clefia_s0_addr_1_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="8" slack="1"/>
<pin id="1108" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr_1 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="x_assign_14_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="8" slack="2"/>
<pin id="1113" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="x_assign_14 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="trunc_ln134_44_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="7" slack="2"/>
<pin id="1119" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln134_44 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="tmp_99_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="2"/>
<pin id="1124" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_99 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="z_12_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="8" slack="2"/>
<pin id="1129" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="z_12 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="x_assign_15_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="8" slack="1"/>
<pin id="1134" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_15 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="trunc_ln134_39_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="7" slack="1"/>
<pin id="1140" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134_39 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="tmp_89_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="1"/>
<pin id="1145" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="src_addr_25_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="4" slack="1"/>
<pin id="1150" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_25 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="src_addr_26_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="4" slack="1"/>
<pin id="1155" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_26 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="or_ln_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="8" slack="1"/>
<pin id="1160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1163" class="1005" name="or_ln134_4_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="8" slack="1"/>
<pin id="1165" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln134_4 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="or_ln134_7_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="8" slack="1"/>
<pin id="1170" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln134_7 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="or_ln134_9_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="8" slack="1"/>
<pin id="1175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln134_9 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="src_addr_27_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="4" slack="1"/>
<pin id="1180" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_27 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="src_addr_28_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="4" slack="1"/>
<pin id="1185" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="61" pin=2"/></net>

<net id="78"><net_src comp="61" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="84"><net_src comp="54" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="93"><net_src comp="85" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="94" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="110"><net_src comp="102" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="119"><net_src comp="111" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="137"><net_src comp="69" pin="7"/><net_sink comp="128" pin=4"/></net>

<net id="138"><net_src comp="120" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="147"><net_src comp="69" pin="3"/><net_sink comp="128" pin=1"/></net>

<net id="148"><net_src comp="139" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="178"><net_src comp="170" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="187"><net_src comp="179" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="222"><net_src comp="10" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="230"><net_src comp="2" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="233"><net_src comp="225" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="42" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="242"><net_src comp="234" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="251"><net_src comp="243" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="14" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="260"><net_src comp="252" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="266"><net_src comp="2" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="269"><net_src comp="261" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="275"><net_src comp="2" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="14" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="270" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="287"><net_src comp="279" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="293"><net_src comp="0" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="14" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="46" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="296"><net_src comp="288" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="300"><net_src comp="69" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="69" pin="7"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="79" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="48" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="324"><net_src comp="79" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="69" pin="7"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="317" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="20" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="341"><net_src comp="26" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="337" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="350"><net_src comp="347" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="355"><net_src comp="28" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="351" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="364"><net_src comp="308" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="371"><net_src comp="30" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="164" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="32" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="164" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="34" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="366" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="164" pin="3"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="30" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="380" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="32" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="36" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="388" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="392" pin="3"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="30" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="380" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="38" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="400" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="34" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="408" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="400" pin="3"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="30" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="422" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="32" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="36" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="430" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="434" pin="3"/><net_sink comp="442" pin=2"/></net>

<net id="455"><net_src comp="30" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="422" pin="3"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="38" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="462"><net_src comp="442" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="34" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="450" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="442" pin="3"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="30" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="464" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="32" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="79" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="308" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="499"><net_src comp="30" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="203" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="32" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="203" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="34" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="494" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="203" pin="3"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="508" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="30" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="508" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="32" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="533"><net_src comp="36" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="516" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="520" pin="3"/><net_sink comp="528" pin=2"/></net>

<net id="541"><net_src comp="30" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="508" pin="3"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="38" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="548"><net_src comp="528" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="34" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="536" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="544" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="528" pin="3"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="550" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="30" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="550" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="32" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="575"><net_src comp="36" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="558" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="562" pin="3"/><net_sink comp="570" pin=2"/></net>

<net id="583"><net_src comp="30" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="550" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="38" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="590"><net_src comp="570" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="34" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="597"><net_src comp="578" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="586" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="570" pin="3"/><net_sink comp="592" pin=2"/></net>

<net id="603"><net_src comp="592" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="30" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="592" pin="3"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="32" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="528" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="617" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="626"><net_src comp="30" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="164" pin="3"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="32" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="633"><net_src comp="164" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="34" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="640"><net_src comp="621" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="629" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="164" pin="3"/><net_sink comp="635" pin=2"/></net>

<net id="646"><net_src comp="635" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="30" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="635" pin="3"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="32" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="660"><net_src comp="36" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="643" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="647" pin="3"/><net_sink comp="655" pin=2"/></net>

<net id="668"><net_src comp="30" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="635" pin="3"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="38" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="675"><net_src comp="655" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="34" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="682"><net_src comp="663" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="671" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="655" pin="3"/><net_sink comp="677" pin=2"/></net>

<net id="688"><net_src comp="677" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="30" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="677" pin="3"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="32" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="702"><net_src comp="36" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="685" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="689" pin="3"/><net_sink comp="697" pin=2"/></net>

<net id="710"><net_src comp="30" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="677" pin="3"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="38" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="717"><net_src comp="697" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="34" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="724"><net_src comp="705" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="713" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="697" pin="3"/><net_sink comp="719" pin=2"/></net>

<net id="730"><net_src comp="719" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="736"><net_src comp="30" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="719" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="32" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="744"><net_src comp="30" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="203" pin="3"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="32" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="751"><net_src comp="203" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="34" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="758"><net_src comp="739" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="747" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="203" pin="3"/><net_sink comp="753" pin=2"/></net>

<net id="764"><net_src comp="753" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="770"><net_src comp="30" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="753" pin="3"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="32" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="778"><net_src comp="36" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="761" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="765" pin="3"/><net_sink comp="773" pin=2"/></net>

<net id="786"><net_src comp="30" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="753" pin="3"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="38" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="793"><net_src comp="773" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="34" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="800"><net_src comp="781" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="789" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="773" pin="3"/><net_sink comp="795" pin=2"/></net>

<net id="806"><net_src comp="795" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="812"><net_src comp="30" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="795" pin="3"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="32" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="820"><net_src comp="36" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="803" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="807" pin="3"/><net_sink comp="815" pin=2"/></net>

<net id="828"><net_src comp="30" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="795" pin="3"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="38" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="835"><net_src comp="815" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="34" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="842"><net_src comp="823" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="831" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="815" pin="3"/><net_sink comp="837" pin=2"/></net>

<net id="848"><net_src comp="837" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="854"><net_src comp="30" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="837" pin="3"/><net_sink comp="849" pin=1"/></net>

<net id="856"><net_src comp="32" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="862"><net_src comp="36" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="868"><net_src comp="36" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="874"><net_src comp="36" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="880"><net_src comp="36" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="885"><net_src comp="69" pin="7"/><net_sink comp="881" pin=0"/></net>

<net id="890"><net_src comp="881" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="895"><net_src comp="863" pin="3"/><net_sink comp="891" pin=1"/></net>

<net id="900"><net_src comp="891" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="857" pin="3"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="896" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="886" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="908"><net_src comp="902" pin="2"/><net_sink comp="128" pin=4"/></net>

<net id="913"><net_src comp="69" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="869" pin="3"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="909" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="924"><net_src comp="875" pin="3"/><net_sink comp="920" pin=1"/></net>

<net id="929"><net_src comp="920" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="934"><net_src comp="925" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="915" pin="2"/><net_sink comp="930" pin=1"/></net>

<net id="936"><net_src comp="930" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="941"><net_src comp="69" pin="7"/><net_sink comp="937" pin=1"/></net>

<net id="950"><net_src comp="942" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="955"><net_src comp="946" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="937" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="957"><net_src comp="951" pin="2"/><net_sink comp="128" pin=4"/></net>

<net id="962"><net_src comp="69" pin="3"/><net_sink comp="958" pin=1"/></net>

<net id="971"><net_src comp="963" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="976"><net_src comp="967" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="958" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="978"><net_src comp="972" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="982"><net_src comp="48" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="987"><net_src comp="54" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="992"><net_src comp="61" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="997"><net_src comp="85" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="1002"><net_src comp="317" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1008"><net_src comp="320" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1013"><net_src comp="94" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="1018"><net_src comp="102" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="1023"><net_src comp="111" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="1028"><net_src comp="149" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="1033"><net_src comp="69" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="1038"><net_src comp="157" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1043"><net_src comp="188" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="1048"><net_src comp="164" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1053"><net_src comp="196" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1058"><net_src comp="400" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="1063"><net_src comp="472" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1068"><net_src comp="476" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="869" pin=2"/></net>

<net id="1073"><net_src comp="484" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1078"><net_src comp="203" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="1083"><net_src comp="209" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1088"><net_src comp="600" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1093"><net_src comp="604" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="857" pin=2"/></net>

<net id="1098"><net_src comp="612" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1104"><net_src comp="164" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1109"><net_src comp="217" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1114"><net_src comp="655" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1120"><net_src comp="727" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1125"><net_src comp="731" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="875" pin=2"/></net>

<net id="1130"><net_src comp="203" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1135"><net_src comp="773" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1141"><net_src comp="845" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1146"><net_src comp="849" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="863" pin=2"/></net>

<net id="1151"><net_src comp="225" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="1156"><net_src comp="234" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="1161"><net_src comp="857" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1166"><net_src comp="863" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="1171"><net_src comp="869" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1176"><net_src comp="875" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="1181"><net_src comp="261" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="1186"><net_src comp="270" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="69" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {2 3 8 9 }
 - Input state : 
	Port: ClefiaF1Xor : src | {1 2 3 7 8 9 }
	Port: ClefiaF1Xor : rk | {1 2 3 4 5 }
	Port: ClefiaF1Xor : rk_offset | {1 }
	Port: ClefiaF1Xor : clefia_s1 | {3 4 5 6 }
	Port: ClefiaF1Xor : clefia_s0 | {4 5 6 7 }
  - Chain level:
	State 1
		rk_addr : 1
		src_load : 1
		rk_load : 2
		src_load_22 : 1
	State 2
		xor_ln124 : 1
		add_ln121 : 1
		zext_ln121 : 2
		rk_addr_25 : 3
		rk_load_10 : 4
		src_load_23 : 1
		src_load_24 : 1
		store_ln117 : 1
		store_ln117 : 1
	State 3
		xor_ln124_1 : 1
		zext_ln121_87 : 1
		rk_addr_26 : 2
		rk_load_11 : 3
		clefia_s1_addr : 1
		z : 2
		store_ln117 : 1
		store_ln117 : 1
	State 4
		xor_ln124_46 : 1
		zext_ln121_88 : 1
		rk_addr_27 : 2
		rk_load_12 : 3
		clefia_s0_addr : 1
		z_10 : 2
		tmp_90 : 1
		xor_ln132_40 : 1
		select_ln131_40 : 1
		trunc_ln134_40 : 2
		tmp_91 : 2
		x_assign_17 : 3
		tmp_92 : 2
		xor_ln132_41 : 4
		select_ln131_41 : 4
		trunc_ln134_41 : 5
		tmp_93 : 5
		x_assign_18 : 6
		tmp_94 : 5
		xor_ln132_42 : 7
		select_ln131_42 : 7
		trunc_ln134_42 : 8
		tmp_95 : 8
	State 5
		xor_ln124_3 : 1
		clefia_s1_addr_1 : 1
		z_11 : 2
		tmp : 1
		xor_ln132 : 1
		select_ln131 : 1
		trunc_ln134 : 2
		tmp_77 : 2
		x_assign_s : 3
		tmp_78 : 2
		xor_ln132_34 : 4
		select_ln131_34 : 4
		trunc_ln134_34 : 5
		tmp_79 : 5
		x_assign_13 : 6
		tmp_80 : 5
		xor_ln132_35 : 7
		select_ln131_35 : 7
		trunc_ln134_35 : 8
		tmp_81 : 8
		xor_ln180 : 4
	State 6
		clefia_s0_addr_1 : 1
		z_12 : 2
		tmp_82 : 1
		xor_ln132_36 : 1
		select_ln131_36 : 1
		trunc_ln134_36 : 2
		tmp_83 : 2
		x_assign_14 : 3
		tmp_96 : 2
		xor_ln132_43 : 4
		select_ln131_43 : 4
		trunc_ln134_43 : 5
		tmp_97 : 5
		x_assign_19 : 6
		tmp_98 : 5
		xor_ln132_44 : 7
		select_ln131_44 : 7
		trunc_ln134_44 : 8
		tmp_99 : 8
	State 7
		tmp_84 : 1
		xor_ln132_37 : 1
		select_ln131_37 : 1
		trunc_ln134_37 : 2
		tmp_85 : 2
		x_assign_15 : 3
		tmp_86 : 2
		xor_ln132_38 : 4
		select_ln131_38 : 4
		trunc_ln134_38 : 5
		tmp_87 : 5
		x_assign_16 : 6
		tmp_88 : 5
		xor_ln132_39 : 7
		select_ln131_39 : 7
		trunc_ln134_39 : 8
		tmp_89 : 8
		src_load_25 : 1
		src_load_26 : 1
	State 8
		xor_ln124_78 : 1
		xor_ln124_79 : 1
		xor_ln124_80 : 1
		xor_ln124_81 : 1
		xor_ln124_47 : 1
		store_ln124 : 1
		xor_ln124_82 : 1
		xor_ln124_83 : 1
		xor_ln124_84 : 1
		xor_ln124_85 : 1
		xor_ln124_48 : 1
		store_ln124 : 1
		src_load_27 : 1
		src_load_28 : 1
	State 9
		xor_ln124_86 : 1
		xor_ln124_89 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         grp_fu_302        |    0    |    8    |
|          |      xor_ln124_fu_320     |    0    |    8    |
|          |    xor_ln132_40_fu_374    |    0    |    8    |
|          |    xor_ln132_41_fu_416    |    0    |    8    |
|          |    xor_ln132_42_fu_458    |    0    |    8    |
|          |     xor_ln124_3_fu_484    |    0    |    8    |
|          |      xor_ln132_fu_502     |    0    |    8    |
|          |    xor_ln132_34_fu_544    |    0    |    8    |
|          |    xor_ln132_35_fu_586    |    0    |    8    |
|          |      xor_ln180_fu_612     |    0    |    8    |
|          |    xor_ln132_36_fu_629    |    0    |    8    |
|          |    xor_ln132_43_fu_671    |    0    |    8    |
|          |    xor_ln132_44_fu_713    |    0    |    8    |
|          |    xor_ln132_37_fu_747    |    0    |    8    |
|          |    xor_ln132_38_fu_789    |    0    |    8    |
|          |    xor_ln132_39_fu_831    |    0    |    8    |
|    xor   |    xor_ln124_78_fu_881    |    0    |    8    |
|          |    xor_ln124_79_fu_886    |    0    |    8    |
|          |    xor_ln124_80_fu_891    |    0    |    8    |
|          |    xor_ln124_81_fu_896    |    0    |    8    |
|          |    xor_ln124_47_fu_902    |    0    |    8    |
|          |    xor_ln124_82_fu_909    |    0    |    8    |
|          |    xor_ln124_83_fu_915    |    0    |    8    |
|          |    xor_ln124_84_fu_920    |    0    |    8    |
|          |    xor_ln124_85_fu_925    |    0    |    8    |
|          |    xor_ln124_48_fu_930    |    0    |    8    |
|          |    xor_ln124_86_fu_937    |    0    |    8    |
|          |    xor_ln124_87_fu_942    |    0    |    8    |
|          |    xor_ln124_88_fu_946    |    0    |    8    |
|          |    xor_ln124_49_fu_951    |    0    |    8    |
|          |    xor_ln124_89_fu_958    |    0    |    8    |
|          |    xor_ln124_90_fu_963    |    0    |    8    |
|          |    xor_ln124_91_fu_967    |    0    |    8    |
|          |    xor_ln124_50_fu_972    |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |   select_ln131_40_fu_380  |    0    |    8    |
|          |   select_ln131_41_fu_422  |    0    |    8    |
|          |   select_ln131_42_fu_464  |    0    |    8    |
|          |    select_ln131_fu_508    |    0    |    8    |
|          |   select_ln131_34_fu_550  |    0    |    8    |
|  select  |   select_ln131_35_fu_592  |    0    |    8    |
|          |   select_ln131_36_fu_635  |    0    |    8    |
|          |   select_ln131_43_fu_677  |    0    |    8    |
|          |   select_ln131_44_fu_719  |    0    |    8    |
|          |   select_ln131_37_fu_753  |    0    |    8    |
|          |   select_ln131_38_fu_795  |    0    |    8    |
|          |   select_ln131_39_fu_837  |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |      add_ln121_fu_326     |    0    |    14   |
|    add   |    add_ln121_52_fu_337    |    0    |    14   |
|          |    add_ln121_53_fu_351    |    0    |    14   |
|----------|---------------------------|---------|---------|
|   read   | rk_offset_read_read_fu_48 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   rk_offset_cast1_fu_312  |    0    |    0    |
|          |   rk_offset_cast_fu_317   |    0    |    0    |
|          |     zext_ln121_fu_332     |    0    |    0    |
|          |    zext_ln121_87_fu_342   |    0    |    0    |
|   zext   |     zext_ln173_fu_347     |    0    |    0    |
|          |    zext_ln121_88_fu_356   |    0    |    0    |
|          |     zext_ln174_fu_361     |    0    |    0    |
|          |     zext_ln175_fu_489     |    0    |    0    |
|          |     zext_ln176_fu_617     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_90_fu_366       |    0    |    0    |
|          |       tmp_91_fu_392       |    0    |    0    |
|          |       tmp_92_fu_408       |    0    |    0    |
|          |       tmp_93_fu_434       |    0    |    0    |
|          |       tmp_94_fu_450       |    0    |    0    |
|          |       tmp_95_fu_476       |    0    |    0    |
|          |         tmp_fu_494        |    0    |    0    |
|          |       tmp_77_fu_520       |    0    |    0    |
|          |       tmp_78_fu_536       |    0    |    0    |
|          |       tmp_79_fu_562       |    0    |    0    |
|          |       tmp_80_fu_578       |    0    |    0    |
| bitselect|       tmp_81_fu_604       |    0    |    0    |
|          |       tmp_82_fu_621       |    0    |    0    |
|          |       tmp_83_fu_647       |    0    |    0    |
|          |       tmp_96_fu_663       |    0    |    0    |
|          |       tmp_97_fu_689       |    0    |    0    |
|          |       tmp_98_fu_705       |    0    |    0    |
|          |       tmp_99_fu_731       |    0    |    0    |
|          |       tmp_84_fu_739       |    0    |    0    |
|          |       tmp_85_fu_765       |    0    |    0    |
|          |       tmp_86_fu_781       |    0    |    0    |
|          |       tmp_87_fu_807       |    0    |    0    |
|          |       tmp_88_fu_823       |    0    |    0    |
|          |       tmp_89_fu_849       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   trunc_ln134_40_fu_388   |    0    |    0    |
|          |   trunc_ln134_41_fu_430   |    0    |    0    |
|          |   trunc_ln134_42_fu_472   |    0    |    0    |
|          |     trunc_ln134_fu_516    |    0    |    0    |
|          |   trunc_ln134_34_fu_558   |    0    |    0    |
|   trunc  |   trunc_ln134_35_fu_600   |    0    |    0    |
|          |   trunc_ln134_36_fu_643   |    0    |    0    |
|          |   trunc_ln134_43_fu_685   |    0    |    0    |
|          |   trunc_ln134_44_fu_727   |    0    |    0    |
|          |   trunc_ln134_37_fu_761   |    0    |    0    |
|          |   trunc_ln134_38_fu_803   |    0    |    0    |
|          |   trunc_ln134_39_fu_845   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     x_assign_17_fu_400    |    0    |    0    |
|          |     x_assign_18_fu_442    |    0    |    0    |
|          |     x_assign_s_fu_528     |    0    |    0    |
|          |     x_assign_13_fu_570    |    0    |    0    |
|          |     x_assign_14_fu_655    |    0    |    0    |
|bitconcatenate|     x_assign_19_fu_697    |    0    |    0    |
|          |     x_assign_15_fu_773    |    0    |    0    |
|          |     x_assign_16_fu_815    |    0    |    0    |
|          |        or_ln_fu_857       |    0    |    0    |
|          |     or_ln134_4_fu_863     |    0    |    0    |
|          |     or_ln134_7_fu_869     |    0    |    0    |
|          |     or_ln134_9_fu_875     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   410   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|clefia_s0_addr_1_reg_1106|    8   |
| clefia_s0_addr_reg_1050 |    8   |
|clefia_s1_addr_1_reg_1080|    8   |
| clefia_s1_addr_reg_1035 |    8   |
|   or_ln134_4_reg_1163   |    8   |
|   or_ln134_7_reg_1168   |    8   |
|   or_ln134_9_reg_1173   |    8   |
|      or_ln_reg_1158     |    8   |
|         reg_297         |    8   |
|         reg_308         |    8   |
|   rk_addr_25_reg_1010   |    8   |
|   rk_addr_26_reg_1025   |    8   |
|   rk_addr_27_reg_1040   |    8   |
|     rk_addr_reg_984     |    8   |
|  rk_offset_cast_reg_999 |    8   |
|  rk_offset_read_reg_979 |    7   |
|   src_addr_22_reg_994   |    4   |
|   src_addr_23_reg_1015  |    4   |
|   src_addr_24_reg_1020  |    4   |
|   src_addr_25_reg_1148  |    4   |
|   src_addr_26_reg_1153  |    4   |
|   src_addr_27_reg_1178  |    4   |
|   src_addr_28_reg_1183  |    4   |
|     src_addr_reg_989    |    4   |
|   src_load_24_reg_1030  |    8   |
|     tmp_81_reg_1090     |    1   |
|     tmp_89_reg_1143     |    1   |
|     tmp_95_reg_1065     |    1   |
|     tmp_99_reg_1122     |    1   |
| trunc_ln134_35_reg_1085 |    7   |
| trunc_ln134_39_reg_1138 |    7   |
| trunc_ln134_42_reg_1060 |    7   |
| trunc_ln134_44_reg_1117 |    7   |
|   x_assign_14_reg_1111  |    8   |
|   x_assign_15_reg_1132  |    8   |
|   x_assign_17_reg_1055  |    8   |
|   xor_ln124_3_reg_1070  |    8   |
|    xor_ln124_reg_1005   |    8   |
|    xor_ln180_reg_1095   |    8   |
|      z_10_reg_1075      |    8   |
|      z_11_reg_1101      |    8   |
|      z_12_reg_1127      |    8   |
|        z_reg_1045       |    8   |
+-------------------------+--------+
|          Total          |   279  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_69 |  p0  |   8  |   4  |   32   ||    42   |
|  grp_access_fu_69 |  p2  |   8  |   0  |    0   ||    42   |
|  grp_access_fu_79 |  p0  |   8  |   8  |   64   ||    42   |
| grp_access_fu_128 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_128 |  p1  |   3  |   8  |   24   ||    14   |
| grp_access_fu_128 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_128 |  p4  |   3  |   4  |   12   ||    14   |
| grp_access_fu_164 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_203 |  p0  |   4  |   8  |   32   ||    20   |
|      reg_297      |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   228  || 19.2204 ||   243   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   410  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   19   |    -   |   243  |
|  Register |    -   |   279  |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |   279  |   653  |
+-----------+--------+--------+--------+
