
STM32F_MPU6050_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d58  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08003ee0  08003ee0  00013ee0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003f28  08003f28  00013f28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003f2c  08003f2c  00013f2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000088  20000000  08003f30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020088  2**0
                  CONTENTS
  7 .bss          000000ac  20000088  20000088  00020088  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000134  20000134  00020088  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 10 .debug_info   000056dd  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000e82  00000000  00000000  00025795  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000004c8  00000000  00000000  00026618  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000410  00000000  00000000  00026ae0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000238d  00000000  00000000  00026ef0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002471  00000000  00000000  0002927d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002b6ee  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001724  00000000  00000000  0002b76c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0002ce90  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000088 	.word	0x20000088
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003ec8 	.word	0x08003ec8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000008c 	.word	0x2000008c
 80001c4:	08003ec8 	.word	0x08003ec8

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__gedf2>:
 800095c:	f04f 3cff 	mov.w	ip, #4294967295
 8000960:	e006      	b.n	8000970 <__cmpdf2+0x4>
 8000962:	bf00      	nop

08000964 <__ledf2>:
 8000964:	f04f 0c01 	mov.w	ip, #1
 8000968:	e002      	b.n	8000970 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__cmpdf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000986:	d01b      	beq.n	80009c0 <__cmpdf2+0x54>
 8000988:	b001      	add	sp, #4
 800098a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800098e:	bf0c      	ite	eq
 8000990:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000994:	ea91 0f03 	teqne	r1, r3
 8000998:	bf02      	ittt	eq
 800099a:	ea90 0f02 	teqeq	r0, r2
 800099e:	2000      	moveq	r0, #0
 80009a0:	4770      	bxeq	lr
 80009a2:	f110 0f00 	cmn.w	r0, #0
 80009a6:	ea91 0f03 	teq	r1, r3
 80009aa:	bf58      	it	pl
 80009ac:	4299      	cmppl	r1, r3
 80009ae:	bf08      	it	eq
 80009b0:	4290      	cmpeq	r0, r2
 80009b2:	bf2c      	ite	cs
 80009b4:	17d8      	asrcs	r0, r3, #31
 80009b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ba:	f040 0001 	orr.w	r0, r0, #1
 80009be:	4770      	bx	lr
 80009c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c8:	d102      	bne.n	80009d0 <__cmpdf2+0x64>
 80009ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ce:	d107      	bne.n	80009e0 <__cmpdf2+0x74>
 80009d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d1d6      	bne.n	8000988 <__cmpdf2+0x1c>
 80009da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009de:	d0d3      	beq.n	8000988 <__cmpdf2+0x1c>
 80009e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop

080009e8 <__aeabi_cdrcmple>:
 80009e8:	4684      	mov	ip, r0
 80009ea:	4610      	mov	r0, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	468c      	mov	ip, r1
 80009f0:	4619      	mov	r1, r3
 80009f2:	4663      	mov	r3, ip
 80009f4:	e000      	b.n	80009f8 <__aeabi_cdcmpeq>
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdcmpeq>:
 80009f8:	b501      	push	{r0, lr}
 80009fa:	f7ff ffb7 	bl	800096c <__cmpdf2>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	bf48      	it	mi
 8000a02:	f110 0f00 	cmnmi.w	r0, #0
 8000a06:	bd01      	pop	{r0, pc}

08000a08 <__aeabi_dcmpeq>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff fff4 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a10:	bf0c      	ite	eq
 8000a12:	2001      	moveq	r0, #1
 8000a14:	2000      	movne	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_dcmplt>:
 8000a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a20:	f7ff ffea 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a24:	bf34      	ite	cc
 8000a26:	2001      	movcc	r0, #1
 8000a28:	2000      	movcs	r0, #0
 8000a2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2e:	bf00      	nop

08000a30 <__aeabi_dcmple>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff ffe0 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a38:	bf94      	ite	ls
 8000a3a:	2001      	movls	r0, #1
 8000a3c:	2000      	movhi	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmpge>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffce 	bl	80009e8 <__aeabi_cdrcmple>
 8000a4c:	bf94      	ite	ls
 8000a4e:	2001      	movls	r0, #1
 8000a50:	2000      	movhi	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmpgt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffc4 	bl	80009e8 <__aeabi_cdrcmple>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpun>:
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	d102      	bne.n	8000a7c <__aeabi_dcmpun+0x10>
 8000a76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7a:	d10a      	bne.n	8000a92 <__aeabi_dcmpun+0x26>
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x20>
 8000a86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8a:	d102      	bne.n	8000a92 <__aeabi_dcmpun+0x26>
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	f04f 0001 	mov.w	r0, #1
 8000a96:	4770      	bx	lr

08000a98 <__aeabi_d2f>:
 8000a98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aa0:	bf24      	itt	cs
 8000aa2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aa6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aaa:	d90d      	bls.n	8000ac8 <__aeabi_d2f+0x30>
 8000aac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ab0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ab8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000abc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac0:	bf08      	it	eq
 8000ac2:	f020 0001 	biceq.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000acc:	d121      	bne.n	8000b12 <__aeabi_d2f+0x7a>
 8000ace:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ad2:	bfbc      	itt	lt
 8000ad4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ad8:	4770      	bxlt	lr
 8000ada:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ade:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae2:	f1c2 0218 	rsb	r2, r2, #24
 8000ae6:	f1c2 0c20 	rsb	ip, r2, #32
 8000aea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aee:	fa20 f002 	lsr.w	r0, r0, r2
 8000af2:	bf18      	it	ne
 8000af4:	f040 0001 	orrne.w	r0, r0, #1
 8000af8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000afc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b04:	ea40 000c 	orr.w	r0, r0, ip
 8000b08:	fa23 f302 	lsr.w	r3, r3, r2
 8000b0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b10:	e7cc      	b.n	8000aac <__aeabi_d2f+0x14>
 8000b12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b16:	d107      	bne.n	8000b28 <__aeabi_d2f+0x90>
 8000b18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b1c:	bf1e      	ittt	ne
 8000b1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b26:	4770      	bxne	lr
 8000b28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop

08000b38 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b085      	sub	sp, #20
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
 8000b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000b42:	2300      	movs	r3, #0
 8000b44:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000b4c:	68fa      	ldr	r2, [r7, #12]
 8000b4e:	4b25      	ldr	r3, [pc, #148]	; (8000be4 <DMA_Init+0xac>)
 8000b50:	4013      	ands	r3, r2
 8000b52:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	681a      	ldr	r2, [r3, #0]
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	68db      	ldr	r3, [r3, #12]
 8000b5c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000b62:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	699b      	ldr	r3, [r3, #24]
 8000b68:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000b6e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	6a1b      	ldr	r3, [r3, #32]
 8000b74:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000b7a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b80:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000b86:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b8c:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000b8e:	68fa      	ldr	r2, [r7, #12]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	68fa      	ldr	r2, [r7, #12]
 8000b98:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	695b      	ldr	r3, [r3, #20]
 8000b9e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	f023 0307 	bic.w	r3, r3, #7
 8000ba6:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	68fa      	ldr	r2, [r7, #12]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	68fa      	ldr	r2, [r7, #12]
 8000bbc:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	691a      	ldr	r2, [r3, #16]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	685a      	ldr	r2, [r3, #4]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	689a      	ldr	r2, [r3, #8]
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	60da      	str	r2, [r3, #12]
}
 8000bd6:	bf00      	nop
 8000bd8:	3714      	adds	r7, #20
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop
 8000be4:	f01c803f 	.word	0xf01c803f

08000be8 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	460b      	mov	r3, r1
 8000bf2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000bf4:	78fb      	ldrb	r3, [r7, #3]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d006      	beq.n	8000c08 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f043 0201 	orr.w	r2, r3, #1
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000c06:	e005      	b.n	8000c14 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f023 0201 	bic.w	r2, r3, #1
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	601a      	str	r2, [r3, #0]
}
 8000c14:	bf00      	nop
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr

08000c20 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b085      	sub	sp, #20
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f003 0301 	and.w	r3, r3, #1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d002      	beq.n	8000c3e <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	73fb      	strb	r3, [r7, #15]
 8000c3c:	e001      	b.n	8000c42 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	3714      	adds	r7, #20
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr

08000c50 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b087      	sub	sp, #28
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
 8000c58:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4a15      	ldr	r2, [pc, #84]	; (8000cbc <DMA_GetFlagStatus+0x6c>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d802      	bhi.n	8000c70 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000c6a:	4b15      	ldr	r3, [pc, #84]	; (8000cc0 <DMA_GetFlagStatus+0x70>)
 8000c6c:	613b      	str	r3, [r7, #16]
 8000c6e:	e001      	b.n	8000c74 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000c70:	4b14      	ldr	r3, [pc, #80]	; (8000cc4 <DMA_GetFlagStatus+0x74>)
 8000c72:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d003      	beq.n	8000c86 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8000c7e:	693b      	ldr	r3, [r7, #16]
 8000c80:	685b      	ldr	r3, [r3, #4]
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	e002      	b.n	8000c8c <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000c92:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000c96:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000c98:	68fa      	ldr	r2, [r7, #12]
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d002      	beq.n	8000ca8 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	75fb      	strb	r3, [r7, #23]
 8000ca6:	e001      	b.n	8000cac <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000cac:	7dfb      	ldrb	r3, [r7, #23]
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	371c      	adds	r7, #28
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	4002640f 	.word	0x4002640f
 8000cc0:	40026000 	.word	0x40026000
 8000cc4:	40026400 	.word	0x40026400

08000cc8 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b085      	sub	sp, #20
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4a10      	ldr	r2, [pc, #64]	; (8000d18 <DMA_ClearFlag+0x50>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d802      	bhi.n	8000ce0 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000cda:	4b10      	ldr	r3, [pc, #64]	; (8000d1c <DMA_ClearFlag+0x54>)
 8000cdc:	60fb      	str	r3, [r7, #12]
 8000cde:	e001      	b.n	8000ce4 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000ce0:	4b0f      	ldr	r3, [pc, #60]	; (8000d20 <DMA_ClearFlag+0x58>)
 8000ce2:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d007      	beq.n	8000cfe <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000cf4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000cf8:	68fa      	ldr	r2, [r7, #12]
 8000cfa:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000cfc:	e006      	b.n	8000d0c <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000d04:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000d08:	68fa      	ldr	r2, [r7, #12]
 8000d0a:	6093      	str	r3, [r2, #8]
}
 8000d0c:	bf00      	nop
 8000d0e:	3714      	adds	r7, #20
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	4002640f 	.word	0x4002640f
 8000d1c:	40026000 	.word	0x40026000
 8000d20:	40026400 	.word	0x40026400

08000d24 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
 8000d2c:	460b      	mov	r3, r1
 8000d2e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000d30:	2300      	movs	r3, #0
 8000d32:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	891b      	ldrh	r3, [r3, #8]
 8000d38:	b29a      	uxth	r2, r3
 8000d3a:	887b      	ldrh	r3, [r7, #2]
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d002      	beq.n	8000d4a <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000d44:	2301      	movs	r3, #1
 8000d46:	73fb      	strb	r3, [r7, #15]
 8000d48:	e001      	b.n	8000d4e <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000d4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3714      	adds	r7, #20
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr

08000d5c <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000d60:	4b35      	ldr	r3, [pc, #212]	; (8000e38 <Audio_MAL_IRQHandler+0xdc>)
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	4b35      	ldr	r3, [pc, #212]	; (8000e3c <Audio_MAL_IRQHandler+0xe0>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4610      	mov	r0, r2
 8000d6c:	f7ff ff70 	bl	8000c50 <DMA_GetFlagStatus>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d05e      	beq.n	8000e34 <Audio_MAL_IRQHandler+0xd8>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000d76:	4b32      	ldr	r3, [pc, #200]	; (8000e40 <Audio_MAL_IRQHandler+0xe4>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d04c      	beq.n	8000e18 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000d7e:	bf00      	nop
 8000d80:	4b2d      	ldr	r3, [pc, #180]	; (8000e38 <Audio_MAL_IRQHandler+0xdc>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4618      	mov	r0, r3
 8000d86:	f7ff ff4b 	bl	8000c20 <DMA_GetCmdStatus>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d1f7      	bne.n	8000d80 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000d90:	4b29      	ldr	r3, [pc, #164]	; (8000e38 <Audio_MAL_IRQHandler+0xdc>)
 8000d92:	681a      	ldr	r2, [r3, #0]
 8000d94:	4b29      	ldr	r3, [pc, #164]	; (8000e3c <Audio_MAL_IRQHandler+0xe0>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4619      	mov	r1, r3
 8000d9a:	4610      	mov	r0, r2
 8000d9c:	f7ff ff94 	bl	8000cc8 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000da0:	4b28      	ldr	r3, [pc, #160]	; (8000e44 <Audio_MAL_IRQHandler+0xe8>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	461a      	mov	r2, r3
 8000da6:	4b28      	ldr	r3, [pc, #160]	; (8000e48 <Audio_MAL_IRQHandler+0xec>)
 8000da8:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000daa:	4b25      	ldr	r3, [pc, #148]	; (8000e40 <Audio_MAL_IRQHandler+0xe4>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000db2:	4293      	cmp	r3, r2
 8000db4:	bf28      	it	cs
 8000db6:	4613      	movcs	r3, r2
 8000db8:	4a23      	ldr	r2, [pc, #140]	; (8000e48 <Audio_MAL_IRQHandler+0xec>)
 8000dba:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000dbc:	4b1e      	ldr	r3, [pc, #120]	; (8000e38 <Audio_MAL_IRQHandler+0xdc>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4921      	ldr	r1, [pc, #132]	; (8000e48 <Audio_MAL_IRQHandler+0xec>)
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f7ff feb8 	bl	8000b38 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8000dc8:	4b1b      	ldr	r3, [pc, #108]	; (8000e38 <Audio_MAL_IRQHandler+0xdc>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	2101      	movs	r1, #1
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f7ff ff0a 	bl	8000be8 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8000dd4:	4b1b      	ldr	r3, [pc, #108]	; (8000e44 <Audio_MAL_IRQHandler+0xe8>)
 8000dd6:	681a      	ldr	r2, [r3, #0]
 8000dd8:	4b19      	ldr	r3, [pc, #100]	; (8000e40 <Audio_MAL_IRQHandler+0xe4>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000de0:	d203      	bcs.n	8000dea <Audio_MAL_IRQHandler+0x8e>
 8000de2:	4b17      	ldr	r3, [pc, #92]	; (8000e40 <Audio_MAL_IRQHandler+0xe4>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	e000      	b.n	8000dec <Audio_MAL_IRQHandler+0x90>
 8000dea:	4b18      	ldr	r3, [pc, #96]	; (8000e4c <Audio_MAL_IRQHandler+0xf0>)
 8000dec:	4413      	add	r3, r2
 8000dee:	4a15      	ldr	r2, [pc, #84]	; (8000e44 <Audio_MAL_IRQHandler+0xe8>)
 8000df0:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000df2:	4b13      	ldr	r3, [pc, #76]	; (8000e40 <Audio_MAL_IRQHandler+0xe4>)
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	4b12      	ldr	r3, [pc, #72]	; (8000e40 <Audio_MAL_IRQHandler+0xe4>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	bf28      	it	cs
 8000e02:	460b      	movcs	r3, r1
 8000e04:	1ad3      	subs	r3, r2, r3
 8000e06:	4a0e      	ldr	r2, [pc, #56]	; (8000e40 <Audio_MAL_IRQHandler+0xe4>)
 8000e08:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8000e0a:	4b0b      	ldr	r3, [pc, #44]	; (8000e38 <Audio_MAL_IRQHandler+0xdc>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	2101      	movs	r1, #1
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff fee9 	bl	8000be8 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000e16:	e00d      	b.n	8000e34 <Audio_MAL_IRQHandler+0xd8>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8000e18:	4b07      	ldr	r3, [pc, #28]	; (8000e38 <Audio_MAL_IRQHandler+0xdc>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f7ff fee2 	bl	8000be8 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000e24:	4b04      	ldr	r3, [pc, #16]	; (8000e38 <Audio_MAL_IRQHandler+0xdc>)
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	4b04      	ldr	r3, [pc, #16]	; (8000e3c <Audio_MAL_IRQHandler+0xe0>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	4610      	mov	r0, r2
 8000e30:	f7ff ff4a 	bl	8000cc8 <DMA_ClearFlag>
}
 8000e34:	bf00      	nop
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	20000008 	.word	0x20000008
 8000e3c:	2000000c 	.word	0x2000000c
 8000e40:	20000000 	.word	0x20000000
 8000e44:	200000b0 	.word	0x200000b0
 8000e48:	200000f0 	.word	0x200000f0
 8000e4c:	0001fffe 	.word	0x0001fffe

08000e50 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000e54:	f7ff ff82 	bl	8000d5c <Audio_MAL_IRQHandler>
}
 8000e58:	bf00      	nop
 8000e5a:	bd80      	pop	{r7, pc}

08000e5c <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000e60:	f7ff ff7c 	bl	8000d5c <Audio_MAL_IRQHandler>
}
 8000e64:	bf00      	nop
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8000e6c:	2102      	movs	r1, #2
 8000e6e:	4805      	ldr	r0, [pc, #20]	; (8000e84 <SPI3_IRQHandler+0x1c>)
 8000e70:	f7ff ff58 	bl	8000d24 <SPI_I2S_GetFlagStatus>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <SPI3_IRQHandler+0x16>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8000e7a:	4b03      	ldr	r3, [pc, #12]	; (8000e88 <SPI3_IRQHandler+0x20>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    //SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack());
  }
}
 8000e7e:	bf00      	nop
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	40003c00 	.word	0x40003c00
 8000e88:	20000004 	.word	0x20000004

08000e8c <GpioConfig>:
 */


#include "GpioConfig.h"

void GpioConfig(){
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0

	RCC->AHB1ENR |= (1<<1);//ENABLE CLOCK BUS LINE OF GPIOB
 8000e90:	4a35      	ldr	r2, [pc, #212]	; (8000f68 <GpioConfig+0xdc>)
 8000e92:	4b35      	ldr	r3, [pc, #212]	; (8000f68 <GpioConfig+0xdc>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e96:	f043 0302 	orr.w	r3, r3, #2
 8000e9a:	6313      	str	r3, [r2, #48]	; 0x30


	// Configure the I2C PINs for ALternate Functions
	GPIOB->MODER   |=(2<<16)|(2<<18);  //8.(SCL) and 9.(SDA) PINS OF GPIOB SET ALTERNATIVE FUNCTION MODE
 8000e9c:	4a33      	ldr	r2, [pc, #204]	; (8000f6c <GpioConfig+0xe0>)
 8000e9e:	4b33      	ldr	r3, [pc, #204]	; (8000f6c <GpioConfig+0xe0>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 8000ea6:	6013      	str	r3, [r2, #0]
	GPIOB->OTYPER  |=(1<<8)|(1<<9);    //8. and 9. PINS OF GPIOB SET OUTPUT OPEN DRAIN
 8000ea8:	4a30      	ldr	r2, [pc, #192]	; (8000f6c <GpioConfig+0xe0>)
 8000eaa:	4b30      	ldr	r3, [pc, #192]	; (8000f6c <GpioConfig+0xe0>)
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8000eb2:	6053      	str	r3, [r2, #4]
	GPIOB->OSPEEDR |=(3<<16)|(3<<18);  //8. and 9. PINS OF GPIOB SET HIGH SPEED
 8000eb4:	4a2d      	ldr	r2, [pc, #180]	; (8000f6c <GpioConfig+0xe0>)
 8000eb6:	4b2d      	ldr	r3, [pc, #180]	; (8000f6c <GpioConfig+0xe0>)
 8000eb8:	689b      	ldr	r3, [r3, #8]
 8000eba:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 8000ebe:	6093      	str	r3, [r2, #8]
	GPIOB->PUPDR |= (1<<16) | (1<<18); //8. and 9. PINS OF GPIOB SELECTED AS PULL UP
 8000ec0:	4a2a      	ldr	r2, [pc, #168]	; (8000f6c <GpioConfig+0xe0>)
 8000ec2:	4b2a      	ldr	r3, [pc, #168]	; (8000f6c <GpioConfig+0xe0>)
 8000ec4:	68db      	ldr	r3, [r3, #12]
 8000ec6:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8000eca:	60d3      	str	r3, [r2, #12]
	GPIOB->AFR[1] |= (4<<0) | (4<<4);  //ALTERNATIVE FUNTION SELECTED AS I2C
 8000ecc:	4a27      	ldr	r2, [pc, #156]	; (8000f6c <GpioConfig+0xe0>)
 8000ece:	4b27      	ldr	r3, [pc, #156]	; (8000f6c <GpioConfig+0xe0>)
 8000ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ed2:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8000ed6:	6253      	str	r3, [r2, #36]	; 0x24


	RCC->AHB1ENR |=(1<<3);//ENABLE CLOCK BUS LINE OF GPIOD
 8000ed8:	4a23      	ldr	r2, [pc, #140]	; (8000f68 <GpioConfig+0xdc>)
 8000eda:	4b23      	ldr	r3, [pc, #140]	; (8000f68 <GpioConfig+0xdc>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ede:	f043 0308 	orr.w	r3, r3, #8
 8000ee2:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOD->MODER |=(1<<30)|(1<<28)|(1<<26)|(1<<24);//15,14.13 and 12 PINS OF GPIOD SET OUTPUT MODE
 8000ee4:	4a22      	ldr	r2, [pc, #136]	; (8000f70 <GpioConfig+0xe4>)
 8000ee6:	4b22      	ldr	r3, [pc, #136]	; (8000f70 <GpioConfig+0xe4>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 8000eee:	6013      	str	r3, [r2, #0]

	GPIOD->OTYPER &=~(1<<12);//15.,14.,13. and 12. PINS OF GPIOD SET Output push-pull
 8000ef0:	4a1f      	ldr	r2, [pc, #124]	; (8000f70 <GpioConfig+0xe4>)
 8000ef2:	4b1f      	ldr	r3, [pc, #124]	; (8000f70 <GpioConfig+0xe4>)
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000efa:	6053      	str	r3, [r2, #4]
	GPIOD->OTYPER &=~(1<<13);
 8000efc:	4a1c      	ldr	r2, [pc, #112]	; (8000f70 <GpioConfig+0xe4>)
 8000efe:	4b1c      	ldr	r3, [pc, #112]	; (8000f70 <GpioConfig+0xe4>)
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000f06:	6053      	str	r3, [r2, #4]
	GPIOD->OTYPER &=~(1<<14);
 8000f08:	4a19      	ldr	r2, [pc, #100]	; (8000f70 <GpioConfig+0xe4>)
 8000f0a:	4b19      	ldr	r3, [pc, #100]	; (8000f70 <GpioConfig+0xe4>)
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000f12:	6053      	str	r3, [r2, #4]
	GPIOD->OTYPER &=~(1<<15);
 8000f14:	4a16      	ldr	r2, [pc, #88]	; (8000f70 <GpioConfig+0xe4>)
 8000f16:	4b16      	ldr	r3, [pc, #88]	; (8000f70 <GpioConfig+0xe4>)
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000f1e:	6053      	str	r3, [r2, #4]

	GPIOD->OSPEEDR |=(2<<30)|(2<<28)|(2<<26)|(2<<24);//15,14.13 and 12 PINS OF GPIOD SET HIGH SPEED
 8000f20:	4a13      	ldr	r2, [pc, #76]	; (8000f70 <GpioConfig+0xe4>)
 8000f22:	4b13      	ldr	r3, [pc, #76]	; (8000f70 <GpioConfig+0xe4>)
 8000f24:	689b      	ldr	r3, [r3, #8]
 8000f26:	f043 432a 	orr.w	r3, r3, #2852126720	; 0xaa000000
 8000f2a:	6093      	str	r3, [r2, #8]

	GPIOD->PUPDR &=~(1<<30);//15.,14.,13. and 12. PINS OF GPIOD SELECTED AS NO PULL UP-PULL DOWN
 8000f2c:	4a10      	ldr	r2, [pc, #64]	; (8000f70 <GpioConfig+0xe4>)
 8000f2e:	4b10      	ldr	r3, [pc, #64]	; (8000f70 <GpioConfig+0xe4>)
 8000f30:	68db      	ldr	r3, [r3, #12]
 8000f32:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8000f36:	60d3      	str	r3, [r2, #12]
	GPIOD->PUPDR &=~(1<<28);
 8000f38:	4a0d      	ldr	r2, [pc, #52]	; (8000f70 <GpioConfig+0xe4>)
 8000f3a:	4b0d      	ldr	r3, [pc, #52]	; (8000f70 <GpioConfig+0xe4>)
 8000f3c:	68db      	ldr	r3, [r3, #12]
 8000f3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f42:	60d3      	str	r3, [r2, #12]
	GPIOD->PUPDR &=~(1<<26);
 8000f44:	4a0a      	ldr	r2, [pc, #40]	; (8000f70 <GpioConfig+0xe4>)
 8000f46:	4b0a      	ldr	r3, [pc, #40]	; (8000f70 <GpioConfig+0xe4>)
 8000f48:	68db      	ldr	r3, [r3, #12]
 8000f4a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8000f4e:	60d3      	str	r3, [r2, #12]
	GPIOD->PUPDR &=~(1<<24);
 8000f50:	4a07      	ldr	r2, [pc, #28]	; (8000f70 <GpioConfig+0xe4>)
 8000f52:	4b07      	ldr	r3, [pc, #28]	; (8000f70 <GpioConfig+0xe4>)
 8000f54:	68db      	ldr	r3, [r3, #12]
 8000f56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000f5a:	60d3      	str	r3, [r2, #12]

}
 8000f5c:	bf00      	nop
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	40023800 	.word	0x40023800
 8000f6c:	40020400 	.word	0x40020400
 8000f70:	40020c00 	.word	0x40020c00

08000f74 <MPU6050_Write>:
#include "i2cConfig.h"
#include "TimerConfig.h"
#include "stdlib.h"
#include "math.h"

void MPU6050_Write(uint8_t Reg_Address,uint8_t Data,uint8_t Size){
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	71fb      	strb	r3, [r7, #7]
 8000f7e:	460b      	mov	r3, r1
 8000f80:	71bb      	strb	r3, [r7, #6]
 8000f82:	4613      	mov	r3, r2
 8000f84:	717b      	strb	r3, [r7, #5]

	i2cStart();
 8000f86:	f001 fb6b 	bl	8002660 <i2cStart>
	i2cDeviceAdrTrans(MPU6050_Device_Adr_W);
 8000f8a:	20d0      	movs	r0, #208	; 0xd0
 8000f8c:	f001 fb9c 	bl	80026c8 <i2cDeviceAdrTrans>
	i2cRegAdrTrans(Reg_Address);
 8000f90:	79fb      	ldrb	r3, [r7, #7]
 8000f92:	4618      	mov	r0, r3
 8000f94:	f001 fbb2 	bl	80026fc <i2cRegAdrTrans>
	i2cDataTrans(&Data,Size);
 8000f98:	797a      	ldrb	r2, [r7, #5]
 8000f9a:	1dbb      	adds	r3, r7, #6
 8000f9c:	4611      	mov	r1, r2
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f001 fbdc 	bl	800275c <i2cDataTrans>
	i2cStop();
 8000fa4:	f001 fb7e 	bl	80026a4 <i2cStop>
}
 8000fa8:	bf00      	nop
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <MPU6050_Read>:

void MPU6050_Read(uint8_t Reg_Address,uint8_t *Buffer,uint8_t Size){
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	6039      	str	r1, [r7, #0]
 8000fba:	71fb      	strb	r3, [r7, #7]
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	71bb      	strb	r3, [r7, #6]

	i2cStart();
 8000fc0:	f001 fb4e 	bl	8002660 <i2cStart>
	i2cDeviceAdrTrans(MPU6050_Device_Adr);
 8000fc4:	20d0      	movs	r0, #208	; 0xd0
 8000fc6:	f001 fb7f 	bl	80026c8 <i2cDeviceAdrTrans>
	i2cRegAdrTrans(Reg_Address);
 8000fca:	79fb      	ldrb	r3, [r7, #7]
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f001 fb95 	bl	80026fc <i2cRegAdrTrans>
	i2cStart();
 8000fd2:	f001 fb45 	bl	8002660 <i2cStart>
	i2cDataReceive(MPU6050_Device_Adr_R,Buffer,Size);
 8000fd6:	79bb      	ldrb	r3, [r7, #6]
 8000fd8:	461a      	mov	r2, r3
 8000fda:	6839      	ldr	r1, [r7, #0]
 8000fdc:	20d1      	movs	r0, #209	; 0xd1
 8000fde:	f001 fbe9 	bl	80027b4 <i2cDataReceive>

}
 8000fe2:	bf00      	nop
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <Whoami>:

void Whoami(uint8_t DeviceIdRegAdr,s_DEVICE *MPU6050){
 8000fea:	b580      	push	{r7, lr}
 8000fec:	b084      	sub	sp, #16
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	6039      	str	r1, [r7, #0]
 8000ff4:	71fb      	strb	r3, [r7, #7]

	uint8_t Buffer;
	MPU6050_Read(DeviceIdRegAdr,&Buffer,1);
 8000ff6:	f107 010f 	add.w	r1, r7, #15
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff ffd6 	bl	8000fb0 <MPU6050_Read>
	if(MPU6050_Id==Buffer){
 8001004:	7bfb      	ldrb	r3, [r7, #15]
 8001006:	2b68      	cmp	r3, #104	; 0x68
 8001008:	d132      	bne.n	8001070 <Whoami+0x86>
		MPU6050->DeviceId=Buffer;
 800100a:	7bfa      	ldrb	r2, [r7, #15]
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	701a      	strb	r2, [r3, #0]
		/**********RESET DEVICE**************/
		MPU6050->PWR_MNG_1_Reg.DEVICE_RESET=1;
 8001010:	683a      	ldr	r2, [r7, #0]
 8001012:	7853      	ldrb	r3, [r2, #1]
 8001014:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001018:	7053      	strb	r3, [r2, #1]
		Set_Reg_Position_and_Value(MPU6050,PWR_MGMT_1);
 800101a:	216b      	movs	r1, #107	; 0x6b
 800101c:	6838      	ldr	r0, [r7, #0]
 800101e:	f000 f82b 	bl	8001078 <Set_Reg_Position_and_Value>
		MPU6050_Write(PWR_MGMT_1,MPU6050->Reg_Bits_Value.value,1);
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	7a5b      	ldrb	r3, [r3, #9]
 8001026:	2201      	movs	r2, #1
 8001028:	4619      	mov	r1, r3
 800102a:	206b      	movs	r0, #107	; 0x6b
 800102c:	f7ff ffa2 	bl	8000f74 <MPU6050_Write>
		Delay_ms(125);
 8001030:	207d      	movs	r0, #125	; 0x7d
 8001032:	f001 fab5 	bl	80025a0 <Delay_ms>

		/**********RESET ALL SIGNAL PATH**************/
		MPU6050->SIGNAL_PATH_RESET_Reg.TEMP_RESET=1;
 8001036:	683a      	ldr	r2, [r7, #0]
 8001038:	78d3      	ldrb	r3, [r2, #3]
 800103a:	f043 0301 	orr.w	r3, r3, #1
 800103e:	70d3      	strb	r3, [r2, #3]
		MPU6050->SIGNAL_PATH_RESET_Reg.ACCEL_RESET=1;
 8001040:	683a      	ldr	r2, [r7, #0]
 8001042:	78d3      	ldrb	r3, [r2, #3]
 8001044:	f043 0302 	orr.w	r3, r3, #2
 8001048:	70d3      	strb	r3, [r2, #3]
		MPU6050->SIGNAL_PATH_RESET_Reg.GYRO_RESET=1;
 800104a:	683a      	ldr	r2, [r7, #0]
 800104c:	78d3      	ldrb	r3, [r2, #3]
 800104e:	f043 0304 	orr.w	r3, r3, #4
 8001052:	70d3      	strb	r3, [r2, #3]
		Set_Reg_Position_and_Value(MPU6050,SIGNAL_PATH_RESET);
 8001054:	2168      	movs	r1, #104	; 0x68
 8001056:	6838      	ldr	r0, [r7, #0]
 8001058:	f000 f80e 	bl	8001078 <Set_Reg_Position_and_Value>
		MPU6050_Write(SIGNAL_PATH_RESET,MPU6050->Reg_Bits_Value.value,1);
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	7a5b      	ldrb	r3, [r3, #9]
 8001060:	2201      	movs	r2, #1
 8001062:	4619      	mov	r1, r3
 8001064:	2068      	movs	r0, #104	; 0x68
 8001066:	f7ff ff85 	bl	8000f74 <MPU6050_Write>
		Delay_ms(125);
 800106a:	207d      	movs	r0, #125	; 0x7d
 800106c:	f001 fa98 	bl	80025a0 <Delay_ms>
	}
	else{
		//write error such as not take device id
	}

}
 8001070:	bf00      	nop
 8001072:	3710      	adds	r7, #16
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <Set_Reg_Position_and_Value>:

void Set_Reg_Position_and_Value(s_DEVICE *MPU6050,uint8_t SetRegAdr){
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	460b      	mov	r3, r1
 8001082:	70fb      	strb	r3, [r7, #3]

	MPU6050->Reg_Bits_Value.value=0;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2200      	movs	r2, #0
 8001088:	725a      	strb	r2, [r3, #9]
	if(PWR_MGMT_1==SetRegAdr){
 800108a:	78fb      	ldrb	r3, [r7, #3]
 800108c:	2b6b      	cmp	r3, #107	; 0x6b
 800108e:	d146      	bne.n	800111e <Set_Reg_Position_and_Value+0xa6>

		MPU6050->Reg_Bits_Value.value |=MPU6050->PWR_MNG_1_Reg.CLKSEL;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	7a5b      	ldrb	r3, [r3, #9]
 8001094:	687a      	ldr	r2, [r7, #4]
 8001096:	7852      	ldrb	r2, [r2, #1]
 8001098:	f3c2 0202 	ubfx	r2, r2, #0, #3
 800109c:	b2d2      	uxtb	r2, r2
 800109e:	4313      	orrs	r3, r2
 80010a0:	b2da      	uxtb	r2, r3
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->PWR_MNG_1_Reg.TEMP_DIS<<3);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	7a5b      	ldrb	r3, [r3, #9]
 80010aa:	b25a      	sxtb	r2, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	785b      	ldrb	r3, [r3, #1]
 80010b0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	00db      	lsls	r3, r3, #3
 80010b8:	b25b      	sxtb	r3, r3
 80010ba:	4313      	orrs	r3, r2
 80010bc:	b25b      	sxtb	r3, r3
 80010be:	b2da      	uxtb	r2, r3
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->PWR_MNG_1_Reg.CYCLE<<5);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	7a5b      	ldrb	r3, [r3, #9]
 80010c8:	b25a      	sxtb	r2, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	785b      	ldrb	r3, [r3, #1]
 80010ce:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	015b      	lsls	r3, r3, #5
 80010d6:	b25b      	sxtb	r3, r3
 80010d8:	4313      	orrs	r3, r2
 80010da:	b25b      	sxtb	r3, r3
 80010dc:	b2da      	uxtb	r2, r3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->PWR_MNG_1_Reg.SLEEP<<6);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	7a5b      	ldrb	r3, [r3, #9]
 80010e6:	b25a      	sxtb	r2, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	785b      	ldrb	r3, [r3, #1]
 80010ec:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	019b      	lsls	r3, r3, #6
 80010f4:	b25b      	sxtb	r3, r3
 80010f6:	4313      	orrs	r3, r2
 80010f8:	b25b      	sxtb	r3, r3
 80010fa:	b2da      	uxtb	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->PWR_MNG_1_Reg.DEVICE_RESET<<7);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7a5b      	ldrb	r3, [r3, #9]
 8001104:	b25a      	sxtb	r2, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	785b      	ldrb	r3, [r3, #1]
 800110a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800110e:	b2db      	uxtb	r3, r3
 8001110:	01db      	lsls	r3, r3, #7
 8001112:	b25b      	sxtb	r3, r3
 8001114:	4313      	orrs	r3, r2
 8001116:	b25b      	sxtb	r3, r3
 8001118:	b2da      	uxtb	r2, r3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	725a      	strb	r2, [r3, #9]

	}
	if(SIGNAL_PATH_RESET==SetRegAdr){
 800111e:	78fb      	ldrb	r3, [r7, #3]
 8001120:	2b68      	cmp	r3, #104	; 0x68
 8001122:	d128      	bne.n	8001176 <Set_Reg_Position_and_Value+0xfe>

		MPU6050->Reg_Bits_Value.value |=MPU6050->SIGNAL_PATH_RESET_Reg.TEMP_RESET;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	7a5b      	ldrb	r3, [r3, #9]
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	78d2      	ldrb	r2, [r2, #3]
 800112c:	f3c2 0200 	ubfx	r2, r2, #0, #1
 8001130:	b2d2      	uxtb	r2, r2
 8001132:	4313      	orrs	r3, r2
 8001134:	b2da      	uxtb	r2, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->SIGNAL_PATH_RESET_Reg.ACCEL_RESET<<1);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	7a5b      	ldrb	r3, [r3, #9]
 800113e:	b25a      	sxtb	r2, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	78db      	ldrb	r3, [r3, #3]
 8001144:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001148:	b2db      	uxtb	r3, r3
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	b25b      	sxtb	r3, r3
 800114e:	4313      	orrs	r3, r2
 8001150:	b25b      	sxtb	r3, r3
 8001152:	b2da      	uxtb	r2, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->SIGNAL_PATH_RESET_Reg.GYRO_RESET<<2);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	7a5b      	ldrb	r3, [r3, #9]
 800115c:	b25a      	sxtb	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	78db      	ldrb	r3, [r3, #3]
 8001162:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001166:	b2db      	uxtb	r3, r3
 8001168:	009b      	lsls	r3, r3, #2
 800116a:	b25b      	sxtb	r3, r3
 800116c:	4313      	orrs	r3, r2
 800116e:	b25b      	sxtb	r3, r3
 8001170:	b2da      	uxtb	r2, r3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	725a      	strb	r2, [r3, #9]

	}
	if(PWR_MGMT_2==SetRegAdr){
 8001176:	78fb      	ldrb	r3, [r7, #3]
 8001178:	2b6c      	cmp	r3, #108	; 0x6c
 800117a:	d164      	bne.n	8001246 <Set_Reg_Position_and_Value+0x1ce>

		MPU6050->Reg_Bits_Value.value |=MPU6050->PWR_MNG_2_Reg.STBY_ZG;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	7a5b      	ldrb	r3, [r3, #9]
 8001180:	687a      	ldr	r2, [r7, #4]
 8001182:	7892      	ldrb	r2, [r2, #2]
 8001184:	f3c2 0200 	ubfx	r2, r2, #0, #1
 8001188:	b2d2      	uxtb	r2, r2
 800118a:	4313      	orrs	r3, r2
 800118c:	b2da      	uxtb	r2, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->PWR_MNG_2_Reg.STBY_YG<<1);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	7a5b      	ldrb	r3, [r3, #9]
 8001196:	b25a      	sxtb	r2, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	789b      	ldrb	r3, [r3, #2]
 800119c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	b25b      	sxtb	r3, r3
 80011a6:	4313      	orrs	r3, r2
 80011a8:	b25b      	sxtb	r3, r3
 80011aa:	b2da      	uxtb	r2, r3
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->PWR_MNG_2_Reg.STBY_XG<<2);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	7a5b      	ldrb	r3, [r3, #9]
 80011b4:	b25a      	sxtb	r2, r3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	789b      	ldrb	r3, [r3, #2]
 80011ba:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	b25b      	sxtb	r3, r3
 80011c4:	4313      	orrs	r3, r2
 80011c6:	b25b      	sxtb	r3, r3
 80011c8:	b2da      	uxtb	r2, r3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->PWR_MNG_2_Reg.STBY_ZA<<3);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	7a5b      	ldrb	r3, [r3, #9]
 80011d2:	b25a      	sxtb	r2, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	789b      	ldrb	r3, [r3, #2]
 80011d8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	00db      	lsls	r3, r3, #3
 80011e0:	b25b      	sxtb	r3, r3
 80011e2:	4313      	orrs	r3, r2
 80011e4:	b25b      	sxtb	r3, r3
 80011e6:	b2da      	uxtb	r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->PWR_MNG_2_Reg.STBY_YA<<4);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	7a5b      	ldrb	r3, [r3, #9]
 80011f0:	b25a      	sxtb	r2, r3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	789b      	ldrb	r3, [r3, #2]
 80011f6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	011b      	lsls	r3, r3, #4
 80011fe:	b25b      	sxtb	r3, r3
 8001200:	4313      	orrs	r3, r2
 8001202:	b25b      	sxtb	r3, r3
 8001204:	b2da      	uxtb	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->PWR_MNG_2_Reg.STBY_XA<<5);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	7a5b      	ldrb	r3, [r3, #9]
 800120e:	b25a      	sxtb	r2, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	789b      	ldrb	r3, [r3, #2]
 8001214:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001218:	b2db      	uxtb	r3, r3
 800121a:	015b      	lsls	r3, r3, #5
 800121c:	b25b      	sxtb	r3, r3
 800121e:	4313      	orrs	r3, r2
 8001220:	b25b      	sxtb	r3, r3
 8001222:	b2da      	uxtb	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->PWR_MNG_2_Reg.LP_WAKE_CTRL<<6);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	7a5b      	ldrb	r3, [r3, #9]
 800122c:	b25a      	sxtb	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	789b      	ldrb	r3, [r3, #2]
 8001232:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8001236:	b2db      	uxtb	r3, r3
 8001238:	019b      	lsls	r3, r3, #6
 800123a:	b25b      	sxtb	r3, r3
 800123c:	4313      	orrs	r3, r2
 800123e:	b25b      	sxtb	r3, r3
 8001240:	b2da      	uxtb	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	725a      	strb	r2, [r3, #9]
	}

	if(USER_CTRL==SetRegAdr){
 8001246:	78fb      	ldrb	r3, [r7, #3]
 8001248:	2b6a      	cmp	r3, #106	; 0x6a
 800124a:	d155      	bne.n	80012f8 <Set_Reg_Position_and_Value+0x280>

		MPU6050->Reg_Bits_Value.value |=MPU6050->USER_CONTROL_Reg.SIG_COND_RESET;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	7a5b      	ldrb	r3, [r3, #9]
 8001250:	687a      	ldr	r2, [r7, #4]
 8001252:	7912      	ldrb	r2, [r2, #4]
 8001254:	f3c2 0200 	ubfx	r2, r2, #0, #1
 8001258:	b2d2      	uxtb	r2, r2
 800125a:	4313      	orrs	r3, r2
 800125c:	b2da      	uxtb	r2, r3
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->USER_CONTROL_Reg.I2C_MST_RESET<<1);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	7a5b      	ldrb	r3, [r3, #9]
 8001266:	b25a      	sxtb	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	791b      	ldrb	r3, [r3, #4]
 800126c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001270:	b2db      	uxtb	r3, r3
 8001272:	005b      	lsls	r3, r3, #1
 8001274:	b25b      	sxtb	r3, r3
 8001276:	4313      	orrs	r3, r2
 8001278:	b25b      	sxtb	r3, r3
 800127a:	b2da      	uxtb	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->USER_CONTROL_Reg.FIFO_RESET<<2);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	7a5b      	ldrb	r3, [r3, #9]
 8001284:	b25a      	sxtb	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	791b      	ldrb	r3, [r3, #4]
 800128a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800128e:	b2db      	uxtb	r3, r3
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	b25b      	sxtb	r3, r3
 8001294:	4313      	orrs	r3, r2
 8001296:	b25b      	sxtb	r3, r3
 8001298:	b2da      	uxtb	r2, r3
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->USER_CONTROL_Reg.I2C_IF_DIS<<4);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	7a5b      	ldrb	r3, [r3, #9]
 80012a2:	b25a      	sxtb	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	791b      	ldrb	r3, [r3, #4]
 80012a8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	011b      	lsls	r3, r3, #4
 80012b0:	b25b      	sxtb	r3, r3
 80012b2:	4313      	orrs	r3, r2
 80012b4:	b25b      	sxtb	r3, r3
 80012b6:	b2da      	uxtb	r2, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->USER_CONTROL_Reg.I2C_MST_EN<<5);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	7a5b      	ldrb	r3, [r3, #9]
 80012c0:	b25a      	sxtb	r2, r3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	791b      	ldrb	r3, [r3, #4]
 80012c6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	015b      	lsls	r3, r3, #5
 80012ce:	b25b      	sxtb	r3, r3
 80012d0:	4313      	orrs	r3, r2
 80012d2:	b25b      	sxtb	r3, r3
 80012d4:	b2da      	uxtb	r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->USER_CONTROL_Reg._FIFO_EN<<6);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	7a5b      	ldrb	r3, [r3, #9]
 80012de:	b25a      	sxtb	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	791b      	ldrb	r3, [r3, #4]
 80012e4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	019b      	lsls	r3, r3, #6
 80012ec:	b25b      	sxtb	r3, r3
 80012ee:	4313      	orrs	r3, r2
 80012f0:	b25b      	sxtb	r3, r3
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	725a      	strb	r2, [r3, #9]
	}

	if(SMPLRT_DIV==SetRegAdr){
 80012f8:	78fb      	ldrb	r3, [r7, #3]
 80012fa:	2b19      	cmp	r3, #25
 80012fc:	d107      	bne.n	800130e <Set_Reg_Position_and_Value+0x296>

		MPU6050->Reg_Bits_Value.value |=MPU6050->SMPLRT_DIV_Reg.SMPLRT_DIVI;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	7a5a      	ldrb	r2, [r3, #9]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	795b      	ldrb	r3, [r3, #5]
 8001306:	4313      	orrs	r3, r2
 8001308:	b2da      	uxtb	r2, r3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	725a      	strb	r2, [r3, #9]

	}

	if(CONFIG==SetRegAdr){
 800130e:	78fb      	ldrb	r3, [r7, #3]
 8001310:	2b1a      	cmp	r3, #26
 8001312:	d119      	bne.n	8001348 <Set_Reg_Position_and_Value+0x2d0>

		MPU6050->Reg_Bits_Value.value |=MPU6050->CONFIG_Reg.DLPF_CFG;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	7a5b      	ldrb	r3, [r3, #9]
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	7992      	ldrb	r2, [r2, #6]
 800131c:	f3c2 0202 	ubfx	r2, r2, #0, #3
 8001320:	b2d2      	uxtb	r2, r2
 8001322:	4313      	orrs	r3, r2
 8001324:	b2da      	uxtb	r2, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->CONFIG_Reg.EXT_SYNC_SET<<3);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	7a5b      	ldrb	r3, [r3, #9]
 800132e:	b25a      	sxtb	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	799b      	ldrb	r3, [r3, #6]
 8001334:	f3c3 03c2 	ubfx	r3, r3, #3, #3
 8001338:	b2db      	uxtb	r3, r3
 800133a:	00db      	lsls	r3, r3, #3
 800133c:	b25b      	sxtb	r3, r3
 800133e:	4313      	orrs	r3, r2
 8001340:	b25b      	sxtb	r3, r3
 8001342:	b2da      	uxtb	r2, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	725a      	strb	r2, [r3, #9]
	}

	if(GYRO_CONFIG==SetRegAdr){
 8001348:	78fb      	ldrb	r3, [r7, #3]
 800134a:	2b1b      	cmp	r3, #27
 800134c:	d13b      	bne.n	80013c6 <Set_Reg_Position_and_Value+0x34e>

		MPU6050->Reg_Bits_Value.value |=(MPU6050->GYRO_CONFIG_Reg.FS_SEL<<3);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	7a5b      	ldrb	r3, [r3, #9]
 8001352:	b25a      	sxtb	r2, r3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	79db      	ldrb	r3, [r3, #7]
 8001358:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800135c:	b2db      	uxtb	r3, r3
 800135e:	00db      	lsls	r3, r3, #3
 8001360:	b25b      	sxtb	r3, r3
 8001362:	4313      	orrs	r3, r2
 8001364:	b25b      	sxtb	r3, r3
 8001366:	b2da      	uxtb	r2, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->GYRO_CONFIG_Reg.ZG_ST<<5);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	7a5b      	ldrb	r3, [r3, #9]
 8001370:	b25a      	sxtb	r2, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	79db      	ldrb	r3, [r3, #7]
 8001376:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800137a:	b2db      	uxtb	r3, r3
 800137c:	015b      	lsls	r3, r3, #5
 800137e:	b25b      	sxtb	r3, r3
 8001380:	4313      	orrs	r3, r2
 8001382:	b25b      	sxtb	r3, r3
 8001384:	b2da      	uxtb	r2, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->GYRO_CONFIG_Reg.YG_ST<<6);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	7a5b      	ldrb	r3, [r3, #9]
 800138e:	b25a      	sxtb	r2, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	79db      	ldrb	r3, [r3, #7]
 8001394:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001398:	b2db      	uxtb	r3, r3
 800139a:	019b      	lsls	r3, r3, #6
 800139c:	b25b      	sxtb	r3, r3
 800139e:	4313      	orrs	r3, r2
 80013a0:	b25b      	sxtb	r3, r3
 80013a2:	b2da      	uxtb	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->GYRO_CONFIG_Reg.XG_ST<<7);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	7a5b      	ldrb	r3, [r3, #9]
 80013ac:	b25a      	sxtb	r2, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	79db      	ldrb	r3, [r3, #7]
 80013b2:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	01db      	lsls	r3, r3, #7
 80013ba:	b25b      	sxtb	r3, r3
 80013bc:	4313      	orrs	r3, r2
 80013be:	b25b      	sxtb	r3, r3
 80013c0:	b2da      	uxtb	r2, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	725a      	strb	r2, [r3, #9]

	}

	if(ACCEL_CONFIG==SetRegAdr){
 80013c6:	78fb      	ldrb	r3, [r7, #3]
 80013c8:	2b1c      	cmp	r3, #28
 80013ca:	d13b      	bne.n	8001444 <Set_Reg_Position_and_Value+0x3cc>

		MPU6050->Reg_Bits_Value.value |=(MPU6050->ACCEL_CONFIG_Reg.AFS_SEL<<3);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	7a5b      	ldrb	r3, [r3, #9]
 80013d0:	b25a      	sxtb	r2, r3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	7a1b      	ldrb	r3, [r3, #8]
 80013d6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	00db      	lsls	r3, r3, #3
 80013de:	b25b      	sxtb	r3, r3
 80013e0:	4313      	orrs	r3, r2
 80013e2:	b25b      	sxtb	r3, r3
 80013e4:	b2da      	uxtb	r2, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->ACCEL_CONFIG_Reg.ZA_ST<<5);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	7a5b      	ldrb	r3, [r3, #9]
 80013ee:	b25a      	sxtb	r2, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	7a1b      	ldrb	r3, [r3, #8]
 80013f4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	015b      	lsls	r3, r3, #5
 80013fc:	b25b      	sxtb	r3, r3
 80013fe:	4313      	orrs	r3, r2
 8001400:	b25b      	sxtb	r3, r3
 8001402:	b2da      	uxtb	r2, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->ACCEL_CONFIG_Reg.YA_ST<<6);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	7a5b      	ldrb	r3, [r3, #9]
 800140c:	b25a      	sxtb	r2, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	7a1b      	ldrb	r3, [r3, #8]
 8001412:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001416:	b2db      	uxtb	r3, r3
 8001418:	019b      	lsls	r3, r3, #6
 800141a:	b25b      	sxtb	r3, r3
 800141c:	4313      	orrs	r3, r2
 800141e:	b25b      	sxtb	r3, r3
 8001420:	b2da      	uxtb	r2, r3
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	725a      	strb	r2, [r3, #9]
		MPU6050->Reg_Bits_Value.value |=(MPU6050->ACCEL_CONFIG_Reg.XA_ST<<7);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	7a5b      	ldrb	r3, [r3, #9]
 800142a:	b25a      	sxtb	r2, r3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	7a1b      	ldrb	r3, [r3, #8]
 8001430:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001434:	b2db      	uxtb	r3, r3
 8001436:	01db      	lsls	r3, r3, #7
 8001438:	b25b      	sxtb	r3, r3
 800143a:	4313      	orrs	r3, r2
 800143c:	b25b      	sxtb	r3, r3
 800143e:	b2da      	uxtb	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	725a      	strb	r2, [r3, #9]
	}
}
 8001444:	bf00      	nop
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr

08001450 <MPU6050_Id_and_ResetDevice>:

void MPU6050_Id_and_ResetDevice(s_DEVICE *MPU6050){
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]

	Whoami(WHO_AM_I,MPU6050);
 8001458:	6879      	ldr	r1, [r7, #4]
 800145a:	2075      	movs	r0, #117	; 0x75
 800145c:	f7ff fdc5 	bl	8000fea <Whoami>

}
 8001460:	bf00      	nop
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <SelfTest>:

void SelfTest(s_DEVICE *MPU6050){
 8001468:	b590      	push	{r4, r7, lr}
 800146a:	b089      	sub	sp, #36	; 0x24
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]

    uint8_t i,*Self_Test_Reg_Raw_Value;
    int8_t *Self_Test_Response,*Temp_Self_Values;
    float *Factory_Trim;

    Temp_Self_Values=(int8_t*)calloc(6,sizeof(int8_t));
 8001470:	2101      	movs	r1, #1
 8001472:	2006      	movs	r0, #6
 8001474:	f001 fba8 	bl	8002bc8 <calloc>
 8001478:	4603      	mov	r3, r0
 800147a:	61bb      	str	r3, [r7, #24]
    Self_Test_Response=(int8_t*)calloc(6,sizeof(int8_t));
 800147c:	2101      	movs	r1, #1
 800147e:	2006      	movs	r0, #6
 8001480:	f001 fba2 	bl	8002bc8 <calloc>
 8001484:	4603      	mov	r3, r0
 8001486:	617b      	str	r3, [r7, #20]
    Factory_Trim=(float*)calloc(6,sizeof(float));
 8001488:	2104      	movs	r1, #4
 800148a:	2006      	movs	r0, #6
 800148c:	f001 fb9c 	bl	8002bc8 <calloc>
 8001490:	4603      	mov	r3, r0
 8001492:	613b      	str	r3, [r7, #16]
    Self_Test_Reg_Raw_Value=(uint8_t*)calloc(4,sizeof(uint8_t));
 8001494:	2101      	movs	r1, #1
 8001496:	2004      	movs	r0, #4
 8001498:	f001 fb96 	bl	8002bc8 <calloc>
 800149c:	4603      	mov	r3, r0
 800149e:	60fb      	str	r3, [r7, #12]

    /***********DISABLE SELF TEST********/
    /****WHEN PERFORMING ACCELEROMETER SELF TEST,THE FULL-SCALE RANGE SHOULD BE SET TO 8g ****/
    /****WHEN PERFORMING SELF TEST FOR GYROSCOPE,THE FULL-SCALE RANGE SHOULD BE SET TO 250DPS */

    MPU6050->ACCEL_CONFIG_Reg.AFS_SEL=AFS_SEL_8_g;
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	7a13      	ldrb	r3, [r2, #8]
 80014a4:	2102      	movs	r1, #2
 80014a6:	f361 03c4 	bfi	r3, r1, #3, #2
 80014aa:	7213      	strb	r3, [r2, #8]
    Set_Reg_Position_and_Value(MPU6050,ACCEL_CONFIG);
 80014ac:	211c      	movs	r1, #28
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f7ff fde2 	bl	8001078 <Set_Reg_Position_and_Value>
    MPU6050_Write(ACCEL_CONFIG,MPU6050->Reg_Bits_Value.value,1);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	7a5b      	ldrb	r3, [r3, #9]
 80014b8:	2201      	movs	r2, #1
 80014ba:	4619      	mov	r1, r3
 80014bc:	201c      	movs	r0, #28
 80014be:	f7ff fd59 	bl	8000f74 <MPU6050_Write>

	MPU6050_Read(SELF_TEST_X,Self_Test_Reg_Raw_Value,4);
 80014c2:	2204      	movs	r2, #4
 80014c4:	68f9      	ldr	r1, [r7, #12]
 80014c6:	200d      	movs	r0, #13
 80014c8:	f7ff fd72 	bl	8000fb0 <MPU6050_Read>

	MPU6050->Get_Self_Test.AccelSelfValue[0] |=(Self_Test_Reg_Raw_Value[0]>>3);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	f993 2024 	ldrsb.w	r2, [r3, #36]	; 0x24
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	08db      	lsrs	r3, r3, #3
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	b25b      	sxtb	r3, r3
 80014dc:	4313      	orrs	r3, r2
 80014de:	b25a      	sxtb	r2, r3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	MPU6050->Get_Self_Test.AccelSelfValue[0] |=(((0x30)&(Self_Test_Reg_Raw_Value[3]))>>4);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f993 2024 	ldrsb.w	r2, [r3, #36]	; 0x24
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	3303      	adds	r3, #3
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	091b      	lsrs	r3, r3, #4
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	b25b      	sxtb	r3, r3
 80014f8:	f003 0303 	and.w	r3, r3, #3
 80014fc:	b25b      	sxtb	r3, r3
 80014fe:	4313      	orrs	r3, r2
 8001500:	b25a      	sxtb	r2, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	MPU6050->Get_Self_Test.AccelSelfValue[1] |=(Self_Test_Reg_Raw_Value[1]>>3);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	f993 2025 	ldrsb.w	r2, [r3, #37]	; 0x25
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	3301      	adds	r3, #1
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	08db      	lsrs	r3, r3, #3
 8001516:	b2db      	uxtb	r3, r3
 8001518:	b25b      	sxtb	r3, r3
 800151a:	4313      	orrs	r3, r2
 800151c:	b25a      	sxtb	r2, r3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	MPU6050->Get_Self_Test.AccelSelfValue[1] |=(((0x0C)&(Self_Test_Reg_Raw_Value[3]))>>2);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	f993 2025 	ldrsb.w	r2, [r3, #37]	; 0x25
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	3303      	adds	r3, #3
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	089b      	lsrs	r3, r3, #2
 8001532:	b2db      	uxtb	r3, r3
 8001534:	b25b      	sxtb	r3, r3
 8001536:	f003 0303 	and.w	r3, r3, #3
 800153a:	b25b      	sxtb	r3, r3
 800153c:	4313      	orrs	r3, r2
 800153e:	b25a      	sxtb	r2, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	MPU6050->Get_Self_Test.AccelSelfValue[2] |=(Self_Test_Reg_Raw_Value[2]>>3);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	f993 2026 	ldrsb.w	r2, [r3, #38]	; 0x26
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	3302      	adds	r3, #2
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	08db      	lsrs	r3, r3, #3
 8001554:	b2db      	uxtb	r3, r3
 8001556:	b25b      	sxtb	r3, r3
 8001558:	4313      	orrs	r3, r2
 800155a:	b25a      	sxtb	r2, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	MPU6050->Get_Self_Test.AccelSelfValue[2] |=((0x03)&(Self_Test_Reg_Raw_Value[3]));
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f993 2026 	ldrsb.w	r2, [r3, #38]	; 0x26
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	3303      	adds	r3, #3
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	b25b      	sxtb	r3, r3
 8001570:	f003 0303 	and.w	r3, r3, #3
 8001574:	b25b      	sxtb	r3, r3
 8001576:	4313      	orrs	r3, r2
 8001578:	b25a      	sxtb	r2, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26


	MPU6050->Get_Self_Test.GyroSelfValue[0] |=((0x1F)&(Self_Test_Reg_Raw_Value[0]));
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f993 2027 	ldrsb.w	r2, [r3, #39]	; 0x27
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	b25b      	sxtb	r3, r3
 800158c:	f003 031f 	and.w	r3, r3, #31
 8001590:	b25b      	sxtb	r3, r3
 8001592:	4313      	orrs	r3, r2
 8001594:	b25a      	sxtb	r2, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	MPU6050->Get_Self_Test.GyroSelfValue[1] |=((0x1F)&(Self_Test_Reg_Raw_Value[1]));
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	f993 2028 	ldrsb.w	r2, [r3, #40]	; 0x28
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	3301      	adds	r3, #1
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	b25b      	sxtb	r3, r3
 80015aa:	f003 031f 	and.w	r3, r3, #31
 80015ae:	b25b      	sxtb	r3, r3
 80015b0:	4313      	orrs	r3, r2
 80015b2:	b25a      	sxtb	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	MPU6050->Get_Self_Test.GyroSelfValue[2] |=((0x1F)&(Self_Test_Reg_Raw_Value[2]));
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	f993 2029 	ldrsb.w	r2, [r3, #41]	; 0x29
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	3302      	adds	r3, #2
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	b25b      	sxtb	r3, r3
 80015c8:	f003 031f 	and.w	r3, r3, #31
 80015cc:	b25b      	sxtb	r3, r3
 80015ce:	4313      	orrs	r3, r2
 80015d0:	b25a      	sxtb	r2, r3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

	for(i=0;i<6;i++){
 80015d8:	2300      	movs	r3, #0
 80015da:	77fb      	strb	r3, [r7, #31]
 80015dc:	e019      	b.n	8001612 <SelfTest+0x1aa>

		if(i<3){
 80015de:	7ffb      	ldrb	r3, [r7, #31]
 80015e0:	2b02      	cmp	r3, #2
 80015e2:	d809      	bhi.n	80015f8 <SelfTest+0x190>

			Temp_Self_Values[i]=MPU6050->Get_Self_Test.AccelSelfValue[i];
 80015e4:	7ffb      	ldrb	r3, [r7, #31]
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	4413      	add	r3, r2
 80015ea:	7ffa      	ldrb	r2, [r7, #31]
 80015ec:	6879      	ldr	r1, [r7, #4]
 80015ee:	440a      	add	r2, r1
 80015f0:	f992 2024 	ldrsb.w	r2, [r2, #36]	; 0x24
 80015f4:	701a      	strb	r2, [r3, #0]
 80015f6:	e009      	b.n	800160c <SelfTest+0x1a4>

		}
		else{

			Temp_Self_Values[i]=MPU6050->Get_Self_Test.GyroSelfValue[i-3];
 80015f8:	7ffb      	ldrb	r3, [r7, #31]
 80015fa:	69ba      	ldr	r2, [r7, #24]
 80015fc:	4413      	add	r3, r2
 80015fe:	7ffa      	ldrb	r2, [r7, #31]
 8001600:	3a03      	subs	r2, #3
 8001602:	6879      	ldr	r1, [r7, #4]
 8001604:	440a      	add	r2, r1
 8001606:	f992 2027 	ldrsb.w	r2, [r2, #39]	; 0x27
 800160a:	701a      	strb	r2, [r3, #0]
	for(i=0;i<6;i++){
 800160c:	7ffb      	ldrb	r3, [r7, #31]
 800160e:	3301      	adds	r3, #1
 8001610:	77fb      	strb	r3, [r7, #31]
 8001612:	7ffb      	ldrb	r3, [r7, #31]
 8001614:	2b05      	cmp	r3, #5
 8001616:	d9e2      	bls.n	80015de <SelfTest+0x176>

		}
	}

	for(i=0;i<3;i++){
 8001618:	2300      	movs	r3, #0
 800161a:	77fb      	strb	r3, [r7, #31]
 800161c:	e00e      	b.n	800163c <SelfTest+0x1d4>

		MPU6050->Get_Self_Test.AccelSelfValue[i]=0;
 800161e:	7ffb      	ldrb	r3, [r7, #31]
 8001620:	687a      	ldr	r2, [r7, #4]
 8001622:	4413      	add	r3, r2
 8001624:	2200      	movs	r2, #0
 8001626:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		MPU6050->Get_Self_Test.GyroSelfValue[i]=0;
 800162a:	7ffb      	ldrb	r3, [r7, #31]
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	4413      	add	r3, r2
 8001630:	2200      	movs	r2, #0
 8001632:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	for(i=0;i<3;i++){
 8001636:	7ffb      	ldrb	r3, [r7, #31]
 8001638:	3301      	adds	r3, #1
 800163a:	77fb      	strb	r3, [r7, #31]
 800163c:	7ffb      	ldrb	r3, [r7, #31]
 800163e:	2b02      	cmp	r3, #2
 8001640:	d9ed      	bls.n	800161e <SelfTest+0x1b6>

	/****ENABLE SELF TEST*****/
	/****WHEN PERFORMING ACCELEROMETER SELF TEST,THE FULL-SCALE RANGE SHOULD BE SET TO 8g ****/
	/****WHEN PERFORMING SELF TEST FOR GYROSCOPE,THE FULL-SCALE RANGE SHOULD BE SET TO 250DPS */

	MPU6050->GYRO_CONFIG_Reg.ZG_ST=1;//ENABLE SELF TEST FOR GYROSCOPE Z AXES
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	79d3      	ldrb	r3, [r2, #7]
 8001646:	f043 0320 	orr.w	r3, r3, #32
 800164a:	71d3      	strb	r3, [r2, #7]
	MPU6050->GYRO_CONFIG_Reg.YG_ST=1;//ENABLE SELF TEST FOR GYROSCOPE Y AXES
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	79d3      	ldrb	r3, [r2, #7]
 8001650:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001654:	71d3      	strb	r3, [r2, #7]
	MPU6050->GYRO_CONFIG_Reg.XG_ST=1;//ENABLE SELF TEST FOR GYROSCOPE X AXES
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	79d3      	ldrb	r3, [r2, #7]
 800165a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800165e:	71d3      	strb	r3, [r2, #7]
	Set_Reg_Position_and_Value(MPU6050,GYRO_CONFIG);
 8001660:	211b      	movs	r1, #27
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f7ff fd08 	bl	8001078 <Set_Reg_Position_and_Value>
	MPU6050_Write(GYRO_CONFIG,MPU6050->Reg_Bits_Value.value,1);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	7a5b      	ldrb	r3, [r3, #9]
 800166c:	2201      	movs	r2, #1
 800166e:	4619      	mov	r1, r3
 8001670:	201b      	movs	r0, #27
 8001672:	f7ff fc7f 	bl	8000f74 <MPU6050_Write>

	MPU6050->ACCEL_CONFIG_Reg.ZA_ST=1;//ENABLE SELF TEST FOR ACCELEROMETER Z AXES
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	7a13      	ldrb	r3, [r2, #8]
 800167a:	f043 0320 	orr.w	r3, r3, #32
 800167e:	7213      	strb	r3, [r2, #8]
	MPU6050->ACCEL_CONFIG_Reg.YA_ST=1;//ENABLE SELF TEST FOR ACCELEROMETER Y AXES
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	7a13      	ldrb	r3, [r2, #8]
 8001684:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001688:	7213      	strb	r3, [r2, #8]
	MPU6050->ACCEL_CONFIG_Reg.XA_ST=1;//ENABLE SELF TEST FOR ACCELEROMETER X AXES
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	7a13      	ldrb	r3, [r2, #8]
 800168e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001692:	7213      	strb	r3, [r2, #8]
	MPU6050->ACCEL_CONFIG_Reg.AFS_SEL=AFS_SEL_8_g;
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	7a13      	ldrb	r3, [r2, #8]
 8001698:	2102      	movs	r1, #2
 800169a:	f361 03c4 	bfi	r3, r1, #3, #2
 800169e:	7213      	strb	r3, [r2, #8]
	Set_Reg_Position_and_Value(MPU6050,ACCEL_CONFIG);
 80016a0:	211c      	movs	r1, #28
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f7ff fce8 	bl	8001078 <Set_Reg_Position_and_Value>
	MPU6050_Write(ACCEL_CONFIG,MPU6050->Reg_Bits_Value.value,1);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	7a5b      	ldrb	r3, [r3, #9]
 80016ac:	2201      	movs	r2, #1
 80016ae:	4619      	mov	r1, r3
 80016b0:	201c      	movs	r0, #28
 80016b2:	f7ff fc5f 	bl	8000f74 <MPU6050_Write>

	MPU6050_Read(SELF_TEST_X,Self_Test_Reg_Raw_Value,4);
 80016b6:	2204      	movs	r2, #4
 80016b8:	68f9      	ldr	r1, [r7, #12]
 80016ba:	200d      	movs	r0, #13
 80016bc:	f7ff fc78 	bl	8000fb0 <MPU6050_Read>

	MPU6050->Get_Self_Test.AccelSelfValue[0] |=(((0XE0)&Self_Test_Reg_Raw_Value[0])>>3);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f993 2024 	ldrsb.w	r2, [r3, #36]	; 0x24
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	08db      	lsrs	r3, r3, #3
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	b25b      	sxtb	r3, r3
 80016d0:	f003 031c 	and.w	r3, r3, #28
 80016d4:	b25b      	sxtb	r3, r3
 80016d6:	4313      	orrs	r3, r2
 80016d8:	b25a      	sxtb	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	MPU6050->Get_Self_Test.AccelSelfValue[0] |=(((0x30)&(Self_Test_Reg_Raw_Value[3]))>>4);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f993 2024 	ldrsb.w	r2, [r3, #36]	; 0x24
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	3303      	adds	r3, #3
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	091b      	lsrs	r3, r3, #4
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	b25b      	sxtb	r3, r3
 80016f2:	f003 0303 	and.w	r3, r3, #3
 80016f6:	b25b      	sxtb	r3, r3
 80016f8:	4313      	orrs	r3, r2
 80016fa:	b25a      	sxtb	r2, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	MPU6050->Get_Self_Test.AccelSelfValue[1] |=(((0XE0)&Self_Test_Reg_Raw_Value[1])>>3);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	f993 2025 	ldrsb.w	r2, [r3, #37]	; 0x25
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	3301      	adds	r3, #1
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	08db      	lsrs	r3, r3, #3
 8001710:	b2db      	uxtb	r3, r3
 8001712:	b25b      	sxtb	r3, r3
 8001714:	f003 031c 	and.w	r3, r3, #28
 8001718:	b25b      	sxtb	r3, r3
 800171a:	4313      	orrs	r3, r2
 800171c:	b25a      	sxtb	r2, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	MPU6050->Get_Self_Test.AccelSelfValue[1] |=(((0x0C)&(Self_Test_Reg_Raw_Value[3]))>>2);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	f993 2025 	ldrsb.w	r2, [r3, #37]	; 0x25
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	3303      	adds	r3, #3
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	089b      	lsrs	r3, r3, #2
 8001732:	b2db      	uxtb	r3, r3
 8001734:	b25b      	sxtb	r3, r3
 8001736:	f003 0303 	and.w	r3, r3, #3
 800173a:	b25b      	sxtb	r3, r3
 800173c:	4313      	orrs	r3, r2
 800173e:	b25a      	sxtb	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	MPU6050->Get_Self_Test.AccelSelfValue[2] |=(((0XE0)&Self_Test_Reg_Raw_Value[2])>>3);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f993 2026 	ldrsb.w	r2, [r3, #38]	; 0x26
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	3302      	adds	r3, #2
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	08db      	lsrs	r3, r3, #3
 8001754:	b2db      	uxtb	r3, r3
 8001756:	b25b      	sxtb	r3, r3
 8001758:	f003 031c 	and.w	r3, r3, #28
 800175c:	b25b      	sxtb	r3, r3
 800175e:	4313      	orrs	r3, r2
 8001760:	b25a      	sxtb	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	MPU6050->Get_Self_Test.AccelSelfValue[2] |=((0x03)&(Self_Test_Reg_Raw_Value[3]));
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	f993 2026 	ldrsb.w	r2, [r3, #38]	; 0x26
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	3303      	adds	r3, #3
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	b25b      	sxtb	r3, r3
 8001776:	f003 0303 	and.w	r3, r3, #3
 800177a:	b25b      	sxtb	r3, r3
 800177c:	4313      	orrs	r3, r2
 800177e:	b25a      	sxtb	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

	MPU6050->Get_Self_Test.GyroSelfValue[0] |=((0x1F)&(Self_Test_Reg_Raw_Value[0]));
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f993 2027 	ldrsb.w	r2, [r3, #39]	; 0x27
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	b25b      	sxtb	r3, r3
 8001792:	f003 031f 	and.w	r3, r3, #31
 8001796:	b25b      	sxtb	r3, r3
 8001798:	4313      	orrs	r3, r2
 800179a:	b25a      	sxtb	r2, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	MPU6050->Get_Self_Test.GyroSelfValue[1] |=((0x1F)&(Self_Test_Reg_Raw_Value[1]));
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	f993 2028 	ldrsb.w	r2, [r3, #40]	; 0x28
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	3301      	adds	r3, #1
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	b25b      	sxtb	r3, r3
 80017b0:	f003 031f 	and.w	r3, r3, #31
 80017b4:	b25b      	sxtb	r3, r3
 80017b6:	4313      	orrs	r3, r2
 80017b8:	b25a      	sxtb	r2, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	MPU6050->Get_Self_Test.GyroSelfValue[2] |=((0x1F)&(Self_Test_Reg_Raw_Value[2]));
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f993 2029 	ldrsb.w	r2, [r3, #41]	; 0x29
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	3302      	adds	r3, #2
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	b25b      	sxtb	r3, r3
 80017ce:	f003 031f 	and.w	r3, r3, #31
 80017d2:	b25b      	sxtb	r3, r3
 80017d4:	4313      	orrs	r3, r2
 80017d6:	b25a      	sxtb	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

/*CALCULATE ACCELEROMETER STR VALUE and GYROSCOPE STR VALUE*/
//SELF TEST RESPONSE(STR)=ACCELEROMETER OUTPUT WITH SELF TEST ENABLED-ACCELEROMETER OUTPUT WITH SELF TEST DISABLE
//SELF TEST RESPONSE(STR)=GYROSCOPE OUTPUT WITH SELF TEST ENABLED-GYROSCOPE OUTPUT WITH SELF TEST DISABLE

	for(i=0;i<6;i++){
 80017de:	2300      	movs	r3, #0
 80017e0:	77fb      	strb	r3, [r7, #31]
 80017e2:	e02d      	b.n	8001840 <SelfTest+0x3d8>

		if(i<3){
 80017e4:	7ffb      	ldrb	r3, [r7, #31]
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d813      	bhi.n	8001812 <SelfTest+0x3aa>

			Self_Test_Response[i]=MPU6050->Get_Self_Test.AccelSelfValue[i]-Temp_Self_Values[i];
 80017ea:	7ffb      	ldrb	r3, [r7, #31]
 80017ec:	697a      	ldr	r2, [r7, #20]
 80017ee:	4413      	add	r3, r2
 80017f0:	7ffa      	ldrb	r2, [r7, #31]
 80017f2:	6879      	ldr	r1, [r7, #4]
 80017f4:	440a      	add	r2, r1
 80017f6:	f992 2024 	ldrsb.w	r2, [r2, #36]	; 0x24
 80017fa:	b2d1      	uxtb	r1, r2
 80017fc:	7ffa      	ldrb	r2, [r7, #31]
 80017fe:	69b8      	ldr	r0, [r7, #24]
 8001800:	4402      	add	r2, r0
 8001802:	f992 2000 	ldrsb.w	r2, [r2]
 8001806:	b2d2      	uxtb	r2, r2
 8001808:	1a8a      	subs	r2, r1, r2
 800180a:	b2d2      	uxtb	r2, r2
 800180c:	b252      	sxtb	r2, r2
 800180e:	701a      	strb	r2, [r3, #0]
 8001810:	e013      	b.n	800183a <SelfTest+0x3d2>

		}
		else{

			Self_Test_Response[i]=MPU6050->Get_Self_Test.GyroSelfValue[i-3]-Temp_Self_Values[i];
 8001812:	7ffb      	ldrb	r3, [r7, #31]
 8001814:	697a      	ldr	r2, [r7, #20]
 8001816:	4413      	add	r3, r2
 8001818:	7ffa      	ldrb	r2, [r7, #31]
 800181a:	3a03      	subs	r2, #3
 800181c:	6879      	ldr	r1, [r7, #4]
 800181e:	440a      	add	r2, r1
 8001820:	f992 2027 	ldrsb.w	r2, [r2, #39]	; 0x27
 8001824:	b2d1      	uxtb	r1, r2
 8001826:	7ffa      	ldrb	r2, [r7, #31]
 8001828:	69b8      	ldr	r0, [r7, #24]
 800182a:	4402      	add	r2, r0
 800182c:	f992 2000 	ldrsb.w	r2, [r2]
 8001830:	b2d2      	uxtb	r2, r2
 8001832:	1a8a      	subs	r2, r1, r2
 8001834:	b2d2      	uxtb	r2, r2
 8001836:	b252      	sxtb	r2, r2
 8001838:	701a      	strb	r2, [r3, #0]
	for(i=0;i<6;i++){
 800183a:	7ffb      	ldrb	r3, [r7, #31]
 800183c:	3301      	adds	r3, #1
 800183e:	77fb      	strb	r3, [r7, #31]
 8001840:	7ffb      	ldrb	r3, [r7, #31]
 8001842:	2b05      	cmp	r3, #5
 8001844:	d9ce      	bls.n	80017e4 <SelfTest+0x37c>
	/****ACCELEROMETER*****/
	// FT[XA]=4069*0.34*((0.92/0.34)^(XA_TEST-1/30))
	// FT[YA]=4069*0.34*((0.92/0.34)^(YA_TEST-1/30))
	// FT[ZA]=4069*0.34*((0.92/0.34)^(ZA_TEST-1/30))

	for(i=0;i<3;i++){
 8001846:	2300      	movs	r3, #0
 8001848:	77fb      	strb	r3, [r7, #31]
 800184a:	e041      	b.n	80018d0 <SelfTest+0x468>

		if(MPU6050->Get_Self_Test.AccelSelfValue[i]==0){
 800184c:	7ffb      	ldrb	r3, [r7, #31]
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	4413      	add	r3, r2
 8001852:	f993 3024 	ldrsb.w	r3, [r3, #36]	; 0x24
 8001856:	2b00      	cmp	r3, #0
 8001858:	d107      	bne.n	800186a <SelfTest+0x402>

			Factory_Trim[i]=0;
 800185a:	7ffb      	ldrb	r3, [r7, #31]
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	693a      	ldr	r2, [r7, #16]
 8001860:	4413      	add	r3, r2
 8001862:	f04f 0200 	mov.w	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	e02f      	b.n	80018ca <SelfTest+0x462>
		}
		else{

			Factory_Trim[i]=(4096*0.34)*(pow((0.92/0.34),(((float)MPU6050->Get_Self_Test.AccelSelfValue[i]-1)/30)));
 800186a:	7ffb      	ldrb	r3, [r7, #31]
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	18d4      	adds	r4, r2, r3
 8001872:	7ffb      	ldrb	r3, [r7, #31]
 8001874:	687a      	ldr	r2, [r7, #4]
 8001876:	4413      	add	r3, r2
 8001878:	f993 3024 	ldrsb.w	r3, [r3, #36]	; 0x24
 800187c:	ee07 3a90 	vmov	s15, r3
 8001880:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001884:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001888:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800188c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001890:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001894:	ee16 0a90 	vmov	r0, s13
 8001898:	f7fe fdfa 	bl	8000490 <__aeabi_f2d>
 800189c:	4602      	mov	r2, r0
 800189e:	460b      	mov	r3, r1
 80018a0:	ec43 2b11 	vmov	d1, r2, r3
 80018a4:	ed9f 0b7e 	vldr	d0, [pc, #504]	; 8001aa0 <SelfTest+0x638>
 80018a8:	f001 fa96 	bl	8002dd8 <pow>
 80018ac:	ec51 0b10 	vmov	r0, r1, d0
 80018b0:	a384      	add	r3, pc, #528	; (adr r3, 8001ac4 <SelfTest+0x65c>)
 80018b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b6:	f7fe fe3f 	bl	8000538 <__aeabi_dmul>
 80018ba:	4602      	mov	r2, r0
 80018bc:	460b      	mov	r3, r1
 80018be:	4610      	mov	r0, r2
 80018c0:	4619      	mov	r1, r3
 80018c2:	f7ff f8e9 	bl	8000a98 <__aeabi_d2f>
 80018c6:	4603      	mov	r3, r0
 80018c8:	6023      	str	r3, [r4, #0]
	for(i=0;i<3;i++){
 80018ca:	7ffb      	ldrb	r3, [r7, #31]
 80018cc:	3301      	adds	r3, #1
 80018ce:	77fb      	strb	r3, [r7, #31]
 80018d0:	7ffb      	ldrb	r3, [r7, #31]
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d9ba      	bls.n	800184c <SelfTest+0x3e4>
	/****GYROSCOPE*****/
	// FT[XG]=25*131*1.046^(XG_TEST-1)
	// FT[YG]=-25*131*1.046^(YG_TEST-1)
	// FT[ZG]=25*131*1.046^(XG_TEST-1)

	for(i=0;i<3;i++){
 80018d6:	2300      	movs	r3, #0
 80018d8:	77fb      	strb	r3, [r7, #31]
 80018da:	e06a      	b.n	80019b2 <SelfTest+0x54a>

		if((MPU6050->Get_Self_Test.GyroSelfValue[i]!=0 && i==0)||(MPU6050->Get_Self_Test.GyroSelfValue[i]!=0 && i==2)){
 80018dc:	7ffb      	ldrb	r3, [r7, #31]
 80018de:	687a      	ldr	r2, [r7, #4]
 80018e0:	4413      	add	r3, r2
 80018e2:	f993 3027 	ldrsb.w	r3, [r3, #39]	; 0x27
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d002      	beq.n	80018f0 <SelfTest+0x488>
 80018ea:	7ffb      	ldrb	r3, [r7, #31]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d009      	beq.n	8001904 <SelfTest+0x49c>
 80018f0:	7ffb      	ldrb	r3, [r7, #31]
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	4413      	add	r3, r2
 80018f6:	f993 3027 	ldrsb.w	r3, [r3, #39]	; 0x27
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d027      	beq.n	800194e <SelfTest+0x4e6>
 80018fe:	7ffb      	ldrb	r3, [r7, #31]
 8001900:	2b02      	cmp	r3, #2
 8001902:	d124      	bne.n	800194e <SelfTest+0x4e6>

			Factory_Trim[i+3]=(25*131)*pow(1.046,(MPU6050->Get_Self_Test.GyroSelfValue[i]-1));
 8001904:	7ffb      	ldrb	r3, [r7, #31]
 8001906:	3303      	adds	r3, #3
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	693a      	ldr	r2, [r7, #16]
 800190c:	18d4      	adds	r4, r2, r3
 800190e:	7ffb      	ldrb	r3, [r7, #31]
 8001910:	687a      	ldr	r2, [r7, #4]
 8001912:	4413      	add	r3, r2
 8001914:	f993 3027 	ldrsb.w	r3, [r3, #39]	; 0x27
 8001918:	3b01      	subs	r3, #1
 800191a:	4618      	mov	r0, r3
 800191c:	f7fe fda6 	bl	800046c <__aeabi_i2d>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	ec43 2b11 	vmov	d1, r2, r3
 8001928:	ed9f 0b5f 	vldr	d0, [pc, #380]	; 8001aa8 <SelfTest+0x640>
 800192c:	f001 fa54 	bl	8002dd8 <pow>
 8001930:	ec51 0b10 	vmov	r0, r1, d0
 8001934:	a365      	add	r3, pc, #404	; (adr r3, 8001acc <SelfTest+0x664>)
 8001936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193a:	f7fe fdfd 	bl	8000538 <__aeabi_dmul>
 800193e:	4602      	mov	r2, r0
 8001940:	460b      	mov	r3, r1
 8001942:	4610      	mov	r0, r2
 8001944:	4619      	mov	r1, r3
 8001946:	f7ff f8a7 	bl	8000a98 <__aeabi_d2f>
 800194a:	4603      	mov	r3, r0
 800194c:	6023      	str	r3, [r4, #0]
		}

		if(MPU6050->Get_Self_Test.GyroSelfValue[i]!=0 && i==1){
 800194e:	7ffb      	ldrb	r3, [r7, #31]
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	4413      	add	r3, r2
 8001954:	f993 3027 	ldrsb.w	r3, [r3, #39]	; 0x27
 8001958:	2b00      	cmp	r3, #0
 800195a:	d027      	beq.n	80019ac <SelfTest+0x544>
 800195c:	7ffb      	ldrb	r3, [r7, #31]
 800195e:	2b01      	cmp	r3, #1
 8001960:	d124      	bne.n	80019ac <SelfTest+0x544>

			Factory_Trim[i+3]=(-25*131)*pow(1.046,(MPU6050->Get_Self_Test.GyroSelfValue[i]-1));
 8001962:	7ffb      	ldrb	r3, [r7, #31]
 8001964:	3303      	adds	r3, #3
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	18d4      	adds	r4, r2, r3
 800196c:	7ffb      	ldrb	r3, [r7, #31]
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	4413      	add	r3, r2
 8001972:	f993 3027 	ldrsb.w	r3, [r3, #39]	; 0x27
 8001976:	3b01      	subs	r3, #1
 8001978:	4618      	mov	r0, r3
 800197a:	f7fe fd77 	bl	800046c <__aeabi_i2d>
 800197e:	4602      	mov	r2, r0
 8001980:	460b      	mov	r3, r1
 8001982:	ec43 2b11 	vmov	d1, r2, r3
 8001986:	ed9f 0b48 	vldr	d0, [pc, #288]	; 8001aa8 <SelfTest+0x640>
 800198a:	f001 fa25 	bl	8002dd8 <pow>
 800198e:	ec51 0b10 	vmov	r0, r1, d0
 8001992:	a350      	add	r3, pc, #320	; (adr r3, 8001ad4 <SelfTest+0x66c>)
 8001994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001998:	f7fe fdce 	bl	8000538 <__aeabi_dmul>
 800199c:	4602      	mov	r2, r0
 800199e:	460b      	mov	r3, r1
 80019a0:	4610      	mov	r0, r2
 80019a2:	4619      	mov	r1, r3
 80019a4:	f7ff f878 	bl	8000a98 <__aeabi_d2f>
 80019a8:	4603      	mov	r3, r0
 80019aa:	6023      	str	r3, [r4, #0]
	for(i=0;i<3;i++){
 80019ac:	7ffb      	ldrb	r3, [r7, #31]
 80019ae:	3301      	adds	r3, #1
 80019b0:	77fb      	strb	r3, [r7, #31]
 80019b2:	7ffb      	ldrb	r3, [r7, #31]
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d991      	bls.n	80018dc <SelfTest+0x474>

	//VALUE CHANGING from FACTORY TRIM OF THE SELF TEST RESPONSE must be 14% or smaller than 14%



	for(i=0;i<6;i++){
 80019b8:	2300      	movs	r3, #0
 80019ba:	77fb      	strb	r3, [r7, #31]
 80019bc:	e02b      	b.n	8001a16 <SelfTest+0x5ae>

		MPU6050->Get_Self_Test.Change_FT_STR[i]=100+(100*((float)(Self_Test_Response[i]-Factory_Trim[i])/Factory_Trim[i]));
 80019be:	7ffb      	ldrb	r3, [r7, #31]
 80019c0:	7ffa      	ldrb	r2, [r7, #31]
 80019c2:	6979      	ldr	r1, [r7, #20]
 80019c4:	440a      	add	r2, r1
 80019c6:	f992 2000 	ldrsb.w	r2, [r2]
 80019ca:	ee07 2a90 	vmov	s15, r2
 80019ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019d2:	7ffa      	ldrb	r2, [r7, #31]
 80019d4:	0092      	lsls	r2, r2, #2
 80019d6:	6939      	ldr	r1, [r7, #16]
 80019d8:	440a      	add	r2, r1
 80019da:	edd2 7a00 	vldr	s15, [r2]
 80019de:	ee77 6a67 	vsub.f32	s13, s14, s15
 80019e2:	7ffa      	ldrb	r2, [r7, #31]
 80019e4:	0092      	lsls	r2, r2, #2
 80019e6:	6939      	ldr	r1, [r7, #16]
 80019e8:	440a      	add	r2, r1
 80019ea:	ed92 7a00 	vldr	s14, [r2]
 80019ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019f2:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8001ac0 <SelfTest+0x658>
 80019f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019fa:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001ac0 <SelfTest+0x658>
 80019fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	3302      	adds	r3, #2
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	4413      	add	r3, r2
 8001a0a:	3304      	adds	r3, #4
 8001a0c:	edc3 7a00 	vstr	s15, [r3]
	for(i=0;i<6;i++){
 8001a10:	7ffb      	ldrb	r3, [r7, #31]
 8001a12:	3301      	adds	r3, #1
 8001a14:	77fb      	strb	r3, [r7, #31]
 8001a16:	7ffb      	ldrb	r3, [r7, #31]
 8001a18:	2b05      	cmp	r3, #5
 8001a1a:	d9d0      	bls.n	80019be <SelfTest+0x556>
	}

	//CHECK RESULT OF SELF TEST BETWEEN -0,14 AND 0,14

	for(i=0;i<6;i++){
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	77fb      	strb	r3, [r7, #31]
 8001a20:	e02a      	b.n	8001a78 <SelfTest+0x610>

		if((MPU6050->Get_Self_Test.Change_FT_STR[i]<(-0.14))||(MPU6050->Get_Self_Test.Change_FT_STR[i]>(0.14))){
 8001a22:	7ffb      	ldrb	r3, [r7, #31]
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	3302      	adds	r3, #2
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	4413      	add	r3, r2
 8001a2c:	3304      	adds	r3, #4
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7fe fd2d 	bl	8000490 <__aeabi_f2d>
 8001a36:	a31e      	add	r3, pc, #120	; (adr r3, 8001ab0 <SelfTest+0x648>)
 8001a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a3c:	f7fe ffee 	bl	8000a1c <__aeabi_dcmplt>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d111      	bne.n	8001a6a <SelfTest+0x602>
 8001a46:	7ffb      	ldrb	r3, [r7, #31]
 8001a48:	687a      	ldr	r2, [r7, #4]
 8001a4a:	3302      	adds	r3, #2
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	4413      	add	r3, r2
 8001a50:	3304      	adds	r3, #4
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7fe fd1b 	bl	8000490 <__aeabi_f2d>
 8001a5a:	a317      	add	r3, pc, #92	; (adr r3, 8001ab8 <SelfTest+0x650>)
 8001a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a60:	f7fe fffa 	bl	8000a58 <__aeabi_dcmpgt>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d003      	beq.n	8001a72 <SelfTest+0x60a>

			MPU6050->Get_Self_Test.Self_Result=101;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2265      	movs	r2, #101	; 0x65
 8001a6e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	for(i=0;i<6;i++){
 8001a72:	7ffb      	ldrb	r3, [r7, #31]
 8001a74:	3301      	adds	r3, #1
 8001a76:	77fb      	strb	r3, [r7, #31]
 8001a78:	7ffb      	ldrb	r3, [r7, #31]
 8001a7a:	2b05      	cmp	r3, #5
 8001a7c:	d9d1      	bls.n	8001a22 <SelfTest+0x5ba>

	}


	/****RELEASE MEMORY AREA****/
	free(Temp_Self_Values);
 8001a7e:	69b8      	ldr	r0, [r7, #24]
 8001a80:	f001 f8ce 	bl	8002c20 <free>
	free(Factory_Trim);
 8001a84:	6938      	ldr	r0, [r7, #16]
 8001a86:	f001 f8cb 	bl	8002c20 <free>
	free(Self_Test_Reg_Raw_Value);
 8001a8a:	68f8      	ldr	r0, [r7, #12]
 8001a8c:	f001 f8c8 	bl	8002c20 <free>
	free(Self_Test_Response);
 8001a90:	6978      	ldr	r0, [r7, #20]
 8001a92:	f001 f8c5 	bl	8002c20 <free>

}
 8001a96:	bf00      	nop
 8001a98:	3724      	adds	r7, #36	; 0x24
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd90      	pop	{r4, r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	a5a5a5a5 	.word	0xa5a5a5a5
 8001aa4:	4005a5a5 	.word	0x4005a5a5
 8001aa8:	7ef9db23 	.word	0x7ef9db23
 8001aac:	3ff0bc6a 	.word	0x3ff0bc6a
 8001ab0:	1eb851ec 	.word	0x1eb851ec
 8001ab4:	bfc1eb85 	.word	0xbfc1eb85
 8001ab8:	1eb851ec 	.word	0x1eb851ec
 8001abc:	3fc1eb85 	.word	0x3fc1eb85
 8001ac0:	42c80000 	.word	0x42c80000
 8001ac4:	5c28f5c3 	.word	0x5c28f5c3
 8001ac8:	4095c28f 	.word	0x4095c28f
 8001acc:	00000000 	.word	0x00000000
 8001ad0:	40a99600 	.word	0x40a99600
 8001ad4:	00000000 	.word	0x00000000
 8001ad8:	c0a99600 	.word	0xc0a99600

08001adc <Calibration>:


void Calibration(float *Gyroscope_Bias,float *Accelerometer_Bias){
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b08a      	sub	sp, #40	; 0x28
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]

	uint8_t *Data;
	int16_t *Accel_Temp,*Gyro_Temp;
	uint16_t i,Packet_Count=0,Fifo_Count=0;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001aea:	2300      	movs	r3, #0
 8001aec:	847b      	strh	r3, [r7, #34]	; 0x22
	int32_t *Gyro_Bias,*Accel_Bias;

	Accel_Temp=(int16_t*)calloc(3,sizeof(int16_t));
 8001aee:	2102      	movs	r1, #2
 8001af0:	2003      	movs	r0, #3
 8001af2:	f001 f869 	bl	8002bc8 <calloc>
 8001af6:	4603      	mov	r3, r0
 8001af8:	61fb      	str	r3, [r7, #28]
	Gyro_Temp=(int16_t*)calloc(3,sizeof(int16_t));
 8001afa:	2102      	movs	r1, #2
 8001afc:	2003      	movs	r0, #3
 8001afe:	f001 f863 	bl	8002bc8 <calloc>
 8001b02:	4603      	mov	r3, r0
 8001b04:	61bb      	str	r3, [r7, #24]
	Data=(uint8_t*)calloc(12,sizeof(uint8_t));
 8001b06:	2101      	movs	r1, #1
 8001b08:	200c      	movs	r0, #12
 8001b0a:	f001 f85d 	bl	8002bc8 <calloc>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	617b      	str	r3, [r7, #20]
	Gyro_Bias=(long*)calloc(3,sizeof(long));
 8001b12:	2104      	movs	r1, #4
 8001b14:	2003      	movs	r0, #3
 8001b16:	f001 f857 	bl	8002bc8 <calloc>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	613b      	str	r3, [r7, #16]
	Accel_Bias=(int32_t*)calloc(3,sizeof(int32_t));
 8001b1e:	2104      	movs	r1, #4
 8001b20:	2003      	movs	r0, #3
 8001b22:	f001 f851 	bl	8002bc8 <calloc>
 8001b26:	4603      	mov	r3, r0
 8001b28:	60fb      	str	r3, [r7, #12]

	/**********RESET DEVICE**************/
	MPU6050_Write(PWR_MGMT_1,0x80,1);
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	2180      	movs	r1, #128	; 0x80
 8001b2e:	206b      	movs	r0, #107	; 0x6b
 8001b30:	f7ff fa20 	bl	8000f74 <MPU6050_Write>
	Delay_ms(200);
 8001b34:	20c8      	movs	r0, #200	; 0xc8
 8001b36:	f000 fd33 	bl	80025a0 <Delay_ms>

	//GET STABLE TIME SOURCE,SO SET CLOCK SOURCE TO BE PLL with X AXIS GYROSCOPE
	MPU6050_Write(PWR_MGMT_1,0x01,1);
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	2101      	movs	r1, #1
 8001b3e:	206b      	movs	r0, #107	; 0x6b
 8001b40:	f7ff fa18 	bl	8000f74 <MPU6050_Write>
	MPU6050_Write(PWR_MGMT_2,0x00,1);
 8001b44:	2201      	movs	r2, #1
 8001b46:	2100      	movs	r1, #0
 8001b48:	206c      	movs	r0, #108	; 0x6c
 8001b4a:	f7ff fa13 	bl	8000f74 <MPU6050_Write>
	Delay_ms(200);
 8001b4e:	20c8      	movs	r0, #200	; 0xc8
 8001b50:	f000 fd26 	bl	80025a0 <Delay_ms>

	/****CONFIGURE DEVICE for BIAS CALCULATION****/

	MPU6050_Write(INT_ENABLE,0x00,1);  //DISABLE ALL INTERRUPT
 8001b54:	2201      	movs	r2, #1
 8001b56:	2100      	movs	r1, #0
 8001b58:	2038      	movs	r0, #56	; 0x38
 8001b5a:	f7ff fa0b 	bl	8000f74 <MPU6050_Write>
	MPU6050_Write(FIFO_EN,0x00,1);     //DISABLE FIFO
 8001b5e:	2201      	movs	r2, #1
 8001b60:	2100      	movs	r1, #0
 8001b62:	2023      	movs	r0, #35	; 0x23
 8001b64:	f7ff fa06 	bl	8000f74 <MPU6050_Write>
	MPU6050_Write(PWR_MGMT_1,0x00,1);  //TURN ON INTERNAL CLOCK SOURCE
 8001b68:	2201      	movs	r2, #1
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	206b      	movs	r0, #107	; 0x6b
 8001b6e:	f7ff fa01 	bl	8000f74 <MPU6050_Write>
	MPU6050_Write(I2C_MST_CTRL,0x00,1);//DISABLE I2C MASTER
 8001b72:	2201      	movs	r2, #1
 8001b74:	2100      	movs	r1, #0
 8001b76:	2024      	movs	r0, #36	; 0x24
 8001b78:	f7ff f9fc 	bl	8000f74 <MPU6050_Write>
	MPU6050_Write(USER_CTRL,0x00,1);   //DISABLE FIFO and I2C MASER MODE
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	2100      	movs	r1, #0
 8001b80:	206a      	movs	r0, #106	; 0x6a
 8001b82:	f7ff f9f7 	bl	8000f74 <MPU6050_Write>
	MPU6050_Write(USER_CTRL,0x04,1);   //RESET FIFO and DMP
 8001b86:	2201      	movs	r2, #1
 8001b88:	2104      	movs	r1, #4
 8001b8a:	206a      	movs	r0, #106	; 0x6a
 8001b8c:	f7ff f9f2 	bl	8000f74 <MPU6050_Write>
    Delay_ms(15);
 8001b90:	200f      	movs	r0, #15
 8001b92:	f000 fd05 	bl	80025a0 <Delay_ms>

	/*****CONFIGURE MPU6050 GYRO and ACCELEROMETER for BIAS CALCULATION*****/

	MPU6050_Write(CONFIG,0x01,1);      //SET LOW-PASS FILTER TO 188 Hz
 8001b96:	2201      	movs	r2, #1
 8001b98:	2101      	movs	r1, #1
 8001b9a:	201a      	movs	r0, #26
 8001b9c:	f7ff f9ea 	bl	8000f74 <MPU6050_Write>
	MPU6050_Write(SMPLRT_DIV,0x00,1);  //SET SAMPLE RATE TO 1 kHz
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	2019      	movs	r0, #25
 8001ba6:	f7ff f9e5 	bl	8000f74 <MPU6050_Write>
	MPU6050_Write(GYRO_CONFIG,0x00,1); //SET GYRO SCALE as 250 DEGREE PER SECOND
 8001baa:	2201      	movs	r2, #1
 8001bac:	2100      	movs	r1, #0
 8001bae:	201b      	movs	r0, #27
 8001bb0:	f7ff f9e0 	bl	8000f74 <MPU6050_Write>
	MPU6050_Write(ACCEL_CONFIG,0x00,1);//SET ACCELEROMETER SCALE as 2 g DEGREE PER SECOND
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	201c      	movs	r0, #28
 8001bba:	f7ff f9db 	bl	8000f74 <MPU6050_Write>

	Delay_ms(200);
 8001bbe:	20c8      	movs	r0, #200	; 0xc8
 8001bc0:	f000 fcee 	bl	80025a0 <Delay_ms>

	uint16_t  gyrosensitivity  = 131;  //32768/250 = 131 LSB/degrees/sec
 8001bc4:	2383      	movs	r3, #131	; 0x83
 8001bc6:	817b      	strh	r3, [r7, #10]
	uint16_t  accelsensitivity = 16384;//32768/2 = 16384 LSB/g
 8001bc8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001bcc:	813b      	strh	r3, [r7, #8]


	/*****Configure FIFO to capture accelerometer and gyro data for bias calculation*****/
	MPU6050_Write(USER_CTRL,0x40,1); //ENABLE FIFO
 8001bce:	2201      	movs	r2, #1
 8001bd0:	2140      	movs	r1, #64	; 0x40
 8001bd2:	206a      	movs	r0, #106	; 0x6a
 8001bd4:	f7ff f9ce 	bl	8000f74 <MPU6050_Write>
	MPU6050_Write(FIFO_EN,0x78,1);   //ENABLE GYRO and ACCELEROMETER SENSORS for FIFO (max size 1024 bytes in MPU-6050)
 8001bd8:	2201      	movs	r2, #1
 8001bda:	2178      	movs	r1, #120	; 0x78
 8001bdc:	2023      	movs	r0, #35	; 0x23
 8001bde:	f7ff f9c9 	bl	8000f74 <MPU6050_Write>
	Delay_ms(160); //ACCUMULATE SAMPLES THROUGHTOUT 160 MILLISECONDS
 8001be2:	20a0      	movs	r0, #160	; 0xa0
 8001be4:	f000 fcdc 	bl	80025a0 <Delay_ms>

	/*****At end of SAMPLE ACCUMULATION,TURN OFF FIFO SENSOR READ*****/
	MPU6050_Write(FIFO_EN, 0x00,1);       //DISABLE GYRO and ACCELEROMETER SENSOR for FIFO
 8001be8:	2201      	movs	r2, #1
 8001bea:	2100      	movs	r1, #0
 8001bec:	2023      	movs	r0, #35	; 0x23
 8001bee:	f7ff f9c1 	bl	8000f74 <MPU6050_Write>
	MPU6050_Read(FIFO_COUNTH,&Data[0],2); //READ FIFO SAMPLE COUNT
 8001bf2:	2202      	movs	r2, #2
 8001bf4:	6979      	ldr	r1, [r7, #20]
 8001bf6:	2072      	movs	r0, #114	; 0x72
 8001bf8:	f7ff f9da 	bl	8000fb0 <MPU6050_Read>
	Fifo_Count=((uint16_t)Data[0]<<8)|Data[1];
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	021b      	lsls	r3, r3, #8
 8001c02:	b21a      	sxth	r2, r3
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	3301      	adds	r3, #1
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	b21b      	sxth	r3, r3
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	b21b      	sxth	r3, r3
 8001c10:	847b      	strh	r3, [r7, #34]	; 0x22
	Packet_Count=Fifo_Count/12;//HOW MANY SETS of FULL GYRO and ACCELEROMETER DATA for AVERAGING
 8001c12:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001c14:	4a70      	ldr	r2, [pc, #448]	; (8001dd8 <Calibration+0x2fc>)
 8001c16:	fba2 2303 	umull	r2, r3, r2, r3
 8001c1a:	08db      	lsrs	r3, r3, #3
 8001c1c:	84bb      	strh	r3, [r7, #36]	; 0x24

	for(i=0;i<Packet_Count;i++){
 8001c1e:	2300      	movs	r3, #0
 8001c20:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001c22:	e094      	b.n	8001d4e <Calibration+0x272>

		MPU6050_Read(FIFO_R_W,&Data[0],12);//READ DATA FOR AVERAGING
 8001c24:	220c      	movs	r2, #12
 8001c26:	6979      	ldr	r1, [r7, #20]
 8001c28:	2074      	movs	r0, #116	; 0x74
 8001c2a:	f7ff f9c1 	bl	8000fb0 <MPU6050_Read>

		//FORM SIGNED 16 BIT INTEGER FOR EACH SAMPLE in FIFO
		Accel_Temp[0]=(int16_t)(((int16_t)Data[0]<<8)|Data[1]);
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	021b      	lsls	r3, r3, #8
 8001c34:	b21a      	sxth	r2, r3
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	b21b      	sxth	r3, r3
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	b21a      	sxth	r2, r3
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	801a      	strh	r2, [r3, #0]
		Accel_Temp[1]=(int16_t)(((int16_t)Data[2]<<8)|Data[3]);
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	3302      	adds	r3, #2
 8001c4a:	697a      	ldr	r2, [r7, #20]
 8001c4c:	3202      	adds	r2, #2
 8001c4e:	7812      	ldrb	r2, [r2, #0]
 8001c50:	0212      	lsls	r2, r2, #8
 8001c52:	b211      	sxth	r1, r2
 8001c54:	697a      	ldr	r2, [r7, #20]
 8001c56:	3203      	adds	r2, #3
 8001c58:	7812      	ldrb	r2, [r2, #0]
 8001c5a:	b212      	sxth	r2, r2
 8001c5c:	430a      	orrs	r2, r1
 8001c5e:	b212      	sxth	r2, r2
 8001c60:	801a      	strh	r2, [r3, #0]
		Accel_Temp[2]=(int16_t)(((int16_t)Data[4]<<8)|Data[5]);
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	3304      	adds	r3, #4
 8001c66:	697a      	ldr	r2, [r7, #20]
 8001c68:	3204      	adds	r2, #4
 8001c6a:	7812      	ldrb	r2, [r2, #0]
 8001c6c:	0212      	lsls	r2, r2, #8
 8001c6e:	b211      	sxth	r1, r2
 8001c70:	697a      	ldr	r2, [r7, #20]
 8001c72:	3205      	adds	r2, #5
 8001c74:	7812      	ldrb	r2, [r2, #0]
 8001c76:	b212      	sxth	r2, r2
 8001c78:	430a      	orrs	r2, r1
 8001c7a:	b212      	sxth	r2, r2
 8001c7c:	801a      	strh	r2, [r3, #0]

		Gyro_Temp[0]=(int16_t)(((int16_t)Data[6]<<8)|Data[7]);
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	3306      	adds	r3, #6
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	021b      	lsls	r3, r3, #8
 8001c86:	b21a      	sxth	r2, r3
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	3307      	adds	r3, #7
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	b21b      	sxth	r3, r3
 8001c90:	4313      	orrs	r3, r2
 8001c92:	b21a      	sxth	r2, r3
 8001c94:	69bb      	ldr	r3, [r7, #24]
 8001c96:	801a      	strh	r2, [r3, #0]
		Gyro_Temp[1]=(int16_t)(((int16_t)Data[8]<<8)|Data[9]);
 8001c98:	69bb      	ldr	r3, [r7, #24]
 8001c9a:	3302      	adds	r3, #2
 8001c9c:	697a      	ldr	r2, [r7, #20]
 8001c9e:	3208      	adds	r2, #8
 8001ca0:	7812      	ldrb	r2, [r2, #0]
 8001ca2:	0212      	lsls	r2, r2, #8
 8001ca4:	b211      	sxth	r1, r2
 8001ca6:	697a      	ldr	r2, [r7, #20]
 8001ca8:	3209      	adds	r2, #9
 8001caa:	7812      	ldrb	r2, [r2, #0]
 8001cac:	b212      	sxth	r2, r2
 8001cae:	430a      	orrs	r2, r1
 8001cb0:	b212      	sxth	r2, r2
 8001cb2:	801a      	strh	r2, [r3, #0]
		Gyro_Temp[2]=(int16_t)(((int16_t)Data[10]<<8)|Data[11]);
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	3304      	adds	r3, #4
 8001cb8:	697a      	ldr	r2, [r7, #20]
 8001cba:	320a      	adds	r2, #10
 8001cbc:	7812      	ldrb	r2, [r2, #0]
 8001cbe:	0212      	lsls	r2, r2, #8
 8001cc0:	b211      	sxth	r1, r2
 8001cc2:	697a      	ldr	r2, [r7, #20]
 8001cc4:	320b      	adds	r2, #11
 8001cc6:	7812      	ldrb	r2, [r2, #0]
 8001cc8:	b212      	sxth	r2, r2
 8001cca:	430a      	orrs	r2, r1
 8001ccc:	b212      	sxth	r2, r2
 8001cce:	801a      	strh	r2, [r3, #0]

		//SUM INDIVIDUAL SIGNED 16 BIT BIASES to GET ACCUMULATED SIGNED 32 BIT BIAS
		Accel_Bias[0]+=(int32_t)Accel_Temp[0];
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	69fa      	ldr	r2, [r7, #28]
 8001cd6:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001cda:	441a      	add	r2, r3
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	601a      	str	r2, [r3, #0]
		Accel_Bias[1]+=(int32_t)Accel_Temp[1];
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	3304      	adds	r3, #4
 8001ce4:	68fa      	ldr	r2, [r7, #12]
 8001ce6:	3204      	adds	r2, #4
 8001ce8:	6812      	ldr	r2, [r2, #0]
 8001cea:	69f9      	ldr	r1, [r7, #28]
 8001cec:	3102      	adds	r1, #2
 8001cee:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001cf2:	440a      	add	r2, r1
 8001cf4:	601a      	str	r2, [r3, #0]
		Accel_Bias[2]+=(int32_t)Accel_Temp[2];
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	3308      	adds	r3, #8
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	3208      	adds	r2, #8
 8001cfe:	6812      	ldr	r2, [r2, #0]
 8001d00:	69f9      	ldr	r1, [r7, #28]
 8001d02:	3104      	adds	r1, #4
 8001d04:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001d08:	440a      	add	r2, r1
 8001d0a:	601a      	str	r2, [r3, #0]

		Gyro_Bias[0]+=(int32_t)Gyro_Temp[0];
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	69ba      	ldr	r2, [r7, #24]
 8001d12:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001d16:	441a      	add	r2, r3
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	601a      	str	r2, [r3, #0]
		Gyro_Bias[1]+=(int32_t)Gyro_Temp[1];
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	3304      	adds	r3, #4
 8001d20:	693a      	ldr	r2, [r7, #16]
 8001d22:	3204      	adds	r2, #4
 8001d24:	6812      	ldr	r2, [r2, #0]
 8001d26:	69b9      	ldr	r1, [r7, #24]
 8001d28:	3102      	adds	r1, #2
 8001d2a:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001d2e:	440a      	add	r2, r1
 8001d30:	601a      	str	r2, [r3, #0]
		Gyro_Bias[2]+=(int32_t)Gyro_Temp[2];
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	3308      	adds	r3, #8
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	3208      	adds	r2, #8
 8001d3a:	6812      	ldr	r2, [r2, #0]
 8001d3c:	69b9      	ldr	r1, [r7, #24]
 8001d3e:	3104      	adds	r1, #4
 8001d40:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001d44:	440a      	add	r2, r1
 8001d46:	601a      	str	r2, [r3, #0]
	for(i=0;i<Packet_Count;i++){
 8001d48:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001d4e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001d50:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001d52:	429a      	cmp	r2, r3
 8001d54:	f4ff af66 	bcc.w	8001c24 <Calibration+0x148>


	}

	//NORMALIZE SUMS to GET AVERAGE COUNT BIASES
	Accel_Bias[0] /= (int32_t)Packet_Count;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001d5e:	fb92 f2f3 	sdiv	r2, r2, r3
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	601a      	str	r2, [r3, #0]
	Accel_Bias[1] /= (int32_t)Packet_Count;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	3304      	adds	r3, #4
 8001d6a:	68fa      	ldr	r2, [r7, #12]
 8001d6c:	3204      	adds	r2, #4
 8001d6e:	6811      	ldr	r1, [r2, #0]
 8001d70:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001d72:	fb91 f2f2 	sdiv	r2, r1, r2
 8001d76:	601a      	str	r2, [r3, #0]
	Accel_Bias[2] /= (int32_t)Packet_Count;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	3308      	adds	r3, #8
 8001d7c:	68fa      	ldr	r2, [r7, #12]
 8001d7e:	3208      	adds	r2, #8
 8001d80:	6811      	ldr	r1, [r2, #0]
 8001d82:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001d84:	fb91 f2f2 	sdiv	r2, r1, r2
 8001d88:	601a      	str	r2, [r3, #0]

	Gyro_Bias[0] /= (int32_t)Packet_Count;
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001d90:	fb92 f2f3 	sdiv	r2, r2, r3
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	601a      	str	r2, [r3, #0]
	Gyro_Bias[1] /= (int32_t)Packet_Count;
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	3304      	adds	r3, #4
 8001d9c:	693a      	ldr	r2, [r7, #16]
 8001d9e:	3204      	adds	r2, #4
 8001da0:	6811      	ldr	r1, [r2, #0]
 8001da2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001da4:	fb91 f2f2 	sdiv	r2, r1, r2
 8001da8:	601a      	str	r2, [r3, #0]
	Gyro_Bias[2] /= (int32_t)Packet_Count;
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	3308      	adds	r3, #8
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	3208      	adds	r2, #8
 8001db2:	6811      	ldr	r1, [r2, #0]
 8001db4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001db6:	fb91 f2f2 	sdiv	r2, r1, r2
 8001dba:	601a      	str	r2, [r3, #0]


	//REMOVE GRAVITY from the Z-AXIS ACCELEROMETER BIAS CALCULATION
	if (Accel_Bias[2] > 0L) {
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	3308      	adds	r3, #8
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	dd0a      	ble.n	8001ddc <Calibration+0x300>
	    Accel_Bias[2] -= (int32_t) accelsensitivity;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	3308      	adds	r3, #8
 8001dca:	68fa      	ldr	r2, [r7, #12]
 8001dcc:	3208      	adds	r2, #8
 8001dce:	6811      	ldr	r1, [r2, #0]
 8001dd0:	893a      	ldrh	r2, [r7, #8]
 8001dd2:	1a8a      	subs	r2, r1, r2
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	e009      	b.n	8001dec <Calibration+0x310>
 8001dd8:	aaaaaaab 	.word	0xaaaaaaab
	}
	else {
	    Accel_Bias[2] += (int32_t) accelsensitivity;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	3308      	adds	r3, #8
 8001de0:	68fa      	ldr	r2, [r7, #12]
 8001de2:	3208      	adds	r2, #8
 8001de4:	6811      	ldr	r1, [r2, #0]
 8001de6:	893a      	ldrh	r2, [r7, #8]
 8001de8:	440a      	add	r2, r1
 8001dea:	601a      	str	r2, [r3, #0]
	 }

	//GYROSCOPE OFFSET VALUE EACH OTHER AXES
	Gyroscope_Bias[0] =(float)Gyro_Bias[0]/(float)gyrosensitivity;
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	ee07 3a90 	vmov	s15, r3
 8001df4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001df8:	897b      	ldrh	r3, [r7, #10]
 8001dfa:	ee07 3a90 	vmov	s15, r3
 8001dfe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	edc3 7a00 	vstr	s15, [r3]
	Gyroscope_Bias[1] =(float)Gyro_Bias[1]/(float)gyrosensitivity;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	3304      	adds	r3, #4
 8001e10:	693a      	ldr	r2, [r7, #16]
 8001e12:	3204      	adds	r2, #4
 8001e14:	6812      	ldr	r2, [r2, #0]
 8001e16:	ee07 2a90 	vmov	s15, r2
 8001e1a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001e1e:	897a      	ldrh	r2, [r7, #10]
 8001e20:	ee07 2a90 	vmov	s15, r2
 8001e24:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e2c:	edc3 7a00 	vstr	s15, [r3]
	Gyroscope_Bias[2] =(float)Gyro_Bias[2]/(float)gyrosensitivity;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	3308      	adds	r3, #8
 8001e34:	693a      	ldr	r2, [r7, #16]
 8001e36:	3208      	adds	r2, #8
 8001e38:	6812      	ldr	r2, [r2, #0]
 8001e3a:	ee07 2a90 	vmov	s15, r2
 8001e3e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001e42:	897a      	ldrh	r2, [r7, #10]
 8001e44:	ee07 2a90 	vmov	s15, r2
 8001e48:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e50:	edc3 7a00 	vstr	s15, [r3]

	//ACCELEROMETER OFFSET VALUE EACH OTHER AXES
	Accelerometer_Bias[0]=(float)Accel_Bias[0]/(float)accelsensitivity;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	ee07 3a90 	vmov	s15, r3
 8001e5c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001e60:	893b      	ldrh	r3, [r7, #8]
 8001e62:	ee07 3a90 	vmov	s15, r3
 8001e66:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	edc3 7a00 	vstr	s15, [r3]
	Accelerometer_Bias[1]=(float)Accel_Bias[1]/(float)accelsensitivity;
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	3304      	adds	r3, #4
 8001e78:	68fa      	ldr	r2, [r7, #12]
 8001e7a:	3204      	adds	r2, #4
 8001e7c:	6812      	ldr	r2, [r2, #0]
 8001e7e:	ee07 2a90 	vmov	s15, r2
 8001e82:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001e86:	893a      	ldrh	r2, [r7, #8]
 8001e88:	ee07 2a90 	vmov	s15, r2
 8001e8c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e94:	edc3 7a00 	vstr	s15, [r3]
	Accelerometer_Bias[2]=(float)Accel_Bias[2]/(float)accelsensitivity;
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	3308      	adds	r3, #8
 8001e9c:	68fa      	ldr	r2, [r7, #12]
 8001e9e:	3208      	adds	r2, #8
 8001ea0:	6812      	ldr	r2, [r2, #0]
 8001ea2:	ee07 2a90 	vmov	s15, r2
 8001ea6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001eaa:	893a      	ldrh	r2, [r7, #8]
 8001eac:	ee07 2a90 	vmov	s15, r2
 8001eb0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001eb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001eb8:	edc3 7a00 	vstr	s15, [r3]


	//****RELEASE MEMORY AREA****/
	free(Accel_Temp);
 8001ebc:	69f8      	ldr	r0, [r7, #28]
 8001ebe:	f000 feaf 	bl	8002c20 <free>
	free(Gyro_Temp);
 8001ec2:	69b8      	ldr	r0, [r7, #24]
 8001ec4:	f000 feac 	bl	8002c20 <free>
	free(Data);
 8001ec8:	6978      	ldr	r0, [r7, #20]
 8001eca:	f000 fea9 	bl	8002c20 <free>
	free(Gyro_Bias);
 8001ece:	6938      	ldr	r0, [r7, #16]
 8001ed0:	f000 fea6 	bl	8002c20 <free>
	free(Accel_Bias);
 8001ed4:	68f8      	ldr	r0, [r7, #12]
 8001ed6:	f000 fea3 	bl	8002c20 <free>


}
 8001eda:	bf00      	nop
 8001edc:	3728      	adds	r7, #40	; 0x28
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop

08001ee4 <MPU6050_Config>:

void MPU6050_Config(s_DEVICE *MPU6050){
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]

	if(MPU6050_Id==MPU6050->DeviceId){
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	2b68      	cmp	r3, #104	; 0x68
 8001ef2:	f040 80fc 	bne.w	80020ee <MPU6050_Config+0x20a>

		/**********PWR MNG 1 REGISTER CONFIGURATE**************/
		MPU6050->PWR_MNG_1_Reg.CLKSEL=CLKSEL_0;
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	7853      	ldrb	r3, [r2, #1]
 8001efa:	f36f 0302 	bfc	r3, #0, #3
 8001efe:	7053      	strb	r3, [r2, #1]
		MPU6050->PWR_MNG_1_Reg.TEMP_DIS=0;
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	7853      	ldrb	r3, [r2, #1]
 8001f04:	f36f 03c3 	bfc	r3, #3, #1
 8001f08:	7053      	strb	r3, [r2, #1]
		MPU6050->PWR_MNG_1_Reg.CYCLE=0;
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	7853      	ldrb	r3, [r2, #1]
 8001f0e:	f36f 1345 	bfc	r3, #5, #1
 8001f12:	7053      	strb	r3, [r2, #1]
		MPU6050->PWR_MNG_1_Reg.SLEEP=0;
 8001f14:	687a      	ldr	r2, [r7, #4]
 8001f16:	7853      	ldrb	r3, [r2, #1]
 8001f18:	f36f 1386 	bfc	r3, #6, #1
 8001f1c:	7053      	strb	r3, [r2, #1]
		MPU6050->PWR_MNG_1_Reg.DEVICE_RESET=0;
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	7853      	ldrb	r3, [r2, #1]
 8001f22:	f36f 13c7 	bfc	r3, #7, #1
 8001f26:	7053      	strb	r3, [r2, #1]
		Set_Reg_Position_and_Value(MPU6050,PWR_MGMT_1);
 8001f28:	216b      	movs	r1, #107	; 0x6b
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f7ff f8a4 	bl	8001078 <Set_Reg_Position_and_Value>
		MPU6050_Write(PWR_MGMT_1,MPU6050->Reg_Bits_Value.value,1);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	7a5b      	ldrb	r3, [r3, #9]
 8001f34:	2201      	movs	r2, #1
 8001f36:	4619      	mov	r1, r3
 8001f38:	206b      	movs	r0, #107	; 0x6b
 8001f3a:	f7ff f81b 	bl	8000f74 <MPU6050_Write>
		Delay_ms(125);
 8001f3e:	207d      	movs	r0, #125	; 0x7d
 8001f40:	f000 fb2e 	bl	80025a0 <Delay_ms>

		/**********RESET ALL SIGNAL PATH**************/
		MPU6050->SIGNAL_PATH_RESET_Reg.TEMP_RESET=0;
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	78d3      	ldrb	r3, [r2, #3]
 8001f48:	f36f 0300 	bfc	r3, #0, #1
 8001f4c:	70d3      	strb	r3, [r2, #3]
		MPU6050->SIGNAL_PATH_RESET_Reg.ACCEL_RESET=0;
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	78d3      	ldrb	r3, [r2, #3]
 8001f52:	f36f 0341 	bfc	r3, #1, #1
 8001f56:	70d3      	strb	r3, [r2, #3]
		MPU6050->SIGNAL_PATH_RESET_Reg.GYRO_RESET=0;
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	78d3      	ldrb	r3, [r2, #3]
 8001f5c:	f36f 0382 	bfc	r3, #2, #1
 8001f60:	70d3      	strb	r3, [r2, #3]
		Set_Reg_Position_and_Value(MPU6050,SIGNAL_PATH_RESET);
 8001f62:	2168      	movs	r1, #104	; 0x68
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f7ff f887 	bl	8001078 <Set_Reg_Position_and_Value>
		MPU6050_Write(SIGNAL_PATH_RESET,MPU6050->Reg_Bits_Value.value,1);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	7a5b      	ldrb	r3, [r3, #9]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	4619      	mov	r1, r3
 8001f72:	2068      	movs	r0, #104	; 0x68
 8001f74:	f7fe fffe 	bl	8000f74 <MPU6050_Write>
		Delay_ms(125);
 8001f78:	207d      	movs	r0, #125	; 0x7d
 8001f7a:	f000 fb11 	bl	80025a0 <Delay_ms>

		/***********PWR MNG 2 REGISTER CONFIGURATE*************/
		MPU6050->PWR_MNG_2_Reg.STBY_ZG=0;
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	7893      	ldrb	r3, [r2, #2]
 8001f82:	f36f 0300 	bfc	r3, #0, #1
 8001f86:	7093      	strb	r3, [r2, #2]
		MPU6050->PWR_MNG_2_Reg.STBY_YG=0;
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	7893      	ldrb	r3, [r2, #2]
 8001f8c:	f36f 0341 	bfc	r3, #1, #1
 8001f90:	7093      	strb	r3, [r2, #2]
		MPU6050->PWR_MNG_2_Reg.STBY_XG=0;
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	7893      	ldrb	r3, [r2, #2]
 8001f96:	f36f 0382 	bfc	r3, #2, #1
 8001f9a:	7093      	strb	r3, [r2, #2]
		MPU6050->PWR_MNG_2_Reg.STBY_ZA=0;
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	7893      	ldrb	r3, [r2, #2]
 8001fa0:	f36f 03c3 	bfc	r3, #3, #1
 8001fa4:	7093      	strb	r3, [r2, #2]
		MPU6050->PWR_MNG_2_Reg.STBY_YA=0;
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	7893      	ldrb	r3, [r2, #2]
 8001faa:	f36f 1304 	bfc	r3, #4, #1
 8001fae:	7093      	strb	r3, [r2, #2]
		MPU6050->PWR_MNG_2_Reg.STBY_XA=0;
 8001fb0:	687a      	ldr	r2, [r7, #4]
 8001fb2:	7893      	ldrb	r3, [r2, #2]
 8001fb4:	f36f 1345 	bfc	r3, #5, #1
 8001fb8:	7093      	strb	r3, [r2, #2]
		MPU6050->PWR_MNG_2_Reg.LP_WAKE_CTRL=0;
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	7893      	ldrb	r3, [r2, #2]
 8001fbe:	f36f 1387 	bfc	r3, #6, #2
 8001fc2:	7093      	strb	r3, [r2, #2]
		Set_Reg_Position_and_Value(MPU6050,PWR_MGMT_2);
 8001fc4:	216c      	movs	r1, #108	; 0x6c
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f7ff f856 	bl	8001078 <Set_Reg_Position_and_Value>
		MPU6050_Write(PWR_MGMT_2,MPU6050->Reg_Bits_Value.value,1);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	7a5b      	ldrb	r3, [r3, #9]
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	206c      	movs	r0, #108	; 0x6c
 8001fd6:	f7fe ffcd 	bl	8000f74 <MPU6050_Write>

		/***********USER CTRL REGISTER CONFIGURATE*************/
		MPU6050->USER_CONTROL_Reg.SIG_COND_RESET=0;
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	7913      	ldrb	r3, [r2, #4]
 8001fde:	f36f 0300 	bfc	r3, #0, #1
 8001fe2:	7113      	strb	r3, [r2, #4]
		MPU6050->USER_CONTROL_Reg.I2C_MST_RESET=0;
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	7913      	ldrb	r3, [r2, #4]
 8001fe8:	f36f 0341 	bfc	r3, #1, #1
 8001fec:	7113      	strb	r3, [r2, #4]
		MPU6050->USER_CONTROL_Reg.FIFO_RESET=0;
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	7913      	ldrb	r3, [r2, #4]
 8001ff2:	f36f 0382 	bfc	r3, #2, #1
 8001ff6:	7113      	strb	r3, [r2, #4]
		MPU6050->USER_CONTROL_Reg.I2C_IF_DIS=0;
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	7913      	ldrb	r3, [r2, #4]
 8001ffc:	f36f 1304 	bfc	r3, #4, #1
 8002000:	7113      	strb	r3, [r2, #4]
		MPU6050->USER_CONTROL_Reg.I2C_MST_EN=0;
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	7913      	ldrb	r3, [r2, #4]
 8002006:	f36f 1345 	bfc	r3, #5, #1
 800200a:	7113      	strb	r3, [r2, #4]
		MPU6050->USER_CONTROL_Reg._FIFO_EN=0;
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	7913      	ldrb	r3, [r2, #4]
 8002010:	f36f 1386 	bfc	r3, #6, #1
 8002014:	7113      	strb	r3, [r2, #4]
		Set_Reg_Position_and_Value(MPU6050,USER_CTRL);
 8002016:	216a      	movs	r1, #106	; 0x6a
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f7ff f82d 	bl	8001078 <Set_Reg_Position_and_Value>
		MPU6050_Write(USER_CTRL,MPU6050->Reg_Bits_Value.value,1);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	7a5b      	ldrb	r3, [r3, #9]
 8002022:	2201      	movs	r2, #1
 8002024:	4619      	mov	r1, r3
 8002026:	206a      	movs	r0, #106	; 0x6a
 8002028:	f7fe ffa4 	bl	8000f74 <MPU6050_Write>

		/***********SAMPLE RATE DIVIDER REGISTER CONFIGURATE*************/
		MPU6050->SMPLRT_DIV_Reg.SMPLRT_DIVI=0x07;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2207      	movs	r2, #7
 8002030:	715a      	strb	r2, [r3, #5]
		Set_Reg_Position_and_Value(MPU6050,SMPLRT_DIV);
 8002032:	2119      	movs	r1, #25
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f7ff f81f 	bl	8001078 <Set_Reg_Position_and_Value>
		MPU6050_Write(SMPLRT_DIV,MPU6050->Reg_Bits_Value.value,1);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	7a5b      	ldrb	r3, [r3, #9]
 800203e:	2201      	movs	r2, #1
 8002040:	4619      	mov	r1, r3
 8002042:	2019      	movs	r0, #25
 8002044:	f7fe ff96 	bl	8000f74 <MPU6050_Write>

		/***********CONFIGURATION REGISTER CONFIGURATE*************/
		MPU6050->CONFIG_Reg.DLPF_CFG=DLPG_CFG_0;
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	7993      	ldrb	r3, [r2, #6]
 800204c:	f36f 0302 	bfc	r3, #0, #3
 8002050:	7193      	strb	r3, [r2, #6]
		MPU6050->CONFIG_Reg.EXT_SYNC_SET=CR_Input_disabled;
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	7993      	ldrb	r3, [r2, #6]
 8002056:	f36f 03c5 	bfc	r3, #3, #3
 800205a:	7193      	strb	r3, [r2, #6]
		Set_Reg_Position_and_Value(MPU6050,CONFIG);
 800205c:	211a      	movs	r1, #26
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f7ff f80a 	bl	8001078 <Set_Reg_Position_and_Value>
		MPU6050_Write(CONFIG,MPU6050->Reg_Bits_Value.value,1);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	7a5b      	ldrb	r3, [r3, #9]
 8002068:	2201      	movs	r2, #1
 800206a:	4619      	mov	r1, r3
 800206c:	201a      	movs	r0, #26
 800206e:	f7fe ff81 	bl	8000f74 <MPU6050_Write>

		/***********GYROSCOPE CONFIGURATION REGISTER CONFIGURATE*************/

		MPU6050->GYRO_CONFIG_Reg.FS_SEL=FS_SEL_250;
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	79d3      	ldrb	r3, [r2, #7]
 8002076:	f36f 03c4 	bfc	r3, #3, #2
 800207a:	71d3      	strb	r3, [r2, #7]
		MPU6050->GYRO_CONFIG_Reg.ZG_ST=0;
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	79d3      	ldrb	r3, [r2, #7]
 8002080:	f36f 1345 	bfc	r3, #5, #1
 8002084:	71d3      	strb	r3, [r2, #7]
		MPU6050->GYRO_CONFIG_Reg.YG_ST=0;
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	79d3      	ldrb	r3, [r2, #7]
 800208a:	f36f 1386 	bfc	r3, #6, #1
 800208e:	71d3      	strb	r3, [r2, #7]
		MPU6050->GYRO_CONFIG_Reg.XG_ST=0;
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	79d3      	ldrb	r3, [r2, #7]
 8002094:	f36f 13c7 	bfc	r3, #7, #1
 8002098:	71d3      	strb	r3, [r2, #7]
		Set_Reg_Position_and_Value(MPU6050,GYRO_CONFIG);
 800209a:	211b      	movs	r1, #27
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f7fe ffeb 	bl	8001078 <Set_Reg_Position_and_Value>
		MPU6050_Write(GYRO_CONFIG,MPU6050->Reg_Bits_Value.value,1);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	7a5b      	ldrb	r3, [r3, #9]
 80020a6:	2201      	movs	r2, #1
 80020a8:	4619      	mov	r1, r3
 80020aa:	201b      	movs	r0, #27
 80020ac:	f7fe ff62 	bl	8000f74 <MPU6050_Write>


		/***********ACCELEROMETER CONFIGURATION REGISTER CONFIGURATE*************/

		MPU6050->ACCEL_CONFIG_Reg.AFS_SEL=AFS_SEL_2_g;
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	7a13      	ldrb	r3, [r2, #8]
 80020b4:	f36f 03c4 	bfc	r3, #3, #2
 80020b8:	7213      	strb	r3, [r2, #8]
		MPU6050->ACCEL_CONFIG_Reg.ZA_ST=0;
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	7a13      	ldrb	r3, [r2, #8]
 80020be:	f36f 1345 	bfc	r3, #5, #1
 80020c2:	7213      	strb	r3, [r2, #8]
		MPU6050->ACCEL_CONFIG_Reg.YA_ST=0;
 80020c4:	687a      	ldr	r2, [r7, #4]
 80020c6:	7a13      	ldrb	r3, [r2, #8]
 80020c8:	f36f 1386 	bfc	r3, #6, #1
 80020cc:	7213      	strb	r3, [r2, #8]
		MPU6050->ACCEL_CONFIG_Reg.XA_ST=0;
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	7a13      	ldrb	r3, [r2, #8]
 80020d2:	f36f 13c7 	bfc	r3, #7, #1
 80020d6:	7213      	strb	r3, [r2, #8]
		Set_Reg_Position_and_Value(MPU6050,ACCEL_CONFIG);
 80020d8:	211c      	movs	r1, #28
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f7fe ffcc 	bl	8001078 <Set_Reg_Position_and_Value>
		MPU6050_Write(ACCEL_CONFIG,MPU6050->Reg_Bits_Value.value,1);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	7a5b      	ldrb	r3, [r3, #9]
 80020e4:	2201      	movs	r2, #1
 80020e6:	4619      	mov	r1, r3
 80020e8:	201c      	movs	r0, #28
 80020ea:	f7fe ff43 	bl	8000f74 <MPU6050_Write>
		else{

			//write error such as not match device id
		}

}
 80020ee:	bf00      	nop
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
	...

080020f8 <AccelRead>:


void AccelRead(s_DEVICE *MPU6050){
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]

	int16_t Ax,Ay,Az;
	uint8_t Afs_Sel;
	float Sensivity;
	//READ ACCELEROMETER X AXES RAW VALUE
	MPU6050_Read(ACCEL_XOUT_H,&MPU6050->Accel_Out_Value.ACCEL_XOUT_RAW_H,2);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	3344      	adds	r3, #68	; 0x44
 8002104:	2202      	movs	r2, #2
 8002106:	4619      	mov	r1, r3
 8002108:	203b      	movs	r0, #59	; 0x3b
 800210a:	f7fe ff51 	bl	8000fb0 <MPU6050_Read>

	//READ ACCELEROMETER Y AXES RAW VALUE
	MPU6050_Read(ACCEL_YOUT_H,&MPU6050->Accel_Out_Value.ACCEL_YOUT_RAW_H,2);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	3346      	adds	r3, #70	; 0x46
 8002112:	2202      	movs	r2, #2
 8002114:	4619      	mov	r1, r3
 8002116:	203d      	movs	r0, #61	; 0x3d
 8002118:	f7fe ff4a 	bl	8000fb0 <MPU6050_Read>

	//READ ACCELEROMETER Z AXES RAW VALUE
	MPU6050_Read(ACCEL_ZOUT_H,&MPU6050->Accel_Out_Value.ACCEL_ZOUT_RAW_H,2);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	3348      	adds	r3, #72	; 0x48
 8002120:	2202      	movs	r2, #2
 8002122:	4619      	mov	r1, r3
 8002124:	203f      	movs	r0, #63	; 0x3f
 8002126:	f7fe ff43 	bl	8000fb0 <MPU6050_Read>

	//GET ACCEL X AXES OUT for COMBINE ACCEL X AXES RAW VALUES
	Ax=((int16_t)MPU6050->Accel_Out_Value.ACCEL_XOUT_RAW_H<<8)|MPU6050->Accel_Out_Value.ACCEL_XOUT_RAW_L;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002130:	021b      	lsls	r3, r3, #8
 8002132:	b21a      	sxth	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800213a:	b21b      	sxth	r3, r3
 800213c:	4313      	orrs	r3, r2
 800213e:	827b      	strh	r3, [r7, #18]

	//GET ACCEL Y AXES OUT for COMBINE ACCEL Y AXES RAW VALUES
	Ay=((int16_t)MPU6050->Accel_Out_Value.ACCEL_YOUT_RAW_H<<8)|MPU6050->Accel_Out_Value.ACCEL_YOUT_RAW_L;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8002146:	021b      	lsls	r3, r3, #8
 8002148:	b21a      	sxth	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8002150:	b21b      	sxth	r3, r3
 8002152:	4313      	orrs	r3, r2
 8002154:	823b      	strh	r3, [r7, #16]

	//GET ACCEL Z AXES OUT for COMBINE ACCEL Z AXES RAW VALUES
	Az=((int16_t)MPU6050->Accel_Out_Value.ACCEL_ZOUT_RAW_H<<8)|MPU6050->Accel_Out_Value.ACCEL_ZOUT_RAW_L;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800215c:	021b      	lsls	r3, r3, #8
 800215e:	b21a      	sxth	r2, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8002166:	b21b      	sxth	r3, r3
 8002168:	4313      	orrs	r3, r2
 800216a:	81fb      	strh	r3, [r7, #14]


	//Get full scale range of accelerometer
	MPU6050_Read(ACCEL_CONFIG,&Afs_Sel,1);
 800216c:	f107 030d 	add.w	r3, r7, #13
 8002170:	2201      	movs	r2, #1
 8002172:	4619      	mov	r1, r3
 8002174:	201c      	movs	r0, #28
 8002176:	f7fe ff1b 	bl	8000fb0 <MPU6050_Read>
	Afs_Sel=(Afs_Sel>>3)&0x03;
 800217a:	7b7b      	ldrb	r3, [r7, #13]
 800217c:	08db      	lsrs	r3, r3, #3
 800217e:	b2db      	uxtb	r3, r3
 8002180:	f003 0303 	and.w	r3, r3, #3
 8002184:	b2db      	uxtb	r3, r3
 8002186:	737b      	strb	r3, [r7, #13]
	switch(Afs_Sel){
 8002188:	7b7b      	ldrb	r3, [r7, #13]
 800218a:	2b03      	cmp	r3, #3
 800218c:	d816      	bhi.n	80021bc <AccelRead+0xc4>
 800218e:	a201      	add	r2, pc, #4	; (adr r2, 8002194 <AccelRead+0x9c>)
 8002190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002194:	080021a5 	.word	0x080021a5
 8002198:	080021ab 	.word	0x080021ab
 800219c:	080021b1 	.word	0x080021b1
 80021a0:	080021b7 	.word	0x080021b7

	case 0:
		Sensivity=32750/2;
 80021a4:	4b22      	ldr	r3, [pc, #136]	; (8002230 <AccelRead+0x138>)
 80021a6:	617b      	str	r3, [r7, #20]
		break;
 80021a8:	e008      	b.n	80021bc <AccelRead+0xc4>
	case 1:
		Sensivity=32750/4;
 80021aa:	4b22      	ldr	r3, [pc, #136]	; (8002234 <AccelRead+0x13c>)
 80021ac:	617b      	str	r3, [r7, #20]
		break;
 80021ae:	e005      	b.n	80021bc <AccelRead+0xc4>
	case 2:
		Sensivity=32750/8;
 80021b0:	4b21      	ldr	r3, [pc, #132]	; (8002238 <AccelRead+0x140>)
 80021b2:	617b      	str	r3, [r7, #20]
		break;
 80021b4:	e002      	b.n	80021bc <AccelRead+0xc4>
	case 3:
		Sensivity=32750/16;
 80021b6:	4b21      	ldr	r3, [pc, #132]	; (800223c <AccelRead+0x144>)
 80021b8:	617b      	str	r3, [r7, #20]
		break;
 80021ba:	bf00      	nop

	}


	MPU6050->Accel_Out_Value.Accel_Xout=((float)Ax/Sensivity)-MPU6050->Accelerometer_Bias[0];
 80021bc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80021c0:	ee07 3a90 	vmov	s15, r3
 80021c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80021c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80021cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80021d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
	MPU6050->Accel_Out_Value.Accel_Yout=((float)Ay/Sensivity)-MPU6050->Accelerometer_Bias[1];
 80021e0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80021e4:	ee07 3a90 	vmov	s15, r3
 80021e8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80021ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80021f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80021fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	MPU6050->Accel_Out_Value.Accel_Zout=((float)Az/Sensivity)-MPU6050->Accelerometer_Bias[2];
 8002204:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002208:	ee07 3a90 	vmov	s15, r3
 800220c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002210:	edd7 7a05 	vldr	s15, [r7, #20]
 8002214:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800221e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54


}
 8002228:	bf00      	nop
 800222a:	3718      	adds	r7, #24
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	467fdc00 	.word	0x467fdc00
 8002234:	45ffd800 	.word	0x45ffd800
 8002238:	457fd000 	.word	0x457fd000
 800223c:	44ffc000 	.word	0x44ffc000

08002240 <GyroRead>:

void GyroRead(s_DEVICE *MPU6050){
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
	int16_t Gx,Gy,Gz;
	uint8_t FS_Sel;
	float Sensivity;

	//READ GYROSCOPE X AXES RAW VALUE
	MPU6050_Read(GYRO_XOUT_H,&MPU6050->Gyro_Out_Value.GYRO_XOUT_RAW_H,2);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	3360      	adds	r3, #96	; 0x60
 800224c:	2202      	movs	r2, #2
 800224e:	4619      	mov	r1, r3
 8002250:	2043      	movs	r0, #67	; 0x43
 8002252:	f7fe fead 	bl	8000fb0 <MPU6050_Read>
	//READ GYROSCOPE Y AXES RAW VALUE
	MPU6050_Read(GYRO_YOUT_H,&MPU6050->Gyro_Out_Value.GYRO_YOUT_RAW_H,2);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	3362      	adds	r3, #98	; 0x62
 800225a:	2202      	movs	r2, #2
 800225c:	4619      	mov	r1, r3
 800225e:	2045      	movs	r0, #69	; 0x45
 8002260:	f7fe fea6 	bl	8000fb0 <MPU6050_Read>
	//READ GYROSCOPE Z AXES RAW VALUE
	MPU6050_Read(GYRO_ZOUT_H,&MPU6050->Gyro_Out_Value.GYRO_ZOUT_RAW_H,2);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	3364      	adds	r3, #100	; 0x64
 8002268:	2202      	movs	r2, #2
 800226a:	4619      	mov	r1, r3
 800226c:	2047      	movs	r0, #71	; 0x47
 800226e:	f7fe fe9f 	bl	8000fb0 <MPU6050_Read>

	//GET GYRO X AXES OUT for COMBINE GYRO X AXES RAW VALUES
	Gx=((int16_t)MPU6050->Gyro_Out_Value.GYRO_XOUT_RAW_H<<8)|MPU6050->Gyro_Out_Value.GYRO_XOUT_RAW_L;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8002278:	021b      	lsls	r3, r3, #8
 800227a:	b21a      	sxth	r2, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8002282:	b21b      	sxth	r3, r3
 8002284:	4313      	orrs	r3, r2
 8002286:	827b      	strh	r3, [r7, #18]
	//GET GYRO Y AXES OUT for COMBINE GYRO Y AXES RAW VALUES
    Gy=((int16_t)MPU6050->Gyro_Out_Value.GYRO_YOUT_RAW_H<<8)|MPU6050->Gyro_Out_Value.GYRO_YOUT_RAW_L;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800228e:	021b      	lsls	r3, r3, #8
 8002290:	b21a      	sxth	r2, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f893 3063 	ldrb.w	r3, [r3, #99]	; 0x63
 8002298:	b21b      	sxth	r3, r3
 800229a:	4313      	orrs	r3, r2
 800229c:	823b      	strh	r3, [r7, #16]
    //GET GYRO Z AXES OUT for COMBINE GYRO Z AXES RAW VALUES
    Gz=((int16_t)MPU6050->Gyro_Out_Value.GYRO_ZOUT_RAW_H<<8)|MPU6050->Gyro_Out_Value.GYRO_ZOUT_RAW_L;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80022a4:	021b      	lsls	r3, r3, #8
 80022a6:	b21a      	sxth	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
 80022ae:	b21b      	sxth	r3, r3
 80022b0:	4313      	orrs	r3, r2
 80022b2:	81fb      	strh	r3, [r7, #14]


    MPU6050_Read(GYRO_CONFIG,&FS_Sel,1);
 80022b4:	f107 030d 	add.w	r3, r7, #13
 80022b8:	2201      	movs	r2, #1
 80022ba:	4619      	mov	r1, r3
 80022bc:	201b      	movs	r0, #27
 80022be:	f7fe fe77 	bl	8000fb0 <MPU6050_Read>
    FS_Sel=(FS_Sel>>3)&0x03;
 80022c2:	7b7b      	ldrb	r3, [r7, #13]
 80022c4:	08db      	lsrs	r3, r3, #3
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	f003 0303 	and.w	r3, r3, #3
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	737b      	strb	r3, [r7, #13]
    switch(FS_Sel){
 80022d0:	7b7b      	ldrb	r3, [r7, #13]
 80022d2:	2b03      	cmp	r3, #3
 80022d4:	d818      	bhi.n	8002308 <GyroRead+0xc8>
 80022d6:	a201      	add	r2, pc, #4	; (adr r2, 80022dc <GyroRead+0x9c>)
 80022d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022dc:	080022ed 	.word	0x080022ed
 80022e0:	080022f3 	.word	0x080022f3
 80022e4:	080022f9 	.word	0x080022f9
 80022e8:	08002301 	.word	0x08002301

    case 0:
    	Sensivity=32750/250;
 80022ec:	4b23      	ldr	r3, [pc, #140]	; (800237c <GyroRead+0x13c>)
 80022ee:	617b      	str	r3, [r7, #20]
    	break;
 80022f0:	e00a      	b.n	8002308 <GyroRead+0xc8>
    case 1:
    	Sensivity=32750/500;
 80022f2:	4b23      	ldr	r3, [pc, #140]	; (8002380 <GyroRead+0x140>)
 80022f4:	617b      	str	r3, [r7, #20]
    	break;
 80022f6:	e007      	b.n	8002308 <GyroRead+0xc8>
    case 2:
    	Sensivity=32750/1000;
 80022f8:	f04f 4384 	mov.w	r3, #1107296256	; 0x42000000
 80022fc:	617b      	str	r3, [r7, #20]
    	break;
 80022fe:	e003      	b.n	8002308 <GyroRead+0xc8>
    case 3:
    	Sensivity=32750/2000;
 8002300:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8002304:	617b      	str	r3, [r7, #20]
    	break;
 8002306:	bf00      	nop
    }

    MPU6050->Gyro_Out_Value.GYRO_XOUT=((float)Gx/Sensivity)-MPU6050->Gyroscope_Bias[0];
 8002308:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800230c:	ee07 3a90 	vmov	s15, r3
 8002310:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002314:	edd7 7a05 	vldr	s15, [r7, #20]
 8002318:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002322:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
    MPU6050->Gyro_Out_Value.GYRO_YOUT=((float)Gy/Sensivity)-MPU6050->Gyroscope_Bias[1];
 800232c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002330:	ee07 3a90 	vmov	s15, r3
 8002334:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002338:	edd7 7a05 	vldr	s15, [r7, #20]
 800233c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002346:	ee77 7a67 	vsub.f32	s15, s14, s15
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
    MPU6050->Gyro_Out_Value.GYRO_ZOUT=((float)Gz/Sensivity)-MPU6050->Gyroscope_Bias[2];
 8002350:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002354:	ee07 3a90 	vmov	s15, r3
 8002358:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800235c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002360:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800236a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70

}
 8002374:	bf00      	nop
 8002376:	3718      	adds	r7, #24
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	43030000 	.word	0x43030000
 8002380:	42820000 	.word	0x42820000
 8002384:	00000000 	.word	0x00000000

08002388 <TemperatureRead>:


void TemperatureRead(s_DEVICE *MPU6050){
 8002388:	b590      	push	{r4, r7, lr}
 800238a:	b085      	sub	sp, #20
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]

	int16_t TempCount;

	//READ TEMPERATURE RAW VALUE
	MPU6050_Read(TEMP_OUT_H,&MPU6050->Temp_Out_Value.TEMP_XOUT_RAW_H,2);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	3358      	adds	r3, #88	; 0x58
 8002394:	2202      	movs	r2, #2
 8002396:	4619      	mov	r1, r3
 8002398:	2041      	movs	r0, #65	; 0x41
 800239a:	f7fe fe09 	bl	8000fb0 <MPU6050_Read>
	//GET TEMPERATURE OUT for COMBINE TEMPERATURE RAW VALUES
	TempCount=((int16_t)MPU6050->Temp_Out_Value.TEMP_XOUT_RAW_H<<8)|MPU6050->Temp_Out_Value.TEMP_XOUT_RAW_L;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80023a4:	021b      	lsls	r3, r3, #8
 80023a6:	b21a      	sxth	r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80023ae:	b21b      	sxth	r3, r3
 80023b0:	4313      	orrs	r3, r2
 80023b2:	81fb      	strh	r3, [r7, #14]

	MPU6050->Temp_Out_Value.Temperature_Value=((float)TempCount/340)+36.53;
 80023b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80023b8:	ee07 3a90 	vmov	s15, r3
 80023bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023c0:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8002400 <TemperatureRead+0x78>
 80023c4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80023c8:	ee16 0a90 	vmov	r0, s13
 80023cc:	f7fe f860 	bl	8000490 <__aeabi_f2d>
 80023d0:	a309      	add	r3, pc, #36	; (adr r3, 80023f8 <TemperatureRead+0x70>)
 80023d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023d6:	f7fd fefd 	bl	80001d4 <__adddf3>
 80023da:	4603      	mov	r3, r0
 80023dc:	460c      	mov	r4, r1
 80023de:	4618      	mov	r0, r3
 80023e0:	4621      	mov	r1, r4
 80023e2:	f7fe fb59 	bl	8000a98 <__aeabi_d2f>
 80023e6:	4602      	mov	r2, r0
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	65da      	str	r2, [r3, #92]	; 0x5c


}
 80023ec:	bf00      	nop
 80023ee:	3714      	adds	r7, #20
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd90      	pop	{r4, r7, pc}
 80023f4:	f3af 8000 	nop.w
 80023f8:	0a3d70a4 	.word	0x0a3d70a4
 80023fc:	404243d7 	.word	0x404243d7
 8002400:	43aa0000 	.word	0x43aa0000

08002404 <RccConfig>:
 *      Author: mehme
 */

#include "RccConfig.h"

void RccConfig(){
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0


	RCC->CR |=(1<<16); //HSE ENABLE
 8002408:	4a43      	ldr	r2, [pc, #268]	; (8002518 <RccConfig+0x114>)
 800240a:	4b43      	ldr	r3, [pc, #268]	; (8002518 <RccConfig+0x114>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002412:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & (1<<17)));//CHECK HSE READY
 8002414:	bf00      	nop
 8002416:	4b40      	ldr	r3, [pc, #256]	; (8002518 <RccConfig+0x114>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d0f9      	beq.n	8002416 <RccConfig+0x12>

	RCC->APB1ENR |=(1<<28);//INTERFACE POWER ENABLE
 8002422:	4a3d      	ldr	r2, [pc, #244]	; (8002518 <RccConfig+0x114>)
 8002424:	4b3c      	ldr	r3, [pc, #240]	; (8002518 <RccConfig+0x114>)
 8002426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002428:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800242c:	6413      	str	r3, [r2, #64]	; 0x40
	PWR->CR |=(3<<14);     //SET SCALE 1 MODE for MAIN VOLTAGE REGULATOR OUTPUT VOLTAGE
 800242e:	4a3b      	ldr	r2, [pc, #236]	; (800251c <RccConfig+0x118>)
 8002430:	4b3a      	ldr	r3, [pc, #232]	; (800251c <RccConfig+0x118>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002438:	6013      	str	r3, [r2, #0]

	RCC->CFGR &=~(1<<4); //AHB1 CLOCK BUS LINE NOT DIVIDED
 800243a:	4a37      	ldr	r2, [pc, #220]	; (8002518 <RccConfig+0x114>)
 800243c:	4b36      	ldr	r3, [pc, #216]	; (8002518 <RccConfig+0x114>)
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	f023 0310 	bic.w	r3, r3, #16
 8002444:	6093      	str	r3, [r2, #8]
	RCC->CFGR |=(5<<10); //APB1 CLOCK BUS LINE DIVIDED BY FOUR
 8002446:	4a34      	ldr	r2, [pc, #208]	; (8002518 <RccConfig+0x114>)
 8002448:	4b33      	ldr	r3, [pc, #204]	; (8002518 <RccConfig+0x114>)
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8002450:	6093      	str	r3, [r2, #8]
	RCC->CFGR |=(4<<13); //APB2 CLOCK BUS KINE DIVEDED BY TWO
 8002452:	4a31      	ldr	r2, [pc, #196]	; (8002518 <RccConfig+0x114>)
 8002454:	4b30      	ldr	r3, [pc, #192]	; (8002518 <RccConfig+0x114>)
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800245c:	6093      	str	r3, [r2, #8]

	RCC->PLLCFGR =0; //RESET RCC_PLLCFGR REGISTER
 800245e:	4b2e      	ldr	r3, [pc, #184]	; (8002518 <RccConfig+0x114>)
 8002460:	2200      	movs	r2, #0
 8002462:	605a      	str	r2, [r3, #4]
	RCC->PLLCFGR |=(4<<0);    //SET PLL M VALUE
 8002464:	4a2c      	ldr	r2, [pc, #176]	; (8002518 <RccConfig+0x114>)
 8002466:	4b2c      	ldr	r3, [pc, #176]	; (8002518 <RccConfig+0x114>)
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	f043 0304 	orr.w	r3, r3, #4
 800246e:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |=(168<<6);  //SET PLL N VALUE
 8002470:	4a29      	ldr	r2, [pc, #164]	; (8002518 <RccConfig+0x114>)
 8002472:	4b29      	ldr	r3, [pc, #164]	; (8002518 <RccConfig+0x114>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f443 5328 	orr.w	r3, r3, #10752	; 0x2a00
 800247a:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR &=~(1<<16);  //SET PLL P VALUE
 800247c:	4a26      	ldr	r2, [pc, #152]	; (8002518 <RccConfig+0x114>)
 800247e:	4b26      	ldr	r3, [pc, #152]	; (8002518 <RccConfig+0x114>)
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002486:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |=(4<<24);   //SET PLL Q VALUE
 8002488:	4a23      	ldr	r2, [pc, #140]	; (8002518 <RccConfig+0x114>)
 800248a:	4b23      	ldr	r3, [pc, #140]	; (8002518 <RccConfig+0x114>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002492:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |=(1<<22);	  //PLL CLOCK SOURCE SELECTED AS HSE
 8002494:	4a20      	ldr	r2, [pc, #128]	; (8002518 <RccConfig+0x114>)
 8002496:	4b20      	ldr	r3, [pc, #128]	; (8002518 <RccConfig+0x114>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800249e:	6053      	str	r3, [r2, #4]

	RCC->CR |=(1<<24); //PLL ENABLE
 80024a0:	4a1d      	ldr	r2, [pc, #116]	; (8002518 <RccConfig+0x114>)
 80024a2:	4b1d      	ldr	r3, [pc, #116]	; (8002518 <RccConfig+0x114>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80024aa:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & (1<<25))); //CHECK PLL READY
 80024ac:	bf00      	nop
 80024ae:	4b1a      	ldr	r3, [pc, #104]	; (8002518 <RccConfig+0x114>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d0f9      	beq.n	80024ae <RccConfig+0xaa>


	FLASH->ACR |=(1<<9);   //INSTRUCTION CACHE ENABLE
 80024ba:	4a19      	ldr	r2, [pc, #100]	; (8002520 <RccConfig+0x11c>)
 80024bc:	4b18      	ldr	r3, [pc, #96]	; (8002520 <RccConfig+0x11c>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024c4:	6013      	str	r3, [r2, #0]
	FLASH->ACR |=(1<<10);  //DATA CACHE ENABLE
 80024c6:	4a16      	ldr	r2, [pc, #88]	; (8002520 <RccConfig+0x11c>)
 80024c8:	4b15      	ldr	r3, [pc, #84]	; (8002520 <RccConfig+0x11c>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024d0:	6013      	str	r3, [r2, #0]
	FLASH->ACR |=(5<<0);   //These bits represent the ratio of the CPU clock period to the
 80024d2:	4a13      	ldr	r2, [pc, #76]	; (8002520 <RccConfig+0x11c>)
 80024d4:	4b12      	ldr	r3, [pc, #72]	; (8002520 <RccConfig+0x11c>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f043 0305 	orr.w	r3, r3, #5
 80024dc:	6013      	str	r3, [r2, #0]
						   //Flash memory access time.


	RCC->CFGR &=(uint32_t)((uint32_t)~(0x00000003));
 80024de:	4a0e      	ldr	r2, [pc, #56]	; (8002518 <RccConfig+0x114>)
 80024e0:	4b0d      	ldr	r3, [pc, #52]	; (8002518 <RccConfig+0x114>)
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	f023 0303 	bic.w	r3, r3, #3
 80024e8:	6093      	str	r3, [r2, #8]
	RCC->CFGR |=(2<<0);    //PLL SOURCE SWTCHED SYSTEM CLOCK
 80024ea:	4a0b      	ldr	r2, [pc, #44]	; (8002518 <RccConfig+0x114>)
 80024ec:	4b0a      	ldr	r3, [pc, #40]	; (8002518 <RccConfig+0x114>)
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	f043 0302 	orr.w	r3, r3, #2
 80024f4:	6093      	str	r3, [r2, #8]
	while (!(RCC->CFGR & (2<<2)));
 80024f6:	bf00      	nop
 80024f8:	4b07      	ldr	r3, [pc, #28]	; (8002518 <RccConfig+0x114>)
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	f003 0308 	and.w	r3, r3, #8
 8002500:	2b00      	cmp	r3, #0
 8002502:	d0f9      	beq.n	80024f8 <RccConfig+0xf4>

	SystemCoreClockUpdate();
 8002504:	f000 fae4 	bl	8002ad0 <SystemCoreClockUpdate>

	RCC->CIR |= 0x00800000;					// CSS Flag clear
 8002508:	4a03      	ldr	r2, [pc, #12]	; (8002518 <RccConfig+0x114>)
 800250a:	4b03      	ldr	r3, [pc, #12]	; (8002518 <RccConfig+0x114>)
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002512:	60d3      	str	r3, [r2, #12]

}
 8002514:	bf00      	nop
 8002516:	bd80      	pop	{r7, pc}
 8002518:	40023800 	.word	0x40023800
 800251c:	40007000 	.word	0x40007000
 8002520:	40023c00 	.word	0x40023c00

08002524 <Timer7Config>:
 */


#include "TimerConfig.h"

void Timer7Config(void){
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0


	RCC->APB1ENR |=(1<<5);       //TIMER7 clock bus enable
 8002528:	4a10      	ldr	r2, [pc, #64]	; (800256c <Timer7Config+0x48>)
 800252a:	4b10      	ldr	r3, [pc, #64]	; (800256c <Timer7Config+0x48>)
 800252c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252e:	f043 0320 	orr.w	r3, r3, #32
 8002532:	6413      	str	r3, [r2, #64]	; 0x40

	TIM7->PSC =41;               //42MHZ/41+1 = 1us -->> errorrr
 8002534:	4b0e      	ldr	r3, [pc, #56]	; (8002570 <Timer7Config+0x4c>)
 8002536:	2229      	movs	r2, #41	; 0x29
 8002538:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM7->ARR=0XFFFF;            //MAX ARR VALUE
 800253a:	4b0d      	ldr	r3, [pc, #52]	; (8002570 <Timer7Config+0x4c>)
 800253c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002540:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM7->CR1 |=(1<<0);          //TIMER7 ENABLE
 8002542:	4a0b      	ldr	r2, [pc, #44]	; (8002570 <Timer7Config+0x4c>)
 8002544:	4b0a      	ldr	r3, [pc, #40]	; (8002570 <Timer7Config+0x4c>)
 8002546:	881b      	ldrh	r3, [r3, #0]
 8002548:	b29b      	uxth	r3, r3
 800254a:	f043 0301 	orr.w	r3, r3, #1
 800254e:	b29b      	uxth	r3, r3
 8002550:	8013      	strh	r3, [r2, #0]
	while(!(TIM7->SR &(1<<0)));	 //TO CHECK TIMER7 EVENT FLAG
 8002552:	bf00      	nop
 8002554:	4b06      	ldr	r3, [pc, #24]	; (8002570 <Timer7Config+0x4c>)
 8002556:	8a1b      	ldrh	r3, [r3, #16]
 8002558:	b29b      	uxth	r3, r3
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	2b00      	cmp	r3, #0
 8002560:	d0f8      	beq.n	8002554 <Timer7Config+0x30>

}
 8002562:	bf00      	nop
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr
 800256c:	40023800 	.word	0x40023800
 8002570:	40001400 	.word	0x40001400

08002574 <Delay_us>:

void Delay_us(uint16_t us){
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	4603      	mov	r3, r0
 800257c:	80fb      	strh	r3, [r7, #6]

	TIM7->CNT=0x0000;
 800257e:	4b07      	ldr	r3, [pc, #28]	; (800259c <Delay_us+0x28>)
 8002580:	2200      	movs	r2, #0
 8002582:	625a      	str	r2, [r3, #36]	; 0x24
	while(TIM7->CNT<us);
 8002584:	bf00      	nop
 8002586:	4b05      	ldr	r3, [pc, #20]	; (800259c <Delay_us+0x28>)
 8002588:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800258a:	88fb      	ldrh	r3, [r7, #6]
 800258c:	429a      	cmp	r2, r3
 800258e:	d3fa      	bcc.n	8002586 <Delay_us+0x12>
}
 8002590:	bf00      	nop
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr
 800259c:	40001400 	.word	0x40001400

080025a0 <Delay_ms>:
void Delay_ms(uint16_t ms){
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	4603      	mov	r3, r0
 80025a8:	80fb      	strh	r3, [r7, #6]


	for(int i=0;i<=ms;i++){
 80025aa:	2300      	movs	r3, #0
 80025ac:	60fb      	str	r3, [r7, #12]
 80025ae:	e006      	b.n	80025be <Delay_ms+0x1e>

		Delay_us(1000);
 80025b0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80025b4:	f7ff ffde 	bl	8002574 <Delay_us>
	for(int i=0;i<=ms;i++){
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	3301      	adds	r3, #1
 80025bc:	60fb      	str	r3, [r7, #12]
 80025be:	88fa      	ldrh	r2, [r7, #6]
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	daf4      	bge.n	80025b0 <Delay_ms+0x10>

	}
}
 80025c6:	bf00      	nop
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
	...

080025d0 <i2cConfig>:

#include "i2cConfig.h"
#include "TimerConfig.h"
void i2cConfig(){
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0

	RCC->APB1ENR |=(1<<21); //ENABLE CLOCK BUS of I2C1
 80025d4:	4a20      	ldr	r2, [pc, #128]	; (8002658 <i2cConfig+0x88>)
 80025d6:	4b20      	ldr	r3, [pc, #128]	; (8002658 <i2cConfig+0x88>)
 80025d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80025de:	6413      	str	r3, [r2, #64]	; 0x40

	//RESET I2C
	I2C1->CR1 |=(1<<15);
 80025e0:	4a1e      	ldr	r2, [pc, #120]	; (800265c <i2cConfig+0x8c>)
 80025e2:	4b1e      	ldr	r3, [pc, #120]	; (800265c <i2cConfig+0x8c>)
 80025e4:	881b      	ldrh	r3, [r3, #0]
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80025ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	8013      	strh	r3, [r2, #0]
	I2C1->CR1 &=~(1<<15);
 80025f4:	4a19      	ldr	r2, [pc, #100]	; (800265c <i2cConfig+0x8c>)
 80025f6:	4b19      	ldr	r3, [pc, #100]	; (800265c <i2cConfig+0x8c>)
 80025f8:	881b      	ldrh	r3, [r3, #0]
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002600:	b29b      	uxth	r3, r3
 8002602:	8013      	strh	r3, [r2, #0]


	I2C1->CR2 =0x2A;        //SET PERIPHERAL CLOCK FREQUENCY(DETERMINED BY USED CLOCK BUS->APB1)
 8002604:	4b15      	ldr	r3, [pc, #84]	; (800265c <i2cConfig+0x8c>)
 8002606:	222a      	movs	r2, #42	; 0x2a
 8002608:	809a      	strh	r2, [r3, #4]
	//FOR FAST MODE
	I2C1->CCR |=(1<<15);    //I2C MASTER MODE SELECTED AS FM MODE
 800260a:	4a14      	ldr	r2, [pc, #80]	; (800265c <i2cConfig+0x8c>)
 800260c:	4b13      	ldr	r3, [pc, #76]	; (800265c <i2cConfig+0x8c>)
 800260e:	8b9b      	ldrh	r3, [r3, #28]
 8002610:	b29b      	uxth	r3, r3
 8002612:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002616:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800261a:	b29b      	uxth	r3, r3
 800261c:	8393      	strh	r3, [r2, #28]
	I2C1->CCR |=(38<<0);	//SET SCL CLOCK->TSCL=1/(400*10^3)->TSCL=2.5us THIGH=(9/25)(2.5us)->THIGH=0.9us
 800261e:	4a0f      	ldr	r2, [pc, #60]	; (800265c <i2cConfig+0x8c>)
 8002620:	4b0e      	ldr	r3, [pc, #56]	; (800265c <i2cConfig+0x8c>)
 8002622:	8b9b      	ldrh	r3, [r3, #28]
 8002624:	b29b      	uxth	r3, r3
 8002626:	f043 0326 	orr.w	r3, r3, #38	; 0x26
 800262a:	b29b      	uxth	r3, r3
 800262c:	8393      	strh	r3, [r2, #28]
	                        //CRR=THIGH/TPCLK=0.9us/23.8ns-> CCR=38 TPCLK=1/APB1->BECAUSE I2C LINE is on APB1 CLOCK BUS
	I2C1->TRISE |=(14<<0);  //TRISE=(TRISE/TPCLK)+1 WE DETERMINE TRISE ACCORDING TO SM OR FM MODE.TRISE VALUE SELECTED
 800262e:	4a0b      	ldr	r2, [pc, #44]	; (800265c <i2cConfig+0x8c>)
 8002630:	4b0a      	ldr	r3, [pc, #40]	; (800265c <i2cConfig+0x8c>)
 8002632:	8c1b      	ldrh	r3, [r3, #32]
 8002634:	b29b      	uxth	r3, r3
 8002636:	f043 030e 	orr.w	r3, r3, #14
 800263a:	b29b      	uxth	r3, r3
 800263c:	8413      	strh	r3, [r2, #32]
	//FOR STANDART MODE
	//I2C1->CCR |=(210<<0);
	//I2C1->TRISE |=(42<<0);

	//I2C1->FLTR =0;	    //NOT USE FILTER
	I2C1->CR1 |=(1<<0);		//ENABLE I2C
 800263e:	4a07      	ldr	r2, [pc, #28]	; (800265c <i2cConfig+0x8c>)
 8002640:	4b06      	ldr	r3, [pc, #24]	; (800265c <i2cConfig+0x8c>)
 8002642:	881b      	ldrh	r3, [r3, #0]
 8002644:	b29b      	uxth	r3, r3
 8002646:	f043 0301 	orr.w	r3, r3, #1
 800264a:	b29b      	uxth	r3, r3
 800264c:	8013      	strh	r3, [r2, #0]


}
 800264e:	bf00      	nop
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr
 8002658:	40023800 	.word	0x40023800
 800265c:	40005400 	.word	0x40005400

08002660 <i2cStart>:

void i2cStart(){
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0

	I2C1->CR1 |= (1<<10);//Enable the ACK Bit
 8002664:	4a0e      	ldr	r2, [pc, #56]	; (80026a0 <i2cStart+0x40>)
 8002666:	4b0e      	ldr	r3, [pc, #56]	; (80026a0 <i2cStart+0x40>)
 8002668:	881b      	ldrh	r3, [r3, #0]
 800266a:	b29b      	uxth	r3, r3
 800266c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002670:	b29b      	uxth	r3, r3
 8002672:	8013      	strh	r3, [r2, #0]
	I2C1->CR1 |=(1<<8);
 8002674:	4a0a      	ldr	r2, [pc, #40]	; (80026a0 <i2cStart+0x40>)
 8002676:	4b0a      	ldr	r3, [pc, #40]	; (80026a0 <i2cStart+0x40>)
 8002678:	881b      	ldrh	r3, [r3, #0]
 800267a:	b29b      	uxth	r3, r3
 800267c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002680:	b29b      	uxth	r3, r3
 8002682:	8013      	strh	r3, [r2, #0]
	while (!(I2C1->SR1 & (1<<0)));
 8002684:	bf00      	nop
 8002686:	4b06      	ldr	r3, [pc, #24]	; (80026a0 <i2cStart+0x40>)
 8002688:	8a9b      	ldrh	r3, [r3, #20]
 800268a:	b29b      	uxth	r3, r3
 800268c:	f003 0301 	and.w	r3, r3, #1
 8002690:	2b00      	cmp	r3, #0
 8002692:	d0f8      	beq.n	8002686 <i2cStart+0x26>

}
 8002694:	bf00      	nop
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	40005400 	.word	0x40005400

080026a4 <i2cStop>:

void i2cStop(){
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0

	I2C1->CR1 |=(1<<9);
 80026a8:	4a06      	ldr	r2, [pc, #24]	; (80026c4 <i2cStop+0x20>)
 80026aa:	4b06      	ldr	r3, [pc, #24]	; (80026c4 <i2cStop+0x20>)
 80026ac:	881b      	ldrh	r3, [r3, #0]
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026b4:	b29b      	uxth	r3, r3
 80026b6:	8013      	strh	r3, [r2, #0]

}
 80026b8:	bf00      	nop
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	40005400 	.word	0x40005400

080026c8 <i2cDeviceAdrTrans>:

void i2cDeviceAdrTrans(uint8_t Adr){
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	4603      	mov	r3, r0
 80026d0:	71fb      	strb	r3, [r7, #7]

	I2C1->DR =Adr;
 80026d2:	4b09      	ldr	r3, [pc, #36]	; (80026f8 <i2cDeviceAdrTrans+0x30>)
 80026d4:	79fa      	ldrb	r2, [r7, #7]
 80026d6:	b292      	uxth	r2, r2
 80026d8:	821a      	strh	r2, [r3, #16]
	while(!(I2C1->SR1 & (1<<1)));
 80026da:	bf00      	nop
 80026dc:	4b06      	ldr	r3, [pc, #24]	; (80026f8 <i2cDeviceAdrTrans+0x30>)
 80026de:	8a9b      	ldrh	r3, [r3, #20]
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d0f8      	beq.n	80026dc <i2cDeviceAdrTrans+0x14>

}
 80026ea:	bf00      	nop
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	40005400 	.word	0x40005400

080026fc <i2cRegAdrTrans>:

void i2cRegAdrTrans(uint8_t Reg){
 80026fc:	b480      	push	{r7}
 80026fe:	b085      	sub	sp, #20
 8002700:	af00      	add	r7, sp, #0
 8002702:	4603      	mov	r3, r0
 8002704:	71fb      	strb	r3, [r7, #7]

	uint8_t temp=I2C1->SR1 | I2C1->SR2; //Clear ADDR BIT
 8002706:	4b14      	ldr	r3, [pc, #80]	; (8002758 <i2cRegAdrTrans+0x5c>)
 8002708:	8a9b      	ldrh	r3, [r3, #20]
 800270a:	b29b      	uxth	r3, r3
 800270c:	b2da      	uxtb	r2, r3
 800270e:	4b12      	ldr	r3, [pc, #72]	; (8002758 <i2cRegAdrTrans+0x5c>)
 8002710:	8b1b      	ldrh	r3, [r3, #24]
 8002712:	b29b      	uxth	r3, r3
 8002714:	b2db      	uxtb	r3, r3
 8002716:	4313      	orrs	r3, r2
 8002718:	73fb      	strb	r3, [r7, #15]
	temp*=temp;
 800271a:	7bfa      	ldrb	r2, [r7, #15]
 800271c:	7bfb      	ldrb	r3, [r7, #15]
 800271e:	fb12 f303 	smulbb	r3, r2, r3
 8002722:	73fb      	strb	r3, [r7, #15]
	while(!(I2C1->SR1 & (1<<7))); //TO CHECK TXE-> EMPTY DATA REGISTER
 8002724:	bf00      	nop
 8002726:	4b0c      	ldr	r3, [pc, #48]	; (8002758 <i2cRegAdrTrans+0x5c>)
 8002728:	8a9b      	ldrh	r3, [r3, #20]
 800272a:	b29b      	uxth	r3, r3
 800272c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002730:	2b00      	cmp	r3, #0
 8002732:	d0f8      	beq.n	8002726 <i2cRegAdrTrans+0x2a>
	I2C1->DR=Reg;
 8002734:	4b08      	ldr	r3, [pc, #32]	; (8002758 <i2cRegAdrTrans+0x5c>)
 8002736:	79fa      	ldrb	r2, [r7, #7]
 8002738:	b292      	uxth	r2, r2
 800273a:	821a      	strh	r2, [r3, #16]
	while(!(I2C1->SR1 & (1<<2))); //TO CHECK BTF-> BYTE TRANSFER FINISHED
 800273c:	bf00      	nop
 800273e:	4b06      	ldr	r3, [pc, #24]	; (8002758 <i2cRegAdrTrans+0x5c>)
 8002740:	8a9b      	ldrh	r3, [r3, #20]
 8002742:	b29b      	uxth	r3, r3
 8002744:	f003 0304 	and.w	r3, r3, #4
 8002748:	2b00      	cmp	r3, #0
 800274a:	d0f8      	beq.n	800273e <i2cRegAdrTrans+0x42>
}
 800274c:	bf00      	nop
 800274e:	3714      	adds	r7, #20
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr
 8002758:	40005400 	.word	0x40005400

0800275c <i2cDataTrans>:

void i2cDataTrans(uint8_t *Data,uint8_t Size){
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	460b      	mov	r3, r1
 8002766:	70fb      	strb	r3, [r7, #3]

	while(Size){
 8002768:	e011      	b.n	800278e <i2cDataTrans+0x32>

		while(!(I2C1->SR1 & (1<<7)));        //TO CHECK TXE-> EMPTY DATA REGISTER
 800276a:	bf00      	nop
 800276c:	4b10      	ldr	r3, [pc, #64]	; (80027b0 <i2cDataTrans+0x54>)
 800276e:	8a9b      	ldrh	r3, [r3, #20]
 8002770:	b29b      	uxth	r3, r3
 8002772:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002776:	2b00      	cmp	r3, #0
 8002778:	d0f8      	beq.n	800276c <i2cDataTrans+0x10>
		I2C1->DR=(uint8_t)*Data++;
 800277a:	490d      	ldr	r1, [pc, #52]	; (80027b0 <i2cDataTrans+0x54>)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	1c5a      	adds	r2, r3, #1
 8002780:	607a      	str	r2, [r7, #4]
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	b29b      	uxth	r3, r3
 8002786:	820b      	strh	r3, [r1, #16]
		Size--;
 8002788:	78fb      	ldrb	r3, [r7, #3]
 800278a:	3b01      	subs	r3, #1
 800278c:	70fb      	strb	r3, [r7, #3]
	while(Size){
 800278e:	78fb      	ldrb	r3, [r7, #3]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d1ea      	bne.n	800276a <i2cDataTrans+0xe>

	}

	while(!(I2C1->SR1 & (1<<2)));            //TO CHECK BTF-> BYTE TRANSFER FINISHED
 8002794:	bf00      	nop
 8002796:	4b06      	ldr	r3, [pc, #24]	; (80027b0 <i2cDataTrans+0x54>)
 8002798:	8a9b      	ldrh	r3, [r3, #20]
 800279a:	b29b      	uxth	r3, r3
 800279c:	f003 0304 	and.w	r3, r3, #4
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d0f8      	beq.n	8002796 <i2cDataTrans+0x3a>

}
 80027a4:	bf00      	nop
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	40005400 	.word	0x40005400

080027b4 <i2cDataReceive>:

void i2cDataReceive(uint8_t Address,uint8_t *Buffer,uint8_t Size){
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	6039      	str	r1, [r7, #0]
 80027be:	71fb      	strb	r3, [r7, #7]
 80027c0:	4613      	mov	r3, r2
 80027c2:	71bb      	strb	r3, [r7, #6]

	uint8_t remaining,temp;
	temp*=0;
 80027c4:	2300      	movs	r3, #0
 80027c6:	73bb      	strb	r3, [r7, #14]
	remaining=Size;
 80027c8:	79bb      	ldrb	r3, [r7, #6]
 80027ca:	73fb      	strb	r3, [r7, #15]


	if(Size==1){
 80027cc:	79bb      	ldrb	r3, [r7, #6]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d133      	bne.n	800283a <i2cDataReceive+0x86>

		i2cDeviceAdrTrans(Address);
 80027d2:	79fb      	ldrb	r3, [r7, #7]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff ff77 	bl	80026c8 <i2cDeviceAdrTrans>
		while(!(I2C1->SR1 & (1<<1)));
 80027da:	bf00      	nop
 80027dc:	4b4d      	ldr	r3, [pc, #308]	; (8002914 <i2cDataReceive+0x160>)
 80027de:	8a9b      	ldrh	r3, [r3, #20]
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d0f8      	beq.n	80027dc <i2cDataReceive+0x28>
		I2C1->CR1 &=~(1<<10); //GENERATE NACK SIGNAL
 80027ea:	4a4a      	ldr	r2, [pc, #296]	; (8002914 <i2cDataReceive+0x160>)
 80027ec:	4b49      	ldr	r3, [pc, #292]	; (8002914 <i2cDataReceive+0x160>)
 80027ee:	881b      	ldrh	r3, [r3, #0]
 80027f0:	b29b      	uxth	r3, r3
 80027f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	8013      	strh	r3, [r2, #0]
		temp=(I2C1->SR1 | I2C1->SR2); //Clear ADDR BIT
 80027fa:	4b46      	ldr	r3, [pc, #280]	; (8002914 <i2cDataReceive+0x160>)
 80027fc:	8a9b      	ldrh	r3, [r3, #20]
 80027fe:	b29b      	uxth	r3, r3
 8002800:	b2da      	uxtb	r2, r3
 8002802:	4b44      	ldr	r3, [pc, #272]	; (8002914 <i2cDataReceive+0x160>)
 8002804:	8b1b      	ldrh	r3, [r3, #24]
 8002806:	b29b      	uxth	r3, r3
 8002808:	b2db      	uxtb	r3, r3
 800280a:	4313      	orrs	r3, r2
 800280c:	73bb      	strb	r3, [r7, #14]
		i2cStop();
 800280e:	f7ff ff49 	bl	80026a4 <i2cStop>
		while(!(I2C1->SR1 & (1<<6)));//CHECK DATA REGISTER NOT EMPTY
 8002812:	bf00      	nop
 8002814:	4b3f      	ldr	r3, [pc, #252]	; (8002914 <i2cDataReceive+0x160>)
 8002816:	8a9b      	ldrh	r3, [r3, #20]
 8002818:	b29b      	uxth	r3, r3
 800281a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800281e:	2b00      	cmp	r3, #0
 8002820:	d0f8      	beq.n	8002814 <i2cDataReceive+0x60>
		Buffer[Size-remaining]=I2C1->DR; //READ DATA REGISTER
 8002822:	79ba      	ldrb	r2, [r7, #6]
 8002824:	7bfb      	ldrb	r3, [r7, #15]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	461a      	mov	r2, r3
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	4413      	add	r3, r2
 800282e:	4a39      	ldr	r2, [pc, #228]	; (8002914 <i2cDataReceive+0x160>)
 8002830:	8a12      	ldrh	r2, [r2, #16]
 8002832:	b292      	uxth	r2, r2
 8002834:	b2d2      	uxtb	r2, r2
 8002836:	701a      	strb	r2, [r3, #0]
		remaining--;
		while(!(I2C1->SR1 & (1<<6)));    //CHECK DATA REGISTER NOT EMPTY
		Buffer[Size-remaining]=I2C1->DR; //READ DATA REGISTER

	}
}
 8002838:	e068      	b.n	800290c <i2cDataReceive+0x158>
		i2cDeviceAdrTrans(Address);
 800283a:	79fb      	ldrb	r3, [r7, #7]
 800283c:	4618      	mov	r0, r3
 800283e:	f7ff ff43 	bl	80026c8 <i2cDeviceAdrTrans>
		temp=I2C1->SR1 | I2C1->SR2; //Clear ADDR BIT
 8002842:	4b34      	ldr	r3, [pc, #208]	; (8002914 <i2cDataReceive+0x160>)
 8002844:	8a9b      	ldrh	r3, [r3, #20]
 8002846:	b29b      	uxth	r3, r3
 8002848:	b2da      	uxtb	r2, r3
 800284a:	4b32      	ldr	r3, [pc, #200]	; (8002914 <i2cDataReceive+0x160>)
 800284c:	8b1b      	ldrh	r3, [r3, #24]
 800284e:	b29b      	uxth	r3, r3
 8002850:	b2db      	uxtb	r3, r3
 8002852:	4313      	orrs	r3, r2
 8002854:	73bb      	strb	r3, [r7, #14]
		while(remaining>2){
 8002856:	e01d      	b.n	8002894 <i2cDataReceive+0xe0>
			while(!(I2C1->SR1 & (1<<6)));      //CHECK DATA REGISTER NOT EMPTY
 8002858:	bf00      	nop
 800285a:	4b2e      	ldr	r3, [pc, #184]	; (8002914 <i2cDataReceive+0x160>)
 800285c:	8a9b      	ldrh	r3, [r3, #20]
 800285e:	b29b      	uxth	r3, r3
 8002860:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002864:	2b00      	cmp	r3, #0
 8002866:	d0f8      	beq.n	800285a <i2cDataReceive+0xa6>
			Buffer[Size-remaining]=I2C1->DR;   //READ DATA REGISTER
 8002868:	79ba      	ldrb	r2, [r7, #6]
 800286a:	7bfb      	ldrb	r3, [r7, #15]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	461a      	mov	r2, r3
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	4413      	add	r3, r2
 8002874:	4a27      	ldr	r2, [pc, #156]	; (8002914 <i2cDataReceive+0x160>)
 8002876:	8a12      	ldrh	r2, [r2, #16]
 8002878:	b292      	uxth	r2, r2
 800287a:	b2d2      	uxtb	r2, r2
 800287c:	701a      	strb	r2, [r3, #0]
			I2C1->CR1 |=(1<<10);			   //GENERATE ACK SIGNAL
 800287e:	4a25      	ldr	r2, [pc, #148]	; (8002914 <i2cDataReceive+0x160>)
 8002880:	4b24      	ldr	r3, [pc, #144]	; (8002914 <i2cDataReceive+0x160>)
 8002882:	881b      	ldrh	r3, [r3, #0]
 8002884:	b29b      	uxth	r3, r3
 8002886:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800288a:	b29b      	uxth	r3, r3
 800288c:	8013      	strh	r3, [r2, #0]
			remaining--;
 800288e:	7bfb      	ldrb	r3, [r7, #15]
 8002890:	3b01      	subs	r3, #1
 8002892:	73fb      	strb	r3, [r7, #15]
		while(remaining>2){
 8002894:	7bfb      	ldrb	r3, [r7, #15]
 8002896:	2b02      	cmp	r3, #2
 8002898:	d8de      	bhi.n	8002858 <i2cDataReceive+0xa4>
		while(!(I2C1->SR1 & (1<<6)));    //CHECK DATA REGISTER NOT EMPTY
 800289a:	bf00      	nop
 800289c:	4b1d      	ldr	r3, [pc, #116]	; (8002914 <i2cDataReceive+0x160>)
 800289e:	8a9b      	ldrh	r3, [r3, #20]
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d0f8      	beq.n	800289c <i2cDataReceive+0xe8>
		Buffer[Size-remaining]=I2C1->DR; //READ DATA REGISTER
 80028aa:	79ba      	ldrb	r2, [r7, #6]
 80028ac:	7bfb      	ldrb	r3, [r7, #15]
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	461a      	mov	r2, r3
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	4413      	add	r3, r2
 80028b6:	4a17      	ldr	r2, [pc, #92]	; (8002914 <i2cDataReceive+0x160>)
 80028b8:	8a12      	ldrh	r2, [r2, #16]
 80028ba:	b292      	uxth	r2, r2
 80028bc:	b2d2      	uxtb	r2, r2
 80028be:	701a      	strb	r2, [r3, #0]
		I2C1->CR1 &=~(1<<10);            //GENERATE NACK SIGNAL
 80028c0:	4a14      	ldr	r2, [pc, #80]	; (8002914 <i2cDataReceive+0x160>)
 80028c2:	4b14      	ldr	r3, [pc, #80]	; (8002914 <i2cDataReceive+0x160>)
 80028c4:	881b      	ldrh	r3, [r3, #0]
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	8013      	strh	r3, [r2, #0]
		I2C1->CR1 |=(1<<9);              //SET STOP BIT
 80028d0:	4a10      	ldr	r2, [pc, #64]	; (8002914 <i2cDataReceive+0x160>)
 80028d2:	4b10      	ldr	r3, [pc, #64]	; (8002914 <i2cDataReceive+0x160>)
 80028d4:	881b      	ldrh	r3, [r3, #0]
 80028d6:	b29b      	uxth	r3, r3
 80028d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028dc:	b29b      	uxth	r3, r3
 80028de:	8013      	strh	r3, [r2, #0]
		remaining--;
 80028e0:	7bfb      	ldrb	r3, [r7, #15]
 80028e2:	3b01      	subs	r3, #1
 80028e4:	73fb      	strb	r3, [r7, #15]
		while(!(I2C1->SR1 & (1<<6)));    //CHECK DATA REGISTER NOT EMPTY
 80028e6:	bf00      	nop
 80028e8:	4b0a      	ldr	r3, [pc, #40]	; (8002914 <i2cDataReceive+0x160>)
 80028ea:	8a9b      	ldrh	r3, [r3, #20]
 80028ec:	b29b      	uxth	r3, r3
 80028ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d0f8      	beq.n	80028e8 <i2cDataReceive+0x134>
		Buffer[Size-remaining]=I2C1->DR; //READ DATA REGISTER
 80028f6:	79ba      	ldrb	r2, [r7, #6]
 80028f8:	7bfb      	ldrb	r3, [r7, #15]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	461a      	mov	r2, r3
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	4413      	add	r3, r2
 8002902:	4a04      	ldr	r2, [pc, #16]	; (8002914 <i2cDataReceive+0x160>)
 8002904:	8a12      	ldrh	r2, [r2, #16]
 8002906:	b292      	uxth	r2, r2
 8002908:	b2d2      	uxtb	r2, r2
 800290a:	701a      	strb	r2, [r3, #0]
}
 800290c:	bf00      	nop
 800290e:	3710      	adds	r7, #16
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	40005400 	.word	0x40005400

08002918 <main>:
#include "MPU6050.h"
#include "TimerConfig.h"


int main(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b09e      	sub	sp, #120	; 0x78
 800291c:	af00      	add	r7, sp, #0
	RccConfig();
 800291e:	f7ff fd71 	bl	8002404 <RccConfig>
	GpioConfig();
 8002922:	f7fe fab3 	bl	8000e8c <GpioConfig>
	Timer7Config();
 8002926:	f7ff fdfd 	bl	8002524 <Timer7Config>
	i2cConfig();
 800292a:	f7ff fe51 	bl	80025d0 <i2cConfig>
	s_DEVICE Dev_Mpu6050={0};
 800292e:	1d3b      	adds	r3, r7, #4
 8002930:	2274      	movs	r2, #116	; 0x74
 8002932:	2100      	movs	r1, #0
 8002934:	4618      	mov	r0, r3
 8002936:	f000 f97b 	bl	8002c30 <memset>
	MPU6050_Id_and_ResetDevice(&Dev_Mpu6050);
 800293a:	1d3b      	adds	r3, r7, #4
 800293c:	4618      	mov	r0, r3
 800293e:	f7fe fd87 	bl	8001450 <MPU6050_Id_and_ResetDevice>
	SelfTest(&Dev_Mpu6050);
 8002942:	1d3b      	adds	r3, r7, #4
 8002944:	4618      	mov	r0, r3
 8002946:	f7fe fd8f 	bl	8001468 <SelfTest>
	Calibration(&Dev_Mpu6050.Gyroscope_Bias[0],&Dev_Mpu6050.Accelerometer_Bias[0]);
 800294a:	1d3b      	adds	r3, r7, #4
 800294c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8002950:	1d3b      	adds	r3, r7, #4
 8002952:	332c      	adds	r3, #44	; 0x2c
 8002954:	4611      	mov	r1, r2
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff f8c0 	bl	8001adc <Calibration>
	MPU6050_Config(&Dev_Mpu6050);
 800295c:	1d3b      	adds	r3, r7, #4
 800295e:	4618      	mov	r0, r3
 8002960:	f7ff fac0 	bl	8001ee4 <MPU6050_Config>
	AccelRead(&Dev_Mpu6050);
 8002964:	1d3b      	adds	r3, r7, #4
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff fbc6 	bl	80020f8 <AccelRead>
	GyroRead(&Dev_Mpu6050);
 800296c:	1d3b      	adds	r3, r7, #4
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff fc66 	bl	8002240 <GyroRead>
	TemperatureRead(&Dev_Mpu6050);
 8002974:	1d3b      	adds	r3, r7, #4
 8002976:	4618      	mov	r0, r3
 8002978:	f7ff fd06 	bl	8002388 <TemperatureRead>


  while (1)
  {
	  //CHECK PROGRAM LOOP COMPLETED OR NOT
	  GPIOD->BSRRL |=(1<<12);
 800297c:	4a0c      	ldr	r2, [pc, #48]	; (80029b0 <main+0x98>)
 800297e:	4b0c      	ldr	r3, [pc, #48]	; (80029b0 <main+0x98>)
 8002980:	8b1b      	ldrh	r3, [r3, #24]
 8002982:	b29b      	uxth	r3, r3
 8002984:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002988:	b29b      	uxth	r3, r3
 800298a:	8313      	strh	r3, [r2, #24]
	  Delay_ms(1000);
 800298c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002990:	f7ff fe06 	bl	80025a0 <Delay_ms>
	  GPIOD->BSRRH |=(1<<12);
 8002994:	4a06      	ldr	r2, [pc, #24]	; (80029b0 <main+0x98>)
 8002996:	4b06      	ldr	r3, [pc, #24]	; (80029b0 <main+0x98>)
 8002998:	8b5b      	ldrh	r3, [r3, #26]
 800299a:	b29b      	uxth	r3, r3
 800299c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	8353      	strh	r3, [r2, #26]
	  Delay_ms(1000);
 80029a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80029a8:	f7ff fdfa 	bl	80025a0 <Delay_ms>
	  GPIOD->BSRRL |=(1<<12);
 80029ac:	e7e6      	b.n	800297c <main+0x64>
 80029ae:	bf00      	nop
 80029b0:	40020c00 	.word	0x40020c00

080029b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80029b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029ec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80029b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80029ba:	e003      	b.n	80029c4 <LoopCopyDataInit>

080029bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80029bc:	4b0c      	ldr	r3, [pc, #48]	; (80029f0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80029be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80029c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80029c2:	3104      	adds	r1, #4

080029c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80029c4:	480b      	ldr	r0, [pc, #44]	; (80029f4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80029c6:	4b0c      	ldr	r3, [pc, #48]	; (80029f8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80029c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80029ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80029cc:	d3f6      	bcc.n	80029bc <CopyDataInit>
  ldr  r2, =_sbss
 80029ce:	4a0b      	ldr	r2, [pc, #44]	; (80029fc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80029d0:	e002      	b.n	80029d8 <LoopFillZerobss>

080029d2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80029d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80029d4:	f842 3b04 	str.w	r3, [r2], #4

080029d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80029d8:	4b09      	ldr	r3, [pc, #36]	; (8002a00 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80029da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80029dc:	d3f9      	bcc.n	80029d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80029de:	f000 f841 	bl	8002a64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029e2:	f000 f8f9 	bl	8002bd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029e6:	f7ff ff97 	bl	8002918 <main>
  bx  lr    
 80029ea:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80029ec:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80029f0:	08003f30 	.word	0x08003f30
  ldr  r0, =_sdata
 80029f4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80029f8:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 80029fc:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 8002a00:	20000134 	.word	0x20000134

08002a04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a04:	e7fe      	b.n	8002a04 <ADC_IRQHandler>

08002a06 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8002a06:	b480      	push	{r7}
 8002a08:	af00      	add	r7, sp, #0
}
 8002a0a:	bf00      	nop
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr

08002a14 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8002a18:	e7fe      	b.n	8002a18 <HardFault_Handler+0x4>

08002a1a <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8002a1a:	b480      	push	{r7}
 8002a1c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8002a1e:	e7fe      	b.n	8002a1e <MemManage_Handler+0x4>

08002a20 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8002a24:	e7fe      	b.n	8002a24 <BusFault_Handler+0x4>

08002a26 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8002a26:	b480      	push	{r7}
 8002a28:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8002a2a:	e7fe      	b.n	8002a2a <UsageFault_Handler+0x4>

08002a2c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	af00      	add	r7, sp, #0
}
 8002a30:	bf00      	nop
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr

08002a3a <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8002a3a:	b480      	push	{r7}
 8002a3c:	af00      	add	r7, sp, #0
}
 8002a3e:	bf00      	nop
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
}
 8002a4c:	bf00      	nop
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr

08002a56 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8002a56:	b480      	push	{r7}
 8002a58:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8002a5a:	bf00      	nop
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a68:	4a16      	ldr	r2, [pc, #88]	; (8002ac4 <SystemInit+0x60>)
 8002a6a:	4b16      	ldr	r3, [pc, #88]	; (8002ac4 <SystemInit+0x60>)
 8002a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002a78:	4a13      	ldr	r2, [pc, #76]	; (8002ac8 <SystemInit+0x64>)
 8002a7a:	4b13      	ldr	r3, [pc, #76]	; (8002ac8 <SystemInit+0x64>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f043 0301 	orr.w	r3, r3, #1
 8002a82:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002a84:	4b10      	ldr	r3, [pc, #64]	; (8002ac8 <SystemInit+0x64>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002a8a:	4a0f      	ldr	r2, [pc, #60]	; (8002ac8 <SystemInit+0x64>)
 8002a8c:	4b0e      	ldr	r3, [pc, #56]	; (8002ac8 <SystemInit+0x64>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002a94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a98:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002a9a:	4b0b      	ldr	r3, [pc, #44]	; (8002ac8 <SystemInit+0x64>)
 8002a9c:	4a0b      	ldr	r2, [pc, #44]	; (8002acc <SystemInit+0x68>)
 8002a9e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002aa0:	4a09      	ldr	r2, [pc, #36]	; (8002ac8 <SystemInit+0x64>)
 8002aa2:	4b09      	ldr	r3, [pc, #36]	; (8002ac8 <SystemInit+0x64>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002aaa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002aac:	4b06      	ldr	r3, [pc, #24]	; (8002ac8 <SystemInit+0x64>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002ab2:	4b04      	ldr	r3, [pc, #16]	; (8002ac4 <SystemInit+0x60>)
 8002ab4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002ab8:	609a      	str	r2, [r3, #8]
#endif
}
 8002aba:	bf00      	nop
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	e000ed00 	.word	0xe000ed00
 8002ac8:	40023800 	.word	0x40023800
 8002acc:	24003010 	.word	0x24003010

08002ad0 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b087      	sub	sp, #28
 8002ad4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	613b      	str	r3, [r7, #16]
 8002ada:	2300      	movs	r3, #0
 8002adc:	617b      	str	r3, [r7, #20]
 8002ade:	2302      	movs	r3, #2
 8002ae0:	60fb      	str	r3, [r7, #12]
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	60bb      	str	r3, [r7, #8]
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002aea:	4b32      	ldr	r3, [pc, #200]	; (8002bb4 <SystemCoreClockUpdate+0xe4>)
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 030c 	and.w	r3, r3, #12
 8002af2:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	d007      	beq.n	8002b0a <SystemCoreClockUpdate+0x3a>
 8002afa:	2b08      	cmp	r3, #8
 8002afc:	d009      	beq.n	8002b12 <SystemCoreClockUpdate+0x42>
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d13d      	bne.n	8002b7e <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8002b02:	4b2d      	ldr	r3, [pc, #180]	; (8002bb8 <SystemCoreClockUpdate+0xe8>)
 8002b04:	4a2d      	ldr	r2, [pc, #180]	; (8002bbc <SystemCoreClockUpdate+0xec>)
 8002b06:	601a      	str	r2, [r3, #0]
      break;
 8002b08:	e03d      	b.n	8002b86 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8002b0a:	4b2b      	ldr	r3, [pc, #172]	; (8002bb8 <SystemCoreClockUpdate+0xe8>)
 8002b0c:	4a2c      	ldr	r2, [pc, #176]	; (8002bc0 <SystemCoreClockUpdate+0xf0>)
 8002b0e:	601a      	str	r2, [r3, #0]
      break;
 8002b10:	e039      	b.n	8002b86 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8002b12:	4b28      	ldr	r3, [pc, #160]	; (8002bb4 <SystemCoreClockUpdate+0xe4>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	0d9b      	lsrs	r3, r3, #22
 8002b18:	f003 0301 	and.w	r3, r3, #1
 8002b1c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b1e:	4b25      	ldr	r3, [pc, #148]	; (8002bb4 <SystemCoreClockUpdate+0xe4>)
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b26:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d00c      	beq.n	8002b48 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8002b2e:	4a24      	ldr	r2, [pc, #144]	; (8002bc0 <SystemCoreClockUpdate+0xf0>)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b36:	4a1f      	ldr	r2, [pc, #124]	; (8002bb4 <SystemCoreClockUpdate+0xe4>)
 8002b38:	6852      	ldr	r2, [r2, #4]
 8002b3a:	0992      	lsrs	r2, r2, #6
 8002b3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b40:	fb02 f303 	mul.w	r3, r2, r3
 8002b44:	617b      	str	r3, [r7, #20]
 8002b46:	e00b      	b.n	8002b60 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8002b48:	4a1c      	ldr	r2, [pc, #112]	; (8002bbc <SystemCoreClockUpdate+0xec>)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b50:	4a18      	ldr	r2, [pc, #96]	; (8002bb4 <SystemCoreClockUpdate+0xe4>)
 8002b52:	6852      	ldr	r2, [r2, #4]
 8002b54:	0992      	lsrs	r2, r2, #6
 8002b56:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b5a:	fb02 f303 	mul.w	r3, r2, r3
 8002b5e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8002b60:	4b14      	ldr	r3, [pc, #80]	; (8002bb4 <SystemCoreClockUpdate+0xe4>)
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	0c1b      	lsrs	r3, r3, #16
 8002b66:	f003 0303 	and.w	r3, r3, #3
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8002b70:	697a      	ldr	r2, [r7, #20]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b78:	4a0f      	ldr	r2, [pc, #60]	; (8002bb8 <SystemCoreClockUpdate+0xe8>)
 8002b7a:	6013      	str	r3, [r2, #0]
      break;
 8002b7c:	e003      	b.n	8002b86 <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 8002b7e:	4b0e      	ldr	r3, [pc, #56]	; (8002bb8 <SystemCoreClockUpdate+0xe8>)
 8002b80:	4a0e      	ldr	r2, [pc, #56]	; (8002bbc <SystemCoreClockUpdate+0xec>)
 8002b82:	601a      	str	r2, [r3, #0]
      break;
 8002b84:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002b86:	4b0b      	ldr	r3, [pc, #44]	; (8002bb4 <SystemCoreClockUpdate+0xe4>)
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	091b      	lsrs	r3, r3, #4
 8002b8c:	f003 030f 	and.w	r3, r3, #15
 8002b90:	4a0c      	ldr	r2, [pc, #48]	; (8002bc4 <SystemCoreClockUpdate+0xf4>)
 8002b92:	5cd3      	ldrb	r3, [r2, r3]
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8002b98:	4b07      	ldr	r3, [pc, #28]	; (8002bb8 <SystemCoreClockUpdate+0xe8>)
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	fa22 f303 	lsr.w	r3, r2, r3
 8002ba2:	4a05      	ldr	r2, [pc, #20]	; (8002bb8 <SystemCoreClockUpdate+0xe8>)
 8002ba4:	6013      	str	r3, [r2, #0]
}
 8002ba6:	bf00      	nop
 8002ba8:	371c      	adds	r7, #28
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	40023800 	.word	0x40023800
 8002bb8:	2000012c 	.word	0x2000012c
 8002bbc:	00f42400 	.word	0x00f42400
 8002bc0:	007a1200 	.word	0x007a1200
 8002bc4:	20000010 	.word	0x20000010

08002bc8 <calloc>:
 8002bc8:	4b02      	ldr	r3, [pc, #8]	; (8002bd4 <calloc+0xc>)
 8002bca:	460a      	mov	r2, r1
 8002bcc:	4601      	mov	r1, r0
 8002bce:	6818      	ldr	r0, [r3, #0]
 8002bd0:	f000 b836 	b.w	8002c40 <_calloc_r>
 8002bd4:	20000020 	.word	0x20000020

08002bd8 <__libc_init_array>:
 8002bd8:	b570      	push	{r4, r5, r6, lr}
 8002bda:	4e0d      	ldr	r6, [pc, #52]	; (8002c10 <__libc_init_array+0x38>)
 8002bdc:	4c0d      	ldr	r4, [pc, #52]	; (8002c14 <__libc_init_array+0x3c>)
 8002bde:	1ba4      	subs	r4, r4, r6
 8002be0:	10a4      	asrs	r4, r4, #2
 8002be2:	2500      	movs	r5, #0
 8002be4:	42a5      	cmp	r5, r4
 8002be6:	d109      	bne.n	8002bfc <__libc_init_array+0x24>
 8002be8:	4e0b      	ldr	r6, [pc, #44]	; (8002c18 <__libc_init_array+0x40>)
 8002bea:	4c0c      	ldr	r4, [pc, #48]	; (8002c1c <__libc_init_array+0x44>)
 8002bec:	f001 f96c 	bl	8003ec8 <_init>
 8002bf0:	1ba4      	subs	r4, r4, r6
 8002bf2:	10a4      	asrs	r4, r4, #2
 8002bf4:	2500      	movs	r5, #0
 8002bf6:	42a5      	cmp	r5, r4
 8002bf8:	d105      	bne.n	8002c06 <__libc_init_array+0x2e>
 8002bfa:	bd70      	pop	{r4, r5, r6, pc}
 8002bfc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002c00:	4798      	blx	r3
 8002c02:	3501      	adds	r5, #1
 8002c04:	e7ee      	b.n	8002be4 <__libc_init_array+0xc>
 8002c06:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002c0a:	4798      	blx	r3
 8002c0c:	3501      	adds	r5, #1
 8002c0e:	e7f2      	b.n	8002bf6 <__libc_init_array+0x1e>
 8002c10:	08003f28 	.word	0x08003f28
 8002c14:	08003f28 	.word	0x08003f28
 8002c18:	08003f28 	.word	0x08003f28
 8002c1c:	08003f2c 	.word	0x08003f2c

08002c20 <free>:
 8002c20:	4b02      	ldr	r3, [pc, #8]	; (8002c2c <free+0xc>)
 8002c22:	4601      	mov	r1, r0
 8002c24:	6818      	ldr	r0, [r3, #0]
 8002c26:	f000 b819 	b.w	8002c5c <_free_r>
 8002c2a:	bf00      	nop
 8002c2c:	20000020 	.word	0x20000020

08002c30 <memset>:
 8002c30:	4402      	add	r2, r0
 8002c32:	4603      	mov	r3, r0
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d100      	bne.n	8002c3a <memset+0xa>
 8002c38:	4770      	bx	lr
 8002c3a:	f803 1b01 	strb.w	r1, [r3], #1
 8002c3e:	e7f9      	b.n	8002c34 <memset+0x4>

08002c40 <_calloc_r>:
 8002c40:	b538      	push	{r3, r4, r5, lr}
 8002c42:	fb02 f401 	mul.w	r4, r2, r1
 8002c46:	4621      	mov	r1, r4
 8002c48:	f000 f856 	bl	8002cf8 <_malloc_r>
 8002c4c:	4605      	mov	r5, r0
 8002c4e:	b118      	cbz	r0, 8002c58 <_calloc_r+0x18>
 8002c50:	4622      	mov	r2, r4
 8002c52:	2100      	movs	r1, #0
 8002c54:	f7ff ffec 	bl	8002c30 <memset>
 8002c58:	4628      	mov	r0, r5
 8002c5a:	bd38      	pop	{r3, r4, r5, pc}

08002c5c <_free_r>:
 8002c5c:	b538      	push	{r3, r4, r5, lr}
 8002c5e:	4605      	mov	r5, r0
 8002c60:	2900      	cmp	r1, #0
 8002c62:	d045      	beq.n	8002cf0 <_free_r+0x94>
 8002c64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002c68:	1f0c      	subs	r4, r1, #4
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	bfb8      	it	lt
 8002c6e:	18e4      	addlt	r4, r4, r3
 8002c70:	f000 f8b0 	bl	8002dd4 <__malloc_lock>
 8002c74:	4a1f      	ldr	r2, [pc, #124]	; (8002cf4 <_free_r+0x98>)
 8002c76:	6813      	ldr	r3, [r2, #0]
 8002c78:	4610      	mov	r0, r2
 8002c7a:	b933      	cbnz	r3, 8002c8a <_free_r+0x2e>
 8002c7c:	6063      	str	r3, [r4, #4]
 8002c7e:	6014      	str	r4, [r2, #0]
 8002c80:	4628      	mov	r0, r5
 8002c82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002c86:	f000 b8a6 	b.w	8002dd6 <__malloc_unlock>
 8002c8a:	42a3      	cmp	r3, r4
 8002c8c:	d90c      	bls.n	8002ca8 <_free_r+0x4c>
 8002c8e:	6821      	ldr	r1, [r4, #0]
 8002c90:	1862      	adds	r2, r4, r1
 8002c92:	4293      	cmp	r3, r2
 8002c94:	bf04      	itt	eq
 8002c96:	681a      	ldreq	r2, [r3, #0]
 8002c98:	685b      	ldreq	r3, [r3, #4]
 8002c9a:	6063      	str	r3, [r4, #4]
 8002c9c:	bf04      	itt	eq
 8002c9e:	1852      	addeq	r2, r2, r1
 8002ca0:	6022      	streq	r2, [r4, #0]
 8002ca2:	6004      	str	r4, [r0, #0]
 8002ca4:	e7ec      	b.n	8002c80 <_free_r+0x24>
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	685a      	ldr	r2, [r3, #4]
 8002caa:	b10a      	cbz	r2, 8002cb0 <_free_r+0x54>
 8002cac:	42a2      	cmp	r2, r4
 8002cae:	d9fa      	bls.n	8002ca6 <_free_r+0x4a>
 8002cb0:	6819      	ldr	r1, [r3, #0]
 8002cb2:	1858      	adds	r0, r3, r1
 8002cb4:	42a0      	cmp	r0, r4
 8002cb6:	d10b      	bne.n	8002cd0 <_free_r+0x74>
 8002cb8:	6820      	ldr	r0, [r4, #0]
 8002cba:	4401      	add	r1, r0
 8002cbc:	1858      	adds	r0, r3, r1
 8002cbe:	4282      	cmp	r2, r0
 8002cc0:	6019      	str	r1, [r3, #0]
 8002cc2:	d1dd      	bne.n	8002c80 <_free_r+0x24>
 8002cc4:	6810      	ldr	r0, [r2, #0]
 8002cc6:	6852      	ldr	r2, [r2, #4]
 8002cc8:	605a      	str	r2, [r3, #4]
 8002cca:	4401      	add	r1, r0
 8002ccc:	6019      	str	r1, [r3, #0]
 8002cce:	e7d7      	b.n	8002c80 <_free_r+0x24>
 8002cd0:	d902      	bls.n	8002cd8 <_free_r+0x7c>
 8002cd2:	230c      	movs	r3, #12
 8002cd4:	602b      	str	r3, [r5, #0]
 8002cd6:	e7d3      	b.n	8002c80 <_free_r+0x24>
 8002cd8:	6820      	ldr	r0, [r4, #0]
 8002cda:	1821      	adds	r1, r4, r0
 8002cdc:	428a      	cmp	r2, r1
 8002cde:	bf04      	itt	eq
 8002ce0:	6811      	ldreq	r1, [r2, #0]
 8002ce2:	6852      	ldreq	r2, [r2, #4]
 8002ce4:	6062      	str	r2, [r4, #4]
 8002ce6:	bf04      	itt	eq
 8002ce8:	1809      	addeq	r1, r1, r0
 8002cea:	6021      	streq	r1, [r4, #0]
 8002cec:	605c      	str	r4, [r3, #4]
 8002cee:	e7c7      	b.n	8002c80 <_free_r+0x24>
 8002cf0:	bd38      	pop	{r3, r4, r5, pc}
 8002cf2:	bf00      	nop
 8002cf4:	200000a4 	.word	0x200000a4

08002cf8 <_malloc_r>:
 8002cf8:	b570      	push	{r4, r5, r6, lr}
 8002cfa:	1ccd      	adds	r5, r1, #3
 8002cfc:	f025 0503 	bic.w	r5, r5, #3
 8002d00:	3508      	adds	r5, #8
 8002d02:	2d0c      	cmp	r5, #12
 8002d04:	bf38      	it	cc
 8002d06:	250c      	movcc	r5, #12
 8002d08:	2d00      	cmp	r5, #0
 8002d0a:	4606      	mov	r6, r0
 8002d0c:	db01      	blt.n	8002d12 <_malloc_r+0x1a>
 8002d0e:	42a9      	cmp	r1, r5
 8002d10:	d903      	bls.n	8002d1a <_malloc_r+0x22>
 8002d12:	230c      	movs	r3, #12
 8002d14:	6033      	str	r3, [r6, #0]
 8002d16:	2000      	movs	r0, #0
 8002d18:	bd70      	pop	{r4, r5, r6, pc}
 8002d1a:	f000 f85b 	bl	8002dd4 <__malloc_lock>
 8002d1e:	4a23      	ldr	r2, [pc, #140]	; (8002dac <_malloc_r+0xb4>)
 8002d20:	6814      	ldr	r4, [r2, #0]
 8002d22:	4621      	mov	r1, r4
 8002d24:	b991      	cbnz	r1, 8002d4c <_malloc_r+0x54>
 8002d26:	4c22      	ldr	r4, [pc, #136]	; (8002db0 <_malloc_r+0xb8>)
 8002d28:	6823      	ldr	r3, [r4, #0]
 8002d2a:	b91b      	cbnz	r3, 8002d34 <_malloc_r+0x3c>
 8002d2c:	4630      	mov	r0, r6
 8002d2e:	f000 f841 	bl	8002db4 <_sbrk_r>
 8002d32:	6020      	str	r0, [r4, #0]
 8002d34:	4629      	mov	r1, r5
 8002d36:	4630      	mov	r0, r6
 8002d38:	f000 f83c 	bl	8002db4 <_sbrk_r>
 8002d3c:	1c43      	adds	r3, r0, #1
 8002d3e:	d126      	bne.n	8002d8e <_malloc_r+0x96>
 8002d40:	230c      	movs	r3, #12
 8002d42:	6033      	str	r3, [r6, #0]
 8002d44:	4630      	mov	r0, r6
 8002d46:	f000 f846 	bl	8002dd6 <__malloc_unlock>
 8002d4a:	e7e4      	b.n	8002d16 <_malloc_r+0x1e>
 8002d4c:	680b      	ldr	r3, [r1, #0]
 8002d4e:	1b5b      	subs	r3, r3, r5
 8002d50:	d41a      	bmi.n	8002d88 <_malloc_r+0x90>
 8002d52:	2b0b      	cmp	r3, #11
 8002d54:	d90f      	bls.n	8002d76 <_malloc_r+0x7e>
 8002d56:	600b      	str	r3, [r1, #0]
 8002d58:	50cd      	str	r5, [r1, r3]
 8002d5a:	18cc      	adds	r4, r1, r3
 8002d5c:	4630      	mov	r0, r6
 8002d5e:	f000 f83a 	bl	8002dd6 <__malloc_unlock>
 8002d62:	f104 000b 	add.w	r0, r4, #11
 8002d66:	1d23      	adds	r3, r4, #4
 8002d68:	f020 0007 	bic.w	r0, r0, #7
 8002d6c:	1ac3      	subs	r3, r0, r3
 8002d6e:	d01b      	beq.n	8002da8 <_malloc_r+0xb0>
 8002d70:	425a      	negs	r2, r3
 8002d72:	50e2      	str	r2, [r4, r3]
 8002d74:	bd70      	pop	{r4, r5, r6, pc}
 8002d76:	428c      	cmp	r4, r1
 8002d78:	bf0d      	iteet	eq
 8002d7a:	6863      	ldreq	r3, [r4, #4]
 8002d7c:	684b      	ldrne	r3, [r1, #4]
 8002d7e:	6063      	strne	r3, [r4, #4]
 8002d80:	6013      	streq	r3, [r2, #0]
 8002d82:	bf18      	it	ne
 8002d84:	460c      	movne	r4, r1
 8002d86:	e7e9      	b.n	8002d5c <_malloc_r+0x64>
 8002d88:	460c      	mov	r4, r1
 8002d8a:	6849      	ldr	r1, [r1, #4]
 8002d8c:	e7ca      	b.n	8002d24 <_malloc_r+0x2c>
 8002d8e:	1cc4      	adds	r4, r0, #3
 8002d90:	f024 0403 	bic.w	r4, r4, #3
 8002d94:	42a0      	cmp	r0, r4
 8002d96:	d005      	beq.n	8002da4 <_malloc_r+0xac>
 8002d98:	1a21      	subs	r1, r4, r0
 8002d9a:	4630      	mov	r0, r6
 8002d9c:	f000 f80a 	bl	8002db4 <_sbrk_r>
 8002da0:	3001      	adds	r0, #1
 8002da2:	d0cd      	beq.n	8002d40 <_malloc_r+0x48>
 8002da4:	6025      	str	r5, [r4, #0]
 8002da6:	e7d9      	b.n	8002d5c <_malloc_r+0x64>
 8002da8:	bd70      	pop	{r4, r5, r6, pc}
 8002daa:	bf00      	nop
 8002dac:	200000a4 	.word	0x200000a4
 8002db0:	200000a8 	.word	0x200000a8

08002db4 <_sbrk_r>:
 8002db4:	b538      	push	{r3, r4, r5, lr}
 8002db6:	4c06      	ldr	r4, [pc, #24]	; (8002dd0 <_sbrk_r+0x1c>)
 8002db8:	2300      	movs	r3, #0
 8002dba:	4605      	mov	r5, r0
 8002dbc:	4608      	mov	r0, r1
 8002dbe:	6023      	str	r3, [r4, #0]
 8002dc0:	f001 f874 	bl	8003eac <_sbrk>
 8002dc4:	1c43      	adds	r3, r0, #1
 8002dc6:	d102      	bne.n	8002dce <_sbrk_r+0x1a>
 8002dc8:	6823      	ldr	r3, [r4, #0]
 8002dca:	b103      	cbz	r3, 8002dce <_sbrk_r+0x1a>
 8002dcc:	602b      	str	r3, [r5, #0]
 8002dce:	bd38      	pop	{r3, r4, r5, pc}
 8002dd0:	20000130 	.word	0x20000130

08002dd4 <__malloc_lock>:
 8002dd4:	4770      	bx	lr

08002dd6 <__malloc_unlock>:
 8002dd6:	4770      	bx	lr

08002dd8 <pow>:
 8002dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ddc:	ed2d 8b04 	vpush	{d8-d9}
 8002de0:	b08d      	sub	sp, #52	; 0x34
 8002de2:	ec57 6b10 	vmov	r6, r7, d0
 8002de6:	ec55 4b11 	vmov	r4, r5, d1
 8002dea:	f000 f96d 	bl	80030c8 <__ieee754_pow>
 8002dee:	4bae      	ldr	r3, [pc, #696]	; (80030a8 <pow+0x2d0>)
 8002df0:	eeb0 8a40 	vmov.f32	s16, s0
 8002df4:	eef0 8a60 	vmov.f32	s17, s1
 8002df8:	f993 9000 	ldrsb.w	r9, [r3]
 8002dfc:	f1b9 3fff 	cmp.w	r9, #4294967295
 8002e00:	4698      	mov	r8, r3
 8002e02:	d05f      	beq.n	8002ec4 <pow+0xec>
 8002e04:	4622      	mov	r2, r4
 8002e06:	462b      	mov	r3, r5
 8002e08:	4620      	mov	r0, r4
 8002e0a:	4629      	mov	r1, r5
 8002e0c:	f7fd fe2e 	bl	8000a6c <__aeabi_dcmpun>
 8002e10:	4683      	mov	fp, r0
 8002e12:	2800      	cmp	r0, #0
 8002e14:	d156      	bne.n	8002ec4 <pow+0xec>
 8002e16:	4632      	mov	r2, r6
 8002e18:	463b      	mov	r3, r7
 8002e1a:	4630      	mov	r0, r6
 8002e1c:	4639      	mov	r1, r7
 8002e1e:	f7fd fe25 	bl	8000a6c <__aeabi_dcmpun>
 8002e22:	9001      	str	r0, [sp, #4]
 8002e24:	b1e8      	cbz	r0, 8002e62 <pow+0x8a>
 8002e26:	2200      	movs	r2, #0
 8002e28:	2300      	movs	r3, #0
 8002e2a:	4620      	mov	r0, r4
 8002e2c:	4629      	mov	r1, r5
 8002e2e:	f7fd fdeb 	bl	8000a08 <__aeabi_dcmpeq>
 8002e32:	2800      	cmp	r0, #0
 8002e34:	d046      	beq.n	8002ec4 <pow+0xec>
 8002e36:	2301      	movs	r3, #1
 8002e38:	9302      	str	r3, [sp, #8]
 8002e3a:	4b9c      	ldr	r3, [pc, #624]	; (80030ac <pow+0x2d4>)
 8002e3c:	9303      	str	r3, [sp, #12]
 8002e3e:	4b9c      	ldr	r3, [pc, #624]	; (80030b0 <pow+0x2d8>)
 8002e40:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8002e44:	2200      	movs	r2, #0
 8002e46:	f1b9 0f02 	cmp.w	r9, #2
 8002e4a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8002e4e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8002e52:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002e56:	d033      	beq.n	8002ec0 <pow+0xe8>
 8002e58:	a802      	add	r0, sp, #8
 8002e5a:	f000 ff06 	bl	8003c6a <matherr>
 8002e5e:	bb48      	cbnz	r0, 8002eb4 <pow+0xdc>
 8002e60:	e05e      	b.n	8002f20 <pow+0x148>
 8002e62:	f04f 0a00 	mov.w	sl, #0
 8002e66:	f04f 0b00 	mov.w	fp, #0
 8002e6a:	4652      	mov	r2, sl
 8002e6c:	465b      	mov	r3, fp
 8002e6e:	4630      	mov	r0, r6
 8002e70:	4639      	mov	r1, r7
 8002e72:	f7fd fdc9 	bl	8000a08 <__aeabi_dcmpeq>
 8002e76:	ec4b ab19 	vmov	d9, sl, fp
 8002e7a:	2800      	cmp	r0, #0
 8002e7c:	d055      	beq.n	8002f2a <pow+0x152>
 8002e7e:	4652      	mov	r2, sl
 8002e80:	465b      	mov	r3, fp
 8002e82:	4620      	mov	r0, r4
 8002e84:	4629      	mov	r1, r5
 8002e86:	f7fd fdbf 	bl	8000a08 <__aeabi_dcmpeq>
 8002e8a:	4680      	mov	r8, r0
 8002e8c:	b318      	cbz	r0, 8002ed6 <pow+0xfe>
 8002e8e:	2301      	movs	r3, #1
 8002e90:	9302      	str	r3, [sp, #8]
 8002e92:	4b86      	ldr	r3, [pc, #536]	; (80030ac <pow+0x2d4>)
 8002e94:	9303      	str	r3, [sp, #12]
 8002e96:	9b01      	ldr	r3, [sp, #4]
 8002e98:	930a      	str	r3, [sp, #40]	; 0x28
 8002e9a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8002e9e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8002ea2:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8002ea6:	f1b9 0f00 	cmp.w	r9, #0
 8002eaa:	d0d5      	beq.n	8002e58 <pow+0x80>
 8002eac:	4b80      	ldr	r3, [pc, #512]	; (80030b0 <pow+0x2d8>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002eb6:	b11b      	cbz	r3, 8002ec0 <pow+0xe8>
 8002eb8:	f000 fff2 	bl	8003ea0 <__errno>
 8002ebc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002ebe:	6003      	str	r3, [r0, #0]
 8002ec0:	ed9d 8b08 	vldr	d8, [sp, #32]
 8002ec4:	eeb0 0a48 	vmov.f32	s0, s16
 8002ec8:	eef0 0a68 	vmov.f32	s1, s17
 8002ecc:	b00d      	add	sp, #52	; 0x34
 8002ece:	ecbd 8b04 	vpop	{d8-d9}
 8002ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ed6:	ec45 4b10 	vmov	d0, r4, r5
 8002eda:	f000 febe 	bl	8003c5a <finite>
 8002ede:	2800      	cmp	r0, #0
 8002ee0:	d0f0      	beq.n	8002ec4 <pow+0xec>
 8002ee2:	4652      	mov	r2, sl
 8002ee4:	465b      	mov	r3, fp
 8002ee6:	4620      	mov	r0, r4
 8002ee8:	4629      	mov	r1, r5
 8002eea:	f7fd fd97 	bl	8000a1c <__aeabi_dcmplt>
 8002eee:	2800      	cmp	r0, #0
 8002ef0:	d0e8      	beq.n	8002ec4 <pow+0xec>
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	9302      	str	r3, [sp, #8]
 8002ef6:	4b6d      	ldr	r3, [pc, #436]	; (80030ac <pow+0x2d4>)
 8002ef8:	9303      	str	r3, [sp, #12]
 8002efa:	4b6b      	ldr	r3, [pc, #428]	; (80030a8 <pow+0x2d0>)
 8002efc:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8002f00:	f993 3000 	ldrsb.w	r3, [r3]
 8002f04:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8002f08:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8002f0c:	b913      	cbnz	r3, 8002f14 <pow+0x13c>
 8002f0e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8002f12:	e7a1      	b.n	8002e58 <pow+0x80>
 8002f14:	4967      	ldr	r1, [pc, #412]	; (80030b4 <pow+0x2dc>)
 8002f16:	2000      	movs	r0, #0
 8002f18:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	d19b      	bne.n	8002e58 <pow+0x80>
 8002f20:	f000 ffbe 	bl	8003ea0 <__errno>
 8002f24:	2321      	movs	r3, #33	; 0x21
 8002f26:	6003      	str	r3, [r0, #0]
 8002f28:	e7c4      	b.n	8002eb4 <pow+0xdc>
 8002f2a:	eeb0 0a48 	vmov.f32	s0, s16
 8002f2e:	eef0 0a68 	vmov.f32	s1, s17
 8002f32:	f000 fe92 	bl	8003c5a <finite>
 8002f36:	9001      	str	r0, [sp, #4]
 8002f38:	2800      	cmp	r0, #0
 8002f3a:	f040 808a 	bne.w	8003052 <pow+0x27a>
 8002f3e:	ec47 6b10 	vmov	d0, r6, r7
 8002f42:	f000 fe8a 	bl	8003c5a <finite>
 8002f46:	2800      	cmp	r0, #0
 8002f48:	f000 8083 	beq.w	8003052 <pow+0x27a>
 8002f4c:	ec45 4b10 	vmov	d0, r4, r5
 8002f50:	f000 fe83 	bl	8003c5a <finite>
 8002f54:	2800      	cmp	r0, #0
 8002f56:	d07c      	beq.n	8003052 <pow+0x27a>
 8002f58:	ec53 2b18 	vmov	r2, r3, d8
 8002f5c:	ee18 0a10 	vmov	r0, s16
 8002f60:	4619      	mov	r1, r3
 8002f62:	f7fd fd83 	bl	8000a6c <__aeabi_dcmpun>
 8002f66:	f998 9000 	ldrsb.w	r9, [r8]
 8002f6a:	4b50      	ldr	r3, [pc, #320]	; (80030ac <pow+0x2d4>)
 8002f6c:	b1b0      	cbz	r0, 8002f9c <pow+0x1c4>
 8002f6e:	2201      	movs	r2, #1
 8002f70:	9303      	str	r3, [sp, #12]
 8002f72:	9b01      	ldr	r3, [sp, #4]
 8002f74:	9202      	str	r2, [sp, #8]
 8002f76:	930a      	str	r3, [sp, #40]	; 0x28
 8002f78:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8002f7c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8002f80:	f1b9 0f00 	cmp.w	r9, #0
 8002f84:	d0c3      	beq.n	8002f0e <pow+0x136>
 8002f86:	4652      	mov	r2, sl
 8002f88:	465b      	mov	r3, fp
 8002f8a:	4650      	mov	r0, sl
 8002f8c:	4659      	mov	r1, fp
 8002f8e:	f7fd fbfd 	bl	800078c <__aeabi_ddiv>
 8002f92:	f1b9 0f02 	cmp.w	r9, #2
 8002f96:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002f9a:	e7c0      	b.n	8002f1e <pow+0x146>
 8002f9c:	2203      	movs	r2, #3
 8002f9e:	9202      	str	r2, [sp, #8]
 8002fa0:	9303      	str	r3, [sp, #12]
 8002fa2:	900a      	str	r0, [sp, #40]	; 0x28
 8002fa4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8002fa8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8002fac:	f1b9 0f00 	cmp.w	r9, #0
 8002fb0:	d12c      	bne.n	800300c <pow+0x234>
 8002fb2:	4b41      	ldr	r3, [pc, #260]	; (80030b8 <pow+0x2e0>)
 8002fb4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8002fb8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002fbc:	4630      	mov	r0, r6
 8002fbe:	4652      	mov	r2, sl
 8002fc0:	465b      	mov	r3, fp
 8002fc2:	4639      	mov	r1, r7
 8002fc4:	f7fd fd2a 	bl	8000a1c <__aeabi_dcmplt>
 8002fc8:	2800      	cmp	r0, #0
 8002fca:	d066      	beq.n	800309a <pow+0x2c2>
 8002fcc:	2200      	movs	r2, #0
 8002fce:	4b3b      	ldr	r3, [pc, #236]	; (80030bc <pow+0x2e4>)
 8002fd0:	4620      	mov	r0, r4
 8002fd2:	4629      	mov	r1, r5
 8002fd4:	f7fd fab0 	bl	8000538 <__aeabi_dmul>
 8002fd8:	4604      	mov	r4, r0
 8002fda:	460d      	mov	r5, r1
 8002fdc:	ec45 4b10 	vmov	d0, r4, r5
 8002fe0:	f000 fe4e 	bl	8003c80 <rint>
 8002fe4:	4620      	mov	r0, r4
 8002fe6:	ec53 2b10 	vmov	r2, r3, d0
 8002fea:	4629      	mov	r1, r5
 8002fec:	f7fd fd0c 	bl	8000a08 <__aeabi_dcmpeq>
 8002ff0:	b920      	cbnz	r0, 8002ffc <pow+0x224>
 8002ff2:	4b33      	ldr	r3, [pc, #204]	; (80030c0 <pow+0x2e8>)
 8002ff4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8002ff8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002ffc:	f998 3000 	ldrsb.w	r3, [r8]
 8003000:	2b02      	cmp	r3, #2
 8003002:	d14a      	bne.n	800309a <pow+0x2c2>
 8003004:	f000 ff4c 	bl	8003ea0 <__errno>
 8003008:	2322      	movs	r3, #34	; 0x22
 800300a:	e78c      	b.n	8002f26 <pow+0x14e>
 800300c:	4b2d      	ldr	r3, [pc, #180]	; (80030c4 <pow+0x2ec>)
 800300e:	2200      	movs	r2, #0
 8003010:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003014:	4630      	mov	r0, r6
 8003016:	4652      	mov	r2, sl
 8003018:	465b      	mov	r3, fp
 800301a:	4639      	mov	r1, r7
 800301c:	f7fd fcfe 	bl	8000a1c <__aeabi_dcmplt>
 8003020:	2800      	cmp	r0, #0
 8003022:	d0eb      	beq.n	8002ffc <pow+0x224>
 8003024:	2200      	movs	r2, #0
 8003026:	4b25      	ldr	r3, [pc, #148]	; (80030bc <pow+0x2e4>)
 8003028:	4620      	mov	r0, r4
 800302a:	4629      	mov	r1, r5
 800302c:	f7fd fa84 	bl	8000538 <__aeabi_dmul>
 8003030:	4604      	mov	r4, r0
 8003032:	460d      	mov	r5, r1
 8003034:	ec45 4b10 	vmov	d0, r4, r5
 8003038:	f000 fe22 	bl	8003c80 <rint>
 800303c:	4620      	mov	r0, r4
 800303e:	ec53 2b10 	vmov	r2, r3, d0
 8003042:	4629      	mov	r1, r5
 8003044:	f7fd fce0 	bl	8000a08 <__aeabi_dcmpeq>
 8003048:	2800      	cmp	r0, #0
 800304a:	d1d7      	bne.n	8002ffc <pow+0x224>
 800304c:	2200      	movs	r2, #0
 800304e:	4b19      	ldr	r3, [pc, #100]	; (80030b4 <pow+0x2dc>)
 8003050:	e7d2      	b.n	8002ff8 <pow+0x220>
 8003052:	2200      	movs	r2, #0
 8003054:	2300      	movs	r3, #0
 8003056:	ec51 0b18 	vmov	r0, r1, d8
 800305a:	f7fd fcd5 	bl	8000a08 <__aeabi_dcmpeq>
 800305e:	2800      	cmp	r0, #0
 8003060:	f43f af30 	beq.w	8002ec4 <pow+0xec>
 8003064:	ec47 6b10 	vmov	d0, r6, r7
 8003068:	f000 fdf7 	bl	8003c5a <finite>
 800306c:	2800      	cmp	r0, #0
 800306e:	f43f af29 	beq.w	8002ec4 <pow+0xec>
 8003072:	ec45 4b10 	vmov	d0, r4, r5
 8003076:	f000 fdf0 	bl	8003c5a <finite>
 800307a:	2800      	cmp	r0, #0
 800307c:	f43f af22 	beq.w	8002ec4 <pow+0xec>
 8003080:	2304      	movs	r3, #4
 8003082:	9302      	str	r3, [sp, #8]
 8003084:	4b09      	ldr	r3, [pc, #36]	; (80030ac <pow+0x2d4>)
 8003086:	9303      	str	r3, [sp, #12]
 8003088:	2300      	movs	r3, #0
 800308a:	930a      	str	r3, [sp, #40]	; 0x28
 800308c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003090:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003094:	ed8d 9b08 	vstr	d9, [sp, #32]
 8003098:	e7b0      	b.n	8002ffc <pow+0x224>
 800309a:	a802      	add	r0, sp, #8
 800309c:	f000 fde5 	bl	8003c6a <matherr>
 80030a0:	2800      	cmp	r0, #0
 80030a2:	f47f af07 	bne.w	8002eb4 <pow+0xdc>
 80030a6:	e7ad      	b.n	8003004 <pow+0x22c>
 80030a8:	20000084 	.word	0x20000084
 80030ac:	08003ee0 	.word	0x08003ee0
 80030b0:	3ff00000 	.word	0x3ff00000
 80030b4:	fff00000 	.word	0xfff00000
 80030b8:	47efffff 	.word	0x47efffff
 80030bc:	3fe00000 	.word	0x3fe00000
 80030c0:	c7efffff 	.word	0xc7efffff
 80030c4:	7ff00000 	.word	0x7ff00000

080030c8 <__ieee754_pow>:
 80030c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030cc:	b091      	sub	sp, #68	; 0x44
 80030ce:	ed8d 1b00 	vstr	d1, [sp]
 80030d2:	e89d 0204 	ldmia.w	sp, {r2, r9}
 80030d6:	ec57 6b10 	vmov	r6, r7, d0
 80030da:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80030de:	ea58 0302 	orrs.w	r3, r8, r2
 80030e2:	ee10 aa10 	vmov	sl, s0
 80030e6:	463d      	mov	r5, r7
 80030e8:	f000 84bd 	beq.w	8003a66 <__ieee754_pow+0x99e>
 80030ec:	4b78      	ldr	r3, [pc, #480]	; (80032d0 <__ieee754_pow+0x208>)
 80030ee:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80030f2:	429c      	cmp	r4, r3
 80030f4:	dc09      	bgt.n	800310a <__ieee754_pow+0x42>
 80030f6:	d103      	bne.n	8003100 <__ieee754_pow+0x38>
 80030f8:	b93e      	cbnz	r6, 800310a <__ieee754_pow+0x42>
 80030fa:	45a0      	cmp	r8, r4
 80030fc:	dc0d      	bgt.n	800311a <__ieee754_pow+0x52>
 80030fe:	e001      	b.n	8003104 <__ieee754_pow+0x3c>
 8003100:	4598      	cmp	r8, r3
 8003102:	dc02      	bgt.n	800310a <__ieee754_pow+0x42>
 8003104:	4598      	cmp	r8, r3
 8003106:	d10e      	bne.n	8003126 <__ieee754_pow+0x5e>
 8003108:	b16a      	cbz	r2, 8003126 <__ieee754_pow+0x5e>
 800310a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800310e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8003112:	ea54 030a 	orrs.w	r3, r4, sl
 8003116:	f000 84a6 	beq.w	8003a66 <__ieee754_pow+0x99e>
 800311a:	486e      	ldr	r0, [pc, #440]	; (80032d4 <__ieee754_pow+0x20c>)
 800311c:	b011      	add	sp, #68	; 0x44
 800311e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003122:	f000 bda5 	b.w	8003c70 <nan>
 8003126:	2d00      	cmp	r5, #0
 8003128:	da53      	bge.n	80031d2 <__ieee754_pow+0x10a>
 800312a:	4b6b      	ldr	r3, [pc, #428]	; (80032d8 <__ieee754_pow+0x210>)
 800312c:	4598      	cmp	r8, r3
 800312e:	dc4d      	bgt.n	80031cc <__ieee754_pow+0x104>
 8003130:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8003134:	4598      	cmp	r8, r3
 8003136:	dd4c      	ble.n	80031d2 <__ieee754_pow+0x10a>
 8003138:	ea4f 5328 	mov.w	r3, r8, asr #20
 800313c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8003140:	2b14      	cmp	r3, #20
 8003142:	dd26      	ble.n	8003192 <__ieee754_pow+0xca>
 8003144:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8003148:	fa22 f103 	lsr.w	r1, r2, r3
 800314c:	fa01 f303 	lsl.w	r3, r1, r3
 8003150:	429a      	cmp	r2, r3
 8003152:	d13e      	bne.n	80031d2 <__ieee754_pow+0x10a>
 8003154:	f001 0101 	and.w	r1, r1, #1
 8003158:	f1c1 0b02 	rsb	fp, r1, #2
 800315c:	2a00      	cmp	r2, #0
 800315e:	d15b      	bne.n	8003218 <__ieee754_pow+0x150>
 8003160:	4b5b      	ldr	r3, [pc, #364]	; (80032d0 <__ieee754_pow+0x208>)
 8003162:	4598      	cmp	r8, r3
 8003164:	d124      	bne.n	80031b0 <__ieee754_pow+0xe8>
 8003166:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800316a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800316e:	ea53 030a 	orrs.w	r3, r3, sl
 8003172:	f000 8478 	beq.w	8003a66 <__ieee754_pow+0x99e>
 8003176:	4b59      	ldr	r3, [pc, #356]	; (80032dc <__ieee754_pow+0x214>)
 8003178:	429c      	cmp	r4, r3
 800317a:	dd2d      	ble.n	80031d8 <__ieee754_pow+0x110>
 800317c:	f1b9 0f00 	cmp.w	r9, #0
 8003180:	f280 8475 	bge.w	8003a6e <__ieee754_pow+0x9a6>
 8003184:	2000      	movs	r0, #0
 8003186:	2100      	movs	r1, #0
 8003188:	ec41 0b10 	vmov	d0, r0, r1
 800318c:	b011      	add	sp, #68	; 0x44
 800318e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003192:	2a00      	cmp	r2, #0
 8003194:	d13e      	bne.n	8003214 <__ieee754_pow+0x14c>
 8003196:	f1c3 0314 	rsb	r3, r3, #20
 800319a:	fa48 f103 	asr.w	r1, r8, r3
 800319e:	fa01 f303 	lsl.w	r3, r1, r3
 80031a2:	4598      	cmp	r8, r3
 80031a4:	f040 846b 	bne.w	8003a7e <__ieee754_pow+0x9b6>
 80031a8:	f001 0101 	and.w	r1, r1, #1
 80031ac:	f1c1 0b02 	rsb	fp, r1, #2
 80031b0:	4b4b      	ldr	r3, [pc, #300]	; (80032e0 <__ieee754_pow+0x218>)
 80031b2:	4598      	cmp	r8, r3
 80031b4:	d118      	bne.n	80031e8 <__ieee754_pow+0x120>
 80031b6:	f1b9 0f00 	cmp.w	r9, #0
 80031ba:	f280 845c 	bge.w	8003a76 <__ieee754_pow+0x9ae>
 80031be:	4948      	ldr	r1, [pc, #288]	; (80032e0 <__ieee754_pow+0x218>)
 80031c0:	4632      	mov	r2, r6
 80031c2:	463b      	mov	r3, r7
 80031c4:	2000      	movs	r0, #0
 80031c6:	f7fd fae1 	bl	800078c <__aeabi_ddiv>
 80031ca:	e7dd      	b.n	8003188 <__ieee754_pow+0xc0>
 80031cc:	f04f 0b02 	mov.w	fp, #2
 80031d0:	e7c4      	b.n	800315c <__ieee754_pow+0x94>
 80031d2:	f04f 0b00 	mov.w	fp, #0
 80031d6:	e7c1      	b.n	800315c <__ieee754_pow+0x94>
 80031d8:	f1b9 0f00 	cmp.w	r9, #0
 80031dc:	dad2      	bge.n	8003184 <__ieee754_pow+0xbc>
 80031de:	e89d 0009 	ldmia.w	sp, {r0, r3}
 80031e2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80031e6:	e7cf      	b.n	8003188 <__ieee754_pow+0xc0>
 80031e8:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80031ec:	d106      	bne.n	80031fc <__ieee754_pow+0x134>
 80031ee:	4632      	mov	r2, r6
 80031f0:	463b      	mov	r3, r7
 80031f2:	4610      	mov	r0, r2
 80031f4:	4619      	mov	r1, r3
 80031f6:	f7fd f99f 	bl	8000538 <__aeabi_dmul>
 80031fa:	e7c5      	b.n	8003188 <__ieee754_pow+0xc0>
 80031fc:	4b39      	ldr	r3, [pc, #228]	; (80032e4 <__ieee754_pow+0x21c>)
 80031fe:	4599      	cmp	r9, r3
 8003200:	d10a      	bne.n	8003218 <__ieee754_pow+0x150>
 8003202:	2d00      	cmp	r5, #0
 8003204:	db08      	blt.n	8003218 <__ieee754_pow+0x150>
 8003206:	ec47 6b10 	vmov	d0, r6, r7
 800320a:	b011      	add	sp, #68	; 0x44
 800320c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003210:	f000 bc6c 	b.w	8003aec <__ieee754_sqrt>
 8003214:	f04f 0b00 	mov.w	fp, #0
 8003218:	ec47 6b10 	vmov	d0, r6, r7
 800321c:	f000 fd16 	bl	8003c4c <fabs>
 8003220:	ec51 0b10 	vmov	r0, r1, d0
 8003224:	f1ba 0f00 	cmp.w	sl, #0
 8003228:	d127      	bne.n	800327a <__ieee754_pow+0x1b2>
 800322a:	b124      	cbz	r4, 8003236 <__ieee754_pow+0x16e>
 800322c:	4b2c      	ldr	r3, [pc, #176]	; (80032e0 <__ieee754_pow+0x218>)
 800322e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8003232:	429a      	cmp	r2, r3
 8003234:	d121      	bne.n	800327a <__ieee754_pow+0x1b2>
 8003236:	f1b9 0f00 	cmp.w	r9, #0
 800323a:	da05      	bge.n	8003248 <__ieee754_pow+0x180>
 800323c:	4602      	mov	r2, r0
 800323e:	460b      	mov	r3, r1
 8003240:	2000      	movs	r0, #0
 8003242:	4927      	ldr	r1, [pc, #156]	; (80032e0 <__ieee754_pow+0x218>)
 8003244:	f7fd faa2 	bl	800078c <__aeabi_ddiv>
 8003248:	2d00      	cmp	r5, #0
 800324a:	da9d      	bge.n	8003188 <__ieee754_pow+0xc0>
 800324c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8003250:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8003254:	ea54 030b 	orrs.w	r3, r4, fp
 8003258:	d108      	bne.n	800326c <__ieee754_pow+0x1a4>
 800325a:	4602      	mov	r2, r0
 800325c:	460b      	mov	r3, r1
 800325e:	4610      	mov	r0, r2
 8003260:	4619      	mov	r1, r3
 8003262:	f7fc ffb5 	bl	80001d0 <__aeabi_dsub>
 8003266:	4602      	mov	r2, r0
 8003268:	460b      	mov	r3, r1
 800326a:	e7ac      	b.n	80031c6 <__ieee754_pow+0xfe>
 800326c:	f1bb 0f01 	cmp.w	fp, #1
 8003270:	d18a      	bne.n	8003188 <__ieee754_pow+0xc0>
 8003272:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003276:	4619      	mov	r1, r3
 8003278:	e786      	b.n	8003188 <__ieee754_pow+0xc0>
 800327a:	0fed      	lsrs	r5, r5, #31
 800327c:	1e6b      	subs	r3, r5, #1
 800327e:	930d      	str	r3, [sp, #52]	; 0x34
 8003280:	ea5b 0303 	orrs.w	r3, fp, r3
 8003284:	d102      	bne.n	800328c <__ieee754_pow+0x1c4>
 8003286:	4632      	mov	r2, r6
 8003288:	463b      	mov	r3, r7
 800328a:	e7e8      	b.n	800325e <__ieee754_pow+0x196>
 800328c:	4b16      	ldr	r3, [pc, #88]	; (80032e8 <__ieee754_pow+0x220>)
 800328e:	4598      	cmp	r8, r3
 8003290:	f340 80fe 	ble.w	8003490 <__ieee754_pow+0x3c8>
 8003294:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8003298:	4598      	cmp	r8, r3
 800329a:	dd0a      	ble.n	80032b2 <__ieee754_pow+0x1ea>
 800329c:	4b0f      	ldr	r3, [pc, #60]	; (80032dc <__ieee754_pow+0x214>)
 800329e:	429c      	cmp	r4, r3
 80032a0:	dc0d      	bgt.n	80032be <__ieee754_pow+0x1f6>
 80032a2:	f1b9 0f00 	cmp.w	r9, #0
 80032a6:	f6bf af6d 	bge.w	8003184 <__ieee754_pow+0xbc>
 80032aa:	a307      	add	r3, pc, #28	; (adr r3, 80032c8 <__ieee754_pow+0x200>)
 80032ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032b0:	e79f      	b.n	80031f2 <__ieee754_pow+0x12a>
 80032b2:	4b0e      	ldr	r3, [pc, #56]	; (80032ec <__ieee754_pow+0x224>)
 80032b4:	429c      	cmp	r4, r3
 80032b6:	ddf4      	ble.n	80032a2 <__ieee754_pow+0x1da>
 80032b8:	4b09      	ldr	r3, [pc, #36]	; (80032e0 <__ieee754_pow+0x218>)
 80032ba:	429c      	cmp	r4, r3
 80032bc:	dd18      	ble.n	80032f0 <__ieee754_pow+0x228>
 80032be:	f1b9 0f00 	cmp.w	r9, #0
 80032c2:	dcf2      	bgt.n	80032aa <__ieee754_pow+0x1e2>
 80032c4:	e75e      	b.n	8003184 <__ieee754_pow+0xbc>
 80032c6:	bf00      	nop
 80032c8:	8800759c 	.word	0x8800759c
 80032cc:	7e37e43c 	.word	0x7e37e43c
 80032d0:	7ff00000 	.word	0x7ff00000
 80032d4:	08003ee3 	.word	0x08003ee3
 80032d8:	433fffff 	.word	0x433fffff
 80032dc:	3fefffff 	.word	0x3fefffff
 80032e0:	3ff00000 	.word	0x3ff00000
 80032e4:	3fe00000 	.word	0x3fe00000
 80032e8:	41e00000 	.word	0x41e00000
 80032ec:	3feffffe 	.word	0x3feffffe
 80032f0:	2200      	movs	r2, #0
 80032f2:	4b63      	ldr	r3, [pc, #396]	; (8003480 <__ieee754_pow+0x3b8>)
 80032f4:	f7fc ff6c 	bl	80001d0 <__aeabi_dsub>
 80032f8:	a355      	add	r3, pc, #340	; (adr r3, 8003450 <__ieee754_pow+0x388>)
 80032fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032fe:	4604      	mov	r4, r0
 8003300:	460d      	mov	r5, r1
 8003302:	f7fd f919 	bl	8000538 <__aeabi_dmul>
 8003306:	a354      	add	r3, pc, #336	; (adr r3, 8003458 <__ieee754_pow+0x390>)
 8003308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800330c:	4606      	mov	r6, r0
 800330e:	460f      	mov	r7, r1
 8003310:	4620      	mov	r0, r4
 8003312:	4629      	mov	r1, r5
 8003314:	f7fd f910 	bl	8000538 <__aeabi_dmul>
 8003318:	2200      	movs	r2, #0
 800331a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800331e:	4b59      	ldr	r3, [pc, #356]	; (8003484 <__ieee754_pow+0x3bc>)
 8003320:	4620      	mov	r0, r4
 8003322:	4629      	mov	r1, r5
 8003324:	f7fd f908 	bl	8000538 <__aeabi_dmul>
 8003328:	4602      	mov	r2, r0
 800332a:	460b      	mov	r3, r1
 800332c:	a14c      	add	r1, pc, #304	; (adr r1, 8003460 <__ieee754_pow+0x398>)
 800332e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003332:	f7fc ff4d 	bl	80001d0 <__aeabi_dsub>
 8003336:	4622      	mov	r2, r4
 8003338:	462b      	mov	r3, r5
 800333a:	f7fd f8fd 	bl	8000538 <__aeabi_dmul>
 800333e:	4602      	mov	r2, r0
 8003340:	460b      	mov	r3, r1
 8003342:	2000      	movs	r0, #0
 8003344:	4950      	ldr	r1, [pc, #320]	; (8003488 <__ieee754_pow+0x3c0>)
 8003346:	f7fc ff43 	bl	80001d0 <__aeabi_dsub>
 800334a:	4622      	mov	r2, r4
 800334c:	462b      	mov	r3, r5
 800334e:	4680      	mov	r8, r0
 8003350:	4689      	mov	r9, r1
 8003352:	4620      	mov	r0, r4
 8003354:	4629      	mov	r1, r5
 8003356:	f7fd f8ef 	bl	8000538 <__aeabi_dmul>
 800335a:	4602      	mov	r2, r0
 800335c:	460b      	mov	r3, r1
 800335e:	4640      	mov	r0, r8
 8003360:	4649      	mov	r1, r9
 8003362:	f7fd f8e9 	bl	8000538 <__aeabi_dmul>
 8003366:	a340      	add	r3, pc, #256	; (adr r3, 8003468 <__ieee754_pow+0x3a0>)
 8003368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800336c:	f7fd f8e4 	bl	8000538 <__aeabi_dmul>
 8003370:	4602      	mov	r2, r0
 8003372:	460b      	mov	r3, r1
 8003374:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003378:	f7fc ff2a 	bl	80001d0 <__aeabi_dsub>
 800337c:	4602      	mov	r2, r0
 800337e:	460b      	mov	r3, r1
 8003380:	4604      	mov	r4, r0
 8003382:	460d      	mov	r5, r1
 8003384:	4630      	mov	r0, r6
 8003386:	4639      	mov	r1, r7
 8003388:	f7fc ff24 	bl	80001d4 <__adddf3>
 800338c:	2000      	movs	r0, #0
 800338e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003392:	4632      	mov	r2, r6
 8003394:	463b      	mov	r3, r7
 8003396:	f7fc ff1b 	bl	80001d0 <__aeabi_dsub>
 800339a:	4602      	mov	r2, r0
 800339c:	460b      	mov	r3, r1
 800339e:	4620      	mov	r0, r4
 80033a0:	4629      	mov	r1, r5
 80033a2:	f7fc ff15 	bl	80001d0 <__aeabi_dsub>
 80033a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80033a8:	f10b 33ff 	add.w	r3, fp, #4294967295
 80033ac:	4313      	orrs	r3, r2
 80033ae:	4606      	mov	r6, r0
 80033b0:	460f      	mov	r7, r1
 80033b2:	f040 81eb 	bne.w	800378c <__ieee754_pow+0x6c4>
 80033b6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8003470 <__ieee754_pow+0x3a8>
 80033ba:	e9dd 4500 	ldrd	r4, r5, [sp]
 80033be:	2400      	movs	r4, #0
 80033c0:	4622      	mov	r2, r4
 80033c2:	462b      	mov	r3, r5
 80033c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80033c8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80033cc:	f7fc ff00 	bl	80001d0 <__aeabi_dsub>
 80033d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80033d4:	f7fd f8b0 	bl	8000538 <__aeabi_dmul>
 80033d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80033dc:	4680      	mov	r8, r0
 80033de:	4689      	mov	r9, r1
 80033e0:	4630      	mov	r0, r6
 80033e2:	4639      	mov	r1, r7
 80033e4:	f7fd f8a8 	bl	8000538 <__aeabi_dmul>
 80033e8:	4602      	mov	r2, r0
 80033ea:	460b      	mov	r3, r1
 80033ec:	4640      	mov	r0, r8
 80033ee:	4649      	mov	r1, r9
 80033f0:	f7fc fef0 	bl	80001d4 <__adddf3>
 80033f4:	4622      	mov	r2, r4
 80033f6:	462b      	mov	r3, r5
 80033f8:	4680      	mov	r8, r0
 80033fa:	4689      	mov	r9, r1
 80033fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003400:	f7fd f89a 	bl	8000538 <__aeabi_dmul>
 8003404:	460b      	mov	r3, r1
 8003406:	4604      	mov	r4, r0
 8003408:	460d      	mov	r5, r1
 800340a:	4602      	mov	r2, r0
 800340c:	4649      	mov	r1, r9
 800340e:	4640      	mov	r0, r8
 8003410:	e9cd 4500 	strd	r4, r5, [sp]
 8003414:	f7fc fede 	bl	80001d4 <__adddf3>
 8003418:	4b1c      	ldr	r3, [pc, #112]	; (800348c <__ieee754_pow+0x3c4>)
 800341a:	4299      	cmp	r1, r3
 800341c:	4606      	mov	r6, r0
 800341e:	460f      	mov	r7, r1
 8003420:	468b      	mov	fp, r1
 8003422:	f340 82f7 	ble.w	8003a14 <__ieee754_pow+0x94c>
 8003426:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800342a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800342e:	4303      	orrs	r3, r0
 8003430:	f000 81ea 	beq.w	8003808 <__ieee754_pow+0x740>
 8003434:	a310      	add	r3, pc, #64	; (adr r3, 8003478 <__ieee754_pow+0x3b0>)
 8003436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800343a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800343e:	f7fd f87b 	bl	8000538 <__aeabi_dmul>
 8003442:	a30d      	add	r3, pc, #52	; (adr r3, 8003478 <__ieee754_pow+0x3b0>)
 8003444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003448:	e6d5      	b.n	80031f6 <__ieee754_pow+0x12e>
 800344a:	bf00      	nop
 800344c:	f3af 8000 	nop.w
 8003450:	60000000 	.word	0x60000000
 8003454:	3ff71547 	.word	0x3ff71547
 8003458:	f85ddf44 	.word	0xf85ddf44
 800345c:	3e54ae0b 	.word	0x3e54ae0b
 8003460:	55555555 	.word	0x55555555
 8003464:	3fd55555 	.word	0x3fd55555
 8003468:	652b82fe 	.word	0x652b82fe
 800346c:	3ff71547 	.word	0x3ff71547
 8003470:	00000000 	.word	0x00000000
 8003474:	bff00000 	.word	0xbff00000
 8003478:	8800759c 	.word	0x8800759c
 800347c:	7e37e43c 	.word	0x7e37e43c
 8003480:	3ff00000 	.word	0x3ff00000
 8003484:	3fd00000 	.word	0x3fd00000
 8003488:	3fe00000 	.word	0x3fe00000
 800348c:	408fffff 	.word	0x408fffff
 8003490:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8003494:	f04f 0200 	mov.w	r2, #0
 8003498:	da05      	bge.n	80034a6 <__ieee754_pow+0x3de>
 800349a:	4bd3      	ldr	r3, [pc, #844]	; (80037e8 <__ieee754_pow+0x720>)
 800349c:	f7fd f84c 	bl	8000538 <__aeabi_dmul>
 80034a0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80034a4:	460c      	mov	r4, r1
 80034a6:	1523      	asrs	r3, r4, #20
 80034a8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80034ac:	4413      	add	r3, r2
 80034ae:	9307      	str	r3, [sp, #28]
 80034b0:	4bce      	ldr	r3, [pc, #824]	; (80037ec <__ieee754_pow+0x724>)
 80034b2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80034b6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80034ba:	429c      	cmp	r4, r3
 80034bc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80034c0:	dd08      	ble.n	80034d4 <__ieee754_pow+0x40c>
 80034c2:	4bcb      	ldr	r3, [pc, #812]	; (80037f0 <__ieee754_pow+0x728>)
 80034c4:	429c      	cmp	r4, r3
 80034c6:	f340 815e 	ble.w	8003786 <__ieee754_pow+0x6be>
 80034ca:	9b07      	ldr	r3, [sp, #28]
 80034cc:	3301      	adds	r3, #1
 80034ce:	9307      	str	r3, [sp, #28]
 80034d0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80034d4:	f04f 0a00 	mov.w	sl, #0
 80034d8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80034dc:	930c      	str	r3, [sp, #48]	; 0x30
 80034de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80034e0:	4bc4      	ldr	r3, [pc, #784]	; (80037f4 <__ieee754_pow+0x72c>)
 80034e2:	4413      	add	r3, r2
 80034e4:	ed93 7b00 	vldr	d7, [r3]
 80034e8:	4629      	mov	r1, r5
 80034ea:	ec53 2b17 	vmov	r2, r3, d7
 80034ee:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80034f2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80034f6:	f7fc fe6b 	bl	80001d0 <__aeabi_dsub>
 80034fa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80034fe:	4606      	mov	r6, r0
 8003500:	460f      	mov	r7, r1
 8003502:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003506:	f7fc fe65 	bl	80001d4 <__adddf3>
 800350a:	4602      	mov	r2, r0
 800350c:	460b      	mov	r3, r1
 800350e:	2000      	movs	r0, #0
 8003510:	49b9      	ldr	r1, [pc, #740]	; (80037f8 <__ieee754_pow+0x730>)
 8003512:	f7fd f93b 	bl	800078c <__aeabi_ddiv>
 8003516:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800351a:	4602      	mov	r2, r0
 800351c:	460b      	mov	r3, r1
 800351e:	4630      	mov	r0, r6
 8003520:	4639      	mov	r1, r7
 8003522:	f7fd f809 	bl	8000538 <__aeabi_dmul>
 8003526:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800352a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800352e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8003532:	2300      	movs	r3, #0
 8003534:	9302      	str	r3, [sp, #8]
 8003536:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800353a:	106d      	asrs	r5, r5, #1
 800353c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8003540:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8003544:	2200      	movs	r2, #0
 8003546:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800354a:	4640      	mov	r0, r8
 800354c:	4649      	mov	r1, r9
 800354e:	4614      	mov	r4, r2
 8003550:	461d      	mov	r5, r3
 8003552:	f7fc fff1 	bl	8000538 <__aeabi_dmul>
 8003556:	4602      	mov	r2, r0
 8003558:	460b      	mov	r3, r1
 800355a:	4630      	mov	r0, r6
 800355c:	4639      	mov	r1, r7
 800355e:	f7fc fe37 	bl	80001d0 <__aeabi_dsub>
 8003562:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003566:	4606      	mov	r6, r0
 8003568:	460f      	mov	r7, r1
 800356a:	4620      	mov	r0, r4
 800356c:	4629      	mov	r1, r5
 800356e:	f7fc fe2f 	bl	80001d0 <__aeabi_dsub>
 8003572:	4602      	mov	r2, r0
 8003574:	460b      	mov	r3, r1
 8003576:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800357a:	f7fc fe29 	bl	80001d0 <__aeabi_dsub>
 800357e:	4642      	mov	r2, r8
 8003580:	464b      	mov	r3, r9
 8003582:	f7fc ffd9 	bl	8000538 <__aeabi_dmul>
 8003586:	4602      	mov	r2, r0
 8003588:	460b      	mov	r3, r1
 800358a:	4630      	mov	r0, r6
 800358c:	4639      	mov	r1, r7
 800358e:	f7fc fe1f 	bl	80001d0 <__aeabi_dsub>
 8003592:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8003596:	f7fc ffcf 	bl	8000538 <__aeabi_dmul>
 800359a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800359e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80035a2:	4610      	mov	r0, r2
 80035a4:	4619      	mov	r1, r3
 80035a6:	f7fc ffc7 	bl	8000538 <__aeabi_dmul>
 80035aa:	a37b      	add	r3, pc, #492	; (adr r3, 8003798 <__ieee754_pow+0x6d0>)
 80035ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035b0:	4604      	mov	r4, r0
 80035b2:	460d      	mov	r5, r1
 80035b4:	f7fc ffc0 	bl	8000538 <__aeabi_dmul>
 80035b8:	a379      	add	r3, pc, #484	; (adr r3, 80037a0 <__ieee754_pow+0x6d8>)
 80035ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035be:	f7fc fe09 	bl	80001d4 <__adddf3>
 80035c2:	4622      	mov	r2, r4
 80035c4:	462b      	mov	r3, r5
 80035c6:	f7fc ffb7 	bl	8000538 <__aeabi_dmul>
 80035ca:	a377      	add	r3, pc, #476	; (adr r3, 80037a8 <__ieee754_pow+0x6e0>)
 80035cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d0:	f7fc fe00 	bl	80001d4 <__adddf3>
 80035d4:	4622      	mov	r2, r4
 80035d6:	462b      	mov	r3, r5
 80035d8:	f7fc ffae 	bl	8000538 <__aeabi_dmul>
 80035dc:	a374      	add	r3, pc, #464	; (adr r3, 80037b0 <__ieee754_pow+0x6e8>)
 80035de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e2:	f7fc fdf7 	bl	80001d4 <__adddf3>
 80035e6:	4622      	mov	r2, r4
 80035e8:	462b      	mov	r3, r5
 80035ea:	f7fc ffa5 	bl	8000538 <__aeabi_dmul>
 80035ee:	a372      	add	r3, pc, #456	; (adr r3, 80037b8 <__ieee754_pow+0x6f0>)
 80035f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035f4:	f7fc fdee 	bl	80001d4 <__adddf3>
 80035f8:	4622      	mov	r2, r4
 80035fa:	462b      	mov	r3, r5
 80035fc:	f7fc ff9c 	bl	8000538 <__aeabi_dmul>
 8003600:	a36f      	add	r3, pc, #444	; (adr r3, 80037c0 <__ieee754_pow+0x6f8>)
 8003602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003606:	f7fc fde5 	bl	80001d4 <__adddf3>
 800360a:	4622      	mov	r2, r4
 800360c:	4606      	mov	r6, r0
 800360e:	460f      	mov	r7, r1
 8003610:	462b      	mov	r3, r5
 8003612:	4620      	mov	r0, r4
 8003614:	4629      	mov	r1, r5
 8003616:	f7fc ff8f 	bl	8000538 <__aeabi_dmul>
 800361a:	4602      	mov	r2, r0
 800361c:	460b      	mov	r3, r1
 800361e:	4630      	mov	r0, r6
 8003620:	4639      	mov	r1, r7
 8003622:	f7fc ff89 	bl	8000538 <__aeabi_dmul>
 8003626:	4642      	mov	r2, r8
 8003628:	4604      	mov	r4, r0
 800362a:	460d      	mov	r5, r1
 800362c:	464b      	mov	r3, r9
 800362e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003632:	f7fc fdcf 	bl	80001d4 <__adddf3>
 8003636:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800363a:	f7fc ff7d 	bl	8000538 <__aeabi_dmul>
 800363e:	4622      	mov	r2, r4
 8003640:	462b      	mov	r3, r5
 8003642:	f7fc fdc7 	bl	80001d4 <__adddf3>
 8003646:	4642      	mov	r2, r8
 8003648:	4606      	mov	r6, r0
 800364a:	460f      	mov	r7, r1
 800364c:	464b      	mov	r3, r9
 800364e:	4640      	mov	r0, r8
 8003650:	4649      	mov	r1, r9
 8003652:	f7fc ff71 	bl	8000538 <__aeabi_dmul>
 8003656:	2200      	movs	r2, #0
 8003658:	4b68      	ldr	r3, [pc, #416]	; (80037fc <__ieee754_pow+0x734>)
 800365a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800365e:	f7fc fdb9 	bl	80001d4 <__adddf3>
 8003662:	4632      	mov	r2, r6
 8003664:	463b      	mov	r3, r7
 8003666:	f7fc fdb5 	bl	80001d4 <__adddf3>
 800366a:	9802      	ldr	r0, [sp, #8]
 800366c:	460d      	mov	r5, r1
 800366e:	4604      	mov	r4, r0
 8003670:	4602      	mov	r2, r0
 8003672:	460b      	mov	r3, r1
 8003674:	4640      	mov	r0, r8
 8003676:	4649      	mov	r1, r9
 8003678:	f7fc ff5e 	bl	8000538 <__aeabi_dmul>
 800367c:	2200      	movs	r2, #0
 800367e:	4680      	mov	r8, r0
 8003680:	4689      	mov	r9, r1
 8003682:	4b5e      	ldr	r3, [pc, #376]	; (80037fc <__ieee754_pow+0x734>)
 8003684:	4620      	mov	r0, r4
 8003686:	4629      	mov	r1, r5
 8003688:	f7fc fda2 	bl	80001d0 <__aeabi_dsub>
 800368c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003690:	f7fc fd9e 	bl	80001d0 <__aeabi_dsub>
 8003694:	4602      	mov	r2, r0
 8003696:	460b      	mov	r3, r1
 8003698:	4630      	mov	r0, r6
 800369a:	4639      	mov	r1, r7
 800369c:	f7fc fd98 	bl	80001d0 <__aeabi_dsub>
 80036a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80036a4:	f7fc ff48 	bl	8000538 <__aeabi_dmul>
 80036a8:	4622      	mov	r2, r4
 80036aa:	4606      	mov	r6, r0
 80036ac:	460f      	mov	r7, r1
 80036ae:	462b      	mov	r3, r5
 80036b0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80036b4:	f7fc ff40 	bl	8000538 <__aeabi_dmul>
 80036b8:	4602      	mov	r2, r0
 80036ba:	460b      	mov	r3, r1
 80036bc:	4630      	mov	r0, r6
 80036be:	4639      	mov	r1, r7
 80036c0:	f7fc fd88 	bl	80001d4 <__adddf3>
 80036c4:	4606      	mov	r6, r0
 80036c6:	460f      	mov	r7, r1
 80036c8:	4602      	mov	r2, r0
 80036ca:	460b      	mov	r3, r1
 80036cc:	4640      	mov	r0, r8
 80036ce:	4649      	mov	r1, r9
 80036d0:	f7fc fd80 	bl	80001d4 <__adddf3>
 80036d4:	9802      	ldr	r0, [sp, #8]
 80036d6:	a33c      	add	r3, pc, #240	; (adr r3, 80037c8 <__ieee754_pow+0x700>)
 80036d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036dc:	4604      	mov	r4, r0
 80036de:	460d      	mov	r5, r1
 80036e0:	f7fc ff2a 	bl	8000538 <__aeabi_dmul>
 80036e4:	4642      	mov	r2, r8
 80036e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80036ea:	464b      	mov	r3, r9
 80036ec:	4620      	mov	r0, r4
 80036ee:	4629      	mov	r1, r5
 80036f0:	f7fc fd6e 	bl	80001d0 <__aeabi_dsub>
 80036f4:	4602      	mov	r2, r0
 80036f6:	460b      	mov	r3, r1
 80036f8:	4630      	mov	r0, r6
 80036fa:	4639      	mov	r1, r7
 80036fc:	f7fc fd68 	bl	80001d0 <__aeabi_dsub>
 8003700:	a333      	add	r3, pc, #204	; (adr r3, 80037d0 <__ieee754_pow+0x708>)
 8003702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003706:	f7fc ff17 	bl	8000538 <__aeabi_dmul>
 800370a:	a333      	add	r3, pc, #204	; (adr r3, 80037d8 <__ieee754_pow+0x710>)
 800370c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003710:	4606      	mov	r6, r0
 8003712:	460f      	mov	r7, r1
 8003714:	4620      	mov	r0, r4
 8003716:	4629      	mov	r1, r5
 8003718:	f7fc ff0e 	bl	8000538 <__aeabi_dmul>
 800371c:	4602      	mov	r2, r0
 800371e:	460b      	mov	r3, r1
 8003720:	4630      	mov	r0, r6
 8003722:	4639      	mov	r1, r7
 8003724:	f7fc fd56 	bl	80001d4 <__adddf3>
 8003728:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800372a:	4b35      	ldr	r3, [pc, #212]	; (8003800 <__ieee754_pow+0x738>)
 800372c:	4413      	add	r3, r2
 800372e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003732:	f7fc fd4f 	bl	80001d4 <__adddf3>
 8003736:	4604      	mov	r4, r0
 8003738:	9807      	ldr	r0, [sp, #28]
 800373a:	460d      	mov	r5, r1
 800373c:	f7fc fe96 	bl	800046c <__aeabi_i2d>
 8003740:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003742:	4b30      	ldr	r3, [pc, #192]	; (8003804 <__ieee754_pow+0x73c>)
 8003744:	4413      	add	r3, r2
 8003746:	e9d3 8900 	ldrd	r8, r9, [r3]
 800374a:	4606      	mov	r6, r0
 800374c:	460f      	mov	r7, r1
 800374e:	4622      	mov	r2, r4
 8003750:	462b      	mov	r3, r5
 8003752:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003756:	f7fc fd3d 	bl	80001d4 <__adddf3>
 800375a:	4642      	mov	r2, r8
 800375c:	464b      	mov	r3, r9
 800375e:	f7fc fd39 	bl	80001d4 <__adddf3>
 8003762:	4632      	mov	r2, r6
 8003764:	463b      	mov	r3, r7
 8003766:	f7fc fd35 	bl	80001d4 <__adddf3>
 800376a:	9802      	ldr	r0, [sp, #8]
 800376c:	4632      	mov	r2, r6
 800376e:	463b      	mov	r3, r7
 8003770:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003774:	f7fc fd2c 	bl	80001d0 <__aeabi_dsub>
 8003778:	4642      	mov	r2, r8
 800377a:	464b      	mov	r3, r9
 800377c:	f7fc fd28 	bl	80001d0 <__aeabi_dsub>
 8003780:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003784:	e607      	b.n	8003396 <__ieee754_pow+0x2ce>
 8003786:	f04f 0a01 	mov.w	sl, #1
 800378a:	e6a5      	b.n	80034d8 <__ieee754_pow+0x410>
 800378c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80037e0 <__ieee754_pow+0x718>
 8003790:	e613      	b.n	80033ba <__ieee754_pow+0x2f2>
 8003792:	bf00      	nop
 8003794:	f3af 8000 	nop.w
 8003798:	4a454eef 	.word	0x4a454eef
 800379c:	3fca7e28 	.word	0x3fca7e28
 80037a0:	93c9db65 	.word	0x93c9db65
 80037a4:	3fcd864a 	.word	0x3fcd864a
 80037a8:	a91d4101 	.word	0xa91d4101
 80037ac:	3fd17460 	.word	0x3fd17460
 80037b0:	518f264d 	.word	0x518f264d
 80037b4:	3fd55555 	.word	0x3fd55555
 80037b8:	db6fabff 	.word	0xdb6fabff
 80037bc:	3fdb6db6 	.word	0x3fdb6db6
 80037c0:	33333303 	.word	0x33333303
 80037c4:	3fe33333 	.word	0x3fe33333
 80037c8:	e0000000 	.word	0xe0000000
 80037cc:	3feec709 	.word	0x3feec709
 80037d0:	dc3a03fd 	.word	0xdc3a03fd
 80037d4:	3feec709 	.word	0x3feec709
 80037d8:	145b01f5 	.word	0x145b01f5
 80037dc:	be3e2fe0 	.word	0xbe3e2fe0
 80037e0:	00000000 	.word	0x00000000
 80037e4:	3ff00000 	.word	0x3ff00000
 80037e8:	43400000 	.word	0x43400000
 80037ec:	0003988e 	.word	0x0003988e
 80037f0:	000bb679 	.word	0x000bb679
 80037f4:	08003ee8 	.word	0x08003ee8
 80037f8:	3ff00000 	.word	0x3ff00000
 80037fc:	40080000 	.word	0x40080000
 8003800:	08003f08 	.word	0x08003f08
 8003804:	08003ef8 	.word	0x08003ef8
 8003808:	a3b6      	add	r3, pc, #728	; (adr r3, 8003ae4 <__ieee754_pow+0xa1c>)
 800380a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380e:	4640      	mov	r0, r8
 8003810:	4649      	mov	r1, r9
 8003812:	f7fc fcdf 	bl	80001d4 <__adddf3>
 8003816:	4622      	mov	r2, r4
 8003818:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800381c:	462b      	mov	r3, r5
 800381e:	4630      	mov	r0, r6
 8003820:	4639      	mov	r1, r7
 8003822:	f7fc fcd5 	bl	80001d0 <__aeabi_dsub>
 8003826:	4602      	mov	r2, r0
 8003828:	460b      	mov	r3, r1
 800382a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800382e:	f7fd f913 	bl	8000a58 <__aeabi_dcmpgt>
 8003832:	2800      	cmp	r0, #0
 8003834:	f47f adfe 	bne.w	8003434 <__ieee754_pow+0x36c>
 8003838:	4aa5      	ldr	r2, [pc, #660]	; (8003ad0 <__ieee754_pow+0xa08>)
 800383a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800383e:	4293      	cmp	r3, r2
 8003840:	f340 810c 	ble.w	8003a5c <__ieee754_pow+0x994>
 8003844:	151b      	asrs	r3, r3, #20
 8003846:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800384a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800384e:	fa4a f303 	asr.w	r3, sl, r3
 8003852:	445b      	add	r3, fp
 8003854:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8003858:	4e9e      	ldr	r6, [pc, #632]	; (8003ad4 <__ieee754_pow+0xa0c>)
 800385a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800385e:	4116      	asrs	r6, r2
 8003860:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8003864:	2000      	movs	r0, #0
 8003866:	ea23 0106 	bic.w	r1, r3, r6
 800386a:	f1c2 0214 	rsb	r2, r2, #20
 800386e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8003872:	fa4a fa02 	asr.w	sl, sl, r2
 8003876:	f1bb 0f00 	cmp.w	fp, #0
 800387a:	4602      	mov	r2, r0
 800387c:	460b      	mov	r3, r1
 800387e:	4620      	mov	r0, r4
 8003880:	4629      	mov	r1, r5
 8003882:	bfb8      	it	lt
 8003884:	f1ca 0a00 	rsblt	sl, sl, #0
 8003888:	f7fc fca2 	bl	80001d0 <__aeabi_dsub>
 800388c:	e9cd 0100 	strd	r0, r1, [sp]
 8003890:	4642      	mov	r2, r8
 8003892:	464b      	mov	r3, r9
 8003894:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003898:	f7fc fc9c 	bl	80001d4 <__adddf3>
 800389c:	2000      	movs	r0, #0
 800389e:	a37a      	add	r3, pc, #488	; (adr r3, 8003a88 <__ieee754_pow+0x9c0>)
 80038a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a4:	4604      	mov	r4, r0
 80038a6:	460d      	mov	r5, r1
 80038a8:	f7fc fe46 	bl	8000538 <__aeabi_dmul>
 80038ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 80038b0:	4606      	mov	r6, r0
 80038b2:	460f      	mov	r7, r1
 80038b4:	4620      	mov	r0, r4
 80038b6:	4629      	mov	r1, r5
 80038b8:	f7fc fc8a 	bl	80001d0 <__aeabi_dsub>
 80038bc:	4602      	mov	r2, r0
 80038be:	460b      	mov	r3, r1
 80038c0:	4640      	mov	r0, r8
 80038c2:	4649      	mov	r1, r9
 80038c4:	f7fc fc84 	bl	80001d0 <__aeabi_dsub>
 80038c8:	a371      	add	r3, pc, #452	; (adr r3, 8003a90 <__ieee754_pow+0x9c8>)
 80038ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ce:	f7fc fe33 	bl	8000538 <__aeabi_dmul>
 80038d2:	a371      	add	r3, pc, #452	; (adr r3, 8003a98 <__ieee754_pow+0x9d0>)
 80038d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038d8:	4680      	mov	r8, r0
 80038da:	4689      	mov	r9, r1
 80038dc:	4620      	mov	r0, r4
 80038de:	4629      	mov	r1, r5
 80038e0:	f7fc fe2a 	bl	8000538 <__aeabi_dmul>
 80038e4:	4602      	mov	r2, r0
 80038e6:	460b      	mov	r3, r1
 80038e8:	4640      	mov	r0, r8
 80038ea:	4649      	mov	r1, r9
 80038ec:	f7fc fc72 	bl	80001d4 <__adddf3>
 80038f0:	4604      	mov	r4, r0
 80038f2:	460d      	mov	r5, r1
 80038f4:	4602      	mov	r2, r0
 80038f6:	460b      	mov	r3, r1
 80038f8:	4630      	mov	r0, r6
 80038fa:	4639      	mov	r1, r7
 80038fc:	f7fc fc6a 	bl	80001d4 <__adddf3>
 8003900:	4632      	mov	r2, r6
 8003902:	463b      	mov	r3, r7
 8003904:	4680      	mov	r8, r0
 8003906:	4689      	mov	r9, r1
 8003908:	f7fc fc62 	bl	80001d0 <__aeabi_dsub>
 800390c:	4602      	mov	r2, r0
 800390e:	460b      	mov	r3, r1
 8003910:	4620      	mov	r0, r4
 8003912:	4629      	mov	r1, r5
 8003914:	f7fc fc5c 	bl	80001d0 <__aeabi_dsub>
 8003918:	4642      	mov	r2, r8
 800391a:	4606      	mov	r6, r0
 800391c:	460f      	mov	r7, r1
 800391e:	464b      	mov	r3, r9
 8003920:	4640      	mov	r0, r8
 8003922:	4649      	mov	r1, r9
 8003924:	f7fc fe08 	bl	8000538 <__aeabi_dmul>
 8003928:	a35d      	add	r3, pc, #372	; (adr r3, 8003aa0 <__ieee754_pow+0x9d8>)
 800392a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392e:	4604      	mov	r4, r0
 8003930:	460d      	mov	r5, r1
 8003932:	f7fc fe01 	bl	8000538 <__aeabi_dmul>
 8003936:	a35c      	add	r3, pc, #368	; (adr r3, 8003aa8 <__ieee754_pow+0x9e0>)
 8003938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800393c:	f7fc fc48 	bl	80001d0 <__aeabi_dsub>
 8003940:	4622      	mov	r2, r4
 8003942:	462b      	mov	r3, r5
 8003944:	f7fc fdf8 	bl	8000538 <__aeabi_dmul>
 8003948:	a359      	add	r3, pc, #356	; (adr r3, 8003ab0 <__ieee754_pow+0x9e8>)
 800394a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800394e:	f7fc fc41 	bl	80001d4 <__adddf3>
 8003952:	4622      	mov	r2, r4
 8003954:	462b      	mov	r3, r5
 8003956:	f7fc fdef 	bl	8000538 <__aeabi_dmul>
 800395a:	a357      	add	r3, pc, #348	; (adr r3, 8003ab8 <__ieee754_pow+0x9f0>)
 800395c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003960:	f7fc fc36 	bl	80001d0 <__aeabi_dsub>
 8003964:	4622      	mov	r2, r4
 8003966:	462b      	mov	r3, r5
 8003968:	f7fc fde6 	bl	8000538 <__aeabi_dmul>
 800396c:	a354      	add	r3, pc, #336	; (adr r3, 8003ac0 <__ieee754_pow+0x9f8>)
 800396e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003972:	f7fc fc2f 	bl	80001d4 <__adddf3>
 8003976:	4622      	mov	r2, r4
 8003978:	462b      	mov	r3, r5
 800397a:	f7fc fddd 	bl	8000538 <__aeabi_dmul>
 800397e:	4602      	mov	r2, r0
 8003980:	460b      	mov	r3, r1
 8003982:	4640      	mov	r0, r8
 8003984:	4649      	mov	r1, r9
 8003986:	f7fc fc23 	bl	80001d0 <__aeabi_dsub>
 800398a:	4604      	mov	r4, r0
 800398c:	460d      	mov	r5, r1
 800398e:	4602      	mov	r2, r0
 8003990:	460b      	mov	r3, r1
 8003992:	4640      	mov	r0, r8
 8003994:	4649      	mov	r1, r9
 8003996:	f7fc fdcf 	bl	8000538 <__aeabi_dmul>
 800399a:	2200      	movs	r2, #0
 800399c:	e9cd 0100 	strd	r0, r1, [sp]
 80039a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80039a4:	4620      	mov	r0, r4
 80039a6:	4629      	mov	r1, r5
 80039a8:	f7fc fc12 	bl	80001d0 <__aeabi_dsub>
 80039ac:	4602      	mov	r2, r0
 80039ae:	460b      	mov	r3, r1
 80039b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80039b4:	f7fc feea 	bl	800078c <__aeabi_ddiv>
 80039b8:	4632      	mov	r2, r6
 80039ba:	4604      	mov	r4, r0
 80039bc:	460d      	mov	r5, r1
 80039be:	463b      	mov	r3, r7
 80039c0:	4640      	mov	r0, r8
 80039c2:	4649      	mov	r1, r9
 80039c4:	f7fc fdb8 	bl	8000538 <__aeabi_dmul>
 80039c8:	4632      	mov	r2, r6
 80039ca:	463b      	mov	r3, r7
 80039cc:	f7fc fc02 	bl	80001d4 <__adddf3>
 80039d0:	4602      	mov	r2, r0
 80039d2:	460b      	mov	r3, r1
 80039d4:	4620      	mov	r0, r4
 80039d6:	4629      	mov	r1, r5
 80039d8:	f7fc fbfa 	bl	80001d0 <__aeabi_dsub>
 80039dc:	4642      	mov	r2, r8
 80039de:	464b      	mov	r3, r9
 80039e0:	f7fc fbf6 	bl	80001d0 <__aeabi_dsub>
 80039e4:	4602      	mov	r2, r0
 80039e6:	460b      	mov	r3, r1
 80039e8:	2000      	movs	r0, #0
 80039ea:	493b      	ldr	r1, [pc, #236]	; (8003ad8 <__ieee754_pow+0xa10>)
 80039ec:	f7fc fbf0 	bl	80001d0 <__aeabi_dsub>
 80039f0:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80039f4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80039f8:	4602      	mov	r2, r0
 80039fa:	460b      	mov	r3, r1
 80039fc:	da31      	bge.n	8003a62 <__ieee754_pow+0x99a>
 80039fe:	4650      	mov	r0, sl
 8003a00:	ec43 2b10 	vmov	d0, r2, r3
 8003a04:	f000 f9c4 	bl	8003d90 <scalbn>
 8003a08:	ec51 0b10 	vmov	r0, r1, d0
 8003a0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a10:	f7ff bbf1 	b.w	80031f6 <__ieee754_pow+0x12e>
 8003a14:	4b31      	ldr	r3, [pc, #196]	; (8003adc <__ieee754_pow+0xa14>)
 8003a16:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8003a1a:	429e      	cmp	r6, r3
 8003a1c:	f77f af0c 	ble.w	8003838 <__ieee754_pow+0x770>
 8003a20:	4b2f      	ldr	r3, [pc, #188]	; (8003ae0 <__ieee754_pow+0xa18>)
 8003a22:	440b      	add	r3, r1
 8003a24:	4303      	orrs	r3, r0
 8003a26:	d00b      	beq.n	8003a40 <__ieee754_pow+0x978>
 8003a28:	a327      	add	r3, pc, #156	; (adr r3, 8003ac8 <__ieee754_pow+0xa00>)
 8003a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a32:	f7fc fd81 	bl	8000538 <__aeabi_dmul>
 8003a36:	a324      	add	r3, pc, #144	; (adr r3, 8003ac8 <__ieee754_pow+0xa00>)
 8003a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a3c:	f7ff bbdb 	b.w	80031f6 <__ieee754_pow+0x12e>
 8003a40:	4622      	mov	r2, r4
 8003a42:	462b      	mov	r3, r5
 8003a44:	f7fc fbc4 	bl	80001d0 <__aeabi_dsub>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	460b      	mov	r3, r1
 8003a4c:	4640      	mov	r0, r8
 8003a4e:	4649      	mov	r1, r9
 8003a50:	f7fc ffee 	bl	8000a30 <__aeabi_dcmple>
 8003a54:	2800      	cmp	r0, #0
 8003a56:	f43f aeef 	beq.w	8003838 <__ieee754_pow+0x770>
 8003a5a:	e7e5      	b.n	8003a28 <__ieee754_pow+0x960>
 8003a5c:	f04f 0a00 	mov.w	sl, #0
 8003a60:	e716      	b.n	8003890 <__ieee754_pow+0x7c8>
 8003a62:	4621      	mov	r1, r4
 8003a64:	e7d2      	b.n	8003a0c <__ieee754_pow+0x944>
 8003a66:	2000      	movs	r0, #0
 8003a68:	491b      	ldr	r1, [pc, #108]	; (8003ad8 <__ieee754_pow+0xa10>)
 8003a6a:	f7ff bb8d 	b.w	8003188 <__ieee754_pow+0xc0>
 8003a6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003a72:	f7ff bb89 	b.w	8003188 <__ieee754_pow+0xc0>
 8003a76:	4630      	mov	r0, r6
 8003a78:	4639      	mov	r1, r7
 8003a7a:	f7ff bb85 	b.w	8003188 <__ieee754_pow+0xc0>
 8003a7e:	4693      	mov	fp, r2
 8003a80:	f7ff bb96 	b.w	80031b0 <__ieee754_pow+0xe8>
 8003a84:	f3af 8000 	nop.w
 8003a88:	00000000 	.word	0x00000000
 8003a8c:	3fe62e43 	.word	0x3fe62e43
 8003a90:	fefa39ef 	.word	0xfefa39ef
 8003a94:	3fe62e42 	.word	0x3fe62e42
 8003a98:	0ca86c39 	.word	0x0ca86c39
 8003a9c:	be205c61 	.word	0xbe205c61
 8003aa0:	72bea4d0 	.word	0x72bea4d0
 8003aa4:	3e663769 	.word	0x3e663769
 8003aa8:	c5d26bf1 	.word	0xc5d26bf1
 8003aac:	3ebbbd41 	.word	0x3ebbbd41
 8003ab0:	af25de2c 	.word	0xaf25de2c
 8003ab4:	3f11566a 	.word	0x3f11566a
 8003ab8:	16bebd93 	.word	0x16bebd93
 8003abc:	3f66c16c 	.word	0x3f66c16c
 8003ac0:	5555553e 	.word	0x5555553e
 8003ac4:	3fc55555 	.word	0x3fc55555
 8003ac8:	c2f8f359 	.word	0xc2f8f359
 8003acc:	01a56e1f 	.word	0x01a56e1f
 8003ad0:	3fe00000 	.word	0x3fe00000
 8003ad4:	000fffff 	.word	0x000fffff
 8003ad8:	3ff00000 	.word	0x3ff00000
 8003adc:	4090cbff 	.word	0x4090cbff
 8003ae0:	3f6f3400 	.word	0x3f6f3400
 8003ae4:	652b82fe 	.word	0x652b82fe
 8003ae8:	3c971547 	.word	0x3c971547

08003aec <__ieee754_sqrt>:
 8003aec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003af0:	ec55 4b10 	vmov	r4, r5, d0
 8003af4:	4e54      	ldr	r6, [pc, #336]	; (8003c48 <__ieee754_sqrt+0x15c>)
 8003af6:	43ae      	bics	r6, r5
 8003af8:	ee10 0a10 	vmov	r0, s0
 8003afc:	462b      	mov	r3, r5
 8003afe:	462a      	mov	r2, r5
 8003b00:	4621      	mov	r1, r4
 8003b02:	d113      	bne.n	8003b2c <__ieee754_sqrt+0x40>
 8003b04:	ee10 2a10 	vmov	r2, s0
 8003b08:	462b      	mov	r3, r5
 8003b0a:	ee10 0a10 	vmov	r0, s0
 8003b0e:	4629      	mov	r1, r5
 8003b10:	f7fc fd12 	bl	8000538 <__aeabi_dmul>
 8003b14:	4602      	mov	r2, r0
 8003b16:	460b      	mov	r3, r1
 8003b18:	4620      	mov	r0, r4
 8003b1a:	4629      	mov	r1, r5
 8003b1c:	f7fc fb5a 	bl	80001d4 <__adddf3>
 8003b20:	4604      	mov	r4, r0
 8003b22:	460d      	mov	r5, r1
 8003b24:	ec45 4b10 	vmov	d0, r4, r5
 8003b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b2c:	2d00      	cmp	r5, #0
 8003b2e:	dc10      	bgt.n	8003b52 <__ieee754_sqrt+0x66>
 8003b30:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8003b34:	4330      	orrs	r0, r6
 8003b36:	d0f5      	beq.n	8003b24 <__ieee754_sqrt+0x38>
 8003b38:	b15d      	cbz	r5, 8003b52 <__ieee754_sqrt+0x66>
 8003b3a:	ee10 2a10 	vmov	r2, s0
 8003b3e:	462b      	mov	r3, r5
 8003b40:	4620      	mov	r0, r4
 8003b42:	4629      	mov	r1, r5
 8003b44:	f7fc fb44 	bl	80001d0 <__aeabi_dsub>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	f7fc fe1e 	bl	800078c <__aeabi_ddiv>
 8003b50:	e7e6      	b.n	8003b20 <__ieee754_sqrt+0x34>
 8003b52:	151b      	asrs	r3, r3, #20
 8003b54:	d10c      	bne.n	8003b70 <__ieee754_sqrt+0x84>
 8003b56:	2a00      	cmp	r2, #0
 8003b58:	d06d      	beq.n	8003c36 <__ieee754_sqrt+0x14a>
 8003b5a:	2000      	movs	r0, #0
 8003b5c:	02d6      	lsls	r6, r2, #11
 8003b5e:	d56e      	bpl.n	8003c3e <__ieee754_sqrt+0x152>
 8003b60:	1e44      	subs	r4, r0, #1
 8003b62:	1b1b      	subs	r3, r3, r4
 8003b64:	f1c0 0420 	rsb	r4, r0, #32
 8003b68:	fa21 f404 	lsr.w	r4, r1, r4
 8003b6c:	4322      	orrs	r2, r4
 8003b6e:	4081      	lsls	r1, r0
 8003b70:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8003b74:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8003b78:	07dd      	lsls	r5, r3, #31
 8003b7a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003b7e:	bf42      	ittt	mi
 8003b80:	0052      	lslmi	r2, r2, #1
 8003b82:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8003b86:	0049      	lslmi	r1, r1, #1
 8003b88:	1058      	asrs	r0, r3, #1
 8003b8a:	2500      	movs	r5, #0
 8003b8c:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8003b90:	441a      	add	r2, r3
 8003b92:	0049      	lsls	r1, r1, #1
 8003b94:	2316      	movs	r3, #22
 8003b96:	462c      	mov	r4, r5
 8003b98:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8003b9c:	19a7      	adds	r7, r4, r6
 8003b9e:	4297      	cmp	r7, r2
 8003ba0:	bfde      	ittt	le
 8003ba2:	1bd2      	suble	r2, r2, r7
 8003ba4:	19bc      	addle	r4, r7, r6
 8003ba6:	19ad      	addle	r5, r5, r6
 8003ba8:	0052      	lsls	r2, r2, #1
 8003baa:	3b01      	subs	r3, #1
 8003bac:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8003bb0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8003bb4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8003bb8:	d1f0      	bne.n	8003b9c <__ieee754_sqrt+0xb0>
 8003bba:	f04f 0e20 	mov.w	lr, #32
 8003bbe:	469c      	mov	ip, r3
 8003bc0:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8003bc4:	42a2      	cmp	r2, r4
 8003bc6:	eb06 070c 	add.w	r7, r6, ip
 8003bca:	dc02      	bgt.n	8003bd2 <__ieee754_sqrt+0xe6>
 8003bcc:	d112      	bne.n	8003bf4 <__ieee754_sqrt+0x108>
 8003bce:	428f      	cmp	r7, r1
 8003bd0:	d810      	bhi.n	8003bf4 <__ieee754_sqrt+0x108>
 8003bd2:	2f00      	cmp	r7, #0
 8003bd4:	eb07 0c06 	add.w	ip, r7, r6
 8003bd8:	da34      	bge.n	8003c44 <__ieee754_sqrt+0x158>
 8003bda:	f1bc 0f00 	cmp.w	ip, #0
 8003bde:	db31      	blt.n	8003c44 <__ieee754_sqrt+0x158>
 8003be0:	f104 0801 	add.w	r8, r4, #1
 8003be4:	1b12      	subs	r2, r2, r4
 8003be6:	428f      	cmp	r7, r1
 8003be8:	bf88      	it	hi
 8003bea:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8003bee:	1bc9      	subs	r1, r1, r7
 8003bf0:	4433      	add	r3, r6
 8003bf2:	4644      	mov	r4, r8
 8003bf4:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8003bf8:	f1be 0e01 	subs.w	lr, lr, #1
 8003bfc:	443a      	add	r2, r7
 8003bfe:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8003c02:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8003c06:	d1dd      	bne.n	8003bc4 <__ieee754_sqrt+0xd8>
 8003c08:	430a      	orrs	r2, r1
 8003c0a:	d006      	beq.n	8003c1a <__ieee754_sqrt+0x12e>
 8003c0c:	1c5c      	adds	r4, r3, #1
 8003c0e:	bf13      	iteet	ne
 8003c10:	3301      	addne	r3, #1
 8003c12:	3501      	addeq	r5, #1
 8003c14:	4673      	moveq	r3, lr
 8003c16:	f023 0301 	bicne.w	r3, r3, #1
 8003c1a:	106a      	asrs	r2, r5, #1
 8003c1c:	085b      	lsrs	r3, r3, #1
 8003c1e:	07e9      	lsls	r1, r5, #31
 8003c20:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8003c24:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8003c28:	bf48      	it	mi
 8003c2a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8003c2e:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8003c32:	461c      	mov	r4, r3
 8003c34:	e776      	b.n	8003b24 <__ieee754_sqrt+0x38>
 8003c36:	0aca      	lsrs	r2, r1, #11
 8003c38:	3b15      	subs	r3, #21
 8003c3a:	0549      	lsls	r1, r1, #21
 8003c3c:	e78b      	b.n	8003b56 <__ieee754_sqrt+0x6a>
 8003c3e:	0052      	lsls	r2, r2, #1
 8003c40:	3001      	adds	r0, #1
 8003c42:	e78b      	b.n	8003b5c <__ieee754_sqrt+0x70>
 8003c44:	46a0      	mov	r8, r4
 8003c46:	e7cd      	b.n	8003be4 <__ieee754_sqrt+0xf8>
 8003c48:	7ff00000 	.word	0x7ff00000

08003c4c <fabs>:
 8003c4c:	ec53 2b10 	vmov	r2, r3, d0
 8003c50:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003c54:	ec43 2b10 	vmov	d0, r2, r3
 8003c58:	4770      	bx	lr

08003c5a <finite>:
 8003c5a:	ee10 3a90 	vmov	r3, s1
 8003c5e:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8003c62:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8003c66:	0fc0      	lsrs	r0, r0, #31
 8003c68:	4770      	bx	lr

08003c6a <matherr>:
 8003c6a:	2000      	movs	r0, #0
 8003c6c:	4770      	bx	lr
	...

08003c70 <nan>:
 8003c70:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8003c78 <nan+0x8>
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop
 8003c78:	00000000 	.word	0x00000000
 8003c7c:	7ff80000 	.word	0x7ff80000

08003c80 <rint>:
 8003c80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c82:	ec51 0b10 	vmov	r0, r1, d0
 8003c86:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8003c8a:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 8003c8e:	2e13      	cmp	r6, #19
 8003c90:	ee10 7a10 	vmov	r7, s0
 8003c94:	460b      	mov	r3, r1
 8003c96:	4602      	mov	r2, r0
 8003c98:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8003c9c:	dc58      	bgt.n	8003d50 <rint+0xd0>
 8003c9e:	2e00      	cmp	r6, #0
 8003ca0:	da2b      	bge.n	8003cfa <rint+0x7a>
 8003ca2:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8003ca6:	4302      	orrs	r2, r0
 8003ca8:	d023      	beq.n	8003cf2 <rint+0x72>
 8003caa:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8003cae:	4302      	orrs	r2, r0
 8003cb0:	4251      	negs	r1, r2
 8003cb2:	4311      	orrs	r1, r2
 8003cb4:	0b09      	lsrs	r1, r1, #12
 8003cb6:	0c5b      	lsrs	r3, r3, #17
 8003cb8:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 8003cbc:	045b      	lsls	r3, r3, #17
 8003cbe:	ea41 0703 	orr.w	r7, r1, r3
 8003cc2:	4b31      	ldr	r3, [pc, #196]	; (8003d88 <rint+0x108>)
 8003cc4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8003cc8:	4639      	mov	r1, r7
 8003cca:	e9d3 6700 	ldrd	r6, r7, [r3]
 8003cce:	ee10 0a10 	vmov	r0, s0
 8003cd2:	4632      	mov	r2, r6
 8003cd4:	463b      	mov	r3, r7
 8003cd6:	f7fc fa7d 	bl	80001d4 <__adddf3>
 8003cda:	e9cd 0100 	strd	r0, r1, [sp]
 8003cde:	463b      	mov	r3, r7
 8003ce0:	4632      	mov	r2, r6
 8003ce2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003ce6:	f7fc fa73 	bl	80001d0 <__aeabi_dsub>
 8003cea:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003cee:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 8003cf2:	ec41 0b10 	vmov	d0, r0, r1
 8003cf6:	b003      	add	sp, #12
 8003cf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cfa:	4c24      	ldr	r4, [pc, #144]	; (8003d8c <rint+0x10c>)
 8003cfc:	4134      	asrs	r4, r6
 8003cfe:	ea01 0704 	and.w	r7, r1, r4
 8003d02:	4307      	orrs	r7, r0
 8003d04:	d0f5      	beq.n	8003cf2 <rint+0x72>
 8003d06:	0861      	lsrs	r1, r4, #1
 8003d08:	ea03 0001 	and.w	r0, r3, r1
 8003d0c:	4302      	orrs	r2, r0
 8003d0e:	d00b      	beq.n	8003d28 <rint+0xa8>
 8003d10:	ea23 0101 	bic.w	r1, r3, r1
 8003d14:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d18:	2e13      	cmp	r6, #19
 8003d1a:	fa43 f306 	asr.w	r3, r3, r6
 8003d1e:	bf0c      	ite	eq
 8003d20:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 8003d24:	2200      	movne	r2, #0
 8003d26:	430b      	orrs	r3, r1
 8003d28:	4619      	mov	r1, r3
 8003d2a:	4b17      	ldr	r3, [pc, #92]	; (8003d88 <rint+0x108>)
 8003d2c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8003d30:	e9d5 4500 	ldrd	r4, r5, [r5]
 8003d34:	4610      	mov	r0, r2
 8003d36:	462b      	mov	r3, r5
 8003d38:	4622      	mov	r2, r4
 8003d3a:	f7fc fa4b 	bl	80001d4 <__adddf3>
 8003d3e:	e9cd 0100 	strd	r0, r1, [sp]
 8003d42:	4622      	mov	r2, r4
 8003d44:	462b      	mov	r3, r5
 8003d46:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003d4a:	f7fc fa41 	bl	80001d0 <__aeabi_dsub>
 8003d4e:	e7d0      	b.n	8003cf2 <rint+0x72>
 8003d50:	2e33      	cmp	r6, #51	; 0x33
 8003d52:	dd08      	ble.n	8003d66 <rint+0xe6>
 8003d54:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8003d58:	d1cb      	bne.n	8003cf2 <rint+0x72>
 8003d5a:	ee10 2a10 	vmov	r2, s0
 8003d5e:	460b      	mov	r3, r1
 8003d60:	f7fc fa38 	bl	80001d4 <__adddf3>
 8003d64:	e7c5      	b.n	8003cf2 <rint+0x72>
 8003d66:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8003d6a:	f04f 34ff 	mov.w	r4, #4294967295
 8003d6e:	40f4      	lsrs	r4, r6
 8003d70:	4220      	tst	r0, r4
 8003d72:	d0be      	beq.n	8003cf2 <rint+0x72>
 8003d74:	0861      	lsrs	r1, r4, #1
 8003d76:	420f      	tst	r7, r1
 8003d78:	bf1f      	itttt	ne
 8003d7a:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 8003d7e:	ea27 0101 	bicne.w	r1, r7, r1
 8003d82:	4132      	asrne	r2, r6
 8003d84:	430a      	orrne	r2, r1
 8003d86:	e7cf      	b.n	8003d28 <rint+0xa8>
 8003d88:	08003f18 	.word	0x08003f18
 8003d8c:	000fffff 	.word	0x000fffff

08003d90 <scalbn>:
 8003d90:	b570      	push	{r4, r5, r6, lr}
 8003d92:	ec55 4b10 	vmov	r4, r5, d0
 8003d96:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8003d9a:	4606      	mov	r6, r0
 8003d9c:	462b      	mov	r3, r5
 8003d9e:	b9b2      	cbnz	r2, 8003dce <scalbn+0x3e>
 8003da0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8003da4:	4323      	orrs	r3, r4
 8003da6:	d03c      	beq.n	8003e22 <scalbn+0x92>
 8003da8:	2200      	movs	r2, #0
 8003daa:	4b33      	ldr	r3, [pc, #204]	; (8003e78 <scalbn+0xe8>)
 8003dac:	4629      	mov	r1, r5
 8003dae:	ee10 0a10 	vmov	r0, s0
 8003db2:	f7fc fbc1 	bl	8000538 <__aeabi_dmul>
 8003db6:	4a31      	ldr	r2, [pc, #196]	; (8003e7c <scalbn+0xec>)
 8003db8:	4296      	cmp	r6, r2
 8003dba:	4604      	mov	r4, r0
 8003dbc:	460d      	mov	r5, r1
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	da13      	bge.n	8003dea <scalbn+0x5a>
 8003dc2:	a329      	add	r3, pc, #164	; (adr r3, 8003e68 <scalbn+0xd8>)
 8003dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc8:	f7fc fbb6 	bl	8000538 <__aeabi_dmul>
 8003dcc:	e00a      	b.n	8003de4 <scalbn+0x54>
 8003dce:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8003dd2:	428a      	cmp	r2, r1
 8003dd4:	d10c      	bne.n	8003df0 <scalbn+0x60>
 8003dd6:	ee10 2a10 	vmov	r2, s0
 8003dda:	462b      	mov	r3, r5
 8003ddc:	4620      	mov	r0, r4
 8003dde:	4629      	mov	r1, r5
 8003de0:	f7fc f9f8 	bl	80001d4 <__adddf3>
 8003de4:	4604      	mov	r4, r0
 8003de6:	460d      	mov	r5, r1
 8003de8:	e01b      	b.n	8003e22 <scalbn+0x92>
 8003dea:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8003dee:	3a36      	subs	r2, #54	; 0x36
 8003df0:	4432      	add	r2, r6
 8003df2:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8003df6:	428a      	cmp	r2, r1
 8003df8:	dd0b      	ble.n	8003e12 <scalbn+0x82>
 8003dfa:	ec45 4b11 	vmov	d1, r4, r5
 8003dfe:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8003e70 <scalbn+0xe0>
 8003e02:	f000 f83f 	bl	8003e84 <copysign>
 8003e06:	a31a      	add	r3, pc, #104	; (adr r3, 8003e70 <scalbn+0xe0>)
 8003e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e0c:	ec51 0b10 	vmov	r0, r1, d0
 8003e10:	e7da      	b.n	8003dc8 <scalbn+0x38>
 8003e12:	2a00      	cmp	r2, #0
 8003e14:	dd08      	ble.n	8003e28 <scalbn+0x98>
 8003e16:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003e1a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003e1e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003e22:	ec45 4b10 	vmov	d0, r4, r5
 8003e26:	bd70      	pop	{r4, r5, r6, pc}
 8003e28:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8003e2c:	da0d      	bge.n	8003e4a <scalbn+0xba>
 8003e2e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8003e32:	429e      	cmp	r6, r3
 8003e34:	ec45 4b11 	vmov	d1, r4, r5
 8003e38:	dce1      	bgt.n	8003dfe <scalbn+0x6e>
 8003e3a:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8003e68 <scalbn+0xd8>
 8003e3e:	f000 f821 	bl	8003e84 <copysign>
 8003e42:	a309      	add	r3, pc, #36	; (adr r3, 8003e68 <scalbn+0xd8>)
 8003e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e48:	e7e0      	b.n	8003e0c <scalbn+0x7c>
 8003e4a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003e4e:	3236      	adds	r2, #54	; 0x36
 8003e50:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003e54:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003e58:	4620      	mov	r0, r4
 8003e5a:	4629      	mov	r1, r5
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	4b08      	ldr	r3, [pc, #32]	; (8003e80 <scalbn+0xf0>)
 8003e60:	e7b2      	b.n	8003dc8 <scalbn+0x38>
 8003e62:	bf00      	nop
 8003e64:	f3af 8000 	nop.w
 8003e68:	c2f8f359 	.word	0xc2f8f359
 8003e6c:	01a56e1f 	.word	0x01a56e1f
 8003e70:	8800759c 	.word	0x8800759c
 8003e74:	7e37e43c 	.word	0x7e37e43c
 8003e78:	43500000 	.word	0x43500000
 8003e7c:	ffff3cb0 	.word	0xffff3cb0
 8003e80:	3c900000 	.word	0x3c900000

08003e84 <copysign>:
 8003e84:	ec53 2b10 	vmov	r2, r3, d0
 8003e88:	ee11 0a90 	vmov	r0, s3
 8003e8c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8003e90:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8003e94:	ea41 0300 	orr.w	r3, r1, r0
 8003e98:	ec43 2b10 	vmov	d0, r2, r3
 8003e9c:	4770      	bx	lr
	...

08003ea0 <__errno>:
 8003ea0:	4b01      	ldr	r3, [pc, #4]	; (8003ea8 <__errno+0x8>)
 8003ea2:	6818      	ldr	r0, [r3, #0]
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	20000020 	.word	0x20000020

08003eac <_sbrk>:
 8003eac:	4b04      	ldr	r3, [pc, #16]	; (8003ec0 <_sbrk+0x14>)
 8003eae:	6819      	ldr	r1, [r3, #0]
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	b909      	cbnz	r1, 8003eb8 <_sbrk+0xc>
 8003eb4:	4903      	ldr	r1, [pc, #12]	; (8003ec4 <_sbrk+0x18>)
 8003eb6:	6019      	str	r1, [r3, #0]
 8003eb8:	6818      	ldr	r0, [r3, #0]
 8003eba:	4402      	add	r2, r0
 8003ebc:	601a      	str	r2, [r3, #0]
 8003ebe:	4770      	bx	lr
 8003ec0:	200000ac 	.word	0x200000ac
 8003ec4:	20000134 	.word	0x20000134

08003ec8 <_init>:
 8003ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eca:	bf00      	nop
 8003ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ece:	bc08      	pop	{r3}
 8003ed0:	469e      	mov	lr, r3
 8003ed2:	4770      	bx	lr

08003ed4 <_fini>:
 8003ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ed6:	bf00      	nop
 8003ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003eda:	bc08      	pop	{r3}
 8003edc:	469e      	mov	lr, r3
 8003ede:	4770      	bx	lr
