Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 28 10:52:31 2023
| Host         : DESKTOP-J2M8M7A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line71/nolabel_line20/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line71/nolabel_line22/sclk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line71/nolabel_line44/SLOW_CLOCK_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line71/nolabel_line50/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 273 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.852        0.000                      0                  412        0.177        0.000                      0                  412        4.500        0.000                       0                   222  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.852        0.000                      0                  412        0.177        0.000                      0                  412        4.500        0.000                       0                   222  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 nolabel_line71/nolabel_line24/peak_vol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/volume_level_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 2.741ns (45.659%)  route 3.262ns (54.341%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.625     5.146    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518     5.664 f  nolabel_line71/nolabel_line24/peak_vol_reg[1]/Q
                         net (fo=5, routed)           0.608     6.272    nolabel_line71/nolabel_line24/peak_vol[1]
    SLICE_X3Y27          LUT1 (Prop_lut1_I0_O)        0.124     6.396 r  nolabel_line71/nolabel_line24/volume_level[2]_i_4/O
                         net (fo=1, routed)           0.000     6.396    nolabel_line71/nolabel_line24/volume_level[2]_i_4_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  nolabel_line71/nolabel_line24/volume_level_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.946    nolabel_line71/nolabel_line24/volume_level_reg[2]_i_3_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  nolabel_line71/nolabel_line24/volume_level_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.060    nolabel_line71/nolabel_line24/volume_level_reg[6]_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.394 r  nolabel_line71/nolabel_line24/volume_level_reg[8]_i_5/O[1]
                         net (fo=6, routed)           0.852     8.246    nolabel_line71/p_0_in__0[9]
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.329     8.575 r  nolabel_line71/volume_level[4]_i_2/O
                         net (fo=1, routed)           0.413     8.988    nolabel_line71/volume_level[4]_i_2_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.328     9.316 r  nolabel_line71/volume_level[4]_i_1/O
                         net (fo=5, routed)           0.604     9.920    nolabel_line71/p_1_in[4]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.118    10.038 r  nolabel_line71/volume_level[1]_i_2/O
                         net (fo=1, routed)           0.433    10.472    nolabel_line71/volume_level[1]_i_2_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.326    10.798 r  nolabel_line71/volume_level[1]_i_1/O
                         net (fo=2, routed)           0.352    11.149    nolabel_line71/p_1_in[1]
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/volume_level_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.503    14.844    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/volume_level_reg[1]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y27          FDRE (Setup_fdre_C_D)       -0.067    15.002    nolabel_line71/volume_level_reg[1]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 nolabel_line71/nolabel_line24/peak_vol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/volume_level_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 2.669ns (43.908%)  route 3.410ns (56.092%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.625     5.146    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518     5.664 f  nolabel_line71/nolabel_line24/peak_vol_reg[1]/Q
                         net (fo=5, routed)           0.608     6.272    nolabel_line71/nolabel_line24/peak_vol[1]
    SLICE_X3Y27          LUT1 (Prop_lut1_I0_O)        0.124     6.396 r  nolabel_line71/nolabel_line24/volume_level[2]_i_4/O
                         net (fo=1, routed)           0.000     6.396    nolabel_line71/nolabel_line24/volume_level[2]_i_4_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  nolabel_line71/nolabel_line24/volume_level_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.946    nolabel_line71/nolabel_line24/volume_level_reg[2]_i_3_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  nolabel_line71/nolabel_line24/volume_level_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.060    nolabel_line71/nolabel_line24/volume_level_reg[6]_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.394 r  nolabel_line71/nolabel_line24/volume_level_reg[8]_i_5/O[1]
                         net (fo=6, routed)           0.852     8.246    nolabel_line71/p_0_in__0[9]
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.329     8.575 r  nolabel_line71/volume_level[4]_i_2/O
                         net (fo=1, routed)           0.413     8.988    nolabel_line71/volume_level[4]_i_2_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.328     9.316 r  nolabel_line71/volume_level[4]_i_1/O
                         net (fo=5, routed)           0.628     9.944    nolabel_line71/p_1_in[4]
    SLICE_X6Y27          LUT6 (Prop_lut6_I4_O)        0.124    10.068 r  nolabel_line71/volume_level[3]_i_1/O
                         net (fo=4, routed)           0.184    10.253    nolabel_line71/p_1_in[3]
    SLICE_X6Y27          LUT6 (Prop_lut6_I4_O)        0.124    10.377 r  nolabel_line71/volume_level[2]_i_1/O
                         net (fo=2, routed)           0.724    11.101    nolabel_line71/p_1_in[2]
    SLICE_X5Y27          LUT6 (Prop_lut6_I1_O)        0.124    11.225 r  nolabel_line71/volume_level[0]_i_1/O
                         net (fo=1, routed)           0.000    11.225    nolabel_line71/p_1_in[0]
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/volume_level_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.503    14.844    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/volume_level_reg[0]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y27          FDRE (Setup_fdre_C_D)        0.031    15.100    nolabel_line71/volume_level_reg[0]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 nolabel_line71/nolabel_line24/peak_vol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/volume_level_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 2.545ns (45.271%)  route 3.077ns (54.729%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.625     5.146    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518     5.664 f  nolabel_line71/nolabel_line24/peak_vol_reg[1]/Q
                         net (fo=5, routed)           0.608     6.272    nolabel_line71/nolabel_line24/peak_vol[1]
    SLICE_X3Y27          LUT1 (Prop_lut1_I0_O)        0.124     6.396 r  nolabel_line71/nolabel_line24/volume_level[2]_i_4/O
                         net (fo=1, routed)           0.000     6.396    nolabel_line71/nolabel_line24/volume_level[2]_i_4_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  nolabel_line71/nolabel_line24/volume_level_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.946    nolabel_line71/nolabel_line24/volume_level_reg[2]_i_3_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  nolabel_line71/nolabel_line24/volume_level_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.060    nolabel_line71/nolabel_line24/volume_level_reg[6]_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.394 r  nolabel_line71/nolabel_line24/volume_level_reg[8]_i_5/O[1]
                         net (fo=6, routed)           0.852     8.246    nolabel_line71/p_0_in__0[9]
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.329     8.575 r  nolabel_line71/volume_level[4]_i_2/O
                         net (fo=1, routed)           0.413     8.988    nolabel_line71/volume_level[4]_i_2_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.328     9.316 r  nolabel_line71/volume_level[4]_i_1/O
                         net (fo=5, routed)           0.628     9.944    nolabel_line71/p_1_in[4]
    SLICE_X6Y27          LUT6 (Prop_lut6_I4_O)        0.124    10.068 r  nolabel_line71/volume_level[3]_i_1/O
                         net (fo=4, routed)           0.184    10.253    nolabel_line71/p_1_in[3]
    SLICE_X6Y27          LUT6 (Prop_lut6_I4_O)        0.124    10.377 r  nolabel_line71/volume_level[2]_i_1/O
                         net (fo=2, routed)           0.391    10.768    nolabel_line71/p_1_in[2]
    SLICE_X6Y27          FDRE                                         r  nolabel_line71/volume_level_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.503    14.844    nolabel_line71/clock_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  nolabel_line71/volume_level_reg[2]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)       -0.031    15.038    nolabel_line71/volume_level_reg[2]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 nolabel_line71/volume_level_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.311ns (25.252%)  route 3.881ns (74.748%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.618     5.139    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/volume_level_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  nolabel_line71/volume_level_reg[6]/Q
                         net (fo=2, routed)           0.989     6.547    nolabel_line71/volume_level[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.296     6.843 f  nolabel_line71/seg[6]_i_2/O
                         net (fo=5, routed)           0.506     7.349    nolabel_line71/seg_reg[1]_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I3_O)        0.118     7.467 r  nolabel_line71/oled_data[5]_i_2/O
                         net (fo=1, routed)           0.957     8.424    nolabel_line71/oled_data[5]_i_2_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  nolabel_line71/oled_data[5]_i_1/O
                         net (fo=8, routed)           0.828     9.578    nolabel_line66/volume_level_reg[1]
    SLICE_X9Y31          LUT5 (Prop_lut5_I3_O)        0.152     9.730 r  nolabel_line66/oled_data[15]_i_1/O
                         net (fo=7, routed)           0.601    10.331    nolabel_line71/E[0]
    SLICE_X7Y32          FDRE                                         r  nolabel_line71/oled_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.509    14.850    nolabel_line71/clock_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  nolabel_line71/oled_data_reg[5]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X7Y32          FDRE (Setup_fdre_C_CE)      -0.407    14.681    nolabel_line71/oled_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 nolabel_line71/volume_level_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.311ns (25.320%)  route 3.867ns (74.680%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.618     5.139    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/volume_level_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  nolabel_line71/volume_level_reg[6]/Q
                         net (fo=2, routed)           0.989     6.547    nolabel_line71/volume_level[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.296     6.843 f  nolabel_line71/seg[6]_i_2/O
                         net (fo=5, routed)           0.506     7.349    nolabel_line71/seg_reg[1]_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I3_O)        0.118     7.467 r  nolabel_line71/oled_data[5]_i_2/O
                         net (fo=1, routed)           0.957     8.424    nolabel_line71/oled_data[5]_i_2_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  nolabel_line71/oled_data[5]_i_1/O
                         net (fo=8, routed)           0.828     9.578    nolabel_line66/volume_level_reg[1]
    SLICE_X9Y31          LUT5 (Prop_lut5_I3_O)        0.152     9.730 r  nolabel_line66/oled_data[15]_i_1/O
                         net (fo=7, routed)           0.587    10.317    nolabel_line71/E[0]
    SLICE_X7Y31          FDRE                                         r  nolabel_line71/oled_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.507    14.848    nolabel_line71/clock_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  nolabel_line71/oled_data_reg[9]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X7Y31          FDRE (Setup_fdre_C_CE)      -0.407    14.679    nolabel_line71/oled_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 nolabel_line71/volume_level_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.311ns (25.715%)  route 3.787ns (74.286%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.618     5.139    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/volume_level_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  nolabel_line71/volume_level_reg[6]/Q
                         net (fo=2, routed)           0.989     6.547    nolabel_line71/volume_level[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.296     6.843 f  nolabel_line71/seg[6]_i_2/O
                         net (fo=5, routed)           0.506     7.349    nolabel_line71/seg_reg[1]_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I3_O)        0.118     7.467 r  nolabel_line71/oled_data[5]_i_2/O
                         net (fo=1, routed)           0.957     8.424    nolabel_line71/oled_data[5]_i_2_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  nolabel_line71/oled_data[5]_i_1/O
                         net (fo=8, routed)           0.828     9.578    nolabel_line66/volume_level_reg[1]
    SLICE_X9Y31          LUT5 (Prop_lut5_I3_O)        0.152     9.730 r  nolabel_line66/oled_data[15]_i_1/O
                         net (fo=7, routed)           0.507    10.238    nolabel_line71/E[0]
    SLICE_X9Y34          FDRE                                         r  nolabel_line71/oled_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.444    14.785    nolabel_line71/clock_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  nolabel_line71/oled_data_reg[10]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X9Y34          FDRE (Setup_fdre_C_CE)      -0.407    14.603    nolabel_line71/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 nolabel_line71/volume_level_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.311ns (25.715%)  route 3.787ns (74.286%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.618     5.139    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/volume_level_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  nolabel_line71/volume_level_reg[6]/Q
                         net (fo=2, routed)           0.989     6.547    nolabel_line71/volume_level[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.296     6.843 f  nolabel_line71/seg[6]_i_2/O
                         net (fo=5, routed)           0.506     7.349    nolabel_line71/seg_reg[1]_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I3_O)        0.118     7.467 r  nolabel_line71/oled_data[5]_i_2/O
                         net (fo=1, routed)           0.957     8.424    nolabel_line71/oled_data[5]_i_2_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  nolabel_line71/oled_data[5]_i_1/O
                         net (fo=8, routed)           0.828     9.578    nolabel_line66/volume_level_reg[1]
    SLICE_X9Y31          LUT5 (Prop_lut5_I3_O)        0.152     9.730 r  nolabel_line66/oled_data[15]_i_1/O
                         net (fo=7, routed)           0.507    10.238    nolabel_line71/E[0]
    SLICE_X9Y34          FDRE                                         r  nolabel_line71/oled_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.444    14.785    nolabel_line71/clock_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  nolabel_line71/oled_data_reg[14]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X9Y34          FDRE (Setup_fdre_C_CE)      -0.407    14.603    nolabel_line71/oled_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 nolabel_line71/volume_level_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.311ns (25.715%)  route 3.787ns (74.286%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.618     5.139    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/volume_level_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  nolabel_line71/volume_level_reg[6]/Q
                         net (fo=2, routed)           0.989     6.547    nolabel_line71/volume_level[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.296     6.843 f  nolabel_line71/seg[6]_i_2/O
                         net (fo=5, routed)           0.506     7.349    nolabel_line71/seg_reg[1]_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I3_O)        0.118     7.467 r  nolabel_line71/oled_data[5]_i_2/O
                         net (fo=1, routed)           0.957     8.424    nolabel_line71/oled_data[5]_i_2_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  nolabel_line71/oled_data[5]_i_1/O
                         net (fo=8, routed)           0.828     9.578    nolabel_line66/volume_level_reg[1]
    SLICE_X9Y31          LUT5 (Prop_lut5_I3_O)        0.152     9.730 r  nolabel_line66/oled_data[15]_i_1/O
                         net (fo=7, routed)           0.507    10.238    nolabel_line71/E[0]
    SLICE_X9Y34          FDRE                                         r  nolabel_line71/oled_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.444    14.785    nolabel_line71/clock_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  nolabel_line71/oled_data_reg[15]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X9Y34          FDRE (Setup_fdre_C_CE)      -0.407    14.603    nolabel_line71/oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 nolabel_line71/volume_level_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.311ns (25.715%)  route 3.787ns (74.286%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.618     5.139    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/volume_level_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  nolabel_line71/volume_level_reg[6]/Q
                         net (fo=2, routed)           0.989     6.547    nolabel_line71/volume_level[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.296     6.843 f  nolabel_line71/seg[6]_i_2/O
                         net (fo=5, routed)           0.506     7.349    nolabel_line71/seg_reg[1]_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I3_O)        0.118     7.467 r  nolabel_line71/oled_data[5]_i_2/O
                         net (fo=1, routed)           0.957     8.424    nolabel_line71/oled_data[5]_i_2_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  nolabel_line71/oled_data[5]_i_1/O
                         net (fo=8, routed)           0.828     9.578    nolabel_line66/volume_level_reg[1]
    SLICE_X9Y31          LUT5 (Prop_lut5_I3_O)        0.152     9.730 r  nolabel_line66/oled_data[15]_i_1/O
                         net (fo=7, routed)           0.507    10.238    nolabel_line71/E[0]
    SLICE_X9Y34          FDRE                                         r  nolabel_line71/oled_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.444    14.785    nolabel_line71/clock_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  nolabel_line71/oled_data_reg[3]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X9Y34          FDRE (Setup_fdre_C_CE)      -0.407    14.603    nolabel_line71/oled_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 nolabel_line71/volume_level_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.311ns (25.715%)  route 3.787ns (74.286%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.618     5.139    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/volume_level_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  nolabel_line71/volume_level_reg[6]/Q
                         net (fo=2, routed)           0.989     6.547    nolabel_line71/volume_level[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.296     6.843 f  nolabel_line71/seg[6]_i_2/O
                         net (fo=5, routed)           0.506     7.349    nolabel_line71/seg_reg[1]_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I3_O)        0.118     7.467 r  nolabel_line71/oled_data[5]_i_2/O
                         net (fo=1, routed)           0.957     8.424    nolabel_line71/oled_data[5]_i_2_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  nolabel_line71/oled_data[5]_i_1/O
                         net (fo=8, routed)           0.828     9.578    nolabel_line66/volume_level_reg[1]
    SLICE_X9Y31          LUT5 (Prop_lut5_I3_O)        0.152     9.730 r  nolabel_line66/oled_data[15]_i_1/O
                         net (fo=7, routed)           0.507    10.238    nolabel_line71/E[0]
    SLICE_X9Y34          FDRE                                         r  nolabel_line71/oled_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.444    14.785    nolabel_line71/clock_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  nolabel_line71/oled_data_reg[4]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X9Y34          FDRE (Setup_fdre_C_CE)      -0.407    14.603    nolabel_line71/oled_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  4.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/peak_vol_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.589     1.472    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  nolabel_line71/nolabel_line24/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line71/nolabel_line24/value_reg[10]/Q
                         net (fo=3, routed)           0.119     1.732    nolabel_line71/nolabel_line24/value[10]
    SLICE_X3Y31          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.857     1.984    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[10]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.070     1.555    nolabel_line71/nolabel_line24/peak_vol_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/peak_vol_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.449%)  route 0.184ns (56.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.589     1.472    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  nolabel_line71/nolabel_line24/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line71/nolabel_line24/value_reg[4]/Q
                         net (fo=3, routed)           0.184     1.797    nolabel_line71/nolabel_line24/value[4]
    SLICE_X5Y30          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.854     1.981    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[4]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.070     1.573    nolabel_line71/nolabel_line24/peak_vol_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/peak_vol_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.718%)  route 0.135ns (51.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.589     1.472    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  nolabel_line71/nolabel_line24/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  nolabel_line71/nolabel_line24/value_reg[9]/Q
                         net (fo=3, routed)           0.135     1.735    nolabel_line71/nolabel_line24/value[9]
    SLICE_X3Y31          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.857     1.984    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[9]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.019     1.504    nolabel_line71/nolabel_line24/peak_vol_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/peak_vol_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.989%)  route 0.187ns (57.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.589     1.472    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  nolabel_line71/nolabel_line24/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line71/nolabel_line24/value_reg[6]/Q
                         net (fo=3, routed)           0.187     1.800    nolabel_line71/nolabel_line24/value[6]
    SLICE_X3Y30          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.856     1.983    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[6]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.066     1.550    nolabel_line71/nolabel_line24/peak_vol_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  clk6p25m/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/COUNT_reg[31]/Q
                         net (fo=3, routed)           0.118     1.706    clk6p25m/COUNT_reg[31]
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk6p25m/COUNT_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clk6p25m/COUNT_reg[28]_i_1_n_4
    SLICE_X33Y47         FDRE                                         r  clk6p25m/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.833     1.960    clk6p25m/clock_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  clk6p25m/COUNT_reg[31]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clk6p25m/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line50/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line50/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.581     1.464    nolabel_line71/nolabel_line50/clock_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  nolabel_line71/nolabel_line50/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  nolabel_line71/nolabel_line50/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.118     1.723    nolabel_line71/nolabel_line50/COUNT_reg[23]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  nolabel_line71/nolabel_line50/COUNT_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.831    nolabel_line71/nolabel_line50/COUNT_reg[20]_i_1__2_n_4
    SLICE_X5Y23          FDRE                                         r  nolabel_line71/nolabel_line50/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.849     1.976    nolabel_line71/nolabel_line50/clock_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  nolabel_line71/nolabel_line50/COUNT_reg[23]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.105     1.569    nolabel_line71/nolabel_line50/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line50/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line50/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.580     1.463    nolabel_line71/nolabel_line50/clock_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  nolabel_line71/nolabel_line50/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  nolabel_line71/nolabel_line50/COUNT_reg[27]/Q
                         net (fo=3, routed)           0.118     1.722    nolabel_line71/nolabel_line50/COUNT_reg[27]
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  nolabel_line71/nolabel_line50/COUNT_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.830    nolabel_line71/nolabel_line50/COUNT_reg[24]_i_1__2_n_4
    SLICE_X5Y24          FDRE                                         r  nolabel_line71/nolabel_line50/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.848     1.975    nolabel_line71/nolabel_line50/clock_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  nolabel_line71/nolabel_line50/COUNT_reg[27]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.105     1.568    nolabel_line71/nolabel_line50/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.591     1.474    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  nolabel_line71/nolabel_line24/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line71/nolabel_line24/count_reg[24]/Q
                         net (fo=3, routed)           0.118     1.733    nolabel_line71/nolabel_line24/count[24]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  nolabel_line71/nolabel_line24/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    nolabel_line71/nolabel_line24/data0[24]
    SLICE_X1Y34          FDRE                                         r  nolabel_line71/nolabel_line24/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.860     1.987    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  nolabel_line71/nolabel_line24/count_reg[24]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.105     1.579    nolabel_line71/nolabel_line24/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.591     1.474    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  nolabel_line71/nolabel_line24/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line71/nolabel_line24/count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.734    nolabel_line71/nolabel_line24/count[28]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  nolabel_line71/nolabel_line24/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    nolabel_line71/nolabel_line24/data0[28]
    SLICE_X1Y35          FDRE                                         r  nolabel_line71/nolabel_line24/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.861     1.988    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  nolabel_line71/nolabel_line24/count_reg[28]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.105     1.579    nolabel_line71/nolabel_line24/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line50/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line50/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.584     1.467    nolabel_line71/nolabel_line50/clock_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  nolabel_line71/nolabel_line50/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  nolabel_line71/nolabel_line50/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.120     1.728    nolabel_line71/nolabel_line50/COUNT_reg[11]
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  nolabel_line71/nolabel_line50/COUNT_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line71/nolabel_line50/COUNT_reg[8]_i_1__2_n_4
    SLICE_X5Y20          FDRE                                         r  nolabel_line71/nolabel_line50/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.853     1.980    nolabel_line71/nolabel_line50/clock_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  nolabel_line71/nolabel_line50/COUNT_reg[11]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.105     1.572    nolabel_line71/nolabel_line50/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40   clk6p25m/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y47   clk6p25m/COUNT_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y47   clk6p25m/COUNT_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y48   clk6p25m/COUNT_reg[32]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40   clk6p25m/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y41   clk6p25m/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y41   clk6p25m/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y41   clk6p25m/COUNT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y41   clk6p25m/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   clk6p25m/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   clk6p25m/COUNT_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   clk6p25m/COUNT_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clk6p25m/SLOW_CLOCK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    nolabel_line71/nolabel_line44/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    nolabel_line71/nolabel_line44/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    nolabel_line71/nolabel_line44/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    nolabel_line71/nolabel_line44/COUNT_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y25    nolabel_line71/nolabel_line44/SLOW_CLOCK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y24    nolabel_line71/nolabel_line50/COUNT_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y24    nolabel_line71/nolabel_line50/COUNT_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y24    nolabel_line71/nolabel_line50/COUNT_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    nolabel_line71/nolabel_line50/COUNT_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    nolabel_line71/nolabel_line50/COUNT_reg[29]/C



