
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'Red Hat Enterprise Linux Workstation release 6.3 (Santiago)' 
  is not supported on 'x86_64' officially, assuming linux compatibility by 
  default. Set VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
         Version E-2011.03_Full64 -- Sat Apr 13 06:14:43 2013
               Copyright (c) 1991-2011 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

DirectC Release 1.0 Copyright (c) 1991-2011 by Synopsys Inc.
Parsing design file 'test_reservation_station.v'
Parsing design file 'reservation_station.v'

Warning-[TMR] Text macro redefined
reservation_station.v, 19
  Text macro (RSTAG_NULL) is redefined. The last definition will override 
  previous ones.
  In test_reservation_station.v, 4, it was defined as 8'hFF     

Top Level Modules:
       testbench

Warning-[DPIMI] Duplicate port in module instantiation
test_reservation_station.v, 92
"rs"
  Port 'inst2_pht_index_in' is connected more than once for instance 'rs' of 
  'reservation_station'.
  Extra connection will be ignored.

No TimeScale specified

Warning-[SIOB] Select index out of bounds
reservation_station.v, 780
"first_empty_filleds[(0 - 1)]"
  The select index is out of declared bounds : [15:0].
  In module instance : rs 
  In module : reservation_station.


Warning-[SIOB] Select index out of bounds
reservation_station.v, 780
"second_empty_filleds[(0 - 1)]"
  The select index is out of declared bounds : [15:0].
  In module instance : rs 
  In module : reservation_station.

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module testbench
recompiling module reservation_station_entry
Both modules done.
make[1]: Entering directory `/afs/umich.edu/user/n/o/nowakmr/eecs470/eecs470/test/reservation_station/csrc'
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o      /usr/caen/vcs-2011.03/amd64/lib/libvirsim.so /usr/caen/vcs-2011.03/amd64/lib/liberrorinf.so /usr/caen/vcs-2011.03/amd64/lib/libsnpsmalloc.so     /usr/caen/vcs-2011.03/amd64/lib/libvcsnew.so /usr/caen/vcs-2011.03/amd64/lib/libuclinative.so         /usr/caen/vcs-2011.03/amd64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/afs/umich.edu/user/n/o/nowakmr/eecs470/eecs470/test/reservation_station/csrc'
Chronologic VCS simulator copyright 1991-2011
Contains Synopsys proprietary information.
Compiler version E-2011.03_Full64; Runtime version E-2011.03_Full64;  Apr 13 06:14 2013

STARTING TESTBENCH!

resetting

  preclock: reset=1 fe=xxxxxxxxxxxxxxxx se=xxxxxxxxxxxxxxxx states=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx fills=xxxxxxxxxxxxxxxx ifs=xxxxxxxxxxxxxxxx iss=xxxxxxxxxxxxxxxx ao=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
   i1_ravo=xxxxxxxxxxxxxxxx i1_rbvo=xxxxxxxxxxxxxxxx i2_ravo=xxxxxxxxxxxxxxxx i2_rbvo=xxxxxxxxxxxxxxxx
 postclock: reset=1 fe=0000000000000001 se=0000000000000010 states=000000000000000000000000000000000000000000000000 fills=0000000000000000 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000000000000000000 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

holding

  preclock: reset=0 fe=0000000000000001 se=0000000000000010 states=000000000000000000000000000000000000000000000000 fills=0000000000000000 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000000000000000000 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000
 postclock: reset=0 fe=0000000000000001 se=0000000000000010 states=000000000000000000000000000000000000000000000000 fills=0000000000000000 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000000000000000000 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

double dispatch 1

  preclock: reset=0 fe=0000000000000001 se=0000000000000010 states=000000000000000000000000000000000000000000000000 fills=0000000000000000 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000000000000000000 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000
 postclock: reset=0 fe=0000000000000100 se=0000000000001000 states=000000000000000000000000000000000000000000010010 fills=0000000000001100 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000000000000000201 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

double dispatch 2

  preclock: reset=0 fe=0000000000000100 se=0000000000001000 states=000000000000000000000000000000000000000000010010 fills=0000000000001100 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000000000000000201 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000
 postclock: reset=0 fe=0000000000010000 se=0000000000100000 states=000000000000000000000000000000000000010010010010 fills=0000000000110000 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000000000002010403 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

double dispatch 3

  preclock: reset=0 fe=0000000000010000 se=0000000000100000 states=000000000000000000000000000000000000010010010010 fills=0000000000110000 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000000000002010403 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000
 postclock: reset=0 fe=0000000001000000 se=0000000010000000 states=000000000000000000000000000000010010010010010010 fills=0000000011000000 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000000020104030605 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

single dispatch

  preclock: reset=0 fe=0000000001000000 se=0000000010000000 states=000000000000000000000000000000010010010010010010 fills=0000000011000000 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000000020104030605 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000
 postclock: reset=0 fe=0000000001000000 se=0000000100000000 states=000000000000000000000000010000010010010010010010 fills=0000000100000000 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000100030205040706 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

single dispatch, other slot

  preclock: reset=0 fe=0000000001000000 se=0000000100000000 states=000000000000000000000000010000010010010010010010 fills=0000000100000000 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000100030205040706 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000
 postclock: reset=0 fe=0000000100000000 se=0000001000000000 states=000000000000000000000000010010010010010010010010 fills=0000000100000000 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000201040306050807 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

issue1

  preclock: reset=0 fe=0000000100000000 se=0000001000000000 states=000000000000000000000000010010010010010010010010 fills=0000000100000000 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000201040306050807 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000
 postclock: reset=0 fe=0000000100000000 se=0000001000000000 states=000000000000000000000000100100100100100100100100 fills=0000000000000000 ifs=0000000000000010 iss=0000000000000001 ao=00000000000000000201040306050807 
   i1_ravo=0000000000000001 i1_rbvo=deadbeefbaadbeef i2_ravo=0000000000000001 i2_rbvo=deadbeefbaadbeef

issue2

  preclock: reset=0 fe=0000000100000000 se=0000001000000000 states=000000000000000000000000100100100100100100100100 fills=0000000000000000 ifs=0000000000000010 iss=0000000000000001 ao=00000000000000000201040306050807 
   i1_ravo=0000000000000001 i1_rbvo=deadbeefbaadbeef i2_ravo=0000000000000001 i2_rbvo=deadbeefbaadbeef
 postclock: reset=0 fe=0000000000000001 se=0000000000000010 states=000000000000000000000000100100100100100100000000 fills=0000000000000000 ifs=0000000000001000 iss=0000000000000100 ao=00000000000000000201040306050000 
   i1_ravo=0000000000000001 i1_rbvo=deadbeefbaadbeef i2_ravo=0000000000000001 i2_rbvo=deadbeefbaadbeef

issue3

  preclock: reset=0 fe=0000000000000001 se=0000000000000010 states=000000000000000000000000100100100100100100000000 fills=0000000000000000 ifs=0000000000001000 iss=0000000000000100 ao=00000000000000000201040306050000 
   i1_ravo=0000000000000001 i1_rbvo=deadbeefbaadbeef i2_ravo=0000000000000001 i2_rbvo=deadbeefbaadbeef
 postclock: reset=0 fe=0000000000000001 se=0000000000000010 states=000000000000000000000000100100100100000000000000 fills=0000000000000000 ifs=0000000000100000 iss=0000000000010000 ao=00000000000000000201040300000000 
   i1_ravo=0000000000000001 i1_rbvo=deadbeefbaadbeef i2_ravo=0000000000000001 i2_rbvo=deadbeefbaadbeef

issue4

  preclock: reset=0 fe=0000000000000001 se=0000000000000010 states=000000000000000000000000100100100100000000000000 fills=0000000000000000 ifs=0000000000100000 iss=0000000000010000 ao=00000000000000000201040300000000 
   i1_ravo=0000000000000001 i1_rbvo=deadbeefbaadbeef i2_ravo=0000000000000001 i2_rbvo=deadbeefbaadbeef
 postclock: reset=0 fe=0000000000000001 se=0000000000000010 states=000000000000000000000000100100000000000000000000 fills=0000000000000000 ifs=0000000010000000 iss=0000000001000000 ao=00000000000000000201000000000000 
   i1_ravo=0000000000000002 i1_rbvo=deadbeefbaadbeef i2_ravo=0000000000000001 i2_rbvo=deadbeefbaadbeef

nothing

  preclock: reset=0 fe=0000000000000001 se=0000000000000010 states=000000000000000000000000100100000000000000000000 fills=0000000000000000 ifs=0000000010000000 iss=0000000001000000 ao=00000000000000000201000000000000 
   i1_ravo=0000000000000002 i1_rbvo=deadbeefbaadbeef i2_ravo=0000000000000001 i2_rbvo=deadbeefbaadbeef
 postclock: reset=0 fe=0000000000000001 se=0000000000000010 states=000000000000000000000000000000000000000000000000 fills=0000000000000000 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000000000000000000 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

dispatch single inst, read from ROB

  preclock: reset=0 fe=0000000000000001 se=0000000000000010 states=000000000000000000000000000000000000000000000000 fills=0000000000000000 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000000000000000000 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000
 postclock: reset=0 fe=0000000000000001 se=0000000000000100 states=000000000000000000000000000000000000000000010000 fills=0000000000000100 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000000000000000100 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

broadcast on cdb, watch for issue

  preclock: reset=0 fe=0000000000000001 se=0000000000000100 states=000000000000000000000000000000000000000000010000 fills=0000000000000100 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000000000000000100 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000
 postclock: reset=0 fe=0000000000000001 se=0000000000000100 states=000000000000000000000000000000000000000000100000 fills=0000000000000000 ifs=0000000000000010 iss=0000000000000000 ao=00000000000000000000000000000100 
   i1_ravo=00000000aaaaaaaa i1_rbvo=bbbbbbbb00000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

nothing

  preclock: reset=0 fe=0000000000000001 se=0000000000000100 states=000000000000000000000000000000000000000000100000 fills=0000000000000000 ifs=0000000000000010 iss=0000000000000000 ao=00000000000000000000000000000100 
   i1_ravo=00000000aaaaaaaa i1_rbvo=bbbbbbbb00000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000
 postclock: reset=0 fe=0000000000000001 se=0000000000000010 states=000000000000000000000000000000000000000000000000 fills=0000000000000000 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000000000000000000 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

resetting

  preclock: reset=1 fe=0000000000000001 se=0000000000000010 states=000000000000000000000000000000000000000000000000 fills=0000000000000000 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000000000000000000 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000
 postclock: reset=1 fe=0000000000000001 se=0000000000000010 states=000000000000000000000000000000000000000000000000 fills=0000000000000000 ifs=0000000000000000 iss=0000000000000000 ao=00000000000000000000000000000000 
   i1_ravo=0000000000000000 i1_rbvo=0000000000000000 i2_ravo=0000000000000000 i2_rbvo=0000000000000000

ENDING TESTBENCH : SUCCESS !

$finish called from file "test_reservation_station.v", line 418.
$finish at simulation time                  320
           V C S   S i m u l a t i o n   R e p o r t 
Time: 320
CPU Time:      0.020 seconds;       Data structure size:   0.1Mb
Sat Apr 13 06:14:45 2013
CPU time: 1.121 seconds to compile + .069 seconds to elab + .232 seconds to link + .057 seconds in simulation
