Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Sep 22 16:09:19 2020
| Host         : E7440-big-ARCH running 64-bit unknown
| Command      : report_control_sets -verbose -file TopLevel_wrapper_control_sets_placed.rpt
| Design       : TopLevel_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      4 |            2 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |              19 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-------------------------------------+-----------------------------------------------+------------------+----------------+
|                     Clock Signal                    |            Enable Signal            |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-------------------------------------+-----------------------------------------------+------------------+----------------+
|  sysclk_IBUF                                        |                                     |                                               |                1 |              1 |
|  TopLevel_i/debounce_0/U0/next_state_reg[1]_i_2_n_0 |                                     |                                               |                1 |              2 |
|  TopLevel_i/clock_scaler1_0/U0/clk_o                |                                     | rst_0_IBUF                                    |                1 |              2 |
|  TopLevel_i/debounce_0/U0/intr                      |                                     |                                               |                2 |              4 |
|  TopLevel_i/clock_scaler1_0/U0/clk_o                | TopLevel_i/inverter_0/out1          | rst_0_IBUF                                    |                1 |              4 |
|  TopLevel_i/clock_scaler1_0/U0/clk_o                | TopLevel_i/debounce_0/U0/count_bin0 | TopLevel_i/debounce_0/U0/count_bin[7]_i_3_n_0 |                2 |              8 |
|  sysclk_IBUF                                        |                                     | rst_0_IBUF                                    |                5 |             17 |
+-----------------------------------------------------+-------------------------------------+-----------------------------------------------+------------------+----------------+


