$date
	Thu Jul  6 06:40:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fulladder_test $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var parameter 32 # STEP $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & cin $end
$scope module ff $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & Cin $end
$var wire 1 " Cout $end
$var wire 1 ' S0 $end
$var wire 1 ! S $end
$var wire 1 ( C1 $end
$var wire 1 ) C0 $end
$scope module ha0 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 ) C $end
$var wire 1 ' S $end
$upscope $end
$scope module ha1 $end
$var wire 1 ' A $end
$var wire 1 & B $end
$var wire 1 ( C $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100100 #
$end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0"
0!
$end
#100
1!
1&
#200
1'
0&
1%
#300
1"
0!
1(
1&
#400
0"
1!
0(
0&
0%
1$
#500
1"
0!
1(
1&
#600
0(
0'
1)
0&
1%
#700
1!
1&
#800
