{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 12:39:17 2018 " "Info: Processing started: Wed Dec 12 12:39:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock EP3C25F324C8 " "Info: Selected device EP3C25F324C8 for design \"clock\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C8 " "Info: Device EP3C40F324C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 655 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 657 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 659 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 661 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Info: Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 663 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst16\|clk4hz\}\] -rise_to \[get_clocks \{48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst16\|clk4hz\}\] -rise_to \[get_clocks \{48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst16\|clk4hz\}\] -fall_to \[get_clocks \{48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst16\|clk4hz\}\] -fall_to \[get_clocks \{48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst16\|clk4hz\}\] -rise_to \[get_clocks \{48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst16\|clk4hz\}\] -rise_to \[get_clocks \{48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst16\|clk4hz\}\] -fall_to \[get_clocks \{48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst16\|clk4hz\}\] -fall_to \[get_clocks \{48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst16\|clk4hz\}\] -rise_to \[get_clocks \{48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst16\|clk4hz\}\] -rise_to \[get_clocks \{48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst16\|clk4hz\}\] -fall_to \[get_clocks \{48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst16\|clk4hz\}\] -fall_to \[get_clocks \{48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst16\|clk4hz\}\] -rise_to \[get_clocks \{48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst16\|clk4hz\}\] -rise_to \[get_clocks \{48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst16\|clk4hz\}\] -fall_to \[get_clocks \{48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst16\|clk4hz\}\] -fall_to \[get_clocks \{48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst16\|clk1khz\}\] -rise_to \[get_clocks \{48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst16\|clk1khz\}\] -rise_to \[get_clocks \{48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst16\|clk1khz\}\] -fall_to \[get_clocks \{48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst16\|clk1khz\}\] -fall_to \[get_clocks \{48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst16\|clk1khz\}\] -rise_to \[get_clocks \{48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst16\|clk1khz\}\] -rise_to \[get_clocks \{48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst16\|clk1khz\}\] -fall_to \[get_clocks \{48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst16\|clk1khz\}\] -fall_to \[get_clocks \{48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst16\|clk1khz\}\] -rise_to \[get_clocks \{48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst16\|clk1khz\}\] -rise_to \[get_clocks \{48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst16\|clk1khz\}\] -fall_to \[get_clocks \{48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst16\|clk1khz\}\] -fall_to \[get_clocks \{48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst16\|clk1khz\}\] -rise_to \[get_clocks \{48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst16\|clk1khz\}\] -rise_to \[get_clocks \{48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst16\|clk1khz\}\] -fall_to \[get_clocks \{48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst16\|clk1khz\}\] -fall_to \[get_clocks \{48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -rise_to \[get_clocks \{48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -rise_to \[get_clocks \{48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -fall_to \[get_clocks \{48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -fall_to \[get_clocks \{48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -rise_to \[get_clocks \{48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -rise_to \[get_clocks \{48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -fall_to \[get_clocks \{48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -fall_to \[get_clocks \{48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -rise_to \[get_clocks \{48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -rise_to \[get_clocks \{48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -fall_to \[get_clocks \{48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -fall_to \[get_clocks \{48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -rise_to \[get_clocks \{48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -rise_to \[get_clocks \{48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -fall_to \[get_clocks \{48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -fall_to \[get_clocks \{48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{48mhz\}\] -rise_to \[get_clocks \{music:inst16\|clk1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{48mhz\}\] -rise_to \[get_clocks \{music:inst16\|clk1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{48mhz\}\] -fall_to \[get_clocks \{music:inst16\|clk1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{48mhz\}\] -fall_to \[get_clocks \{music:inst16\|clk1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{48mhz\}\] -rise_to \[get_clocks \{music:inst16\|clk1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{48mhz\}\] -rise_to \[get_clocks \{music:inst16\|clk1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{48mhz\}\] -fall_to \[get_clocks \{music:inst16\|clk1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{48mhz\}\] -fall_to \[get_clocks \{music:inst16\|clk1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{48mhz\}\] -rise_to \[get_clocks \{music:inst16\|clk1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{48mhz\}\] -rise_to \[get_clocks \{music:inst16\|clk1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{48mhz\}\] -fall_to \[get_clocks \{music:inst16\|clk1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{48mhz\}\] -fall_to \[get_clocks \{music:inst16\|clk1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{48mhz\}\] -rise_to \[get_clocks \{music:inst16\|clk1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{48mhz\}\] -rise_to \[get_clocks \{music:inst16\|clk1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{48mhz\}\] -fall_to \[get_clocks \{music:inst16\|clk1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{48mhz\}\] -fall_to \[get_clocks \{music:inst16\|clk1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{48mhz\}\] -rise_to \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{48mhz\}\] -rise_to \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{48mhz\}\] -fall_to \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{48mhz\}\] -fall_to \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{48mhz\}\] -rise_to \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{48mhz\}\] -rise_to \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{48mhz\}\] -fall_to \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{48mhz\}\] -fall_to \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{48mhz\}\] -rise_to \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{48mhz\}\] -rise_to \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{48mhz\}\] -fall_to \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{48mhz\}\] -fall_to \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{48mhz\}\] -rise_to \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{48mhz\}\] -rise_to \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{48mhz\}\] -fall_to \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{48mhz\}\] -fall_to \[get_clocks \{fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|110\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "48mhz~input (placed in PIN A10 (CLK8, DIFFCLK_5n)) " "Info: Automatically promoted node 48mhz~input (placed in PIN A10 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|87 " "Info: Destination node fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|87" {  } { { "f74161.bdf" "" { Schematic "e:/altera/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|12fenpin:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 152 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|9 " "Info: Destination node fenpin2:inst\|12fenpin:inst\|74161:inst\|f74161:sub\|9" {  } { { "f74161.bdf" "" { Schematic "e:/altera/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|12fenpin:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 153 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "all.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/all.bdf" { { 248 432 600 264 "48mhz" "" } { 120 360 408 136 "48mhz" "" } { 424 1024 1063 440 "48mhz" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 48mhz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 647 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin2:inst\|1000fenpin:inst4\|10fenpin:inst2\|2fenpin:inst4\|inst1  " "Info: Automatically promoted node fenpin2:inst\|1000fenpin:inst4\|10fenpin:inst2\|2fenpin:inst4\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishi:inst2\|jiaofen:inst6\|inst3 " "Info: Destination node jishi:inst2\|jiaofen:inst6\|inst3" {  } { { "jiaofen.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/jiaofen.bdf" { { 128 440 504 176 "inst3" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jishi:inst2|jiaofen:inst6|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 112 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishi:inst2\|jiaoshi:inst5\|inst3 " "Info: Destination node jishi:inst2\|jiaoshi:inst5\|inst3" {  } { { "jiaoshi.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/jiaoshi.bdf" { { 128 440 504 176 "inst3" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jishi:inst2|jiaoshi:inst5|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 113 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishi:inst2\|jiaoxq:inst4\|inst3 " "Info: Destination node jishi:inst2\|jiaoxq:inst4\|inst3" {  } { { "jiaoxq.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/jiaoxq.bdf" { { 128 440 504 176 "inst3" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jishi:inst2|jiaoxq:inst4|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 107 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin2:inst\|1000fenpin:inst4\|10fenpin:inst2\|2fenpin:inst4\|inst1~0 " "Info: Destination node fenpin2:inst\|1000fenpin:inst4\|10fenpin:inst2\|2fenpin:inst4\|inst1~0" {  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst4|10fenpin:inst2|2fenpin:inst4|inst1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 616 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst4|10fenpin:inst2|2fenpin:inst4|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 161 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jishi:inst2\|jiaofen:inst6\|inst3  " "Info: Automatically promoted node jishi:inst2\|jiaofen:inst6\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "jiaofen.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/jiaofen.bdf" { { 128 440 504 176 "inst3" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jishi:inst2|jiaofen:inst6|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 112 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jishi:inst2\|jiaoshi:inst5\|inst3  " "Info: Automatically promoted node jishi:inst2\|jiaoshi:inst5\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "jiaoshi.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/jiaoshi.bdf" { { 128 440 504 176 "inst3" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jishi:inst2|jiaoshi:inst5|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 113 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "music:inst16\|clk1khz  " "Info: Automatically promoted node music:inst16\|clk1khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music:inst16\|clk1khz~0 " "Info: Destination node music:inst16\|clk1khz~0" {  } { { "music.vhd" "" { Text "E:/baogao/EDAII DGDZ/project/music.vhd" 14 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music:inst16|clk1khz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 562 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "music.vhd" "" { Text "E:/baogao/EDAII DGDZ/project/music.vhd" 14 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music:inst16|clk1khz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 219 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "music:inst16\|clk4hz  " "Info: Automatically promoted node music:inst16\|clk4hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music:inst16\|clk4hz~0 " "Info: Destination node music:inst16\|clk4hz~0" {  } { { "music.vhd" "" { Text "E:/baogao/EDAII DGDZ/project/music.vhd" 14 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music:inst16|clk4hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 537 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "music.vhd" "" { Text "E:/baogao/EDAII DGDZ/project/music.vhd" 14 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { music:inst16|clk4hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 221 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin2:inst\|4fenpin:inst2\|2fenpin:inst1\|inst1  " "Info: Automatically promoted node fenpin2:inst\|4fenpin:inst2\|2fenpin:inst1\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baoshi:inst4\|inst3 " "Info: Destination node baoshi:inst4\|inst3" {  } { { "baoshi.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/baoshi.bdf" { { 240 240 304 288 "inst3" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baoshi:inst4|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 164 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin2:inst\|4fenpin:inst2\|2fenpin:inst1\|inst1~0 " "Info: Destination node fenpin2:inst\|4fenpin:inst2\|2fenpin:inst1\|inst1~0" {  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|4fenpin:inst2|2fenpin:inst1|inst1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 608 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|4fenpin:inst2|2fenpin:inst1|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 333 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin2:inst\|1000fenpin:inst1\|10fenpin:inst1\|2fenpin:inst4\|inst1  " "Info: Automatically promoted node fenpin2:inst\|1000fenpin:inst1\|10fenpin:inst1\|2fenpin:inst4\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin2:inst\|1000fenpin:inst1\|10fenpin:inst1\|2fenpin:inst4\|inst1~0 " "Info: Destination node fenpin2:inst\|1000fenpin:inst1\|10fenpin:inst1\|2fenpin:inst4\|inst1~0" {  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst1|10fenpin:inst1|2fenpin:inst4|inst1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 620 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst1|10fenpin:inst1|2fenpin:inst4|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 324 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin2:inst\|1000fenpin:inst1\|10fenpin:inst\|2fenpin:inst4\|inst1  " "Info: Automatically promoted node fenpin2:inst\|1000fenpin:inst1\|10fenpin:inst\|2fenpin:inst4\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin2:inst\|1000fenpin:inst1\|10fenpin:inst\|2fenpin:inst4\|inst1~0 " "Info: Destination node fenpin2:inst\|1000fenpin:inst1\|10fenpin:inst\|2fenpin:inst4\|inst1~0" {  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst1|10fenpin:inst|2fenpin:inst4|inst1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 623 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst1|10fenpin:inst|2fenpin:inst4|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 317 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin2:inst\|1000fenpin:inst4\|10fenpin:inst1\|2fenpin:inst4\|inst1  " "Info: Automatically promoted node fenpin2:inst\|1000fenpin:inst4\|10fenpin:inst1\|2fenpin:inst4\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin2:inst\|1000fenpin:inst4\|10fenpin:inst1\|2fenpin:inst4\|inst1~0 " "Info: Destination node fenpin2:inst\|1000fenpin:inst4\|10fenpin:inst1\|2fenpin:inst4\|inst1~0" {  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst4|10fenpin:inst1|2fenpin:inst4|inst1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 619 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst4|10fenpin:inst1|2fenpin:inst4|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 347 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin2:inst\|1000fenpin:inst4\|10fenpin:inst\|2fenpin:inst4\|inst1  " "Info: Automatically promoted node fenpin2:inst\|1000fenpin:inst4\|10fenpin:inst\|2fenpin:inst4\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin2:inst\|1000fenpin:inst4\|10fenpin:inst\|2fenpin:inst4\|inst1~0 " "Info: Destination node fenpin2:inst\|1000fenpin:inst4\|10fenpin:inst\|2fenpin:inst4\|inst1~0" {  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst4|10fenpin:inst|2fenpin:inst4|inst1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 622 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst4|10fenpin:inst|2fenpin:inst4|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 340 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin2:inst\|1000fenpin:inst6\|10fenpin:inst1\|2fenpin:inst4\|inst1  " "Info: Automatically promoted node fenpin2:inst\|1000fenpin:inst6\|10fenpin:inst1\|2fenpin:inst4\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin2:inst\|1000fenpin:inst6\|10fenpin:inst1\|2fenpin:inst4\|inst1~0 " "Info: Destination node fenpin2:inst\|1000fenpin:inst6\|10fenpin:inst1\|2fenpin:inst4\|inst1~0" {  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst6|10fenpin:inst1|2fenpin:inst4|inst1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 621 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst6|10fenpin:inst1|2fenpin:inst4|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 303 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin2:inst\|1000fenpin:inst6\|10fenpin:inst\|2fenpin:inst4\|inst1  " "Info: Automatically promoted node fenpin2:inst\|1000fenpin:inst6\|10fenpin:inst\|2fenpin:inst4\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin2:inst\|1000fenpin:inst6\|10fenpin:inst\|2fenpin:inst4\|inst1~0 " "Info: Destination node fenpin2:inst\|1000fenpin:inst6\|10fenpin:inst\|2fenpin:inst4\|inst1~0" {  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst6|10fenpin:inst|2fenpin:inst4|inst1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 624 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst6|10fenpin:inst|2fenpin:inst4|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 296 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin2:inst\|12fenpin:inst\|inst5  " "Info: Automatically promoted node fenpin2:inst\|12fenpin:inst\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "12fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/12fenpin.bdf" { { 216 528 592 264 "inst5" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|12fenpin:inst|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 154 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin2:inst\|2fenpin:inst5\|inst1  " "Info: Automatically promoted node fenpin2:inst\|2fenpin:inst5\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin2:inst\|2fenpin:inst5\|inst1~0 " "Info: Destination node fenpin2:inst\|2fenpin:inst5\|inst1~0" {  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|2fenpin:inst5|inst1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 625 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|2fenpin:inst5|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 289 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jishi:inst2\|jiaoxq:inst4\|inst3  " "Info: Automatically promoted node jishi:inst2\|jiaoxq:inst4\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "jiaoxq.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/jiaoxq.bdf" { { 128 440 504 176 "inst3" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jishi:inst2|jiaoxq:inst4|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 107 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin2:inst\|1000fenpin:inst1\|10fenpin:inst2\|2fenpin:inst4\|inst1  " "Info: Automatically promoted node fenpin2:inst\|1000fenpin:inst1\|10fenpin:inst2\|2fenpin:inst4\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin2:inst\|1000fenpin:inst1\|10fenpin:inst2\|2fenpin:inst4\|inst1~0 " "Info: Destination node fenpin2:inst\|1000fenpin:inst1\|10fenpin:inst2\|2fenpin:inst4\|inst1~0" {  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst1|10fenpin:inst2|2fenpin:inst4|inst1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 617 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst1|10fenpin:inst2|2fenpin:inst4|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 331 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin2:inst\|1000fenpin:inst6\|10fenpin:inst2\|2fenpin:inst4\|inst1  " "Info: Automatically promoted node fenpin2:inst\|1000fenpin:inst6\|10fenpin:inst2\|2fenpin:inst4\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishi:inst2\|xiaochanjihe:inst7\|xiaochan:inst1\|inst " "Info: Destination node jishi:inst2\|xiaochanjihe:inst7\|xiaochan:inst1\|inst" {  } { { "xiaochan.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/xiaochan.bdf" { { 184 352 416 264 "inst" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jishi:inst2|xiaochanjihe:inst7|xiaochan:inst1|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 287 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishi:inst2\|xiaochanjihe:inst7\|xiaochan:inst3\|inst " "Info: Destination node jishi:inst2\|xiaochanjihe:inst7\|xiaochan:inst3\|inst" {  } { { "xiaochan.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/xiaochan.bdf" { { 184 352 416 264 "inst" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jishi:inst2|xiaochanjihe:inst7|xiaochan:inst3|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 286 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishi:inst2\|xiaochanjihe:inst7\|xiaochan:inst4\|inst " "Info: Destination node jishi:inst2\|xiaochanjihe:inst7\|xiaochan:inst4\|inst" {  } { { "xiaochan.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/xiaochan.bdf" { { 184 352 416 264 "inst" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jishi:inst2|xiaochanjihe:inst7|xiaochan:inst4|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 285 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishi:inst2\|jiaofen:inst6\|inst3 " "Info: Destination node jishi:inst2\|jiaofen:inst6\|inst3" {  } { { "jiaofen.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/jiaofen.bdf" { { 128 440 504 176 "inst3" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jishi:inst2|jiaofen:inst6|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 112 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishi:inst2\|jiaoshi:inst5\|inst3 " "Info: Destination node jishi:inst2\|jiaoshi:inst5\|inst3" {  } { { "jiaoshi.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/jiaoshi.bdf" { { 128 440 504 176 "inst3" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jishi:inst2|jiaoshi:inst5|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 113 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishi:inst2\|jiaoxq:inst4\|inst3 " "Info: Destination node jishi:inst2\|jiaoxq:inst4\|inst3" {  } { { "jiaoxq.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/jiaoxq.bdf" { { 128 440 504 176 "inst3" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jishi:inst2|jiaoxq:inst4|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 107 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin2:inst\|1000fenpin:inst6\|10fenpin:inst2\|2fenpin:inst4\|inst1~0 " "Info: Destination node fenpin2:inst\|1000fenpin:inst6\|10fenpin:inst2\|2fenpin:inst4\|inst1~0" {  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst6|10fenpin:inst2|2fenpin:inst4|inst1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 618 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "2fenpin.bdf" "" { Schematic "E:/baogao/EDAII DGDZ/project/2fenpin.bdf" { { 144 256 320 224 "inst1" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst|1000fenpin:inst6|10fenpin:inst2|2fenpin:inst4|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/EDAII DGDZ/project/" 0 { } { { 0 { 0 ""} 0 310 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Info: Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X32_Y11 X42_Y22 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Info: Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/baogao/EDAII DGDZ/project/clock.fit.smsg " "Info: Generated suppressed messages file E:/baogao/EDAII DGDZ/project/clock.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Info: Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 12:40:33 2018 " "Info: Processing ended: Wed Dec 12 12:40:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Info: Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
