<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="PllClkto40" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2021 02 11 23:43:59.244" version="5.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="PllClkto40.lpc" type="lpc" modified="2021 02 11 23:43:56.000"/>
		<File name="PllClkto40.vhd" type="top_level_vhdl" modified="2021 02 11 23:43:56.000"/>
		<File name="PllClkto40_tmpl.vhd" type="template_vhdl" modified="2021 02 11 23:43:56.000"/>
  </Package>
</DiamondModule>
