{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 11:27:30 2021 " "Info: Processing started: Sat Apr 24 11:27:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter-16 -c counter-16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter-16 -c counter-16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst1~latch " "Warning: Node \"inst1~latch\" is a latch" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2~latch " "Warning: Node \"inst2~latch\" is a latch" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst~latch " "Warning: Node \"inst~latch\" is a latch" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4~latch " "Warning: Node \"inst4~latch\" is a latch" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "d1 " "Info: Assuming node \"d1\" is an undefined clock" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 168 -8 160 184 "d1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "d1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "pre " "Info: Assuming node \"pre\" is an undefined clock" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 0 -8 160 16 "pre" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pre" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clr " "Info: Assuming node \"clr\" is an undefined clock" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 552 -24 144 568 "clr" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clr" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 456 -8 160 472 "clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "d0 " "Info: Assuming node \"d0\" is an undefined clock" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 224 -8 160 240 "d0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "d0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "d2 " "Info: Assuming node \"d2\" is an undefined clock" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 112 -8 160 128 "d2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "d2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst~latch " "Info: Detected ripple clock \"inst~latch\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2~latch " "Info: Detected ripple clock \"inst2~latch\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1~latch " "Info: Detected ripple clock \"inst1~latch\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst~_emulated " "Info: Detected ripple clock \"inst~_emulated\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 528 168 232 576 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 240 488 552 288 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst~head_lut " "Info: Detected gated clock \"inst~head_lut\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst2~head_lut " "Info: Detected gated clock \"inst2~head_lut\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 624 560 624 672 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 120 488 552 168 "inst20" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 592 320 384 640 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1~_emulated " "Info: Detected ripple clock \"inst1~_emulated\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 176 488 552 224 "inst19" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst1~head_lut " "Info: Detected gated clock \"inst1~head_lut\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2~_emulated " "Info: Detected ripple clock \"inst2~_emulated\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "d1 register register inst2~_emulated inst2~_emulated 360.1 MHz Internal " "Info: Clock \"d1\" Internal fmax is restricted to 360.1 MHz between source register \"inst2~_emulated\" and destination register \"inst2~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.527 ns + Longest register register " "Info: + Longest register to register delay is 1.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X25_Y1_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 0.818 ns inst2~head_lut 2 COMB LCCOMB_X25_Y1_N18 3 " "Info: 2: + IC(0.448 ns) + CELL(0.370 ns) = 0.818 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.206 ns) 1.419 ns inst2~data_lut 3 COMB LCCOMB_X25_Y1_N8 1 " "Info: 3: + IC(0.395 ns) + CELL(0.206 ns) = 1.419 ns; Loc. = LCCOMB_X25_Y1_N8; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.527 ns inst2~_emulated 4 REG LCFF_X25_Y1_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.527 ns; Loc. = LCFF_X25_Y1_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 44.79 % ) " "Info: Total cell delay = 0.684 ns ( 44.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.843 ns ( 55.21 % ) " "Info: Total interconnect delay = 0.843 ns ( 55.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.527 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.448ns 0.395ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.435 ns - Smallest " "Info: - Smallest clock skew is -0.435 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d1 destination 4.135 ns + Shortest register " "Info: + Shortest clock path from clock \"d1\" to destination register is 4.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns d1 1 CLK PIN_86 2 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 2; CLK Node = 'd1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d1 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 168 -8 160 184 "d1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.206 ns) 2.538 ns inst12 2 COMB LCCOMB_X25_Y1_N2 3 " "Info: 2: + IC(1.368 ns) + CELL(0.206 ns) = 2.538 ns; Loc. = LCCOMB_X25_Y1_N2; Fanout = 3; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { d1 inst12 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 592 320 384 640 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 3.134 ns inst1~head_lut 3 COMB LCCOMB_X25_Y1_N4 3 " "Info: 3: + IC(0.390 ns) + CELL(0.206 ns) = 3.134 ns; Loc. = LCCOMB_X25_Y1_N4; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { inst12 inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.666 ns) 4.135 ns inst2~_emulated 4 REG LCFF_X25_Y1_N9 1 " "Info: 4: + IC(0.335 ns) + CELL(0.666 ns) = 4.135 ns; Loc. = LCFF_X25_Y1_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.042 ns ( 49.38 % ) " "Info: Total cell delay = 2.042 ns ( 49.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.093 ns ( 50.62 % ) " "Info: Total interconnect delay = 2.093 ns ( 50.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.135 ns" { d1 inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.135 ns" { d1 {} d1~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.368ns 0.390ns 0.335ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d1 source 4.570 ns - Longest register " "Info: - Longest clock path from clock \"d1\" to source register is 4.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns d1 1 CLK PIN_86 2 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 2; CLK Node = 'd1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d1 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 168 -8 160 184 "d1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.206 ns) 2.536 ns inst19 2 COMB LCCOMB_X25_Y1_N16 3 " "Info: 2: + IC(1.366 ns) + CELL(0.206 ns) = 2.536 ns; Loc. = LCCOMB_X25_Y1_N16; Fanout = 3; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { d1 inst19 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 176 488 552 224 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.615 ns) 3.569 ns inst1~head_lut 3 COMB LCCOMB_X25_Y1_N4 3 " "Info: 3: + IC(0.418 ns) + CELL(0.615 ns) = 3.569 ns; Loc. = LCCOMB_X25_Y1_N4; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { inst19 inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.666 ns) 4.570 ns inst2~_emulated 4 REG LCFF_X25_Y1_N9 1 " "Info: 4: + IC(0.335 ns) + CELL(0.666 ns) = 4.570 ns; Loc. = LCFF_X25_Y1_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.451 ns ( 53.63 % ) " "Info: Total cell delay = 2.451 ns ( 53.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns ( 46.37 % ) " "Info: Total interconnect delay = 2.119 ns ( 46.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.570 ns" { d1 inst19 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.570 ns" { d1 {} d1~combout {} inst19 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.366ns 0.418ns 0.335ns } { 0.000ns 0.964ns 0.206ns 0.615ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.135 ns" { d1 inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.135 ns" { d1 {} d1~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.368ns 0.390ns 0.335ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.570 ns" { d1 inst19 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.570 ns" { d1 {} d1~combout {} inst19 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.366ns 0.418ns 0.335ns } { 0.000ns 0.964ns 0.206ns 0.615ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.527 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.448ns 0.395ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.135 ns" { d1 inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.135 ns" { d1 {} d1~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.368ns 0.390ns 0.335ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.570 ns" { d1 inst19 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.570 ns" { d1 {} d1~combout {} inst19 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.366ns 0.418ns 0.335ns } { 0.000ns 0.964ns 0.206ns 0.615ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst2~_emulated {} } {  } {  } "" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pre register inst4~_emulated register inst4~_emulated 139.72 MHz 7.157 ns Internal " "Info: Clock \"pre\" has Internal fmax of 139.72 MHz between source register \"inst4~_emulated\" and destination register \"inst4~_emulated\" (period= 7.157 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.326 ns + Longest register register " "Info: + Longest register to register delay is 1.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X25_Y1_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 0.640 ns inst4~head_lut 2 COMB LCCOMB_X25_Y1_N0 2 " "Info: 2: + IC(0.434 ns) + CELL(0.206 ns) = 0.640 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 1.218 ns inst4~data_lut 3 COMB LCCOMB_X25_Y1_N6 1 " "Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 1.218 ns; Loc. = LCCOMB_X25_Y1_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.326 ns inst4~_emulated 4 REG LCFF_X25_Y1_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.326 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.22 % ) " "Info: Total cell delay = 0.520 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.806 ns ( 60.78 % ) " "Info: Total interconnect delay = 0.806 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.326 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.434ns 0.372ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.567 ns - Smallest " "Info: - Smallest clock skew is -5.567 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre destination 4.405 ns + Shortest register " "Info: + Shortest clock path from clock \"pre\" to destination register is 4.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns pre 1 CLK PIN_80 8 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 8; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 0 -8 160 16 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.370 ns) 2.783 ns inst20 2 COMB LCCOMB_X25_Y1_N28 3 " "Info: 2: + IC(1.429 ns) + CELL(0.370 ns) = 2.783 ns; Loc. = LCCOMB_X25_Y1_N28; Fanout = 3; COMB Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { pre inst20 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 120 488 552 168 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 3.385 ns inst2~head_lut 3 COMB LCCOMB_X25_Y1_N18 3 " "Info: 3: + IC(0.396 ns) + CELL(0.206 ns) = 3.385 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { inst20 inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 4.405 ns inst4~_emulated 4 REG LCFF_X25_Y1_N7 1 " "Info: 4: + IC(0.354 ns) + CELL(0.666 ns) = 4.405 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 50.53 % ) " "Info: Total cell delay = 2.226 ns ( 50.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.179 ns ( 49.47 % ) " "Info: Total interconnect delay = 2.179 ns ( 49.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.405 ns" { pre inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.405 ns" { pre {} pre~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.429ns 0.396ns 0.354ns } { 0.000ns 0.984ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre source 9.972 ns - Longest register " "Info: - Longest clock path from clock \"pre\" to source register is 9.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns pre 1 CLK PIN_80 8 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 8; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 0 -8 160 16 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.202 ns) 2.945 ns inst18 2 COMB LCCOMB_X26_Y4_N10 3 " "Info: 2: + IC(1.759 ns) + CELL(0.202 ns) = 2.945 ns; Loc. = LCCOMB_X26_Y4_N10; Fanout = 3; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { pre inst18 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 240 488 552 288 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.651 ns) 4.006 ns inst~head_lut 3 COMB LCCOMB_X26_Y4_N28 3 " "Info: 3: + IC(0.410 ns) + CELL(0.651 ns) = 4.006 ns; Loc. = LCCOMB_X26_Y4_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { inst18 inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 5.308 ns inst1~_emulated 4 REG LCFF_X26_Y4_N9 1 " "Info: 4: + IC(0.332 ns) + CELL(0.970 ns) = 5.308 ns; Loc. = LCFF_X26_Y4_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.366 ns) 6.829 ns inst1~head_lut 5 COMB LCCOMB_X25_Y1_N4 3 " "Info: 5: + IC(1.155 ns) + CELL(0.366 ns) = 6.829 ns; Loc. = LCCOMB_X25_Y1_N4; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 8.134 ns inst2~_emulated 6 REG LCFF_X25_Y1_N9 1 " "Info: 6: + IC(0.335 ns) + CELL(0.970 ns) = 8.134 ns; Loc. = LCFF_X25_Y1_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 8.952 ns inst2~head_lut 7 COMB LCCOMB_X25_Y1_N18 3 " "Info: 7: + IC(0.448 ns) + CELL(0.370 ns) = 8.952 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 9.972 ns inst4~_emulated 8 REG LCFF_X25_Y1_N7 1 " "Info: 8: + IC(0.354 ns) + CELL(0.666 ns) = 9.972 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.179 ns ( 51.94 % ) " "Info: Total cell delay = 5.179 ns ( 51.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.793 ns ( 48.06 % ) " "Info: Total interconnect delay = 4.793 ns ( 48.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.972 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.972 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.759ns 0.410ns 0.332ns 1.155ns 0.335ns 0.448ns 0.354ns } { 0.000ns 0.984ns 0.202ns 0.651ns 0.970ns 0.366ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.405 ns" { pre inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.405 ns" { pre {} pre~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.429ns 0.396ns 0.354ns } { 0.000ns 0.984ns 0.370ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.972 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.972 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.759ns 0.410ns 0.332ns 1.155ns 0.335ns 0.448ns 0.354ns } { 0.000ns 0.984ns 0.202ns 0.651ns 0.970ns 0.366ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.326 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.434ns 0.372ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.405 ns" { pre inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.405 ns" { pre {} pre~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.429ns 0.396ns 0.354ns } { 0.000ns 0.984ns 0.370ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.972 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.972 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.759ns 0.410ns 0.332ns 1.155ns 0.335ns 0.448ns 0.354ns } { 0.000ns 0.984ns 0.202ns 0.651ns 0.970ns 0.366ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clr register inst4~_emulated register inst4~_emulated 160.77 MHz 6.22 ns Internal " "Info: Clock \"clr\" has Internal fmax of 160.77 MHz between source register \"inst4~_emulated\" and destination register \"inst4~_emulated\" (period= 6.22 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.326 ns + Longest register register " "Info: + Longest register to register delay is 1.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X25_Y1_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 0.640 ns inst4~head_lut 2 COMB LCCOMB_X25_Y1_N0 2 " "Info: 2: + IC(0.434 ns) + CELL(0.206 ns) = 0.640 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 1.218 ns inst4~data_lut 3 COMB LCCOMB_X25_Y1_N6 1 " "Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 1.218 ns; Loc. = LCCOMB_X25_Y1_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.326 ns inst4~_emulated 4 REG LCFF_X25_Y1_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.326 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.22 % ) " "Info: Total cell delay = 0.520 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.806 ns ( 60.78 % ) " "Info: Total interconnect delay = 0.806 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.326 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.434ns 0.372ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.630 ns - Smallest " "Info: - Smallest clock skew is -4.630 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clr destination 5.710 ns + Shortest register " "Info: + Shortest clock path from clock \"clr\" to destination register is 5.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clr 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 552 -24 144 568 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.623 ns) 3.685 ns inst13 2 COMB LCCOMB_X25_Y1_N14 3 " "Info: 2: + IC(2.088 ns) + CELL(0.623 ns) = 3.685 ns; Loc. = LCCOMB_X25_Y1_N14; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { clr inst13 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 624 560 624 672 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.624 ns) 4.690 ns inst2~head_lut 3 COMB LCCOMB_X25_Y1_N18 3 " "Info: 3: + IC(0.381 ns) + CELL(0.624 ns) = 4.690 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 5.710 ns inst4~_emulated 4 REG LCFF_X25_Y1_N7 1 " "Info: 4: + IC(0.354 ns) + CELL(0.666 ns) = 5.710 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.887 ns ( 50.56 % ) " "Info: Total cell delay = 2.887 ns ( 50.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.823 ns ( 49.44 % ) " "Info: Total interconnect delay = 2.823 ns ( 49.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.088ns 0.381ns 0.354ns } { 0.000ns 0.974ns 0.623ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clr source 10.340 ns - Longest register " "Info: - Longest clock path from clock \"clr\" to source register is 10.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clr 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 552 -24 144 568 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.085 ns) + CELL(0.623 ns) 3.682 ns inst11 2 COMB LCCOMB_X26_Y4_N4 3 " "Info: 2: + IC(2.085 ns) + CELL(0.623 ns) = 3.682 ns; Loc. = LCCOMB_X26_Y4_N4; Fanout = 3; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { clr inst11 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 528 168 232 576 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.319 ns) 4.374 ns inst~head_lut 3 COMB LCCOMB_X26_Y4_N28 3 " "Info: 3: + IC(0.373 ns) + CELL(0.319 ns) = 4.374 ns; Loc. = LCCOMB_X26_Y4_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { inst11 inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 5.676 ns inst1~_emulated 4 REG LCFF_X26_Y4_N9 1 " "Info: 4: + IC(0.332 ns) + CELL(0.970 ns) = 5.676 ns; Loc. = LCFF_X26_Y4_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.366 ns) 7.197 ns inst1~head_lut 5 COMB LCCOMB_X25_Y1_N4 3 " "Info: 5: + IC(1.155 ns) + CELL(0.366 ns) = 7.197 ns; Loc. = LCCOMB_X25_Y1_N4; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 8.502 ns inst2~_emulated 6 REG LCFF_X25_Y1_N9 1 " "Info: 6: + IC(0.335 ns) + CELL(0.970 ns) = 8.502 ns; Loc. = LCFF_X25_Y1_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 9.320 ns inst2~head_lut 7 COMB LCCOMB_X25_Y1_N18 3 " "Info: 7: + IC(0.448 ns) + CELL(0.370 ns) = 9.320 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 10.340 ns inst4~_emulated 8 REG LCFF_X25_Y1_N7 1 " "Info: 8: + IC(0.354 ns) + CELL(0.666 ns) = 10.340 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.258 ns ( 50.85 % ) " "Info: Total cell delay = 5.258 ns ( 50.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.082 ns ( 49.15 % ) " "Info: Total interconnect delay = 5.082 ns ( 49.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.340 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.340 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.085ns 0.373ns 0.332ns 1.155ns 0.335ns 0.448ns 0.354ns } { 0.000ns 0.974ns 0.623ns 0.319ns 0.970ns 0.366ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.088ns 0.381ns 0.354ns } { 0.000ns 0.974ns 0.623ns 0.624ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.340 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.340 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.085ns 0.373ns 0.332ns 1.155ns 0.335ns 0.448ns 0.354ns } { 0.000ns 0.974ns 0.623ns 0.319ns 0.970ns 0.366ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.326 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.434ns 0.372ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.088ns 0.381ns 0.354ns } { 0.000ns 0.974ns 0.623ns 0.624ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.340 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.340 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.085ns 0.373ns 0.332ns 1.155ns 0.335ns 0.448ns 0.354ns } { 0.000ns 0.974ns 0.623ns 0.319ns 0.970ns 0.366ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register inst1~_emulated register inst1~_emulated 313.19 MHz 3.193 ns Internal " "Info: Clock \"clk\" has Internal fmax of 313.19 MHz between source register \"inst1~_emulated\" and destination register \"inst1~_emulated\" (period= 3.193 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.929 ns + Longest register register " "Info: + Longest register to register delay is 2.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1~_emulated 1 REG LCFF_X26_Y4_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y4_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.366 ns) 1.521 ns inst1~head_lut 2 COMB LCCOMB_X25_Y1_N4 3 " "Info: 2: + IC(1.155 ns) + CELL(0.366 ns) = 1.521 ns; Loc. = LCCOMB_X25_Y1_N4; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.206 ns) 2.821 ns inst1~data_lut 3 COMB LCCOMB_X26_Y4_N8 1 " "Info: 3: + IC(1.094 ns) + CELL(0.206 ns) = 2.821 ns; Loc. = LCCOMB_X26_Y4_N8; Fanout = 1; COMB Node = 'inst1~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst1~head_lut inst1~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.929 ns inst1~_emulated 4 REG LCFF_X26_Y4_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.929 ns; Loc. = LCFF_X26_Y4_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 23.22 % ) " "Info: Total cell delay = 0.680 ns ( 23.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.249 ns ( 76.78 % ) " "Info: Total interconnect delay = 2.249 ns ( 76.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { inst1~_emulated inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { inst1~_emulated {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 1.155ns 1.094ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.668 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns clk 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 456 -8 160 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.970 ns) 4.027 ns inst~_emulated 2 REG LCFF_X26_Y4_N3 1 " "Info: 2: + IC(1.907 ns) + CELL(0.970 ns) = 4.027 ns; Loc. = LCFF_X26_Y4_N3; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { clk inst~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 4.670 ns inst~head_lut 3 COMB LCCOMB_X26_Y4_N28 3 " "Info: 3: + IC(0.437 ns) + CELL(0.206 ns) = 4.670 ns; Loc. = LCCOMB_X26_Y4_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.666 ns) 5.668 ns inst1~_emulated 4 REG LCFF_X26_Y4_N9 1 " "Info: 4: + IC(0.332 ns) + CELL(0.666 ns) = 5.668 ns; Loc. = LCFF_X26_Y4_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.992 ns ( 52.79 % ) " "Info: Total cell delay = 2.992 ns ( 52.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.676 ns ( 47.21 % ) " "Info: Total interconnect delay = 2.676 ns ( 47.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.668 ns" { clk inst~_emulated inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.668 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.907ns 0.437ns 0.332ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.668 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns clk 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 456 -8 160 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.970 ns) 4.027 ns inst~_emulated 2 REG LCFF_X26_Y4_N3 1 " "Info: 2: + IC(1.907 ns) + CELL(0.970 ns) = 4.027 ns; Loc. = LCFF_X26_Y4_N3; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { clk inst~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 4.670 ns inst~head_lut 3 COMB LCCOMB_X26_Y4_N28 3 " "Info: 3: + IC(0.437 ns) + CELL(0.206 ns) = 4.670 ns; Loc. = LCCOMB_X26_Y4_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.666 ns) 5.668 ns inst1~_emulated 4 REG LCFF_X26_Y4_N9 1 " "Info: 4: + IC(0.332 ns) + CELL(0.666 ns) = 5.668 ns; Loc. = LCFF_X26_Y4_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.992 ns ( 52.79 % ) " "Info: Total cell delay = 2.992 ns ( 52.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.676 ns ( 47.21 % ) " "Info: Total interconnect delay = 2.676 ns ( 47.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.668 ns" { clk inst~_emulated inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.668 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.907ns 0.437ns 0.332ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.668 ns" { clk inst~_emulated inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.668 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.907ns 0.437ns 0.332ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.668 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.907ns 0.437ns 0.332ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { inst1~_emulated inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { inst1~_emulated {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 1.155ns 1.094ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.668 ns" { clk inst~_emulated inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.668 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.907ns 0.437ns 0.332ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.668 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.907ns 0.437ns 0.332ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "d0 register inst1~_emulated register inst1~_emulated 280.74 MHz 3.562 ns Internal " "Info: Clock \"d0\" has Internal fmax of 280.74 MHz between source register \"inst1~_emulated\" and destination register \"inst1~_emulated\" (period= 3.562 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.929 ns + Longest register register " "Info: + Longest register to register delay is 2.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1~_emulated 1 REG LCFF_X26_Y4_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y4_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.366 ns) 1.521 ns inst1~head_lut 2 COMB LCCOMB_X25_Y1_N4 3 " "Info: 2: + IC(1.155 ns) + CELL(0.366 ns) = 1.521 ns; Loc. = LCCOMB_X25_Y1_N4; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.206 ns) 2.821 ns inst1~data_lut 3 COMB LCCOMB_X26_Y4_N8 1 " "Info: 3: + IC(1.094 ns) + CELL(0.206 ns) = 2.821 ns; Loc. = LCCOMB_X26_Y4_N8; Fanout = 1; COMB Node = 'inst1~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst1~head_lut inst1~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.929 ns inst1~_emulated 4 REG LCFF_X26_Y4_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.929 ns; Loc. = LCFF_X26_Y4_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 23.22 % ) " "Info: Total cell delay = 0.680 ns ( 23.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.249 ns ( 76.78 % ) " "Info: Total interconnect delay = 2.249 ns ( 76.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { inst1~_emulated inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { inst1~_emulated {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 1.155ns 1.094ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.369 ns - Smallest " "Info: - Smallest clock skew is -0.369 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d0 destination 4.436 ns + Shortest register " "Info: + Shortest clock path from clock \"d0\" to destination register is 4.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns d0 1 CLK PIN_84 2 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 2; CLK Node = 'd0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d0 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 224 -8 160 240 "d0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.370 ns) 2.746 ns inst11 2 COMB LCCOMB_X26_Y4_N4 3 " "Info: 2: + IC(1.412 ns) + CELL(0.370 ns) = 2.746 ns; Loc. = LCCOMB_X26_Y4_N4; Fanout = 3; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { d0 inst11 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 528 168 232 576 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.319 ns) 3.438 ns inst~head_lut 3 COMB LCCOMB_X26_Y4_N28 3 " "Info: 3: + IC(0.373 ns) + CELL(0.319 ns) = 3.438 ns; Loc. = LCCOMB_X26_Y4_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { inst11 inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.666 ns) 4.436 ns inst1~_emulated 4 REG LCFF_X26_Y4_N9 1 " "Info: 4: + IC(0.332 ns) + CELL(0.666 ns) = 4.436 ns; Loc. = LCFF_X26_Y4_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.319 ns ( 52.28 % ) " "Info: Total cell delay = 2.319 ns ( 52.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 47.72 % ) " "Info: Total interconnect delay = 2.117 ns ( 47.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { d0 inst11 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.436 ns" { d0 {} d0~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.412ns 0.373ns 0.332ns } { 0.000ns 0.964ns 0.370ns 0.319ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d0 source 4.805 ns - Longest register " "Info: - Longest clock path from clock \"d0\" to source register is 4.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns d0 1 CLK PIN_84 2 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 2; CLK Node = 'd0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d0 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 224 -8 160 240 "d0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.370 ns) 2.746 ns inst18 2 COMB LCCOMB_X26_Y4_N10 3 " "Info: 2: + IC(1.412 ns) + CELL(0.370 ns) = 2.746 ns; Loc. = LCCOMB_X26_Y4_N10; Fanout = 3; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { d0 inst18 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 240 488 552 288 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.651 ns) 3.807 ns inst~head_lut 3 COMB LCCOMB_X26_Y4_N28 3 " "Info: 3: + IC(0.410 ns) + CELL(0.651 ns) = 3.807 ns; Loc. = LCCOMB_X26_Y4_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { inst18 inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.666 ns) 4.805 ns inst1~_emulated 4 REG LCFF_X26_Y4_N9 1 " "Info: 4: + IC(0.332 ns) + CELL(0.666 ns) = 4.805 ns; Loc. = LCFF_X26_Y4_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.651 ns ( 55.17 % ) " "Info: Total cell delay = 2.651 ns ( 55.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.154 ns ( 44.83 % ) " "Info: Total interconnect delay = 2.154 ns ( 44.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.805 ns" { d0 inst18 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.805 ns" { d0 {} d0~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.412ns 0.410ns 0.332ns } { 0.000ns 0.964ns 0.370ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { d0 inst11 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.436 ns" { d0 {} d0~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.412ns 0.373ns 0.332ns } { 0.000ns 0.964ns 0.370ns 0.319ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.805 ns" { d0 inst18 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.805 ns" { d0 {} d0~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.412ns 0.410ns 0.332ns } { 0.000ns 0.964ns 0.370ns 0.651ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { inst1~_emulated inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { inst1~_emulated {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 1.155ns 1.094ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { d0 inst11 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.436 ns" { d0 {} d0~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.412ns 0.373ns 0.332ns } { 0.000ns 0.964ns 0.370ns 0.319ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.805 ns" { d0 inst18 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.805 ns" { d0 {} d0~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.412ns 0.410ns 0.332ns } { 0.000ns 0.964ns 0.370ns 0.651ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "d2 register register inst4~_emulated inst4~_emulated 360.1 MHz Internal " "Info: Clock \"d2\" Internal fmax is restricted to 360.1 MHz between source register \"inst4~_emulated\" and destination register \"inst4~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.326 ns + Longest register register " "Info: + Longest register to register delay is 1.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X25_Y1_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 0.640 ns inst4~head_lut 2 COMB LCCOMB_X25_Y1_N0 2 " "Info: 2: + IC(0.434 ns) + CELL(0.206 ns) = 0.640 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 1.218 ns inst4~data_lut 3 COMB LCCOMB_X25_Y1_N6 1 " "Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 1.218 ns; Loc. = LCCOMB_X25_Y1_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.326 ns inst4~_emulated 4 REG LCFF_X25_Y1_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.326 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.22 % ) " "Info: Total cell delay = 0.520 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.806 ns ( 60.78 % ) " "Info: Total interconnect delay = 0.806 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.326 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.434ns 0.372ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.402 ns - Smallest " "Info: - Smallest clock skew is -0.402 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d2 destination 4.169 ns + Shortest register " "Info: + Shortest clock path from clock \"d2\" to destination register is 4.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns d2 1 CLK PIN_87 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 2; CLK Node = 'd2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d2 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 112 -8 160 128 "d2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.206 ns) 2.547 ns inst20 2 COMB LCCOMB_X25_Y1_N28 3 " "Info: 2: + IC(1.367 ns) + CELL(0.206 ns) = 2.547 ns; Loc. = LCCOMB_X25_Y1_N28; Fanout = 3; COMB Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { d2 inst20 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 120 488 552 168 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 3.149 ns inst2~head_lut 3 COMB LCCOMB_X25_Y1_N18 3 " "Info: 3: + IC(0.396 ns) + CELL(0.206 ns) = 3.149 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { inst20 inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 4.169 ns inst4~_emulated 4 REG LCFF_X25_Y1_N7 1 " "Info: 4: + IC(0.354 ns) + CELL(0.666 ns) = 4.169 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 49.22 % ) " "Info: Total cell delay = 2.052 ns ( 49.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 50.78 % ) " "Info: Total interconnect delay = 2.117 ns ( 50.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.169 ns" { d2 inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.169 ns" { d2 {} d2~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.367ns 0.396ns 0.354ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d2 source 4.571 ns - Longest register " "Info: - Longest clock path from clock \"d2\" to source register is 4.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns d2 1 CLK PIN_87 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 2; CLK Node = 'd2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d2 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 112 -8 160 128 "d2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.206 ns) 2.546 ns inst13 2 COMB LCCOMB_X25_Y1_N14 3 " "Info: 2: + IC(1.366 ns) + CELL(0.206 ns) = 2.546 ns; Loc. = LCCOMB_X25_Y1_N14; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { d2 inst13 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 624 560 624 672 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.624 ns) 3.551 ns inst2~head_lut 3 COMB LCCOMB_X25_Y1_N18 3 " "Info: 3: + IC(0.381 ns) + CELL(0.624 ns) = 3.551 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 4.571 ns inst4~_emulated 4 REG LCFF_X25_Y1_N7 1 " "Info: 4: + IC(0.354 ns) + CELL(0.666 ns) = 4.571 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.470 ns ( 54.04 % ) " "Info: Total cell delay = 2.470 ns ( 54.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.101 ns ( 45.96 % ) " "Info: Total interconnect delay = 2.101 ns ( 45.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.571 ns" { d2 inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.571 ns" { d2 {} d2~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.366ns 0.381ns 0.354ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.169 ns" { d2 inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.169 ns" { d2 {} d2~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.367ns 0.396ns 0.354ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.571 ns" { d2 inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.571 ns" { d2 {} d2~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.366ns 0.381ns 0.354ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.326 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.434ns 0.372ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.169 ns" { d2 inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.169 ns" { d2 {} d2~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.367ns 0.396ns 0.354ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.571 ns" { d2 inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.571 ns" { d2 {} d2~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.366ns 0.381ns 0.354ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst4~_emulated {} } {  } {  } "" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "pre 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"pre\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst4~_emulated inst4~_emulated pre 4.243 ns " "Info: Found hold time violation between source  pin or register \"inst4~_emulated\" and destination pin or register \"inst4~_emulated\" for clock \"pre\" (Hold time is 4.243 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.567 ns + Largest " "Info: + Largest clock skew is 5.567 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre destination 9.972 ns + Longest register " "Info: + Longest clock path from clock \"pre\" to destination register is 9.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns pre 1 CLK PIN_80 8 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 8; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 0 -8 160 16 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.202 ns) 2.945 ns inst18 2 COMB LCCOMB_X26_Y4_N10 3 " "Info: 2: + IC(1.759 ns) + CELL(0.202 ns) = 2.945 ns; Loc. = LCCOMB_X26_Y4_N10; Fanout = 3; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { pre inst18 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 240 488 552 288 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.651 ns) 4.006 ns inst~head_lut 3 COMB LCCOMB_X26_Y4_N28 3 " "Info: 3: + IC(0.410 ns) + CELL(0.651 ns) = 4.006 ns; Loc. = LCCOMB_X26_Y4_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { inst18 inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 5.308 ns inst1~_emulated 4 REG LCFF_X26_Y4_N9 1 " "Info: 4: + IC(0.332 ns) + CELL(0.970 ns) = 5.308 ns; Loc. = LCFF_X26_Y4_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.366 ns) 6.829 ns inst1~head_lut 5 COMB LCCOMB_X25_Y1_N4 3 " "Info: 5: + IC(1.155 ns) + CELL(0.366 ns) = 6.829 ns; Loc. = LCCOMB_X25_Y1_N4; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 8.134 ns inst2~_emulated 6 REG LCFF_X25_Y1_N9 1 " "Info: 6: + IC(0.335 ns) + CELL(0.970 ns) = 8.134 ns; Loc. = LCFF_X25_Y1_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 8.952 ns inst2~head_lut 7 COMB LCCOMB_X25_Y1_N18 3 " "Info: 7: + IC(0.448 ns) + CELL(0.370 ns) = 8.952 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 9.972 ns inst4~_emulated 8 REG LCFF_X25_Y1_N7 1 " "Info: 8: + IC(0.354 ns) + CELL(0.666 ns) = 9.972 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.179 ns ( 51.94 % ) " "Info: Total cell delay = 5.179 ns ( 51.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.793 ns ( 48.06 % ) " "Info: Total interconnect delay = 4.793 ns ( 48.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.972 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.972 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.759ns 0.410ns 0.332ns 1.155ns 0.335ns 0.448ns 0.354ns } { 0.000ns 0.984ns 0.202ns 0.651ns 0.970ns 0.366ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre source 4.405 ns - Shortest register " "Info: - Shortest clock path from clock \"pre\" to source register is 4.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns pre 1 CLK PIN_80 8 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 8; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 0 -8 160 16 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.370 ns) 2.783 ns inst20 2 COMB LCCOMB_X25_Y1_N28 3 " "Info: 2: + IC(1.429 ns) + CELL(0.370 ns) = 2.783 ns; Loc. = LCCOMB_X25_Y1_N28; Fanout = 3; COMB Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { pre inst20 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 120 488 552 168 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 3.385 ns inst2~head_lut 3 COMB LCCOMB_X25_Y1_N18 3 " "Info: 3: + IC(0.396 ns) + CELL(0.206 ns) = 3.385 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { inst20 inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 4.405 ns inst4~_emulated 4 REG LCFF_X25_Y1_N7 1 " "Info: 4: + IC(0.354 ns) + CELL(0.666 ns) = 4.405 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 50.53 % ) " "Info: Total cell delay = 2.226 ns ( 50.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.179 ns ( 49.47 % ) " "Info: Total interconnect delay = 2.179 ns ( 49.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.405 ns" { pre inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.405 ns" { pre {} pre~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.429ns 0.396ns 0.354ns } { 0.000ns 0.984ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.972 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.972 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.759ns 0.410ns 0.332ns 1.155ns 0.335ns 0.448ns 0.354ns } { 0.000ns 0.984ns 0.202ns 0.651ns 0.970ns 0.366ns 0.970ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.405 ns" { pre inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.405 ns" { pre {} pre~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.429ns 0.396ns 0.354ns } { 0.000ns 0.984ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.326 ns - Shortest register register " "Info: - Shortest register to register delay is 1.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X25_Y1_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 0.640 ns inst4~head_lut 2 COMB LCCOMB_X25_Y1_N0 2 " "Info: 2: + IC(0.434 ns) + CELL(0.206 ns) = 0.640 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 1.218 ns inst4~data_lut 3 COMB LCCOMB_X25_Y1_N6 1 " "Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 1.218 ns; Loc. = LCCOMB_X25_Y1_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.326 ns inst4~_emulated 4 REG LCFF_X25_Y1_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.326 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.22 % ) " "Info: Total cell delay = 0.520 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.806 ns ( 60.78 % ) " "Info: Total interconnect delay = 0.806 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.326 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.434ns 0.372ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.972 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.972 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.759ns 0.410ns 0.332ns 1.155ns 0.335ns 0.448ns 0.354ns } { 0.000ns 0.984ns 0.202ns 0.651ns 0.970ns 0.366ns 0.970ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.405 ns" { pre inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.405 ns" { pre {} pre~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.429ns 0.396ns 0.354ns } { 0.000ns 0.984ns 0.370ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.326 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.434ns 0.372ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clr 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clr\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst4~_emulated inst4~_emulated clr 3.306 ns " "Info: Found hold time violation between source  pin or register \"inst4~_emulated\" and destination pin or register \"inst4~_emulated\" for clock \"clr\" (Hold time is 3.306 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.630 ns + Largest " "Info: + Largest clock skew is 4.630 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clr destination 10.340 ns + Longest register " "Info: + Longest clock path from clock \"clr\" to destination register is 10.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clr 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 552 -24 144 568 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.085 ns) + CELL(0.623 ns) 3.682 ns inst11 2 COMB LCCOMB_X26_Y4_N4 3 " "Info: 2: + IC(2.085 ns) + CELL(0.623 ns) = 3.682 ns; Loc. = LCCOMB_X26_Y4_N4; Fanout = 3; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { clr inst11 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 528 168 232 576 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.319 ns) 4.374 ns inst~head_lut 3 COMB LCCOMB_X26_Y4_N28 3 " "Info: 3: + IC(0.373 ns) + CELL(0.319 ns) = 4.374 ns; Loc. = LCCOMB_X26_Y4_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { inst11 inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 5.676 ns inst1~_emulated 4 REG LCFF_X26_Y4_N9 1 " "Info: 4: + IC(0.332 ns) + CELL(0.970 ns) = 5.676 ns; Loc. = LCFF_X26_Y4_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.366 ns) 7.197 ns inst1~head_lut 5 COMB LCCOMB_X25_Y1_N4 3 " "Info: 5: + IC(1.155 ns) + CELL(0.366 ns) = 7.197 ns; Loc. = LCCOMB_X25_Y1_N4; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 8.502 ns inst2~_emulated 6 REG LCFF_X25_Y1_N9 1 " "Info: 6: + IC(0.335 ns) + CELL(0.970 ns) = 8.502 ns; Loc. = LCFF_X25_Y1_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 9.320 ns inst2~head_lut 7 COMB LCCOMB_X25_Y1_N18 3 " "Info: 7: + IC(0.448 ns) + CELL(0.370 ns) = 9.320 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 10.340 ns inst4~_emulated 8 REG LCFF_X25_Y1_N7 1 " "Info: 8: + IC(0.354 ns) + CELL(0.666 ns) = 10.340 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.258 ns ( 50.85 % ) " "Info: Total cell delay = 5.258 ns ( 50.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.082 ns ( 49.15 % ) " "Info: Total interconnect delay = 5.082 ns ( 49.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.340 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.340 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.085ns 0.373ns 0.332ns 1.155ns 0.335ns 0.448ns 0.354ns } { 0.000ns 0.974ns 0.623ns 0.319ns 0.970ns 0.366ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clr source 5.710 ns - Shortest register " "Info: - Shortest clock path from clock \"clr\" to source register is 5.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clr 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 552 -24 144 568 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.623 ns) 3.685 ns inst13 2 COMB LCCOMB_X25_Y1_N14 3 " "Info: 2: + IC(2.088 ns) + CELL(0.623 ns) = 3.685 ns; Loc. = LCCOMB_X25_Y1_N14; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { clr inst13 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 624 560 624 672 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.624 ns) 4.690 ns inst2~head_lut 3 COMB LCCOMB_X25_Y1_N18 3 " "Info: 3: + IC(0.381 ns) + CELL(0.624 ns) = 4.690 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 5.710 ns inst4~_emulated 4 REG LCFF_X25_Y1_N7 1 " "Info: 4: + IC(0.354 ns) + CELL(0.666 ns) = 5.710 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.887 ns ( 50.56 % ) " "Info: Total cell delay = 2.887 ns ( 50.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.823 ns ( 49.44 % ) " "Info: Total interconnect delay = 2.823 ns ( 49.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.088ns 0.381ns 0.354ns } { 0.000ns 0.974ns 0.623ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.340 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.340 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.085ns 0.373ns 0.332ns 1.155ns 0.335ns 0.448ns 0.354ns } { 0.000ns 0.974ns 0.623ns 0.319ns 0.970ns 0.366ns 0.970ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.088ns 0.381ns 0.354ns } { 0.000ns 0.974ns 0.623ns 0.624ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.326 ns - Shortest register register " "Info: - Shortest register to register delay is 1.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X25_Y1_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 0.640 ns inst4~head_lut 2 COMB LCCOMB_X25_Y1_N0 2 " "Info: 2: + IC(0.434 ns) + CELL(0.206 ns) = 0.640 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 1.218 ns inst4~data_lut 3 COMB LCCOMB_X25_Y1_N6 1 " "Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 1.218 ns; Loc. = LCCOMB_X25_Y1_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.326 ns inst4~_emulated 4 REG LCFF_X25_Y1_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.326 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.22 % ) " "Info: Total cell delay = 0.520 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.806 ns ( 60.78 % ) " "Info: Total interconnect delay = 0.806 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.326 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.434ns 0.372ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.340 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.340 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.085ns 0.373ns 0.332ns 1.155ns 0.335ns 0.448ns 0.354ns } { 0.000ns 0.974ns 0.623ns 0.319ns 0.970ns 0.366ns 0.970ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.088ns 0.381ns 0.354ns } { 0.000ns 0.974ns 0.623ns 0.624ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.326 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.434ns 0.372ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst4~_emulated clr d2 5.044 ns register " "Info: tsu for register \"inst4~_emulated\" (data pin = \"clr\", clock pin = \"d2\") is 5.044 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.253 ns + Longest pin register " "Info: + Longest pin to register delay is 9.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clr 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 552 -24 144 568 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.457 ns) + CELL(0.370 ns) 7.801 ns inst23 2 COMB LCCOMB_X25_Y1_N24 3 " "Info: 2: + IC(6.457 ns) + CELL(0.370 ns) = 7.801 ns; Loc. = LCCOMB_X25_Y1_N24; Fanout = 3; COMB Node = 'inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.827 ns" { clr inst23 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 648 776 840 696 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.370 ns) 8.567 ns inst4~head_lut 3 COMB LCCOMB_X25_Y1_N0 2 " "Info: 3: + IC(0.396 ns) + CELL(0.370 ns) = 8.567 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { inst23 inst4~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 9.145 ns inst4~data_lut 4 COMB LCCOMB_X25_Y1_N6 1 " "Info: 4: + IC(0.372 ns) + CELL(0.206 ns) = 9.145 ns; Loc. = LCCOMB_X25_Y1_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.253 ns inst4~_emulated 5 REG LCFF_X25_Y1_N7 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.253 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.028 ns ( 21.92 % ) " "Info: Total cell delay = 2.028 ns ( 21.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.225 ns ( 78.08 % ) " "Info: Total interconnect delay = 7.225 ns ( 78.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.253 ns" { clr inst23 inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.253 ns" { clr {} clr~combout {} inst23 {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 6.457ns 0.396ns 0.372ns 0.000ns } { 0.000ns 0.974ns 0.370ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d2 destination 4.169 ns - Shortest register " "Info: - Shortest clock path from clock \"d2\" to destination register is 4.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns d2 1 CLK PIN_87 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 2; CLK Node = 'd2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d2 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 112 -8 160 128 "d2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.206 ns) 2.547 ns inst20 2 COMB LCCOMB_X25_Y1_N28 3 " "Info: 2: + IC(1.367 ns) + CELL(0.206 ns) = 2.547 ns; Loc. = LCCOMB_X25_Y1_N28; Fanout = 3; COMB Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { d2 inst20 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 120 488 552 168 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 3.149 ns inst2~head_lut 3 COMB LCCOMB_X25_Y1_N18 3 " "Info: 3: + IC(0.396 ns) + CELL(0.206 ns) = 3.149 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { inst20 inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 4.169 ns inst4~_emulated 4 REG LCFF_X25_Y1_N7 1 " "Info: 4: + IC(0.354 ns) + CELL(0.666 ns) = 4.169 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 49.22 % ) " "Info: Total cell delay = 2.052 ns ( 49.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 50.78 % ) " "Info: Total interconnect delay = 2.117 ns ( 50.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.169 ns" { d2 inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.169 ns" { d2 {} d2~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.367ns 0.396ns 0.354ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.253 ns" { clr inst23 inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.253 ns" { clr {} clr~combout {} inst23 {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 6.457ns 0.396ns 0.372ns 0.000ns } { 0.000ns 0.974ns 0.370ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.169 ns" { d2 inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.169 ns" { d2 {} d2~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.367ns 0.396ns 0.354ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q3 inst4~_emulated 17.685 ns register " "Info: tco from clock \"clk\" to destination pin \"q3\" through register \"inst4~_emulated\" is 17.685 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.636 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns clk 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 456 -8 160 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.970 ns) 4.027 ns inst~_emulated 2 REG LCFF_X26_Y4_N3 1 " "Info: 2: + IC(1.907 ns) + CELL(0.970 ns) = 4.027 ns; Loc. = LCFF_X26_Y4_N3; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { clk inst~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 4.670 ns inst~head_lut 3 COMB LCCOMB_X26_Y4_N28 3 " "Info: 3: + IC(0.437 ns) + CELL(0.206 ns) = 4.670 ns; Loc. = LCCOMB_X26_Y4_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 5.972 ns inst1~_emulated 4 REG LCFF_X26_Y4_N9 1 " "Info: 4: + IC(0.332 ns) + CELL(0.970 ns) = 5.972 ns; Loc. = LCFF_X26_Y4_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.366 ns) 7.493 ns inst1~head_lut 5 COMB LCCOMB_X25_Y1_N4 3 " "Info: 5: + IC(1.155 ns) + CELL(0.366 ns) = 7.493 ns; Loc. = LCCOMB_X25_Y1_N4; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 8.798 ns inst2~_emulated 6 REG LCFF_X25_Y1_N9 1 " "Info: 6: + IC(0.335 ns) + CELL(0.970 ns) = 8.798 ns; Loc. = LCFF_X25_Y1_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 9.616 ns inst2~head_lut 7 COMB LCCOMB_X25_Y1_N18 3 " "Info: 7: + IC(0.448 ns) + CELL(0.370 ns) = 9.616 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.666 ns) 10.636 ns inst4~_emulated 8 REG LCFF_X25_Y1_N7 1 " "Info: 8: + IC(0.354 ns) + CELL(0.666 ns) = 10.636 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.668 ns ( 53.29 % ) " "Info: Total cell delay = 5.668 ns ( 53.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.968 ns ( 46.71 % ) " "Info: Total interconnect delay = 4.968 ns ( 46.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.636 ns" { clk inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.636 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.907ns 0.437ns 0.332ns 1.155ns 0.335ns 0.448ns 0.354ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.366ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.745 ns + Longest register pin " "Info: + Longest register to pin delay is 6.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X25_Y1_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 0.640 ns inst4~head_lut 2 COMB LCCOMB_X25_Y1_N0 2 " "Info: 2: + IC(0.434 ns) + CELL(0.206 ns) = 0.640 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.999 ns) + CELL(3.106 ns) 6.745 ns q3 3 PIN PIN_145 0 " "Info: 3: + IC(2.999 ns) + CELL(3.106 ns) = 6.745 ns; Loc. = PIN_145; Fanout = 0; PIN Node = 'q3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.105 ns" { inst4~head_lut q3 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 312 1176 1352 328 "q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.312 ns ( 49.10 % ) " "Info: Total cell delay = 3.312 ns ( 49.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.433 ns ( 50.90 % ) " "Info: Total interconnect delay = 3.433 ns ( 50.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.745 ns" { inst4~_emulated inst4~head_lut q3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.745 ns" { inst4~_emulated {} inst4~head_lut {} q3 {} } { 0.000ns 0.434ns 2.999ns } { 0.000ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.636 ns" { clk inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.636 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.907ns 0.437ns 0.332ns 1.155ns 0.335ns 0.448ns 0.354ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.366ns 0.970ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.745 ns" { inst4~_emulated inst4~head_lut q3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.745 ns" { inst4~_emulated {} inst4~head_lut {} q3 {} } { 0.000ns 0.434ns 2.999ns } { 0.000ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "clr q3 14.672 ns Longest " "Info: Longest tpd from source pin \"clr\" to destination pin \"q3\" is 14.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clr 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 552 -24 144 568 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.457 ns) + CELL(0.370 ns) 7.801 ns inst23 2 COMB LCCOMB_X25_Y1_N24 3 " "Info: 2: + IC(6.457 ns) + CELL(0.370 ns) = 7.801 ns; Loc. = LCCOMB_X25_Y1_N24; Fanout = 3; COMB Node = 'inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.827 ns" { clr inst23 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 648 776 840 696 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.370 ns) 8.567 ns inst4~head_lut 3 COMB LCCOMB_X25_Y1_N0 2 " "Info: 3: + IC(0.396 ns) + CELL(0.370 ns) = 8.567 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { inst23 inst4~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.999 ns) + CELL(3.106 ns) 14.672 ns q3 4 PIN PIN_145 0 " "Info: 4: + IC(2.999 ns) + CELL(3.106 ns) = 14.672 ns; Loc. = PIN_145; Fanout = 0; PIN Node = 'q3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.105 ns" { inst4~head_lut q3 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 312 1176 1352 328 "q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.820 ns ( 32.85 % ) " "Info: Total cell delay = 4.820 ns ( 32.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.852 ns ( 67.15 % ) " "Info: Total interconnect delay = 9.852 ns ( 67.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.672 ns" { clr inst23 inst4~head_lut q3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.672 ns" { clr {} clr~combout {} inst23 {} inst4~head_lut {} q3 {} } { 0.000ns 0.000ns 6.457ns 0.396ns 2.999ns } { 0.000ns 0.974ns 0.370ns 0.370ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst2~_emulated d2 clk 4.942 ns register " "Info: th for register \"inst2~_emulated\" (data pin = \"d2\", clock pin = \"clk\") is 4.942 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.494 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns clk 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 456 -8 160 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.970 ns) 4.027 ns inst~_emulated 2 REG LCFF_X26_Y4_N3 1 " "Info: 2: + IC(1.907 ns) + CELL(0.970 ns) = 4.027 ns; Loc. = LCFF_X26_Y4_N3; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { clk inst~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 4.670 ns inst~head_lut 3 COMB LCCOMB_X26_Y4_N28 3 " "Info: 3: + IC(0.437 ns) + CELL(0.206 ns) = 4.670 ns; Loc. = LCCOMB_X26_Y4_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 5.972 ns inst1~_emulated 4 REG LCFF_X26_Y4_N9 1 " "Info: 4: + IC(0.332 ns) + CELL(0.970 ns) = 5.972 ns; Loc. = LCFF_X26_Y4_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.366 ns) 7.493 ns inst1~head_lut 5 COMB LCCOMB_X25_Y1_N4 3 " "Info: 5: + IC(1.155 ns) + CELL(0.366 ns) = 7.493 ns; Loc. = LCCOMB_X25_Y1_N4; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.666 ns) 8.494 ns inst2~_emulated 6 REG LCFF_X25_Y1_N9 1 " "Info: 6: + IC(0.335 ns) + CELL(0.666 ns) = 8.494 ns; Loc. = LCFF_X25_Y1_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.328 ns ( 50.95 % ) " "Info: Total cell delay = 4.328 ns ( 50.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.166 ns ( 49.05 % ) " "Info: Total interconnect delay = 4.166 ns ( 49.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.494 ns" { clk inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.494 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.907ns 0.437ns 0.332ns 1.155ns 0.335ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.858 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns d2 1 CLK PIN_87 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 2; CLK Node = 'd2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d2 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 112 -8 160 128 "d2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.206 ns) 2.547 ns inst20 2 COMB LCCOMB_X25_Y1_N28 3 " "Info: 2: + IC(1.367 ns) + CELL(0.206 ns) = 2.547 ns; Loc. = LCCOMB_X25_Y1_N28; Fanout = 3; COMB Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { d2 inst20 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 120 488 552 168 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 3.149 ns inst2~head_lut 3 COMB LCCOMB_X25_Y1_N18 3 " "Info: 3: + IC(0.396 ns) + CELL(0.206 ns) = 3.149 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { inst20 inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.206 ns) 3.750 ns inst2~data_lut 4 COMB LCCOMB_X25_Y1_N8 1 " "Info: 4: + IC(0.395 ns) + CELL(0.206 ns) = 3.750 ns; Loc. = LCCOMB_X25_Y1_N8; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.858 ns inst2~_emulated 5 REG LCFF_X25_Y1_N9 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.858 ns; Loc. = LCFF_X25_Y1_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 44.06 % ) " "Info: Total cell delay = 1.700 ns ( 44.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.158 ns ( 55.94 % ) " "Info: Total interconnect delay = 2.158 ns ( 55.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.858 ns" { d2 inst20 inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.858 ns" { d2 {} d2~combout {} inst20 {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.367ns 0.396ns 0.395ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.494 ns" { clk inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.494 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.907ns 0.437ns 0.332ns 1.155ns 0.335ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.858 ns" { d2 inst20 inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.858 ns" { d2 {} d2~combout {} inst20 {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.367ns 0.396ns 0.395ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 24 11:27:31 2021 " "Info: Processing ended: Sat Apr 24 11:27:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
