{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 20:27:29 2023 " "Info: Processing started: Wed May 24 20:27:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off timeCounter -c timeCounter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off timeCounter -c timeCounter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] register block24:inst9\|ct10:inst7\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 168.21 MHz 5.945 ns Internal " "Info: Clock \"clk\" has Internal fmax of 168.21 MHz between source register \"block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]\" and destination register \"block24:inst9\|ct10:inst7\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]\" (period= 5.945 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.679 ns + Longest register register " "Info: + Longest register to register delay is 5.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 1 REG LCFF_X25_Y23_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y23_N7; Fanout = 5; REG Node = 'block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.621 ns) 1.119 ns block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X25_Y23_N6 2 " "Info: 2: + IC(0.498 ns) + CELL(0.621 ns) = 1.119 ns; Loc. = LCCOMB_X25_Y23_N6; Fanout = 2; COMB Node = 'block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.205 ns block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X25_Y23_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.205 ns; Loc. = LCCOMB_X25_Y23_N8; Fanout = 2; COMB Node = 'block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.291 ns block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X25_Y23_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.291 ns; Loc. = LCCOMB_X25_Y23_N10; Fanout = 2; COMB Node = 'block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.377 ns block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X25_Y23_N12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.377 ns; Loc. = LCCOMB_X25_Y23_N12; Fanout = 1; COMB Node = 'block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 1.883 ns block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~0 6 COMB LCCOMB_X25_Y23_N14 6 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.883 ns; Loc. = LCCOMB_X25_Y23_N14; Fanout = 6; COMB Node = 'block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.370 ns) 2.900 ns block24:inst9\|ct10:inst6\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_reg_bit1a\[3\]~1 7 COMB LCCOMB_X24_Y23_N26 2 " "Info: 7: + IC(0.647 ns) + CELL(0.370 ns) = 2.900 ns; Loc. = LCCOMB_X24_Y23_N26; Fanout = 2; COMB Node = 'block24:inst9\|ct10:inst6\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_reg_bit1a\[3\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~1 } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 59 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.624 ns) 3.899 ns block24:inst9\|ct10:inst7\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_reg_bit1a\[3\]~1 8 COMB LCCOMB_X24_Y23_N12 4 " "Info: 8: + IC(0.375 ns) + CELL(0.624 ns) = 3.899 ns; Loc. = LCCOMB_X24_Y23_N12; Fanout = 4; COMB Node = 'block24:inst9\|ct10:inst7\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_reg_bit1a\[3\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~1 block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~1 } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 59 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.822 ns) 5.679 ns block24:inst9\|ct10:inst7\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 9 REG LCFF_X22_Y23_N19 6 " "Info: 9: + IC(0.958 ns) + CELL(0.822 ns) = 5.679 ns; Loc. = LCFF_X22_Y23_N19; Fanout = 6; REG Node = 'block24:inst9\|ct10:inst7\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~1 block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.201 ns ( 56.37 % ) " "Info: Total cell delay = 3.201 ns ( 56.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.478 ns ( 43.63 % ) " "Info: Total interconnect delay = 2.478 ns ( 43.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.679 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~1 block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~1 block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.679 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 {} block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~1 {} block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~1 {} block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.498ns 0.000ns 0.000ns 0.000ns 0.000ns 0.647ns 0.375ns 0.958ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.624ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.209 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { clk clk~clkctrl } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.666 ns) 3.209 ns block24:inst9\|ct10:inst7\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 3 REG LCFF_X22_Y23_N19 6 " "Info: 3: + IC(1.194 ns) + CELL(0.666 ns) = 3.209 ns; Loc. = LCFF_X22_Y23_N19; Fanout = 6; REG Node = 'block24:inst9\|ct10:inst7\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { clk~clkctrl block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.34 % ) " "Info: Total cell delay = 1.776 ns ( 55.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.433 ns ( 44.66 % ) " "Info: Total interconnect delay = 1.433 ns ( 44.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.209 ns" { clk clk~clkctrl block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.209 ns" { clk {} clk~combout {} clk~clkctrl {} block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.194ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.211 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { clk clk~clkctrl } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.666 ns) 3.211 ns block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 3 REG LCFF_X25_Y23_N7 5 " "Info: 3: + IC(1.196 ns) + CELL(0.666 ns) = 3.211 ns; Loc. = LCFF_X25_Y23_N7; Fanout = 5; REG Node = 'block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { clk~clkctrl block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.31 % ) " "Info: Total cell delay = 1.776 ns ( 55.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.435 ns ( 44.69 % ) " "Info: Total interconnect delay = 1.435 ns ( 44.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { clk clk~clkctrl block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.196ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.209 ns" { clk clk~clkctrl block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.209 ns" { clk {} clk~combout {} clk~clkctrl {} block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.194ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { clk clk~clkctrl block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.196ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.679 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~1 block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~1 block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.679 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 {} block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~1 {} block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~1 {} block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.498ns 0.000ns 0.000ns 0.000ns 0.000ns 0.647ns 0.375ns 0.958ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.624ns 0.822ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.209 ns" { clk clk~clkctrl block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.209 ns" { clk {} clk~combout {} clk~clkctrl {} block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.194ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { clk clk~clkctrl block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.196ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "block60:inst\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\] en clk 3.658 ns register " "Info: tsu for register \"block60:inst\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\]\" (data pin = \"en\", clock pin = \"clk\") is 3.658 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.912 ns + Longest pin register " "Info: + Longest pin to register delay is 6.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns en 1 PIN PIN_C13 6 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_C13; Fanout = 6; PIN Node = 'en'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -544 -472 -304 -528 "en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.707 ns) + CELL(0.650 ns) 4.447 ns block60:inst\|inst6 2 COMB LCCOMB_X24_Y23_N0 11 " "Info: 2: + IC(2.707 ns) + CELL(0.650 ns) = 4.447 ns; Loc. = LCCOMB_X24_Y23_N0; Fanout = 11; COMB Node = 'block60:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { en block60:inst|inst6 } "NODE_NAME" } } { "block60.bdf" "" { Schematic "G:/mywork/timeCounter/block60.bdf" { { -168 488 552 -120 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.206 ns) 5.078 ns block60:inst\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_reg_bit1a\[3\]~0 3 COMB LCCOMB_X24_Y23_N10 4 " "Info: 3: + IC(0.425 ns) + CELL(0.206 ns) = 5.078 ns; Loc. = LCCOMB_X24_Y23_N10; Fanout = 4; COMB Node = 'block60:inst\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_reg_bit1a\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { block60:inst|inst6 block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~0 } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 59 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.822 ns) 6.912 ns block60:inst\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\] 4 REG LCFF_X24_Y22_N17 4 " "Info: 4: + IC(1.012 ns) + CELL(0.822 ns) = 6.912 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 4; REG Node = 'block60:inst\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~0 block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.768 ns ( 40.05 % ) " "Info: Total cell delay = 2.768 ns ( 40.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.144 ns ( 59.95 % ) " "Info: Total interconnect delay = 4.144 ns ( 59.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.912 ns" { en block60:inst|inst6 block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~0 block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.912 ns" { en {} en~combout {} block60:inst|inst6 {} block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~0 {} block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 2.707ns 0.425ns 1.012ns } { 0.000ns 1.090ns 0.650ns 0.206ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.214 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { clk clk~clkctrl } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.666 ns) 3.214 ns block60:inst\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\] 3 REG LCFF_X24_Y22_N17 4 " "Info: 3: + IC(1.199 ns) + CELL(0.666 ns) = 3.214 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 4; REG Node = 'block60:inst\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { clk~clkctrl block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.26 % ) " "Info: Total cell delay = 1.776 ns ( 55.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.438 ns ( 44.74 % ) " "Info: Total interconnect delay = 1.438 ns ( 44.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { clk clk~clkctrl block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.214 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.239ns 1.199ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.912 ns" { en block60:inst|inst6 block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~0 block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.912 ns" { en {} en~combout {} block60:inst|inst6 {} block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~0 {} block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 2.707ns 0.425ns 1.012ns } { 0.000ns 1.090ns 0.650ns 0.206ns 0.822ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { clk clk~clkctrl block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.214 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.239ns 1.199ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk L\[2\] block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[2\] 11.242 ns register " "Info: tco from clock \"clk\" to destination pin \"L\[2\]\" through register \"block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[2\]\" is 11.242 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.215 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { clk clk~clkctrl } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.666 ns) 3.215 ns block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[2\] 3 REG LCFF_X25_Y22_N25 4 " "Info: 3: + IC(1.200 ns) + CELL(0.666 ns) = 3.215 ns; Loc. = LCFF_X25_Y22_N25; Fanout = 4; REG Node = 'block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { clk~clkctrl block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.24 % ) " "Info: Total cell delay = 1.776 ns ( 55.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.439 ns ( 44.76 % ) " "Info: Total interconnect delay = 1.439 ns ( 44.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.215 ns" { clk clk~clkctrl block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.215 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.239ns 1.200ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.723 ns + Longest register pin " "Info: + Longest register to pin delay is 7.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[2\] 1 REG LCFF_X25_Y22_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y22_N25; Fanout = 4; REG Node = 'block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.687 ns) + CELL(3.036 ns) 7.723 ns L\[2\] 2 PIN PIN_M23 0 " "Info: 2: + IC(4.687 ns) + CELL(3.036 ns) = 7.723 ns; Loc. = PIN_M23; Fanout = 0; PIN Node = 'L\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.723 ns" { block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] L[2] } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -528 -80 96 -512 "L\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.036 ns ( 39.31 % ) " "Info: Total cell delay = 3.036 ns ( 39.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.687 ns ( 60.69 % ) " "Info: Total interconnect delay = 4.687 ns ( 60.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.723 ns" { block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] L[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.723 ns" { block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] {} L[2] {} } { 0.000ns 4.687ns } { 0.000ns 3.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.215 ns" { clk clk~clkctrl block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.215 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.239ns 1.200ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.723 ns" { block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] L[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.723 ns" { block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] {} L[2] {} } { 0.000ns 4.687ns } { 0.000ns 3.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] en clk -0.646 ns register " "Info: th for register \"block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]\" (data pin = \"en\", clock pin = \"clk\") is -0.646 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.215 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { clk clk~clkctrl } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.666 ns) 3.215 ns block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 3 REG LCFF_X25_Y22_N21 5 " "Info: 3: + IC(1.200 ns) + CELL(0.666 ns) = 3.215 ns; Loc. = LCFF_X25_Y22_N21; Fanout = 5; REG Node = 'block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { clk~clkctrl block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.24 % ) " "Info: Total cell delay = 1.776 ns ( 55.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.439 ns ( 44.76 % ) " "Info: Total interconnect delay = 1.439 ns ( 44.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.215 ns" { clk clk~clkctrl block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.215 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.200ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.167 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns en 1 PIN PIN_C13 6 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_C13; Fanout = 6; PIN Node = 'en'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -544 -472 -304 -528 "en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(0.855 ns) 4.167 ns block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 2 REG LCFF_X25_Y22_N21 5 " "Info: 2: + IC(2.222 ns) + CELL(0.855 ns) = 4.167 ns; Loc. = LCFF_X25_Y22_N21; Fanout = 5; REG Node = 'block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.077 ns" { en block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 46.68 % ) " "Info: Total cell delay = 1.945 ns ( 46.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 53.32 % ) " "Info: Total interconnect delay = 2.222 ns ( 53.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.167 ns" { en block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.167 ns" { en {} en~combout {} block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 2.222ns } { 0.000ns 1.090ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.215 ns" { clk clk~clkctrl block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.215 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.200ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.167 ns" { en block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.167 ns" { en {} en~combout {} block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 2.222ns } { 0.000ns 1.090ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 20:27:29 2023 " "Info: Processing ended: Wed May 24 20:27:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
