{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0\n"
     ]
    }
   ],
   "source": [
    "import math\n",
    "import sys\n",
    "sys.path.append('../../python/')  \n",
    "from periphery import constant\n",
    "print(constant.INV)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def calculate_mos_gate_cap(width, tech):\n",
    "    \"\"\"\n",
    "    calculate the gate capacitance of a transistor (including ideal gate capacitance, overlap, fringe, and polywire capacitance)\n",
    "\n",
    "    \"\"\"\n",
    "    # use the effective width for FinFET or bulk CMOS\n",
    "    if tech['featureSize'] >= 22e-9 or tech['transistorType'] != 'conventional':\n",
    "        # Bulk CMOS\n",
    "        width_eff = width\n",
    "    else:\n",
    "        # FinFET: convert width to number of fins\n",
    "        width_scaled = width * (tech['PitchFin'] / (2 * tech['featureSize']))\n",
    "        num_fins = math.ceil(width_scaled / tech['PitchFin'])\n",
    "        fin_surface_area = 2 * tech['heightFin'] + tech['widthFin']\n",
    "        width_eff = num_fins * fin_surface_area\n",
    "\n",
    "    gate_cap = (tech['capIdealGate'] + tech['capOverlap'] + tech['capFringe']) * width_eff\n",
    "    gate_cap += tech['phyGateLength'] * tech['capPolywire']\n",
    "\n",
    "    return gate_cap\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def calculate_logicgate_area(gateType, num_Input, width_NMOS, width_PMOS,height_Transistor_Region, tech, height_out_y, width_out_x):\n",
    "    # if tech['featureSize'] <= 14e-9:  # FinFET\n",
    "    #     width_NMOS *= tech['PitchFin'] / (2 * tech['featureSize'])\n",
    "    #     width_PMOS *= tech['PitchFin'] / (2 * tech['featureSize'])\n",
    "    #     height_Transistor_Region *= (MAX_TRANSISTOR_HEIGHT_FINFET / MAX_TRANSISTOR_HEIGHT)\n",
    "\n",
    "    ratio = width_PMOS / (width_PMOS + width_NMOS) if (width_PMOS + width_NMOS) != 0 else 0\n",
    "    num_Folded_PMOS = num_Folded_NMOS = 1\n",
    "\n",
    "    if tech['featureSize'] >= 22e-9 or tech['transistorType'] != 'conventional':\n",
    "        #consider electrical width of PMOS and NMOS which is y direction\n",
    "        # Bulk\n",
    "        if ratio == 0:  # no PMOS\n",
    "            maxwidth_PMOS = 0\n",
    "            maxwidth_NMOS = height_Transistor_Region - (constant.MIN_POLY_EXT_DIFF + constant.MIN_GAP_BET_FIELD_POLY / 2) * 2 * tech['featureSize']\n",
    "        elif ratio == 1:    # no NMOS\n",
    "            maxwidth_PMOS = height_Transistor_Region - (constant.MIN_POLY_EXT_DIFF + constant.MIN_GAP_BET_FIELD_POLY / 2) * 2 * tech['featureSize']\n",
    "            maxwidth_NMOS = 0\n",
    "        else:\n",
    "            temp = height_Transistor_Region - constant.MIN_GAP_BET_P_AND_N_DIFFS * tech['featureSize'] - (constant.MIN_POLY_EXT_DIFF + constant.MIN_GAP_BET_FIELD_POLY / 2) * 2 * tech['featureSize']\n",
    "            maxwidth_PMOS = ratio * temp\n",
    "            maxwidth_NMOS = (1 - ratio) * temp \n",
    "\n",
    "        #consider physical width of PMOS and NMOS which is x direction\n",
    "        unit_Width_x_P, heightRegionP = 0, 0\n",
    "        if width_PMOS > 0:\n",
    "            if width_PMOS <= maxwidth_PMOS:\n",
    "                unit_Width_x_P = 2 * (constant.POLY_WIDTH + constant.MIN_GAP_BET_GATE_POLY) * tech['featureSize'] #########################################I don't know why this is multiplied by 2\n",
    "                heightRegionP = width_PMOS\n",
    "            else:\n",
    "                num_Folded_PMOS = math.ceil(width_PMOS / maxwidth_PMOS)\n",
    "                unit_Width_x_P = (num_Folded_PMOS + 1) * (constant.POLY_WIDTH + constant.MIN_GAP_BET_GATE_POLY) * tech['featureSize'] #########################################sane problem, it add one more unit width\n",
    "                heightRegionP = maxwidth_PMOS\n",
    "\n",
    "        unit_Width_x_N, heightRegionN = 0, 0\n",
    "        if width_NMOS > 0:\n",
    "            if width_NMOS <= maxwidth_NMOS:\n",
    "                unit_Width_x_N = 2 * (constant.POLY_WIDTH + constant.MIN_GAP_BET_GATE_POLY) * tech['featureSize']\n",
    "                heightRegionN = width_NMOS\n",
    "            else:\n",
    "                num_Folded_NMOS = math.ceil(width_NMOS / maxwidth_NMOS)\n",
    "                unit_Width_x_N = (num_Folded_NMOS + 1) * (constant.POLY_WIDTH + constant.MIN_GAP_BET_GATE_POLY) * tech['featureSize']\n",
    "                heightRegionN = maxwidth_NMOS\n",
    "\n",
    "    else:\n",
    "        # # FinFET\n",
    "        # def calc_max_fin(ratio_part):\n",
    "        #     return math.floor(\n",
    "        #         ratio_part * (height_Transistor_Region - MIN_GAP_BET_P_AND_N_DIFFS * tech['featureSize'] -\n",
    "        #                       (MIN_POLY_EXT_DIFF + MIN_GAP_BET_FIELD_POLY / 2) * 2 * tech['featureSize']) / tech['PitchFin']\n",
    "        #     ) + 1\n",
    "\n",
    "        # maxNumPFin, maxNumNFin = 0, 0\n",
    "        # if ratio == 0:\n",
    "        #     maxNumNFin = calc_max_fin(1)\n",
    "        # elif ratio == 1:\n",
    "        #     maxNumPFin = calc_max_fin(1)\n",
    "        # else:\n",
    "        #     maxNumPFin = calc_max_fin(ratio)\n",
    "        #     maxNumNFin = calc_max_fin(1 - ratio)\n",
    "\n",
    "        # unit_Width_x_P, heightRegionP = 0, 0\n",
    "        # NumPFin = math.ceil(width_PMOS / tech['PitchFin'])\n",
    "        # if NumPFin > 0:\n",
    "        #     if NumPFin <= maxNumPFin:\n",
    "        #         unit_Width_x_P = 2 * (POLY_WIDTH_FINFET + MIN_GAP_BET_GATE_POLY_FINFET) * tech['featureSize']\n",
    "        #         heightRegionP = (NumPFin - 1) * tech['PitchFin'] + tech['widthFin']\n",
    "        #     else:\n",
    "        #         num_Folded_PMOS = math.ceil(NumPFin / maxNumPFin)\n",
    "        #         unit_Width_x_P = (num_Folded_PMOS + 1) * (POLY_WIDTH_FINFET + MIN_GAP_BET_GATE_POLY_FINFET) * tech['featureSize']\n",
    "        #         heightRegionP = (maxNumPFin - 1) * tech['PitchFin'] + tech['widthFin']\n",
    "\n",
    "        # unit_Width_x_N, heightRegionN = 0, 0\n",
    "        # NumNFin = math.ceil(width_NMOS / tech['PitchFin'])\n",
    "        # if NumNFin > 0:\n",
    "        #     if NumNFin <= maxNumNFin:\n",
    "        #         unit_Width_x_N = 2 * (POLY_WIDTH_FINFET + MIN_GAP_BET_GATE_POLY_FINFET) * tech['featureSize']\n",
    "        #         heightRegionN = (NumNFin - 1) * tech['PitchFin'] + tech['widthFin']\n",
    "        #     else:\n",
    "        #         num_Folded_NMOS = math.ceil(NumNFin / maxNumNFin)\n",
    "        #         unit_Width_x_N = (num_Folded_NMOS + 1) * (POLY_WIDTH_FINFET + MIN_GAP_BET_GATE_POLY_FINFET) * tech['featureSize']\n",
    "        #         heightRegionN = (maxNumNFin - 1) * tech['PitchFin'] + tech['widthFin']\n",
    "        print(\"FinFET support is not implemented in this version.\")\n",
    "\n",
    "    # # gate type width computation\n",
    "    # def shared_region_correction(unit_width, isFinFET=False):\n",
    "    #     if isFinFET:\n",
    "    #         poly_width = POLY_WIDTH_FINFET + MIN_GAP_BET_GATE_POLY_FINFET\n",
    "    #     else:\n",
    "    #         poly_width = POLY_WIDTH + MIN_GAP_BET_GATE_POLY\n",
    "    #     return unit_width * num_Input - (num_Input - 1) * tech['featureSize'] * poly_width\n",
    "\n",
    "    # # gate type width computation\n",
    "    if gateType == constant.INV:\n",
    "        width_x_P = unit_Width_x_P\n",
    "        width_x_N = unit_Width_x_N\n",
    "    elif gateType in (constant.NOR, constant.NAND):\n",
    "        isFinFET = tech['featureSize'] < 22e-9 and tech['transistorType'] == 'conventional'\n",
    "        if num_Folded_PMOS == 1 and num_Folded_NMOS == 1:   # no folding\n",
    "            width_x_P = unit_Width_x_P/2 * (num_Input+1)\n",
    "            width_x_N = unit_Width_x_P/2 * (num_Input+1)\n",
    "        else:\n",
    "            width_x_P = unit_Width_x_P/2 * (num_Input * num_Folded_PMOS+1)\n",
    "            width_x_N = unit_Width_x_P/2 * (num_Input * num_Folded_NMOS+1)\n",
    "    else:\n",
    "        width_x_P = width_x_N = 0\n",
    "\n",
    "    width_x = max(width_x_P, width_x_N)\n",
    "    height_y = height_Transistor_Region\n",
    "    height_out_y[0] = height_y\n",
    "    width_out_x[0] = width_x\n",
    "    return width_x, height_y, width_x * height_y\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def calculate_logicgate_cap(gate_type, num_Input, width_NMOS, width_PMOS, height_transistor_region, tech):\n",
    "    \n",
    "    ratio = width_pmos / (width_pmos + width_nmos) if (width_pmos + width_nmos) > 0 else 0\n",
    "    num_folded_pmos = num_folded_nmos = 1\n",
    "    # FinFET adjustment\n",
    "    if tech['featureSize'] <= 14e-9:\n",
    "        width_nmos *= tech['PitchFin'] / (2 * tech['featureSize'])\n",
    "        width_pmos *= tech['PitchFin'] / (2 * tech['featureSize'])\n",
    "        height_transistor_region *= (34 / 28)\n",
    "\n",
    "    #consider electrical width of PMOS and NMOS which is y direction\n",
    "    if tech['featureSize'] >= 22e-9 or tech['transistorType'] != 'conventional':  \n",
    "        # Bulk\n",
    "        if ratio == 0:  # no PMOS\n",
    "            max_width_pmos = 0\n",
    "            max_width_nmos = height_transistor_region - (constant.MIN_POLY_EXT_DIFF + constant.MIN_GAP_BET_FIELD_POLY / 2)* 2 * tech['featureSize']\n",
    "        elif ratio == 1:    # no NMOS\n",
    "            max_width_pmos = height_transistor_region - (constant.MIN_POLY_EXT_DIFF + constant.MIN_GAP_BET_FIELD_POLY / 2) * 2 * tech['featureSize']\n",
    "            max_width_nmos = 0\n",
    "        else:\n",
    "            temp = height_transistor_region - constant.MIN_GAP_BET_P_AND_N_DIFFS * tech['featureSize'] - (constant.MIN_POLY_EXT_DIFF + constant.MIN_GAP_BET_FIELD_POLY / 2) * 2 * tech['featureSize']\n",
    "            maxwidth_PMOS = ratio * temp\n",
    "            maxwidth_NMOS = (1 - ratio) * temp \n",
    "            \n",
    "        #consider physical width of PMOS and NMOS which is x direction\\\n",
    "        if width_PMOS > 0:\n",
    "            if width_PMOS <= maxwidth_PMOS:\n",
    "                unit_width_Drain_P = constant.MIN_GAP_BET_GATE_POLY * tech['featureSize'] \n",
    "                unit_Width_Source_P = unit_width_Drain_P;\n",
    "                height_Drain_P = width_PMOS\n",
    "            else:\n",
    "                num_Folded_PMOS = math.ceil(width_PMOS / maxwidth_PMOS)\n",
    "                unit_width_Drain_P = math.ceil((num_Folded_PMOS+1)/2) * tech.featureSizeconstant.MIN_GAP_BET_GATE_POLY * tech['featureSize'] \n",
    "                unit_width_Source_P = math.floor((num_Folded_PMOS+1)/2) * tech.featureSizeconstant.MIN_GAP_BET_GATE_POLY * tech['featureSize'] \n",
    "                height_Drain_P = maxwidth_PMOS\n",
    "        else:\n",
    "            unit_width_Drain_P = unit_Width_Source_P = height_Drain_P = 0\n",
    "\n",
    "        if width_NMOS > 0:\n",
    "            if width_NMOS <= maxwidth_NMOS:\n",
    "                unit_width_Drain_N = constant.MIN_GAP_BET_GATE_POLY * tech['featureSize']\n",
    "                unit_Width_Source_N = unit_width_Drain_N\n",
    "                height_Drain_N = width_NMOS\n",
    "            else:\n",
    "                num_Folded_NMOS = math.ceil(width_NMOS / maxwidth_NMOS)\n",
    "                unit_width_Drain_N = math.ceil((num_Folded_NMOS + 1) / 2) * tech['featureSize'] * constant.MIN_GAP_BET_GATE_POLY\n",
    "                unit_Width_Source_N = math.floor((num_Folded_NMOS + 1) / 2) * tech['featureSize'] * constant.MIN_GAP_BET_GATE_POLY\n",
    "                height_Drain_N = maxwidth_NMOS\n",
    "        else:\n",
    "            unit_width_Drain_N = unit_Width_Source_N = height_Drain_N = 0\n",
    "    \n",
    "    else:  # FinFET\n",
    "        print(\"FinFET support is not implemented in this version.\")\n",
    "        # pitch = tech['PitchFin']\n",
    "        # tech['featureSize'] = tech['featureSize']\n",
    "        # height_effective = height_transistor_region - (1.0 + 1.6 / 2) * 2 * tech['featureSize']\n",
    "        # max_num_pfin = int((ratio * (height_effective - 3.5 * tech['featureSize'])) / pitch) + 1\n",
    "        # max_num_nfin = int(((1 - ratio) * (height_effective - 3.5 * tech['featureSize'])) / pitch) + 1\n",
    "\n",
    "        # num_pfin = math.ceil(width_pmos / pitch)\n",
    "        # num_nfin = math.ceil(width_nmos / pitch)\n",
    "\n",
    "        # def calc_drain_finfet(num_fin, max_fin, tech_val):\n",
    "        #     if num_fin <= max_fin:\n",
    "        #         unit_drain = tech_val\n",
    "        #         unit_source = tech_val\n",
    "        #         height_drain = (num_fin - 1) * pitch + tech['widthFin']\n",
    "        #     else:\n",
    "        #         folds = math.ceil(num_fin / max_fin)\n",
    "        #         unit_drain = math.ceil((folds + 1) / 2) * tech_val\n",
    "        #         unit_source = math.floor((folds + 1) / 2) * tech_val\n",
    "        #         height_drain = (max_fin - 1) * pitch + tech['widthFin']\n",
    "        #     return unit_drain, unit_source, height_drain, folds if num_fin > max_fin else 1\n",
    "\n",
    "        # unit_width_drain_p, unit_width_source_p, height_drain_p, num_folded_pmos = calc_drain_finfet(\n",
    "        #     num_pfin, max_num_pfin, tech['featureSize'] * 3.9)\n",
    "        # unit_width_drain_n, unit_width_source_n, height_drain_n, num_folded_nmos = calc_drain_finfet(\n",
    "        #     num_nfin, max_num_nfin, tech['featureSize'] * 3.9)\n",
    "\n",
    "    # Gate-specific drain capacitance model (INV, NOR, NAND)\n",
    "    if gate_type == constant.INV:\n",
    "        if width_PMOS > 0:\n",
    "            width_drain_p = unit_width_Drain_P * ((num_folded_pmos + 1) // 2)\n",
    "            width_drain_sidewall_p = (unit_width_Drain_P + height_Drain_P) * 2 * ((num_folded_pmos+1) // 2)\n",
    "        if width_NMOS > 0:\n",
    "            width_drain_n = unit_width_Drain_N * ((num_folded_pmos + 1) // 2)\n",
    "            width_drain_sidewall_n = (unit_width_Drain_N + height_Drain_N) * 2 * ((num_folded_nmos+1) // 2)\n",
    "    elif gate_type == constant.NOR:\n",
    "        if width_PMOS > 0:              #pmos only has one drain as output\n",
    "            width_drain_p = unit_width_Drain_P * ((num_folded_pmos + 1) // 2)\n",
    "            width_drain_sidewall_p = (unit_width_Drain_P + height_Drain_P) * 2 * ((num_folded_pmos+1) // 2)\n",
    "        if width_NMOS > 0:              #nmos has all the drains as output\n",
    "            width_drain_n = unit_width_Drain_N * ((num_folded_nmos * num_Input + 1) // 2)\n",
    "            width_drain_sidewall_n = (unit_width_Drain_N + height_Drain_N) * 2 * ((num_folded_nmos * num_Input+1) // 2)\n",
    "    elif gate_type == constant.NAND:\n",
    "        if width_PMOS > 0:              #pmos has all the drains as output\n",
    "            width_drain_p = unit_width_Drain_P * ((num_folded_pmos * num_Input + 1) // 2)\n",
    "            width_drain_sidewall_p = (unit_width_Drain_P + height_Drain_P) * 2 * ((num_folded_pmos * num_Input+1) // 2)\n",
    "        if width_NMOS > 0:              #nmos only has one drain as output\n",
    "            width_drain_n = unit_width_Drain_N * ((num_folded_pmos + 1) // 2)\n",
    "            width_drain_sidewall_n = (unit_width_Drain_N + height_Drain_N) * 2 * ((num_folded_nmos+1) // 2)\n",
    "            \n",
    "\n",
    "\n",
    "    cap_drain_bottom_p = width_drain_p * height_Drain_P * tech['capJunction']\n",
    "    cap_drain_bottom_n = width_drain_n * height_Drain_N * tech['capJunction']\n",
    "    cap_drain_side_p = width_drain_sidewall_p * tech['capSidewall']\n",
    "    cap_drain_side_n = width_drain_sidewall_n * tech['capSidewall']\n",
    "    cap_drain_channel_p = num_folded_pmos * height_Drain_P * tech['capDrainToChannel']\n",
    "    cap_drain_channel_n = num_folded_nmos * height_Drain_N * tech['capDrainToChannel']\n",
    "\n",
    "    cap_output = cap_drain_bottom_p + cap_drain_bottom_n + cap_drain_side_p + cap_drain_side_n + \\\n",
    "                 cap_drain_channel_p + cap_drain_channel_n\n",
    "    cap_input = calculate_mos_gate_cap(width_nmos, tech) + calculate_mos_gate_cap(width_pmos, tech)\n",
    "\n",
    "    return cap_input, cap_output\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def calculate_logicgate_leakage(gate_type, num_input, width_nmos, width_pmos, temperature, tech):\n",
    "    temp_index = int(temperature) - 300\n",
    "    if temp_index > 100 or temp_index < 0:\n",
    "        raise ValueError(\"Error: Temperature is out of range (300K to 400K)\")\n",
    "\n",
    "    leak_n = tech['currentOffNmos']\n",
    "    leak_p = tech['currentOffPmos']\n",
    "\n",
    "    if tech['featureSize'] >= 22e-9 or tech['transistorType'] != 'conventional':\n",
    "        # Bulk CMOS\n",
    "        width_nmos_eff = width_nmos\n",
    "        width_pmos_eff = width_pmos\n",
    "    else:  # FinFET\n",
    "        width_nmos *= tech['PitchFin'] / (2 * tech['featureSize'])\n",
    "        width_pmos *= tech['PitchFin'] / (2 * tech['featureSize'])\n",
    "        width_nmos_eff = math.ceil(width_nmos / tech['PitchFin']) * (2 * tech['heightFin'] + tech['widthFin'])\n",
    "        width_pmos_eff = math.ceil(width_pmos / tech['PitchFin']) * (2 * tech['heightFin'] + tech['widthFin'])\n",
    "\n",
    "    if gate_type == constant.INV:  # INV\n",
    "        leakage_n = width_nmos_eff * leak_n[temp_index]\n",
    "        leakage_p = width_pmos_eff * leak_p[temp_index]\n",
    "        return (leakage_n + leakage_p) / 2\n",
    "    elif gate_type == constant.NOR:  # NOR\n",
    "        leakage_n = width_nmos_eff * leak_n[temp_index] * num_input\n",
    "        if num_input == 2:\n",
    "            return constant.AVG_RATIO_LEAK_2INPUT_NOR * leakage_n\n",
    "        else:\n",
    "            return constant.AVG_RATIO_LEAK_3INPUT_NOR * leakage_n\n",
    "    elif gate_type == constant.NAND: # NAND\n",
    "        leakage_p = width_pmos_eff * leak_p[temp_index] * num_input\n",
    "        if num_input == 2:\n",
    "            return constant.AVG_RATIO_LEAK_2INPUT_NAND * leakage_p\n",
    "        else:\n",
    "            return constant.AVG_RATIO_LEAK_3INPUT_NAND * leakage_p\n",
    "    else:\n",
    "        return 0.0\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def calculate_on_resistance(width, mos_type, temperature, tech):\n",
    "    \"\"\"\n",
    "    calculate the on-resistance (R_on) of a MOS transistor given its width, type, and temperature\n",
    "    returns the on-resistance in ohms (Ω)\n",
    "    \"\"\"\n",
    "    temp_index = int(temperature) - 300\n",
    "    if temp_index < 0 or temp_index > 100:\n",
    "        raise ValueError(\"Temperature is out of range [300K, 400K]\")\n",
    "\n",
    "    # calculate effective width considering FinFET or bulk CMOS\n",
    "    if tech['featureSize'] >= 22e-9 or tech['transistorType'] != 'conventional':\n",
    "        # Bulk CMOS\n",
    "        width_eff = width\n",
    "    else:\n",
    "        # FinFET: convert width to number of fins\n",
    "        width *= tech['PitchFin'] / (2 * tech['featureSize'])\n",
    "        width_eff = math.ceil(width / tech['PitchFin']) * (2 * tech['heightFin'] + tech['widthFin'])\n",
    "\n",
    "    # based on lookup table for current on\n",
    "    if mos_type == 0:  # NMOS\n",
    "        I_on = tech['currentOnNmos'][temp_index]\n",
    "    else:              # PMOS\n",
    "        I_on = tech['currentOnPmos'][temp_index]\n",
    "\n",
    "    # calculate the on-resistance\n",
    "    resistance = tech['effectiveResistanceMultiplier'] * tech['vdd'] / (I_on * width_eff)\n",
    "    return resistance\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def calculate_transconductance(width, mos_type, tech):\n",
    "    \"\"\"\n",
    "    calculate the transconductance (g_m) of a MOS transistor given its width and type\n",
    "    returns the transconductance in siemens (S)\n",
    "    \"\"\"\n",
    "    # assume Vgs is at 70% of Vdd for overdrive voltage calculation\n",
    "    v_ov = 0.7 * tech['vdd'] - tech['vth']  # effective overdrive voltage\n",
    "\n",
    "    # gm = (2 * I_on) / V_ov\n",
    "    if mos_type == 0:  # NMOS\n",
    "        gm = (2 * tech['current_gmNmos']) * width / v_ov\n",
    "    else:  # PMOS\n",
    "        gm = (2 * tech['current_gmPmos']) * width / v_ov\n",
    "\n",
    "    return gm\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def horowitz(tr, beta, ramp_input):\n",
    "    \"\"\"\n",
    "    Horowitz delay model estimation.\n",
    "    \n",
    "    Parameters:\n",
    "    tr (float): intrinsic delay of the gate (time constant, tau)\n",
    "    beta (float): output response factor (usually set to 0.5 in simplified form)\n",
    "    ramp_input (float): input signal ramp time (transition time)\n",
    "    \n",
    "    Returns:\n",
    "    result (float): propagation delay\n",
    "    ramp_output (float): estimated output ramp rate (1/result)\n",
    "\n",
    "    t_delay = tr * sqrt(ln(vs)^2 + 2 * alpha * beta * (1 - vs))\n",
    "    alpha = 1 / (ramp_input * tr) is the ramp factor\n",
    "    beta is gate drive factor like gm/C\n",
    "    VS is switching voltage, typically normalized to 0.5 in many models.\n",
    "    \"\"\"\n",
    "    vs = 0.5  # Normalized switching voltage\n",
    "    alpha = 1 / (ramp_input * tr)\n",
    "    beta = 0.5  # Simplified model (used in CACTI and similar tools)\n",
    "\n",
    "    result = tr * math.sqrt(math.log(vs)**2 + 2 * alpha * beta * (1 - vs))\n",
    "    ramp_output = (1 - vs) / result if result != 0 else 0\n",
    "\n",
    "    return result, ramp_output\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def nonlinear_resistance(R, NL, Vw, Vr, V):\n",
    "    \"\"\"\n",
    "    calculate the nonlinear resistance based on the given parameters.\n",
    "    parameters:\n",
    "    R   : resistance at reference voltage Vr\n",
    "    NL  : nonlinear coefficient (I(Vw/2)/I(V))\n",
    "    Vw  : write voltage window (e.g., ±1V)\n",
    "    Vr  : reference voltage (e.g., 0.1V)\n",
    "    V   : actual applied voltage\n",
    "\n",
    "    returns:\n",
    "    R_NL : nonlinear resistance at voltage V\n",
    "    \"\"\"\n",
    "    if V == 0:\n",
    "        return float('inf')  # when V is zero, resistance is infinite\n",
    "    exponent = (Vr - V) / (Vw / 2)\n",
    "    R_NL = R * V / Vr * (NL ** exponent)\n",
    "    return R_NL\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "project",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.14"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
