

================================================================
== Vitis HLS Report for 'rgr_bgb_kernel_ap_uint_10_5_s'
================================================================
* Date:           Wed Sep  4 19:39:04 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.394 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.600 ns|  6.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_3 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read10"   --->   Operation 4 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_4 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read9"   --->   Operation 5 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_5 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read8"   --->   Operation 6 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_6 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read7"   --->   Operation 7 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_7 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read6"   --->   Operation 8 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_8 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read5"   --->   Operation 9 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_9 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read4"   --->   Operation 10 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_10 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read3"   --->   Operation 11 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_11 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read2"   --->   Operation 12 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_12 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read1"   --->   Operation 13 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read11 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read"   --->   Operation 14 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i10 %p_read11"   --->   Operation 15 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i10 %p_read_3"   --->   Operation 16 'zext' 'zext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.78ns)   --->   "%ret_V = add i11 %zext_ln232_1, i11 %zext_ln232"   --->   Operation 17 'add' 'ret_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln232_2 = zext i10 %p_read_12"   --->   Operation 18 'zext' 'zext_ln232_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln232_3 = zext i10 %p_read_11"   --->   Operation 19 'zext' 'zext_ln232_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%ret_V_25 = add i11 %zext_ln232_3, i11 %zext_ln232_2"   --->   Operation 20 'add' 'ret_V_25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln232_4 = zext i11 %ret_V_25"   --->   Operation 21 'zext' 'zext_ln232_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1541 = zext i10 %p_read_10"   --->   Operation 22 'zext' 'zext_ln1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1541_7 = zext i10 %p_read_6"   --->   Operation 23 'zext' 'zext_ln1541_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%add_ln1541 = add i11 %zext_ln1541, i11 %zext_ln1541_7"   --->   Operation 24 'add' 'add_ln1541' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1541_8 = zext i11 %add_ln1541"   --->   Operation 25 'zext' 'zext_ln1541_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%ret_V_26 = add i12 %zext_ln1541_8, i12 %zext_ln232_4"   --->   Operation 26 'add' 'ret_V_26' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1541_6 = zext i12 %ret_V_26"   --->   Operation 27 'zext' 'zext_ln1541_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1541_9 = zext i10 %p_read_5"   --->   Operation 28 'zext' 'zext_ln1541_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1541_10 = zext i10 %p_read_4"   --->   Operation 29 'zext' 'zext_ln1541_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln1541_2 = add i11 %zext_ln1541_9, i11 %zext_ln1541_10"   --->   Operation 30 'add' 'add_ln1541_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1541_11 = zext i11 %add_ln1541_2"   --->   Operation 31 'zext' 'zext_ln1541_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.80ns)   --->   "%ret_V_23 = add i13 %zext_ln1541_11, i13 %zext_ln1541_6"   --->   Operation 32 'add' 'ret_V_23' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln232_5 = zext i10 %p_read_9"   --->   Operation 33 'zext' 'zext_ln232_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln232_6 = zext i10 %p_read_7"   --->   Operation 34 'zext' 'zext_ln232_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%ret_V_24 = add i11 %zext_ln232_6, i11 %zext_ln232_5"   --->   Operation 35 'add' 'ret_V_24' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i10 %p_read_8" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:96]   --->   Operation 36 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %p_read_8, i2 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:96]   --->   Operation 37 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i12 %shl_ln1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 38 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %ret_V, i32 1, i32 10" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 39 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i10 %lshr_ln" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 40 'zext' 'zext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln97 = add i11 %zext_ln97_1, i11 %zext_ln96_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 41 'add' 'add_ln97' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln97_2 = zext i11 %add_ln97" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 42 'zext' 'zext_ln97_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.80ns)   --->   "%add_ln97_1 = add i13 %zext_ln97_2, i13 %zext_ln97" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 43 'add' 'add_ln97_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.65>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %ret_V_24, i2 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i13 %shl_ln" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:96]   --->   Operation 45 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln97_3 = zext i13 %add_ln97_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 46 'zext' 'zext_ln97_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.82ns)   --->   "%add_ln97_2 = add i14 %zext_ln97_3, i14 %zext_ln96" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 47 'add' 'add_ln97_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln97_4 = zext i14 %add_ln97_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 48 'zext' 'zext_ln97_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i13 %ret_V_23" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 49 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.83ns)   --->   "%sub_ln98 = sub i15 %zext_ln97_4, i15 %zext_ln98" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 50 'sub' 'sub_ln98' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln98, i32 14" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 51 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln98_2 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln98, i32 3, i32 14" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 52 'partselect' 'trunc_ln98_2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 53 [1/1] (0.84ns)   --->   "%sub_ln98_1 = sub i15 0, i15 %sub_ln98" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 53 'sub' 'sub_ln98_1' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln98_1, i32 3, i32 14" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 54 'partselect' 'trunc_ln98_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i12 %trunc_ln98_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 55 'sext' 'sext_ln98' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i13 %sext_ln98" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 56 'zext' 'zext_ln98_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.82ns)   --->   "%sub_ln98_2 = sub i14 0, i14 %zext_ln98_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 57 'sub' 'sub_ln98_2' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln98_1 = sext i12 %trunc_ln98_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 58 'sext' 'sext_ln98_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i13 %sext_ln98_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 59 'zext' 'zext_ln98_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.23ns)   --->   "%res = select i1 %tmp, i14 %sub_ln98_2, i14 %zext_ln98_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 60 'select' 'res' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i14 %res" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 61 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %res, i32 13" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:99]   --->   Operation 62 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.30ns)   --->   "%select_ln99 = select i1 %tmp_42, i13 0, i13 %trunc_ln97" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:99]   --->   Operation 63 'select' 'select_ln99' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln101 = ret i13 %select_ln99" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:101]   --->   Operation 64 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 2.39ns
The critical path consists of the following:
	wire read operation ('p_read_6') on port 'p_read7' [15]  (0 ns)
	'add' operation ('add_ln1541') [32]  (0.787 ns)
	'add' operation ('ret.V') [34]  (0.798 ns)
	'add' operation ('ret.V') [40]  (0.809 ns)

 <State 2>: 1.65ns
The critical path consists of the following:
	'add' operation ('add_ln97_2', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97) [55]  (0.82 ns)
	'sub' operation ('sub_ln98', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98) [58]  (0.831 ns)

 <State 3>: 2.2ns
The critical path consists of the following:
	'sub' operation ('sub_ln98_1', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98) [60]  (0.842 ns)
	'sub' operation ('sub_ln98_2', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98) [64]  (0.82 ns)
	'select' operation ('res', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98) [68]  (0.232 ns)
	'select' operation ('select_ln99', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:99) [71]  (0.303 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
