

================================================================
== Vitis HLS Report for 'needwun_Pipeline_fill_in'
================================================================
* Date:           Sat Apr  5 08:32:43 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.501 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  1.295 us|  1.295 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- fill_in  |      257|      257|         4|          2|          1|   128|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      475|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      100|    -|
|Register             |        -|     -|      357|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      357|      575|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_330_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln30_fu_222_p2       |         +|   0|  0|  14|           7|           2|
    |add_ln39_fu_233_p2       |         +|   0|  0|  22|          15|          15|
    |add_ln40_fu_244_p2       |         +|   0|  0|  22|          15|          15|
    |add_ln45_1_fu_325_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln45_fu_353_p2       |         +|   0|  0|  22|          15|          15|
    |left_fu_305_p2           |         +|   0|  0|  39|          32|           2|
    |up_fu_299_p2             |         +|   0|  0|  39|          32|           2|
    |up_left_fu_293_p2        |         +|   0|  0|  39|          32|          32|
    |addr_cmp_fu_280_p2       |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln29_fu_208_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln30_fu_261_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln43_1_fu_340_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln43_fu_311_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln46_fu_373_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln48_fu_378_p2      |      icmp|   0|  0|  20|          32|          32|
    |or_ln46_fu_391_p2        |        or|   0|  0|   2|           1|           1|
    |max_fu_344_p3            |    select|   0|  0|  32|           1|          32|
    |reuse_select_fu_285_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln39_fu_266_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln43_fu_317_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln46_1_fu_397_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln46_fu_383_p3    |    select|   0|  0|   7|           1|           6|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 475|         381|         414|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |M_address0               |  14|          3|   15|         45|
    |a_idx_2_fu_74            |   9|          2|    8|         16|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_a_idx   |   9|          2|    8|         16|
    |max_1_fu_78              |   9|          2|   32|         64|
    |reuse_addr_reg_fu_66     |   9|          2|   64|        128|
    |reuse_reg_fu_70          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 100|         22|  163|        342|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_idx_2_fu_74                |   8|   0|    8|          0|
    |a_idx_reg_458                |   8|   0|    8|          0|
    |add_ln45_1_reg_510           |   9|   0|    9|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln29_reg_464            |   1|   0|    1|          0|
    |left_reg_499                 |  32|   0|   32|          0|
    |max_1_fu_78                  |  32|   0|   32|          0|
    |max_reg_515                  |  32|   0|   32|          0|
    |reuse_addr_reg_fu_66         |  64|   0|   64|          0|
    |reuse_reg_fu_70              |  32|   0|   32|          0|
    |select_ln43_reg_504          |  32|   0|   32|          0|
    |up_left_reg_488              |  32|   0|   32|          0|
    |up_reg_494                   |  32|   0|   32|          0|
    |zext_ln28_cast_reg_453       |   8|   0|    9|          1|
    |zext_ln39_reg_473            |  15|   0|   64|         49|
    |zext_ln45_1_reg_520          |  15|   0|   64|         49|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 357|   0|  456|         99|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------+-----+-----+------------+--------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_fill_in|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_fill_in|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_fill_in|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_fill_in|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_fill_in|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_fill_in|  return value|
|M_load         |   in|   32|     ap_none|                    M_load|        scalar|
|SEQA_address0  |  out|    7|   ap_memory|                      SEQA|         array|
|SEQA_ce0       |  out|    1|   ap_memory|                      SEQA|         array|
|SEQA_q0        |   in|    8|   ap_memory|                      SEQA|         array|
|SEQB_load      |   in|    8|     ap_none|                 SEQB_load|        scalar|
|add_ln39_3     |   in|   15|     ap_none|                add_ln39_3|        scalar|
|M_address0     |  out|   15|   ap_memory|                         M|         array|
|M_ce0          |  out|    1|   ap_memory|                         M|         array|
|M_we0          |  out|    1|   ap_memory|                         M|         array|
|M_d0           |  out|   32|   ap_memory|                         M|         array|
|M_q0           |   in|   32|   ap_memory|                         M|         array|
|M_address1     |  out|   15|   ap_memory|                         M|         array|
|M_ce1          |  out|    1|   ap_memory|                         M|         array|
|M_q1           |   in|   32|   ap_memory|                         M|         array|
|zext_ln29      |   in|   14|     ap_none|                 zext_ln29|        scalar|
|zext_ln28      |   in|    8|     ap_none|                 zext_ln28|        scalar|
|p_shl2         |   in|   15|     ap_none|                    p_shl2|        scalar|
|ptr_address0   |  out|   15|   ap_memory|                       ptr|         array|
|ptr_ce0        |  out|    1|   ap_memory|                       ptr|         array|
|ptr_we0        |  out|    1|   ap_memory|                       ptr|         array|
|ptr_d0         |  out|    8|   ap_memory|                       ptr|         array|
+---------------+-----+-----+------------+--------------------------+--------------+

