<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: Minor Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="namespaces.html"><span>Namespace&nbsp;List</span></a></li>
      <li><a href="namespacemembers.html"><span>Namespace&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>Minor Namespace Reference</h1>
<p><a class="el" href="namespaceMinor.html" title="Minor contains all the definitions within the MinorCPU apart from the CPU class itself...">Minor</a> contains all the definitions within the <a class="el" href="classMinorCPU.html" title="MinorCPU is an in-order CPU model with four fixed pipeline stages:.">MinorCPU</a> apart from the CPU class itself.  
<a href="#_details">More...</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1MinorActivityRecorder.html">MinorActivityRecorder</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classActivityRecorder.html" title="ActivityRecorder helper class that informs the CPU if it can switch over to being...">ActivityRecorder</a> with a <a class="el" href="classTicked.html" title="Ticked attaches gem5&#39;s event queue/scheduler to evaluate calls and provides a...">Ticked</a> interface.  <a href="classMinor_1_1MinorActivityRecorder.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ReportIF.html">ReportIF</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interface class for data with reporting/tracing facilities.  <a href="classMinor_1_1ReportIF.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1BubbleIF.html">BubbleIF</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interface class for data with 'bubble' values.  <a href="classMinor_1_1BubbleIF.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ReportTraitsAdaptor.html">ReportTraitsAdaptor</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">...ReportTraits are trait classes with the same functionality as <a class="el" href="classMinor_1_1ReportIF.html" title="Interface class for data with reporting/tracing facilities.">ReportIF</a>, but with elements explicitly passed into the report.  <a href="classMinor_1_1ReportTraitsAdaptor.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ReportTraitsPtrAdaptor.html">ReportTraitsPtrAdaptor</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A similar adaptor but for elements held by pointer ElemType should implement <a class="el" href="classMinor_1_1ReportIF.html" title="Interface class for data with reporting/tracing facilities.">ReportIF</a>.  <a href="classMinor_1_1ReportTraitsPtrAdaptor.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1NoBubbleTraits.html">NoBubbleTraits</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"> <a href="classMinor_1_1NoBubbleTraits.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1BubbleTraitsAdaptor.html">BubbleTraitsAdaptor</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pass on call to the element.  <a href="classMinor_1_1BubbleTraitsAdaptor.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1BubbleTraitsPtrAdaptor.html">BubbleTraitsPtrAdaptor</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pass on call to the element where the element is a pointer.  <a href="classMinor_1_1BubbleTraitsPtrAdaptor.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1MinorBuffer.html">MinorBuffer</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classTimeBuffer.html">TimeBuffer</a> with MinorTrace and <a class="el" href="classNamed.html">Named</a> interfaces.  <a href="classMinor_1_1MinorBuffer.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Latch.html">Latch</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wraps a <a class="el" href="classMinor_1_1MinorBuffer.html" title="TimeBuffer with MinorTrace and Named interfaces.">MinorBuffer</a> with Input/Output interfaces to ensure that units within the model can only see the right end of buffers between them.  <a href="classMinor_1_1Latch.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1SelfStallingPipeline.html">SelfStallingPipeline</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A pipeline simulating class that will stall (not advance when <a class="el" href="classMinor_1_1SelfStallingPipeline.html#ad933640bc6aab559c009302e478c3768" title="Try to advance the pipeline.">advance()</a> is called) if a non-bubble value lies at the far end of the pipeline.  <a href="classMinor_1_1SelfStallingPipeline.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Reservable.html">Reservable</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base class for space reservation requestable objects.  <a href="classMinor_1_1Reservable.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Queue.html">Queue</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wrapper for a queue type to act as a pipeline stage input queue.  <a href="classMinor_1_1Queue.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1InputBuffer.html">InputBuffer</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Like a <a class="el" href="classMinor_1_1Queue.html" title="Wrapper for a queue type to act as a pipeline stage input queue.">Queue</a> but with a restricted interface and a setTail function which, when the queue is empty, just takes a reference to the pushed item as the single element.  <a href="classMinor_1_1InputBuffer.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Decode.html">Decode</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1InstId.html">InstId</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Id for lines and instructions.  <a href="classMinor_1_1InstId.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1MinorDynInst.html">MinorDynInst</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Dynamic instruction for <a class="el" href="namespaceMinor.html" title="Minor contains all the definitions within the MinorCPU apart from the CPU class itself...">Minor</a>.  <a href="classMinor_1_1MinorDynInst.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html">ExecContext</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classMinor_1_1ExecContext.html" title="ExecContext bears the exec_context interface for Minor.">ExecContext</a> bears the exec_context interface for <a class="el" href="namespaceMinor.html" title="Minor contains all the definitions within the MinorCPU apart from the CPU class itself...">Minor</a>.  <a href="classMinor_1_1ExecContext.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Execute.html">Execute</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classMinor_1_1Execute.html" title="Execute stage.">Execute</a> stage.  <a href="classMinor_1_1Execute.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Fetch1.html">Fetch1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A stage responsible for fetching "lines" from memory and passing them to <a class="el" href="classMinor_1_1Fetch2.html" title="This stage receives lines of data from Fetch1, separates them into instructions and...">Fetch2</a>.  <a href="classMinor_1_1Fetch1.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Fetch2.html">Fetch2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This stage receives lines of data from <a class="el" href="classMinor_1_1Fetch1.html" title="A stage responsible for fetching &quot;lines&quot; from memory and passing them to...">Fetch1</a>, separates them into instructions and passes them to <a class="el" href="classMinor_1_1Decode.html">Decode</a>.  <a href="classMinor_1_1Fetch2.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1QueuedInst.html">QueuedInst</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Container class to box instructions in the FUs to make those queues have correct bubble behaviour when stepped.  <a href="classMinor_1_1QueuedInst.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1FUPipeline.html">FUPipeline</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A functional unit configured from a <a class="el" href="classMinorFU.html" title="A functional unit that can execute any of opClasses operations with a single op(eration)Lat(ency)...">MinorFU</a> object.  <a href="classMinor_1_1FUPipeline.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1LSQ.html">LSQ</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1BranchData.html">BranchData</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Forward data betwen <a class="el" href="classMinor_1_1Execute.html" title="Execute stage.">Execute</a> and <a class="el" href="classMinor_1_1Fetch1.html" title="A stage responsible for fetching &quot;lines&quot; from memory and passing them to...">Fetch1</a> carrying change-of-address/stream information.  <a href="classMinor_1_1BranchData.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ForwardLineData.html">ForwardLineData</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Line fetch data in the forward direction.  <a href="classMinor_1_1ForwardLineData.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ForwardInstData.html">ForwardInstData</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Forward flowing data between <a class="el" href="classMinor_1_1Fetch2.html" title="This stage receives lines of data from Fetch1, separates them into instructions and...">Fetch2</a>,<a class="el" href="classMinor_1_1Decode.html">Decode</a>,<a class="el" href="classMinor_1_1Execute.html" title="Execute stage.">Execute</a> carrying a packet of instructions of a width appropriate to the configured stage widths.  <a href="classMinor_1_1ForwardInstData.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Pipeline.html">Pipeline</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The constructed pipeline.  <a href="classMinor_1_1Pipeline.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1Scoreboard.html">Scoreboard</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A scoreboard of register dependencies including, for each register: The number of in-flight instructions which will generate a result for this register.  <a href="classMinor_1_1Scoreboard.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1MinorStats.html">MinorStats</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Currently unused stats class.  <a href="classMinor_1_1MinorStats.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classSimpleThread.html">SimpleThread</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a7663144c3ca804fc9a3421791ec57eba">MinorThread</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="namespaceMinor.html" title="Minor contains all the definitions within the MinorCPU apart from the CPU class itself...">Minor</a> will use the <a class="el" href="classSimpleThread.html" title="The SimpleThread object provides a combination of the ThreadState object and the...">SimpleThread</a> state for now.  <a href="#a7663144c3ca804fc9a3421791ec57eba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classRefCountingPtr.html">RefCountingPtr</a><br class="typebreak"/>
&lt; <a class="el" href="classMinor_1_1MinorDynInst.html">MinorDynInst</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#aebed7be219448bed7ed40b8375cf1b1d">MinorDynInstPtr</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MinorDynInsts are currently reference counted.  <a href="#aebed7be219448bed7ed40b8375cf1b1d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classMinor_1_1SelfStallingPipeline.html">SelfStallingPipeline</a><br class="typebreak"/>
&lt; <a class="el" href="classMinor_1_1QueuedInst.html">QueuedInst</a>, <br class="typebreak"/>
<a class="el" href="classMinor_1_1ReportTraitsAdaptor.html">ReportTraitsAdaptor</a><br class="typebreak"/>
&lt; <a class="el" href="classMinor_1_1QueuedInst.html">QueuedInst</a> &gt; &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a48d5ecbefbc47bdc401f3ba9036250db">FUPipelineBase</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Functional units have pipelines which stall when an inst gets to their ends allowing <a class="el" href="classMinor_1_1Execute.html#af28d1ce28bef0b371e268438bf0d3f02" title="Try and commit instructions from the ends of the functional unit pipelines.">Execute::commit</a> to pick up timing-completed insts when it feels like it.  <a href="#a48d5ecbefbc47bdc401f3ba9036250db"></a><br/></td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a1a80620114def7129ab86df0f4c330e4">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classMinor_1_1InstId.html">InstId</a> &amp;id)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Print this id in the usual slash-separated format expected by MinorTrace.  <a href="#a1a80620114def7129ab86df0f4c330e4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a8a55b30eb6abe95e751092b7b295b1ca">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classMinor_1_1MinorDynInst.html">MinorDynInst</a> &amp;inst)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Print a short reference to this instruction.  <a href="#a8a55b30eb6abe95e751092b7b295b1ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a8307acce4bcfc33acf7d6ba3c368bbd9">printRegName</a> (std::ostream &amp;os, TheISA::RegIndex reg)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Print a register in the form r&lt;n&gt;, f&lt;n&gt;, m&lt;n&gt;(&lt;name&gt;), z for integer, float, misc and zero registers given an 'architectural register number'.  <a href="#a8307acce4bcfc33acf7d6ba3c368bbd9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#aacd12ddc6768b542593d8614f7f9cddc">cyclicIndexInc</a> (unsigned int index, unsigned int cycle_size)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Increment a cyclic buffer index for indices [0, cycle_size-1].  <a href="#aacd12ddc6768b542593d8614f7f9cddc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a2c659e69804e27dc3339d6b573dbf55d">cyclicIndexDec</a> (unsigned int index, unsigned int cycle_size)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Decrement a cyclic buffer index for indices [0, cycle_size-1].  <a href="#a2c659e69804e27dc3339d6b573dbf55d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a0f043da6f02531e0511a825eb192f210">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classMinor_1_1Execute.html#aeb21dbbbbde40d8cdc68e9b17ddd3d40">Execute::DrainState</a> state)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#adb2030362e1e23771dd70563c5f358cb">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classMinor_1_1Fetch1.html#a017e190252de98bcb9d29249a374468f">Fetch1::IcacheState</a> state)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a9cb73851f17986b84fedfce5cb6a736f">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classMinor_1_1Fetch1.html#ad1f4c049c613ee93bb1da6eb6950396a">Fetch1::FetchState</a> state)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#aa4d3edfebe3af71b559e61f5aeccedf9">addrBlockOffset</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, unsigned int block_size)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the offset of addr into an aligned a block of size block_size.  <a href="#aa4d3edfebe3af71b559e61f5aeccedf9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a55d84001ee9ccbc0e2a13e7d6b907c9d">transferNeedsBurst</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, unsigned int size, unsigned int block_size)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns true if the given [addr .  <a href="#a55d84001ee9ccbc0e2a13e7d6b907c9d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a5e1be1677b90abfc95860a4b8d2123db">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classMinor_1_1LSQ.html#a1c1f27d8f41a50c1cbb1573881cea263">LSQ::AddrRangeCoverage</a> coverage)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a560f16312c590430068dd8db1e47ef05">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classMinor_1_1LSQ_1_1LSQRequest.html#a429d50f5dd6be4217d5dba93f8c289d3">LSQ::LSQRequest::LSQRequestState</a> state)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a3846988974b0e8069a9b260dab1a3875">makePacketForRequest</a> (<a class="el" href="classRequest.html">Request</a> &amp;request, bool isLoad, <a class="el" href="structPacket_1_1SenderState.html">Packet::SenderState</a> *sender_state=NULL, <a class="el" href="packet_8hh.html#ae85a9de970f801a77a1ad88ee2b39ea2">PacketDataPtr</a> data=NULL)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Make a suitable packet for the given request.  <a href="#a3846988974b0e8069a9b260dab1a3875"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a22b667ad8d5d30c664c55e47e8cb8e81">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classMinor_1_1LSQ.html#ae298cd8251f2277b476ab91e46653770">LSQ::MemoryState</a> state)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a081272a72bf6ff476ceb3b397ec80462">operator&lt;&lt;</a> (std::ostream &amp;os, <a class="el" href="classMinor_1_1BranchData.html#ae394e4bdf847bbf5610a6fdc9d9a6f66">BranchData::Reason</a> reason)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Print a branch reason enum.  <a href="#a081272a72bf6ff476ceb3b397ec80462"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a781743b1a32541755f507fb4bc90bc49">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classMinor_1_1BranchData.html">BranchData</a> &amp;branch)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Print <a class="el" href="classMinor_1_1BranchData.html" title="Forward data betwen Execute and Fetch1 carrying change-of-address/stream information...">BranchData</a> contents in a format suitable for DPRINTF comments, not for MinorTrace.  <a href="#a781743b1a32541755f507fb4bc90bc49"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static TheISA::RegIndex&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a64439a9ed37c6acd7d981694b7fb0f46">flattenRegIndex</a> (TheISA::RegIndex reg, <a class="el" href="classThreadContext.html">ThreadContext</a> *thread_context)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flatten a RegIndex, irrespective of what reg type it's pointing to.  <a href="#a64439a9ed37c6acd7d981694b7fb0f46"></a><br/></td></tr>
<tr><td colspan="2"><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMinor.html#a396c28685685b27ab7174d9698d27f8e">MAX_FORWARD_INSTS</a> = 16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Maximum number of instructions that can be carried by the pipeline.  <a href="#a396c28685685b27ab7174d9698d27f8e"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p><a class="el" href="namespaceMinor.html" title="Minor contains all the definitions within the MinorCPU apart from the CPU class itself...">Minor</a> contains all the definitions within the <a class="el" href="classMinorCPU.html" title="MinorCPU is an in-order CPU model with four fixed pipeline stages:.">MinorCPU</a> apart from the CPU class itself. </p>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="a48d5ecbefbc47bdc401f3ba9036250db"></a><!-- doxytag: member="Minor::FUPipelineBase" ref="a48d5ecbefbc47bdc401f3ba9036250db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classMinor_1_1SelfStallingPipeline.html">SelfStallingPipeline</a>&lt;<a class="el" href="classMinor_1_1QueuedInst.html">QueuedInst</a>, <a class="el" href="classMinor_1_1ReportTraitsAdaptor.html">ReportTraitsAdaptor</a>&lt;<a class="el" href="classMinor_1_1QueuedInst.html">QueuedInst</a>&gt; &gt; <a class="el" href="classMinor_1_1SelfStallingPipeline.html">Minor::FUPipelineBase</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Functional units have pipelines which stall when an inst gets to their ends allowing <a class="el" href="classMinor_1_1Execute.html#af28d1ce28bef0b371e268438bf0d3f02" title="Try and commit instructions from the ends of the functional unit pipelines.">Execute::commit</a> to pick up timing-completed insts when it feels like it. </p>

<p>Definition at line <a class="el" href="minor_2func__unit_8hh_source.html#l00221">221</a> of file <a class="el" href="minor_2func__unit_8hh_source.html">func_unit.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aebed7be219448bed7ed40b8375cf1b1d"></a><!-- doxytag: member="Minor::MinorDynInstPtr" ref="aebed7be219448bed7ed40b8375cf1b1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classRefCountingPtr.html">RefCountingPtr</a>&lt;<a class="el" href="classMinor_1_1MinorDynInst.html">MinorDynInst</a>&gt; <a class="el" href="classRefCountingPtr.html">Minor::MinorDynInstPtr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MinorDynInsts are currently reference counted. </p>

<p>Definition at line <a class="el" href="minor_2dyn__inst_8hh_source.html#l00063">63</a> of file <a class="el" href="minor_2dyn__inst_8hh_source.html">dyn_inst.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a7663144c3ca804fc9a3421791ec57eba"></a><!-- doxytag: member="Minor::MinorThread" ref="a7663144c3ca804fc9a3421791ec57eba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classSimpleThread.html">SimpleThread</a> <a class="el" href="classSimpleThread.html">Minor::MinorThread</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="namespaceMinor.html" title="Minor contains all the definitions within the MinorCPU apart from the CPU class itself...">Minor</a> will use the <a class="el" href="classSimpleThread.html" title="The SimpleThread object provides a combination of the ThreadState object and the...">SimpleThread</a> state for now. </p>

<p>Definition at line <a class="el" href="minor_2cpu_8hh_source.html#l00059">59</a> of file <a class="el" href="minor_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="aa4d3edfebe3af71b559e61f5aeccedf9"></a><!-- doxytag: member="Minor::addrBlockOffset" ref="aa4d3edfebe3af71b559e61f5aeccedf9" args="(Addr addr, unsigned int block_size)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> Minor::addrBlockOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>block_size</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the offset of addr into an aligned a block of size block_size. </p>

<p>Definition at line <a class="el" href="minor_2lsq_8cc_source.html#l00058">58</a> of file <a class="el" href="minor_2lsq_8cc_source.html">lsq.cc</a>.</p>

<p>Referenced by <a class="el" href="minor_2lsq_8cc_source.html#l00351">Minor::LSQ::SplitDataRequest::makeFragmentRequests()</a>, and <a class="el" href="minor_2lsq_8cc_source.html#l00066">transferNeedsBurst()</a>.</p>

</div>
</div>
<a class="anchor" id="a2c659e69804e27dc3339d6b573dbf55d"></a><!-- doxytag: member="Minor::cyclicIndexDec" ref="a2c659e69804e27dc3339d6b573dbf55d" args="(unsigned int index, unsigned int cycle_size)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int Minor::cyclicIndexDec </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>cycle_size</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Decrement a cyclic buffer index for indices [0, cycle_size-1]. </p>

<p>Definition at line <a class="el" href="execute_8cc_source.html#l00498">498</a> of file <a class="el" href="execute_8cc_source.html">execute.cc</a>.</p>

</div>
</div>
<a class="anchor" id="aacd12ddc6768b542593d8614f7f9cddc"></a><!-- doxytag: member="Minor::cyclicIndexInc" ref="aacd12ddc6768b542593d8614f7f9cddc" args="(unsigned int index, unsigned int cycle_size)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int Minor::cyclicIndexInc </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>cycle_size</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Increment a cyclic buffer index for indices [0, cycle_size-1]. </p>

<p>Definition at line <a class="el" href="execute_8cc_source.html#l00486">486</a> of file <a class="el" href="execute_8cc_source.html">execute.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a64439a9ed37c6acd7d981694b7fb0f46"></a><!-- doxytag: member="Minor::flattenRegIndex" ref="a64439a9ed37c6acd7d981694b7fb0f46" args="(TheISA::RegIndex reg, ThreadContext *thread_context)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static TheISA::RegIndex Minor::flattenRegIndex </td>
          <td>(</td>
          <td class="paramtype">TheISA::RegIndex&nbsp;</td>
          <td class="paramname"> <em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>thread_context</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flatten a RegIndex, irrespective of what reg type it's pointing to. </p>

<p>Definition at line <a class="el" href="minor_2scoreboard_8cc_source.html#l00086">86</a> of file <a class="el" href="minor_2scoreboard_8cc_source.html">scoreboard.cc</a>.</p>

<p>References <a class="el" href="reg__class_8hh_source.html#l00044">CCRegClass</a>, <a class="el" href="classThreadContext.html#a801d88a044f21b52ad7c532cb50b530a">ThreadContext::flattenCCIndex()</a>, <a class="el" href="classThreadContext.html#a8be377206860e86775d7ea4abd2debc7">ThreadContext::flattenFloatIndex()</a>, <a class="el" href="classThreadContext.html#aa7b632f58769aa10ca124e16fc2aecac">ThreadContext::flattenIntIndex()</a>, <a class="el" href="reg__class_8hh_source.html#l00043">FloatRegClass</a>, <a class="el" href="reg__class_8hh_source.html#l00042">IntRegClass</a>, <a class="el" href="reg__class_8hh_source.html#l00045">MiscRegClass</a>, and <a class="el" href="reg__class_8hh_source.html#l00066">regIdxToClass()</a>.</p>

<p>Referenced by <a class="el" href="minor_2scoreboard_8cc_source.html#l00220">Minor::Scoreboard::canInstIssue()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00156">Minor::Scoreboard::execSeqNumToWaitFor()</a>, and <a class="el" href="minor_2scoreboard_8cc_source.html#l00113">Minor::Scoreboard::markupInstDests()</a>.</p>

</div>
</div>
<a class="anchor" id="a3846988974b0e8069a9b260dab1a3875"></a><!-- doxytag: member="Minor::makePacketForRequest" ref="a3846988974b0e8069a9b260dab1a3875" args="(Request &amp;request, bool isLoad, Packet::SenderState *sender_state=NULL, PacketDataPtr data=NULL)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classPacket.html">PacketPtr</a> Minor::makePacketForRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">Request</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>request</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>isLoad</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structPacket_1_1SenderState.html">Packet::SenderState</a> *&nbsp;</td>
          <td class="paramname"> <em>sender_state</em> = <code>NULL</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="packet_8hh.html#ae85a9de970f801a77a1ad88ee2b39ea2">PacketDataPtr</a>&nbsp;</td>
          <td class="paramname"> <em>data</em> = <code>NULL</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Make a suitable packet for the given request. </p>
<p>If the request is a store, data will be the payload data. If sender_state is NULL, it won't be pushed into the packet as senderState </p>

<p>Referenced by <a class="el" href="minor_2lsq_8cc_source.html#l00443">Minor::LSQ::SplitDataRequest::makeFragmentPackets()</a>, and <a class="el" href="minor_2lsq_8cc_source.html#l01575">Minor::LSQ::LSQRequest::makePacket()</a>.</p>

</div>
</div>
<a class="anchor" id="a781743b1a32541755f507fb4bc90bc49"></a><!-- doxytag: member="Minor::operator&lt;&lt;" ref="a781743b1a32541755f507fb4bc90bc49" args="(std::ostream &amp;os, const BranchData &amp;branch)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream &amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const BranchData &amp;&nbsp;</td>
          <td class="paramname"> <em>branch</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Print <a class="el" href="classMinor_1_1BranchData.html" title="Forward data betwen Execute and Fetch1 carrying change-of-address/stream information...">BranchData</a> contents in a format suitable for DPRINTF comments, not for MinorTrace. </p>

</div>
</div>
<a class="anchor" id="a081272a72bf6ff476ceb3b397ec80462"></a><!-- doxytag: member="Minor::operator&lt;&lt;" ref="a081272a72bf6ff476ceb3b397ec80462" args="(std::ostream &amp;os, BranchData::Reason reason)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream &amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">BranchData::Reason&nbsp;</td>
          <td class="paramname"> <em>reason</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Print a branch reason enum. </p>

</div>
</div>
<a class="anchor" id="a22b667ad8d5d30c664c55e47e8cb8e81"></a><!-- doxytag: member="Minor::operator&lt;&lt;" ref="a22b667ad8d5d30c664c55e47e8cb8e81" args="(std::ostream &amp;os, LSQ::MemoryState state)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">LSQ::MemoryState&nbsp;</td>
          <td class="paramname"> <em>state</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="minor_2lsq_8cc_source.html#l01589">1589</a> of file <a class="el" href="minor_2lsq_8cc_source.html">lsq.cc</a>.</p>

<p>References <a class="el" href="minor_2lsq_8hh_source.html#l00073">Minor::LSQ::MemoryNeedsRetry</a>, and <a class="el" href="minor_2lsq_8hh_source.html#l00072">Minor::LSQ::MemoryRunning</a>.</p>

</div>
</div>
<a class="anchor" id="a560f16312c590430068dd8db1e47ef05"></a><!-- doxytag: member="Minor::operator&lt;&lt;" ref="a560f16312c590430068dd8db1e47ef05" args="(std::ostream &amp;os, LSQ::LSQRequest::LSQRequestState state)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">LSQ::LSQRequest::LSQRequestState&nbsp;</td>
          <td class="paramname"> <em>state</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="minor_2lsq_8cc_source.html#l00173">173</a> of file <a class="el" href="minor_2lsq_8cc_source.html">lsq.cc</a>.</p>

<p>References <a class="el" href="minor_2lsq_8hh_source.html#l00178">Minor::LSQ::LSQRequest::Complete</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00164">Minor::LSQ::LSQRequest::Failed</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00162">Minor::LSQ::LSQRequest::InTranslation</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00161">Minor::LSQ::LSQRequest::NotIssued</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00165">Minor::LSQ::LSQRequest::RequestIssuing</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00169">Minor::LSQ::LSQRequest::RequestNeedsRetry</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00172">Minor::LSQ::LSQRequest::StoreBufferIssuing</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00174">Minor::LSQ::LSQRequest::StoreBufferNeedsRetry</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00170">Minor::LSQ::LSQRequest::StoreInStoreBuffer</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00167">Minor::LSQ::LSQRequest::StoreToStoreBuffer</a>, and <a class="el" href="minor_2lsq_8hh_source.html#l00163">Minor::LSQ::LSQRequest::Translated</a>.</p>

</div>
</div>
<a class="anchor" id="a5e1be1677b90abfc95860a4b8d2123db"></a><!-- doxytag: member="Minor::operator&lt;&lt;" ref="a5e1be1677b90abfc95860a4b8d2123db" args="(std::ostream &amp;os, LSQ::AddrRangeCoverage coverage)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">LSQ::AddrRangeCoverage&nbsp;</td>
          <td class="paramname"> <em>coverage</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="minor_2lsq_8cc_source.html#l00153">153</a> of file <a class="el" href="minor_2lsq_8cc_source.html">lsq.cc</a>.</p>

<p>References <a class="el" href="minor_2lsq_8hh_source.html#l00084">Minor::LSQ::FullAddrRangeCoverage</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00085">Minor::LSQ::NoAddrRangeCoverage</a>, and <a class="el" href="minor_2lsq_8hh_source.html#l00083">Minor::LSQ::PartialAddrRangeCoverage</a>.</p>

</div>
</div>
<a class="anchor" id="a9cb73851f17986b84fedfce5cb6a736f"></a><!-- doxytag: member="Minor::operator&lt;&lt;" ref="a9cb73851f17986b84fedfce5cb6a736f" args="(std::ostream &amp;os, Fetch1::FetchState state)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Fetch1::FetchState&nbsp;</td>
          <td class="paramname"> <em>state</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fetch1_8cc_source.html#l00435">435</a> of file <a class="el" href="fetch1_8cc_source.html">fetch1.cc</a>.</p>

<p>References <a class="el" href="fetch1_8hh_source.html#l00226">Minor::Fetch1::FetchHalted</a>, <a class="el" href="fetch1_8hh_source.html#l00231">Minor::Fetch1::FetchRunning</a>, and <a class="el" href="fetch1_8hh_source.html#l00228">Minor::Fetch1::FetchWaitingForPC</a>.</p>

</div>
</div>
<a class="anchor" id="adb2030362e1e23771dd70563c5f358cb"></a><!-- doxytag: member="Minor::operator&lt;&lt;" ref="adb2030362e1e23771dd70563c5f358cb" args="(std::ostream &amp;os, Fetch1::IcacheState state)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Fetch1::IcacheState&nbsp;</td>
          <td class="paramname"> <em>state</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fetch1_8cc_source.html#l00178">178</a> of file <a class="el" href="fetch1_8cc_source.html">fetch1.cc</a>.</p>

<p>References <a class="el" href="fetch1_8hh_source.html#l00261">Minor::Fetch1::IcacheNeedsRetry</a>, and <a class="el" href="fetch1_8hh_source.html#l00260">Minor::Fetch1::IcacheRunning</a>.</p>

</div>
</div>
<a class="anchor" id="a0f043da6f02531e0511a825eb192f210"></a><!-- doxytag: member="Minor::operator&lt;&lt;" ref="a0f043da6f02531e0511a825eb192f210" args="(std::ostream &amp;os, Execute::DrainState state)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Execute::DrainState&nbsp;</td>
          <td class="paramname"> <em>state</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="execute_8cc_source.html#l01647">1647</a> of file <a class="el" href="execute_8cc_source.html">execute.cc</a>.</p>

<p>References <a class="el" href="execute_8hh_source.html#l00143">Minor::Execute::DrainAllInsts</a>, <a class="el" href="execute_8hh_source.html#l00141">Minor::Execute::DrainCurrentInst</a>, <a class="el" href="execute_8hh_source.html#l00142">Minor::Execute::DrainHaltFetch</a>, and <a class="el" href="execute_8hh_source.html#l00140">Minor::Execute::NotDraining</a>.</p>

</div>
</div>
<a class="anchor" id="a8a55b30eb6abe95e751092b7b295b1ca"></a><!-- doxytag: member="Minor::operator&lt;&lt;" ref="a8a55b30eb6abe95e751092b7b295b1ca" args="(std::ostream &amp;os, const MinorDynInst &amp;inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream &amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const MinorDynInst &amp;&nbsp;</td>
          <td class="paramname"> <em>inst</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Print a short reference to this instruction. </p>
<p>Print a summary of the instruction.</p>
<p>'-' for a bubble and a series of '/' separated sequence numbers for other instructions. The sequence numbers will be in the order: stream, prediction, line, fetch, exec with exec absent if it is 0. This is used by MinorTrace. </p>

</div>
</div>
<a class="anchor" id="a1a80620114def7129ab86df0f4c330e4"></a><!-- doxytag: member="Minor::operator&lt;&lt;" ref="a1a80620114def7129ab86df0f4c330e4" args="(std::ostream &amp;os, const InstId &amp;id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream &amp; Minor::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const InstId &amp;&nbsp;</td>
          <td class="paramname"> <em>id</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Print this id in the usual slash-separated format expected by MinorTrace. </p>

</div>
</div>
<a class="anchor" id="a8307acce4bcfc33acf7d6ba3c368bbd9"></a><!-- doxytag: member="Minor::printRegName" ref="a8307acce4bcfc33acf7d6ba3c368bbd9" args="(std::ostream &amp;os, TheISA::RegIndex reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void Minor::printRegName </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TheISA::RegIndex&nbsp;</td>
          <td class="paramname"> <em>reg</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Print a register in the form r&lt;n&gt;, f&lt;n&gt;, m&lt;n&gt;(&lt;name&gt;), z for integer, float, misc and zero registers given an 'architectural register number'. </p>

<p>Definition at line <a class="el" href="minor_2dyn__inst_8cc_source.html#l00129">129</a> of file <a class="el" href="minor_2dyn__inst_8cc_source.html">dyn_inst.cc</a>.</p>

<p>References <a class="el" href="alpha_2registers_8hh_source.html#l00108">AlphaISA::CC_Reg_Base</a>, <a class="el" href="reg__class_8hh_source.html#l00044">CCRegClass</a>, <a class="el" href="reg__class_8hh_source.html#l00043">FloatRegClass</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00107">AlphaISA::FP_Reg_Base</a>, <a class="el" href="reg__class_8hh_source.html#l00042">IntRegClass</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00109">AlphaISA::Misc_Reg_Base</a>, <a class="el" href="reg__class_8hh_source.html#l00045">MiscRegClass</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00738">ArmISA::miscRegName</a>, <a class="el" href="reg__class_8hh_source.html#l00066">regIdxToClass()</a>, and <a class="el" href="alpha_2registers_8hh_source.html#l00077">AlphaISA::ZeroReg</a>.</p>

<p>Referenced by <a class="el" href="minor_2dyn__inst_8cc_source.html#l00164">Minor::MinorDynInst::minorTraceInst()</a>.</p>

</div>
</div>
<a class="anchor" id="a55d84001ee9ccbc0e2a13e7d6b907c9d"></a><!-- doxytag: member="Minor::transferNeedsBurst" ref="a55d84001ee9ccbc0e2a13e7d6b907c9d" args="(Addr addr, unsigned int size, unsigned int block_size)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool Minor::transferNeedsBurst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>block_size</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if the given [addr . </p>
<p>. addr+size-1] transfer needs to be fragmented across a block size of block_size </p>

<p>Definition at line <a class="el" href="minor_2lsq_8cc_source.html#l00066">66</a> of file <a class="el" href="minor_2lsq_8cc_source.html">lsq.cc</a>.</p>

<p>References <a class="el" href="minor_2lsq_8cc_source.html#l00058">addrBlockOffset()</a>.</p>

<p>Referenced by <a class="el" href="minor_2lsq_8cc_source.html#l01466">Minor::LSQ::pushRequest()</a>.</p>

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="a396c28685685b27ab7174d9698d27f8e"></a><!-- doxytag: member="Minor::MAX_FORWARD_INSTS" ref="a396c28685685b27ab7174d9698d27f8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned int <a class="el" href="namespaceMinor.html#a396c28685685b27ab7174d9698d27f8e">Minor::MAX_FORWARD_INSTS</a> = 16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Maximum number of instructions that can be carried by the pipeline. </p>

<p>Definition at line <a class="el" href="pipe__data_8hh_source.html#l00247">247</a> of file <a class="el" href="pipe__data_8hh_source.html">pipe_data.hh</a>.</p>

<p>Referenced by <a class="el" href="pipe__data_8cc_source.html#l00267">Minor::ForwardInstData::resize()</a>.</p>

</div>
</div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:24 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
