Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 25 17:03:01 2024
| Host         : miahafiz running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_design_analysis -file ./report/depolarize_hls_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7a200t
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------------------------------------------------+
|      Characteristics      |                                       Path #1                                       |
+---------------------------+-------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                              |
| Path Delay                | 5.941                                                                               |
| Logic Delay               | 3.080(52%)                                                                          |
| Net Delay                 | 2.861(48%)                                                                          |
| Clock Skew                | -0.049                                                                              |
| Slack                     | 3.805                                                                               |
| Clock Uncertainty         | 0.035                                                                               |
| Clock Relationship        | Safely Timed                                                                        |
| Clock Delay Group         | Same Clock                                                                          |
| Logic Levels              | 8                                                                                   |
| Routes                    | NA                                                                                  |
| Logical Path              | FDRE/C-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT3-(1)-CARRY4-LUT4-(1)-LUT6-(1)-SRL16E/D |
| Start Point Clock         | ap_clk                                                                              |
| End Point Clock           | ap_clk                                                                              |
| DSP Block                 | None                                                                                |
| RAM Registers             | None-None                                                                           |
| IO Crossings              | 0                                                                                   |
| Config Crossings          | 0                                                                                   |
| SLR Crossings             | 0                                                                                   |
| PBlocks                   | 0                                                                                   |
| High Fanout               | 7                                                                                   |
| Dont Touch                | 0                                                                                   |
| Mark Debug                | 0                                                                                   |
| Start Point Pin Primitive | FDRE/C                                                                              |
| End Point Pin Primitive   | SRL16E/D                                                                            |
| Start Point Pin           | din1_buf1_reg[24]/C                                                                 |
| End Point Pin             | opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/D                                        |
+---------------------------+-------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (436, 500)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+-----+----+-----+----+---+---+----+----+----+
| End Point Clock | Requirement |  0  |  1 |  2 |  3 |  4  |  5 |  6  |  7 | 8 | 9 | 10 | 11 | 12 |
+-----------------+-------------+-----+----+----+----+-----+----+-----+----+---+---+----+----+----+
| ap_clk          | 10.000ns    | 192 | 52 | 22 | 31 | 299 | 25 | 280 | 75 | 8 | 7 |  4 |  4 |  1 |
+-----------------+-------------+-----+----+----+----+-----+----+-----+----+---+---+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


