// Seed: 883901058
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input wand id_2,
    output wire id_3,
    input tri0 id_4,
    output wor id_5
    , id_10,
    output tri1 id_6,
    output supply1 id_7
    , id_11,
    output tri1 id_8
    , id_12
);
  wire id_13;
  always @* begin
    id_1 = id_0;
    assert (1);
  end
  wire id_14, id_15;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wire id_3,
    input wire id_4,
    output wor id_5,
    input supply1 id_6,
    input tri id_7,
    input wire id_8,
    output tri id_9,
    output wire id_10,
    inout wire id_11,
    input tri1 id_12
);
  wire id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  assign id_18 = id_21;
  module_0(
      id_2, id_10, id_1, id_11, id_0, id_11, id_10, id_11, id_10
  );
endmodule
