Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: firwrapper.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "firwrapper.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "firwrapper"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : firwrapper
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\OneDrive\Documenten\TUe\2IN35\A2b\firstage.v" into library work
Parsing module <firstage>.
Analyzing Verilog file "D:\OneDrive\Documenten\TUe\2IN35\A2b\fir.v" into library work
Parsing module <fir>.
Analyzing Verilog file "D:\OneDrive\Documenten\TUe\2IN35\A2b\firwrapper.v" into library work
Parsing module <firwrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <firwrapper>.

Elaborating module <fir(NR_STAGES=32,DWIDTH=16,CWIDTH=512,DDWIDTH=32)>.

Elaborating module <firstage(DWIDTH=16,DDWIDTH=32)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <firwrapper>.
    Related source file is "D:\OneDrive\Documenten\TUe\2IN35\A2b\firwrapper.v".
        NR_STAGES = 32
        DWIDTH = 16
        CWIDTH = 512
        DDWIDTH = 32
        SWIDTH = 16
    Set property "KEEP_HIERARCHY = YES".
WARNING:Xst:647 - Input <h_in_w<16:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <h_in<17>>.
    Found 1-bit register for signal <h_in<18>>.
    Found 1-bit register for signal <h_in<19>>.
    Found 1-bit register for signal <h_in<20>>.
    Found 1-bit register for signal <h_in<21>>.
    Found 1-bit register for signal <h_in<22>>.
    Found 1-bit register for signal <h_in<23>>.
    Found 1-bit register for signal <h_in<24>>.
    Found 1-bit register for signal <h_in<25>>.
    Found 1-bit register for signal <h_in<26>>.
    Found 1-bit register for signal <h_in<27>>.
    Found 1-bit register for signal <h_in<28>>.
    Found 1-bit register for signal <h_in<29>>.
    Found 1-bit register for signal <h_in<30>>.
    Found 1-bit register for signal <h_in<31>>.
    Found 1-bit register for signal <h_in<32>>.
    Found 1-bit register for signal <h_in<33>>.
    Found 1-bit register for signal <h_in<34>>.
    Found 1-bit register for signal <h_in<35>>.
    Found 1-bit register for signal <h_in<36>>.
    Found 1-bit register for signal <h_in<37>>.
    Found 1-bit register for signal <h_in<38>>.
    Found 1-bit register for signal <h_in<39>>.
    Found 1-bit register for signal <h_in<40>>.
    Found 1-bit register for signal <h_in<41>>.
    Found 1-bit register for signal <h_in<42>>.
    Found 1-bit register for signal <h_in<43>>.
    Found 1-bit register for signal <h_in<44>>.
    Found 1-bit register for signal <h_in<45>>.
    Found 1-bit register for signal <h_in<46>>.
    Found 1-bit register for signal <h_in<47>>.
    Found 1-bit register for signal <h_in<48>>.
    Found 1-bit register for signal <h_in<49>>.
    Found 1-bit register for signal <h_in<50>>.
    Found 1-bit register for signal <h_in<51>>.
    Found 1-bit register for signal <h_in<52>>.
    Found 1-bit register for signal <h_in<53>>.
    Found 1-bit register for signal <h_in<54>>.
    Found 1-bit register for signal <h_in<55>>.
    Found 1-bit register for signal <h_in<56>>.
    Found 1-bit register for signal <h_in<57>>.
    Found 1-bit register for signal <h_in<58>>.
    Found 1-bit register for signal <h_in<59>>.
    Found 1-bit register for signal <h_in<60>>.
    Found 1-bit register for signal <h_in<61>>.
    Found 1-bit register for signal <h_in<62>>.
    Found 1-bit register for signal <h_in<63>>.
    Found 1-bit register for signal <h_in<64>>.
    Found 1-bit register for signal <h_in<65>>.
    Found 1-bit register for signal <h_in<66>>.
    Found 1-bit register for signal <h_in<67>>.
    Found 1-bit register for signal <h_in<68>>.
    Found 1-bit register for signal <h_in<69>>.
    Found 1-bit register for signal <h_in<70>>.
    Found 1-bit register for signal <h_in<71>>.
    Found 1-bit register for signal <h_in<72>>.
    Found 1-bit register for signal <h_in<73>>.
    Found 1-bit register for signal <h_in<74>>.
    Found 1-bit register for signal <h_in<75>>.
    Found 1-bit register for signal <h_in<76>>.
    Found 1-bit register for signal <h_in<77>>.
    Found 1-bit register for signal <h_in<78>>.
    Found 1-bit register for signal <h_in<79>>.
    Found 1-bit register for signal <h_in<80>>.
    Found 1-bit register for signal <h_in<81>>.
    Found 1-bit register for signal <h_in<82>>.
    Found 1-bit register for signal <h_in<83>>.
    Found 1-bit register for signal <h_in<84>>.
    Found 1-bit register for signal <h_in<85>>.
    Found 1-bit register for signal <h_in<86>>.
    Found 1-bit register for signal <h_in<87>>.
    Found 1-bit register for signal <h_in<88>>.
    Found 1-bit register for signal <h_in<89>>.
    Found 1-bit register for signal <h_in<90>>.
    Found 1-bit register for signal <h_in<91>>.
    Found 1-bit register for signal <h_in<92>>.
    Found 1-bit register for signal <h_in<93>>.
    Found 1-bit register for signal <h_in<94>>.
    Found 1-bit register for signal <h_in<95>>.
    Found 1-bit register for signal <h_in<96>>.
    Found 1-bit register for signal <h_in<97>>.
    Found 1-bit register for signal <h_in<98>>.
    Found 1-bit register for signal <h_in<99>>.
    Found 1-bit register for signal <h_in<100>>.
    Found 1-bit register for signal <h_in<101>>.
    Found 1-bit register for signal <h_in<102>>.
    Found 1-bit register for signal <h_in<103>>.
    Found 1-bit register for signal <h_in<104>>.
    Found 1-bit register for signal <h_in<105>>.
    Found 1-bit register for signal <h_in<106>>.
    Found 1-bit register for signal <h_in<107>>.
    Found 1-bit register for signal <h_in<108>>.
    Found 1-bit register for signal <h_in<109>>.
    Found 1-bit register for signal <h_in<110>>.
    Found 1-bit register for signal <h_in<111>>.
    Found 1-bit register for signal <h_in<112>>.
    Found 1-bit register for signal <h_in<113>>.
    Found 1-bit register for signal <h_in<114>>.
    Found 1-bit register for signal <h_in<115>>.
    Found 1-bit register for signal <h_in<116>>.
    Found 1-bit register for signal <h_in<117>>.
    Found 1-bit register for signal <h_in<118>>.
    Found 1-bit register for signal <h_in<119>>.
    Found 1-bit register for signal <h_in<120>>.
    Found 1-bit register for signal <h_in<121>>.
    Found 1-bit register for signal <h_in<122>>.
    Found 1-bit register for signal <h_in<123>>.
    Found 1-bit register for signal <h_in<124>>.
    Found 1-bit register for signal <h_in<125>>.
    Found 1-bit register for signal <h_in<126>>.
    Found 1-bit register for signal <h_in<127>>.
    Found 1-bit register for signal <h_in<128>>.
    Found 1-bit register for signal <h_in<129>>.
    Found 1-bit register for signal <h_in<130>>.
    Found 1-bit register for signal <h_in<131>>.
    Found 1-bit register for signal <h_in<132>>.
    Found 1-bit register for signal <h_in<133>>.
    Found 1-bit register for signal <h_in<134>>.
    Found 1-bit register for signal <h_in<135>>.
    Found 1-bit register for signal <h_in<136>>.
    Found 1-bit register for signal <h_in<137>>.
    Found 1-bit register for signal <h_in<138>>.
    Found 1-bit register for signal <h_in<139>>.
    Found 1-bit register for signal <h_in<140>>.
    Found 1-bit register for signal <h_in<141>>.
    Found 1-bit register for signal <h_in<142>>.
    Found 1-bit register for signal <h_in<143>>.
    Found 1-bit register for signal <h_in<144>>.
    Found 1-bit register for signal <h_in<145>>.
    Found 1-bit register for signal <h_in<146>>.
    Found 1-bit register for signal <h_in<147>>.
    Found 1-bit register for signal <h_in<148>>.
    Found 1-bit register for signal <h_in<149>>.
    Found 1-bit register for signal <h_in<150>>.
    Found 1-bit register for signal <h_in<151>>.
    Found 1-bit register for signal <h_in<152>>.
    Found 1-bit register for signal <h_in<153>>.
    Found 1-bit register for signal <h_in<154>>.
    Found 1-bit register for signal <h_in<155>>.
    Found 1-bit register for signal <h_in<156>>.
    Found 1-bit register for signal <h_in<157>>.
    Found 1-bit register for signal <h_in<158>>.
    Found 1-bit register for signal <h_in<159>>.
    Found 1-bit register for signal <h_in<160>>.
    Found 1-bit register for signal <h_in<161>>.
    Found 1-bit register for signal <h_in<162>>.
    Found 1-bit register for signal <h_in<163>>.
    Found 1-bit register for signal <h_in<164>>.
    Found 1-bit register for signal <h_in<165>>.
    Found 1-bit register for signal <h_in<166>>.
    Found 1-bit register for signal <h_in<167>>.
    Found 1-bit register for signal <h_in<168>>.
    Found 1-bit register for signal <h_in<169>>.
    Found 1-bit register for signal <h_in<170>>.
    Found 1-bit register for signal <h_in<171>>.
    Found 1-bit register for signal <h_in<172>>.
    Found 1-bit register for signal <h_in<173>>.
    Found 1-bit register for signal <h_in<174>>.
    Found 1-bit register for signal <h_in<175>>.
    Found 1-bit register for signal <h_in<176>>.
    Found 1-bit register for signal <h_in<177>>.
    Found 1-bit register for signal <h_in<178>>.
    Found 1-bit register for signal <h_in<179>>.
    Found 1-bit register for signal <h_in<180>>.
    Found 1-bit register for signal <h_in<181>>.
    Found 1-bit register for signal <h_in<182>>.
    Found 1-bit register for signal <h_in<183>>.
    Found 1-bit register for signal <h_in<184>>.
    Found 1-bit register for signal <h_in<185>>.
    Found 1-bit register for signal <h_in<186>>.
    Found 1-bit register for signal <h_in<187>>.
    Found 1-bit register for signal <h_in<188>>.
    Found 1-bit register for signal <h_in<189>>.
    Found 1-bit register for signal <h_in<190>>.
    Found 1-bit register for signal <h_in<191>>.
    Found 1-bit register for signal <h_in<192>>.
    Found 1-bit register for signal <h_in<193>>.
    Found 1-bit register for signal <h_in<194>>.
    Found 1-bit register for signal <h_in<195>>.
    Found 1-bit register for signal <h_in<196>>.
    Found 1-bit register for signal <h_in<197>>.
    Found 1-bit register for signal <h_in<198>>.
    Found 1-bit register for signal <h_in<199>>.
    Found 1-bit register for signal <h_in<200>>.
    Found 1-bit register for signal <h_in<201>>.
    Found 1-bit register for signal <h_in<202>>.
    Found 1-bit register for signal <h_in<203>>.
    Found 1-bit register for signal <h_in<204>>.
    Found 1-bit register for signal <h_in<205>>.
    Found 1-bit register for signal <h_in<206>>.
    Found 1-bit register for signal <h_in<207>>.
    Found 1-bit register for signal <h_in<208>>.
    Found 1-bit register for signal <h_in<209>>.
    Found 1-bit register for signal <h_in<210>>.
    Found 1-bit register for signal <h_in<211>>.
    Found 1-bit register for signal <h_in<212>>.
    Found 1-bit register for signal <h_in<213>>.
    Found 1-bit register for signal <h_in<214>>.
    Found 1-bit register for signal <h_in<215>>.
    Found 1-bit register for signal <h_in<216>>.
    Found 1-bit register for signal <h_in<217>>.
    Found 1-bit register for signal <h_in<218>>.
    Found 1-bit register for signal <h_in<219>>.
    Found 1-bit register for signal <h_in<220>>.
    Found 1-bit register for signal <h_in<221>>.
    Found 1-bit register for signal <h_in<222>>.
    Found 1-bit register for signal <h_in<223>>.
    Found 1-bit register for signal <h_in<224>>.
    Found 1-bit register for signal <h_in<225>>.
    Found 1-bit register for signal <h_in<226>>.
    Found 1-bit register for signal <h_in<227>>.
    Found 1-bit register for signal <h_in<228>>.
    Found 1-bit register for signal <h_in<229>>.
    Found 1-bit register for signal <h_in<230>>.
    Found 1-bit register for signal <h_in<231>>.
    Found 1-bit register for signal <h_in<232>>.
    Found 1-bit register for signal <h_in<233>>.
    Found 1-bit register for signal <h_in<234>>.
    Found 1-bit register for signal <h_in<235>>.
    Found 1-bit register for signal <h_in<236>>.
    Found 1-bit register for signal <h_in<237>>.
    Found 1-bit register for signal <h_in<238>>.
    Found 1-bit register for signal <h_in<239>>.
    Found 1-bit register for signal <h_in<240>>.
    Found 1-bit register for signal <h_in<241>>.
    Found 1-bit register for signal <h_in<242>>.
    Found 1-bit register for signal <h_in<243>>.
    Found 1-bit register for signal <h_in<244>>.
    Found 1-bit register for signal <h_in<245>>.
    Found 1-bit register for signal <h_in<246>>.
    Found 1-bit register for signal <h_in<247>>.
    Found 1-bit register for signal <h_in<248>>.
    Found 1-bit register for signal <h_in<249>>.
    Found 1-bit register for signal <h_in<250>>.
    Found 1-bit register for signal <h_in<251>>.
    Found 1-bit register for signal <h_in<252>>.
    Found 1-bit register for signal <h_in<253>>.
    Found 1-bit register for signal <h_in<254>>.
    Found 1-bit register for signal <h_in<255>>.
    Found 1-bit register for signal <h_in<256>>.
    Found 1-bit register for signal <h_in<257>>.
    Found 1-bit register for signal <h_in<258>>.
    Found 1-bit register for signal <h_in<259>>.
    Found 1-bit register for signal <h_in<260>>.
    Found 1-bit register for signal <h_in<261>>.
    Found 1-bit register for signal <h_in<262>>.
    Found 1-bit register for signal <h_in<263>>.
    Found 1-bit register for signal <h_in<264>>.
    Found 1-bit register for signal <h_in<265>>.
    Found 1-bit register for signal <h_in<266>>.
    Found 1-bit register for signal <h_in<267>>.
    Found 1-bit register for signal <h_in<268>>.
    Found 1-bit register for signal <h_in<269>>.
    Found 1-bit register for signal <h_in<270>>.
    Found 1-bit register for signal <h_in<271>>.
    Found 1-bit register for signal <h_in<272>>.
    Found 1-bit register for signal <h_in<273>>.
    Found 1-bit register for signal <h_in<274>>.
    Found 1-bit register for signal <h_in<275>>.
    Found 1-bit register for signal <h_in<276>>.
    Found 1-bit register for signal <h_in<277>>.
    Found 1-bit register for signal <h_in<278>>.
    Found 1-bit register for signal <h_in<279>>.
    Found 1-bit register for signal <h_in<280>>.
    Found 1-bit register for signal <h_in<281>>.
    Found 1-bit register for signal <h_in<282>>.
    Found 1-bit register for signal <h_in<283>>.
    Found 1-bit register for signal <h_in<284>>.
    Found 1-bit register for signal <h_in<285>>.
    Found 1-bit register for signal <h_in<286>>.
    Found 1-bit register for signal <h_in<287>>.
    Found 1-bit register for signal <h_in<288>>.
    Found 1-bit register for signal <h_in<289>>.
    Found 1-bit register for signal <h_in<290>>.
    Found 1-bit register for signal <h_in<291>>.
    Found 1-bit register for signal <h_in<292>>.
    Found 1-bit register for signal <h_in<293>>.
    Found 1-bit register for signal <h_in<294>>.
    Found 1-bit register for signal <h_in<295>>.
    Found 1-bit register for signal <h_in<296>>.
    Found 1-bit register for signal <h_in<297>>.
    Found 1-bit register for signal <h_in<298>>.
    Found 1-bit register for signal <h_in<299>>.
    Found 1-bit register for signal <h_in<300>>.
    Found 1-bit register for signal <h_in<301>>.
    Found 1-bit register for signal <h_in<302>>.
    Found 1-bit register for signal <h_in<303>>.
    Found 1-bit register for signal <h_in<304>>.
    Found 1-bit register for signal <h_in<305>>.
    Found 1-bit register for signal <h_in<306>>.
    Found 1-bit register for signal <h_in<307>>.
    Found 1-bit register for signal <h_in<308>>.
    Found 1-bit register for signal <h_in<309>>.
    Found 1-bit register for signal <h_in<310>>.
    Found 1-bit register for signal <h_in<311>>.
    Found 1-bit register for signal <h_in<312>>.
    Found 1-bit register for signal <h_in<313>>.
    Found 1-bit register for signal <h_in<314>>.
    Found 1-bit register for signal <h_in<315>>.
    Found 1-bit register for signal <h_in<316>>.
    Found 1-bit register for signal <h_in<317>>.
    Found 1-bit register for signal <h_in<318>>.
    Found 1-bit register for signal <h_in<319>>.
    Found 1-bit register for signal <h_in<320>>.
    Found 1-bit register for signal <h_in<321>>.
    Found 1-bit register for signal <h_in<322>>.
    Found 1-bit register for signal <h_in<323>>.
    Found 1-bit register for signal <h_in<324>>.
    Found 1-bit register for signal <h_in<325>>.
    Found 1-bit register for signal <h_in<326>>.
    Found 1-bit register for signal <h_in<327>>.
    Found 1-bit register for signal <h_in<328>>.
    Found 1-bit register for signal <h_in<329>>.
    Found 1-bit register for signal <h_in<330>>.
    Found 1-bit register for signal <h_in<331>>.
    Found 1-bit register for signal <h_in<332>>.
    Found 1-bit register for signal <h_in<333>>.
    Found 1-bit register for signal <h_in<334>>.
    Found 1-bit register for signal <h_in<335>>.
    Found 1-bit register for signal <h_in<336>>.
    Found 1-bit register for signal <h_in<337>>.
    Found 1-bit register for signal <h_in<338>>.
    Found 1-bit register for signal <h_in<339>>.
    Found 1-bit register for signal <h_in<340>>.
    Found 1-bit register for signal <h_in<341>>.
    Found 1-bit register for signal <h_in<342>>.
    Found 1-bit register for signal <h_in<343>>.
    Found 1-bit register for signal <h_in<344>>.
    Found 1-bit register for signal <h_in<345>>.
    Found 1-bit register for signal <h_in<346>>.
    Found 1-bit register for signal <h_in<347>>.
    Found 1-bit register for signal <h_in<348>>.
    Found 1-bit register for signal <h_in<349>>.
    Found 1-bit register for signal <h_in<350>>.
    Found 1-bit register for signal <h_in<351>>.
    Found 1-bit register for signal <h_in<352>>.
    Found 1-bit register for signal <h_in<353>>.
    Found 1-bit register for signal <h_in<354>>.
    Found 1-bit register for signal <h_in<355>>.
    Found 1-bit register for signal <h_in<356>>.
    Found 1-bit register for signal <h_in<357>>.
    Found 1-bit register for signal <h_in<358>>.
    Found 1-bit register for signal <h_in<359>>.
    Found 1-bit register for signal <h_in<360>>.
    Found 1-bit register for signal <h_in<361>>.
    Found 1-bit register for signal <h_in<362>>.
    Found 1-bit register for signal <h_in<363>>.
    Found 1-bit register for signal <h_in<364>>.
    Found 1-bit register for signal <h_in<365>>.
    Found 1-bit register for signal <h_in<366>>.
    Found 1-bit register for signal <h_in<367>>.
    Found 1-bit register for signal <h_in<368>>.
    Found 1-bit register for signal <h_in<369>>.
    Found 1-bit register for signal <h_in<370>>.
    Found 1-bit register for signal <h_in<371>>.
    Found 1-bit register for signal <h_in<372>>.
    Found 1-bit register for signal <h_in<373>>.
    Found 1-bit register for signal <h_in<374>>.
    Found 1-bit register for signal <h_in<375>>.
    Found 1-bit register for signal <h_in<376>>.
    Found 1-bit register for signal <h_in<377>>.
    Found 1-bit register for signal <h_in<378>>.
    Found 1-bit register for signal <h_in<379>>.
    Found 1-bit register for signal <h_in<380>>.
    Found 1-bit register for signal <h_in<381>>.
    Found 1-bit register for signal <h_in<382>>.
    Found 1-bit register for signal <h_in<383>>.
    Found 1-bit register for signal <h_in<384>>.
    Found 1-bit register for signal <h_in<385>>.
    Found 1-bit register for signal <h_in<386>>.
    Found 1-bit register for signal <h_in<387>>.
    Found 1-bit register for signal <h_in<388>>.
    Found 1-bit register for signal <h_in<389>>.
    Found 1-bit register for signal <h_in<390>>.
    Found 1-bit register for signal <h_in<391>>.
    Found 1-bit register for signal <h_in<392>>.
    Found 1-bit register for signal <h_in<393>>.
    Found 1-bit register for signal <h_in<394>>.
    Found 1-bit register for signal <h_in<395>>.
    Found 1-bit register for signal <h_in<396>>.
    Found 1-bit register for signal <h_in<397>>.
    Found 1-bit register for signal <h_in<398>>.
    Found 1-bit register for signal <h_in<399>>.
    Found 1-bit register for signal <h_in<400>>.
    Found 1-bit register for signal <h_in<401>>.
    Found 1-bit register for signal <h_in<402>>.
    Found 1-bit register for signal <h_in<403>>.
    Found 1-bit register for signal <h_in<404>>.
    Found 1-bit register for signal <h_in<405>>.
    Found 1-bit register for signal <h_in<406>>.
    Found 1-bit register for signal <h_in<407>>.
    Found 1-bit register for signal <h_in<408>>.
    Found 1-bit register for signal <h_in<409>>.
    Found 1-bit register for signal <h_in<410>>.
    Found 1-bit register for signal <h_in<411>>.
    Found 1-bit register for signal <h_in<412>>.
    Found 1-bit register for signal <h_in<413>>.
    Found 1-bit register for signal <h_in<414>>.
    Found 1-bit register for signal <h_in<415>>.
    Found 1-bit register for signal <h_in<416>>.
    Found 1-bit register for signal <h_in<417>>.
    Found 1-bit register for signal <h_in<418>>.
    Found 1-bit register for signal <h_in<419>>.
    Found 1-bit register for signal <h_in<420>>.
    Found 1-bit register for signal <h_in<421>>.
    Found 1-bit register for signal <h_in<422>>.
    Found 1-bit register for signal <h_in<423>>.
    Found 1-bit register for signal <h_in<424>>.
    Found 1-bit register for signal <h_in<425>>.
    Found 1-bit register for signal <h_in<426>>.
    Found 1-bit register for signal <h_in<427>>.
    Found 1-bit register for signal <h_in<428>>.
    Found 1-bit register for signal <h_in<429>>.
    Found 1-bit register for signal <h_in<430>>.
    Found 1-bit register for signal <h_in<431>>.
    Found 1-bit register for signal <h_in<432>>.
    Found 1-bit register for signal <h_in<433>>.
    Found 1-bit register for signal <h_in<434>>.
    Found 1-bit register for signal <h_in<435>>.
    Found 1-bit register for signal <h_in<436>>.
    Found 1-bit register for signal <h_in<437>>.
    Found 1-bit register for signal <h_in<438>>.
    Found 1-bit register for signal <h_in<439>>.
    Found 1-bit register for signal <h_in<440>>.
    Found 1-bit register for signal <h_in<441>>.
    Found 1-bit register for signal <h_in<442>>.
    Found 1-bit register for signal <h_in<443>>.
    Found 1-bit register for signal <h_in<444>>.
    Found 1-bit register for signal <h_in<445>>.
    Found 1-bit register for signal <h_in<446>>.
    Found 1-bit register for signal <h_in<447>>.
    Found 1-bit register for signal <h_in<448>>.
    Found 1-bit register for signal <h_in<449>>.
    Found 1-bit register for signal <h_in<450>>.
    Found 1-bit register for signal <h_in<451>>.
    Found 1-bit register for signal <h_in<452>>.
    Found 1-bit register for signal <h_in<453>>.
    Found 1-bit register for signal <h_in<454>>.
    Found 1-bit register for signal <h_in<455>>.
    Found 1-bit register for signal <h_in<456>>.
    Found 1-bit register for signal <h_in<457>>.
    Found 1-bit register for signal <h_in<458>>.
    Found 1-bit register for signal <h_in<459>>.
    Found 1-bit register for signal <h_in<460>>.
    Found 1-bit register for signal <h_in<461>>.
    Found 1-bit register for signal <h_in<462>>.
    Found 1-bit register for signal <h_in<463>>.
    Found 1-bit register for signal <h_in<464>>.
    Found 1-bit register for signal <h_in<465>>.
    Found 1-bit register for signal <h_in<466>>.
    Found 1-bit register for signal <h_in<467>>.
    Found 1-bit register for signal <h_in<468>>.
    Found 1-bit register for signal <h_in<469>>.
    Found 1-bit register for signal <h_in<470>>.
    Found 1-bit register for signal <h_in<471>>.
    Found 1-bit register for signal <h_in<472>>.
    Found 1-bit register for signal <h_in<473>>.
    Found 1-bit register for signal <h_in<474>>.
    Found 1-bit register for signal <h_in<475>>.
    Found 1-bit register for signal <h_in<476>>.
    Found 1-bit register for signal <h_in<477>>.
    Found 1-bit register for signal <h_in<478>>.
    Found 1-bit register for signal <h_in<479>>.
    Found 1-bit register for signal <h_in<480>>.
    Found 1-bit register for signal <h_in<481>>.
    Found 1-bit register for signal <h_in<482>>.
    Found 1-bit register for signal <h_in<483>>.
    Found 1-bit register for signal <h_in<484>>.
    Found 1-bit register for signal <h_in<485>>.
    Found 1-bit register for signal <h_in<486>>.
    Found 1-bit register for signal <h_in<487>>.
    Found 1-bit register for signal <h_in<488>>.
    Found 1-bit register for signal <h_in<489>>.
    Found 1-bit register for signal <h_in<490>>.
    Found 1-bit register for signal <h_in<491>>.
    Found 1-bit register for signal <h_in<492>>.
    Found 1-bit register for signal <h_in<493>>.
    Found 1-bit register for signal <h_in<494>>.
    Found 1-bit register for signal <h_in<495>>.
    Found 1-bit register for signal <h_in<496>>.
    Found 1-bit register for signal <h_in<497>>.
    Found 1-bit register for signal <h_in<498>>.
    Found 1-bit register for signal <h_in<499>>.
    Found 1-bit register for signal <h_in<500>>.
    Found 1-bit register for signal <h_in<501>>.
    Found 1-bit register for signal <h_in<502>>.
    Found 1-bit register for signal <h_in<503>>.
    Found 1-bit register for signal <h_in<504>>.
    Found 1-bit register for signal <h_in<505>>.
    Found 1-bit register for signal <h_in<506>>.
    Found 1-bit register for signal <h_in<507>>.
    Found 1-bit register for signal <h_in<508>>.
    Found 1-bit register for signal <h_in<509>>.
    Found 1-bit register for signal <h_in<510>>.
    Found 1-bit register for signal <h_in<511>>.
    Found 1-bit register for signal <h_in<0>>.
    Found 1-bit register for signal <h_in<1>>.
    Found 1-bit register for signal <h_in<2>>.
    Found 1-bit register for signal <h_in<3>>.
    Found 1-bit register for signal <h_in<4>>.
    Found 1-bit register for signal <h_in<5>>.
    Found 1-bit register for signal <h_in<6>>.
    Found 1-bit register for signal <h_in<7>>.
    Found 1-bit register for signal <h_in<8>>.
    Found 1-bit register for signal <h_in<9>>.
    Found 1-bit register for signal <h_in<10>>.
    Found 1-bit register for signal <h_in<11>>.
    Found 1-bit register for signal <h_in<12>>.
    Found 1-bit register for signal <h_in<13>>.
    Found 1-bit register for signal <h_in<14>>.
    Found 1-bit register for signal <h_in<15>>.
    Found 1-bit register for signal <enabled_reg>.
    Found 1-bit register for signal <h_in<16>>.
    Summary:
	inferred 513 D-type flip-flop(s).
Unit <firwrapper> synthesized.

Synthesizing Unit <fir>.
    Related source file is "D:\OneDrive\Documenten\TUe\2IN35\A2b\fir.v".
        NR_STAGES = 32
        DWIDTH = 16
        CWIDTH = 512
        DDWIDTH = 32
    Set property "KEEP_HIERARCHY = YES".
INFO:Xst:3210 - "D:\OneDrive\Documenten\TUe\2IN35\A2b\fir.v" line 24: Output port <a_out> of the instance <stage[31].comp> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <a_in_reg>.
    Found 16-bit register for signal <b_out_reg>.
    Found 512-bit register for signal <h_in_reg>.
    Summary:
	inferred 544 D-type flip-flop(s).
Unit <fir> synthesized.

Synthesizing Unit <firstage>.
    Related source file is "D:\OneDrive\Documenten\TUe\2IN35\A2b\firstage.v".
        DWIDTH = 16
        DDWIDTH = 32
    Found 16-bit register for signal <x>.
    Found 32-bit register for signal <y>.
    Found 16-bit register for signal <x1>.
    Found 32-bit adder for signal <b_out> created at line 21.
    Found 16x16-bit multiplier for signal <n0022> created at line 21.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
Unit <firstage> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 32
 16x16-bit multiplier                                  : 32
# Adders/Subtractors                                   : 32
 32-bit adder                                          : 32
# Registers                                            : 101
 1-bit register                                        : 1
 16-bit register                                       : 66
 32-bit register                                       : 32
 512-bit register                                      : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <y_0> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_1> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_2> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_3> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_4> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_5> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_6> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_7> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_8> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_9> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_10> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_11> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_12> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_13> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_14> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_15> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_16> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_17> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_18> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_19> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_20> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_21> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_22> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_23> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_24> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_25> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_26> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_27> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_28> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_29> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_30> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_31> (without init value) has a constant value of 0 in block <stage[0].comp>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <firstage>.
	Multiplier <Mmult_n0022> in block <firstage> and adder/subtractor <Madd_b_out> in block <firstage> are combined into a MAC<Maddsub_n0022>.
Unit <firstage> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 32
 16x16-to-32-bit MAC                                   : 32
# Registers                                            : 3105
 Flip-Flops                                            : 3105

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <firwrapper> ...

Optimizing unit <fir> ...

Optimizing unit <firstage> ...
WARNING:Xst:2677 - Node <x1_15> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x1_14> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x1_13> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x1_12> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x1_11> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x1_10> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x1_9> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x1_8> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x1_7> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x1_6> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x1_5> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x1_4> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x1_3> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x1_2> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x1_1> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x1_0> of sequential type is unconnected in block <stage[31].comp>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block firwrapper, actual ratio is 5.

Final Macro Processing ...

Processing Unit <stage[0].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[0].comp> processed.

Processing Unit <stage[10].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[10].comp> processed.

Processing Unit <stage[11].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[11].comp> processed.

Processing Unit <stage[12].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[12].comp> processed.

Processing Unit <stage[13].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[13].comp> processed.

Processing Unit <stage[14].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[14].comp> processed.

Processing Unit <stage[15].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[15].comp> processed.

Processing Unit <stage[16].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[16].comp> processed.

Processing Unit <stage[17].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[17].comp> processed.

Processing Unit <stage[18].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[18].comp> processed.

Processing Unit <stage[19].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[19].comp> processed.

Processing Unit <stage[1].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[1].comp> processed.

Processing Unit <stage[20].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[20].comp> processed.

Processing Unit <stage[21].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[21].comp> processed.

Processing Unit <stage[22].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[22].comp> processed.

Processing Unit <stage[23].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[23].comp> processed.

Processing Unit <stage[24].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[24].comp> processed.

Processing Unit <stage[25].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[25].comp> processed.

Processing Unit <stage[26].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[26].comp> processed.

Processing Unit <stage[27].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[27].comp> processed.

Processing Unit <stage[28].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[28].comp> processed.

Processing Unit <stage[29].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[29].comp> processed.

Processing Unit <stage[2].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[2].comp> processed.

Processing Unit <stage[30].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[30].comp> processed.

Processing Unit <stage[3].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[3].comp> processed.

Processing Unit <stage[4].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[4].comp> processed.

Processing Unit <stage[5].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[5].comp> processed.

Processing Unit <stage[6].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[6].comp> processed.

Processing Unit <stage[7].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[7].comp> processed.

Processing Unit <stage[8].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[8].comp> processed.

Processing Unit <stage[9].comp> :
	Found 2-bit shift register for signal <x1_15>.
	Found 2-bit shift register for signal <x1_14>.
	Found 2-bit shift register for signal <x1_13>.
	Found 2-bit shift register for signal <x1_12>.
	Found 2-bit shift register for signal <x1_11>.
	Found 2-bit shift register for signal <x1_10>.
	Found 2-bit shift register for signal <x1_9>.
	Found 2-bit shift register for signal <x1_8>.
	Found 2-bit shift register for signal <x1_7>.
	Found 2-bit shift register for signal <x1_6>.
	Found 2-bit shift register for signal <x1_5>.
	Found 2-bit shift register for signal <x1_4>.
	Found 2-bit shift register for signal <x1_3>.
	Found 2-bit shift register for signal <x1_2>.
	Found 2-bit shift register for signal <x1_1>.
	Found 2-bit shift register for signal <x1_0>.
Unit <stage[9].comp> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1057
 Flip-Flops                                            : 1057
# Shift Registers                                      : 496
 2-bit shift register                                  : 496

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : firwrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 65
#      GND                         : 33
#      VCC                         : 32
# FlipFlops/Latches                : 1553
#      FD                          : 1
#      FDE                         : 1552
# Shift Registers                  : 496
#      SRLC16E                     : 496
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 50
#      IBUF                        : 34
#      OBUF                        : 16
# DSPs                             : 32
#      DSP48A1                     : 32

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1553  out of  54576     2%  
 Number of Slice LUTs:                  496  out of  27288     1%  
    Number used as Memory:              496  out of   6408     7%  
       Number used as SRL:              496

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1553
   Number with an unused Flip Flop:       0  out of   1553     0%  
   Number with an unused LUT:          1057  out of   1553    68%  
   Number of fully used LUT-FF pairs:   496  out of   1553    31%  
   Number of unique control sets:        34

IO Utilization: 
 Number of IOs:                          52
 Number of bonded IOBs:                  51  out of    218    23%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                     32  out of     58    55%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2081  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.789ns (Maximum Frequency: 147.296MHz)
   Minimum input arrival time before clock: 3.634ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.789ns (frequency: 147.296MHz)
  Total number of paths / destination ports: 32752 / 5680
-------------------------------------------------------------------------
Delay:               6.789ns (Levels of Logic = 3)
  Source:            firfilter/h_in_reg_16 (FF)
  Destination:       firfilter/stage[31].comp/Maddsub_n0022 (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: firfilter/h_in_reg_16 to firfilter/stage[31].comp/Maddsub_n0022
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.650  h_in_reg_16 (h_in_reg_16)
     begin scope: 'firfilter/stage[30].comp:h_in<0>'
     DSP48A1:A15->P31     17   4.560   1.027  Maddsub_n0022 (b_out<0>)
     end scope: 'firfilter/stage[30].comp:b_out<0>'
     begin scope: 'firfilter/stage[31].comp:b_in<0>'
     DSP48A1:C31               0.105          Maddsub_n0022
    ----------------------------------------
    Total                      6.789ns (5.112ns logic, 1.677ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 545 / 545
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            h_enabled (PAD)
  Destination:       h_in_511 (FF)
  Destination Clock: clk rising

  Data Path: h_enabled to h_in_511
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           512   1.222   2.090  h_enabled_IBUF (h_enabled_IBUF)
     FDE:CE                    0.322          h_in_511
    ----------------------------------------
    Total                      3.634ns (1.544ns logic, 2.090ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 2)
  Source:            firfilter/b_out_reg_0 (FF)
  Destination:       b_out<0> (PAD)
  Source Clock:      clk rising

  Data Path: firfilter/b_out_reg_0 to b_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  b_out_reg_0 (b_out_reg_0)
     end scope: 'firfilter:b_out<0>'
     OBUF:I->O                 2.571          b_out_0_OBUF (b_out<0>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.789|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.99 secs
 
--> 

Total memory usage is 258128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   49 (   0 filtered)
Number of infos    :    1 (   0 filtered)

