
<html><head><title>Preparing and Running CLP</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-09-08" />
<meta name="CreateTime" content="1694169241" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso Power Manager that specifies the power intent information of the designs" />
<meta name="DocTitle" content="Virtuoso Power Manager User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Preparing and Running CLP" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vpm" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-09-08" />
<meta name="ModifiedTime" content="1694169241" />
<meta name="NextFile" content="chap4_ct_check_des_hier.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design,Custom IC Design,Custom IC Design" />
<meta name="PrevFile" content="chap4.html" />
<meta name="c_product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Power Manager User Guide -- Preparing and Running CLP" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Power Manager" />
<meta name="prod_subfeature" content="CPF Export" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vpmIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vpmTOC.html">Contents</a></li><li><a class="prev" href="chap4.html" title="Verifying Power Intent of a Design">Verifying Power Intent of a De ...</a></li><li style="float: right;"><a class="viewPrint" href="vpm.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap4_ct_check_des_hier.html" title="Checking Design Hierarchy">Checking Design Hierarchy</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Power Manager User Guide<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:tk_prep_run_clp" title="Preparing and Running CLP"></a><h2>
<a id="pgfId-940856"></a>Preparing and <a id="19359"></a>Runnin<a id="vpmUIRunClpForm"></a>g CLP</h2>

<p>
<a id="pgfId-940059"></a>Ensure that the following setup is done before you start verification using CLP:</p>
<ul><li>
<a id="pgfId-940060"></a>You have set the license for the Mixed-signal Option to Conformal Low Power (95127).</li><li>
<a id="pgfId-940061"></a>You have set the path to the binary file of CLP, <code>lec</code>, in the UNIX path.</li><li>
<a id="pgfId-940062"></a>You have checked the design hierarchy and ensured that there are no errors in the design. </li><li>
<a id="pgfId-940066"></a>You have checked the power intent of the design to ensure its completeness. </li><li>
<a id="pgfId-940070"></a>You have defined the reference Verilog and Liberty files by including <code>read library</code> statements in the dofile (a file with set of commands required as inputs for power intent verification). This ensures that Conformal Low Power does not report the missing reference libraries. For more information on Conformal Low Power, refer to <em>Conformal Low Power User Guide</em>.</li></ul>




<p>
<a id="pgfId-940091"></a>To verify the power intent:</p>

<ol><li>
<a id="pgfId-944639"></a>Click <em>Power Manager </em>&#8211; <em>Run CLP </em>if you already have the required dofiles. <br />
<a id="pgfId-940377"></a><div class="webflare-div-image">
<img width="635" height="187" src="images/chap4-2.gif" /></div></li><li>
<a id="pgfId-940374"></a>[Optional] Otherwise, before running the CLP, use the Prepare CLP form to generate the 1801 file, Verilog netlist, and CLP dofile at the specified path. <br />
<a id="pgfId-940395"></a><div class="webflare-div-image">
<img width="635" height="287" src="images/chap4-3.gif" /></div><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-941312"></a>The <em>1801 File</em> and <em>Liberty Files</em> field do not require explicit user inputs, if a setup template file already exists and is loaded for the cellview to extract and verify the power intent.</div>
<a id="pgfId-940115"></a>The netlist generated by the <em>Prepare CLP</em> form is different from the general netlist created by NC-Verilog. This netlist includes a list of Verilog stub views for the macro models, single supply analog modules along with their power and ground pins, and the blocks that are binded to the existing power intent (1801). This makes the netlist more compatible with CLP. The log file generated, after the preparations for the CLP run are over, displays the results along with the following details: <ul><li>
<a id="pgfId-940116"></a>Date and time</li><li>
<a id="pgfId-940117"></a>Design details </li><li>
<a id="pgfId-940118"></a>Form field values </li><li>
<a id="pgfId-940119"></a>Netlist/1801/dofile file paths </li><li>
<a id="pgfId-940120"></a>Netlist error/warnings </li><li>
<a id="pgfId-940121"></a>The &#8216;si.env&#8217; file used for netlisting</li><li>
<a id="pgfId-940122"></a>CLP log file path </li><li>
<a id="pgfId-940123"></a>The CLP Run command for command line<br />
<a id="pgfId-941412"></a><div class="webflare-div-image">
<img width="635" height="669" src="images/chap4-4.gif" /></div></li></ul></li><li>
<a id="pgfId-940126"></a><a id="cpfRicForm"></a>Click <em>Run CLP</em> to start CLP and use the files created during CLP preparation, for power verification. The CLP run initiates when you click <em>OK</em>. </li></ol>





















<p>
<a id="pgfId-940136"></a>This two-step process, which includes preparing for CLP and running CLP, lets you check the input files and resolve issues, if any, before proceeding for the CLP run. Subsequently, you can run CLP from Power Manager by specifying a run directory and a CLP dofile. Alternatively, you can run CLP from the command line once the input files are generated using Power Manager.</p>
<p>
<a id="pgfId-941479"></a>After the verification is complete, the generated report is displayed in a separate log window as shown below.</p>

<p>
<a id="pgfId-944691"></a></p>
<div class="webflare-div-image">
<img width="668" height="412" src="images/chap4-5.gif" /></div>
<h4><em>
<a id="pgfId-944695"></a>Related Topics</em></h4>

<p>
<a id="pgfId-944724"></a><a href="chap4_ct_check_des_hier.html#58058">Power Intent Check</a></p>
<p>
<a id="pgfId-944751"></a><a href="form_desc_re_prep_clp_form.html#48880">Prepare CLP Form</a></p>
<p>
<a id="pgfId-944699"></a><a href="chap4.html#57685">Verifying Power Intent of a Design</a></p>
<p>
<a id="pgfId-944703"></a><a href="chap4_ct_check_des_hier.html#49409">Checking Design Hierarchy</a></p>
<p>
<a id="pgfId-944711"></a><a href="chap4_ct_power_intent_ver.html#43310">Power Intent Verification Requirements</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap4.html" id="prev" title="Verifying Power Intent of a Design">Verifying Power Intent of a De ...</a></em></b><b><em><a href="chap4_ct_check_des_hier.html" id="nex" title="Checking Design Hierarchy">Checking Design Hierarchy</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>