<?xml version="1.0" encoding="utf-8"?>
<search>
  
  
    
    <entry>
      <title><![CDATA[博客测试-博主专区]]></title>
      <url>http://yoursite.com/2017/02/02/Testing/</url>
      <content type="html"><![CDATA[<p>测试博客-这里是一个供博主自己瞎折腾的地方……<br>-图床测试<br>-代码测试<br>-其他测试</p>
<a id="more"></a>
<h1 id="图片图床测试"><a href="#图片图床测试" class="headerlink" title="图片图床测试"></a>图片图床测试</h1><p>采用的是七牛空间+MPic图床神器； 希望可以稳定长久。</p>
<h2 id="1-大尺寸"><a href="#1-大尺寸" class="headerlink" title="1 大尺寸"></a>1 大尺寸</h2><h3 id="图片1"><a href="#图片1" class="headerlink" title="图片1"></a>图片1</h3><p>采用树莓派的介绍图，测试大尺寸。</p>
<p><img src="http://okr8rgx0y.bkt.clouddn.com/myblog/20170203/001737564.png" alt="图片1"></p>
<h3 id="图片2"><a href="#图片2" class="headerlink" title="图片2"></a>图片2</h3><p>树莓派Logo</p>
<p><img src="http://okr8rgx0y.bkt.clouddn.com/myblog/20170203/001314276.png" alt="图片2"></p>
<h3 id="图片3"><a href="#图片3" class="headerlink" title="图片3"></a>图片3</h3><p>哈哈 这个是AD9361的结构图。</p>
<p><img src="http://okr8rgx0y.bkt.clouddn.com/myblog/20170203/001032543.jpg" alt="图片3"></p>
<h2 id="2-经过七牛图片样式自动处理"><a href="#2-经过七牛图片样式自动处理" class="headerlink" title="2 经过七牛图片样式自动处理"></a>2 经过七牛图片样式自动处理</h2><p>用七牛提供的处理接口来自动处理图片，这里是480p的图片测试。 </p>
<h3 id="图片1-1"><a href="#图片1-1" class="headerlink" title="图片1"></a>图片1</h3><p><img src="http://okr8rgx0y.bkt.clouddn.com/myblog/20170203/001737564.png?imageView2/2/w/480/interlace/0/q/100" alt="图片1"></p>
<h3 id="图片2-1"><a href="#图片2-1" class="headerlink" title="图片2"></a>图片2</h3><p><img src="http://okr8rgx0y.bkt.clouddn.com/myblog/20170203/001314276.png?imageView2/2/w/480/interlace/0/q/100" alt="图片2"></p>
<h3 id="图片3-1"><a href="#图片3-1" class="headerlink" title="图片3"></a>图片3</h3><p><img src="http://okr8rgx0y.bkt.clouddn.com/myblog/20170203/001032543.jpg?imageView2/2/w/480/interlace/0/q/100" alt="图片3"></p>
<h2 id="3-经过七牛图片样式自动处理"><a href="#3-经过七牛图片样式自动处理" class="headerlink" title="3 经过七牛图片样式自动处理"></a>3 经过七牛图片样式自动处理</h2><p>用七牛提供的处理接口来自动处理图片，这里是200x200的图片测试。 </p>
<h3 id="图片1-2"><a href="#图片1-2" class="headerlink" title="图片1"></a>图片1</h3><p><img src="http://okr8rgx0y.bkt.clouddn.com/myblog/20170203/001737564.png?imageView2/2/w/200/h/200/interlace/0/q/100" alt="图片1"></p>
<h3 id="图片2-2"><a href="#图片2-2" class="headerlink" title="图片2"></a>图片2</h3><p><img src="http://okr8rgx0y.bkt.clouddn.com/myblog/20170203/001314276.png?imageView2/2/w/200/h/200/interlace/0/q/100" alt="图片2"></p>
<h3 id="图片3-2"><a href="#图片3-2" class="headerlink" title="图片3"></a>图片3</h3><p><img src="http://okr8rgx0y.bkt.clouddn.com/myblog/20170203/001032543.jpg?imageView2/2/w/200/h/200/interlace/0/q/100" alt="图片3"></p>
<h1 id="代码测试"><a href="#代码测试" class="headerlink" title="代码测试"></a>代码测试</h1><h2 id="当然先测试一下verilog吧"><a href="#当然先测试一下verilog吧" class="headerlink" title="当然先测试一下verilog吧"></a>当然先测试一下verilog吧</h2><h3 id="随便贴一段"><a href="#随便贴一段" class="headerlink" title="随便贴一段"></a>随便贴一段</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div><div class="line">21</div><div class="line">22</div><div class="line">23</div><div class="line">24</div><div class="line">25</div><div class="line">26</div><div class="line">27</div></pre></td><td class="code"><pre><div class="line"><span class="comment">/* </span></div><div class="line">Filename    : counter.v</div><div class="line">Simulator   : ModelSim 6.3e, Debussy 5.4 v9</div><div class="line">Description : ModelSim with debussy</div><div class="line">Release     : 01/31/2010 1.0</div><div class="line"> */</div><div class="line"></div><div class="line"> <span class="keyword">module</span> counter (</div><div class="line">  clk,</div><div class="line">  rst_n,</div><div class="line">  cnt</div><div class="line">);</div><div class="line"></div><div class="line"> <span class="keyword">input</span> clk;</div><div class="line"> <span class="keyword">input</span> rst_n;</div><div class="line"> <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] cnt;</div><div class="line"></div><div class="line"> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] cnt;</div><div class="line"></div><div class="line"> <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk, <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></div><div class="line">  <span class="keyword">if</span> (~rst_n) </div><div class="line">    cnt &lt;= <span class="number">4'h0</span>;</div><div class="line">   <span class="keyword">else</span></div><div class="line">    cnt &lt;= cnt + <span class="number">1'b1</span>;  </div><div class="line"> <span class="keyword">end</span></div><div class="line"></div><div class="line"> <span class="keyword">endmodule</span></div></pre></td></tr></table></figure>
<h3 id="在来一段VHDL吧"><a href="#在来一段VHDL吧" class="headerlink" title="在来一段VHDL吧"></a>在来一段VHDL吧</h3><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div></pre></td><td class="code"><pre><div class="line">ibrary ieee;</div><div class="line"><span class="keyword">use</span> ieee.std_logic_1164.<span class="keyword">all</span>; </div><div class="line"><span class="keyword">entity</span> TONE <span class="keyword">is</span></div><div class="line"><span class="keyword">port</span>(A,B:<span class="keyword">in</span> <span class="built_in">std_logic</span>; <span class="comment">--////</span></div><div class="line">C:<span class="keyword">out</span> <span class="built_in">std_logic</span>);</div><div class="line"><span class="keyword">end</span> TONE;</div><div class="line"><span class="keyword">architecture</span> EX <span class="keyword">of</span> TONE <span class="keyword">is</span> <span class="comment">--////</span></div><div class="line"><span class="keyword">begin</span></div><div class="line">C&lt;=A <span class="keyword">OR</span> B;</div><div class="line"><span class="keyword">end</span> EX;</div></pre></td></tr></table></figure>
]]></content>
    </entry>
    
  
  
    
    <entry>
      <title><![CDATA[about]]></title>
      <url>http://yoursite.com/about/index.html</url>
      <content type="html"><![CDATA[<h2 id="欢迎来到FPGAPlayer-com"><a href="#欢迎来到FPGAPlayer-com" class="headerlink" title="欢迎来到FPGAPlayer.com"></a>欢迎来到FPGAPlayer.com</h2><p><img src="http://okr8rgx0y.bkt.clouddn.com/myblog/20170203/160247722.png" alt="mark"></p>
]]></content>
    </entry>
    
    <entry>
      <title><![CDATA[categories]]></title>
      <url>http://yoursite.com/categories/index.html</url>
      <content type="html"></content>
    </entry>
    
    <entry>
      <title><![CDATA[tags]]></title>
      <url>http://yoursite.com/tags/index.html</url>
      <content type="html"></content>
    </entry>
    
  
</search>
