;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-120
	ADD #270, 0
	ADD #270, 0
	ADD @-127, 100
	SUB #72, @209
	SUB #72, @209
	ADD 210, 30
	SUB -7, <-120
	SPL 107, 106
	SPL 107, 106
	ADD <130, 9
	SUB @-127, 100
	SUB #72, @240
	MOV -1, <-20
	MOV -1, <-20
	SPL @72, #240
	SPL 107, 106
	ADD 0, @12
	SUB #0, -3
	SPL 6, <-32
	SUB 12, @10
	SUB @121, 106
	SUB 12, @10
	MOV @124, <100
	SLT <130, 9
	ADD <130, 9
	SUB @121, <103
	SUB @121, 106
	SUB -1, <-26
	SPL 0, <-32
	SUB @127, 106
	SUB @121, 106
	SPL 107, 106
	MOV -7, -39
	SPL 0, <-32
	CMP -51, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SLT <130, 9
	DJN -1, @-20
	CMP -207, <-120
	CMP -207, <-120
	SLT <130, 9
