GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\src\TOP.v'
Compiling module 'TOP'("C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\src\TOP.v":56)
WARN  (EX3073) : Port 'q_n' remains unconnected for this instance("C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\src\TOP.v":42)
Compiling module 'd_flip_flop'("C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\src\TOP.v":28)
Compiling module 'd_latch'("C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\src\TOP.v":13)
Compiling module 'sr_latch'("C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\src\TOP.v":1)
NOTE  (EX0101) : Current top module is "TOP"
WARN  (AG0100) : Find logical loop signal : "d_flip_flop/slave/sr_latch/n6_s"("C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\src\TOP.v":9)
WARN  (AG0100) : Find logical loop signal : "d_flip_flop/slave/sr_latch/q_n_s"("C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\src\TOP.v":9)
WARN  (AG0100) : Find logical loop signal : "d_flip_flop/slave/sr_latch/n4_s"("C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\src\TOP.v":8)
WARN  (AG0100) : Find logical loop signal : "d_flip_flop/slave/sr_latch/q_s"("C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\src\TOP.v":8)
WARN  (AG0100) : Find logical loop signal : "d_flip_flop/slave/sr_latch/n6_s"("C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\src\TOP.v":9)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "d_flip_flop/master/sr_latch/n4_s"("C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\src\TOP.v":8)
WARN  (AG0100) : Find logical loop signal : "d_flip_flop/master/sr_latch/q_s"("C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\src\TOP.v":8)
WARN  (AG0100) : Find logical loop signal : "d_flip_flop/master/sr_latch/n6_s"("C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\src\TOP.v":9)
WARN  (AG0100) : Find logical loop signal : "d_flip_flop/master/sr_latch/q_n_s"("C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\src\TOP.v":9)
WARN  (AG0100) : Find logical loop signal : "d_flip_flop/master/sr_latch/n4_s"("C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\src\TOP.v":8)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\impl\gwsynthesis\fpga_project_3.vg" completed
[100%] Generate report file "C:\Users\User\Desktop\GOWIN_PROJECT\GOWIN_LABS\fpga_project_3\impl\gwsynthesis\fpga_project_3_syn.rpt.html" completed
GowinSynthesis finish
