Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr  3 17:51:33 2024
| Host         : pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Mini_LeNet_inst0/conv2/conv2_index_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Mini_LeNet_inst0/conv2/conv2_index_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.129        0.000                      0                17034        0.054        0.000                      0                17022        1.500        0.000                       0                  5086  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK                   {0.000 5.000}        10.000          100.000         
  div2/clkb           {0.000 10.000}       20.000          50.000          
  div4/CLK            {0.000 20.000}       40.000          25.000          
OV7670_PCLK           {0.000 20.000}       40.000          25.000          
mult_clk/inst/clk100  {0.000 5.000}        10.000          100.000         
  clk250_clk_wiz_0    {0.000 2.000}        4.000           250.000         
  clk25_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                         0.129        0.000                      0                 6282        0.054        0.000                      0                 6282        4.020        0.000                       0                  1287  
  div2/clkb                 1.341        0.000                      0                  217        0.184        0.000                      0                  217        9.500        0.000                       0                   227  
  div4/CLK                 31.186        0.000                      0                  648        0.062        0.000                      0                  648       19.020        0.000                       0                   403  
OV7670_PCLK                26.153        0.000                      0                 7134        0.058        0.000                      0                 7134       19.020        0.000                       0                  3061  
mult_clk/inst/clk100                                                                                                                                                    3.000        0.000                       0                     1  
  clk250_clk_wiz_0          1.519        0.000                      0                   39        0.243        0.000                      0                   39        1.500        0.000                       0                    37  
  clk25_clk_wiz_0          18.849        0.000                      0                  121        0.230        0.000                      0                  121       19.500        0.000                       0                    67  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
div4/CLK          CLK                     0.934        0.000                      0                  130        2.375        0.000                      0                  130  
OV7670_PCLK       CLK                    38.633        0.000                      0                   12                                                                        
clk25_clk_wiz_0   div2/clkb               2.141        0.000                      0                 2505        0.057        0.000                      0                 2505  
CLK               div4/CLK                4.071        0.000                      0                  151        0.456        0.000                      0                  151  
div4/CLK          OV7670_PCLK            34.205        0.000                      0                    2        0.902        0.000                      0                    2  
clk25_clk_wiz_0   clk250_clk_wiz_0        0.609        0.000                      0                   30        0.125        0.000                      0                   30  
div2/clkb         clk25_clk_wiz_0         3.583        0.000                      0                   42        2.272        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  div4/CLK           OV7670_PCLK             29.746        0.000                      0                   35        1.977        0.000                      0                   35  
**async_default**  CLK                div4/CLK                 4.395        0.000                      0                   52        1.253        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 process/axi2bram/index_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 0.518ns (5.469%)  route 8.954ns (94.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.519ns = ( 15.519 - 10.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.833     5.518    process/axi2bram/CLK
    SLICE_X90Y87         FDRE                                         r  process/axi2bram/index_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     6.036 r  process/axi2bram/index_reg[9]/Q
                         net (fo=148, routed)         8.954    14.990    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.019    15.519    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.201    15.720    
                         clock uncertainty           -0.035    15.685    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    15.119    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -14.990    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 process/axi2bram/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.408ns  (logic 0.518ns (5.506%)  route 8.890ns (94.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.528ns = ( 15.528 - 10.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.832     5.517    process/axi2bram/CLK
    SLICE_X90Y85         FDRE                                         r  process/axi2bram/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDRE (Prop_fdre_C_Q)         0.518     6.035 r  process/axi2bram/index_reg[0]/Q
                         net (fo=148, routed)         8.890    14.925    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.028    15.528    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.201    15.729    
                         clock uncertainty           -0.035    15.694    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    15.128    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -14.925    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 process/axi2bram/index_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 0.518ns (5.522%)  route 8.862ns (94.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.524ns = ( 15.524 - 10.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.833     5.518    process/axi2bram/CLK
    SLICE_X90Y87         FDRE                                         r  process/axi2bram/index_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     6.036 r  process/axi2bram/index_reg[8]/Q
                         net (fo=148, routed)         8.862    14.898    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y6          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.024    15.524    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.201    15.725    
                         clock uncertainty           -0.035    15.690    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    15.124    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -14.898    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 process/axi2bram/index_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 0.518ns (5.522%)  route 8.862ns (94.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.530ns = ( 15.530 - 10.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.833     5.518    process/axi2bram/CLK
    SLICE_X90Y87         FDRE                                         r  process/axi2bram/index_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     6.036 r  process/axi2bram/index_reg[8]/Q
                         net (fo=148, routed)         8.862    14.898    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y8          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.030    15.530    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.201    15.731    
                         clock uncertainty           -0.035    15.696    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    15.130    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -14.898    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 process/axi2bram/we_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.426ns  (logic 0.456ns (4.837%)  route 8.970ns (95.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.528ns = ( 15.528 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.810     5.495    process/axi2bram/CLK
    SLICE_X81Y84         FDRE                                         r  process/axi2bram/we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.456     5.951 r  process/axi2bram/we_reg/Q
                         net (fo=253, routed)         8.970    14.921    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.028    15.528    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.201    15.729    
                         clock uncertainty           -0.035    15.694    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    15.162    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 process/axi2bram/index_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 0.518ns (5.643%)  route 8.662ns (94.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 15.352 - 10.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.833     5.518    process/axi2bram/CLK
    SLICE_X90Y87         FDRE                                         r  process/axi2bram/index_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     6.036 r  process/axi2bram/index_reg[9]/Q
                         net (fo=148, routed)         8.662    14.698    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y11         RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.852    15.352    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.201    15.553    
                         clock uncertainty           -0.035    15.518    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.952    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -14.698    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 process/axi2bram/we_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.385ns  (logic 0.456ns (4.859%)  route 8.929ns (95.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.526ns = ( 15.526 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.810     5.495    process/axi2bram/CLK
    SLICE_X81Y84         FDRE                                         r  process/axi2bram/we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.456     5.951 r  process/axi2bram/we_reg/Q
                         net (fo=253, routed)         8.929    14.880    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.026    15.526    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.201    15.727    
                         clock uncertainty           -0.035    15.692    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    15.160    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -14.880    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 process/axi2bram/we_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.456ns (5.059%)  route 8.557ns (94.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.810     5.495    process/axi2bram/CLK
    SLICE_X81Y84         FDRE                                         r  process/axi2bram/we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.456     5.951 r  process/axi2bram/we_reg/Q
                         net (fo=253, routed)         8.557    14.508    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X7Y27         RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.668    15.167    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y27         RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.193    15.360    
                         clock uncertainty           -0.035    15.325    
    RAMB36_X7Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.793    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                         -14.508    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 process/axi2bram/we_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 0.456ns (5.090%)  route 8.503ns (94.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.810     5.495    process/axi2bram/CLK
    SLICE_X81Y84         FDRE                                         r  process/axi2bram/we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.456     5.951 r  process/axi2bram/we_reg/Q
                         net (fo=253, routed)         8.503    14.454    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X7Y24         RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.653    15.152    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y24         RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.193    15.345    
                         clock uncertainty           -0.035    15.310    
    RAMB36_X7Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.778    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -14.454    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 process/axi2bram/we_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 0.456ns (5.088%)  route 8.506ns (94.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 15.163 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.810     5.495    process/axi2bram/CLK
    SLICE_X81Y84         FDRE                                         r  process/axi2bram/we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.456     5.951 r  process/axi2bram/we_reg/Q
                         net (fo=253, routed)         8.506    14.457    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X7Y26         RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664    15.163    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y26         RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.193    15.356    
                         clock uncertainty           -0.035    15.321    
    RAMB36_X7Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.789    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -14.457    
  -------------------------------------------------------------------
                         slack                                  0.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 process/frame_read/tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            process/image_filer/inStream_V_data_V_0_payload_B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.749%)  route 0.202ns (61.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.630     1.575    process/frame_read/CLK
    SLICE_X87Y89         FDRE                                         r  process/frame_read/tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.128     1.703 r  process/frame_read/tdata_reg[6]/Q
                         net (fo=2, routed)           0.202     1.906    process/image_filer/D[6]
    SLICE_X81Y87         FDRE                                         r  process/image_filer/inStream_V_data_V_0_payload_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.903     2.096    process/image_filer/CLK
    SLICE_X81Y87         FDRE                                         r  process/image_filer/inStream_V_data_V_0_payload_B_reg[6]/C
                         clock pessimism             -0.257     1.839    
    SLICE_X81Y87         FDRE (Hold_fdre_C_D)         0.012     1.851    process/image_filer/inStream_V_data_V_0_payload_B_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 process/frame_read/tdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            process/image_filer/inStream_V_data_V_0_payload_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.216%)  route 0.259ns (64.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.630     1.575    process/frame_read/CLK
    SLICE_X87Y89         FDRE                                         r  process/frame_read/tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  process/frame_read/tdata_reg[0]/Q
                         net (fo=2, routed)           0.259     1.976    process/image_filer/D[0]
    SLICE_X78Y88         FDRE                                         r  process/image_filer/inStream_V_data_V_0_payload_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.905     2.098    process/image_filer/CLK
    SLICE_X78Y88         FDRE                                         r  process/image_filer/inStream_V_data_V_0_payload_A_reg[0]/C
                         clock pessimism             -0.257     1.841    
    SLICE_X78Y88         FDRE (Hold_fdre_C_D)         0.070     1.911    process/image_filer/inStream_V_data_V_0_payload_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 process/frame_read/tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            process/image_filer/inStream_V_data_V_0_payload_A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.749%)  route 0.202ns (61.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.630     1.575    process/frame_read/CLK
    SLICE_X87Y89         FDRE                                         r  process/frame_read/tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.128     1.703 r  process/frame_read/tdata_reg[6]/Q
                         net (fo=2, routed)           0.202     1.906    process/image_filer/D[6]
    SLICE_X80Y87         FDRE                                         r  process/image_filer/inStream_V_data_V_0_payload_A_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.903     2.096    process/image_filer/CLK
    SLICE_X80Y87         FDRE                                         r  process/image_filer/inStream_V_data_V_0_payload_A_reg[6]/C
                         clock pessimism             -0.257     1.839    
    SLICE_X80Y87         FDRE (Hold_fdre_C_D)        -0.002     1.837    process/image_filer/inStream_V_data_V_0_payload_A_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 process/frame_read/tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            process/image_filer/inStream_V_data_V_0_payload_A_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.806%)  route 0.253ns (64.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.630     1.575    process/frame_read/CLK
    SLICE_X87Y89         FDRE                                         r  process/frame_read/tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  process/frame_read/tdata_reg[3]/Q
                         net (fo=2, routed)           0.253     1.969    process/image_filer/D[3]
    SLICE_X80Y87         FDRE                                         r  process/image_filer/inStream_V_data_V_0_payload_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.903     2.096    process/image_filer/CLK
    SLICE_X80Y87         FDRE                                         r  process/image_filer/inStream_V_data_V_0_payload_A_reg[3]/C
                         clock pessimism             -0.257     1.839    
    SLICE_X80Y87         FDRE (Hold_fdre_C_D)         0.059     1.898    process/image_filer/inStream_V_data_V_0_payload_A_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 process/image_filer/ap_reg_pp0_iter5_tmp_21_reg_1456_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            process/image_filer/ap_reg_pp0_iter6_tmp_21_reg_1456_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.965%)  route 0.222ns (60.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.632     1.577    process/image_filer/CLK
    SLICE_X84Y93         FDRE                                         r  process/image_filer/ap_reg_pp0_iter5_tmp_21_reg_1456_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDRE (Prop_fdre_C_Q)         0.148     1.725 r  process/image_filer/ap_reg_pp0_iter5_tmp_21_reg_1456_reg[0]__0/Q
                         net (fo=6, routed)           0.222     1.948    process/image_filer/ap_reg_pp0_iter5_tmp_21_reg_1456
    SLICE_X83Y95         FDRE                                         r  process/image_filer/ap_reg_pp0_iter6_tmp_21_reg_1456_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.905     2.098    process/image_filer/CLK
    SLICE_X83Y95         FDRE                                         r  process/image_filer/ap_reg_pp0_iter6_tmp_21_reg_1456_reg[0]/C
                         clock pessimism             -0.257     1.841    
    SLICE_X83Y95         FDRE (Hold_fdre_C_D)         0.017     1.858    process/image_filer/ap_reg_pp0_iter6_tmp_21_reg_1456_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 process/image_filer/tmp_15_reg_1720_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            process/image_filer/valOutput_1_reg_1735_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.292ns (51.038%)  route 0.280ns (48.962%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.578     1.523    process/image_filer/CLK
    SLICE_X71Y101        FDRE                                         r  process/image_filer/tmp_15_reg_1720_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.128     1.651 r  process/image_filer/tmp_15_reg_1720_reg[2]/Q
                         net (fo=2, routed)           0.280     1.931    process/image_filer/tmp_15_reg_1720[2]
    SLICE_X68Y99         LUT4 (Prop_lut4_I0_O)        0.099     2.030 r  process/image_filer/valOutput_1_reg_1735[3]_i_6/O
                         net (fo=1, routed)           0.000     2.030    process/image_filer/valOutput_1_reg_1735[3]_i_6_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.095 r  process/image_filer/valOutput_1_reg_1735_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.095    process/image_filer/valOutput_cast_fu_1015_p2[2]
    SLICE_X68Y99         FDRE                                         r  process/image_filer/valOutput_1_reg_1735_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.920     2.113    process/image_filer/CLK
    SLICE_X68Y99         FDRE                                         r  process/image_filer/valOutput_1_reg_1735_reg[2]/C
                         clock pessimism             -0.253     1.860    
    SLICE_X68Y99         FDRE (Hold_fdre_C_D)         0.134     1.994    process/image_filer/valOutput_1_reg_1735_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 process/frame_read/tdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            process/image_filer/inStream_V_data_V_0_payload_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.191%)  route 0.297ns (67.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.630     1.575    process/frame_read/CLK
    SLICE_X87Y89         FDRE                                         r  process/frame_read/tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  process/frame_read/tdata_reg[0]/Q
                         net (fo=2, routed)           0.297     2.013    process/image_filer/D[0]
    SLICE_X79Y88         FDRE                                         r  process/image_filer/inStream_V_data_V_0_payload_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.905     2.098    process/image_filer/CLK
    SLICE_X79Y88         FDRE                                         r  process/image_filer/inStream_V_data_V_0_payload_B_reg[0]/C
                         clock pessimism             -0.257     1.841    
    SLICE_X79Y88         FDRE (Hold_fdre_C_D)         0.070     1.911    process/image_filer/inStream_V_data_V_0_payload_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 process/image_filer/countWait_2_reg_1785_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            process/image_filer/countWait_1_reg_395_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.626     1.571    process/image_filer/CLK
    SLICE_X85Y82         FDRE                                         r  process/image_filer/countWait_2_reg_1785_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  process/image_filer/countWait_2_reg_1785_reg[1]/Q
                         net (fo=1, routed)           0.054     1.766    process/image_filer/countWait_2_reg_1785[1]
    SLICE_X84Y82         FDRE                                         r  process/image_filer/countWait_1_reg_395_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.898     2.091    process/image_filer/CLK
    SLICE_X84Y82         FDRE                                         r  process/image_filer/countWait_1_reg_395_reg[1]/C
                         clock pessimism             -0.507     1.584    
    SLICE_X84Y82         FDRE (Hold_fdre_C_D)         0.076     1.660    process/image_filer/countWait_1_reg_395_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 process/image_filer/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            process/image_filer/ap_CS_fsm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.421%)  route 0.298ns (61.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.635     1.580    process/image_filer/CLK
    SLICE_X77Y85         FDRE                                         r  process/image_filer/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y85         FDRE (Prop_fdre_C_Q)         0.141     1.721 r  process/image_filer/ap_CS_fsm_reg[10]/Q
                         net (fo=1, routed)           0.298     2.019    process/image_filer/ap_CS_fsm_reg_n_0_[10]
    SLICE_X84Y85         LUT5 (Prop_lut5_I2_O)        0.045     2.064 r  process/image_filer/ap_CS_fsm[5]_i_1/O
                         net (fo=1, routed)           0.000     2.064    process/image_filer/ap_NS_fsm[5]
    SLICE_X84Y85         FDRE                                         r  process/image_filer/ap_CS_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.901     2.094    process/image_filer/CLK
    SLICE_X84Y85         FDRE                                         r  process/image_filer/ap_CS_fsm_reg[5]/C
                         clock pessimism             -0.257     1.837    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.120     1.957    process/image_filer/ap_CS_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 process/image_filer/outStream_V_last_V_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            process/image_filer/ap_CS_fsm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.978%)  route 0.317ns (63.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.627     1.572    process/image_filer/CLK
    SLICE_X82Y86         FDRE                                         r  process/image_filer/outStream_V_last_V_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.141     1.713 r  process/image_filer/outStream_V_last_V_1_state_reg[1]/Q
                         net (fo=36, routed)          0.317     2.030    process/image_filer/outStream_V_last_V_1_ack_in
    SLICE_X84Y85         LUT3 (Prop_lut3_I1_O)        0.045     2.075 r  process/image_filer/ap_CS_fsm[7]_i_1/O
                         net (fo=1, routed)           0.000     2.075    process/image_filer/ap_NS_fsm[7]
    SLICE_X84Y85         FDRE                                         r  process/image_filer/ap_CS_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.901     2.094    process/image_filer/CLK
    SLICE_X84Y85         FDRE                                         r  process/image_filer/ap_CS_fsm_reg[7]/C
                         clock pessimism             -0.257     1.837    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.121     1.958    process/image_filer/ap_CS_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            5.244         10.000      4.756      DSP48_X3Y36   process/image_filer/img_filter_am_addhbi_U10/img_filter_am_addhbi_DSP48_0_U/m/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y35   process/image_filer/img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg__3/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y37   process/image_filer/img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y32   process/image_filer/img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y33   process/image_filer/img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff0_reg__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y41   process/image_filer/tmp6_reg_1710_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X4Y38   process/image_filer/window_val_0_1_reg_1640_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X3Y42   process/image_filer/window_val_1_2_reg_1670_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X3Y40   process/image_filer/window_val_2_0_reg_1695_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X98Y94  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X98Y94  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X84Y93  process/image_filer/ap_reg_pp0_iter4_tmp_21_reg_1456_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X84Y93  process/image_filer/ap_reg_pp0_iter4_tmp_21_reg_1456_reg[0]_srl4/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y89  process/image_filer/img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg[0]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y92  process/image_filer/img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg[10]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y91  process/image_filer/img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg[11]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y92  process/image_filer/img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg[12]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y92  process/image_filer/img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg[13]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y92  process/image_filer/img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg[14]__0/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X84Y93  process/image_filer/ap_reg_pp0_iter4_tmp_21_reg_1456_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X98Y94  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X84Y93  process/image_filer/ap_reg_pp0_iter4_tmp_21_reg_1456_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X98Y94  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y93  process/image_filer/img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg[15]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y93  process/image_filer/img_filter_mul_66fYi_U7/img_filter_mul_66fYi_MulnS_0_U/buff1_reg[16]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y89  process/image_filer/inStream_V_data_V_0_sel_rd_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y89  process/image_filer/inStream_V_data_V_0_sel_wr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y89  process/image_filer/inStream_V_data_V_0_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y89  process/image_filer/inStream_V_data_V_0_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  div2/clkb
  To Clock:  div2/clkb

Setup :            0  Failing Endpoints,  Worst Slack        1.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.341ns  (required time - arrival time)
  Source:                 buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/pixel_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        18.616ns  (logic 7.888ns (42.372%)  route 10.728ns (57.628%))
  Logic Levels:           22  (CARRY4=10 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.007ns = ( 28.007 - 20.000 ) 
    Source Clock Delay      (SCD):    8.598ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.794     8.598    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y22         RAMB36E1                                     r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     9.626 r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.691    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X7Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    10.116 f  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.163    13.279    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_2[0]
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.124    13.403 f  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.348    14.751    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X69Y62         LUT5 (Prop_lut5_I4_O)        0.124    14.875 r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=23, routed)          0.850    15.725    pixel[13]_i_12_n_0
    SLICE_X69Y61         LUT5 (Prop_lut5_I2_O)        0.124    15.849 r  pixel[13]_i_16/O
                         net (fo=1, routed)           0.000    15.849    pixel[13]_i_16_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.399 r  pixel_reg[13]_i_6/CO[3]
                         net (fo=10, routed)          0.829    17.228    pixel_reg[13]_i_6_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    17.826 r  pixel_reg[13]_i_4/O[1]
                         net (fo=6, routed)           0.606    18.432    g80[8]
    SLICE_X73Y62         LUT2 (Prop_lut2_I0_O)        0.303    18.735 r  pixel[9]_i_20/O
                         net (fo=1, routed)           0.000    18.735    pixel[9]_i_20_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.267 r  pixel_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.267    pixel_reg[9]_i_5_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.601 r  pixel_reg[13]_i_2/O[1]
                         net (fo=11, routed)          0.654    20.256    pixel_reg[13]_i_2_n_6
    SLICE_X70Y61         LUT2 (Prop_lut2_I1_O)        0.303    20.559 r  pixel[9]_i_79/O
                         net (fo=1, routed)           0.000    20.559    pixel[9]_i_79_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.935 r  pixel_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.935    pixel_reg[9]_i_67_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.258 r  pixel_reg[9]_i_53/O[1]
                         net (fo=3, routed)           0.465    21.723    pixel_reg[9]_i_53_n_6
    SLICE_X69Y60         LUT3 (Prop_lut3_I1_O)        0.306    22.029 r  pixel[9]_i_46/O
                         net (fo=2, routed)           0.655    22.684    pixel[9]_i_46_n_0
    SLICE_X68Y62         LUT4 (Prop_lut4_I3_O)        0.124    22.808 r  pixel[9]_i_49/O
                         net (fo=1, routed)           0.000    22.808    pixel[9]_i_49_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.184 r  pixel_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.184    pixel_reg[9]_i_21_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.403 r  pixel_reg[9]_i_6/O[0]
                         net (fo=3, routed)           0.808    24.211    pixel_reg[9]_i_6_n_7
    SLICE_X67Y63         LUT4 (Prop_lut4_I0_O)        0.295    24.506 r  pixel[9]_i_40/O
                         net (fo=1, routed)           0.000    24.506    pixel[9]_i_40_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.038 r  pixel_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.038    pixel_reg[9]_i_13_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.309 f  pixel_reg[9]_i_4/CO[0]
                         net (fo=4, routed)           0.517    25.826    hdmi_ctrl/pixel_reg[9]_3[0]
    SLICE_X66Y62         LUT6 (Prop_lut6_I3_O)        0.373    26.199 r  hdmi_ctrl/pixel[13]_i_3/O
                         net (fo=4, routed)           0.315    26.514    hdmi_ctrl/pixel[13]_i_3_n_0
    SLICE_X66Y63         LUT4 (Prop_lut4_I1_O)        0.124    26.638 r  hdmi_ctrl/pixel[15]_i_3/O
                         net (fo=2, routed)           0.452    27.090    hdmi_ctrl/hdmi/pixel_reg[15]_0
    SLICE_X66Y63         LUT3 (Prop_lut3_I2_O)        0.124    27.214 r  hdmi_ctrl/hdmi/pixel[14]_i_1/O
                         net (fo=1, routed)           0.000    27.214    hdmi_ctrl/p_2_in[14]
    SLICE_X66Y63         FDRE                                         r  hdmi_ctrl/pixel_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.701    28.007    hdmi_ctrl/CLK
    SLICE_X66Y63         FDRE                                         r  hdmi_ctrl/pixel_reg[14]/C
                         clock pessimism              0.506    28.513    
                         clock uncertainty           -0.035    28.477    
    SLICE_X66Y63         FDRE (Setup_fdre_C_D)        0.077    28.554    hdmi_ctrl/pixel_reg[14]
  -------------------------------------------------------------------
                         required time                         28.554    
                         arrival time                         -27.214    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/pixel_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        18.642ns  (logic 7.914ns (42.452%)  route 10.728ns (57.548%))
  Logic Levels:           22  (CARRY4=10 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.007ns = ( 28.007 - 20.000 ) 
    Source Clock Delay      (SCD):    8.598ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.794     8.598    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y22         RAMB36E1                                     r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     9.626 r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.691    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X7Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    10.116 f  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.163    13.279    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_2[0]
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.124    13.403 f  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.348    14.751    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X69Y62         LUT5 (Prop_lut5_I4_O)        0.124    14.875 r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=23, routed)          0.850    15.725    pixel[13]_i_12_n_0
    SLICE_X69Y61         LUT5 (Prop_lut5_I2_O)        0.124    15.849 r  pixel[13]_i_16/O
                         net (fo=1, routed)           0.000    15.849    pixel[13]_i_16_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.399 r  pixel_reg[13]_i_6/CO[3]
                         net (fo=10, routed)          0.829    17.228    pixel_reg[13]_i_6_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    17.826 r  pixel_reg[13]_i_4/O[1]
                         net (fo=6, routed)           0.606    18.432    g80[8]
    SLICE_X73Y62         LUT2 (Prop_lut2_I0_O)        0.303    18.735 r  pixel[9]_i_20/O
                         net (fo=1, routed)           0.000    18.735    pixel[9]_i_20_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.267 r  pixel_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.267    pixel_reg[9]_i_5_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.601 r  pixel_reg[13]_i_2/O[1]
                         net (fo=11, routed)          0.654    20.256    pixel_reg[13]_i_2_n_6
    SLICE_X70Y61         LUT2 (Prop_lut2_I1_O)        0.303    20.559 r  pixel[9]_i_79/O
                         net (fo=1, routed)           0.000    20.559    pixel[9]_i_79_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.935 r  pixel_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.935    pixel_reg[9]_i_67_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.258 r  pixel_reg[9]_i_53/O[1]
                         net (fo=3, routed)           0.465    21.723    pixel_reg[9]_i_53_n_6
    SLICE_X69Y60         LUT3 (Prop_lut3_I1_O)        0.306    22.029 r  pixel[9]_i_46/O
                         net (fo=2, routed)           0.655    22.684    pixel[9]_i_46_n_0
    SLICE_X68Y62         LUT4 (Prop_lut4_I3_O)        0.124    22.808 r  pixel[9]_i_49/O
                         net (fo=1, routed)           0.000    22.808    pixel[9]_i_49_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.184 r  pixel_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.184    pixel_reg[9]_i_21_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.403 r  pixel_reg[9]_i_6/O[0]
                         net (fo=3, routed)           0.808    24.211    pixel_reg[9]_i_6_n_7
    SLICE_X67Y63         LUT4 (Prop_lut4_I0_O)        0.295    24.506 r  pixel[9]_i_40/O
                         net (fo=1, routed)           0.000    24.506    pixel[9]_i_40_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.038 r  pixel_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.038    pixel_reg[9]_i_13_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.309 f  pixel_reg[9]_i_4/CO[0]
                         net (fo=4, routed)           0.517    25.826    hdmi_ctrl/pixel_reg[9]_3[0]
    SLICE_X66Y62         LUT6 (Prop_lut6_I3_O)        0.373    26.199 r  hdmi_ctrl/pixel[13]_i_3/O
                         net (fo=4, routed)           0.315    26.514    hdmi_ctrl/pixel[13]_i_3_n_0
    SLICE_X66Y63         LUT4 (Prop_lut4_I1_O)        0.124    26.638 r  hdmi_ctrl/pixel[15]_i_3/O
                         net (fo=2, routed)           0.452    27.090    hdmi_ctrl/hdmi/pixel_reg[15]_0
    SLICE_X66Y63         LUT4 (Prop_lut4_I2_O)        0.150    27.240 r  hdmi_ctrl/hdmi/pixel[15]_i_1/O
                         net (fo=1, routed)           0.000    27.240    hdmi_ctrl/p_2_in[15]
    SLICE_X66Y63         FDRE                                         r  hdmi_ctrl/pixel_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.701    28.007    hdmi_ctrl/CLK
    SLICE_X66Y63         FDRE                                         r  hdmi_ctrl/pixel_reg[15]/C
                         clock pessimism              0.506    28.513    
                         clock uncertainty           -0.035    28.477    
    SLICE_X66Y63         FDRE (Setup_fdre_C_D)        0.118    28.595    hdmi_ctrl/pixel_reg[15]
  -------------------------------------------------------------------
                         required time                         28.595    
                         arrival time                         -27.240    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/pixel_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        18.377ns  (logic 7.764ns (42.249%)  route 10.613ns (57.751%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.008ns = ( 28.008 - 20.000 ) 
    Source Clock Delay      (SCD):    8.598ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.794     8.598    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y22         RAMB36E1                                     r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     9.626 r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.691    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X7Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    10.116 f  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.163    13.279    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_2[0]
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.124    13.403 f  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.348    14.751    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X69Y62         LUT5 (Prop_lut5_I4_O)        0.124    14.875 r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=23, routed)          0.850    15.725    pixel[13]_i_12_n_0
    SLICE_X69Y61         LUT5 (Prop_lut5_I2_O)        0.124    15.849 r  pixel[13]_i_16/O
                         net (fo=1, routed)           0.000    15.849    pixel[13]_i_16_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.399 r  pixel_reg[13]_i_6/CO[3]
                         net (fo=10, routed)          0.829    17.228    pixel_reg[13]_i_6_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    17.826 r  pixel_reg[13]_i_4/O[1]
                         net (fo=6, routed)           0.606    18.432    g80[8]
    SLICE_X73Y62         LUT2 (Prop_lut2_I0_O)        0.303    18.735 r  pixel[9]_i_20/O
                         net (fo=1, routed)           0.000    18.735    pixel[9]_i_20_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.267 r  pixel_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.267    pixel_reg[9]_i_5_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.601 r  pixel_reg[13]_i_2/O[1]
                         net (fo=11, routed)          0.654    20.256    pixel_reg[13]_i_2_n_6
    SLICE_X70Y61         LUT2 (Prop_lut2_I1_O)        0.303    20.559 r  pixel[9]_i_79/O
                         net (fo=1, routed)           0.000    20.559    pixel[9]_i_79_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.935 r  pixel_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.935    pixel_reg[9]_i_67_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.258 r  pixel_reg[9]_i_53/O[1]
                         net (fo=3, routed)           0.465    21.723    pixel_reg[9]_i_53_n_6
    SLICE_X69Y60         LUT3 (Prop_lut3_I1_O)        0.306    22.029 r  pixel[9]_i_46/O
                         net (fo=2, routed)           0.655    22.684    pixel[9]_i_46_n_0
    SLICE_X68Y62         LUT4 (Prop_lut4_I3_O)        0.124    22.808 r  pixel[9]_i_49/O
                         net (fo=1, routed)           0.000    22.808    pixel[9]_i_49_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.184 r  pixel_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.184    pixel_reg[9]_i_21_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.403 r  pixel_reg[9]_i_6/O[0]
                         net (fo=3, routed)           0.808    24.211    pixel_reg[9]_i_6_n_7
    SLICE_X67Y63         LUT4 (Prop_lut4_I0_O)        0.295    24.506 r  pixel[9]_i_40/O
                         net (fo=1, routed)           0.000    24.506    pixel[9]_i_40_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.038 r  pixel_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.038    pixel_reg[9]_i_13_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.309 f  pixel_reg[9]_i_4/CO[0]
                         net (fo=4, routed)           0.527    25.836    hdmi_ctrl/pixel_reg[9]_3[0]
    SLICE_X66Y62         LUT5 (Prop_lut5_I1_O)        0.373    26.209 r  hdmi_ctrl/pixel[10]_i_2/O
                         net (fo=1, routed)           0.641    26.850    hdmi_ctrl/hdmi/pixel_reg[10]
    SLICE_X66Y62         LUT3 (Prop_lut3_I1_O)        0.124    26.974 r  hdmi_ctrl/hdmi/pixel[10]_i_1/O
                         net (fo=1, routed)           0.000    26.974    hdmi_ctrl/p_2_in[10]
    SLICE_X66Y62         FDRE                                         r  hdmi_ctrl/pixel_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.702    28.008    hdmi_ctrl/CLK
    SLICE_X66Y62         FDRE                                         r  hdmi_ctrl/pixel_reg[10]/C
                         clock pessimism              0.506    28.514    
                         clock uncertainty           -0.035    28.478    
    SLICE_X66Y62         FDRE (Setup_fdre_C_D)        0.077    28.555    hdmi_ctrl/pixel_reg[10]
  -------------------------------------------------------------------
                         required time                         28.555    
                         arrival time                         -26.974    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/pixel_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        18.182ns  (logic 7.764ns (42.701%)  route 10.418ns (57.299%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.008ns = ( 28.008 - 20.000 ) 
    Source Clock Delay      (SCD):    8.598ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.794     8.598    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y22         RAMB36E1                                     r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     9.626 r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.691    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X7Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    10.116 f  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.163    13.279    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_2[0]
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.124    13.403 f  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.348    14.751    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X69Y62         LUT5 (Prop_lut5_I4_O)        0.124    14.875 r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=23, routed)          0.850    15.725    pixel[13]_i_12_n_0
    SLICE_X69Y61         LUT5 (Prop_lut5_I2_O)        0.124    15.849 r  pixel[13]_i_16/O
                         net (fo=1, routed)           0.000    15.849    pixel[13]_i_16_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.399 r  pixel_reg[13]_i_6/CO[3]
                         net (fo=10, routed)          0.829    17.228    pixel_reg[13]_i_6_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    17.826 r  pixel_reg[13]_i_4/O[1]
                         net (fo=6, routed)           0.606    18.432    g80[8]
    SLICE_X73Y62         LUT2 (Prop_lut2_I0_O)        0.303    18.735 r  pixel[9]_i_20/O
                         net (fo=1, routed)           0.000    18.735    pixel[9]_i_20_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.267 r  pixel_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.267    pixel_reg[9]_i_5_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.601 r  pixel_reg[13]_i_2/O[1]
                         net (fo=11, routed)          0.654    20.256    pixel_reg[13]_i_2_n_6
    SLICE_X70Y61         LUT2 (Prop_lut2_I1_O)        0.303    20.559 r  pixel[9]_i_79/O
                         net (fo=1, routed)           0.000    20.559    pixel[9]_i_79_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.935 r  pixel_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.935    pixel_reg[9]_i_67_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.258 r  pixel_reg[9]_i_53/O[1]
                         net (fo=3, routed)           0.465    21.723    pixel_reg[9]_i_53_n_6
    SLICE_X69Y60         LUT3 (Prop_lut3_I1_O)        0.306    22.029 r  pixel[9]_i_46/O
                         net (fo=2, routed)           0.655    22.684    pixel[9]_i_46_n_0
    SLICE_X68Y62         LUT4 (Prop_lut4_I3_O)        0.124    22.808 r  pixel[9]_i_49/O
                         net (fo=1, routed)           0.000    22.808    pixel[9]_i_49_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.184 r  pixel_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.184    pixel_reg[9]_i_21_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.403 r  pixel_reg[9]_i_6/O[0]
                         net (fo=3, routed)           0.808    24.211    pixel_reg[9]_i_6_n_7
    SLICE_X67Y63         LUT4 (Prop_lut4_I0_O)        0.295    24.506 r  pixel[9]_i_40/O
                         net (fo=1, routed)           0.000    24.506    pixel[9]_i_40_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.038 r  pixel_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.038    pixel_reg[9]_i_13_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.309 f  pixel_reg[9]_i_4/CO[0]
                         net (fo=4, routed)           0.517    25.826    hdmi_ctrl/pixel_reg[9]_3[0]
    SLICE_X66Y62         LUT6 (Prop_lut6_I3_O)        0.373    26.199 r  hdmi_ctrl/pixel[13]_i_3/O
                         net (fo=4, routed)           0.457    26.656    hdmi_ctrl/hdmi/pixel_reg[13]_0
    SLICE_X66Y62         LUT4 (Prop_lut4_I2_O)        0.124    26.780 r  hdmi_ctrl/hdmi/pixel[12]_i_1/O
                         net (fo=1, routed)           0.000    26.780    hdmi_ctrl/p_2_in[12]
    SLICE_X66Y62         FDRE                                         r  hdmi_ctrl/pixel_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.702    28.008    hdmi_ctrl/CLK
    SLICE_X66Y62         FDRE                                         r  hdmi_ctrl/pixel_reg[12]/C
                         clock pessimism              0.506    28.514    
                         clock uncertainty           -0.035    28.478    
    SLICE_X66Y62         FDRE (Setup_fdre_C_D)        0.081    28.559    hdmi_ctrl/pixel_reg[12]
  -------------------------------------------------------------------
                         required time                         28.559    
                         arrival time                         -26.780    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/pixel_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        18.175ns  (logic 7.757ns (42.679%)  route 10.418ns (57.321%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.008ns = ( 28.008 - 20.000 ) 
    Source Clock Delay      (SCD):    8.598ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.794     8.598    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y22         RAMB36E1                                     r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     9.626 r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.691    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X7Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    10.116 f  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.163    13.279    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_2[0]
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.124    13.403 f  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.348    14.751    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X69Y62         LUT5 (Prop_lut5_I4_O)        0.124    14.875 r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=23, routed)          0.850    15.725    pixel[13]_i_12_n_0
    SLICE_X69Y61         LUT5 (Prop_lut5_I2_O)        0.124    15.849 r  pixel[13]_i_16/O
                         net (fo=1, routed)           0.000    15.849    pixel[13]_i_16_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.399 r  pixel_reg[13]_i_6/CO[3]
                         net (fo=10, routed)          0.829    17.228    pixel_reg[13]_i_6_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    17.826 r  pixel_reg[13]_i_4/O[1]
                         net (fo=6, routed)           0.606    18.432    g80[8]
    SLICE_X73Y62         LUT2 (Prop_lut2_I0_O)        0.303    18.735 r  pixel[9]_i_20/O
                         net (fo=1, routed)           0.000    18.735    pixel[9]_i_20_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.267 r  pixel_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.267    pixel_reg[9]_i_5_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.601 r  pixel_reg[13]_i_2/O[1]
                         net (fo=11, routed)          0.654    20.256    pixel_reg[13]_i_2_n_6
    SLICE_X70Y61         LUT2 (Prop_lut2_I1_O)        0.303    20.559 r  pixel[9]_i_79/O
                         net (fo=1, routed)           0.000    20.559    pixel[9]_i_79_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.935 r  pixel_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.935    pixel_reg[9]_i_67_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.258 r  pixel_reg[9]_i_53/O[1]
                         net (fo=3, routed)           0.465    21.723    pixel_reg[9]_i_53_n_6
    SLICE_X69Y60         LUT3 (Prop_lut3_I1_O)        0.306    22.029 r  pixel[9]_i_46/O
                         net (fo=2, routed)           0.655    22.684    pixel[9]_i_46_n_0
    SLICE_X68Y62         LUT4 (Prop_lut4_I3_O)        0.124    22.808 r  pixel[9]_i_49/O
                         net (fo=1, routed)           0.000    22.808    pixel[9]_i_49_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.184 r  pixel_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.184    pixel_reg[9]_i_21_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.403 r  pixel_reg[9]_i_6/O[0]
                         net (fo=3, routed)           0.808    24.211    pixel_reg[9]_i_6_n_7
    SLICE_X67Y63         LUT4 (Prop_lut4_I0_O)        0.295    24.506 r  pixel[9]_i_40/O
                         net (fo=1, routed)           0.000    24.506    pixel[9]_i_40_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.038 r  pixel_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.038    pixel_reg[9]_i_13_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.309 f  pixel_reg[9]_i_4/CO[0]
                         net (fo=4, routed)           0.517    25.826    hdmi_ctrl/pixel_reg[9]_3[0]
    SLICE_X66Y62         LUT6 (Prop_lut6_I3_O)        0.373    26.199 r  hdmi_ctrl/pixel[13]_i_3/O
                         net (fo=4, routed)           0.457    26.656    hdmi_ctrl/hdmi/pixel_reg[13]_0
    SLICE_X66Y62         LUT5 (Prop_lut5_I2_O)        0.117    26.773 r  hdmi_ctrl/hdmi/pixel[13]_i_1/O
                         net (fo=1, routed)           0.000    26.773    hdmi_ctrl/p_2_in[13]
    SLICE_X66Y62         FDRE                                         r  hdmi_ctrl/pixel_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.702    28.008    hdmi_ctrl/CLK
    SLICE_X66Y62         FDRE                                         r  hdmi_ctrl/pixel_reg[13]/C
                         clock pessimism              0.506    28.514    
                         clock uncertainty           -0.035    28.478    
    SLICE_X66Y62         FDRE (Setup_fdre_C_D)        0.118    28.596    hdmi_ctrl/pixel_reg[13]
  -------------------------------------------------------------------
                         required time                         28.596    
                         arrival time                         -26.773    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        18.163ns  (logic 7.756ns (42.702%)  route 10.407ns (57.298%))
  Logic Levels:           21  (CARRY4=10 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.008ns = ( 28.008 - 20.000 ) 
    Source Clock Delay      (SCD):    8.598ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.794     8.598    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y22         RAMB36E1                                     r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     9.626 r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.691    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X7Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    10.116 f  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.163    13.279    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_2[0]
    SLICE_X76Y88         LUT6 (Prop_lut6_I1_O)        0.124    13.403 f  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.348    14.751    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X69Y62         LUT5 (Prop_lut5_I4_O)        0.124    14.875 r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=23, routed)          0.850    15.725    pixel[13]_i_12_n_0
    SLICE_X69Y61         LUT5 (Prop_lut5_I2_O)        0.124    15.849 r  pixel[13]_i_16/O
                         net (fo=1, routed)           0.000    15.849    pixel[13]_i_16_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.399 r  pixel_reg[13]_i_6/CO[3]
                         net (fo=10, routed)          0.829    17.228    pixel_reg[13]_i_6_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    17.826 r  pixel_reg[13]_i_4/O[1]
                         net (fo=6, routed)           0.606    18.432    g80[8]
    SLICE_X73Y62         LUT2 (Prop_lut2_I0_O)        0.303    18.735 r  pixel[9]_i_20/O
                         net (fo=1, routed)           0.000    18.735    pixel[9]_i_20_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.267 r  pixel_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.267    pixel_reg[9]_i_5_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.601 r  pixel_reg[13]_i_2/O[1]
                         net (fo=11, routed)          0.654    20.256    pixel_reg[13]_i_2_n_6
    SLICE_X70Y61         LUT2 (Prop_lut2_I1_O)        0.303    20.559 r  pixel[9]_i_79/O
                         net (fo=1, routed)           0.000    20.559    pixel[9]_i_79_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.935 r  pixel_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.935    pixel_reg[9]_i_67_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.258 r  pixel_reg[9]_i_53/O[1]
                         net (fo=3, routed)           0.465    21.723    pixel_reg[9]_i_53_n_6
    SLICE_X69Y60         LUT3 (Prop_lut3_I1_O)        0.306    22.029 r  pixel[9]_i_46/O
                         net (fo=2, routed)           0.655    22.684    pixel[9]_i_46_n_0
    SLICE_X68Y62         LUT4 (Prop_lut4_I3_O)        0.124    22.808 r  pixel[9]_i_49/O
                         net (fo=1, routed)           0.000    22.808    pixel[9]_i_49_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.184 r  pixel_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.184    pixel_reg[9]_i_21_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.403 r  pixel_reg[9]_i_6/O[0]
                         net (fo=3, routed)           0.808    24.211    pixel_reg[9]_i_6_n_7
    SLICE_X67Y63         LUT4 (Prop_lut4_I0_O)        0.295    24.506 r  pixel[9]_i_40/O
                         net (fo=1, routed)           0.000    24.506    pixel[9]_i_40_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.038 r  pixel_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.038    pixel_reg[9]_i_13_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.309 f  pixel_reg[9]_i_4/CO[0]
                         net (fo=4, routed)           0.517    25.826    hdmi_ctrl/pixel_reg[9]_3[0]
    SLICE_X66Y62         LUT6 (Prop_lut6_I3_O)        0.373    26.199 r  hdmi_ctrl/pixel[13]_i_3/O
                         net (fo=4, routed)           0.446    26.645    hdmi_ctrl/hdmi/pixel_reg[13]_0
    SLICE_X66Y62         LUT3 (Prop_lut3_I1_O)        0.116    26.761 r  hdmi_ctrl/hdmi/pixel[11]_i_1/O
                         net (fo=1, routed)           0.000    26.761    hdmi_ctrl/p_2_in[11]
    SLICE_X66Y62         FDRE                                         r  hdmi_ctrl/pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.702    28.008    hdmi_ctrl/CLK
    SLICE_X66Y62         FDRE                                         r  hdmi_ctrl/pixel_reg[11]/C
                         clock pessimism              0.506    28.514    
                         clock uncertainty           -0.035    28.478    
    SLICE_X66Y62         FDRE (Setup_fdre_C_D)        0.118    28.596    hdmi_ctrl/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                         28.596    
                         arrival time                         -26.761    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        18.212ns  (logic 8.040ns (44.147%)  route 10.172ns (55.853%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.287ns = ( 28.287 - 20.000 ) 
    Source Clock Delay      (SCD):    8.686ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.882     8.686    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     9.714 r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.779    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    10.204 f  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.127    13.331    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_2[0]
    SLICE_X145Y71        LUT6 (Prop_lut6_I3_O)        0.124    13.455 f  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.263    14.718    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X145Y45        LUT6 (Prop_lut6_I5_O)        0.124    14.842 r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=6, routed)           0.908    15.750    pixel[1]_i_10_n_0
    SLICE_X148Y44        LUT5 (Prop_lut5_I0_O)        0.124    15.874 r  pixel[5]_i_16/O
                         net (fo=1, routed)           0.000    15.874    pixel[5]_i_16_n_0
    SLICE_X148Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.407 r  pixel_reg[5]_i_6/CO[3]
                         net (fo=10, routed)          0.702    17.109    pixel_reg[5]_i_6_n_0
    SLICE_X147Y44        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.689 r  pixel_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.689    pixel_reg[5]_i_4_n_0
    SLICE_X147Y45        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.023 r  pixel_reg[1]_i_3/O[1]
                         net (fo=8, routed)           0.785    18.809    b80[12]
    SLICE_X147Y42        LUT2 (Prop_lut2_I0_O)        0.303    19.112 r  pixel[5]_i_5/O
                         net (fo=1, routed)           0.000    19.112    pixel[5]_i_5_n_0
    SLICE_X147Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.644 r  pixel_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.644    pixel_reg[5]_i_2_n_0
    SLICE_X147Y43        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.978 r  pixel_reg[7]_i_2/O[1]
                         net (fo=7, routed)           0.469    20.447    pixel_reg[7]_i_2_n_6
    SLICE_X144Y42        LUT2 (Prop_lut2_I1_O)        0.303    20.750 r  pixel[1]_i_68/O
                         net (fo=1, routed)           0.000    20.750    pixel[1]_i_68_n_0
    SLICE_X144Y42        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.126 r  pixel_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.126    pixel_reg[1]_i_53_n_0
    SLICE_X144Y43        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.449 r  pixel_reg[1]_i_30/O[1]
                         net (fo=2, routed)           0.466    21.915    pixel_reg[1]_i_30_n_6
    SLICE_X144Y45        LUT3 (Prop_lut3_I1_O)        0.306    22.221 r  pixel[1]_i_22/O
                         net (fo=2, routed)           0.450    22.671    pixel[1]_i_22_n_0
    SLICE_X145Y43        LUT4 (Prop_lut4_I3_O)        0.124    22.795 r  pixel[1]_i_26/O
                         net (fo=1, routed)           0.000    22.795    pixel[1]_i_26_n_0
    SLICE_X145Y43        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.196 r  pixel_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.196    pixel_reg[1]_i_6_n_0
    SLICE_X145Y44        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.418 r  pixel_reg[1]_i_2/O[0]
                         net (fo=3, routed)           0.578    23.996    pixel_reg[1]_i_2_n_7
    SLICE_X146Y43        LUT4 (Prop_lut4_I2_O)        0.299    24.295 r  pixel[1]_i_37/O
                         net (fo=1, routed)           0.000    24.295    pixel[1]_i_37_n_0
    SLICE_X146Y43        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.671 r  pixel_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.671    pixel_reg[1]_i_13_n_0
    SLICE_X146Y44        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.925 f  pixel_reg[1]_i_4/CO[0]
                         net (fo=4, routed)           0.478    25.403    hdmi_ctrl/pixel_reg[1]_3[0]
    SLICE_X143Y44        LUT6 (Prop_lut6_I3_O)        0.367    25.770 r  hdmi_ctrl/pixel[5]_i_3/O
                         net (fo=4, routed)           0.443    26.214    hdmi_ctrl/pixel[5]_i_3_n_0
    SLICE_X142Y43        LUT4 (Prop_lut4_I1_O)        0.124    26.338 r  hdmi_ctrl/pixel[7]_i_3/O
                         net (fo=2, routed)           0.436    26.773    hdmi_ctrl/hdmi/pixel_reg[7]_0
    SLICE_X142Y43        LUT3 (Prop_lut3_I2_O)        0.124    26.897 r  hdmi_ctrl/hdmi/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    26.897    hdmi_ctrl/p_2_in[6]
    SLICE_X142Y43        FDRE                                         r  hdmi_ctrl/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.982    28.287    hdmi_ctrl/CLK
    SLICE_X142Y43        FDRE                                         r  hdmi_ctrl/pixel_reg[6]/C
                         clock pessimism              0.514    28.802    
                         clock uncertainty           -0.035    28.766    
    SLICE_X142Y43        FDRE (Setup_fdre_C_D)        0.081    28.847    hdmi_ctrl/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                         28.847    
                         arrival time                         -26.897    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        18.205ns  (logic 8.033ns (44.126%)  route 10.172ns (55.874%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=1 LUT4=4 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.287ns = ( 28.287 - 20.000 ) 
    Source Clock Delay      (SCD):    8.686ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.882     8.686    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     9.714 r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.779    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    10.204 f  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.127    13.331    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_2[0]
    SLICE_X145Y71        LUT6 (Prop_lut6_I3_O)        0.124    13.455 f  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.263    14.718    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X145Y45        LUT6 (Prop_lut6_I5_O)        0.124    14.842 r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=6, routed)           0.908    15.750    pixel[1]_i_10_n_0
    SLICE_X148Y44        LUT5 (Prop_lut5_I0_O)        0.124    15.874 r  pixel[5]_i_16/O
                         net (fo=1, routed)           0.000    15.874    pixel[5]_i_16_n_0
    SLICE_X148Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.407 r  pixel_reg[5]_i_6/CO[3]
                         net (fo=10, routed)          0.702    17.109    pixel_reg[5]_i_6_n_0
    SLICE_X147Y44        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.689 r  pixel_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.689    pixel_reg[5]_i_4_n_0
    SLICE_X147Y45        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.023 r  pixel_reg[1]_i_3/O[1]
                         net (fo=8, routed)           0.785    18.809    b80[12]
    SLICE_X147Y42        LUT2 (Prop_lut2_I0_O)        0.303    19.112 r  pixel[5]_i_5/O
                         net (fo=1, routed)           0.000    19.112    pixel[5]_i_5_n_0
    SLICE_X147Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.644 r  pixel_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.644    pixel_reg[5]_i_2_n_0
    SLICE_X147Y43        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.978 r  pixel_reg[7]_i_2/O[1]
                         net (fo=7, routed)           0.469    20.447    pixel_reg[7]_i_2_n_6
    SLICE_X144Y42        LUT2 (Prop_lut2_I1_O)        0.303    20.750 r  pixel[1]_i_68/O
                         net (fo=1, routed)           0.000    20.750    pixel[1]_i_68_n_0
    SLICE_X144Y42        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.126 r  pixel_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.126    pixel_reg[1]_i_53_n_0
    SLICE_X144Y43        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.449 r  pixel_reg[1]_i_30/O[1]
                         net (fo=2, routed)           0.466    21.915    pixel_reg[1]_i_30_n_6
    SLICE_X144Y45        LUT3 (Prop_lut3_I1_O)        0.306    22.221 r  pixel[1]_i_22/O
                         net (fo=2, routed)           0.450    22.671    pixel[1]_i_22_n_0
    SLICE_X145Y43        LUT4 (Prop_lut4_I3_O)        0.124    22.795 r  pixel[1]_i_26/O
                         net (fo=1, routed)           0.000    22.795    pixel[1]_i_26_n_0
    SLICE_X145Y43        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.196 r  pixel_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.196    pixel_reg[1]_i_6_n_0
    SLICE_X145Y44        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.418 r  pixel_reg[1]_i_2/O[0]
                         net (fo=3, routed)           0.578    23.996    pixel_reg[1]_i_2_n_7
    SLICE_X146Y43        LUT4 (Prop_lut4_I2_O)        0.299    24.295 r  pixel[1]_i_37/O
                         net (fo=1, routed)           0.000    24.295    pixel[1]_i_37_n_0
    SLICE_X146Y43        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.671 r  pixel_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.671    pixel_reg[1]_i_13_n_0
    SLICE_X146Y44        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.925 f  pixel_reg[1]_i_4/CO[0]
                         net (fo=4, routed)           0.478    25.403    hdmi_ctrl/pixel_reg[1]_3[0]
    SLICE_X143Y44        LUT6 (Prop_lut6_I3_O)        0.367    25.770 r  hdmi_ctrl/pixel[5]_i_3/O
                         net (fo=4, routed)           0.443    26.214    hdmi_ctrl/pixel[5]_i_3_n_0
    SLICE_X142Y43        LUT4 (Prop_lut4_I1_O)        0.124    26.338 r  hdmi_ctrl/pixel[7]_i_3/O
                         net (fo=2, routed)           0.436    26.773    hdmi_ctrl/hdmi/pixel_reg[7]_0
    SLICE_X142Y43        LUT4 (Prop_lut4_I2_O)        0.117    26.890 r  hdmi_ctrl/hdmi/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    26.890    hdmi_ctrl/p_2_in[7]
    SLICE_X142Y43        FDRE                                         r  hdmi_ctrl/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.982    28.287    hdmi_ctrl/CLK
    SLICE_X142Y43        FDRE                                         r  hdmi_ctrl/pixel_reg[7]/C
                         clock pessimism              0.514    28.802    
                         clock uncertainty           -0.035    28.766    
    SLICE_X142Y43        FDRE (Setup_fdre_C_D)        0.118    28.884    hdmi_ctrl/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         28.884    
                         arrival time                         -26.890    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        17.856ns  (logic 7.916ns (44.331%)  route 9.940ns (55.669%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.287ns = ( 28.287 - 20.000 ) 
    Source Clock Delay      (SCD):    8.686ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.882     8.686    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     9.714 r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.779    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    10.204 f  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.127    13.331    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_2[0]
    SLICE_X145Y71        LUT6 (Prop_lut6_I3_O)        0.124    13.455 f  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.263    14.718    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X145Y45        LUT6 (Prop_lut6_I5_O)        0.124    14.842 r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=6, routed)           0.908    15.750    pixel[1]_i_10_n_0
    SLICE_X148Y44        LUT5 (Prop_lut5_I0_O)        0.124    15.874 r  pixel[5]_i_16/O
                         net (fo=1, routed)           0.000    15.874    pixel[5]_i_16_n_0
    SLICE_X148Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.407 r  pixel_reg[5]_i_6/CO[3]
                         net (fo=10, routed)          0.702    17.109    pixel_reg[5]_i_6_n_0
    SLICE_X147Y44        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.689 r  pixel_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.689    pixel_reg[5]_i_4_n_0
    SLICE_X147Y45        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.023 r  pixel_reg[1]_i_3/O[1]
                         net (fo=8, routed)           0.785    18.809    b80[12]
    SLICE_X147Y42        LUT2 (Prop_lut2_I0_O)        0.303    19.112 r  pixel[5]_i_5/O
                         net (fo=1, routed)           0.000    19.112    pixel[5]_i_5_n_0
    SLICE_X147Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.644 r  pixel_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.644    pixel_reg[5]_i_2_n_0
    SLICE_X147Y43        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.978 r  pixel_reg[7]_i_2/O[1]
                         net (fo=7, routed)           0.469    20.447    pixel_reg[7]_i_2_n_6
    SLICE_X144Y42        LUT2 (Prop_lut2_I1_O)        0.303    20.750 r  pixel[1]_i_68/O
                         net (fo=1, routed)           0.000    20.750    pixel[1]_i_68_n_0
    SLICE_X144Y42        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.126 r  pixel_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.126    pixel_reg[1]_i_53_n_0
    SLICE_X144Y43        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.449 r  pixel_reg[1]_i_30/O[1]
                         net (fo=2, routed)           0.466    21.915    pixel_reg[1]_i_30_n_6
    SLICE_X144Y45        LUT3 (Prop_lut3_I1_O)        0.306    22.221 r  pixel[1]_i_22/O
                         net (fo=2, routed)           0.450    22.671    pixel[1]_i_22_n_0
    SLICE_X145Y43        LUT4 (Prop_lut4_I3_O)        0.124    22.795 r  pixel[1]_i_26/O
                         net (fo=1, routed)           0.000    22.795    pixel[1]_i_26_n_0
    SLICE_X145Y43        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.196 r  pixel_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.196    pixel_reg[1]_i_6_n_0
    SLICE_X145Y44        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.418 r  pixel_reg[1]_i_2/O[0]
                         net (fo=3, routed)           0.578    23.996    pixel_reg[1]_i_2_n_7
    SLICE_X146Y43        LUT4 (Prop_lut4_I2_O)        0.299    24.295 r  pixel[1]_i_37/O
                         net (fo=1, routed)           0.000    24.295    pixel[1]_i_37_n_0
    SLICE_X146Y43        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.671 r  pixel_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.671    pixel_reg[1]_i_13_n_0
    SLICE_X146Y44        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.925 f  pixel_reg[1]_i_4/CO[0]
                         net (fo=4, routed)           0.478    25.403    hdmi_ctrl/pixel_reg[1]_3[0]
    SLICE_X143Y44        LUT6 (Prop_lut6_I3_O)        0.367    25.770 r  hdmi_ctrl/pixel[5]_i_3/O
                         net (fo=4, routed)           0.648    26.418    hdmi_ctrl/hdmi/pixel_reg[5]_0
    SLICE_X142Y43        LUT4 (Prop_lut4_I2_O)        0.124    26.542 r  hdmi_ctrl/hdmi/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    26.542    hdmi_ctrl/p_2_in[4]
    SLICE_X142Y43        FDRE                                         r  hdmi_ctrl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.982    28.287    hdmi_ctrl/CLK
    SLICE_X142Y43        FDRE                                         r  hdmi_ctrl/pixel_reg[4]/C
                         clock pessimism              0.514    28.802    
                         clock uncertainty           -0.035    28.766    
    SLICE_X142Y43        FDRE (Setup_fdre_C_D)        0.077    28.843    hdmi_ctrl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                         28.843    
                         arrival time                         -26.542    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        17.888ns  (logic 7.942ns (44.398%)  route 9.946ns (55.602%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.287ns = ( 28.287 - 20.000 ) 
    Source Clock Delay      (SCD):    8.686ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.882     8.686    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     9.714 r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.779    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    10.204 f  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.127    13.331    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_2[0]
    SLICE_X145Y71        LUT6 (Prop_lut6_I3_O)        0.124    13.455 f  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.263    14.718    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X145Y45        LUT6 (Prop_lut6_I5_O)        0.124    14.842 r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=6, routed)           0.908    15.750    pixel[1]_i_10_n_0
    SLICE_X148Y44        LUT5 (Prop_lut5_I0_O)        0.124    15.874 r  pixel[5]_i_16/O
                         net (fo=1, routed)           0.000    15.874    pixel[5]_i_16_n_0
    SLICE_X148Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.407 r  pixel_reg[5]_i_6/CO[3]
                         net (fo=10, routed)          0.702    17.109    pixel_reg[5]_i_6_n_0
    SLICE_X147Y44        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.689 r  pixel_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.689    pixel_reg[5]_i_4_n_0
    SLICE_X147Y45        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.023 r  pixel_reg[1]_i_3/O[1]
                         net (fo=8, routed)           0.785    18.809    b80[12]
    SLICE_X147Y42        LUT2 (Prop_lut2_I0_O)        0.303    19.112 r  pixel[5]_i_5/O
                         net (fo=1, routed)           0.000    19.112    pixel[5]_i_5_n_0
    SLICE_X147Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.644 r  pixel_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.644    pixel_reg[5]_i_2_n_0
    SLICE_X147Y43        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.978 r  pixel_reg[7]_i_2/O[1]
                         net (fo=7, routed)           0.469    20.447    pixel_reg[7]_i_2_n_6
    SLICE_X144Y42        LUT2 (Prop_lut2_I1_O)        0.303    20.750 r  pixel[1]_i_68/O
                         net (fo=1, routed)           0.000    20.750    pixel[1]_i_68_n_0
    SLICE_X144Y42        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.126 r  pixel_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.126    pixel_reg[1]_i_53_n_0
    SLICE_X144Y43        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.449 r  pixel_reg[1]_i_30/O[1]
                         net (fo=2, routed)           0.466    21.915    pixel_reg[1]_i_30_n_6
    SLICE_X144Y45        LUT3 (Prop_lut3_I1_O)        0.306    22.221 r  pixel[1]_i_22/O
                         net (fo=2, routed)           0.450    22.671    pixel[1]_i_22_n_0
    SLICE_X145Y43        LUT4 (Prop_lut4_I3_O)        0.124    22.795 r  pixel[1]_i_26/O
                         net (fo=1, routed)           0.000    22.795    pixel[1]_i_26_n_0
    SLICE_X145Y43        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.196 r  pixel_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.196    pixel_reg[1]_i_6_n_0
    SLICE_X145Y44        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.418 r  pixel_reg[1]_i_2/O[0]
                         net (fo=3, routed)           0.578    23.996    pixel_reg[1]_i_2_n_7
    SLICE_X146Y43        LUT4 (Prop_lut4_I2_O)        0.299    24.295 r  pixel[1]_i_37/O
                         net (fo=1, routed)           0.000    24.295    pixel[1]_i_37_n_0
    SLICE_X146Y43        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.671 r  pixel_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.671    pixel_reg[1]_i_13_n_0
    SLICE_X146Y44        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.925 f  pixel_reg[1]_i_4/CO[0]
                         net (fo=4, routed)           0.478    25.403    hdmi_ctrl/pixel_reg[1]_3[0]
    SLICE_X143Y44        LUT6 (Prop_lut6_I3_O)        0.367    25.770 r  hdmi_ctrl/pixel[5]_i_3/O
                         net (fo=4, routed)           0.654    26.424    hdmi_ctrl/hdmi/pixel_reg[5]_0
    SLICE_X142Y44        LUT3 (Prop_lut3_I1_O)        0.150    26.574 r  hdmi_ctrl/hdmi/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    26.574    hdmi_ctrl/p_2_in[3]
    SLICE_X142Y44        FDRE                                         r  hdmi_ctrl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.982    28.287    hdmi_ctrl/CLK
    SLICE_X142Y44        FDRE                                         r  hdmi_ctrl/pixel_reg[3]/C
                         clock pessimism              0.514    28.802    
                         clock uncertainty           -0.035    28.766    
    SLICE_X142Y44        FDRE (Setup_fdre_C_D)        0.118    28.884    hdmi_ctrl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         28.884    
                         arrival time                         -26.574    
  -------------------------------------------------------------------
                         slack                                  2.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    0.873ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.644     2.719    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y62         FDRE                                         r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     2.860 r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.113     2.973    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X63Y62         FDRE                                         r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.847     2.040    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.204     2.244 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.401     2.645    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.674 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.918     3.591    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y62         FDRE                                         r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.873     2.719    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.070     2.789    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.877ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.752     2.826    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y35         FDRE                                         r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     2.967 r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116     3.083    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X37Y35         FDRE                                         r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.847     2.040    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.204     2.244 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.401     2.645    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.674 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.030     3.703    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y35         FDRE                                         r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.877     2.826    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.070     2.896    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    0.873ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.644     2.719    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y62         FDRE                                         r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     2.860 r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     2.976    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X63Y62         FDRE                                         r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.847     2.040    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.204     2.244 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.401     2.645    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.674 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.918     3.591    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y62         FDRE                                         r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.873     2.719    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.066     2.785    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.877ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.752     2.826    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y35         FDRE                                         r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     2.967 r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     3.083    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X37Y35         FDRE                                         r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.847     2.040    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.204     2.244 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.401     2.645    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.674 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.030     3.703    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y35         FDRE                                         r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.877     2.826    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.066     2.892    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.495%)  route 0.191ns (57.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.878ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.761     2.835    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X147Y46        FDRE                                         r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y46        FDRE (Prop_fdre_C_Q)         0.141     2.976 r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=6, routed)           0.191     3.167    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X147Y46        FDRE                                         r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.847     2.040    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.204     2.244 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.401     2.645    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.674 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.040     3.713    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X147Y46        FDRE                                         r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.878     2.835    
    SLICE_X147Y46        FDRE (Hold_fdre_C_D)         0.070     2.905    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 hdmi_ctrl/toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.877ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.734     2.808    hdmi_ctrl/CLK
    SLICE_X115Y48        FDRE                                         r  hdmi_ctrl/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y48        FDRE (Prop_fdre_C_Q)         0.141     2.949 f  hdmi_ctrl/toggle_reg/Q
                         net (fo=2, routed)           0.167     3.116    hdmi_ctrl/toggle
    SLICE_X115Y48        LUT2 (Prop_lut2_I0_O)        0.045     3.161 r  hdmi_ctrl/toggle_i_1/O
                         net (fo=1, routed)           0.000     3.161    hdmi_ctrl/toggle_i_1_n_0
    SLICE_X115Y48        FDRE                                         r  hdmi_ctrl/toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.847     2.040    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.204     2.244 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.401     2.645    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.674 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.012     3.685    hdmi_ctrl/CLK
    SLICE_X115Y48        FDRE                                         r  hdmi_ctrl/toggle_reg/C
                         clock pessimism             -0.877     2.808    
    SLICE_X115Y48        FDRE (Hold_fdre_C_D)         0.091     2.899    hdmi_ctrl/toggle_reg
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.302%)  route 0.198ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.634ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.875ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.685     2.760    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X146Y57        FDRE                                         r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y57        FDRE (Prop_fdre_C_Q)         0.164     2.924 r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.198     3.122    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X146Y57        FDRE                                         r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.847     2.040    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.204     2.244 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.401     2.645    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.674 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.961     3.634    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X146Y57        FDRE                                         r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.875     2.760    
    SLICE_X146Y57        FDRE (Hold_fdre_C_D)         0.059     2.819    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.074%)  route 0.291ns (63.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.840ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.721     2.795    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y35         FDRE                                         r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     2.959 r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=5, routed)           0.291     3.250    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X39Y35         FDRE                                         r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.847     2.040    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.204     2.244 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.401     2.645    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.674 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.028     3.701    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X39Y35         FDRE                                         r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.840     2.861    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.070     2.931    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.792%)  route 0.289ns (67.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.761     2.835    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X147Y46        FDRE                                         r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y46        FDRE (Prop_fdre_C_Q)         0.141     2.976 r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=30, routed)          0.289     3.265    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[6]
    SLICE_X147Y45        FDRE                                         r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.847     2.040    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.204     2.244 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.401     2.645    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.674 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.040     3.713    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X147Y45        FDRE                                         r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism             -0.862     2.851    
    SLICE_X147Y45        FDRE (Hold_fdre_C_D)         0.059     2.910    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.840%)  route 0.343ns (62.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.747ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.840ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.753     2.827    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X142Y31        FDRE                                         r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y31        FDRE (Prop_fdre_C_Q)         0.164     2.991 f  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=30, routed)          0.190     3.182    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X140Y32        LUT4 (Prop_lut4_I1_O)        0.045     3.227 r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_388/O
                         net (fo=1, routed)           0.153     3.380    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_246
    RAMB36_X7Y6          RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.847     2.040    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.204     2.244 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.401     2.645    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.674 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.073     3.747    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y6          RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.840     2.907    
    RAMB36_X7Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069     2.976    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  0.404    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         div2/clkb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { div2/clkout_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y12   buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y14   buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y15   buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y16   buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y17   buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y3    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y4    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y9    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y10   buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X7Y14   buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X143Y44  hdmi_ctrl/pixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X143Y44  hdmi_ctrl/pixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X142Y44  hdmi_ctrl/pixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X142Y44  hdmi_ctrl/pixel_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X142Y43  hdmi_ctrl/pixel_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X142Y43  hdmi_ctrl/pixel_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X142Y43  hdmi_ctrl/pixel_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X142Y43  hdmi_ctrl/pixel_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X146Y57  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X147Y57  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X143Y44  hdmi_ctrl/pixel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y62   hdmi_ctrl/pixel_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y62   hdmi_ctrl/pixel_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y62   hdmi_ctrl/pixel_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y62   hdmi_ctrl/pixel_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X143Y44  hdmi_ctrl/pixel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X142Y44  hdmi_ctrl/pixel_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X142Y44  hdmi_ctrl/pixel_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X142Y43  hdmi_ctrl/pixel_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X142Y43  hdmi_ctrl/pixel_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  div4/CLK
  To Clock:  div4/CLK

Setup :            0  Failing Endpoints,  Worst Slack       31.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.186ns  (required time - arrival time)
  Source:                 sccb/i_reg_rep[1]/C
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccb/i_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (div4/CLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 1.200ns (13.996%)  route 7.374ns (86.004%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.806ns = ( 47.806 - 40.000 ) 
    Source Clock Delay      (SCD):    8.419ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.751     8.419    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y113       FDPE (Prop_fdpe_C_Q)         0.456     8.875 f  sccb/i_reg_rep[1]/Q
                         net (fo=32, routed)          1.555    10.430    sccb/init_regs/Q[1]
    SLICE_X158Y114       LUT2 (Prop_lut2_I1_O)        0.124    10.554 f  sccb/init_regs/data_i[6]_i_6/O
                         net (fo=1, routed)           0.452    11.006    sccb/init_regs/data_i[6]_i_6_n_0
    SLICE_X158Y114       LUT6 (Prop_lut6_I2_O)        0.124    11.130 r  sccb/init_regs/data_i[6]_i_3/O
                         net (fo=13, routed)          1.263    12.393    sccb/init_regs/data_i[6]_i_3_n_0
    SLICE_X154Y113       LUT5 (Prop_lut5_I0_O)        0.124    12.517 r  sccb/init_regs/data_i[2]_i_2/O
                         net (fo=3, routed)           1.448    13.965    sccb/read/dout__0[2]
    SLICE_X156Y109       LUT6 (Prop_lut6_I2_O)        0.124    14.089 f  sccb/read/i_rep[7]_i_9/O
                         net (fo=1, routed)           0.650    14.739    sccb/read/i_rep[7]_i_9_n_0
    SLICE_X156Y109       LUT5 (Prop_lut5_I2_O)        0.124    14.863 f  sccb/read/i_rep[7]_i_4/O
                         net (fo=1, routed)           0.796    15.659    sccb/read/i_rep[7]_i_4_n_0
    SLICE_X156Y110       LUT6 (Prop_lut6_I2_O)        0.124    15.783 r  sccb/read/i_rep[7]_i_1/O
                         net (fo=16, routed)          1.210    16.993    sccb/read_n_14
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.631    47.806    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg[0]/C
                         clock pessimism              0.613    48.419    
                         clock uncertainty           -0.035    48.384    
    SLICE_X151Y113       FDPE (Setup_fdpe_C_CE)      -0.205    48.179    sccb/i_reg[0]
  -------------------------------------------------------------------
                         required time                         48.179    
                         arrival time                         -16.993    
  -------------------------------------------------------------------
                         slack                                 31.186    

Slack (MET) :             31.186ns  (required time - arrival time)
  Source:                 sccb/i_reg_rep[1]/C
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccb/i_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (div4/CLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 1.200ns (13.996%)  route 7.374ns (86.004%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.806ns = ( 47.806 - 40.000 ) 
    Source Clock Delay      (SCD):    8.419ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.751     8.419    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y113       FDPE (Prop_fdpe_C_Q)         0.456     8.875 f  sccb/i_reg_rep[1]/Q
                         net (fo=32, routed)          1.555    10.430    sccb/init_regs/Q[1]
    SLICE_X158Y114       LUT2 (Prop_lut2_I1_O)        0.124    10.554 f  sccb/init_regs/data_i[6]_i_6/O
                         net (fo=1, routed)           0.452    11.006    sccb/init_regs/data_i[6]_i_6_n_0
    SLICE_X158Y114       LUT6 (Prop_lut6_I2_O)        0.124    11.130 r  sccb/init_regs/data_i[6]_i_3/O
                         net (fo=13, routed)          1.263    12.393    sccb/init_regs/data_i[6]_i_3_n_0
    SLICE_X154Y113       LUT5 (Prop_lut5_I0_O)        0.124    12.517 r  sccb/init_regs/data_i[2]_i_2/O
                         net (fo=3, routed)           1.448    13.965    sccb/read/dout__0[2]
    SLICE_X156Y109       LUT6 (Prop_lut6_I2_O)        0.124    14.089 f  sccb/read/i_rep[7]_i_9/O
                         net (fo=1, routed)           0.650    14.739    sccb/read/i_rep[7]_i_9_n_0
    SLICE_X156Y109       LUT5 (Prop_lut5_I2_O)        0.124    14.863 f  sccb/read/i_rep[7]_i_4/O
                         net (fo=1, routed)           0.796    15.659    sccb/read/i_rep[7]_i_4_n_0
    SLICE_X156Y110       LUT6 (Prop_lut6_I2_O)        0.124    15.783 r  sccb/read/i_rep[7]_i_1/O
                         net (fo=16, routed)          1.210    16.993    sccb/read_n_14
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.631    47.806    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg[1]/C
                         clock pessimism              0.613    48.419    
                         clock uncertainty           -0.035    48.384    
    SLICE_X151Y113       FDPE (Setup_fdpe_C_CE)      -0.205    48.179    sccb/i_reg[1]
  -------------------------------------------------------------------
                         required time                         48.179    
                         arrival time                         -16.993    
  -------------------------------------------------------------------
                         slack                                 31.186    

Slack (MET) :             31.186ns  (required time - arrival time)
  Source:                 sccb/i_reg_rep[1]/C
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccb/i_reg_rep[0]/CE
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (div4/CLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 1.200ns (13.996%)  route 7.374ns (86.004%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.806ns = ( 47.806 - 40.000 ) 
    Source Clock Delay      (SCD):    8.419ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.751     8.419    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y113       FDPE (Prop_fdpe_C_Q)         0.456     8.875 f  sccb/i_reg_rep[1]/Q
                         net (fo=32, routed)          1.555    10.430    sccb/init_regs/Q[1]
    SLICE_X158Y114       LUT2 (Prop_lut2_I1_O)        0.124    10.554 f  sccb/init_regs/data_i[6]_i_6/O
                         net (fo=1, routed)           0.452    11.006    sccb/init_regs/data_i[6]_i_6_n_0
    SLICE_X158Y114       LUT6 (Prop_lut6_I2_O)        0.124    11.130 r  sccb/init_regs/data_i[6]_i_3/O
                         net (fo=13, routed)          1.263    12.393    sccb/init_regs/data_i[6]_i_3_n_0
    SLICE_X154Y113       LUT5 (Prop_lut5_I0_O)        0.124    12.517 r  sccb/init_regs/data_i[2]_i_2/O
                         net (fo=3, routed)           1.448    13.965    sccb/read/dout__0[2]
    SLICE_X156Y109       LUT6 (Prop_lut6_I2_O)        0.124    14.089 f  sccb/read/i_rep[7]_i_9/O
                         net (fo=1, routed)           0.650    14.739    sccb/read/i_rep[7]_i_9_n_0
    SLICE_X156Y109       LUT5 (Prop_lut5_I2_O)        0.124    14.863 f  sccb/read/i_rep[7]_i_4/O
                         net (fo=1, routed)           0.796    15.659    sccb/read/i_rep[7]_i_4_n_0
    SLICE_X156Y110       LUT6 (Prop_lut6_I2_O)        0.124    15.783 r  sccb/read/i_rep[7]_i_1/O
                         net (fo=16, routed)          1.210    16.993    sccb/read_n_14
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.631    47.806    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg_rep[0]/C
                         clock pessimism              0.613    48.419    
                         clock uncertainty           -0.035    48.384    
    SLICE_X151Y113       FDPE (Setup_fdpe_C_CE)      -0.205    48.179    sccb/i_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         48.179    
                         arrival time                         -16.993    
  -------------------------------------------------------------------
                         slack                                 31.186    

Slack (MET) :             31.186ns  (required time - arrival time)
  Source:                 sccb/i_reg_rep[1]/C
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccb/i_reg_rep[1]/CE
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (div4/CLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 1.200ns (13.996%)  route 7.374ns (86.004%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.806ns = ( 47.806 - 40.000 ) 
    Source Clock Delay      (SCD):    8.419ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.751     8.419    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y113       FDPE (Prop_fdpe_C_Q)         0.456     8.875 f  sccb/i_reg_rep[1]/Q
                         net (fo=32, routed)          1.555    10.430    sccb/init_regs/Q[1]
    SLICE_X158Y114       LUT2 (Prop_lut2_I1_O)        0.124    10.554 f  sccb/init_regs/data_i[6]_i_6/O
                         net (fo=1, routed)           0.452    11.006    sccb/init_regs/data_i[6]_i_6_n_0
    SLICE_X158Y114       LUT6 (Prop_lut6_I2_O)        0.124    11.130 r  sccb/init_regs/data_i[6]_i_3/O
                         net (fo=13, routed)          1.263    12.393    sccb/init_regs/data_i[6]_i_3_n_0
    SLICE_X154Y113       LUT5 (Prop_lut5_I0_O)        0.124    12.517 r  sccb/init_regs/data_i[2]_i_2/O
                         net (fo=3, routed)           1.448    13.965    sccb/read/dout__0[2]
    SLICE_X156Y109       LUT6 (Prop_lut6_I2_O)        0.124    14.089 f  sccb/read/i_rep[7]_i_9/O
                         net (fo=1, routed)           0.650    14.739    sccb/read/i_rep[7]_i_9_n_0
    SLICE_X156Y109       LUT5 (Prop_lut5_I2_O)        0.124    14.863 f  sccb/read/i_rep[7]_i_4/O
                         net (fo=1, routed)           0.796    15.659    sccb/read/i_rep[7]_i_4_n_0
    SLICE_X156Y110       LUT6 (Prop_lut6_I2_O)        0.124    15.783 r  sccb/read/i_rep[7]_i_1/O
                         net (fo=16, routed)          1.210    16.993    sccb/read_n_14
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.631    47.806    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg_rep[1]/C
                         clock pessimism              0.613    48.419    
                         clock uncertainty           -0.035    48.384    
    SLICE_X151Y113       FDPE (Setup_fdpe_C_CE)      -0.205    48.179    sccb/i_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         48.179    
                         arrival time                         -16.993    
  -------------------------------------------------------------------
                         slack                                 31.186    

Slack (MET) :             31.314ns  (required time - arrival time)
  Source:                 sccb/i_reg_rep[1]/C
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccb/i_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (div4/CLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 1.200ns (14.275%)  route 7.206ns (85.725%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.806ns = ( 47.806 - 40.000 ) 
    Source Clock Delay      (SCD):    8.419ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.751     8.419    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y113       FDPE (Prop_fdpe_C_Q)         0.456     8.875 f  sccb/i_reg_rep[1]/Q
                         net (fo=32, routed)          1.555    10.430    sccb/init_regs/Q[1]
    SLICE_X158Y114       LUT2 (Prop_lut2_I1_O)        0.124    10.554 f  sccb/init_regs/data_i[6]_i_6/O
                         net (fo=1, routed)           0.452    11.006    sccb/init_regs/data_i[6]_i_6_n_0
    SLICE_X158Y114       LUT6 (Prop_lut6_I2_O)        0.124    11.130 r  sccb/init_regs/data_i[6]_i_3/O
                         net (fo=13, routed)          1.263    12.393    sccb/init_regs/data_i[6]_i_3_n_0
    SLICE_X154Y113       LUT5 (Prop_lut5_I0_O)        0.124    12.517 r  sccb/init_regs/data_i[2]_i_2/O
                         net (fo=3, routed)           1.448    13.965    sccb/read/dout__0[2]
    SLICE_X156Y109       LUT6 (Prop_lut6_I2_O)        0.124    14.089 f  sccb/read/i_rep[7]_i_9/O
                         net (fo=1, routed)           0.650    14.739    sccb/read/i_rep[7]_i_9_n_0
    SLICE_X156Y109       LUT5 (Prop_lut5_I2_O)        0.124    14.863 f  sccb/read/i_rep[7]_i_4/O
                         net (fo=1, routed)           0.796    15.659    sccb/read/i_rep[7]_i_4_n_0
    SLICE_X156Y110       LUT6 (Prop_lut6_I2_O)        0.124    15.783 r  sccb/read/i_rep[7]_i_1/O
                         net (fo=16, routed)          1.042    16.825    sccb/read_n_14
    SLICE_X153Y113       FDPE                                         r  sccb/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.631    47.806    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X153Y113       FDPE                                         r  sccb/i_reg[2]/C
                         clock pessimism              0.573    48.379    
                         clock uncertainty           -0.035    48.344    
    SLICE_X153Y113       FDPE (Setup_fdpe_C_CE)      -0.205    48.139    sccb/i_reg[2]
  -------------------------------------------------------------------
                         required time                         48.139    
                         arrival time                         -16.825    
  -------------------------------------------------------------------
                         slack                                 31.314    

Slack (MET) :             31.314ns  (required time - arrival time)
  Source:                 sccb/i_reg_rep[1]/C
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccb/i_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (div4/CLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 1.200ns (14.275%)  route 7.206ns (85.725%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.806ns = ( 47.806 - 40.000 ) 
    Source Clock Delay      (SCD):    8.419ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.751     8.419    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y113       FDPE (Prop_fdpe_C_Q)         0.456     8.875 f  sccb/i_reg_rep[1]/Q
                         net (fo=32, routed)          1.555    10.430    sccb/init_regs/Q[1]
    SLICE_X158Y114       LUT2 (Prop_lut2_I1_O)        0.124    10.554 f  sccb/init_regs/data_i[6]_i_6/O
                         net (fo=1, routed)           0.452    11.006    sccb/init_regs/data_i[6]_i_6_n_0
    SLICE_X158Y114       LUT6 (Prop_lut6_I2_O)        0.124    11.130 r  sccb/init_regs/data_i[6]_i_3/O
                         net (fo=13, routed)          1.263    12.393    sccb/init_regs/data_i[6]_i_3_n_0
    SLICE_X154Y113       LUT5 (Prop_lut5_I0_O)        0.124    12.517 r  sccb/init_regs/data_i[2]_i_2/O
                         net (fo=3, routed)           1.448    13.965    sccb/read/dout__0[2]
    SLICE_X156Y109       LUT6 (Prop_lut6_I2_O)        0.124    14.089 f  sccb/read/i_rep[7]_i_9/O
                         net (fo=1, routed)           0.650    14.739    sccb/read/i_rep[7]_i_9_n_0
    SLICE_X156Y109       LUT5 (Prop_lut5_I2_O)        0.124    14.863 f  sccb/read/i_rep[7]_i_4/O
                         net (fo=1, routed)           0.796    15.659    sccb/read/i_rep[7]_i_4_n_0
    SLICE_X156Y110       LUT6 (Prop_lut6_I2_O)        0.124    15.783 r  sccb/read/i_rep[7]_i_1/O
                         net (fo=16, routed)          1.042    16.825    sccb/read_n_14
    SLICE_X153Y113       FDPE                                         r  sccb/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.631    47.806    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X153Y113       FDPE                                         r  sccb/i_reg[3]/C
                         clock pessimism              0.573    48.379    
                         clock uncertainty           -0.035    48.344    
    SLICE_X153Y113       FDPE (Setup_fdpe_C_CE)      -0.205    48.139    sccb/i_reg[3]
  -------------------------------------------------------------------
                         required time                         48.139    
                         arrival time                         -16.825    
  -------------------------------------------------------------------
                         slack                                 31.314    

Slack (MET) :             31.314ns  (required time - arrival time)
  Source:                 sccb/i_reg_rep[1]/C
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccb/i_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (div4/CLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 1.200ns (14.275%)  route 7.206ns (85.725%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.806ns = ( 47.806 - 40.000 ) 
    Source Clock Delay      (SCD):    8.419ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.751     8.419    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y113       FDPE (Prop_fdpe_C_Q)         0.456     8.875 f  sccb/i_reg_rep[1]/Q
                         net (fo=32, routed)          1.555    10.430    sccb/init_regs/Q[1]
    SLICE_X158Y114       LUT2 (Prop_lut2_I1_O)        0.124    10.554 f  sccb/init_regs/data_i[6]_i_6/O
                         net (fo=1, routed)           0.452    11.006    sccb/init_regs/data_i[6]_i_6_n_0
    SLICE_X158Y114       LUT6 (Prop_lut6_I2_O)        0.124    11.130 r  sccb/init_regs/data_i[6]_i_3/O
                         net (fo=13, routed)          1.263    12.393    sccb/init_regs/data_i[6]_i_3_n_0
    SLICE_X154Y113       LUT5 (Prop_lut5_I0_O)        0.124    12.517 r  sccb/init_regs/data_i[2]_i_2/O
                         net (fo=3, routed)           1.448    13.965    sccb/read/dout__0[2]
    SLICE_X156Y109       LUT6 (Prop_lut6_I2_O)        0.124    14.089 f  sccb/read/i_rep[7]_i_9/O
                         net (fo=1, routed)           0.650    14.739    sccb/read/i_rep[7]_i_9_n_0
    SLICE_X156Y109       LUT5 (Prop_lut5_I2_O)        0.124    14.863 f  sccb/read/i_rep[7]_i_4/O
                         net (fo=1, routed)           0.796    15.659    sccb/read/i_rep[7]_i_4_n_0
    SLICE_X156Y110       LUT6 (Prop_lut6_I2_O)        0.124    15.783 r  sccb/read/i_rep[7]_i_1/O
                         net (fo=16, routed)          1.042    16.825    sccb/read_n_14
    SLICE_X153Y113       FDPE                                         r  sccb/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.631    47.806    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X153Y113       FDPE                                         r  sccb/i_reg[4]/C
                         clock pessimism              0.573    48.379    
                         clock uncertainty           -0.035    48.344    
    SLICE_X153Y113       FDPE (Setup_fdpe_C_CE)      -0.205    48.139    sccb/i_reg[4]
  -------------------------------------------------------------------
                         required time                         48.139    
                         arrival time                         -16.825    
  -------------------------------------------------------------------
                         slack                                 31.314    

Slack (MET) :             31.314ns  (required time - arrival time)
  Source:                 sccb/i_reg_rep[1]/C
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccb/i_reg_rep[2]/CE
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (div4/CLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 1.200ns (14.275%)  route 7.206ns (85.725%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.806ns = ( 47.806 - 40.000 ) 
    Source Clock Delay      (SCD):    8.419ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.751     8.419    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y113       FDPE (Prop_fdpe_C_Q)         0.456     8.875 f  sccb/i_reg_rep[1]/Q
                         net (fo=32, routed)          1.555    10.430    sccb/init_regs/Q[1]
    SLICE_X158Y114       LUT2 (Prop_lut2_I1_O)        0.124    10.554 f  sccb/init_regs/data_i[6]_i_6/O
                         net (fo=1, routed)           0.452    11.006    sccb/init_regs/data_i[6]_i_6_n_0
    SLICE_X158Y114       LUT6 (Prop_lut6_I2_O)        0.124    11.130 r  sccb/init_regs/data_i[6]_i_3/O
                         net (fo=13, routed)          1.263    12.393    sccb/init_regs/data_i[6]_i_3_n_0
    SLICE_X154Y113       LUT5 (Prop_lut5_I0_O)        0.124    12.517 r  sccb/init_regs/data_i[2]_i_2/O
                         net (fo=3, routed)           1.448    13.965    sccb/read/dout__0[2]
    SLICE_X156Y109       LUT6 (Prop_lut6_I2_O)        0.124    14.089 f  sccb/read/i_rep[7]_i_9/O
                         net (fo=1, routed)           0.650    14.739    sccb/read/i_rep[7]_i_9_n_0
    SLICE_X156Y109       LUT5 (Prop_lut5_I2_O)        0.124    14.863 f  sccb/read/i_rep[7]_i_4/O
                         net (fo=1, routed)           0.796    15.659    sccb/read/i_rep[7]_i_4_n_0
    SLICE_X156Y110       LUT6 (Prop_lut6_I2_O)        0.124    15.783 r  sccb/read/i_rep[7]_i_1/O
                         net (fo=16, routed)          1.042    16.825    sccb/read_n_14
    SLICE_X153Y113       FDPE                                         r  sccb/i_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.631    47.806    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X153Y113       FDPE                                         r  sccb/i_reg_rep[2]/C
                         clock pessimism              0.573    48.379    
                         clock uncertainty           -0.035    48.344    
    SLICE_X153Y113       FDPE (Setup_fdpe_C_CE)      -0.205    48.139    sccb/i_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         48.139    
                         arrival time                         -16.825    
  -------------------------------------------------------------------
                         slack                                 31.314    

Slack (MET) :             31.341ns  (required time - arrival time)
  Source:                 sccb/i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccb/state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (div4/CLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 1.676ns (19.287%)  route 7.014ns (80.713%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.883ns = ( 47.883 - 40.000 ) 
    Source Clock Delay      (SCD):    8.419ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.751     8.419    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y113       FDPE (Prop_fdpe_C_Q)         0.456     8.875 r  sccb/i_reg[1]/Q
                         net (fo=7, routed)           1.119     9.995    sccb/write/state[0]_i_2[1]
    SLICE_X153Y113       LUT3 (Prop_lut3_I1_O)        0.124    10.119 f  sccb/write/i_rep[2]_i_1/O
                         net (fo=3, routed)           0.842    10.961    sccb/write/i_reg[2]_0[0]
    SLICE_X153Y113       LUT6 (Prop_lut6_I0_O)        0.124    11.085 f  sccb/write/i_rep[7]_i_10/O
                         net (fo=4, routed)           1.077    12.161    sccb/write/i_reg[2]
    SLICE_X153Y110       LUT5 (Prop_lut5_I0_O)        0.150    12.311 f  sccb/write/state[1]_i_4__0/O
                         net (fo=1, routed)           0.546    12.857    sccb/write/state[1]_i_4__0_n_0
    SLICE_X156Y109       LUT6 (Prop_lut6_I0_O)        0.326    13.183 f  sccb/write/state[1]_i_3/O
                         net (fo=2, routed)           0.731    13.914    sccb/read/state_reg[1]_0
    SLICE_X156Y105       LUT6 (Prop_lut6_I5_O)        0.124    14.038 r  sccb/read/i_rep[7]_i_3/O
                         net (fo=9, routed)           1.734    15.773    sccb/read/state_reg[0]_0
    SLICE_X158Y111       LUT4 (Prop_lut4_I3_O)        0.124    15.897 f  sccb/read/state[2]_i_4/O
                         net (fo=1, routed)           0.288    16.185    sccb/write/state_reg[2]_2
    SLICE_X157Y111       LUT6 (Prop_lut6_I5_O)        0.124    16.309 r  sccb/write/state[2]_i_2/O
                         net (fo=2, routed)           0.676    16.985    sccb/write/state[2]_i_2_n_0
    SLICE_X157Y111       LUT6 (Prop_lut6_I0_O)        0.124    17.109 r  sccb/write/state[1]_i_1__1/O
                         net (fo=1, routed)           0.000    17.109    sccb/next_state[1]
    SLICE_X157Y111       FDPE                                         r  sccb/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.708    47.883    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X157Y111       FDPE                                         r  sccb/state_reg[1]/C
                         clock pessimism              0.573    48.456    
                         clock uncertainty           -0.035    48.421    
    SLICE_X157Y111       FDPE (Setup_fdpe_C_D)        0.029    48.450    sccb/state_reg[1]
  -------------------------------------------------------------------
                         required time                         48.450    
                         arrival time                         -17.109    
  -------------------------------------------------------------------
                         slack                                 31.341    

Slack (MET) :             31.341ns  (required time - arrival time)
  Source:                 sccb/i_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccb/state_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (div4/CLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        8.692ns  (logic 1.676ns (19.283%)  route 7.016ns (80.717%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.883ns = ( 47.883 - 40.000 ) 
    Source Clock Delay      (SCD):    8.419ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.751     8.419    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y113       FDPE (Prop_fdpe_C_Q)         0.456     8.875 r  sccb/i_reg[1]/Q
                         net (fo=7, routed)           1.119     9.995    sccb/write/state[0]_i_2[1]
    SLICE_X153Y113       LUT3 (Prop_lut3_I1_O)        0.124    10.119 r  sccb/write/i_rep[2]_i_1/O
                         net (fo=3, routed)           0.842    10.961    sccb/write/i_reg[2]_0[0]
    SLICE_X153Y113       LUT6 (Prop_lut6_I0_O)        0.124    11.085 r  sccb/write/i_rep[7]_i_10/O
                         net (fo=4, routed)           1.077    12.161    sccb/write/i_reg[2]
    SLICE_X153Y110       LUT5 (Prop_lut5_I0_O)        0.150    12.311 r  sccb/write/state[1]_i_4__0/O
                         net (fo=1, routed)           0.546    12.857    sccb/write/state[1]_i_4__0_n_0
    SLICE_X156Y109       LUT6 (Prop_lut6_I0_O)        0.326    13.183 r  sccb/write/state[1]_i_3/O
                         net (fo=2, routed)           0.731    13.914    sccb/read/state_reg[1]_0
    SLICE_X156Y105       LUT6 (Prop_lut6_I5_O)        0.124    14.038 f  sccb/read/i_rep[7]_i_3/O
                         net (fo=9, routed)           1.734    15.773    sccb/read/state_reg[0]_0
    SLICE_X158Y111       LUT4 (Prop_lut4_I3_O)        0.124    15.897 r  sccb/read/state[2]_i_4/O
                         net (fo=1, routed)           0.288    16.185    sccb/write/state_reg[2]_2
    SLICE_X157Y111       LUT6 (Prop_lut6_I5_O)        0.124    16.309 f  sccb/write/state[2]_i_2/O
                         net (fo=2, routed)           0.678    16.987    sccb/write/state[2]_i_2_n_0
    SLICE_X157Y111       LUT6 (Prop_lut6_I0_O)        0.124    17.111 r  sccb/write/state[2]_i_1/O
                         net (fo=1, routed)           0.000    17.111    sccb/next_state[2]
    SLICE_X157Y111       FDPE                                         r  sccb/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.708    47.883    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X157Y111       FDPE                                         r  sccb/state_reg[2]/C
                         clock pessimism              0.573    48.456    
                         clock uncertainty           -0.035    48.421    
    SLICE_X157Y111       FDPE (Setup_fdpe_C_D)        0.031    48.452    sccb/state_reg[2]
  -------------------------------------------------------------------
                         required time                         48.452    
                         arrival time                         -17.111    
  -------------------------------------------------------------------
                         slack                                 31.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sccb/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccb/cnt_fin_reg/D
                            (rising edge-triggered cell FDCE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.254ns (51.839%)  route 0.236ns (48.161%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.621     2.588    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X150Y101       FDCE                                         r  sccb/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y101       FDCE (Prop_fdce_C_Q)         0.164     2.752 f  sccb/counter_reg[24]/Q
                         net (fo=2, routed)           0.093     2.846    sccb/counter_reg[24]
    SLICE_X151Y101       LUT5 (Prop_lut5_I0_O)        0.045     2.891 f  sccb/cnt_fin_i_2__1/O
                         net (fo=1, routed)           0.143     3.033    sccb/cnt_fin_i_2__1_n_0
    SLICE_X151Y99        LUT4 (Prop_lut4_I0_O)        0.045     3.078 r  sccb/cnt_fin_i_1/O
                         net (fo=1, routed)           0.000     3.078    sccb/cnt_fin
    SLICE_X151Y99        FDCE                                         r  sccb/cnt_fin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.963     3.525    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X151Y99        FDCE                                         r  sccb/cnt_fin_reg/C
                         clock pessimism             -0.599     2.925    
    SLICE_X151Y99        FDCE (Hold_fdce_C_D)         0.091     3.016    sccb/cnt_fin_reg
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sccb/read/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccb/read/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.252ns (43.426%)  route 0.328ns (56.574%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    2.615ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.648     2.615    sccb/read/OV7670_XCLK_OBUF_BUFG
    SLICE_X156Y100       FDRE                                         r  sccb/read/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y100       FDRE (Prop_fdre_C_Q)         0.141     2.756 r  sccb/read/state_reg[4]/Q
                         net (fo=87, routed)          0.328     3.085    sccb/read/state[4]
    SLICE_X158Y99        LUT6 (Prop_lut6_I4_O)        0.045     3.130 r  sccb/read/counter[20]_i_8__0/O
                         net (fo=1, routed)           0.000     3.130    sccb/read/counter[20]_i_8__0_n_0
    SLICE_X158Y99        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     3.196 r  sccb/read/counter_reg[20]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     3.196    sccb/read/counter_reg[20]_i_1__5_n_6
    SLICE_X158Y99        FDRE                                         r  sccb/read/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.991     3.553    sccb/read/OV7670_XCLK_OBUF_BUFG
    SLICE_X158Y99        FDRE                                         r  sccb/read/counter_reg[21]/C
                         clock pessimism             -0.599     2.953    
    SLICE_X158Y99        FDRE (Hold_fdre_C_D)         0.134     3.087    sccb/read/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart/master_axi/axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.614ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.647     2.614    uart/master_axi/OV7670_XCLK_OBUF_BUFG
    SLICE_X157Y106       FDRE                                         r  uart/master_axi/axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y106       FDRE (Prop_fdre_C_Q)         0.141     2.755 r  uart/master_axi/axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.101     2.856    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X158Y106       SRL16E                                       r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.920     3.482    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X158Y106       SRL16E                                       r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.851     2.630    
    SLICE_X158Y106       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.739    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sccb/read/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccb/read/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.256ns (43.442%)  route 0.333ns (56.558%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    2.615ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.648     2.615    sccb/read/OV7670_XCLK_OBUF_BUFG
    SLICE_X156Y100       FDRE                                         r  sccb/read/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y100       FDRE (Prop_fdre_C_Q)         0.141     2.756 r  sccb/read/state_reg[4]/Q
                         net (fo=87, routed)          0.333     3.090    sccb/read/state[4]
    SLICE_X158Y99        LUT6 (Prop_lut6_I4_O)        0.045     3.135 r  sccb/read/counter[20]_i_9__0/O
                         net (fo=1, routed)           0.000     3.135    sccb/read/counter[20]_i_9__0_n_0
    SLICE_X158Y99        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.205 r  sccb/read/counter_reg[20]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     3.205    sccb/read/counter_reg[20]_i_1__5_n_7
    SLICE_X158Y99        FDRE                                         r  sccb/read/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.991     3.553    sccb/read/OV7670_XCLK_OBUF_BUFG
    SLICE_X158Y99        FDRE                                         r  sccb/read/counter_reg[20]/C
                         clock pessimism             -0.599     2.953    
    SLICE_X158Y99        FDRE (Hold_fdre_C_D)         0.134     3.087    sccb/read/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.614ns
    Clock Pessimism Removal (CPR):    0.867ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.647     2.614    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X161Y108       FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y108       FDRE (Prop_fdre_C_Q)         0.141     2.755 r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/Q
                         net (fo=2, routed)           0.068     2.823    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/div16
    SLICE_X161Y108       FDSE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.920     3.482    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X161Y108       FDSE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                         clock pessimism             -0.867     2.614    
    SLICE_X161Y108       FDSE (Hold_fdse_C_D)         0.075     2.689    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.621     2.588    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X155Y104       FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y104       FDRE (Prop_fdre_C_Q)         0.141     2.729 r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.139     2.868    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X154Y105       SRL16E                                       r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.893     3.455    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X154Y105       SRL16E                                       r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.850     2.604    
    SLICE_X154Y105       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.721    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.621     2.588    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X153Y105       FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y105       FDRE (Prop_fdre_C_Q)         0.141     2.729 r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[2]/Q
                         net (fo=2, routed)           0.098     2.828    uart/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/status_reg[0]
    SLICE_X152Y105       LUT5 (Prop_lut5_I0_O)        0.045     2.873 r  uart/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[5]_i_1/O
                         net (fo=1, routed)           0.000     2.873    uart/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[2]
    SLICE_X152Y105       FDRE                                         r  uart/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.893     3.455    uart/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X152Y105       FDRE                                         r  uart/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.853     2.601    
    SLICE_X152Y105       FDRE (Hold_fdre_C_D)         0.120     2.721    uart/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sccb/read/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccb/read/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.251ns (40.148%)  route 0.374ns (59.852%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    2.615ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.648     2.615    sccb/read/OV7670_XCLK_OBUF_BUFG
    SLICE_X156Y100       FDRE                                         r  sccb/read/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y100       FDRE (Prop_fdre_C_Q)         0.141     2.756 r  sccb/read/state_reg[4]/Q
                         net (fo=87, routed)          0.374     3.131    sccb/read/state[4]
    SLICE_X158Y97        LUT6 (Prop_lut6_I4_O)        0.045     3.176 r  sccb/read/counter[12]_i_7__0/O
                         net (fo=1, routed)           0.000     3.176    sccb/read/counter[12]_i_7__0_n_0
    SLICE_X158Y97        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     3.241 r  sccb/read/counter_reg[12]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     3.241    sccb/read/counter_reg[12]_i_1__5_n_5
    SLICE_X158Y97        FDRE                                         r  sccb/read/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.991     3.553    sccb/read/OV7670_XCLK_OBUF_BUFG
    SLICE_X158Y97        FDRE                                         r  sccb/read/counter_reg[14]/C
                         clock pessimism             -0.599     2.953    
    SLICE_X158Y97        FDRE (Hold_fdre_C_D)         0.134     3.087    sccb/read/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.617     2.584    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X140Y107       FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y107       FDRE (Prop_fdre_C_Q)         0.164     2.748 r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     2.804    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X140Y107       FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.889     3.451    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X140Y107       FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.866     2.584    
    SLICE_X140Y107       FDRE (Hold_fdre_C_D)         0.060     2.644    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart/axi_write_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart/master_axi/axi_wdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.646     2.613    uart/OV7670_XCLK_OBUF_BUFG
    SLICE_X159Y107       FDRE                                         r  uart/axi_write_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y107       FDRE (Prop_fdre_C_Q)         0.141     2.754 r  uart/axi_write_data_reg[5]/Q
                         net (fo=1, routed)           0.110     2.864    uart/master_axi/axi_write_data[5]
    SLICE_X159Y106       FDRE                                         r  uart/master_axi/axi_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.920     3.482    uart/master_axi/OV7670_XCLK_OBUF_BUFG
    SLICE_X159Y106       FDRE                                         r  uart/master_axi/axi_wdata_reg[5]/C
                         clock pessimism             -0.851     2.630    
    SLICE_X159Y106       FDRE (Hold_fdre_C_D)         0.072     2.702    uart/master_axi/axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         div4/CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { div4/clkout_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   OV7670_XCLK_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         40.000      39.000     SLICE_X151Y99   sccb/cnt_fin_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X157Y109  sccb/com_done_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         40.000      39.000     SLICE_X150Y95   sccb/counter_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         40.000      39.000     SLICE_X150Y97   sccb/counter_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         40.000      39.000     SLICE_X150Y97   sccb/counter_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         40.000      39.000     SLICE_X150Y98   sccb/counter_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         40.000      39.000     SLICE_X150Y98   sccb/counter_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         40.000      39.000     SLICE_X150Y98   sccb/counter_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         40.000      39.000     SLICE_X150Y98   sccb/counter_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y105  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y105  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y105  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y105  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y105  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y105  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y105  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y105  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X162Y108  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y101  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y105  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y105  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y105  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y105  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y105  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y105  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y105  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y105  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X154Y101  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X162Y108  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  OV7670_PCLK
  To Clock:  OV7670_PCLK

Setup :            0  Failing Endpoints,  Worst Slack       26.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.153ns  (required time - arrival time)
  Source:                 OV7670_HREF
                            (input port clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 1.624ns (24.188%)  route 5.090ns (75.812%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            13.000ns
  Clock Path Skew:        6.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.108ns = ( 46.108 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 13.000    13.000    
    AA8                                               0.000    13.000 r  OV7670_HREF (IN)
                         net (fo=0)                   0.000    13.000    OV7670_HREF
    AA8                  IBUF (Prop_ibuf_I_O)         1.500    14.500 r  OV7670_HREF_IBUF_inst/O
                         net (fo=14, routed)          4.193    18.693    u_cmos_capture_data/OV7670_HREF_IBUF
    SLICE_X105Y91        LUT2 (Prop_lut2_I0_O)        0.124    18.817 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          0.897    19.714    u_cmos_capture_data/cmos_data_t
    SLICE_X101Y93        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.719    46.108    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X101Y93        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[1]/C
                         clock pessimism              0.000    46.108    
                         clock uncertainty           -0.035    46.072    
    SLICE_X101Y93        FDCE (Setup_fdce_C_CE)      -0.205    45.867    u_cmos_capture_data/cmos_data_t_reg[1]
  -------------------------------------------------------------------
                         required time                         45.867    
                         arrival time                         -19.714    
  -------------------------------------------------------------------
                         slack                                 26.153    

Slack (MET) :             26.163ns  (required time - arrival time)
  Source:                 OV7670_HREF
                            (input port clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.624ns (24.216%)  route 5.083ns (75.784%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            13.000ns
  Clock Path Skew:        6.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.110ns = ( 46.110 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 13.000    13.000    
    AA8                                               0.000    13.000 r  OV7670_HREF (IN)
                         net (fo=0)                   0.000    13.000    OV7670_HREF
    AA8                  IBUF (Prop_ibuf_I_O)         1.500    14.500 r  OV7670_HREF_IBUF_inst/O
                         net (fo=14, routed)          4.193    18.693    u_cmos_capture_data/OV7670_HREF_IBUF
    SLICE_X105Y91        LUT2 (Prop_lut2_I0_O)        0.124    18.817 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          0.890    19.707    u_cmos_capture_data/cmos_data_t
    SLICE_X103Y94        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.721    46.110    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X103Y94        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[2]/C
                         clock pessimism              0.000    46.110    
                         clock uncertainty           -0.035    46.074    
    SLICE_X103Y94        FDCE (Setup_fdce_C_CE)      -0.205    45.869    u_cmos_capture_data/cmos_data_t_reg[2]
  -------------------------------------------------------------------
                         required time                         45.869    
                         arrival time                         -19.707    
  -------------------------------------------------------------------
                         slack                                 26.163    

Slack (MET) :             26.305ns  (required time - arrival time)
  Source:                 OV7670_HREF
                            (input port clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 1.624ns (24.576%)  route 4.984ns (75.424%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            13.000ns
  Clock Path Skew:        6.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 46.118 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 13.000    13.000    
    AA8                                               0.000    13.000 r  OV7670_HREF (IN)
                         net (fo=0)                   0.000    13.000    OV7670_HREF
    AA8                  IBUF (Prop_ibuf_I_O)         1.500    14.500 r  OV7670_HREF_IBUF_inst/O
                         net (fo=14, routed)          4.193    18.693    u_cmos_capture_data/OV7670_HREF_IBUF
    SLICE_X105Y91        LUT2 (Prop_lut2_I0_O)        0.124    18.817 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          0.791    19.608    u_cmos_capture_data/cmos_data_t
    SLICE_X108Y94        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.729    46.118    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X108Y94        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[10]/C
                         clock pessimism              0.000    46.118    
                         clock uncertainty           -0.035    46.082    
    SLICE_X108Y94        FDCE (Setup_fdce_C_CE)      -0.169    45.913    u_cmos_capture_data/cmos_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                         45.913    
                         arrival time                         -19.608    
  -------------------------------------------------------------------
                         slack                                 26.305    

Slack (MET) :             26.305ns  (required time - arrival time)
  Source:                 OV7670_HREF
                            (input port clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 1.624ns (24.576%)  route 4.984ns (75.424%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            13.000ns
  Clock Path Skew:        6.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 46.118 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 13.000    13.000    
    AA8                                               0.000    13.000 r  OV7670_HREF (IN)
                         net (fo=0)                   0.000    13.000    OV7670_HREF
    AA8                  IBUF (Prop_ibuf_I_O)         1.500    14.500 r  OV7670_HREF_IBUF_inst/O
                         net (fo=14, routed)          4.193    18.693    u_cmos_capture_data/OV7670_HREF_IBUF
    SLICE_X105Y91        LUT2 (Prop_lut2_I0_O)        0.124    18.817 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          0.791    19.608    u_cmos_capture_data/cmos_data_t
    SLICE_X108Y94        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.729    46.118    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X108Y94        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[12]/C
                         clock pessimism              0.000    46.118    
                         clock uncertainty           -0.035    46.082    
    SLICE_X108Y94        FDCE (Setup_fdce_C_CE)      -0.169    45.913    u_cmos_capture_data/cmos_data_t_reg[12]
  -------------------------------------------------------------------
                         required time                         45.913    
                         arrival time                         -19.608    
  -------------------------------------------------------------------
                         slack                                 26.305    

Slack (MET) :             26.305ns  (required time - arrival time)
  Source:                 OV7670_HREF
                            (input port clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 1.624ns (24.576%)  route 4.984ns (75.424%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            13.000ns
  Clock Path Skew:        6.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 46.118 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 13.000    13.000    
    AA8                                               0.000    13.000 r  OV7670_HREF (IN)
                         net (fo=0)                   0.000    13.000    OV7670_HREF
    AA8                  IBUF (Prop_ibuf_I_O)         1.500    14.500 r  OV7670_HREF_IBUF_inst/O
                         net (fo=14, routed)          4.193    18.693    u_cmos_capture_data/OV7670_HREF_IBUF
    SLICE_X105Y91        LUT2 (Prop_lut2_I0_O)        0.124    18.817 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          0.791    19.608    u_cmos_capture_data/cmos_data_t
    SLICE_X108Y94        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.729    46.118    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X108Y94        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[14]/C
                         clock pessimism              0.000    46.118    
                         clock uncertainty           -0.035    46.082    
    SLICE_X108Y94        FDCE (Setup_fdce_C_CE)      -0.169    45.913    u_cmos_capture_data/cmos_data_t_reg[14]
  -------------------------------------------------------------------
                         required time                         45.913    
                         arrival time                         -19.608    
  -------------------------------------------------------------------
                         slack                                 26.305    

Slack (MET) :             26.305ns  (required time - arrival time)
  Source:                 OV7670_HREF
                            (input port clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 1.624ns (24.576%)  route 4.984ns (75.424%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            13.000ns
  Clock Path Skew:        6.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 46.118 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 13.000    13.000    
    AA8                                               0.000    13.000 r  OV7670_HREF (IN)
                         net (fo=0)                   0.000    13.000    OV7670_HREF
    AA8                  IBUF (Prop_ibuf_I_O)         1.500    14.500 r  OV7670_HREF_IBUF_inst/O
                         net (fo=14, routed)          4.193    18.693    u_cmos_capture_data/OV7670_HREF_IBUF
    SLICE_X105Y91        LUT2 (Prop_lut2_I0_O)        0.124    18.817 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          0.791    19.608    u_cmos_capture_data/cmos_data_t
    SLICE_X108Y94        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.729    46.118    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X108Y94        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[9]/C
                         clock pessimism              0.000    46.118    
                         clock uncertainty           -0.035    46.082    
    SLICE_X108Y94        FDCE (Setup_fdce_C_CE)      -0.169    45.913    u_cmos_capture_data/cmos_data_t_reg[9]
  -------------------------------------------------------------------
                         required time                         45.913    
                         arrival time                         -19.608    
  -------------------------------------------------------------------
                         slack                                 26.305    

Slack (MET) :             26.391ns  (required time - arrival time)
  Source:                 OV7670_HREF
                            (input port clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 1.624ns (24.903%)  route 4.897ns (75.097%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            13.000ns
  Clock Path Skew:        6.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 46.117 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 13.000    13.000    
    AA8                                               0.000    13.000 r  OV7670_HREF (IN)
                         net (fo=0)                   0.000    13.000    OV7670_HREF
    AA8                  IBUF (Prop_ibuf_I_O)         1.500    14.500 r  OV7670_HREF_IBUF_inst/O
                         net (fo=14, routed)          4.193    18.693    u_cmos_capture_data/OV7670_HREF_IBUF
    SLICE_X105Y91        LUT2 (Prop_lut2_I0_O)        0.124    18.817 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          0.704    19.522    u_cmos_capture_data/cmos_data_t
    SLICE_X104Y93        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.728    46.117    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X104Y93        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[11]/C
                         clock pessimism              0.000    46.117    
                         clock uncertainty           -0.035    46.081    
    SLICE_X104Y93        FDCE (Setup_fdce_C_CE)      -0.169    45.912    u_cmos_capture_data/cmos_data_t_reg[11]
  -------------------------------------------------------------------
                         required time                         45.912    
                         arrival time                         -19.522    
  -------------------------------------------------------------------
                         slack                                 26.391    

Slack (MET) :             26.391ns  (required time - arrival time)
  Source:                 OV7670_HREF
                            (input port clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 1.624ns (24.903%)  route 4.897ns (75.097%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            13.000ns
  Clock Path Skew:        6.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 46.117 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 13.000    13.000    
    AA8                                               0.000    13.000 r  OV7670_HREF (IN)
                         net (fo=0)                   0.000    13.000    OV7670_HREF
    AA8                  IBUF (Prop_ibuf_I_O)         1.500    14.500 r  OV7670_HREF_IBUF_inst/O
                         net (fo=14, routed)          4.193    18.693    u_cmos_capture_data/OV7670_HREF_IBUF
    SLICE_X105Y91        LUT2 (Prop_lut2_I0_O)        0.124    18.817 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          0.704    19.522    u_cmos_capture_data/cmos_data_t
    SLICE_X104Y93        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.728    46.117    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X104Y93        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[3]/C
                         clock pessimism              0.000    46.117    
                         clock uncertainty           -0.035    46.081    
    SLICE_X104Y93        FDCE (Setup_fdce_C_CE)      -0.169    45.912    u_cmos_capture_data/cmos_data_t_reg[3]
  -------------------------------------------------------------------
                         required time                         45.912    
                         arrival time                         -19.522    
  -------------------------------------------------------------------
                         slack                                 26.391    

Slack (MET) :             26.391ns  (required time - arrival time)
  Source:                 OV7670_HREF
                            (input port clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 1.624ns (24.903%)  route 4.897ns (75.097%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            13.000ns
  Clock Path Skew:        6.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 46.117 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 13.000    13.000    
    AA8                                               0.000    13.000 r  OV7670_HREF (IN)
                         net (fo=0)                   0.000    13.000    OV7670_HREF
    AA8                  IBUF (Prop_ibuf_I_O)         1.500    14.500 r  OV7670_HREF_IBUF_inst/O
                         net (fo=14, routed)          4.193    18.693    u_cmos_capture_data/OV7670_HREF_IBUF
    SLICE_X105Y91        LUT2 (Prop_lut2_I0_O)        0.124    18.817 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          0.704    19.522    u_cmos_capture_data/cmos_data_t
    SLICE_X104Y93        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.728    46.117    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X104Y93        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[4]/C
                         clock pessimism              0.000    46.117    
                         clock uncertainty           -0.035    46.081    
    SLICE_X104Y93        FDCE (Setup_fdce_C_CE)      -0.169    45.912    u_cmos_capture_data/cmos_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                         45.912    
                         arrival time                         -19.522    
  -------------------------------------------------------------------
                         slack                                 26.391    

Slack (MET) :             26.409ns  (required time - arrival time)
  Source:                 OV7670_HREF
                            (input port clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.512ns (17.834%)  route 2.358ns (82.166%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            13.000ns
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 42.353 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 13.000    13.000    
    AA8                                               0.000    13.000 r  OV7670_HREF (IN)
                         net (fo=0)                   0.000    13.000    OV7670_HREF
    AA8                  IBUF (Prop_ibuf_I_O)         0.456    13.456 r  OV7670_HREF_IBUF_inst/O
                         net (fo=14, routed)          2.049    15.505    u_cmos_capture_data/OV7670_HREF_IBUF
    SLICE_X105Y91        LUT2 (Prop_lut2_I0_O)        0.056    15.561 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          0.309    15.870    u_cmos_capture_data/cmos_data_t
    SLICE_X102Y92        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.243    40.243 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.433    41.676    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    41.702 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.651    42.353    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X102Y92        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[0]/C
                         clock pessimism              0.000    42.353    
                         clock uncertainty           -0.035    42.318    
    SLICE_X102Y92        FDCE (Setup_fdce_C_CE)      -0.039    42.279    u_cmos_capture_data/cmos_data_t_reg[0]
  -------------------------------------------------------------------
                         required time                         42.279    
                         arrival time                         -15.870    
  -------------------------------------------------------------------
                         slack                                 26.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.251ns (49.183%)  route 0.259ns (50.817%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.433     1.676    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.702 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.685     2.387    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X143Y54        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y54        FDCE (Prop_fdce_C_Q)         0.141     2.528 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[13]/Q
                         net (fo=2, routed)           0.259     2.788    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3[13]
    SLICE_X141Y49        LUT4 (Prop_lut4_I1_O)        0.045     2.833 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1[15]_i_8/O
                         net (fo=1, routed)           0.000     2.833    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1[15]_i_8_n_0
    SLICE_X141Y49        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.898 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.898    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_10[13]
    SLICE_X141Y49        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.041     3.146    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X141Y49        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[13]/C
                         clock pessimism             -0.411     2.734    
    SLICE_X141Y49        FDCE (Hold_fdce_C_D)         0.105     2.839    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.251ns (49.144%)  route 0.260ns (50.856%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.433     1.676    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.702 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.685     2.387    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X143Y53        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y53        FDCE (Prop_fdce_C_Q)         0.141     2.528 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[9]/Q
                         net (fo=2, routed)           0.260     2.788    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3[9]
    SLICE_X141Y48        LUT4 (Prop_lut4_I1_O)        0.045     2.833 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1[11]_i_8/O
                         net (fo=1, routed)           0.000     2.833    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1[11]_i_8_n_0
    SLICE_X141Y48        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.898 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.898    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_10[9]
    SLICE_X141Y48        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.041     3.146    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X141Y48        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[9]/C
                         clock pessimism             -0.411     2.734    
    SLICE_X141Y48        FDCE (Hold_fdce_C_D)         0.105     2.839    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.252ns (48.995%)  route 0.262ns (51.005%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.433     1.676    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.702 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.685     2.387    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X143Y54        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y54        FDCE (Prop_fdce_C_Q)         0.141     2.528 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[14]/Q
                         net (fo=2, routed)           0.262     2.791    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3[14]
    SLICE_X141Y49        LUT4 (Prop_lut4_I1_O)        0.045     2.836 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1[15]_i_7/O
                         net (fo=1, routed)           0.000     2.836    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1[15]_i_7_n_0
    SLICE_X141Y49        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.902 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.902    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_10[14]
    SLICE_X141Y49        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.041     3.146    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X141Y49        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[14]/C
                         clock pessimism             -0.411     2.734    
    SLICE_X141Y49        FDCE (Hold_fdce_C_D)         0.105     2.839    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.252ns (48.956%)  route 0.263ns (51.044%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.433     1.676    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.702 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.685     2.387    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X143Y53        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y53        FDCE (Prop_fdce_C_Q)         0.141     2.528 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[10]/Q
                         net (fo=2, routed)           0.263     2.791    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3[10]
    SLICE_X141Y48        LUT4 (Prop_lut4_I1_O)        0.045     2.836 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1[11]_i_7/O
                         net (fo=1, routed)           0.000     2.836    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1[11]_i_7_n_0
    SLICE_X141Y48        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.902 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.902    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_10[10]
    SLICE_X141Y48        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.041     3.146    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X141Y48        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[10]/C
                         clock pessimism             -0.411     2.734    
    SLICE_X141Y48        FDCE (Hold_fdce_C_D)         0.105     2.839    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.252ns (48.956%)  route 0.263ns (51.044%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.433     1.676    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.702 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.686     2.388    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X143Y52        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y52        FDCE (Prop_fdce_C_Q)         0.141     2.529 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[6]/Q
                         net (fo=2, routed)           0.263     2.792    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3[6]
    SLICE_X141Y47        LUT4 (Prop_lut4_I1_O)        0.045     2.837 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1[7]_i_7/O
                         net (fo=1, routed)           0.000     2.837    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1[7]_i_7_n_0
    SLICE_X141Y47        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.903 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.903    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_10[6]
    SLICE_X141Y47        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.041     3.146    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X141Y47        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[6]/C
                         clock pessimism             -0.411     2.734    
    SLICE_X141Y47        FDCE (Hold_fdce_C_D)         0.105     2.839    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.252ns (48.956%)  route 0.263ns (51.044%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.433     1.676    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.702 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.686     2.388    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X143Y51        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y51        FDCE (Prop_fdce_C_Q)         0.141     2.529 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3_reg[2]/Q
                         net (fo=2, routed)           0.263     2.792    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line3[2]
    SLICE_X141Y46        LUT4 (Prop_lut4_I1_O)        0.045     2.837 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1[3]_i_6/O
                         net (fo=1, routed)           0.000     2.837    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1[3]_i_6_n_0
    SLICE_X141Y46        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.903 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.903    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_10[2]
    SLICE_X141Y46        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.040     3.145    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X141Y46        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[2]/C
                         clock pessimism             -0.411     2.733    
    SLICE_X141Y46        FDCE (Hold_fdce_C_D)         0.105     2.838    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Mini_LeNet_inst0/conv2/conv2_single_inst0/window_mul_result_1_reg[0][2][4]/C
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.256ns (46.890%)  route 0.290ns (53.110%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.433     1.676    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.702 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.660     2.362    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X118Y50        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_mul_result_1_reg[0][2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y50        FDCE (Prop_fdce_C_Q)         0.141     2.503 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_mul_result_1_reg[0][2][4]/Q
                         net (fo=2, routed)           0.290     2.793    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_mul_result_1_reg[0][2]__1[4]
    SLICE_X128Y45        LUT4 (Prop_lut4_I1_O)        0.045     2.838 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1[7]_i_9/O
                         net (fo=1, routed)           0.000     2.838    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1[7]_i_9_n_0
    SLICE_X128Y45        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.908 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.908    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[7]_i_1_n_7
    SLICE_X128Y45        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.014     3.119    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X128Y45        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[4]/C
                         clock pessimism             -0.411     2.707    
    SLICE_X128Y45        FDCE (Hold_fdce_C_D)         0.134     2.841    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.841    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Mini_LeNet_inst0/conv2/conv2_single_inst0/window_mul_result_1_reg[0][1][8]/C
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.256ns (46.551%)  route 0.294ns (53.449%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.433     1.676    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.702 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.661     2.363    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X126Y52        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_mul_result_1_reg[0][1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y52        FDCE (Prop_fdce_C_Q)         0.141     2.504 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_mul_result_1_reg[0][1][8]/Q
                         net (fo=2, routed)           0.294     2.798    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_mul_result_1_reg[0][1]__1[8]
    SLICE_X128Y46        LUT4 (Prop_lut4_I0_O)        0.045     2.843 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1[11]_i_9/O
                         net (fo=1, routed)           0.000     2.843    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1[11]_i_9_n_0
    SLICE_X128Y46        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.913 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.913    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[11]_i_1_n_7
    SLICE_X128Y46        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.014     3.119    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X128Y46        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[8]/C
                         clock pessimism             -0.411     2.707    
    SLICE_X128Y46        FDCE (Hold_fdce_C_D)         0.134     2.841    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.841    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Mini_LeNet_inst0/conv2/conv2_single_inst0/window_mul_result_1_reg[0][2][15]/C
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.273ns (49.092%)  route 0.283ns (50.908%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.433     1.676    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.702 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.660     2.362    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X128Y53        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_mul_result_1_reg[0][2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y53        FDCE (Prop_fdce_C_Q)         0.164     2.526 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_mul_result_1_reg[0][2][15]/Q
                         net (fo=2, routed)           0.283     2.810    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_mul_result_1_reg[0][2]__1[15]
    SLICE_X128Y47        LUT4 (Prop_lut4_I1_O)        0.045     2.855 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1[15]_i_6/O
                         net (fo=1, routed)           0.000     2.855    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1[15]_i_6_n_0
    SLICE_X128Y47        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.919 r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.919    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[15]_i_1_n_4
    SLICE_X128Y47        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.015     3.120    Mini_LeNet_inst0/conv2/conv2_single_inst0/OV7670_PCLK_IBUF_BUFG
    SLICE_X128Y47        FDCE                                         r  Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[15]/C
                         clock pessimism             -0.411     2.708    
    SLICE_X128Y47        FDCE (Hold_fdce_C_D)         0.134     2.842    Mini_LeNet_inst0/conv2/conv2_single_inst0/window_sum_1_line1_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.842    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 process/frame_read/ov7670_read/data_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.890%)  route 0.281ns (63.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.433     1.676    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.702 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.649     2.351    process/frame_read/ov7670_read/OV7670_PCLK_IBUF_BUFG
    SLICE_X100Y96        FDRE                                         r  process/frame_read/ov7670_read/data_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y96        FDRE (Prop_fdre_C_Q)         0.164     2.515 r  process/frame_read/ov7670_read/data_delay_reg[2]/Q
                         net (fo=1, routed)           0.281     2.796    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB36_X5Y19         RAMB36E1                                     r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.957     3.062    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y19         RAMB36E1                                     r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.640     2.422    
    RAMB36_X5Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.718    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OV7670_PCLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { OV7670_PCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X7Y33   Mini_LeNet_inst0/reshape/fifo_reshape_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X7Y33   Mini_LeNet_inst0/reshape/fifo_reshape_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X7Y38   Mini_LeNet_inst0/reshape/fifo_reshape_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X7Y38   Mini_LeNet_inst0/reshape/fifo_reshape_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X7Y32   Mini_LeNet_inst0/conv2/fifo_conv2_result_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X7Y32   Mini_LeNet_inst0/conv2/fifo_conv2_result_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X8Y12   Mini_LeNet_inst0/conv2/fifo_conv2_result_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X8Y12   Mini_LeNet_inst0/conv2/fifo_conv2_result_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X7Y22   Mini_LeNet_inst0/conv2/fifo_conv2_result_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X7Y22   Mini_LeNet_inst0/conv2/fifo_conv2_result_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y67  Mini_LeNet_inst0/conv1/data_out_valid_temp_reg[1]_srl2_Mini_LeNet_inst0_conv1_data_out_valid_temp_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X128Y99  Mini_LeNet_inst0/linear/data_cnt_equals783_delay2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y67  Mini_LeNet_inst0/conv1/data_out_valid_temp_reg[1]_srl2_Mini_LeNet_inst0_conv1_data_out_valid_temp_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X84Y98   process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X124Y67  Mini_LeNet_inst0/conv2/conv2_single_inst0/conv_end_temp_reg[1]_srl2_Mini_LeNet_inst0_conv1_data_out_valid_temp_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X124Y67  Mini_LeNet_inst0/conv2/conv2_single_inst0/data_out_valid_temp_reg[1]_srl2_Mini_LeNet_inst0_conv1_data_out_valid_temp_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X84Y98   process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X124Y67  Mini_LeNet_inst0/conv2/conv2_single_inst0/conv_end_temp_reg[1]_srl2_Mini_LeNet_inst0_conv1_data_out_valid_temp_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X124Y67  Mini_LeNet_inst0/conv2/conv2_single_inst0/data_out_valid_temp_reg[1]_srl2_Mini_LeNet_inst0_conv1_data_out_valid_temp_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X128Y99  Mini_LeNet_inst0/linear/data_cnt_equals783_delay2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X84Y98   process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X84Y98   process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X124Y67  Mini_LeNet_inst0/conv2/conv2_single_inst0/conv_end_temp_reg[1]_srl2_Mini_LeNet_inst0_conv1_data_out_valid_temp_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X124Y67  Mini_LeNet_inst0/conv2/conv2_single_inst0/data_out_valid_temp_reg[1]_srl2_Mini_LeNet_inst0_conv1_data_out_valid_temp_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y67  Mini_LeNet_inst0/conv1/data_out_valid_temp_reg[1]_srl2_Mini_LeNet_inst0_conv1_data_out_valid_temp_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y67  Mini_LeNet_inst0/conv1/data_out_valid_temp_reg[1]_srl2_Mini_LeNet_inst0_conv1_data_out_valid_temp_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X124Y67  Mini_LeNet_inst0/conv2/conv2_single_inst0/conv_end_temp_reg[1]_srl2_Mini_LeNet_inst0_conv1_data_out_valid_temp_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X124Y67  Mini_LeNet_inst0/conv2/conv2_single_inst0/data_out_valid_temp_reg[1]_srl2_Mini_LeNet_inst0_conv1_data_out_valid_temp_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X128Y99  Mini_LeNet_inst0/linear/data_cnt_equals783_delay2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X128Y99  Mini_LeNet_inst0/linear/data_cnt_equals783_delay2_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mult_clk/inst/clk100
  To Clock:  mult_clk/inst/clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mult_clk/inst/clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mult_clk/inst/clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mult_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mult_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mult_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mult_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mult_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mult_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk250_clk_wiz_0
  To Clock:  clk250_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/index_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.580ns (29.270%)  route 1.402ns (70.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 5.711 - 4.000 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.839     1.839    hdmi_ctrl/hdmi/clk250
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.456     2.295 r  hdmi_ctrl/hdmi/index_reg[0]/Q
                         net (fo=5, routed)           0.868     3.163    hdmi_ctrl/hdmi/index[0]
    SLICE_X63Y50         LUT4 (Prop_lut4_I3_O)        0.124     3.287 r  hdmi_ctrl/hdmi/index[3]_i_1__0/O
                         net (fo=5, routed)           0.534     3.821    hdmi_ctrl/hdmi/index[3]_i_1__0_n_0
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.711     5.711    hdmi_ctrl/hdmi/clk250
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[0]/C
                         clock pessimism              0.123     5.834    
                         clock uncertainty           -0.065     5.769    
    SLICE_X63Y50         FDRE (Setup_fdre_C_R)       -0.429     5.340    hdmi_ctrl/hdmi/index_reg[0]
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.580ns (29.270%)  route 1.402ns (70.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 5.711 - 4.000 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.839     1.839    hdmi_ctrl/hdmi/clk250
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.456     2.295 r  hdmi_ctrl/hdmi/index_reg[0]/Q
                         net (fo=5, routed)           0.868     3.163    hdmi_ctrl/hdmi/index[0]
    SLICE_X63Y50         LUT4 (Prop_lut4_I3_O)        0.124     3.287 r  hdmi_ctrl/hdmi/index[3]_i_1__0/O
                         net (fo=5, routed)           0.534     3.821    hdmi_ctrl/hdmi/index[3]_i_1__0_n_0
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.711     5.711    hdmi_ctrl/hdmi/clk250
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[1]/C
                         clock pessimism              0.123     5.834    
                         clock uncertainty           -0.065     5.769    
    SLICE_X63Y50         FDRE (Setup_fdre_C_R)       -0.429     5.340    hdmi_ctrl/hdmi/index_reg[1]
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/index_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.580ns (29.270%)  route 1.402ns (70.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 5.711 - 4.000 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.839     1.839    hdmi_ctrl/hdmi/clk250
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.456     2.295 r  hdmi_ctrl/hdmi/index_reg[0]/Q
                         net (fo=5, routed)           0.868     3.163    hdmi_ctrl/hdmi/index[0]
    SLICE_X63Y50         LUT4 (Prop_lut4_I3_O)        0.124     3.287 r  hdmi_ctrl/hdmi/index[3]_i_1__0/O
                         net (fo=5, routed)           0.534     3.821    hdmi_ctrl/hdmi/index[3]_i_1__0_n_0
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.711     5.711    hdmi_ctrl/hdmi/clk250
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[2]/C
                         clock pessimism              0.123     5.834    
                         clock uncertainty           -0.065     5.769    
    SLICE_X63Y50         FDRE (Setup_fdre_C_R)       -0.429     5.340    hdmi_ctrl/hdmi/index_reg[2]
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/index_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.580ns (29.270%)  route 1.402ns (70.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 5.711 - 4.000 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.839     1.839    hdmi_ctrl/hdmi/clk250
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.456     2.295 r  hdmi_ctrl/hdmi/index_reg[0]/Q
                         net (fo=5, routed)           0.868     3.163    hdmi_ctrl/hdmi/index[0]
    SLICE_X63Y50         LUT4 (Prop_lut4_I3_O)        0.124     3.287 r  hdmi_ctrl/hdmi/index[3]_i_1__0/O
                         net (fo=5, routed)           0.534     3.821    hdmi_ctrl/hdmi/index[3]_i_1__0_n_0
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.711     5.711    hdmi_ctrl/hdmi/clk250
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[3]/C
                         clock pessimism              0.123     5.834    
                         clock uncertainty           -0.065     5.769    
    SLICE_X63Y50         FDRE (Setup_fdre_C_R)       -0.429     5.340    hdmi_ctrl/hdmi/index_reg[3]
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/TMDS_red_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_red_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.741ns (33.624%)  route 1.463ns (66.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 5.704 - 4.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.845     1.845    hdmi_ctrl/hdmi/clk250
    SLICE_X50Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.419     2.264 r  hdmi_ctrl/hdmi/TMDS_red_out_reg[1]/Q
                         net (fo=1, routed)           1.463     3.727    hdmi_ctrl/hdmi/TMDS_red_out_reg_n_0_[1]
    SLICE_X70Y51         LUT3 (Prop_lut3_I2_O)        0.322     4.049 r  hdmi_ctrl/hdmi/TMDS_red_out[0]_i_1/O
                         net (fo=1, routed)           0.000     4.049    hdmi_ctrl/hdmi/TMDS_red_out[0]_i_1_n_0
    SLICE_X70Y51         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.704     5.704    hdmi_ctrl/hdmi/clk250
    SLICE_X70Y51         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[0]/C
                         clock pessimism              0.083     5.787    
                         clock uncertainty           -0.065     5.722    
    SLICE_X70Y51         FDRE (Setup_fdre_C_D)        0.118     5.840    hdmi_ctrl/hdmi/TMDS_red_out_reg[0]
  -------------------------------------------------------------------
                         required time                          5.840    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/update_reg/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_blue_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.580ns (26.786%)  route 1.585ns (73.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 5.704 - 4.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.838     1.838    hdmi_ctrl/hdmi/clk250
    SLICE_X65Y50         FDRE                                         r  hdmi_ctrl/hdmi/update_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.456     2.294 r  hdmi_ctrl/hdmi/update_reg/Q
                         net (fo=30, routed)          1.585     3.880    hdmi_ctrl/hdmi/update
    SLICE_X72Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.004 r  hdmi_ctrl/hdmi/TMDS_blue_out[9]_i_1/O
                         net (fo=1, routed)           0.000     4.004    hdmi_ctrl/hdmi/TMDS_blue_out[9]_i_1_n_0
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.704     5.704    hdmi_ctrl/hdmi/clk250
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[9]/C
                         clock pessimism              0.083     5.787    
                         clock uncertainty           -0.065     5.722    
    SLICE_X72Y50         FDRE (Setup_fdre_C_D)        0.079     5.801    hdmi_ctrl/hdmi/TMDS_blue_out_reg[9]
  -------------------------------------------------------------------
                         required time                          5.801    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/update_reg/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_green_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.612ns (27.852%)  route 1.585ns (72.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 5.704 - 4.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.838     1.838    hdmi_ctrl/hdmi/clk250
    SLICE_X65Y50         FDRE                                         r  hdmi_ctrl/hdmi/update_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.456     2.294 r  hdmi_ctrl/hdmi/update_reg/Q
                         net (fo=30, routed)          1.585     3.880    hdmi_ctrl/hdmi/update
    SLICE_X72Y50         LUT3 (Prop_lut3_I1_O)        0.156     4.036 r  hdmi_ctrl/hdmi/TMDS_green_out[7]_i_1/O
                         net (fo=1, routed)           0.000     4.036    hdmi_ctrl/hdmi/TMDS_green_out[7]_i_1_n_0
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.704     5.704    hdmi_ctrl/hdmi/clk250
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[7]/C
                         clock pessimism              0.083     5.787    
                         clock uncertainty           -0.065     5.722    
    SLICE_X72Y50         FDRE (Setup_fdre_C_D)        0.118     5.840    hdmi_ctrl/hdmi/TMDS_green_out_reg[7]
  -------------------------------------------------------------------
                         required time                          5.840    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/update_reg/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.580ns (29.214%)  route 1.405ns (70.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 5.710 - 4.000 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.839     1.839    hdmi_ctrl/hdmi/clk250
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.456     2.295 r  hdmi_ctrl/hdmi/index_reg[0]/Q
                         net (fo=5, routed)           0.868     3.163    hdmi_ctrl/hdmi/index[0]
    SLICE_X63Y50         LUT4 (Prop_lut4_I3_O)        0.124     3.287 r  hdmi_ctrl/hdmi/index[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.825    hdmi_ctrl/hdmi/index[3]_i_1__0_n_0
    SLICE_X65Y50         FDRE                                         r  hdmi_ctrl/hdmi/update_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.710     5.710    hdmi_ctrl/hdmi/clk250
    SLICE_X65Y50         FDRE                                         r  hdmi_ctrl/hdmi/update_reg/C
                         clock pessimism              0.083     5.793    
                         clock uncertainty           -0.065     5.728    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)       -0.081     5.647    hdmi_ctrl/hdmi/update_reg
  -------------------------------------------------------------------
                         required time                          5.647    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/TMDS_blue_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_blue_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.580ns (28.551%)  route 1.451ns (71.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 5.716 - 4.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.833     1.833    hdmi_ctrl/hdmi/clk250
    SLICE_X73Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y50         FDRE (Prop_fdre_C_Q)         0.456     2.289 r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[7]/Q
                         net (fo=1, routed)           1.451     3.741    hdmi_ctrl/hdmi/TMDS_blue_out_reg_n_0_[7]
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.124     3.865 r  hdmi_ctrl/hdmi/TMDS_blue_out[6]_i_1/O
                         net (fo=1, routed)           0.000     3.865    hdmi_ctrl/hdmi/TMDS_blue_out[6]_i_1_n_0
    SLICE_X50Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.716     5.716    hdmi_ctrl/hdmi/clk250
    SLICE_X50Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[6]/C
                         clock pessimism              0.083     5.799    
                         clock uncertainty           -0.065     5.734    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.031     5.765    hdmi_ctrl/hdmi/TMDS_blue_out_reg[6]
  -------------------------------------------------------------------
                         required time                          5.765    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/TMDS_red_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_red_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.741ns (36.211%)  route 1.305ns (63.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 5.716 - 4.000 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.836     1.836    hdmi_ctrl/hdmi/clk250
    SLICE_X69Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.419     2.255 r  hdmi_ctrl/hdmi/TMDS_red_out_reg[2]/Q
                         net (fo=1, routed)           1.305     3.561    hdmi_ctrl/hdmi/TMDS_red_out_reg_n_0_[2]
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.322     3.883 r  hdmi_ctrl/hdmi/TMDS_red_out[1]_i_1/O
                         net (fo=1, routed)           0.000     3.883    hdmi_ctrl/hdmi/TMDS_red_out[1]_i_1_n_0
    SLICE_X50Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.716     5.716    hdmi_ctrl/hdmi/clk250
    SLICE_X50Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[1]/C
                         clock pessimism              0.083     5.799    
                         clock uncertainty           -0.065     5.734    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.075     5.809    hdmi_ctrl/hdmi/TMDS_red_out_reg[1]
  -------------------------------------------------------------------
                         required time                          5.809    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                  1.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/TMDS_green_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_green_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.380%)  route 0.190ns (47.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.645     0.645    hdmi_ctrl/hdmi/clk250
    SLICE_X66Y51         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y51         FDRE (Prop_fdre_C_Q)         0.164     0.809 r  hdmi_ctrl/hdmi/TMDS_green_out_reg[1]/Q
                         net (fo=1, routed)           0.190     0.999    hdmi_ctrl/hdmi/TMDS_green_out_reg_n_0_[1]
    SLICE_X70Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.044 r  hdmi_ctrl/hdmi/TMDS_green_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.044    hdmi_ctrl/hdmi/TMDS_green_out[0]_i_1_n_0
    SLICE_X70Y51         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.919     0.919    hdmi_ctrl/hdmi/clk250
    SLICE_X70Y51         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[0]/C
                         clock pessimism             -0.237     0.681    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.120     0.801    hdmi_ctrl/hdmi/TMDS_green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/TMDS_blue_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_blue_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644     0.644    hdmi_ctrl/hdmi/clk250
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDRE (Prop_fdre_C_Q)         0.164     0.808 r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[9]/Q
                         net (fo=1, routed)           0.162     0.970    hdmi_ctrl/hdmi/TMDS_blue_out_reg_n_0_[9]
    SLICE_X72Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.015 r  hdmi_ctrl/hdmi/TMDS_blue_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.015    hdmi_ctrl/hdmi/TMDS_blue_out[8]_i_1_n_0
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.919     0.919    hdmi_ctrl/hdmi/clk250
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[8]/C
                         clock pessimism             -0.274     0.644    
    SLICE_X72Y50         FDRE (Hold_fdre_C_D)         0.121     0.765    hdmi_ctrl/hdmi/TMDS_blue_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/TMDS_blue_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_blue_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.645     0.645    hdmi_ctrl/hdmi/clk250
    SLICE_X69Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.141     0.786 r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[2]/Q
                         net (fo=1, routed)           0.196     0.982    hdmi_ctrl/hdmi/TMDS_blue_out_reg_n_0_[2]
    SLICE_X71Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.027 r  hdmi_ctrl/hdmi/TMDS_blue_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.027    hdmi_ctrl/hdmi/TMDS_blue_out[1]_i_1_n_0
    SLICE_X71Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.919     0.919    hdmi_ctrl/hdmi/clk250
    SLICE_X71Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[1]/C
                         clock pessimism             -0.237     0.681    
    SLICE_X71Y50         FDRE (Hold_fdre_C_D)         0.092     0.773    hdmi_ctrl/hdmi/TMDS_blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.648     0.648    hdmi_ctrl/hdmi/clk250
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     0.789 r  hdmi_ctrl/hdmi/index_reg[0]/Q
                         net (fo=5, routed)           0.178     0.967    hdmi_ctrl/hdmi/index[0]
    SLICE_X63Y50         LUT2 (Prop_lut2_I0_O)        0.042     1.009 r  hdmi_ctrl/hdmi/index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.009    hdmi_ctrl/hdmi/index[1]_i_1_n_0
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.923     0.923    hdmi_ctrl/hdmi/clk250
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[1]/C
                         clock pessimism             -0.274     0.648    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.107     0.755    hdmi_ctrl/hdmi/index_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/TMDS_green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.399%)  route 0.206ns (52.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.645     0.645    hdmi_ctrl/hdmi/clk250
    SLICE_X69Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.141     0.786 r  hdmi_ctrl/hdmi/TMDS_green_out_reg[3]/Q
                         net (fo=1, routed)           0.206     0.993    hdmi_ctrl/hdmi/TMDS_green_out_reg_n_0_[3]
    SLICE_X66Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.038 r  hdmi_ctrl/hdmi/TMDS_green_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.038    hdmi_ctrl/hdmi/TMDS_green_out[2]_i_1_n_0
    SLICE_X66Y51         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920     0.920    hdmi_ctrl/hdmi/clk250
    SLICE_X66Y51         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[2]/C
                         clock pessimism             -0.258     0.661    
    SLICE_X66Y51         FDRE (Hold_fdre_C_D)         0.121     0.782    hdmi_ctrl/hdmi/TMDS_green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.648     0.648    hdmi_ctrl/hdmi/clk250
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     0.789 r  hdmi_ctrl/hdmi/index_reg[0]/Q
                         net (fo=5, routed)           0.180     0.969    hdmi_ctrl/hdmi/index[0]
    SLICE_X63Y50         LUT4 (Prop_lut4_I1_O)        0.043     1.012 r  hdmi_ctrl/hdmi/index[3]_i_2/O
                         net (fo=1, routed)           0.000     1.012    hdmi_ctrl/hdmi/index[3]_i_2_n_0
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.923     0.923    hdmi_ctrl/hdmi/clk250
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[3]/C
                         clock pessimism             -0.274     0.648    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.107     0.755    hdmi_ctrl/hdmi/index_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/TMDS_red_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_red_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.229ns (52.557%)  route 0.207ns (47.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644     0.644    hdmi_ctrl/hdmi/clk250
    SLICE_X71Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y50         FDRE (Prop_fdre_C_Q)         0.128     0.772 r  hdmi_ctrl/hdmi/TMDS_red_out_reg[5]/Q
                         net (fo=1, routed)           0.207     0.979    hdmi_ctrl/hdmi/TMDS_red_out_reg_n_0_[5]
    SLICE_X66Y51         LUT3 (Prop_lut3_I2_O)        0.101     1.080 r  hdmi_ctrl/hdmi/TMDS_red_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.080    hdmi_ctrl/hdmi/TMDS_red_out[4]_i_1_n_0
    SLICE_X66Y51         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920     0.920    hdmi_ctrl/hdmi/clk250
    SLICE_X66Y51         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[4]/C
                         clock pessimism             -0.237     0.682    
    SLICE_X66Y51         FDRE (Hold_fdre_C_D)         0.131     0.813    hdmi_ctrl/hdmi/TMDS_red_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/TMDS_red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_red_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.231ns (61.172%)  route 0.147ns (38.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.645     0.645    hdmi_ctrl/hdmi/clk250
    SLICE_X69Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.128     0.773 r  hdmi_ctrl/hdmi/TMDS_red_out_reg[3]/Q
                         net (fo=1, routed)           0.147     0.920    hdmi_ctrl/hdmi/TMDS_red_out_reg_n_0_[3]
    SLICE_X69Y50         LUT3 (Prop_lut3_I2_O)        0.103     1.023 r  hdmi_ctrl/hdmi/TMDS_red_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.023    hdmi_ctrl/hdmi/TMDS_red_out[2]_i_1_n_0
    SLICE_X69Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920     0.920    hdmi_ctrl/hdmi/clk250
    SLICE_X69Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[2]/C
                         clock pessimism             -0.274     0.645    
    SLICE_X69Y50         FDRE (Hold_fdre_C_D)         0.107     0.752    hdmi_ctrl/hdmi/TMDS_red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.648     0.648    hdmi_ctrl/hdmi/clk250
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     0.789 f  hdmi_ctrl/hdmi/index_reg[0]/Q
                         net (fo=5, routed)           0.178     0.967    hdmi_ctrl/hdmi/index[0]
    SLICE_X63Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.012 r  hdmi_ctrl/hdmi/index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.012    hdmi_ctrl/hdmi/index[0]_i_1_n_0
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.923     0.923    hdmi_ctrl/hdmi/clk250
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[0]/C
                         clock pessimism             -0.274     0.648    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.091     0.739    hdmi_ctrl/hdmi/index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_ctrl/hdmi/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk250_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.648     0.648    hdmi_ctrl/hdmi/clk250
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     0.789 r  hdmi_ctrl/hdmi/index_reg[0]/Q
                         net (fo=5, routed)           0.180     0.969    hdmi_ctrl/hdmi/index[0]
    SLICE_X63Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.014 r  hdmi_ctrl/hdmi/index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.014    hdmi_ctrl/hdmi/index[2]_i_1_n_0
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.923     0.923    hdmi_ctrl/hdmi/clk250
    SLICE_X63Y50         FDRE                                         r  hdmi_ctrl/hdmi/index_reg[2]/C
                         clock pessimism             -0.274     0.648    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.092     0.740    hdmi_ctrl/hdmi/index_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk250_clk_wiz_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { mult_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5    mult_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  mult_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X71Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X71Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X69Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X72Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X72Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X71Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X50Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X73Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  mult_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X50Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X65Y50     hdmi_ctrl/hdmi/TMDS_green_out_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X50Y50     hdmi_ctrl/hdmi/TMDS_red_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X65Y50     hdmi_ctrl/hdmi/TMDS_red_out_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X63Y50     hdmi_ctrl/hdmi/index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X63Y50     hdmi_ctrl/hdmi/index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X63Y50     hdmi_ctrl/hdmi/index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X63Y50     hdmi_ctrl/hdmi/index_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X65Y50     hdmi_ctrl/hdmi/update_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X71Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X71Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X71Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X69Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X72Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X72Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X71Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X50Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X73Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X72Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X72Y50     hdmi_ctrl/hdmi/TMDS_blue_out_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.849ns  (required time - arrival time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.847ns  (logic 5.839ns (28.008%)  route 15.008ns (71.992%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 41.890 - 40.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.196     2.196    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     6.205 f  hdmi_ctrl/index0/P[14]
                         net (fo=2, routed)           2.955     9.160    hdmi_ctrl/hdmi/encode_G/P[14]
    SLICE_X144Y18        LUT5 (Prop_lut5_I2_O)        0.124     9.284 f  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6/O
                         net (fo=1, routed)           0.945    10.229    hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6_n_0
    SLICE_X144Y17        LUT5 (Prop_lut5_I2_O)        0.124    10.353 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_3/O
                         net (fo=60, routed)          6.380    16.733    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[1]_1
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    16.857 f  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6/O
                         net (fo=2, routed)           1.135    17.992    hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    18.116 r  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_2/O
                         net (fo=27, routed)          0.711    18.827    hdmi_ctrl/hdmi/encode_R/TMDS_out[8]_i_1_n_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I3_O)        0.150    18.977 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29/O
                         net (fo=10, routed)          0.844    19.820    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29_n_0
    SLICE_X47Y37         LUT4 (Prop_lut4_I3_O)        0.354    20.174 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_30__0/O
                         net (fo=2, routed)           0.679    20.854    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_30__0_n_0
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.358    21.212 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_14__0/O
                         net (fo=1, routed)           0.679    21.891    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_14__0_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.348    22.239 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_4/O
                         net (fo=1, routed)           0.680    22.919    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_4_n_0
    SLICE_X48Y38         LUT5 (Prop_lut5_I1_O)        0.124    23.043 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    23.043    hdmi_ctrl/hdmi/encode_R/new_cnt[4]
    SLICE_X48Y38         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.890    41.890    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X48Y38         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/cnt_reg[4]/C
                         clock pessimism              0.020    41.909    
                         clock uncertainty           -0.095    41.815    
    SLICE_X48Y38         FDRE (Setup_fdre_C_D)        0.077    41.892    hdmi_ctrl/hdmi/encode_R/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         41.892    
                         arrival time                         -23.043    
  -------------------------------------------------------------------
                         slack                                 18.849    

Slack (MET) :             19.393ns  (required time - arrival time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.302ns  (logic 5.549ns (27.332%)  route 14.753ns (72.668%))
  Logic Levels:           9  (LUT5=5 LUT6=4)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 41.889 - 40.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.196     2.196    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     6.205 f  hdmi_ctrl/index0/P[14]
                         net (fo=2, routed)           2.955     9.160    hdmi_ctrl/hdmi/encode_G/P[14]
    SLICE_X144Y18        LUT5 (Prop_lut5_I2_O)        0.124     9.284 f  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6/O
                         net (fo=1, routed)           0.945    10.229    hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6_n_0
    SLICE_X144Y17        LUT5 (Prop_lut5_I2_O)        0.124    10.353 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_3/O
                         net (fo=60, routed)          6.380    16.733    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[1]_1
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    16.857 f  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6/O
                         net (fo=2, routed)           1.135    17.992    hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    18.116 r  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_2/O
                         net (fo=27, routed)          0.711    18.827    hdmi_ctrl/hdmi/encode_R/TMDS_out[8]_i_1_n_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I3_O)        0.150    18.977 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29/O
                         net (fo=10, routed)          0.617    19.594    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29_n_0
    SLICE_X47Y38         LUT5 (Prop_lut5_I3_O)        0.320    19.914 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1/O
                         net (fo=10, routed)          0.634    20.547    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.326    20.873 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_5__0/O
                         net (fo=13, routed)          0.872    21.745    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_5__0_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  hdmi_ctrl/hdmi/encode_R/cnt[3]_i_5__0/O
                         net (fo=1, routed)           0.504    22.374    hdmi_ctrl/hdmi/encode_R/cnt[3]_i_5__0_n_0
    SLICE_X48Y37         LUT5 (Prop_lut5_I4_O)        0.124    22.498 r  hdmi_ctrl/hdmi/encode_R/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000    22.498    hdmi_ctrl/hdmi/encode_R/new_cnt[3]
    SLICE_X48Y37         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.889    41.889    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X48Y37         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/cnt_reg[3]/C
                         clock pessimism              0.020    41.908    
                         clock uncertainty           -0.095    41.814    
    SLICE_X48Y37         FDRE (Setup_fdre_C_D)        0.077    41.891    hdmi_ctrl/hdmi/encode_R/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         41.891    
                         arrival time                         -22.498    
  -------------------------------------------------------------------
                         slack                                 19.393    

Slack (MET) :             19.978ns  (required time - arrival time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.669ns  (logic 5.425ns (27.581%)  route 14.244ns (72.419%))
  Logic Levels:           8  (LUT5=5 LUT6=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 41.889 - 40.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.196     2.196    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     6.205 f  hdmi_ctrl/index0/P[14]
                         net (fo=2, routed)           2.955     9.160    hdmi_ctrl/hdmi/encode_G/P[14]
    SLICE_X144Y18        LUT5 (Prop_lut5_I2_O)        0.124     9.284 f  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6/O
                         net (fo=1, routed)           0.945    10.229    hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6_n_0
    SLICE_X144Y17        LUT5 (Prop_lut5_I2_O)        0.124    10.353 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_3/O
                         net (fo=60, routed)          6.380    16.733    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[1]_1
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    16.857 f  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6/O
                         net (fo=2, routed)           1.135    17.992    hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    18.116 r  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_2/O
                         net (fo=27, routed)          0.711    18.827    hdmi_ctrl/hdmi/encode_R/TMDS_out[8]_i_1_n_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I3_O)        0.150    18.977 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29/O
                         net (fo=10, routed)          0.617    19.594    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29_n_0
    SLICE_X47Y38         LUT5 (Prop_lut5_I3_O)        0.320    19.914 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1/O
                         net (fo=10, routed)          0.617    20.531    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.326    20.857 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_6/O
                         net (fo=13, routed)          0.884    21.741    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_6_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I1_O)        0.124    21.865 r  hdmi_ctrl/hdmi/encode_R/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    21.865    hdmi_ctrl/hdmi/encode_R/new_cnt[2]
    SLICE_X49Y37         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.889    41.889    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X49Y37         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/cnt_reg[2]/C
                         clock pessimism              0.020    41.908    
                         clock uncertainty           -0.095    41.814    
    SLICE_X49Y37         FDRE (Setup_fdre_C_D)        0.029    41.843    hdmi_ctrl/hdmi/encode_R/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         41.843    
                         arrival time                         -21.865    
  -------------------------------------------------------------------
                         slack                                 19.978    

Slack (MET) :             20.058ns  (required time - arrival time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.590ns  (logic 5.425ns (27.693%)  route 14.165ns (72.307%))
  Logic Levels:           8  (LUT5=5 LUT6=3)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 41.890 - 40.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.196     2.196    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     6.205 f  hdmi_ctrl/index0/P[14]
                         net (fo=2, routed)           2.955     9.160    hdmi_ctrl/hdmi/encode_G/P[14]
    SLICE_X144Y18        LUT5 (Prop_lut5_I2_O)        0.124     9.284 f  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6/O
                         net (fo=1, routed)           0.945    10.229    hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6_n_0
    SLICE_X144Y17        LUT5 (Prop_lut5_I2_O)        0.124    10.353 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_3/O
                         net (fo=60, routed)          6.380    16.733    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[1]_1
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    16.857 f  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6/O
                         net (fo=2, routed)           1.135    17.992    hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    18.116 r  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_2/O
                         net (fo=27, routed)          0.711    18.827    hdmi_ctrl/hdmi/encode_R/TMDS_out[8]_i_1_n_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I3_O)        0.150    18.977 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29/O
                         net (fo=10, routed)          0.617    19.594    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29_n_0
    SLICE_X47Y38         LUT5 (Prop_lut5_I3_O)        0.320    19.914 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1/O
                         net (fo=10, routed)          0.617    20.531    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.326    20.857 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_6/O
                         net (fo=13, routed)          0.804    21.662    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_6_n_0
    SLICE_X50Y41         LUT5 (Prop_lut5_I1_O)        0.124    21.786 r  hdmi_ctrl/hdmi/encode_R/TMDS_out[4]_i_1__1/O
                         net (fo=1, routed)           0.000    21.786    hdmi_ctrl/hdmi/encode_R/TMDS_out[4]_i_1__1_n_0
    SLICE_X50Y41         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.890    41.890    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X50Y41         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[4]/C
                         clock pessimism              0.020    41.909    
                         clock uncertainty           -0.095    41.815    
    SLICE_X50Y41         FDRE (Setup_fdre_C_D)        0.029    41.844    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[4]
  -------------------------------------------------------------------
                         required time                         41.844    
                         arrival time                         -21.786    
  -------------------------------------------------------------------
                         slack                                 20.058    

Slack (MET) :             20.069ns  (required time - arrival time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.579ns  (logic 5.425ns (27.709%)  route 14.154ns (72.291%))
  Logic Levels:           8  (LUT5=5 LUT6=3)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 41.890 - 40.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.196     2.196    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     6.205 f  hdmi_ctrl/index0/P[14]
                         net (fo=2, routed)           2.955     9.160    hdmi_ctrl/hdmi/encode_G/P[14]
    SLICE_X144Y18        LUT5 (Prop_lut5_I2_O)        0.124     9.284 f  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6/O
                         net (fo=1, routed)           0.945    10.229    hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6_n_0
    SLICE_X144Y17        LUT5 (Prop_lut5_I2_O)        0.124    10.353 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_3/O
                         net (fo=60, routed)          6.380    16.733    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[1]_1
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    16.857 f  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6/O
                         net (fo=2, routed)           1.135    17.992    hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    18.116 r  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_2/O
                         net (fo=27, routed)          0.711    18.827    hdmi_ctrl/hdmi/encode_R/TMDS_out[8]_i_1_n_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I3_O)        0.150    18.977 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29/O
                         net (fo=10, routed)          0.617    19.594    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29_n_0
    SLICE_X47Y38         LUT5 (Prop_lut5_I3_O)        0.320    19.914 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1/O
                         net (fo=10, routed)          0.617    20.531    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.326    20.857 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_6/O
                         net (fo=13, routed)          0.793    21.650    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_6_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I1_O)        0.124    21.774 r  hdmi_ctrl/hdmi/encode_R/TMDS_out[0]_i_1__1/O
                         net (fo=1, routed)           0.000    21.774    hdmi_ctrl/hdmi/encode_R/TMDS_out[0]_i_1__1_n_0
    SLICE_X51Y41         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.890    41.890    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X51Y41         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[0]/C
                         clock pessimism              0.020    41.909    
                         clock uncertainty           -0.095    41.815    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.029    41.844    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.844    
                         arrival time                         -21.774    
  -------------------------------------------------------------------
                         slack                                 20.069    

Slack (MET) :             20.089ns  (required time - arrival time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.605ns  (logic 5.451ns (27.805%)  route 14.154ns (72.195%))
  Logic Levels:           8  (LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 41.890 - 40.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.196     2.196    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     6.205 f  hdmi_ctrl/index0/P[14]
                         net (fo=2, routed)           2.955     9.160    hdmi_ctrl/hdmi/encode_G/P[14]
    SLICE_X144Y18        LUT5 (Prop_lut5_I2_O)        0.124     9.284 f  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6/O
                         net (fo=1, routed)           0.945    10.229    hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6_n_0
    SLICE_X144Y17        LUT5 (Prop_lut5_I2_O)        0.124    10.353 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_3/O
                         net (fo=60, routed)          6.380    16.733    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[1]_1
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    16.857 f  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6/O
                         net (fo=2, routed)           1.135    17.992    hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    18.116 r  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_2/O
                         net (fo=27, routed)          0.711    18.827    hdmi_ctrl/hdmi/encode_R/TMDS_out[8]_i_1_n_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I3_O)        0.150    18.977 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29/O
                         net (fo=10, routed)          0.617    19.594    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29_n_0
    SLICE_X47Y38         LUT5 (Prop_lut5_I3_O)        0.320    19.914 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1/O
                         net (fo=10, routed)          0.617    20.531    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.326    20.857 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_6/O
                         net (fo=13, routed)          0.793    21.650    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_6_n_0
    SLICE_X51Y41         LUT4 (Prop_lut4_I0_O)        0.150    21.800 r  hdmi_ctrl/hdmi/encode_R/TMDS_out[9]_i_1__0/O
                         net (fo=1, routed)           0.000    21.800    hdmi_ctrl/hdmi/encode_R/TMDS_out[9]_i_1__0_n_0
    SLICE_X51Y41         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.890    41.890    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X51Y41         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[9]/C
                         clock pessimism              0.020    41.909    
                         clock uncertainty           -0.095    41.815    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.075    41.890    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[9]
  -------------------------------------------------------------------
                         required time                         41.890    
                         arrival time                         -21.800    
  -------------------------------------------------------------------
                         slack                                 20.089    

Slack (MET) :             20.160ns  (required time - arrival time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.487ns  (logic 5.425ns (27.839%)  route 14.062ns (72.161%))
  Logic Levels:           8  (LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 41.889 - 40.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.196     2.196    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     6.205 f  hdmi_ctrl/index0/P[14]
                         net (fo=2, routed)           2.955     9.160    hdmi_ctrl/hdmi/encode_G/P[14]
    SLICE_X144Y18        LUT5 (Prop_lut5_I2_O)        0.124     9.284 f  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6/O
                         net (fo=1, routed)           0.945    10.229    hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6_n_0
    SLICE_X144Y17        LUT5 (Prop_lut5_I2_O)        0.124    10.353 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_3/O
                         net (fo=60, routed)          6.380    16.733    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[1]_1
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    16.857 f  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6/O
                         net (fo=2, routed)           1.135    17.992    hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    18.116 r  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_2/O
                         net (fo=27, routed)          0.711    18.827    hdmi_ctrl/hdmi/encode_R/TMDS_out[8]_i_1_n_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I3_O)        0.150    18.977 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29/O
                         net (fo=10, routed)          0.617    19.594    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29_n_0
    SLICE_X47Y38         LUT5 (Prop_lut5_I3_O)        0.320    19.914 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1/O
                         net (fo=10, routed)          0.617    20.531    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.326    20.857 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_6/O
                         net (fo=13, routed)          0.702    21.559    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_6_n_0
    SLICE_X51Y40         LUT4 (Prop_lut4_I3_O)        0.124    21.683 r  hdmi_ctrl/hdmi/encode_R/TMDS_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000    21.683    hdmi_ctrl/hdmi/encode_R/TMDS_out[3]_i_1__0_n_0
    SLICE_X51Y40         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.889    41.889    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X51Y40         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[3]/C
                         clock pessimism              0.020    41.908    
                         clock uncertainty           -0.095    41.814    
    SLICE_X51Y40         FDRE (Setup_fdre_C_D)        0.029    41.843    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.843    
                         arrival time                         -21.683    
  -------------------------------------------------------------------
                         slack                                 20.160    

Slack (MET) :             20.183ns  (required time - arrival time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.466ns  (logic 5.425ns (27.870%)  route 14.041ns (72.130%))
  Logic Levels:           8  (LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 41.889 - 40.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.196     2.196    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     6.205 f  hdmi_ctrl/index0/P[14]
                         net (fo=2, routed)           2.955     9.160    hdmi_ctrl/hdmi/encode_G/P[14]
    SLICE_X144Y18        LUT5 (Prop_lut5_I2_O)        0.124     9.284 f  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6/O
                         net (fo=1, routed)           0.945    10.229    hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6_n_0
    SLICE_X144Y17        LUT5 (Prop_lut5_I2_O)        0.124    10.353 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_3/O
                         net (fo=60, routed)          6.380    16.733    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[1]_1
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    16.857 f  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6/O
                         net (fo=2, routed)           1.135    17.992    hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    18.116 r  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_2/O
                         net (fo=27, routed)          0.711    18.827    hdmi_ctrl/hdmi/encode_R/TMDS_out[8]_i_1_n_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I3_O)        0.150    18.977 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29/O
                         net (fo=10, routed)          0.617    19.594    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29_n_0
    SLICE_X47Y38         LUT5 (Prop_lut5_I3_O)        0.320    19.914 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1/O
                         net (fo=10, routed)          0.617    20.531    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.326    20.857 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_6/O
                         net (fo=13, routed)          0.680    21.537    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_6_n_0
    SLICE_X50Y40         LUT4 (Prop_lut4_I2_O)        0.124    21.661 r  hdmi_ctrl/hdmi/encode_R/TMDS_out[6]_i_1/O
                         net (fo=1, routed)           0.000    21.661    hdmi_ctrl/hdmi/encode_R/TMDS_out[6]_i_1_n_0
    SLICE_X50Y40         FDSE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.889    41.889    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X50Y40         FDSE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[6]/C
                         clock pessimism              0.020    41.908    
                         clock uncertainty           -0.095    41.814    
    SLICE_X50Y40         FDSE (Setup_fdse_C_D)        0.031    41.845    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[6]
  -------------------------------------------------------------------
                         required time                         41.845    
                         arrival time                         -21.661    
  -------------------------------------------------------------------
                         slack                                 20.183    

Slack (MET) :             20.194ns  (required time - arrival time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.454ns  (logic 5.425ns (27.887%)  route 14.029ns (72.113%))
  Logic Levels:           8  (LUT5=5 LUT6=3)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 41.890 - 40.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.196     2.196    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     6.205 f  hdmi_ctrl/index0/P[14]
                         net (fo=2, routed)           2.955     9.160    hdmi_ctrl/hdmi/encode_G/P[14]
    SLICE_X144Y18        LUT5 (Prop_lut5_I2_O)        0.124     9.284 f  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6/O
                         net (fo=1, routed)           0.945    10.229    hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6_n_0
    SLICE_X144Y17        LUT5 (Prop_lut5_I2_O)        0.124    10.353 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_3/O
                         net (fo=60, routed)          6.380    16.733    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[1]_1
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    16.857 f  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6/O
                         net (fo=2, routed)           1.135    17.992    hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    18.116 r  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_2/O
                         net (fo=27, routed)          0.711    18.827    hdmi_ctrl/hdmi/encode_R/TMDS_out[8]_i_1_n_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I3_O)        0.150    18.977 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29/O
                         net (fo=10, routed)          0.617    19.594    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29_n_0
    SLICE_X47Y38         LUT5 (Prop_lut5_I3_O)        0.320    19.914 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1/O
                         net (fo=10, routed)          0.634    20.547    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.326    20.873 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_5__0/O
                         net (fo=13, routed)          0.652    21.525    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_5__0_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I1_O)        0.124    21.649 r  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000    21.649    hdmi_ctrl/hdmi/encode_R/new_cnt[1]
    SLICE_X49Y38         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.890    41.890    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X49Y38         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/cnt_reg[1]/C
                         clock pessimism              0.020    41.909    
                         clock uncertainty           -0.095    41.815    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)        0.029    41.844    hdmi_ctrl/hdmi/encode_R/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         41.844    
                         arrival time                         -21.649    
  -------------------------------------------------------------------
                         slack                                 20.194    

Slack (MET) :             20.210ns  (required time - arrival time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.437ns  (logic 5.425ns (27.911%)  route 14.012ns (72.089%))
  Logic Levels:           8  (LUT5=4 LUT6=4)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 41.889 - 40.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.196     2.196    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     6.205 f  hdmi_ctrl/index0/P[14]
                         net (fo=2, routed)           2.955     9.160    hdmi_ctrl/hdmi/encode_G/P[14]
    SLICE_X144Y18        LUT5 (Prop_lut5_I2_O)        0.124     9.284 f  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6/O
                         net (fo=1, routed)           0.945    10.229    hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_6_n_0
    SLICE_X144Y17        LUT5 (Prop_lut5_I2_O)        0.124    10.353 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_3/O
                         net (fo=60, routed)          6.380    16.733    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[1]_1
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    16.857 f  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6/O
                         net (fo=2, routed)           1.135    17.992    hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    18.116 r  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_2/O
                         net (fo=27, routed)          0.711    18.827    hdmi_ctrl/hdmi/encode_R/TMDS_out[8]_i_1_n_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I3_O)        0.150    18.977 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29/O
                         net (fo=10, routed)          0.617    19.594    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29_n_0
    SLICE_X47Y38         LUT5 (Prop_lut5_I3_O)        0.320    19.914 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1/O
                         net (fo=10, routed)          0.634    20.547    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.326    20.873 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_5__0/O
                         net (fo=13, routed)          0.635    21.509    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_5__0_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I2_O)        0.124    21.633 r  hdmi_ctrl/hdmi/encode_R/TMDS_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    21.633    hdmi_ctrl/hdmi/encode_R/TMDS_out[5]_i_1__0_n_0
    SLICE_X50Y40         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.889    41.889    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X50Y40         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[5]/C
                         clock pessimism              0.020    41.908    
                         clock uncertainty           -0.095    41.814    
    SLICE_X50Y40         FDRE (Setup_fdre_C_D)        0.029    41.843    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[5]
  -------------------------------------------------------------------
                         required time                         41.843    
                         arrival time                         -21.633    
  -------------------------------------------------------------------
                         slack                                 20.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/row_y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.599%)  route 0.149ns (44.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.729     0.729    hdmi_ctrl/hdmi/clk25
    SLICE_X138Y18        FDRE                                         r  hdmi_ctrl/hdmi/row_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y18        FDRE (Prop_fdre_C_Q)         0.141     0.870 f  hdmi_ctrl/hdmi/row_y_reg[9]/Q
                         net (fo=6, routed)           0.149     1.018    hdmi_ctrl/hdmi/y[9]
    SLICE_X138Y19        LUT6 (Prop_lut6_I1_O)        0.045     1.063 r  hdmi_ctrl/hdmi/vsync_i_1/O
                         net (fo=1, routed)           0.000     1.063    hdmi_ctrl/hdmi/vsync0
    SLICE_X138Y19        FDRE                                         r  hdmi_ctrl/hdmi/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.005     1.005    hdmi_ctrl/hdmi/clk25
    SLICE_X138Y19        FDRE                                         r  hdmi_ctrl/hdmi/vsync_reg/C
                         clock pessimism             -0.263     0.742    
    SLICE_X138Y19        FDRE (Hold_fdre_C_D)         0.092     0.834    hdmi_ctrl/hdmi/vsync_reg
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/col_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.944%)  route 0.179ns (49.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.729     0.729    hdmi_ctrl/hdmi/clk25
    SLICE_X137Y18        FDRE                                         r  hdmi_ctrl/hdmi/col_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y18        FDRE (Prop_fdre_C_Q)         0.141     0.870 r  hdmi_ctrl/hdmi/col_x_reg[5]/Q
                         net (fo=10, routed)          0.179     1.049    hdmi_ctrl/hdmi/x[5]
    SLICE_X136Y19        LUT6 (Prop_lut6_I4_O)        0.045     1.094 r  hdmi_ctrl/hdmi/hsync_i_1/O
                         net (fo=1, routed)           0.000     1.094    hdmi_ctrl/hdmi/hsync0
    SLICE_X136Y19        FDRE                                         r  hdmi_ctrl/hdmi/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.005     1.005    hdmi_ctrl/hdmi/clk25
    SLICE_X136Y19        FDRE                                         r  hdmi_ctrl/hdmi/hsync_reg/C
                         clock pessimism             -0.263     0.742    
    SLICE_X136Y19        FDRE (Hold_fdre_C_D)         0.120     0.862    hdmi_ctrl/hdmi/hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/row_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/row_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.730     0.730    hdmi_ctrl/hdmi/clk25
    SLICE_X139Y17        FDRE                                         r  hdmi_ctrl/hdmi/row_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y17        FDRE (Prop_fdre_C_Q)         0.141     0.871 r  hdmi_ctrl/hdmi/row_y_reg[4]/Q
                         net (fo=9, routed)           0.145     1.016    hdmi_ctrl/hdmi/y[4]
    SLICE_X139Y17        LUT5 (Prop_lut5_I0_O)        0.045     1.061 r  hdmi_ctrl/hdmi/row_y[4]_i_1/O
                         net (fo=2, routed)           0.000     1.061    hdmi_ctrl/hdmi/D[4]
    SLICE_X139Y17        FDRE                                         r  hdmi_ctrl/hdmi/row_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.007     1.007    hdmi_ctrl/hdmi/clk25
    SLICE_X139Y17        FDRE                                         r  hdmi_ctrl/hdmi/row_y_reg[4]/C
                         clock pessimism             -0.277     0.730    
    SLICE_X139Y17        FDRE (Hold_fdre_C_D)         0.092     0.822    hdmi_ctrl/hdmi/row_y_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/col_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/col_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.743%)  route 0.153ns (42.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.730     0.730    hdmi_ctrl/hdmi/clk25
    SLICE_X136Y17        FDRE                                         r  hdmi_ctrl/hdmi/col_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y17        FDRE (Prop_fdre_C_Q)         0.164     0.894 r  hdmi_ctrl/hdmi/col_x_reg[3]/Q
                         net (fo=10, routed)          0.153     1.047    hdmi_ctrl/hdmi/x[3]
    SLICE_X137Y17        LUT5 (Prop_lut5_I1_O)        0.045     1.092 r  hdmi_ctrl/hdmi/col_x[4]_i_1/O
                         net (fo=2, routed)           0.000     1.092    hdmi_ctrl/hdmi/col_x_reg[8]_0[4]
    SLICE_X137Y17        FDRE                                         r  hdmi_ctrl/hdmi/col_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.007     1.007    hdmi_ctrl/hdmi/clk25
    SLICE_X137Y17        FDRE                                         r  hdmi_ctrl/hdmi/col_x_reg[4]/C
                         clock pessimism             -0.264     0.743    
    SLICE_X137Y17        FDRE (Hold_fdre_C_D)         0.092     0.835    hdmi_ctrl/hdmi/col_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/row_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/row_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.753     0.753    hdmi_ctrl/hdmi/clk25
    SLICE_X140Y18        FDRE                                         r  hdmi_ctrl/hdmi/row_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y18        FDRE (Prop_fdre_C_Q)         0.164     0.917 f  hdmi_ctrl/hdmi/row_y_reg[0]/Q
                         net (fo=11, routed)          0.175     1.092    hdmi_ctrl/hdmi/y[0]
    SLICE_X140Y18        LUT2 (Prop_lut2_I1_O)        0.045     1.137 r  hdmi_ctrl/hdmi/row_y[0]_i_1/O
                         net (fo=2, routed)           0.000     1.137    hdmi_ctrl/hdmi/D[0]
    SLICE_X140Y18        FDRE                                         r  hdmi_ctrl/hdmi/row_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.031     1.031    hdmi_ctrl/hdmi/clk25
    SLICE_X140Y18        FDRE                                         r  hdmi_ctrl/hdmi/row_y_reg[0]/C
                         clock pessimism             -0.278     0.753    
    SLICE_X140Y18        FDRE (Hold_fdre_C_D)         0.120     0.873    hdmi_ctrl/hdmi/row_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/col_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/col_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.163%)  route 0.178ns (48.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.730     0.730    hdmi_ctrl/hdmi/clk25
    SLICE_X137Y17        FDRE                                         r  hdmi_ctrl/hdmi/col_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y17        FDRE (Prop_fdre_C_Q)         0.141     0.871 r  hdmi_ctrl/hdmi/col_x_reg[6]/Q
                         net (fo=9, routed)           0.178     1.048    hdmi_ctrl/hdmi/x[6]
    SLICE_X137Y17        LUT5 (Prop_lut5_I0_O)        0.045     1.093 r  hdmi_ctrl/hdmi/col_x[6]_i_1/O
                         net (fo=2, routed)           0.000     1.093    hdmi_ctrl/hdmi/col_x_reg[8]_0[6]
    SLICE_X137Y17        FDRE                                         r  hdmi_ctrl/hdmi/col_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.007     1.007    hdmi_ctrl/hdmi/clk25
    SLICE_X137Y17        FDRE                                         r  hdmi_ctrl/hdmi/col_x_reg[6]/C
                         clock pessimism             -0.277     0.730    
    SLICE_X137Y17        FDRE (Hold_fdre_C_D)         0.092     0.822    hdmi_ctrl/hdmi/col_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/col_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/col_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.700%)  route 0.188ns (50.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.730     0.730    hdmi_ctrl/hdmi/clk25
    SLICE_X138Y17        FDRE                                         r  hdmi_ctrl/hdmi/col_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y17        FDRE (Prop_fdre_C_Q)         0.141     0.871 r  hdmi_ctrl/hdmi/col_x_reg[0]/Q
                         net (fo=9, routed)           0.188     1.059    hdmi_ctrl/hdmi/x[0]
    SLICE_X138Y17        LUT3 (Prop_lut3_I1_O)        0.045     1.104 r  hdmi_ctrl/hdmi/col_x[2]_i_1/O
                         net (fo=2, routed)           0.000     1.104    hdmi_ctrl/hdmi/col_x_reg[8]_0[2]
    SLICE_X138Y17        FDRE                                         r  hdmi_ctrl/hdmi/col_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.007     1.007    hdmi_ctrl/hdmi/clk25
    SLICE_X138Y17        FDRE                                         r  hdmi_ctrl/hdmi/col_x_reg[2]/C
                         clock pessimism             -0.277     0.730    
    SLICE_X138Y17        FDRE (Hold_fdre_C_D)         0.092     0.822    hdmi_ctrl/hdmi/col_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/encode_G/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_G/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.724     0.724    hdmi_ctrl/hdmi/encode_G/clk25
    SLICE_X50Y46         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.141     0.865 r  hdmi_ctrl/hdmi/encode_G/cnt_reg[1]/Q
                         net (fo=12, routed)          0.197     1.062    hdmi_ctrl/hdmi/encode_G/cnt_reg_n_0_[1]
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.107 r  hdmi_ctrl/hdmi/encode_G/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.107    hdmi_ctrl/hdmi/encode_G/cnt[1]_i_1__1_n_0
    SLICE_X50Y46         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.002     1.002    hdmi_ctrl/hdmi/encode_G/clk25
    SLICE_X50Y46         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/cnt_reg[1]/C
                         clock pessimism             -0.278     0.724    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.091     0.815    hdmi_ctrl/hdmi/encode_G/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/row_y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/row_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.729     0.729    hdmi_ctrl/hdmi/clk25
    SLICE_X138Y18        FDRE                                         r  hdmi_ctrl/hdmi/row_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y18        FDRE (Prop_fdre_C_Q)         0.141     0.870 r  hdmi_ctrl/hdmi/row_y_reg[8]/Q
                         net (fo=6, routed)           0.237     1.107    hdmi_ctrl/hdmi/y[8]
    SLICE_X138Y18        LUT5 (Prop_lut5_I0_O)        0.045     1.152 r  hdmi_ctrl/hdmi/row_y[8]_i_1/O
                         net (fo=2, routed)           0.000     1.152    hdmi_ctrl/hdmi/D[8]
    SLICE_X138Y18        FDRE                                         r  hdmi_ctrl/hdmi/row_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.006     1.006    hdmi_ctrl/hdmi/clk25
    SLICE_X138Y18        FDRE                                         r  hdmi_ctrl/hdmi/row_y_reg[8]/C
                         clock pessimism             -0.277     0.729    
    SLICE_X138Y18        FDRE (Hold_fdre_C_D)         0.092     0.821    hdmi_ctrl/hdmi/row_y_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/col_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/col_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.323%)  route 0.215ns (50.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.729     0.729    hdmi_ctrl/hdmi/clk25
    SLICE_X136Y18        FDRE                                         r  hdmi_ctrl/hdmi/col_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y18        FDRE (Prop_fdre_C_Q)         0.164     0.893 f  hdmi_ctrl/hdmi/col_x_reg[9]/Q
                         net (fo=8, routed)           0.088     0.981    hdmi_ctrl/hdmi/x[9]
    SLICE_X137Y18        LUT6 (Prop_lut6_I1_O)        0.045     1.026 r  hdmi_ctrl/hdmi/col_x[5]_i_1/O
                         net (fo=2, routed)           0.127     1.153    hdmi_ctrl/hdmi/col_x_reg[8]_0[5]
    SLICE_X137Y18        FDRE                                         r  hdmi_ctrl/hdmi/col_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.006     1.006    hdmi_ctrl/hdmi/clk25
    SLICE_X137Y18        FDRE                                         r  hdmi_ctrl/hdmi/col_x_reg[5]/C
                         clock pessimism             -0.264     0.742    
    SLICE_X137Y18        FDRE (Hold_fdre_C_D)         0.070     0.812    hdmi_ctrl/hdmi/col_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.341    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mult_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    mult_clk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mult_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X114Y39    hdmi_ctrl/hdmi/active_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X138Y17    hdmi_ctrl/hdmi/col_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X137Y17    hdmi_ctrl/hdmi/col_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X138Y17    hdmi_ctrl/hdmi/col_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X136Y17    hdmi_ctrl/hdmi/col_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X137Y17    hdmi_ctrl/hdmi/col_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X137Y18    hdmi_ctrl/hdmi/col_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X137Y17    hdmi_ctrl/hdmi/col_x_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mult_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X136Y19    hdmi_ctrl/hdmi/hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X138Y19    hdmi_ctrl/hdmi/vsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X138Y17    hdmi_ctrl/hdmi/col_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X137Y17    hdmi_ctrl/hdmi/col_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X138Y17    hdmi_ctrl/hdmi/col_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X136Y17    hdmi_ctrl/hdmi/col_x_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X137Y17    hdmi_ctrl/hdmi/col_x_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X137Y17    hdmi_ctrl/hdmi/col_x_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X137Y17    hdmi_ctrl/hdmi/col_x_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y50     hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X123Y42    hdmi_ctrl/hdmi/encode_B/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X114Y39    hdmi_ctrl/hdmi/active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X138Y17    hdmi_ctrl/hdmi/col_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X137Y17    hdmi_ctrl/hdmi/col_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X138Y17    hdmi_ctrl/hdmi/col_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X136Y17    hdmi_ctrl/hdmi/col_x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X137Y17    hdmi_ctrl/hdmi/col_x_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X137Y18    hdmi_ctrl/hdmi/col_x_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X137Y17    hdmi_ctrl/hdmi/col_x_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X137Y17    hdmi_ctrl/hdmi/col_x_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mult_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    mult_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mult_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mult_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mult_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mult_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  div4/CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/ap_CS_fsm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 0.967ns (16.074%)  route 5.049ns (83.926%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -3.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT3 (Prop_lut3_I0_O)        0.117    12.859 r  sccb/idxPixel1_reg_406[18]_i_1/O
                         net (fo=22, routed)          1.245    14.104    process/image_filer/idxPixel1_reg_406_reg[18]_0
    SLICE_X77Y86         LUT5 (Prop_lut5_I4_O)        0.332    14.436 r  process/image_filer/ap_CS_fsm[8]_i_1/O
                         net (fo=1, routed)           0.000    14.436    process/image_filer/ap_NS_fsm[8]
    SLICE_X77Y86         FDRE                                         r  process/image_filer/ap_CS_fsm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.692    15.192    process/image_filer/CLK
    SLICE_X77Y86         FDRE                                         r  process/image_filer/ap_CS_fsm_reg[8]/C
                         clock pessimism              0.185    15.377    
                         clock uncertainty           -0.035    15.341    
    SLICE_X77Y86         FDRE (Setup_fdre_C_D)        0.029    15.370    process/image_filer/ap_CS_fsm_reg[8]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -14.437    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/idxPixel1_reg_406_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 0.635ns (11.930%)  route 4.688ns (88.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT3 (Prop_lut3_I0_O)        0.117    12.859 r  sccb/idxPixel1_reg_406[18]_i_1/O
                         net (fo=22, routed)          0.884    13.743    process/image_filer/idxPixel1_reg_406_reg[18]_0
    SLICE_X79Y84         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.683    15.183    process/image_filer/CLK
    SLICE_X79Y84         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[15]/C
                         clock pessimism              0.185    15.368    
                         clock uncertainty           -0.035    15.332    
    SLICE_X79Y84         FDRE (Setup_fdre_C_R)       -0.637    14.695    process/image_filer/idxPixel1_reg_406_reg[15]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/idxPixel1_reg_406_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 0.635ns (11.930%)  route 4.688ns (88.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT3 (Prop_lut3_I0_O)        0.117    12.859 r  sccb/idxPixel1_reg_406[18]_i_1/O
                         net (fo=22, routed)          0.884    13.743    process/image_filer/idxPixel1_reg_406_reg[18]_0
    SLICE_X79Y84         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.683    15.183    process/image_filer/CLK
    SLICE_X79Y84         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[4]/C
                         clock pessimism              0.185    15.368    
                         clock uncertainty           -0.035    15.332    
    SLICE_X79Y84         FDRE (Setup_fdre_C_R)       -0.637    14.695    process/image_filer/idxPixel1_reg_406_reg[4]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/idxPixel1_reg_406_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 0.635ns (11.930%)  route 4.688ns (88.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT3 (Prop_lut3_I0_O)        0.117    12.859 r  sccb/idxPixel1_reg_406[18]_i_1/O
                         net (fo=22, routed)          0.884    13.743    process/image_filer/idxPixel1_reg_406_reg[18]_0
    SLICE_X79Y84         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.683    15.183    process/image_filer/CLK
    SLICE_X79Y84         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[6]/C
                         clock pessimism              0.185    15.368    
                         clock uncertainty           -0.035    15.332    
    SLICE_X79Y84         FDRE (Setup_fdre_C_R)       -0.637    14.695    process/image_filer/idxPixel1_reg_406_reg[6]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/idxPixel1_reg_406_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 0.635ns (11.930%)  route 4.688ns (88.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT3 (Prop_lut3_I0_O)        0.117    12.859 r  sccb/idxPixel1_reg_406[18]_i_1/O
                         net (fo=22, routed)          0.884    13.743    process/image_filer/idxPixel1_reg_406_reg[18]_0
    SLICE_X79Y84         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.683    15.183    process/image_filer/CLK
    SLICE_X79Y84         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[9]/C
                         clock pessimism              0.185    15.368    
                         clock uncertainty           -0.035    15.332    
    SLICE_X79Y84         FDRE (Setup_fdre_C_R)       -0.637    14.695    process/image_filer/idxPixel1_reg_406_reg[9]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/idxPixel1_reg_406_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 0.635ns (12.162%)  route 4.586ns (87.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 15.184 - 10.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT3 (Prop_lut3_I0_O)        0.117    12.859 r  sccb/idxPixel1_reg_406[18]_i_1/O
                         net (fo=22, routed)          0.783    13.642    process/image_filer/idxPixel1_reg_406_reg[18]_0
    SLICE_X80Y85         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.684    15.184    process/image_filer/CLK
    SLICE_X80Y85         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[10]/C
                         clock pessimism              0.185    15.369    
                         clock uncertainty           -0.035    15.333    
    SLICE_X80Y85         FDRE (Setup_fdre_C_R)       -0.732    14.601    process/image_filer/idxPixel1_reg_406_reg[10]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/idxPixel1_reg_406_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 0.635ns (12.162%)  route 4.586ns (87.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 15.184 - 10.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT3 (Prop_lut3_I0_O)        0.117    12.859 r  sccb/idxPixel1_reg_406[18]_i_1/O
                         net (fo=22, routed)          0.783    13.642    process/image_filer/idxPixel1_reg_406_reg[18]_0
    SLICE_X80Y85         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.684    15.184    process/image_filer/CLK
    SLICE_X80Y85         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[12]/C
                         clock pessimism              0.185    15.369    
                         clock uncertainty           -0.035    15.333    
    SLICE_X80Y85         FDRE (Setup_fdre_C_R)       -0.732    14.601    process/image_filer/idxPixel1_reg_406_reg[12]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/idxPixel1_reg_406_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 0.635ns (12.162%)  route 4.586ns (87.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 15.184 - 10.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT3 (Prop_lut3_I0_O)        0.117    12.859 r  sccb/idxPixel1_reg_406[18]_i_1/O
                         net (fo=22, routed)          0.783    13.642    process/image_filer/idxPixel1_reg_406_reg[18]_0
    SLICE_X80Y85         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.684    15.184    process/image_filer/CLK
    SLICE_X80Y85         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[17]/C
                         clock pessimism              0.185    15.369    
                         clock uncertainty           -0.035    15.333    
    SLICE_X80Y85         FDRE (Setup_fdre_C_R)       -0.732    14.601    process/image_filer/idxPixel1_reg_406_reg[17]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/idxPixel1_reg_406_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 0.635ns (12.167%)  route 4.584ns (87.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT3 (Prop_lut3_I0_O)        0.117    12.859 r  sccb/idxPixel1_reg_406[18]_i_1/O
                         net (fo=22, routed)          0.780    13.639    process/image_filer/idxPixel1_reg_406_reg[18]_0
    SLICE_X79Y82         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.681    15.181    process/image_filer/CLK
    SLICE_X79Y82         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[1]/C
                         clock pessimism              0.185    15.366    
                         clock uncertainty           -0.035    15.330    
    SLICE_X79Y82         FDRE (Setup_fdre_C_R)       -0.637    14.693    process/image_filer/idxPixel1_reg_406_reg[1]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -13.639    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/idxPixel1_reg_406_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 0.635ns (12.167%)  route 4.584ns (87.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT3 (Prop_lut3_I0_O)        0.117    12.859 r  sccb/idxPixel1_reg_406[18]_i_1/O
                         net (fo=22, routed)          0.780    13.639    process/image_filer/idxPixel1_reg_406_reg[18]_0
    SLICE_X79Y82         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.681    15.181    process/image_filer/CLK
    SLICE_X79Y82         FDRE                                         r  process/image_filer/idxPixel1_reg_406_reg[3]/C
                         clock pessimism              0.185    15.366    
                         clock uncertainty           -0.035    15.330    
    SLICE_X79Y82         FDRE (Setup_fdre_C_R)       -0.637    14.693    process/image_filer/idxPixel1_reg_406_reg[3]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -13.639    
  -------------------------------------------------------------------
                         slack                                  1.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.375ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/tmp_9_reg_1448_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.209ns (12.056%)  route 1.525ns (87.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.525     4.274    dbi_sw/loop_block1[1].d/init_done
    SLICE_X79Y99         LUT6 (Prop_lut6_I3_O)        0.045     4.319 r  dbi_sw/loop_block1[1].d/tmp_9_reg_1448[0]_i_1/O
                         net (fo=1, routed)           0.000     4.319    process/image_filer/tmp_9_reg_1448_reg[0]_1
    SLICE_X79Y99         FDRE                                         r  process/image_filer/tmp_9_reg_1448_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.908     2.101    process/image_filer/CLK
    SLICE_X79Y99         FDRE                                         r  process/image_filer/tmp_9_reg_1448_reg[0]/C
                         clock pessimism             -0.248     1.853    
    SLICE_X79Y99         FDRE (Hold_fdre_C_D)         0.091     1.944    process/image_filer/tmp_9_reg_1448_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.589ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/tmp_1_reg_1411_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.209ns (10.751%)  route 1.735ns (89.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.735     4.484    process/image_filer/init_done
    SLICE_X85Y89         LUT4 (Prop_lut4_I2_O)        0.045     4.529 r  process/image_filer/tmp_1_reg_1411[0]_i_1/O
                         net (fo=1, routed)           0.000     4.529    process/image_filer/tmp_1_reg_1411[0]_i_1_n_0
    SLICE_X85Y89         FDRE                                         r  process/image_filer/tmp_1_reg_1411_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.904     2.097    process/image_filer/CLK
    SLICE_X85Y89         FDRE                                         r  process/image_filer/tmp_1_reg_1411_reg[0]/C
                         clock pessimism             -0.248     1.849    
    SLICE_X85Y89         FDRE (Hold_fdre_C_D)         0.092     1.941    process/image_filer/tmp_1_reg_1411_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           4.529    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.670ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/ap_enable_reg_pp0_iter0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.254ns (12.545%)  route 1.771ns (87.455%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.444     4.193    sccb/init_done
    SLICE_X82Y99         LUT3 (Prop_lut3_I0_O)        0.045     4.238 r  sccb/countWait_reg_383[18]_i_1/O
                         net (fo=104, routed)         0.327     4.565    process/image_filer/CEB2
    SLICE_X83Y92         LUT5 (Prop_lut5_I3_O)        0.045     4.610 r  process/image_filer/ap_enable_reg_pp0_iter0_i_1/O
                         net (fo=1, routed)           0.000     4.610    process/image_filer/ap_enable_reg_pp0_iter0_i_1_n_0
    SLICE_X83Y92         FDRE                                         r  process/image_filer/ap_enable_reg_pp0_iter0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.904     2.097    process/image_filer/CLK
    SLICE_X83Y92         FDRE                                         r  process/image_filer/ap_enable_reg_pp0_iter0_reg/C
                         clock pessimism             -0.248     1.849    
    SLICE_X83Y92         FDRE (Hold_fdre_C_D)         0.091     1.940    process/image_filer/ap_enable_reg_pp0_iter0_reg
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           4.610    
  -------------------------------------------------------------------
                         slack                                  2.670    

Slack (MET) :             2.687ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/ap_enable_reg_pp0_iter7_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.254ns (12.423%)  route 1.791ns (87.577%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 f  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.444     4.193    sccb/init_done
    SLICE_X82Y99         LUT3 (Prop_lut3_I0_O)        0.045     4.238 f  sccb/countWait_reg_383[18]_i_1/O
                         net (fo=104, routed)         0.347     4.585    process/image_filer/CEB2
    SLICE_X86Y93         LUT6 (Prop_lut6_I2_O)        0.045     4.630 r  process/image_filer/ap_enable_reg_pp0_iter7_i_1/O
                         net (fo=1, routed)           0.000     4.630    process/image_filer/ap_enable_reg_pp0_iter7_i_1_n_0
    SLICE_X86Y93         FDRE                                         r  process/image_filer/ap_enable_reg_pp0_iter7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.906     2.099    process/image_filer/CLK
    SLICE_X86Y93         FDRE                                         r  process/image_filer/ap_enable_reg_pp0_iter7_reg/C
                         clock pessimism             -0.248     1.851    
    SLICE_X86Y93         FDRE (Hold_fdre_C_D)         0.092     1.943    process/image_filer/ap_enable_reg_pp0_iter7_reg
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           4.630    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.701ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/idxRow_reg_359_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.209ns (10.574%)  route 1.767ns (89.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.444     4.193    sccb/init_done
    SLICE_X82Y99         LUT3 (Prop_lut3_I0_O)        0.045     4.238 r  sccb/countWait_reg_383[18]_i_1/O
                         net (fo=104, routed)         0.324     4.562    process/image_filer/CEB2
    SLICE_X80Y96         FDRE                                         r  process/image_filer/idxRow_reg_359_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.907     2.100    process/image_filer/CLK
    SLICE_X80Y96         FDRE                                         r  process/image_filer/idxRow_reg_359_reg[28]/C
                         clock pessimism             -0.248     1.852    
    SLICE_X80Y96         FDRE (Hold_fdre_C_R)         0.009     1.861    process/image_filer/idxRow_reg_359_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           4.562    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.701ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/idxRow_reg_359_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.209ns (10.574%)  route 1.767ns (89.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.444     4.193    sccb/init_done
    SLICE_X82Y99         LUT3 (Prop_lut3_I0_O)        0.045     4.238 r  sccb/countWait_reg_383[18]_i_1/O
                         net (fo=104, routed)         0.324     4.562    process/image_filer/CEB2
    SLICE_X80Y96         FDRE                                         r  process/image_filer/idxRow_reg_359_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.907     2.100    process/image_filer/CLK
    SLICE_X80Y96         FDRE                                         r  process/image_filer/idxRow_reg_359_reg[29]/C
                         clock pessimism             -0.248     1.852    
    SLICE_X80Y96         FDRE (Hold_fdre_C_R)         0.009     1.861    process/image_filer/idxRow_reg_359_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           4.562    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.701ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/idxRow_reg_359_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.209ns (10.574%)  route 1.767ns (89.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.444     4.193    sccb/init_done
    SLICE_X82Y99         LUT3 (Prop_lut3_I0_O)        0.045     4.238 r  sccb/countWait_reg_383[18]_i_1/O
                         net (fo=104, routed)         0.324     4.562    process/image_filer/CEB2
    SLICE_X80Y96         FDRE                                         r  process/image_filer/idxRow_reg_359_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.907     2.100    process/image_filer/CLK
    SLICE_X80Y96         FDRE                                         r  process/image_filer/idxRow_reg_359_reg[31]/C
                         clock pessimism             -0.248     1.852    
    SLICE_X80Y96         FDRE (Hold_fdre_C_R)         0.009     1.861    process/image_filer/idxRow_reg_359_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           4.562    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.734ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/idxRow_reg_359_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.209ns (10.402%)  route 1.800ns (89.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.444     4.193    sccb/init_done
    SLICE_X82Y99         LUT3 (Prop_lut3_I0_O)        0.045     4.238 r  sccb/countWait_reg_383[18]_i_1/O
                         net (fo=104, routed)         0.356     4.594    process/image_filer/CEB2
    SLICE_X80Y93         FDRE                                         r  process/image_filer/idxRow_reg_359_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.907     2.100    process/image_filer/CLK
    SLICE_X80Y93         FDRE                                         r  process/image_filer/idxRow_reg_359_reg[17]/C
                         clock pessimism             -0.248     1.852    
    SLICE_X80Y93         FDRE (Hold_fdre_C_R)         0.009     1.861    process/image_filer/idxRow_reg_359_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           4.594    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.734ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/idxRow_reg_359_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.209ns (10.402%)  route 1.800ns (89.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.444     4.193    sccb/init_done
    SLICE_X82Y99         LUT3 (Prop_lut3_I0_O)        0.045     4.238 r  sccb/countWait_reg_383[18]_i_1/O
                         net (fo=104, routed)         0.356     4.594    process/image_filer/CEB2
    SLICE_X80Y93         FDRE                                         r  process/image_filer/idxRow_reg_359_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.907     2.100    process/image_filer/CLK
    SLICE_X80Y93         FDRE                                         r  process/image_filer/idxRow_reg_359_reg[18]/C
                         clock pessimism             -0.248     1.852    
    SLICE_X80Y93         FDRE (Hold_fdre_C_R)         0.009     1.861    process/image_filer/idxRow_reg_359_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           4.594    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.734ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/image_filer/idxRow_reg_359_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.209ns (10.402%)  route 1.800ns (89.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.444     4.193    sccb/init_done
    SLICE_X82Y99         LUT3 (Prop_lut3_I0_O)        0.045     4.238 r  sccb/countWait_reg_383[18]_i_1/O
                         net (fo=104, routed)         0.356     4.594    process/image_filer/CEB2
    SLICE_X80Y93         FDRE                                         r  process/image_filer/idxRow_reg_359_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.907     2.100    process/image_filer/CLK
    SLICE_X80Y93         FDRE                                         r  process/image_filer/idxRow_reg_359_reg[21]/C
                         clock pessimism             -0.248     1.852    
    SLICE_X80Y93         FDRE (Hold_fdre_C_R)         0.009     1.861    process/image_filer/idxRow_reg_359_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           4.594    
  -------------------------------------------------------------------
                         slack                                  2.734    





---------------------------------------------------------------------------------------------------
From Clock:  OV7670_PCLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       38.633ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.633ns  (required time - arrival time)
  Source:                 process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.272ns  (logic 0.518ns (40.728%)  route 0.754ns (59.272%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87                                      0.000     0.000 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.754     1.272    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X89Y87         FDRE                                         r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X89Y87         FDRE (Setup_fdre_C_D)       -0.095    39.905    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.272    
  -------------------------------------------------------------------
                         slack                                 38.633    

Slack (MET) :             38.669ns  (required time - arrival time)
  Source:                 process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.067ns  (logic 0.478ns (44.813%)  route 0.589ns (55.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87                                      0.000     0.000 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.589     1.067    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X89Y87         FDRE                                         r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X89Y87         FDRE (Setup_fdre_C_D)       -0.264    39.736    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.736    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 38.669    

Slack (MET) :             38.704ns  (required time - arrival time)
  Source:                 process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.773%)  route 0.609ns (59.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89                                      0.000     0.000 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.609     1.028    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X89Y91         FDRE                                         r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X89Y91         FDRE (Setup_fdre_C_D)       -0.268    39.732    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 38.704    

Slack (MET) :             38.779ns  (required time - arrival time)
  Source:                 process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.709%)  route 0.586ns (58.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y90                                      0.000     0.000 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X91Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.586     1.005    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X90Y90         FDRE                                         r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X90Y90         FDRE (Setup_fdre_C_D)       -0.216    39.784    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.784    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 38.779    

Slack (MET) :             38.832ns  (required time - arrival time)
  Source:                 process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.901ns  (logic 0.419ns (46.500%)  route 0.482ns (53.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y90                                      0.000     0.000 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X91Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.482     0.901    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X91Y91         FDRE                                         r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X91Y91         FDRE (Setup_fdre_C_D)       -0.267    39.733    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.733    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                 38.832    

Slack (MET) :             38.844ns  (required time - arrival time)
  Source:                 process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.937ns  (logic 0.478ns (51.014%)  route 0.459ns (48.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91                                      0.000     0.000 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X92Y91         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.459     0.937    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X92Y92         FDRE                                         r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X92Y92         FDRE (Setup_fdre_C_D)       -0.219    39.781    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.781    
                         arrival time                          -0.937    
  -------------------------------------------------------------------
                         slack                                 38.844    

Slack (MET) :             38.868ns  (required time - arrival time)
  Source:                 process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.089ns  (logic 0.518ns (47.570%)  route 0.571ns (52.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91                                      0.000     0.000 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X92Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.571     1.089    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X92Y92         FDRE                                         r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X92Y92         FDRE (Setup_fdre_C_D)       -0.043    39.957    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         39.957    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                 38.868    

Slack (MET) :             38.903ns  (required time - arrival time)
  Source:                 process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.423%)  route 0.594ns (56.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y90                                      0.000     0.000 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X91Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.594     1.050    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X90Y90         FDRE                                         r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X90Y90         FDRE (Setup_fdre_C_D)       -0.047    39.953    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 38.903    

Slack (MET) :             38.946ns  (required time - arrival time)
  Source:                 process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.009ns  (logic 0.518ns (51.320%)  route 0.491ns (48.680%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91                                      0.000     0.000 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X92Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.491     1.009    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X92Y92         FDRE                                         r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X92Y92         FDRE (Setup_fdre_C_D)       -0.045    39.955    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.955    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 38.946    

Slack (MET) :             39.008ns  (required time - arrival time)
  Source:                 process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.947ns  (logic 0.456ns (48.127%)  route 0.491ns (51.873%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y90                                      0.000     0.000 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X91Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.491     0.947    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X90Y90         FDRE                                         r  process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X90Y90         FDRE (Setup_fdre_C_D)       -0.045    39.955    process/frame_read/frame_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         39.955    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                 39.008    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  div2/clkb

Setup :            0  Failing Endpoints,  Worst Slack        2.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.038ns  (logic 4.161ns (18.062%)  route 18.877ns (81.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.336ns = ( 28.336 - 20.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.196     2.196    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     6.205 r  hdmi_ctrl/index0/P[2]
                         net (fo=2, routed)           3.440     9.645    hdmi_ctrl/hdmi/P[2]
    SLICE_X143Y17        LUT2 (Prop_lut2_I0_O)        0.152     9.797 r  hdmi_ctrl/hdmi/buffer_r_i_17/O
                         net (fo=147, routed)        15.437    25.234    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.030    28.336    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    28.336    
                         clock uncertainty           -0.193    28.143    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.768    27.375    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         27.375    
                         arrival time                         -25.234    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/row_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.113ns  (logic 0.828ns (3.582%)  route 22.285ns (96.418%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        6.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 28.143 - 20.000 ) 
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.044     2.044    hdmi_ctrl/hdmi/clk25
    SLICE_X139Y17        FDRE                                         r  hdmi_ctrl/hdmi/row_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y17        FDRE (Prop_fdre_C_Q)         0.456     2.500 f  hdmi_ctrl/hdmi/row_y_reg[5]/Q
                         net (fo=10, routed)          1.918     4.418    hdmi_ctrl/hdmi/encode_G/active_reg_1[0]
    SLICE_X137Y19        LUT4 (Prop_lut4_I0_O)        0.124     4.542 f  hdmi_ctrl/hdmi/encode_G/row_y[9]_i_4/O
                         net (fo=3, routed)           1.376     5.918    hdmi_ctrl/hdmi/encode_G/row_y_reg[5]
    SLICE_X137Y19        LUT5 (Prop_lut5_I0_O)        0.124     6.042 r  hdmi_ctrl/hdmi/encode_G/active_i_2/O
                         net (fo=85, routed)          3.408     9.450    hdmi_ctrl/hdmi/active0
    SLICE_X144Y16        LUT2 (Prop_lut2_I1_O)        0.124     9.574 r  hdmi_ctrl/hdmi/buffer_r_i_14/O
                         net (fo=147, routed)        15.583    25.157    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y15         RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.837    28.143    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    28.143    
                         clock uncertainty           -0.193    27.950    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    27.384    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         27.384    
                         arrival time                         -25.157    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.134ns  (logic 4.133ns (17.866%)  route 19.001ns (82.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.336ns = ( 28.336 - 20.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.196     2.196    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     6.205 r  hdmi_ctrl/index0/P[14]
                         net (fo=2, routed)           3.274     9.479    hdmi_ctrl/hdmi/P[14]
    SLICE_X144Y18        LUT2 (Prop_lut2_I0_O)        0.124     9.603 r  hdmi_ctrl/hdmi/buffer_r_i_5/O
                         net (fo=144, routed)        15.726    25.329    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.030    28.336    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    28.336    
                         clock uncertainty           -0.193    28.143    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    27.577    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         27.577    
                         arrival time                         -25.329    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.122ns  (logic 4.133ns (17.875%)  route 18.989ns (82.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.336ns = ( 28.336 - 20.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.196     2.196    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     6.205 r  hdmi_ctrl/index0/P[8]
                         net (fo=2, routed)           3.183     9.388    hdmi_ctrl/hdmi/P[8]
    SLICE_X143Y17        LUT2 (Prop_lut2_I0_O)        0.124     9.512 r  hdmi_ctrl/hdmi/buffer_r_i_11/O
                         net (fo=147, routed)        15.805    25.318    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.030    28.336    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    28.336    
                         clock uncertainty           -0.193    28.143    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    27.577    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         27.577    
                         arrival time                         -25.318    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.867ns  (logic 4.126ns (18.043%)  route 18.741ns (81.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.336ns = ( 28.336 - 20.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.196     2.196    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     6.205 r  hdmi_ctrl/index0/P[13]
                         net (fo=2, routed)           3.345     9.550    hdmi_ctrl/hdmi/P[13]
    SLICE_X144Y18        LUT2 (Prop_lut2_I0_O)        0.117     9.667 r  hdmi_ctrl/hdmi/buffer_r_i_6/O
                         net (fo=147, routed)        15.396    25.063    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.030    28.336    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    28.336    
                         clock uncertainty           -0.193    28.143    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.790    27.353    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         27.353    
                         arrival time                         -25.063    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.857ns  (logic 4.126ns (18.051%)  route 18.731ns (81.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.334ns = ( 28.334 - 20.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.196     2.196    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     6.205 r  hdmi_ctrl/index0/P[13]
                         net (fo=2, routed)           3.345     9.550    hdmi_ctrl/hdmi/P[13]
    SLICE_X144Y18        LUT2 (Prop_lut2_I0_O)        0.117     9.667 r  hdmi_ctrl/hdmi/buffer_r_i_6/O
                         net (fo=147, routed)        15.386    25.053    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.028    28.334    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    28.334    
                         clock uncertainty           -0.193    28.141    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.790    27.351    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         27.351    
                         arrival time                         -25.053    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/row_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.233ns  (logic 0.828ns (3.564%)  route 22.405ns (96.436%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        6.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.336ns = ( 28.336 - 20.000 ) 
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.044     2.044    hdmi_ctrl/hdmi/clk25
    SLICE_X139Y17        FDRE                                         r  hdmi_ctrl/hdmi/row_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y17        FDRE (Prop_fdre_C_Q)         0.456     2.500 f  hdmi_ctrl/hdmi/row_y_reg[5]/Q
                         net (fo=10, routed)          1.918     4.418    hdmi_ctrl/hdmi/encode_G/active_reg_1[0]
    SLICE_X137Y19        LUT4 (Prop_lut4_I0_O)        0.124     4.542 f  hdmi_ctrl/hdmi/encode_G/row_y[9]_i_4/O
                         net (fo=3, routed)           1.376     5.918    hdmi_ctrl/hdmi/encode_G/row_y_reg[5]
    SLICE_X137Y19        LUT5 (Prop_lut5_I0_O)        0.124     6.042 r  hdmi_ctrl/hdmi/encode_G/active_i_2/O
                         net (fo=85, routed)          3.408     9.450    hdmi_ctrl/hdmi/active0
    SLICE_X144Y16        LUT2 (Prop_lut2_I1_O)        0.124     9.574 r  hdmi_ctrl/hdmi/buffer_r_i_14/O
                         net (fo=147, routed)        15.703    25.277    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.030    28.336    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    28.336    
                         clock uncertainty           -0.193    28.143    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    27.577    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         27.577    
                         arrival time                         -25.277    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/row_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.985ns  (logic 0.854ns (3.715%)  route 22.131ns (96.285%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        6.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.336ns = ( 28.336 - 20.000 ) 
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.044     2.044    hdmi_ctrl/hdmi/clk25
    SLICE_X139Y17        FDRE                                         r  hdmi_ctrl/hdmi/row_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y17        FDRE (Prop_fdre_C_Q)         0.456     2.500 f  hdmi_ctrl/hdmi/row_y_reg[5]/Q
                         net (fo=10, routed)          1.918     4.418    hdmi_ctrl/hdmi/encode_G/active_reg_1[0]
    SLICE_X137Y19        LUT4 (Prop_lut4_I0_O)        0.124     4.542 f  hdmi_ctrl/hdmi/encode_G/row_y[9]_i_4/O
                         net (fo=3, routed)           1.376     5.918    hdmi_ctrl/hdmi/encode_G/row_y_reg[5]
    SLICE_X137Y19        LUT5 (Prop_lut5_I0_O)        0.124     6.042 r  hdmi_ctrl/hdmi/encode_G/active_i_2/O
                         net (fo=85, routed)          3.408     9.450    hdmi_ctrl/hdmi/active0
    SLICE_X144Y16        LUT2 (Prop_lut2_I1_O)        0.150     9.600 r  hdmi_ctrl/hdmi/buffer_r_i_15/O
                         net (fo=147, routed)        15.430    25.030    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.030    28.336    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    28.336    
                         clock uncertainty           -0.193    28.143    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.790    27.353    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         27.353    
                         arrival time                         -25.030    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.027ns  (logic 4.133ns (17.949%)  route 18.894ns (82.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.336ns = ( 28.336 - 20.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.196     2.196    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     6.205 r  hdmi_ctrl/index0/P[6]
                         net (fo=2, routed)           3.449     9.654    hdmi_ctrl/hdmi/P[6]
    SLICE_X144Y16        LUT2 (Prop_lut2_I0_O)        0.124     9.778 r  hdmi_ctrl/hdmi/buffer_r_i_13/O
                         net (fo=147, routed)        15.445    25.223    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.030    28.336    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    28.336    
                         clock uncertainty           -0.193    28.143    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    27.577    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         27.577    
                         arrival time                         -25.223    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (div2/clkb rise@20.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.009ns  (logic 4.133ns (17.962%)  route 18.876ns (82.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.334ns = ( 28.334 - 20.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.196     2.196    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     6.205 r  hdmi_ctrl/index0/P[8]
                         net (fo=2, routed)           3.183     9.388    hdmi_ctrl/hdmi/P[8]
    SLICE_X143Y17        LUT2 (Prop_lut2_I0_O)        0.124     9.512 r  hdmi_ctrl/hdmi/buffer_r_i_11/O
                         net (fo=147, routed)        15.693    25.205    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.544    25.044    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.418    25.462 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.753    26.215    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    26.306 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.028    28.334    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    28.334    
                         clock uncertainty           -0.193    28.141    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    27.575    buffer_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         27.575    
                         arrival time                         -25.205    
  -------------------------------------------------------------------
                         slack                                  2.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 1.571ns (21.391%)  route 5.773ns (78.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.912ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     1.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    -2.665 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    -0.091    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.061     2.061    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.471     3.532 r  hdmi_ctrl/index0/P[16]
                         net (fo=2, routed)           2.427     5.959    hdmi_ctrl/hdmi/P[16]
    SLICE_X144Y18        LUT2 (Prop_lut2_I0_O)        0.100     6.059 r  hdmi_ctrl/hdmi/buffer_r_i_3/O
                         net (fo=84, routed)          3.346     9.405    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[4]
    SLICE_X142Y32        FDRE                                         r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.108     8.912    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X142Y32        FDRE                                         r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.000     8.912    
                         clock uncertainty            0.193     9.105    
    SLICE_X142Y32        FDRE (Hold_fdre_C_D)         0.243     9.348    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.348    
                         arrival time                           9.405    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 1.571ns (20.800%)  route 5.982ns (79.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.959ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     1.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    -2.665 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    -0.091    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.061     2.061    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      1.471     3.532 r  hdmi_ctrl/index0/P[0]
                         net (fo=2, routed)           2.742     6.274    hdmi_ctrl/hdmi/P[0]
    SLICE_X144Y17        LUT2 (Prop_lut2_I0_O)        0.100     6.374 r  hdmi_ctrl/hdmi/buffer_r_i_19/O
                         net (fo=147, routed)         3.240     9.614    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X8Y3          RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.155     8.959    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y3          RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     8.959    
                         clock uncertainty            0.193     9.152    
    RAMB36_X8Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.360     9.512    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -9.512    
                         arrival time                           9.614    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.391ns  (logic 1.589ns (21.500%)  route 5.802ns (78.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.955ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     1.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    -2.665 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    -0.091    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.061     2.061    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      1.471     3.532 r  hdmi_ctrl/index0/P[1]
                         net (fo=2, routed)           2.705     6.237    hdmi_ctrl/hdmi/P[1]
    SLICE_X144Y16        LUT2 (Prop_lut2_I0_O)        0.118     6.355 r  hdmi_ctrl/hdmi/buffer_r_i_18/O
                         net (fo=147, routed)         3.097     9.452    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X7Y3          RAMB36E1                                     r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.151     8.955    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y3          RAMB36E1                                     r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     8.955    
                         clock uncertainty            0.193     9.148    
    RAMB36_X7Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.196     9.344    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -9.344    
                         arrival time                           9.452    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.549ns  (logic 1.571ns (20.811%)  route 5.978ns (79.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.949ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     1.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    -2.665 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    -0.091    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.061     2.061    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      1.471     3.532 r  hdmi_ctrl/index0/P[0]
                         net (fo=2, routed)           2.742     6.274    hdmi_ctrl/hdmi/P[0]
    SLICE_X144Y17        LUT2 (Prop_lut2_I0_O)        0.100     6.374 r  hdmi_ctrl/hdmi/buffer_r_i_19/O
                         net (fo=147, routed)         3.236     9.610    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X7Y4          RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.145     8.949    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y4          RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     8.949    
                         clock uncertainty            0.193     9.142    
    RAMB36_X7Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.360     9.502    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -9.502    
                         arrival time                           9.610    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/col_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 0.618ns (8.156%)  route 6.959ns (91.844%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        7.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.949ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     1.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    -2.665 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    -0.091    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.907     1.907    hdmi_ctrl/hdmi/clk25
    SLICE_X136Y18        FDRE                                         r  hdmi_ctrl/hdmi/col_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y18        FDRE (Prop_fdre_C_Q)         0.418     2.325 r  hdmi_ctrl/hdmi/col_x_reg[9]/Q
                         net (fo=8, routed)           1.465     3.790    hdmi_ctrl/hdmi/encode_G/active_reg_0[2]
    SLICE_X137Y19        LUT5 (Prop_lut5_I1_O)        0.100     3.890 f  hdmi_ctrl/hdmi/encode_G/active_i_2/O
                         net (fo=85, routed)          3.019     6.908    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_8
    SLICE_X140Y25        LUT6 (Prop_lut6_I1_O)        0.100     7.008 r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_280_LOPT_REMAP/O
                         net (fo=1, routed)           2.476     9.484    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_186
    RAMB36_X7Y4          RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.145     8.949    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y4          RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     8.949    
                         clock uncertainty            0.193     9.142    
    RAMB36_X7Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.227     9.369    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -9.369    
                         arrival time                           9.484    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.382ns  (logic 1.592ns (21.565%)  route 5.790ns (78.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.955ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     1.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    -2.665 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    -0.091    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.061     2.061    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      1.471     3.532 r  hdmi_ctrl/index0/P[4]
                         net (fo=2, routed)           2.357     5.889    hdmi_ctrl/hdmi/P[4]
    SLICE_X144Y16        LUT2 (Prop_lut2_I0_O)        0.121     6.010 r  hdmi_ctrl/hdmi/buffer_r_i_15/O
                         net (fo=147, routed)         3.434     9.443    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X7Y3          RAMB36E1                                     r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.151     8.955    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y3          RAMB36E1                                     r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     8.955    
                         clock uncertainty            0.193     9.148    
    RAMB36_X7Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.179     9.327    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -9.327    
                         arrival time                           9.443    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.437ns  (logic 1.589ns (21.365%)  route 5.848ns (78.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.959ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     1.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    -2.665 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    -0.091    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.061     2.061    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      1.471     3.532 r  hdmi_ctrl/index0/P[15]
                         net (fo=62, routed)          2.614     6.146    hdmi_ctrl/hdmi/P[15]
    SLICE_X144Y18        LUT2 (Prop_lut2_I0_O)        0.118     6.264 r  hdmi_ctrl/hdmi/buffer_r_i_4/O
                         net (fo=132, routed)         3.234     9.498    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X8Y3          RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.155     8.959    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y3          RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     8.959    
                         clock uncertainty            0.193     9.152    
    RAMB36_X8Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.193     9.345    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -9.345    
                         arrival time                           9.498    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 1.593ns (21.436%)  route 5.838ns (78.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.949ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     1.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    -2.665 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    -0.091    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.061     2.061    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      1.471     3.532 r  hdmi_ctrl/index0/P[12]
                         net (fo=2, routed)           2.708     6.240    hdmi_ctrl/hdmi/P[12]
    SLICE_X143Y17        LUT2 (Prop_lut2_I0_O)        0.122     6.362 r  hdmi_ctrl/hdmi/buffer_r_i_7/O
                         net (fo=150, routed)         3.131     9.493    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X7Y4          RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.145     8.949    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y4          RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     8.949    
                         clock uncertainty            0.193     9.142    
    RAMB36_X7Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.192     9.334    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -9.334    
                         arrival time                           9.493    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 1.564ns (21.005%)  route 5.882ns (78.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.949ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     1.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    -2.665 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    -0.091    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.061     2.061    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      1.471     3.532 r  hdmi_ctrl/index0/P[10]
                         net (fo=2, routed)           2.589     6.121    hdmi_ctrl/hdmi/P[10]
    SLICE_X144Y17        LUT2 (Prop_lut2_I0_O)        0.093     6.214 r  hdmi_ctrl/hdmi/buffer_r_i_9/O
                         net (fo=147, routed)         3.293     9.507    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X7Y4          RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.145     8.949    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y4          RAMB36E1                                     r  buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     8.949    
                         clock uncertainty            0.193     9.142    
    RAMB36_X7Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.196     9.338    buffer_b/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -9.338    
                         arrival time                           9.507    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 hdmi_ctrl/index0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             div2/clkb
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (div2/clkb rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 1.589ns (21.320%)  route 5.864ns (78.680%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.955ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     1.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    -2.665 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    -0.091    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.061     2.061    hdmi_ctrl/clk25
    DSP48_X7Y7           DSP48E1                                      r  hdmi_ctrl/index0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y7           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      1.471     3.532 r  hdmi_ctrl/index0/P[15]
                         net (fo=62, routed)          2.614     6.146    hdmi_ctrl/hdmi/P[15]
    SLICE_X144Y18        LUT2 (Prop_lut2_I0_O)        0.118     6.264 r  hdmi_ctrl/hdmi/buffer_r_i_4/O
                         net (fo=132, routed)         3.250     9.514    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X7Y3          RAMB36E1                                     r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664     5.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518     5.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841     6.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     6.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.151     8.955    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y3          RAMB36E1                                     r  buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     8.955    
                         clock uncertainty            0.193     9.148    
    RAMB36_X7Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.193     9.341    buffer_g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -9.341    
                         arrival time                           9.514    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  div4/CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/axi_write_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.923ns  (logic 1.024ns (12.924%)  route 6.899ns (87.076%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 47.885 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          3.786    39.854    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT2 (Prop_lut2_I0_O)        0.116    39.970 r  dbi/loop_block1[0].d/axi_write_data[7]_i_3/O
                         net (fo=5, routed)           0.785    40.755    uart/data_i_reg[0]_0
    SLICE_X158Y108       LUT6 (Prop_lut6_I0_O)        0.328    41.083 r  uart/axi_write_data[7]_i_2/O
                         net (fo=9, routed)           1.060    42.143    uart/axi_write_data[7]_i_2_n_0
    SLICE_X159Y107       LUT2 (Prop_lut2_I0_O)        0.124    42.267 r  uart/axi_write_data[7]_i_1/O
                         net (fo=7, routed)           1.269    43.535    uart/axi_write_data[7]_i_1_n_0
    SLICE_X159Y107       FDRE                                         r  uart/axi_write_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.710    47.885    uart/OV7670_XCLK_OBUF_BUFG
    SLICE_X159Y107       FDRE                                         r  uart/axi_write_data_reg[1]/C
                         clock pessimism              0.185    48.070    
                         clock uncertainty           -0.035    48.035    
    SLICE_X159Y107       FDRE (Setup_fdre_C_R)       -0.429    47.606    uart/axi_write_data_reg[1]
  -------------------------------------------------------------------
                         required time                         47.606    
                         arrival time                         -43.535    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/axi_write_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.923ns  (logic 1.024ns (12.924%)  route 6.899ns (87.076%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 47.885 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          3.786    39.854    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT2 (Prop_lut2_I0_O)        0.116    39.970 r  dbi/loop_block1[0].d/axi_write_data[7]_i_3/O
                         net (fo=5, routed)           0.785    40.755    uart/data_i_reg[0]_0
    SLICE_X158Y108       LUT6 (Prop_lut6_I0_O)        0.328    41.083 r  uart/axi_write_data[7]_i_2/O
                         net (fo=9, routed)           1.060    42.143    uart/axi_write_data[7]_i_2_n_0
    SLICE_X159Y107       LUT2 (Prop_lut2_I0_O)        0.124    42.267 r  uart/axi_write_data[7]_i_1/O
                         net (fo=7, routed)           1.269    43.535    uart/axi_write_data[7]_i_1_n_0
    SLICE_X159Y107       FDRE                                         r  uart/axi_write_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.710    47.885    uart/OV7670_XCLK_OBUF_BUFG
    SLICE_X159Y107       FDRE                                         r  uart/axi_write_data_reg[2]/C
                         clock pessimism              0.185    48.070    
                         clock uncertainty           -0.035    48.035    
    SLICE_X159Y107       FDRE (Setup_fdre_C_R)       -0.429    47.606    uart/axi_write_data_reg[2]
  -------------------------------------------------------------------
                         required time                         47.606    
                         arrival time                         -43.535    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/axi_write_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.923ns  (logic 1.024ns (12.924%)  route 6.899ns (87.076%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 47.885 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          3.786    39.854    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT2 (Prop_lut2_I0_O)        0.116    39.970 r  dbi/loop_block1[0].d/axi_write_data[7]_i_3/O
                         net (fo=5, routed)           0.785    40.755    uart/data_i_reg[0]_0
    SLICE_X158Y108       LUT6 (Prop_lut6_I0_O)        0.328    41.083 r  uart/axi_write_data[7]_i_2/O
                         net (fo=9, routed)           1.060    42.143    uart/axi_write_data[7]_i_2_n_0
    SLICE_X159Y107       LUT2 (Prop_lut2_I0_O)        0.124    42.267 r  uart/axi_write_data[7]_i_1/O
                         net (fo=7, routed)           1.269    43.535    uart/axi_write_data[7]_i_1_n_0
    SLICE_X159Y107       FDRE                                         r  uart/axi_write_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.710    47.885    uart/OV7670_XCLK_OBUF_BUFG
    SLICE_X159Y107       FDRE                                         r  uart/axi_write_data_reg[3]/C
                         clock pessimism              0.185    48.070    
                         clock uncertainty           -0.035    48.035    
    SLICE_X159Y107       FDRE (Setup_fdre_C_R)       -0.429    47.606    uart/axi_write_data_reg[3]
  -------------------------------------------------------------------
                         required time                         47.606    
                         arrival time                         -43.535    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/axi_write_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.923ns  (logic 1.024ns (12.924%)  route 6.899ns (87.076%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 47.885 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          3.786    39.854    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT2 (Prop_lut2_I0_O)        0.116    39.970 r  dbi/loop_block1[0].d/axi_write_data[7]_i_3/O
                         net (fo=5, routed)           0.785    40.755    uart/data_i_reg[0]_0
    SLICE_X158Y108       LUT6 (Prop_lut6_I0_O)        0.328    41.083 r  uart/axi_write_data[7]_i_2/O
                         net (fo=9, routed)           1.060    42.143    uart/axi_write_data[7]_i_2_n_0
    SLICE_X159Y107       LUT2 (Prop_lut2_I0_O)        0.124    42.267 r  uart/axi_write_data[7]_i_1/O
                         net (fo=7, routed)           1.269    43.535    uart/axi_write_data[7]_i_1_n_0
    SLICE_X159Y107       FDRE                                         r  uart/axi_write_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.710    47.885    uart/OV7670_XCLK_OBUF_BUFG
    SLICE_X159Y107       FDRE                                         r  uart/axi_write_data_reg[5]/C
                         clock pessimism              0.185    48.070    
                         clock uncertainty           -0.035    48.035    
    SLICE_X159Y107       FDRE (Setup_fdre_C_R)       -0.429    47.606    uart/axi_write_data_reg[5]
  -------------------------------------------------------------------
                         required time                         47.606    
                         arrival time                         -43.535    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/axi_write_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.920ns  (logic 1.024ns (12.930%)  route 6.896ns (87.070%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 47.885 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          3.786    39.854    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT2 (Prop_lut2_I0_O)        0.116    39.970 r  dbi/loop_block1[0].d/axi_write_data[7]_i_3/O
                         net (fo=5, routed)           0.785    40.755    uart/data_i_reg[0]_0
    SLICE_X158Y108       LUT6 (Prop_lut6_I0_O)        0.328    41.083 r  uart/axi_write_data[7]_i_2/O
                         net (fo=9, routed)           1.060    42.143    uart/axi_write_data[7]_i_2_n_0
    SLICE_X159Y107       LUT2 (Prop_lut2_I0_O)        0.124    42.267 r  uart/axi_write_data[7]_i_1/O
                         net (fo=7, routed)           1.265    43.532    uart/axi_write_data[7]_i_1_n_0
    SLICE_X157Y107       FDRE                                         r  uart/axi_write_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.710    47.885    uart/OV7670_XCLK_OBUF_BUFG
    SLICE_X157Y107       FDRE                                         r  uart/axi_write_data_reg[0]/C
                         clock pessimism              0.185    48.070    
                         clock uncertainty           -0.035    48.035    
    SLICE_X157Y107       FDRE (Setup_fdre_C_R)       -0.429    47.606    uart/axi_write_data_reg[0]
  -------------------------------------------------------------------
                         required time                         47.606    
                         arrival time                         -43.532    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/axi_write_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.920ns  (logic 1.024ns (12.930%)  route 6.896ns (87.070%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 47.885 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          3.786    39.854    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT2 (Prop_lut2_I0_O)        0.116    39.970 r  dbi/loop_block1[0].d/axi_write_data[7]_i_3/O
                         net (fo=5, routed)           0.785    40.755    uart/data_i_reg[0]_0
    SLICE_X158Y108       LUT6 (Prop_lut6_I0_O)        0.328    41.083 r  uart/axi_write_data[7]_i_2/O
                         net (fo=9, routed)           1.060    42.143    uart/axi_write_data[7]_i_2_n_0
    SLICE_X159Y107       LUT2 (Prop_lut2_I0_O)        0.124    42.267 r  uart/axi_write_data[7]_i_1/O
                         net (fo=7, routed)           1.265    43.532    uart/axi_write_data[7]_i_1_n_0
    SLICE_X157Y107       FDRE                                         r  uart/axi_write_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.710    47.885    uart/OV7670_XCLK_OBUF_BUFG
    SLICE_X157Y107       FDRE                                         r  uart/axi_write_data_reg[6]/C
                         clock pessimism              0.185    48.070    
                         clock uncertainty           -0.035    48.035    
    SLICE_X157Y107       FDRE (Setup_fdre_C_R)       -0.429    47.606    uart/axi_write_data_reg[6]
  -------------------------------------------------------------------
                         required time                         47.606    
                         arrival time                         -43.532    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/axi_write_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.920ns  (logic 1.024ns (12.930%)  route 6.896ns (87.070%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 47.885 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          3.786    39.854    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT2 (Prop_lut2_I0_O)        0.116    39.970 r  dbi/loop_block1[0].d/axi_write_data[7]_i_3/O
                         net (fo=5, routed)           0.785    40.755    uart/data_i_reg[0]_0
    SLICE_X158Y108       LUT6 (Prop_lut6_I0_O)        0.328    41.083 r  uart/axi_write_data[7]_i_2/O
                         net (fo=9, routed)           1.060    42.143    uart/axi_write_data[7]_i_2_n_0
    SLICE_X159Y107       LUT2 (Prop_lut2_I0_O)        0.124    42.267 r  uart/axi_write_data[7]_i_1/O
                         net (fo=7, routed)           1.265    43.532    uart/axi_write_data[7]_i_1_n_0
    SLICE_X157Y107       FDRE                                         r  uart/axi_write_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.710    47.885    uart/OV7670_XCLK_OBUF_BUFG
    SLICE_X157Y107       FDRE                                         r  uart/axi_write_data_reg[7]/C
                         clock pessimism              0.185    48.070    
                         clock uncertainty           -0.035    48.035    
    SLICE_X157Y107       FDRE (Setup_fdre_C_R)       -0.429    47.606    uart/axi_write_data_reg[7]
  -------------------------------------------------------------------
                         required time                         47.606    
                         arrival time                         -43.532    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.489ns  (logic 0.580ns (7.745%)  route 6.909ns (92.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.042ns = ( 48.042 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 f  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          2.992    39.060    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X154Y99        LUT1 (Prop_lut1_I0_O)        0.124    39.184 r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=58, routed)          3.917    43.101    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg_0
    SLICE_X160Y80        FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.867    48.042    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X160Y80        FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
                         clock pessimism              0.185    48.227    
                         clock uncertainty           -0.035    48.192    
    SLICE_X160Y80        FDRE (Setup_fdre_C_R)       -0.429    47.763    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]
  -------------------------------------------------------------------
                         required time                         47.763    
                         arrival time                         -43.101    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.489ns  (logic 0.580ns (7.745%)  route 6.909ns (92.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.042ns = ( 48.042 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 f  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          2.992    39.060    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X154Y99        LUT1 (Prop_lut1_I0_O)        0.124    39.184 r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=58, routed)          3.917    43.101    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg_0
    SLICE_X160Y80        FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.867    48.042    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X160Y80        FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/C
                         clock pessimism              0.185    48.227    
                         clock uncertainty           -0.035    48.192    
    SLICE_X160Y80        FDRE (Setup_fdre_C_R)       -0.429    47.763    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]
  -------------------------------------------------------------------
                         required time                         47.763    
                         arrival time                         -43.101    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.489ns  (logic 0.580ns (7.745%)  route 6.909ns (92.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.042ns = ( 48.042 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 f  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          2.992    39.060    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X154Y99        LUT1 (Prop_lut1_I0_O)        0.124    39.184 r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=58, routed)          3.917    43.101    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg_0
    SLICE_X160Y80        FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.867    48.042    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X160Y80        FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[2]/C
                         clock pessimism              0.185    48.227    
                         clock uncertainty           -0.035    48.192    
    SLICE_X160Y80        FDRE (Setup_fdre_C_R)       -0.429    47.763    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[2]
  -------------------------------------------------------------------
                         required time                         47.763    
                         arrival time                         -43.101    
  -------------------------------------------------------------------
                         slack                                  4.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.186ns (8.765%)  route 1.936ns (91.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          1.936     3.708    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aresetn
    SLICE_X153Y105       LUT5 (Prop_lut5_I4_O)        0.045     3.753 r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/status_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.753    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_4
    SLICE_X153Y105       FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.893     3.455    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X153Y105       FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                         clock pessimism             -0.248     3.206    
    SLICE_X153Y105       FDRE (Hold_fdre_C_D)         0.091     3.297    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.186ns (8.223%)  route 2.076ns (91.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          2.076     3.848    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aresetn
    SLICE_X154Y107       LUT5 (Prop_lut5_I3_O)        0.045     3.893 r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/status_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.893    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_3
    SLICE_X154Y107       FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.892     3.454    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X154Y107       FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
                         clock pessimism             -0.248     3.205    
    SLICE_X154Y107       FDRE (Hold_fdre_C_D)         0.120     3.325    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/master_axi/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.186ns (8.160%)  route 2.093ns (91.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 f  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          2.093     3.866    uart/master_axi/RESETn_clean
    SLICE_X148Y107       LUT6 (Prop_lut6_I4_O)        0.045     3.911 r  uart/master_axi/axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     3.911    uart/master_axi/axi_araddr[3]_i_1_n_0
    SLICE_X148Y107       FDRE                                         r  uart/master_axi/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.891     3.453    uart/master_axi/OV7670_XCLK_OBUF_BUFG
    SLICE_X148Y107       FDRE                                         r  uart/master_axi/axi_araddr_reg[3]/C
                         clock pessimism             -0.248     3.204    
    SLICE_X148Y107       FDRE (Hold_fdre_C_D)         0.121     3.325    uart/master_axi/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/com_reg/D
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.300ns (12.986%)  route 2.010ns (87.014%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          1.703     3.475    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT2 (Prop_lut2_I0_O)        0.048     3.523 r  dbi/loop_block1[0].d/axi_write_data[7]_i_3/O
                         net (fo=5, routed)           0.308     3.831    uart/master_axi/data_i_reg[0]
    SLICE_X158Y109       LUT6 (Prop_lut6_I1_O)        0.111     3.942 r  uart/master_axi/com_i_1/O
                         net (fo=1, routed)           0.000     3.942    uart/master_axi_n_9
    SLICE_X158Y109       FDRE                                         r  uart/com_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.919     3.481    uart/OV7670_XCLK_OBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  uart/com_reg/C
                         clock pessimism             -0.248     3.232    
    SLICE_X158Y109       FDRE (Hold_fdre_C_D)         0.121     3.353    uart/com_reg
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/master_axi/axi_araddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.186ns (8.151%)  route 2.096ns (91.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          2.096     3.868    uart/master_axi/RESETn_clean
    SLICE_X148Y107       LUT6 (Prop_lut6_I4_O)        0.045     3.913 r  uart/master_axi/axi_araddr[2]_i_1/O
                         net (fo=1, routed)           0.000     3.913    uart/master_axi/axi_araddr[2]_i_1_n_0
    SLICE_X148Y107       FDRE                                         r  uart/master_axi/axi_araddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.891     3.453    uart/master_axi/OV7670_XCLK_OBUF_BUFG
    SLICE_X148Y107       FDRE                                         r  uart/master_axi/axi_araddr_reg[2]/C
                         clock pessimism             -0.248     3.204    
    SLICE_X148Y107       FDRE (Hold_fdre_C_D)         0.120     3.324    uart/master_axi/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/axi_uartlite_0/U0/UARTLITE_CORE_I/rx_Data_Present_Pre_reg/D
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.186ns (7.955%)  route 2.152ns (92.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          2.152     3.924    uart/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X154Y107       LUT4 (Prop_lut4_I1_O)        0.045     3.969 r  uart/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rx_Data_Present_Pre_i_1/O
                         net (fo=1, routed)           0.000     3.969    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/rx_Data_Present_Pre_reg_0
    SLICE_X154Y107       FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/rx_Data_Present_Pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.892     3.454    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X154Y107       FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/rx_Data_Present_Pre_reg/C
                         clock pessimism             -0.248     3.205    
    SLICE_X154Y107       FDRE (Hold_fdre_C_D)         0.121     3.326    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/rx_Data_Present_Pre_reg
  -------------------------------------------------------------------
                         required time                         -3.326    
                         arrival time                           3.969    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/master_axi/axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.186ns (7.924%)  route 2.161ns (92.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 f  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          2.161     3.934    uart/master_axi/RESETn_clean
    SLICE_X148Y107       LUT6 (Prop_lut6_I4_O)        0.045     3.979 r  uart/master_axi/axi_awaddr[3]_i_1/O
                         net (fo=1, routed)           0.000     3.979    uart/master_axi/axi_awaddr[3]_i_1_n_0
    SLICE_X148Y107       FDRE                                         r  uart/master_axi/axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.891     3.453    uart/master_axi/OV7670_XCLK_OBUF_BUFG
    SLICE_X148Y107       FDRE                                         r  uart/master_axi/axi_awaddr_reg[3]/C
                         clock pessimism             -0.248     3.204    
    SLICE_X148Y107       FDRE (Hold_fdre_C_D)         0.121     3.325    uart/master_axi/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.979    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/master_axi/axi_awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.186ns (7.870%)  route 2.177ns (92.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 f  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          2.177     3.950    uart/master_axi/RESETn_clean
    SLICE_X148Y107       LUT6 (Prop_lut6_I4_O)        0.045     3.995 r  uart/master_axi/axi_awaddr[2]_i_1/O
                         net (fo=1, routed)           0.000     3.995    uart/master_axi/axi_awaddr[2]_i_1_n_0
    SLICE_X148Y107       FDRE                                         r  uart/master_axi/axi_awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.891     3.453    uart/master_axi/OV7670_XCLK_OBUF_BUFG
    SLICE_X148Y107       FDRE                                         r  uart/master_axi/axi_awaddr_reg[2]/C
                         clock pessimism             -0.248     3.204    
    SLICE_X148Y107       FDRE (Hold_fdre_C_D)         0.121     3.325    uart/master_axi/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.995    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/init_trans_reg/D
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.186ns (7.672%)  route 2.238ns (92.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          2.238     4.011    uart/master_axi/RESETn_clean
    SLICE_X160Y108       LUT6 (Prop_lut6_I3_O)        0.045     4.056 r  uart/master_axi/init_trans_i_1/O
                         net (fo=1, routed)           0.000     4.056    uart/master_axi_n_8
    SLICE_X160Y108       FDRE                                         r  uart/init_trans_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.920     3.482    uart/OV7670_XCLK_OBUF_BUFG
    SLICE_X160Y108       FDRE                                         r  uart/init_trans_reg/C
                         clock pessimism             -0.248     3.233    
    SLICE_X160Y108       FDRE (Hold_fdre_C_D)         0.091     3.324    uart/init_trans_reg
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           4.056    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             div4/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.186ns (8.023%)  route 2.132ns (91.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 f  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          1.433     3.206    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X154Y104       LUT2 (Prop_lut2_I1_O)        0.045     3.251 r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.699     3.950    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X154Y104       FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.893     3.455    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X154Y104       FDRE                                         r  uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                         clock pessimism             -0.248     3.206    
    SLICE_X154Y104       FDRE (Hold_fdre_C_R)         0.009     3.215    uart/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.950    
  -------------------------------------------------------------------
                         slack                                  0.734    





---------------------------------------------------------------------------------------------------
From Clock:  div4/CLK
  To Clock:  OV7670_PCLK

Setup :            0  Failing Endpoints,  Worst Slack       34.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.902ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.205ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/frame_read/ov7670_read/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.642ns (18.185%)  route 2.888ns (81.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.110ns = ( 46.110 - 40.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          2.888    11.827    process/frame_read/ov7670_read/init_done
    SLICE_X102Y94        LUT4 (Prop_lut4_I2_O)        0.124    11.951 r  process/frame_read/ov7670_read/ready_i_1/O
                         net (fo=1, routed)           0.000    11.951    process/frame_read/ov7670_read/ready_i_1_n_0
    SLICE_X102Y94        FDRE                                         r  process/frame_read/ov7670_read/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.721    46.110    process/frame_read/ov7670_read/OV7670_PCLK_IBUF_BUFG
    SLICE_X102Y94        FDRE                                         r  process/frame_read/ov7670_read/ready_reg/C
                         clock pessimism              0.000    46.110    
                         clock uncertainty           -0.035    46.074    
    SLICE_X102Y94        FDRE (Setup_fdre_C_D)        0.081    46.155    process/frame_read/ov7670_read/ready_reg
  -------------------------------------------------------------------
                         required time                         46.155    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                 34.205    

Slack (MET) :             34.244ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/frame_read/ov7670_read/FSM_sequential_exec_state_reg/D
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.642ns (18.411%)  route 2.845ns (81.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.110ns = ( 46.110 - 40.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          2.845    11.783    process/frame_read/ov7670_read/init_done
    SLICE_X102Y94        LUT6 (Prop_lut6_I1_O)        0.124    11.907 r  process/frame_read/ov7670_read/FSM_sequential_exec_state_i_1/O
                         net (fo=1, routed)           0.000    11.907    process/frame_read/ov7670_read/FSM_sequential_exec_state_i_1_n_0
    SLICE_X102Y94        FDRE                                         r  process/frame_read/ov7670_read/FSM_sequential_exec_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.721    46.110    process/frame_read/ov7670_read/OV7670_PCLK_IBUF_BUFG
    SLICE_X102Y94        FDRE                                         r  process/frame_read/ov7670_read/FSM_sequential_exec_state_reg/C
                         clock pessimism              0.000    46.110    
                         clock uncertainty           -0.035    46.074    
    SLICE_X102Y94        FDRE (Setup_fdre_C_D)        0.077    46.151    process/frame_read/ov7670_read/FSM_sequential_exec_state_reg
  -------------------------------------------------------------------
                         required time                         46.151    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                 34.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/frame_read/ov7670_read/FSM_sequential_exec_state_reg/D
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.209ns (13.905%)  route 1.294ns (86.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.294     4.043    process/frame_read/ov7670_read/init_done
    SLICE_X102Y94        LUT6 (Prop_lut6_I1_O)        0.045     4.088 r  process/frame_read/ov7670_read/FSM_sequential_exec_state_i_1/O
                         net (fo=1, routed)           0.000     4.088    process/frame_read/ov7670_read/FSM_sequential_exec_state_i_1_n_0
    SLICE_X102Y94        FDRE                                         r  process/frame_read/ov7670_read/FSM_sequential_exec_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.926     3.031    process/frame_read/ov7670_read/OV7670_PCLK_IBUF_BUFG
    SLICE_X102Y94        FDRE                                         r  process/frame_read/ov7670_read/FSM_sequential_exec_state_reg/C
                         clock pessimism              0.000     3.031    
                         clock uncertainty            0.035     3.066    
    SLICE_X102Y94        FDRE (Hold_fdre_C_D)         0.120     3.186    process/frame_read/ov7670_read/FSM_sequential_exec_state_reg
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           4.088    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            process/frame_read/ov7670_read/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.209ns (13.692%)  route 1.317ns (86.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.317     4.067    process/frame_read/ov7670_read/init_done
    SLICE_X102Y94        LUT4 (Prop_lut4_I2_O)        0.045     4.112 r  process/frame_read/ov7670_read/ready_i_1/O
                         net (fo=1, routed)           0.000     4.112    process/frame_read/ov7670_read/ready_i_1_n_0
    SLICE_X102Y94        FDRE                                         r  process/frame_read/ov7670_read/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.926     3.031    process/frame_read/ov7670_read/OV7670_PCLK_IBUF_BUFG
    SLICE_X102Y94        FDRE                                         r  process/frame_read/ov7670_read/ready_reg/C
                         clock pessimism              0.000     3.031    
                         clock uncertainty            0.035     3.066    
    SLICE_X102Y94        FDRE (Hold_fdre_C_D)         0.121     3.187    process/frame_read/ov7670_read/ready_reg
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.925    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk250_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_blue_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.580ns (21.218%)  route 2.154ns (78.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 5.704 - 4.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.049     2.049    hdmi_ctrl/hdmi/encode_B/clk25
    SLICE_X114Y44        FDRE                                         r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y44        FDRE (Prop_fdre_C_Q)         0.456     2.505 r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[1]/Q
                         net (fo=1, routed)           2.154     4.659    hdmi_ctrl/hdmi/encode_B_n_7
    SLICE_X71Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.783 r  hdmi_ctrl/hdmi/TMDS_blue_out[1]_i_1/O
                         net (fo=1, routed)           0.000     4.783    hdmi_ctrl/hdmi/TMDS_blue_out[1]_i_1_n_0
    SLICE_X71Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.704     5.704    hdmi_ctrl/hdmi/clk250
    SLICE_X71Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[1]/C
                         clock pessimism             -0.128     5.576    
                         clock uncertainty           -0.215     5.361    
    SLICE_X71Y50         FDRE (Setup_fdre_C_D)        0.031     5.392    hdmi_ctrl/hdmi/TMDS_blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                          5.392    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.312%)  route 2.142ns (78.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 5.704 - 4.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.049     2.049    hdmi_ctrl/hdmi/encode_B/clk25
    SLICE_X114Y44        FDRE                                         r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y44        FDRE (Prop_fdre_C_Q)         0.456     2.505 r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[3]/Q
                         net (fo=1, routed)           2.142     4.647    hdmi_ctrl/hdmi/encode_B_n_5
    SLICE_X72Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.771 r  hdmi_ctrl/hdmi/TMDS_blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000     4.771    hdmi_ctrl/hdmi/TMDS_blue_out[3]_i_1_n_0
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.704     5.704    hdmi_ctrl/hdmi/clk250
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[3]/C
                         clock pessimism             -0.128     5.576    
                         clock uncertainty           -0.215     5.361    
    SLICE_X72Y50         FDRE (Setup_fdre_C_D)        0.077     5.438    hdmi_ctrl/hdmi/TMDS_blue_out_reg[3]
  -------------------------------------------------------------------
                         required time                          5.438    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_blue_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.580ns (22.004%)  route 2.056ns (77.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 5.704 - 4.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.049     2.049    hdmi_ctrl/hdmi/encode_B/clk25
    SLICE_X115Y43        FDRE                                         r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y43        FDRE (Prop_fdre_C_Q)         0.456     2.505 r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[7]/Q
                         net (fo=1, routed)           2.056     4.561    hdmi_ctrl/hdmi/encode_B_n_1
    SLICE_X73Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.685 r  hdmi_ctrl/hdmi/TMDS_blue_out[7]_i_1/O
                         net (fo=1, routed)           0.000     4.685    hdmi_ctrl/hdmi/TMDS_blue_out[7]_i_1_n_0
    SLICE_X73Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.704     5.704    hdmi_ctrl/hdmi/clk250
    SLICE_X73Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[7]/C
                         clock pessimism             -0.128     5.576    
                         clock uncertainty           -0.215     5.361    
    SLICE_X73Y50         FDRE (Setup_fdre_C_D)        0.029     5.390    hdmi_ctrl/hdmi/TMDS_blue_out_reg[7]
  -------------------------------------------------------------------
                         required time                          5.390    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_blue_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.580ns (21.589%)  route 2.107ns (78.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 5.704 - 4.000 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.048     2.048    hdmi_ctrl/hdmi/encode_B/clk25
    SLICE_X115Y42        FDRE                                         r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y42        FDRE (Prop_fdre_C_Q)         0.456     2.504 r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[9]/Q
                         net (fo=1, routed)           2.107     4.611    hdmi_ctrl/hdmi/encode_B_n_9
    SLICE_X72Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.735 r  hdmi_ctrl/hdmi/TMDS_blue_out[9]_i_1/O
                         net (fo=1, routed)           0.000     4.735    hdmi_ctrl/hdmi/TMDS_blue_out[9]_i_1_n_0
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.704     5.704    hdmi_ctrl/hdmi/clk250
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[9]/C
                         clock pessimism             -0.128     5.576    
                         clock uncertainty           -0.215     5.361    
    SLICE_X72Y50         FDRE (Setup_fdre_C_D)        0.079     5.440    hdmi_ctrl/hdmi/TMDS_blue_out_reg[9]
  -------------------------------------------------------------------
                         required time                          5.440    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_blue_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.580ns (22.074%)  route 2.048ns (77.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 5.707 - 4.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.049     2.049    hdmi_ctrl/hdmi/encode_B/clk25
    SLICE_X115Y44        FDRE                                         r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y44        FDRE (Prop_fdre_C_Q)         0.456     2.505 r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[2]/Q
                         net (fo=1, routed)           2.048     4.553    hdmi_ctrl/hdmi/encode_B_n_6
    SLICE_X69Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.677 r  hdmi_ctrl/hdmi/TMDS_blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     4.677    hdmi_ctrl/hdmi/TMDS_blue_out[2]_i_1_n_0
    SLICE_X69Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.707     5.707    hdmi_ctrl/hdmi/clk250
    SLICE_X69Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[2]/C
                         clock pessimism             -0.128     5.579    
                         clock uncertainty           -0.215     5.364    
    SLICE_X69Y50         FDRE (Setup_fdre_C_D)        0.029     5.393    hdmi_ctrl/hdmi/TMDS_blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                          5.393    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_blue_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.580ns (21.751%)  route 2.086ns (78.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 5.704 - 4.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.049     2.049    hdmi_ctrl/hdmi/encode_B/clk25
    SLICE_X114Y43        FDRE                                         r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y43        FDRE (Prop_fdre_C_Q)         0.456     2.505 r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[4]/Q
                         net (fo=1, routed)           2.086     4.592    hdmi_ctrl/hdmi/encode_B_n_4
    SLICE_X72Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.716 r  hdmi_ctrl/hdmi/TMDS_blue_out[4]_i_1/O
                         net (fo=1, routed)           0.000     4.716    hdmi_ctrl/hdmi/TMDS_blue_out[4]_i_1_n_0
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.704     5.704    hdmi_ctrl/hdmi/clk250
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[4]/C
                         clock pessimism             -0.128     5.576    
                         clock uncertainty           -0.215     5.361    
    SLICE_X72Y50         FDRE (Setup_fdre_C_D)        0.081     5.442    hdmi_ctrl/hdmi/TMDS_blue_out_reg[4]
  -------------------------------------------------------------------
                         required time                          5.442    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_blue_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.580ns (22.335%)  route 2.017ns (77.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 5.704 - 4.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.049     2.049    hdmi_ctrl/hdmi/encode_B/clk25
    SLICE_X114Y43        FDRE                                         r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y43        FDRE (Prop_fdre_C_Q)         0.456     2.505 r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[5]/Q
                         net (fo=1, routed)           2.017     4.522    hdmi_ctrl/hdmi/encode_B_n_3
    SLICE_X71Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.646 r  hdmi_ctrl/hdmi/TMDS_blue_out[5]_i_1/O
                         net (fo=1, routed)           0.000     4.646    hdmi_ctrl/hdmi/TMDS_blue_out[5]_i_1_n_0
    SLICE_X71Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.704     5.704    hdmi_ctrl/hdmi/clk250
    SLICE_X71Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[5]/C
                         clock pessimism             -0.128     5.576    
                         clock uncertainty           -0.215     5.361    
    SLICE_X71Y50         FDRE (Setup_fdre_C_D)        0.031     5.392    hdmi_ctrl/hdmi/TMDS_blue_out_reg[5]
  -------------------------------------------------------------------
                         required time                          5.392    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_blue_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.580ns (23.049%)  route 1.936ns (76.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 5.704 - 4.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.049     2.049    hdmi_ctrl/hdmi/encode_B/clk25
    SLICE_X114Y44        FDRE                                         r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y44        FDRE (Prop_fdre_C_Q)         0.456     2.505 r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[0]/Q
                         net (fo=1, routed)           1.936     4.442    hdmi_ctrl/hdmi/encode_B_n_8
    SLICE_X71Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.566 r  hdmi_ctrl/hdmi/TMDS_blue_out[0]_i_1/O
                         net (fo=1, routed)           0.000     4.566    hdmi_ctrl/hdmi/TMDS_blue_out[0]_i_1_n_0
    SLICE_X71Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.704     5.704    hdmi_ctrl/hdmi/clk250
    SLICE_X71Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[0]/C
                         clock pessimism             -0.128     5.576    
                         clock uncertainty           -0.215     5.361    
    SLICE_X71Y50         FDRE (Setup_fdre_C_D)        0.029     5.390    hdmi_ctrl/hdmi/TMDS_blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                          5.390    
                         arrival time                          -4.566    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_blue_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.580ns (23.116%)  route 1.929ns (76.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 5.704 - 4.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.049     2.049    hdmi_ctrl/hdmi/encode_B/clk25
    SLICE_X114Y44        FDRE                                         r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y44        FDRE (Prop_fdre_C_Q)         0.456     2.505 r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[8]/Q
                         net (fo=1, routed)           1.929     4.435    hdmi_ctrl/hdmi/encode_B_n_0
    SLICE_X72Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.559 r  hdmi_ctrl/hdmi/TMDS_blue_out[8]_i_1/O
                         net (fo=1, routed)           0.000     4.559    hdmi_ctrl/hdmi/TMDS_blue_out[8]_i_1_n_0
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.704     5.704    hdmi_ctrl/hdmi/clk250
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[8]/C
                         clock pessimism             -0.128     5.576    
                         clock uncertainty           -0.215     5.361    
    SLICE_X72Y50         FDRE (Setup_fdre_C_D)        0.079     5.440    hdmi_ctrl/hdmi/TMDS_blue_out_reg[8]
  -------------------------------------------------------------------
                         required time                          5.440    
                         arrival time                          -4.559    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_red_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk250_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.608ns (25.387%)  route 1.787ns (74.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 5.707 - 4.000 ) 
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        2.106     2.106    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          2.026     2.026    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X51Y39         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.456     2.482 r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[2]/Q
                         net (fo=1, routed)           1.787     4.269    hdmi_ctrl/hdmi/encode_R_n_2
    SLICE_X69Y50         LUT3 (Prop_lut3_I0_O)        0.152     4.421 r  hdmi_ctrl/hdmi/TMDS_red_out[2]_i_1/O
                         net (fo=1, routed)           0.000     4.421    hdmi_ctrl/hdmi/TMDS_red_out[2]_i_1_n_0
    SLICE_X69Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     4.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972     5.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     4.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          1.707     5.707    hdmi_ctrl/hdmi/clk250
    SLICE_X69Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[2]/C
                         clock pessimism             -0.128     5.579    
                         clock uncertainty           -0.215     5.364    
    SLICE_X69Y50         FDRE (Setup_fdre_C_D)        0.075     5.439    hdmi_ctrl/hdmi/TMDS_red_out_reg[2]
  -------------------------------------------------------------------
                         required time                          5.439    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                  1.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_red_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.208ns (25.996%)  route 0.592ns (74.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.645     0.645    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X66Y50         FDSE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDSE (Prop_fdse_C_Q)         0.164     0.809 r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[8]/Q
                         net (fo=1, routed)           0.592     1.401    hdmi_ctrl/hdmi/encode_R_n_7
    SLICE_X71Y50         LUT3 (Prop_lut3_I0_O)        0.044     1.445 r  hdmi_ctrl/hdmi/TMDS_red_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.445    hdmi_ctrl/hdmi/TMDS_red_out[8]_i_1_n_0
    SLICE_X71Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.919     0.919    hdmi_ctrl/hdmi/clk250
    SLICE_X71Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[8]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X71Y50         FDRE (Hold_fdre_C_D)         0.107     1.320    hdmi_ctrl/hdmi/TMDS_red_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_green_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.604%)  route 0.637ns (77.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.645     0.645    hdmi_ctrl/hdmi/encode_G/clk25
    SLICE_X67Y51         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y51         FDRE (Prop_fdre_C_Q)         0.141     0.786 r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[1]/Q
                         net (fo=1, routed)           0.637     1.423    hdmi_ctrl/hdmi/encode_G_n_4
    SLICE_X66Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.468 r  hdmi_ctrl/hdmi/TMDS_green_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.468    hdmi_ctrl/hdmi/TMDS_green_out[1]_i_1_n_0
    SLICE_X66Y51         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920     0.920    hdmi_ctrl/hdmi/clk250
    SLICE_X66Y51         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[1]/C
                         clock pessimism              0.080     1.000    
                         clock uncertainty            0.215     1.214    
    SLICE_X66Y51         FDRE (Hold_fdre_C_D)         0.120     1.334    hdmi_ctrl/hdmi/TMDS_green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_green_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.185ns (22.868%)  route 0.624ns (77.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.645     0.645    hdmi_ctrl/hdmi/encode_G/clk25
    SLICE_X67Y51         FDSE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y51         FDSE (Prop_fdse_C_Q)         0.141     0.786 r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[6]/Q
                         net (fo=1, routed)           0.624     1.410    hdmi_ctrl/hdmi/encode_G_n_6
    SLICE_X73Y50         LUT3 (Prop_lut3_I0_O)        0.044     1.454 r  hdmi_ctrl/hdmi/TMDS_green_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.454    hdmi_ctrl/hdmi/TMDS_green_out[6]_i_1_n_0
    SLICE_X73Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.919     0.919    hdmi_ctrl/hdmi/clk250
    SLICE_X73Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[6]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X73Y50         FDRE (Hold_fdre_C_D)         0.107     1.320    hdmi_ctrl/hdmi/TMDS_green_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_green_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.185ns (22.205%)  route 0.648ns (77.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.645     0.645    hdmi_ctrl/hdmi/encode_G/clk25
    SLICE_X67Y50         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     0.786 r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[7]/Q
                         net (fo=1, routed)           0.648     1.434    hdmi_ctrl/hdmi/encode_G_n_0
    SLICE_X72Y50         LUT3 (Prop_lut3_I0_O)        0.044     1.478 r  hdmi_ctrl/hdmi/TMDS_green_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.478    hdmi_ctrl/hdmi/TMDS_green_out[7]_i_1_n_0
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.919     0.919    hdmi_ctrl/hdmi/clk250
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[7]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X72Y50         FDRE (Hold_fdre_C_D)         0.131     1.344    hdmi_ctrl/hdmi/TMDS_green_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_green_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.209ns (25.358%)  route 0.615ns (74.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.645     0.645    hdmi_ctrl/hdmi/encode_G/clk25
    SLICE_X68Y51         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y51         FDRE (Prop_fdre_C_Q)         0.164     0.809 r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[0]/Q
                         net (fo=1, routed)           0.615     1.424    hdmi_ctrl/hdmi/encode_G_n_5
    SLICE_X70Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.469 r  hdmi_ctrl/hdmi/TMDS_green_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.469    hdmi_ctrl/hdmi/TMDS_green_out[0]_i_1_n_0
    SLICE_X70Y51         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.919     0.919    hdmi_ctrl/hdmi/clk250
    SLICE_X70Y51         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[0]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.120     1.333    hdmi_ctrl/hdmi/TMDS_green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.246ns (30.732%)  route 0.554ns (69.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.645     0.645    hdmi_ctrl/hdmi/encode_G/clk25
    SLICE_X68Y51         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y51         FDRE (Prop_fdre_C_Q)         0.148     0.793 r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[3]/Q
                         net (fo=1, routed)           0.554     1.348    hdmi_ctrl/hdmi/encode_G_n_3
    SLICE_X69Y50         LUT3 (Prop_lut3_I0_O)        0.098     1.446 r  hdmi_ctrl/hdmi/TMDS_green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.446    hdmi_ctrl/hdmi/TMDS_green_out[3]_i_1_n_0
    SLICE_X69Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920     0.920    hdmi_ctrl/hdmi/clk250
    SLICE_X69Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[3]/C
                         clock pessimism              0.080     1.000    
                         clock uncertainty            0.215     1.214    
    SLICE_X69Y50         FDRE (Hold_fdre_C_D)         0.092     1.306    hdmi_ctrl/hdmi/TMDS_green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.409%)  route 0.644ns (77.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.645     0.645    hdmi_ctrl/hdmi/encode_G/clk25
    SLICE_X67Y51         FDSE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y51         FDSE (Prop_fdse_C_Q)         0.141     0.786 r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[2]/Q
                         net (fo=1, routed)           0.644     1.430    hdmi_ctrl/hdmi/encode_G_n_8
    SLICE_X66Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.475 r  hdmi_ctrl/hdmi/TMDS_green_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.475    hdmi_ctrl/hdmi/TMDS_green_out[2]_i_1_n_0
    SLICE_X66Y51         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920     0.920    hdmi_ctrl/hdmi/clk250
    SLICE_X66Y51         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[2]/C
                         clock pessimism              0.080     1.000    
                         clock uncertainty            0.215     1.214    
    SLICE_X66Y51         FDRE (Hold_fdre_C_D)         0.121     1.335    hdmi_ctrl/hdmi/TMDS_green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_red_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.184ns (24.480%)  route 0.568ns (75.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.722     0.722    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X50Y39         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.141     0.863 r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[1]/Q
                         net (fo=1, routed)           0.568     1.430    hdmi_ctrl/hdmi/encode_R_n_6
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.043     1.473 r  hdmi_ctrl/hdmi/TMDS_red_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.473    hdmi_ctrl/hdmi/TMDS_red_out[1]_i_1_n_0
    SLICE_X50Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.927     0.927    hdmi_ctrl/hdmi/clk250
    SLICE_X50Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_red_out_reg[1]/C
                         clock pessimism              0.080     1.007    
                         clock uncertainty            0.215     1.221    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.107     1.328    hdmi_ctrl/hdmi/TMDS_red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_blue_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.209ns (25.487%)  route 0.611ns (74.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.644     0.644    hdmi_ctrl/hdmi/encode_B/clk25
    SLICE_X70Y50         FDRE                                         r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDRE (Prop_fdre_C_Q)         0.164     0.808 r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[6]/Q
                         net (fo=1, routed)           0.611     1.419    hdmi_ctrl/hdmi/encode_B_n_2
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.464 r  hdmi_ctrl/hdmi/TMDS_blue_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.464    hdmi_ctrl/hdmi/TMDS_blue_out[6]_i_1_n_0
    SLICE_X50Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.927     0.927    hdmi_ctrl/hdmi/clk250
    SLICE_X50Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_blue_out_reg[6]/C
                         clock pessimism              0.080     1.007    
                         clock uncertainty            0.215     1.221    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.092     1.313    hdmi_ctrl/hdmi/TMDS_blue_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl/hdmi/TMDS_green_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk250_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk250_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk250_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.245ns (28.462%)  route 0.616ns (71.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.745     0.745    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.645     0.645    hdmi_ctrl/hdmi/encode_G/clk25
    SLICE_X68Y50         FDSE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y50         FDSE (Prop_fdse_C_Q)         0.148     0.793 r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[8]/Q
                         net (fo=1, routed)           0.616     1.409    hdmi_ctrl/hdmi/encode_G_n_9
    SLICE_X72Y50         LUT3 (Prop_lut3_I0_O)        0.097     1.506 r  hdmi_ctrl/hdmi/TMDS_green_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.506    hdmi_ctrl/hdmi/TMDS_green_out[8]_i_1_n_0
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk250_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk250_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout1_buf/O
                         net (fo=35, routed)          0.919     0.919    hdmi_ctrl/hdmi/clk250
    SLICE_X72Y50         FDRE                                         r  hdmi_ctrl/hdmi/TMDS_green_out_reg[8]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X72Y50         FDRE (Hold_fdre_C_D)         0.131     1.344    hdmi_ctrl/hdmi/TMDS_green_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  div2/clkb
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.583ns  (required time - arrival time)
  Source:                 hdmi_ctrl/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - div2/clkb rise@20.000ns)
  Data Path Delay:        9.085ns  (logic 1.688ns (18.580%)  route 7.397ns (81.420%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -7.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 41.704 - 40.000 ) 
    Source Clock Delay      (SCD):    8.921ns = ( 28.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    23.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664    25.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518    25.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841    26.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    26.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.117    28.921    hdmi_ctrl/CLK
    SLICE_X142Y43        FDRE                                         r  hdmi_ctrl/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y43        FDRE (Prop_fdre_C_Q)         0.518    29.439 f  hdmi_ctrl/pixel_reg[6]/Q
                         net (fo=6, routed)           1.447    30.886    hdmi_ctrl/hdmi/encode_B/Q[6]
    SLICE_X131Y43        LUT4 (Prop_lut4_I3_O)        0.152    31.038 r  hdmi_ctrl/hdmi/encode_B/cnt[1]_i_7__1/O
                         net (fo=2, routed)           0.848    31.885    hdmi_ctrl/hdmi/encode_B/cnt[1]_i_7__1_n_0
    SLICE_X131Y43        LUT6 (Prop_lut6_I4_O)        0.326    32.211 r  hdmi_ctrl/hdmi/encode_B/cnt[1]_i_2__1/O
                         net (fo=28, routed)          0.676    32.887    hdmi_ctrl/hdmi/encode_B/cnt[1]_i_2__1_n_0
    SLICE_X129Y42        LUT5 (Prop_lut5_I0_O)        0.118    33.005 r  hdmi_ctrl/hdmi/encode_B/cnt[4]_i_26/O
                         net (fo=9, routed)           1.002    34.007    hdmi_ctrl/hdmi/encode_B/cnt[4]_i_26_n_0
    SLICE_X124Y42        LUT4 (Prop_lut4_I0_O)        0.326    34.333 r  hdmi_ctrl/hdmi/encode_B/cnt[4]_i_15__1/O
                         net (fo=1, routed)           0.689    35.022    hdmi_ctrl/hdmi/encode_B/cnt[4]_i_15__1_n_0
    SLICE_X124Y42        LUT6 (Prop_lut6_I3_O)        0.124    35.146 r  hdmi_ctrl/hdmi/encode_B/cnt[4]_i_5/O
                         net (fo=13, routed)          2.736    37.882    hdmi_ctrl/hdmi/encode_B/cnt[4]_i_5_n_0
    SLICE_X70Y50         LUT6 (Prop_lut6_I0_O)        0.124    38.006 r  hdmi_ctrl/hdmi/encode_B/TMDS_out[6]_i_1__1/O
                         net (fo=1, routed)           0.000    38.006    hdmi_ctrl/hdmi/encode_B/TMDS_out[6]_i_1__1_n_0
    SLICE_X70Y50         FDRE                                         r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.704    41.704    hdmi_ctrl/hdmi/encode_B/clk25
    SLICE_X70Y50         FDRE                                         r  hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[6]/C
                         clock pessimism              0.000    41.704    
                         clock uncertainty           -0.193    41.511    
    SLICE_X70Y50         FDRE (Setup_fdre_C_D)        0.079    41.590    hdmi_ctrl/hdmi/encode_B/TMDS_out_reg[6]
  -------------------------------------------------------------------
                         required time                         41.590    
                         arrival time                         -38.006    
  -------------------------------------------------------------------
                         slack                                  3.583    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 hdmi_ctrl/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_B/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - div2/clkb rise@20.000ns)
  Data Path Delay:        8.246ns  (logic 2.270ns (27.529%)  route 5.976ns (72.471%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -7.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 41.915 - 40.000 ) 
    Source Clock Delay      (SCD):    8.921ns = ( 28.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    23.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664    25.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518    25.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841    26.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    26.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.117    28.921    hdmi_ctrl/CLK
    SLICE_X142Y43        FDRE                                         r  hdmi_ctrl/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y43        FDRE (Prop_fdre_C_Q)         0.518    29.439 f  hdmi_ctrl/pixel_reg[6]/Q
                         net (fo=6, routed)           1.447    30.886    hdmi_ctrl/hdmi/encode_B/Q[6]
    SLICE_X131Y43        LUT4 (Prop_lut4_I3_O)        0.152    31.038 r  hdmi_ctrl/hdmi/encode_B/cnt[1]_i_7__1/O
                         net (fo=2, routed)           0.848    31.885    hdmi_ctrl/hdmi/encode_B/cnt[1]_i_7__1_n_0
    SLICE_X131Y43        LUT6 (Prop_lut6_I4_O)        0.326    32.211 r  hdmi_ctrl/hdmi/encode_B/cnt[1]_i_2__1/O
                         net (fo=28, routed)          0.676    32.887    hdmi_ctrl/hdmi/encode_B/cnt[1]_i_2__1_n_0
    SLICE_X129Y42        LUT5 (Prop_lut5_I0_O)        0.118    33.005 r  hdmi_ctrl/hdmi/encode_B/cnt[4]_i_26/O
                         net (fo=9, routed)           1.039    34.044    hdmi_ctrl/hdmi/encode_B/cnt[4]_i_26_n_0
    SLICE_X124Y41        LUT4 (Prop_lut4_I3_O)        0.352    34.396 r  hdmi_ctrl/hdmi/encode_B/cnt[4]_i_23__1/O
                         net (fo=2, routed)           0.866    35.262    hdmi_ctrl/hdmi/encode_B/cnt[4]_i_23__1_n_0
    SLICE_X124Y43        LUT3 (Prop_lut3_I0_O)        0.352    35.614 r  hdmi_ctrl/hdmi/encode_B/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.452    36.067    hdmi_ctrl/hdmi/encode_B/cnt[4]_i_10__1_n_0
    SLICE_X124Y43        LUT6 (Prop_lut6_I1_O)        0.328    36.395 r  hdmi_ctrl/hdmi/encode_B/cnt[4]_i_4__0/O
                         net (fo=1, routed)           0.648    37.043    hdmi_ctrl/hdmi/encode_B/cnt[4]_i_4__0_n_0
    SLICE_X123Y43        LUT5 (Prop_lut5_I2_O)        0.124    37.167 r  hdmi_ctrl/hdmi/encode_B/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000    37.167    hdmi_ctrl/hdmi/encode_B/cnt[4]_i_1__0_n_0
    SLICE_X123Y43        FDRE                                         r  hdmi_ctrl/hdmi/encode_B/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.915    41.915    hdmi_ctrl/hdmi/encode_B/clk25
    SLICE_X123Y43        FDRE                                         r  hdmi_ctrl/hdmi/encode_B/cnt_reg[4]/C
                         clock pessimism              0.000    41.915    
                         clock uncertainty           -0.193    41.721    
    SLICE_X123Y43        FDRE (Setup_fdre_C_D)        0.031    41.752    hdmi_ctrl/hdmi/encode_B/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         41.752    
                         arrival time                         -37.167    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 hdmi_ctrl/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_B/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - div2/clkb rise@20.000ns)
  Data Path Delay:        7.891ns  (logic 1.944ns (24.635%)  route 5.947ns (75.365%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -7.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 41.914 - 40.000 ) 
    Source Clock Delay      (SCD):    8.921ns = ( 28.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    23.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664    25.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518    25.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841    26.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    26.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.117    28.921    hdmi_ctrl/CLK
    SLICE_X142Y43        FDRE                                         r  hdmi_ctrl/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y43        FDRE (Prop_fdre_C_Q)         0.518    29.439 f  hdmi_ctrl/pixel_reg[6]/Q
                         net (fo=6, routed)           1.447    30.886    hdmi_ctrl/hdmi/encode_B/Q[6]
    SLICE_X131Y43        LUT4 (Prop_lut4_I3_O)        0.152    31.038 r  hdmi_ctrl/hdmi/encode_B/cnt[1]_i_7__1/O
                         net (fo=2, routed)           0.848    31.885    hdmi_ctrl/hdmi/encode_B/cnt[1]_i_7__1_n_0
    SLICE_X131Y43        LUT6 (Prop_lut6_I4_O)        0.326    32.211 r  hdmi_ctrl/hdmi/encode_B/cnt[1]_i_2__1/O
                         net (fo=28, routed)          0.676    32.887    hdmi_ctrl/hdmi/encode_B/cnt[1]_i_2__1_n_0
    SLICE_X129Y42        LUT5 (Prop_lut5_I0_O)        0.118    33.005 r  hdmi_ctrl/hdmi/encode_B/cnt[4]_i_26/O
                         net (fo=9, routed)           1.002    34.007    hdmi_ctrl/hdmi/encode_B/cnt[4]_i_26_n_0
    SLICE_X124Y42        LUT4 (Prop_lut4_I3_O)        0.350    34.357 r  hdmi_ctrl/hdmi/encode_B/cnt[4]_i_9__1/O
                         net (fo=5, routed)           0.632    34.989    hdmi_ctrl/hdmi/encode_B/cnt[4]_i_9__1_n_0
    SLICE_X122Y43        LUT6 (Prop_lut6_I5_O)        0.328    35.317 r  hdmi_ctrl/hdmi/encode_B/cnt[4]_i_3/O
                         net (fo=13, routed)          0.868    36.186    hdmi_ctrl/hdmi/encode_B/cnt[4]_i_3_n_0
    SLICE_X123Y42        LUT5 (Prop_lut5_I0_O)        0.152    36.338 r  hdmi_ctrl/hdmi/encode_B/cnt[1]_i_1/O
                         net (fo=1, routed)           0.475    36.813    hdmi_ctrl/hdmi/encode_B/cnt[1]_i_1_n_0
    SLICE_X123Y42        FDRE                                         r  hdmi_ctrl/hdmi/encode_B/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.914    41.914    hdmi_ctrl/hdmi/encode_B/clk25
    SLICE_X123Y42        FDRE                                         r  hdmi_ctrl/hdmi/encode_B/cnt_reg[1]/C
                         clock pessimism              0.000    41.914    
                         clock uncertainty           -0.193    41.720    
    SLICE_X123Y42        FDRE (Setup_fdre_C_D)       -0.275    41.445    hdmi_ctrl/hdmi/encode_B/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         41.445    
                         arrival time                         -36.813    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 hdmi_ctrl/pixel_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - div2/clkb rise@20.000ns)
  Data Path Delay:        8.113ns  (logic 2.176ns (26.820%)  route 5.937ns (73.180%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -6.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 41.890 - 40.000 ) 
    Source Clock Delay      (SCD):    8.824ns = ( 28.824 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    23.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664    25.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518    25.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841    26.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    26.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.020    28.824    hdmi_ctrl/CLK
    SLICE_X45Y32         FDRE                                         r  hdmi_ctrl/pixel_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.419    29.243 r  hdmi_ctrl/pixel_reg[21]/Q
                         net (fo=10, routed)          1.209    30.452    hdmi_ctrl/hdmi/encode_R/Q[5]
    SLICE_X46Y36         LUT6 (Prop_lut6_I4_O)        0.299    30.751 f  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6/O
                         net (fo=2, routed)           1.135    31.886    hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    32.010 r  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_2/O
                         net (fo=27, routed)          0.711    32.721    hdmi_ctrl/hdmi/encode_R/TMDS_out[8]_i_1_n_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I3_O)        0.150    32.871 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29/O
                         net (fo=10, routed)          0.844    33.715    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29_n_0
    SLICE_X47Y37         LUT4 (Prop_lut4_I3_O)        0.354    34.069 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_30__0/O
                         net (fo=2, routed)           0.679    34.748    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_30__0_n_0
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.358    35.106 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_14__0/O
                         net (fo=1, routed)           0.679    35.785    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_14__0_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.348    36.133 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_4/O
                         net (fo=1, routed)           0.680    36.814    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_4_n_0
    SLICE_X48Y38         LUT5 (Prop_lut5_I1_O)        0.124    36.938 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    36.938    hdmi_ctrl/hdmi/encode_R/new_cnt[4]
    SLICE_X48Y38         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.890    41.890    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X48Y38         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/cnt_reg[4]/C
                         clock pessimism              0.000    41.890    
                         clock uncertainty           -0.193    41.696    
    SLICE_X48Y38         FDRE (Setup_fdre_C_D)        0.077    41.773    hdmi_ctrl/hdmi/encode_R/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         41.773    
                         arrival time                         -36.938    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 hdmi_ctrl/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_B/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - div2/clkb rise@20.000ns)
  Data Path Delay:        7.984ns  (logic 2.015ns (25.237%)  route 5.969ns (74.763%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -7.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 41.915 - 40.000 ) 
    Source Clock Delay      (SCD):    8.921ns = ( 28.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    23.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664    25.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518    25.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841    26.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    26.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.117    28.921    hdmi_ctrl/CLK
    SLICE_X142Y43        FDRE                                         r  hdmi_ctrl/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y43        FDRE (Prop_fdre_C_Q)         0.518    29.439 f  hdmi_ctrl/pixel_reg[6]/Q
                         net (fo=6, routed)           1.447    30.886    hdmi_ctrl/hdmi/encode_B/Q[6]
    SLICE_X131Y43        LUT4 (Prop_lut4_I3_O)        0.152    31.038 r  hdmi_ctrl/hdmi/encode_B/cnt[1]_i_7__1/O
                         net (fo=2, routed)           0.848    31.885    hdmi_ctrl/hdmi/encode_B/cnt[1]_i_7__1_n_0
    SLICE_X131Y43        LUT6 (Prop_lut6_I4_O)        0.326    32.211 r  hdmi_ctrl/hdmi/encode_B/cnt[1]_i_2__1/O
                         net (fo=28, routed)          0.676    32.887    hdmi_ctrl/hdmi/encode_B/cnt[1]_i_2__1_n_0
    SLICE_X129Y42        LUT5 (Prop_lut5_I0_O)        0.118    33.005 r  hdmi_ctrl/hdmi/encode_B/cnt[4]_i_26/O
                         net (fo=9, routed)           1.039    34.044    hdmi_ctrl/hdmi/encode_B/cnt[4]_i_26_n_0
    SLICE_X124Y41        LUT4 (Prop_lut4_I1_O)        0.326    34.370 r  hdmi_ctrl/hdmi/encode_B/cnt[3]_i_7/O
                         net (fo=8, routed)           0.582    34.952    hdmi_ctrl/hdmi/encode_B/cnt[3]_i_7_n_0
    SLICE_X123Y43        LUT5 (Prop_lut5_I2_O)        0.119    35.071 r  hdmi_ctrl/hdmi/encode_B/cnt[4]_i_11__1/O
                         net (fo=2, routed)           0.976    36.047    hdmi_ctrl/hdmi/encode_B/cnt[4]_i_11__1_n_0
    SLICE_X122Y42        LUT6 (Prop_lut6_I0_O)        0.332    36.379 r  hdmi_ctrl/hdmi/encode_B/cnt[3]_i_5/O
                         net (fo=1, routed)           0.402    36.782    hdmi_ctrl/hdmi/encode_B/cnt[3]_i_5_n_0
    SLICE_X123Y43        LUT5 (Prop_lut5_I4_O)        0.124    36.906 r  hdmi_ctrl/hdmi/encode_B/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    36.906    hdmi_ctrl/hdmi/encode_B/cnt[3]_i_1_n_0
    SLICE_X123Y43        FDRE                                         r  hdmi_ctrl/hdmi/encode_B/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.915    41.915    hdmi_ctrl/hdmi/encode_B/clk25
    SLICE_X123Y43        FDRE                                         r  hdmi_ctrl/hdmi/encode_B/cnt_reg[3]/C
                         clock pessimism              0.000    41.915    
                         clock uncertainty           -0.193    41.721    
    SLICE_X123Y43        FDRE (Setup_fdre_C_D)        0.029    41.750    hdmi_ctrl/hdmi/encode_B/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         41.750    
                         arrival time                         -36.906    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 hdmi_ctrl/pixel_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_G/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - div2/clkb rise@20.000ns)
  Data Path Delay:        7.891ns  (logic 1.622ns (20.554%)  route 6.269ns (79.446%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -6.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 41.892 - 40.000 ) 
    Source Clock Delay      (SCD):    8.635ns = ( 28.635 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    23.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664    25.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518    25.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841    26.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    26.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.831    28.635    hdmi_ctrl/CLK
    SLICE_X66Y62         FDRE                                         r  hdmi_ctrl/pixel_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y62         FDRE (Prop_fdre_C_Q)         0.518    29.153 f  hdmi_ctrl/pixel_reg[10]/Q
                         net (fo=7, routed)           1.535    30.689    hdmi_ctrl/hdmi/encode_G/Q[2]
    SLICE_X66Y51         LUT4 (Prop_lut4_I1_O)        0.153    30.842 f  hdmi_ctrl/hdmi/encode_G/cnt[1]_i_5__0/O
                         net (fo=2, routed)           0.447    31.289    hdmi_ctrl/hdmi/encode_G/cnt[1]_i_5__0_n_0
    SLICE_X66Y52         LUT6 (Prop_lut6_I1_O)        0.331    31.620 r  hdmi_ctrl/hdmi/encode_G/cnt[1]_i_2__0/O
                         net (fo=27, routed)          0.620    32.240    hdmi_ctrl/hdmi/encode_G/TMDS_out[8]_i_1__0_n_0
    SLICE_X66Y50         LUT4 (Prop_lut4_I0_O)        0.124    32.364 r  hdmi_ctrl/hdmi/encode_G/cnt[4]_i_26__0/O
                         net (fo=9, routed)           1.129    33.492    hdmi_ctrl/hdmi/encode_G/cnt[4]_i_26__0_n_0
    SLICE_X61Y50         LUT6 (Prop_lut6_I4_O)        0.124    33.616 r  hdmi_ctrl/hdmi/encode_G/cnt[4]_i_14__1/O
                         net (fo=5, routed)           0.990    34.606    hdmi_ctrl/hdmi/encode_G/cnt[4]_i_14__1_n_0
    SLICE_X50Y49         LUT4 (Prop_lut4_I1_O)        0.124    34.730 r  hdmi_ctrl/hdmi/encode_G/cnt[3]_i_6__0/O
                         net (fo=1, routed)           0.581    35.311    hdmi_ctrl/hdmi/encode_G/cnt[3]_i_6__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124    35.435 r  hdmi_ctrl/hdmi/encode_G/cnt[3]_i_2/O
                         net (fo=1, routed)           0.967    36.402    hdmi_ctrl/hdmi/encode_G/cnt[3]_i_2_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124    36.526 r  hdmi_ctrl/hdmi/encode_G/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000    36.526    hdmi_ctrl/hdmi/encode_G/cnt[3]_i_1__1_n_0
    SLICE_X50Y47         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.892    41.892    hdmi_ctrl/hdmi/encode_G/clk25
    SLICE_X50Y47         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/cnt_reg[3]/C
                         clock pessimism              0.000    41.892    
                         clock uncertainty           -0.193    41.698    
    SLICE_X50Y47         FDRE (Setup_fdre_C_D)        0.029    41.727    hdmi_ctrl/hdmi/encode_G/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         41.727    
                         arrival time                         -36.526    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 hdmi_ctrl/pixel_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_G/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - div2/clkb rise@20.000ns)
  Data Path Delay:        7.759ns  (logic 1.850ns (23.843%)  route 5.909ns (76.157%))
  Logic Levels:           7  (LUT4=4 LUT6=3)
  Clock Path Skew:        -6.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 41.892 - 40.000 ) 
    Source Clock Delay      (SCD):    8.635ns = ( 28.635 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    23.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664    25.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518    25.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841    26.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    26.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.831    28.635    hdmi_ctrl/CLK
    SLICE_X66Y62         FDRE                                         r  hdmi_ctrl/pixel_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y62         FDRE (Prop_fdre_C_Q)         0.518    29.153 f  hdmi_ctrl/pixel_reg[10]/Q
                         net (fo=7, routed)           1.535    30.689    hdmi_ctrl/hdmi/encode_G/Q[2]
    SLICE_X66Y51         LUT4 (Prop_lut4_I1_O)        0.153    30.842 f  hdmi_ctrl/hdmi/encode_G/cnt[1]_i_5__0/O
                         net (fo=2, routed)           0.447    31.289    hdmi_ctrl/hdmi/encode_G/cnt[1]_i_5__0_n_0
    SLICE_X66Y52         LUT6 (Prop_lut6_I1_O)        0.331    31.620 r  hdmi_ctrl/hdmi/encode_G/cnt[1]_i_2__0/O
                         net (fo=27, routed)          0.620    32.240    hdmi_ctrl/hdmi/encode_G/TMDS_out[8]_i_1__0_n_0
    SLICE_X66Y50         LUT4 (Prop_lut4_I0_O)        0.124    32.364 r  hdmi_ctrl/hdmi/encode_G/cnt[4]_i_26__0/O
                         net (fo=9, routed)           1.129    33.492    hdmi_ctrl/hdmi/encode_G/cnt[4]_i_26__0_n_0
    SLICE_X61Y50         LUT6 (Prop_lut6_I4_O)        0.124    33.616 r  hdmi_ctrl/hdmi/encode_G/cnt[4]_i_14__1/O
                         net (fo=5, routed)           0.990    34.606    hdmi_ctrl/hdmi/encode_G/cnt[4]_i_14__1_n_0
    SLICE_X50Y49         LUT4 (Prop_lut4_I1_O)        0.150    34.756 r  hdmi_ctrl/hdmi/encode_G/cnt[4]_i_23/O
                         net (fo=1, routed)           0.578    35.334    hdmi_ctrl/hdmi/encode_G/cnt[4]_i_23_n_0
    SLICE_X50Y48         LUT4 (Prop_lut4_I2_O)        0.326    35.660 r  hdmi_ctrl/hdmi/encode_G/cnt[4]_i_7__0/O
                         net (fo=1, routed)           0.610    36.270    hdmi_ctrl/hdmi/encode_G/cnt[4]_i_7__0_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.394 r  hdmi_ctrl/hdmi/encode_G/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000    36.394    hdmi_ctrl/hdmi/encode_G/cnt[4]_i_1__1_n_0
    SLICE_X50Y47         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.892    41.892    hdmi_ctrl/hdmi/encode_G/clk25
    SLICE_X50Y47         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/cnt_reg[4]/C
                         clock pessimism              0.000    41.892    
                         clock uncertainty           -0.193    41.698    
    SLICE_X50Y47         FDRE (Setup_fdre_C_D)        0.031    41.729    hdmi_ctrl/hdmi/encode_G/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         41.729    
                         arrival time                         -36.394    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 hdmi_ctrl/pixel_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - div2/clkb rise@20.000ns)
  Data Path Delay:        7.568ns  (logic 1.886ns (24.921%)  route 5.682ns (75.079%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -6.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 41.889 - 40.000 ) 
    Source Clock Delay      (SCD):    8.824ns = ( 28.824 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    23.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664    25.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518    25.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841    26.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    26.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         2.020    28.824    hdmi_ctrl/CLK
    SLICE_X45Y32         FDRE                                         r  hdmi_ctrl/pixel_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.419    29.243 r  hdmi_ctrl/pixel_reg[21]/Q
                         net (fo=10, routed)          1.209    30.452    hdmi_ctrl/hdmi/encode_R/Q[5]
    SLICE_X46Y36         LUT6 (Prop_lut6_I4_O)        0.299    30.751 f  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6/O
                         net (fo=2, routed)           1.135    31.886    hdmi_ctrl/hdmi/encode_R/cnt[1]_i_6_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    32.010 r  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_2/O
                         net (fo=27, routed)          0.711    32.721    hdmi_ctrl/hdmi/encode_R/TMDS_out[8]_i_1_n_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I3_O)        0.150    32.871 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29/O
                         net (fo=10, routed)          0.617    33.488    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_29_n_0
    SLICE_X47Y38         LUT5 (Prop_lut5_I3_O)        0.320    33.808 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1/O
                         net (fo=10, routed)          0.634    34.442    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_20__1_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.326    34.768 r  hdmi_ctrl/hdmi/encode_R/cnt[4]_i_5__0/O
                         net (fo=13, routed)          0.872    35.640    hdmi_ctrl/hdmi/encode_R/cnt[4]_i_5__0_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.124    35.764 r  hdmi_ctrl/hdmi/encode_R/cnt[3]_i_5__0/O
                         net (fo=1, routed)           0.504    36.268    hdmi_ctrl/hdmi/encode_R/cnt[3]_i_5__0_n_0
    SLICE_X48Y37         LUT5 (Prop_lut5_I4_O)        0.124    36.392 r  hdmi_ctrl/hdmi/encode_R/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000    36.392    hdmi_ctrl/hdmi/encode_R/new_cnt[3]
    SLICE_X48Y37         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.889    41.889    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X48Y37         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/cnt_reg[3]/C
                         clock pessimism              0.000    41.889    
                         clock uncertainty           -0.193    41.695    
    SLICE_X48Y37         FDRE (Setup_fdre_C_D)        0.077    41.772    hdmi_ctrl/hdmi/encode_R/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         41.772    
                         arrival time                         -36.392    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 hdmi_ctrl/pixel_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - div2/clkb rise@20.000ns)
  Data Path Delay:        7.383ns  (logic 1.728ns (23.405%)  route 5.655ns (76.595%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -6.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 41.707 - 40.000 ) 
    Source Clock Delay      (SCD):    8.635ns = ( 28.635 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    23.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664    25.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518    25.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841    26.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    26.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.831    28.635    hdmi_ctrl/CLK
    SLICE_X66Y62         FDRE                                         r  hdmi_ctrl/pixel_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y62         FDRE (Prop_fdre_C_Q)         0.518    29.153 f  hdmi_ctrl/pixel_reg[10]/Q
                         net (fo=7, routed)           1.535    30.689    hdmi_ctrl/hdmi/encode_G/Q[2]
    SLICE_X66Y51         LUT4 (Prop_lut4_I1_O)        0.153    30.842 f  hdmi_ctrl/hdmi/encode_G/cnt[1]_i_5__0/O
                         net (fo=2, routed)           0.447    31.289    hdmi_ctrl/hdmi/encode_G/cnt[1]_i_5__0_n_0
    SLICE_X66Y52         LUT6 (Prop_lut6_I1_O)        0.331    31.620 r  hdmi_ctrl/hdmi/encode_G/cnt[1]_i_2__0/O
                         net (fo=27, routed)          0.620    32.240    hdmi_ctrl/hdmi/encode_G/TMDS_out[8]_i_1__0_n_0
    SLICE_X66Y50         LUT5 (Prop_lut5_I0_O)        0.150    32.390 r  hdmi_ctrl/hdmi/encode_G/cnt[4]_i_28__0/O
                         net (fo=8, routed)           1.371    33.761    hdmi_ctrl/hdmi/encode_G/cnt[4]_i_28__0_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.328    34.089 f  hdmi_ctrl/hdmi/encode_G/cnt[4]_i_21__0/O
                         net (fo=5, routed)           0.465    34.553    hdmi_ctrl/hdmi/encode_G/cnt[4]_i_21__0_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.124    34.677 r  hdmi_ctrl/hdmi/encode_G/cnt[4]_i_6__0/O
                         net (fo=13, routed)          1.217    35.894    hdmi_ctrl/hdmi/encode_G/cnt[4]_i_6__0_n_0
    SLICE_X68Y51         LUT4 (Prop_lut4_I2_O)        0.124    36.018 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[0]_i_1/O
                         net (fo=1, routed)           0.000    36.018    hdmi_ctrl/hdmi/encode_G/TMDS_out[0]_i_1_n_0
    SLICE_X68Y51         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.707    41.707    hdmi_ctrl/hdmi/encode_G/clk25
    SLICE_X68Y51         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[0]/C
                         clock pessimism              0.000    41.707    
                         clock uncertainty           -0.193    41.514    
    SLICE_X68Y51         FDRE (Setup_fdre_C_D)        0.077    41.591    hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.591    
                         arrival time                         -36.018    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 hdmi_ctrl/pixel_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - div2/clkb rise@20.000ns)
  Data Path Delay:        7.324ns  (logic 1.728ns (23.593%)  route 5.596ns (76.407%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -6.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 41.707 - 40.000 ) 
    Source Clock Delay      (SCD):    8.635ns = ( 28.635 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    23.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.664    25.349    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.518    25.867 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.841    26.708    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    26.804 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         1.831    28.635    hdmi_ctrl/CLK
    SLICE_X66Y62         FDRE                                         r  hdmi_ctrl/pixel_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y62         FDRE (Prop_fdre_C_Q)         0.518    29.153 f  hdmi_ctrl/pixel_reg[10]/Q
                         net (fo=7, routed)           1.535    30.689    hdmi_ctrl/hdmi/encode_G/Q[2]
    SLICE_X66Y51         LUT4 (Prop_lut4_I1_O)        0.153    30.842 f  hdmi_ctrl/hdmi/encode_G/cnt[1]_i_5__0/O
                         net (fo=2, routed)           0.447    31.289    hdmi_ctrl/hdmi/encode_G/cnt[1]_i_5__0_n_0
    SLICE_X66Y52         LUT6 (Prop_lut6_I1_O)        0.331    31.620 r  hdmi_ctrl/hdmi/encode_G/cnt[1]_i_2__0/O
                         net (fo=27, routed)          0.620    32.240    hdmi_ctrl/hdmi/encode_G/TMDS_out[8]_i_1__0_n_0
    SLICE_X66Y50         LUT5 (Prop_lut5_I0_O)        0.150    32.390 r  hdmi_ctrl/hdmi/encode_G/cnt[4]_i_28__0/O
                         net (fo=8, routed)           1.371    33.761    hdmi_ctrl/hdmi/encode_G/cnt[4]_i_28__0_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.328    34.089 f  hdmi_ctrl/hdmi/encode_G/cnt[4]_i_21__0/O
                         net (fo=5, routed)           0.465    34.553    hdmi_ctrl/hdmi/encode_G/cnt[4]_i_21__0_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.124    34.677 r  hdmi_ctrl/hdmi/encode_G/cnt[4]_i_6__0/O
                         net (fo=13, routed)          1.158    35.835    hdmi_ctrl/hdmi/encode_G/cnt[4]_i_6__0_n_0
    SLICE_X67Y51         LUT4 (Prop_lut4_I1_O)        0.124    35.959 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000    35.959    hdmi_ctrl/hdmi/encode_G/TMDS_out[6]_i_1__0_n_0
    SLICE_X67Y51         FDSE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.972    41.972    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    37.335 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    39.909    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.707    41.707    hdmi_ctrl/hdmi/encode_G/clk25
    SLICE_X67Y51         FDSE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[6]/C
                         clock pessimism              0.000    41.707    
                         clock uncertainty           -0.193    41.514    
    SLICE_X67Y51         FDSE (Setup_fdse_C_D)        0.032    41.546    hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[6]
  -------------------------------------------------------------------
                         required time                         41.546    
                         arrival time                         -35.959    
  -------------------------------------------------------------------
                         slack                                  5.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.272ns  (arrival time - required time)
  Source:                 hdmi_ctrl/pixel_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.431%)  route 0.575ns (75.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.720     2.794    hdmi_ctrl/CLK
    SLICE_X45Y33         FDRE                                         r  hdmi_ctrl/pixel_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     2.935 r  hdmi_ctrl/pixel_reg[17]/Q
                         net (fo=10, routed)          0.575     3.511    hdmi_ctrl/hdmi/encode_R/Q[1]
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.045     3.556 r  hdmi_ctrl/hdmi/encode_R/TMDS_out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.556    hdmi_ctrl/hdmi/encode_R/TMDS_out[1]_i_1__0_n_0
    SLICE_X50Y39         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.000     1.000    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X50Y39         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[1]/C
                         clock pessimism              0.000     1.000    
                         clock uncertainty            0.193     1.193    
    SLICE_X50Y39         FDRE (Hold_fdre_C_D)         0.091     1.284    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.291ns  (arrival time - required time)
  Source:                 hdmi_ctrl/pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.254ns (31.459%)  route 0.553ns (68.541%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.642     2.717    hdmi_ctrl/CLK
    SLICE_X68Y61         FDRE                                         r  hdmi_ctrl/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y61         FDRE (Prop_fdre_C_Q)         0.164     2.881 r  hdmi_ctrl/pixel_reg[9]/Q
                         net (fo=11, routed)          0.265     3.145    hdmi_ctrl/hdmi/encode_G/Q[1]
    SLICE_X66Y52         LUT6 (Prop_lut6_I2_O)        0.045     3.190 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_2/O
                         net (fo=7, routed)           0.289     3.479    hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_2_n_0
    SLICE_X68Y50         LUT6 (Prop_lut6_I0_O)        0.045     3.524 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_1__1/O
                         net (fo=1, routed)           0.000     3.524    hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_1__1_n_0
    SLICE_X68Y50         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.920     0.920    hdmi_ctrl/hdmi/encode_G/clk25
    SLICE_X68Y50         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[5]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.193     1.113    
    SLICE_X68Y50         FDRE (Hold_fdre_C_D)         0.120     1.233    hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.295ns  (arrival time - required time)
  Source:                 hdmi_ctrl/pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.683%)  route 0.574ns (73.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.642     2.717    hdmi_ctrl/CLK
    SLICE_X68Y61         FDRE                                         r  hdmi_ctrl/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y61         FDRE (Prop_fdre_C_Q)         0.164     2.881 r  hdmi_ctrl/pixel_reg[9]/Q
                         net (fo=11, routed)          0.574     3.455    hdmi_ctrl/hdmi/encode_G/Q[1]
    SLICE_X67Y51         LUT6 (Prop_lut6_I2_O)        0.045     3.500 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.500    hdmi_ctrl/hdmi/encode_G/TMDS_out[1]_i_1__1_n_0
    SLICE_X67Y51         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.920     0.920    hdmi_ctrl/hdmi/encode_G/clk25
    SLICE_X67Y51         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[1]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.193     1.113    
    SLICE_X67Y51         FDRE (Hold_fdre_C_D)         0.092     1.205    hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.302ns  (arrival time - required time)
  Source:                 hdmi_ctrl/pixel_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.231ns (29.169%)  route 0.561ns (70.831%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.720     2.794    hdmi_ctrl/CLK
    SLICE_X45Y33         FDRE                                         r  hdmi_ctrl/pixel_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     2.935 r  hdmi_ctrl/pixel_reg[17]/Q
                         net (fo=10, routed)          0.342     3.277    hdmi_ctrl/hdmi/encode_R/Q[1]
    SLICE_X50Y39         LUT4 (Prop_lut4_I1_O)        0.045     3.322 r  hdmi_ctrl/hdmi/encode_R/TMDS_out[2]_i_2__0/O
                         net (fo=1, routed)           0.219     3.541    hdmi_ctrl/hdmi/encode_R/TMDS_out[2]_i_2__0_n_0
    SLICE_X51Y39         LUT5 (Prop_lut5_I4_O)        0.045     3.586 r  hdmi_ctrl/hdmi/encode_R/TMDS_out[2]_i_1__1/O
                         net (fo=1, routed)           0.000     3.586    hdmi_ctrl/hdmi/encode_R/TMDS_out[2]_i_1__1_n_0
    SLICE_X51Y39         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.000     1.000    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X51Y39         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[2]/C
                         clock pessimism              0.000     1.000    
                         clock uncertainty            0.193     1.193    
    SLICE_X51Y39         FDRE (Hold_fdre_C_D)         0.091     1.284    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           3.586    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.308ns  (arrival time - required time)
  Source:                 hdmi_ctrl/pixel_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.231ns (28.929%)  route 0.567ns (71.071%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.720     2.794    hdmi_ctrl/CLK
    SLICE_X45Y33         FDRE                                         r  hdmi_ctrl/pixel_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     2.935 r  hdmi_ctrl/pixel_reg[16]/Q
                         net (fo=10, routed)          0.314     3.250    hdmi_ctrl/hdmi/encode_R/Q[0]
    SLICE_X46Y39         LUT5 (Prop_lut5_I1_O)        0.045     3.295 r  hdmi_ctrl/hdmi/encode_R/TMDS_out[3]_i_2__0/O
                         net (fo=1, routed)           0.253     3.548    hdmi_ctrl/hdmi/encode_R/TMDS_out[3]_i_2__0_n_0
    SLICE_X51Y40         LUT4 (Prop_lut4_I1_O)        0.045     3.593 r  hdmi_ctrl/hdmi/encode_R/TMDS_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.593    hdmi_ctrl/hdmi/encode_R/TMDS_out[3]_i_1__0_n_0
    SLICE_X51Y40         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.001     1.001    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X51Y40         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[3]/C
                         clock pessimism              0.000     1.001    
                         clock uncertainty            0.193     1.194    
    SLICE_X51Y40         FDRE (Hold_fdre_C_D)         0.091     1.285    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           3.593    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.324ns  (arrival time - required time)
  Source:                 hdmi_ctrl/pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.253ns (30.601%)  route 0.574ns (69.399%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.642     2.717    hdmi_ctrl/CLK
    SLICE_X68Y61         FDRE                                         r  hdmi_ctrl/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y61         FDRE (Prop_fdre_C_Q)         0.164     2.881 r  hdmi_ctrl/pixel_reg[9]/Q
                         net (fo=11, routed)          0.265     3.145    hdmi_ctrl/hdmi/encode_G/Q[1]
    SLICE_X66Y52         LUT6 (Prop_lut6_I2_O)        0.045     3.190 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_2/O
                         net (fo=7, routed)           0.309     3.499    hdmi_ctrl/hdmi/encode_G/TMDS_out[5]_i_2_n_0
    SLICE_X67Y51         LUT4 (Prop_lut4_I2_O)        0.044     3.543 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[4]_i_1/O
                         net (fo=1, routed)           0.000     3.543    hdmi_ctrl/hdmi/encode_G/TMDS_out[4]_i_1_n_0
    SLICE_X67Y51         FDSE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.920     0.920    hdmi_ctrl/hdmi/encode_G/clk25
    SLICE_X67Y51         FDSE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[4]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.193     1.113    
    SLICE_X67Y51         FDSE (Hold_fdse_C_D)         0.107     1.220    hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           3.543    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.328ns  (arrival time - required time)
  Source:                 hdmi_ctrl/pixel_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.231ns (28.237%)  route 0.587ns (71.763%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.720     2.794    hdmi_ctrl/CLK
    SLICE_X45Y33         FDRE                                         r  hdmi_ctrl/pixel_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     2.935 r  hdmi_ctrl/pixel_reg[18]/Q
                         net (fo=7, routed)           0.241     3.176    hdmi_ctrl/hdmi/encode_R/Q[2]
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.045     3.221 r  hdmi_ctrl/hdmi/encode_R/TMDS_out[4]_i_2/O
                         net (fo=5, routed)           0.346     3.567    hdmi_ctrl/hdmi/encode_R/TMDS_out[4]_i_2_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I3_O)        0.045     3.612 r  hdmi_ctrl/hdmi/encode_R/TMDS_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.612    hdmi_ctrl/hdmi/encode_R/TMDS_out[5]_i_1__0_n_0
    SLICE_X50Y40         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.001     1.001    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X50Y40         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[5]/C
                         clock pessimism              0.000     1.001    
                         clock uncertainty            0.193     1.194    
    SLICE_X50Y40         FDRE (Hold_fdre_C_D)         0.091     1.285    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.383ns  (arrival time - required time)
  Source:                 hdmi_ctrl/pixel_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.231ns (26.457%)  route 0.642ns (73.543%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.720     2.794    hdmi_ctrl/CLK
    SLICE_X45Y33         FDRE                                         r  hdmi_ctrl/pixel_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     2.935 r  hdmi_ctrl/pixel_reg[18]/Q
                         net (fo=7, routed)           0.241     3.176    hdmi_ctrl/hdmi/encode_R/Q[2]
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.045     3.221 r  hdmi_ctrl/hdmi/encode_R/TMDS_out[4]_i_2/O
                         net (fo=5, routed)           0.401     3.622    hdmi_ctrl/hdmi/encode_R/TMDS_out[4]_i_2_n_0
    SLICE_X50Y41         LUT5 (Prop_lut5_I4_O)        0.045     3.667 r  hdmi_ctrl/hdmi/encode_R/TMDS_out[4]_i_1__1/O
                         net (fo=1, routed)           0.000     3.667    hdmi_ctrl/hdmi/encode_R/TMDS_out[4]_i_1__1_n_0
    SLICE_X50Y41         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.001     1.001    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X50Y41         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[4]/C
                         clock pessimism              0.000     1.001    
                         clock uncertainty            0.193     1.194    
    SLICE_X50Y41         FDRE (Hold_fdre_C_D)         0.091     1.285    hdmi_ctrl/hdmi/encode_R/TMDS_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.398ns  (arrival time - required time)
  Source:                 hdmi_ctrl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.254ns (27.781%)  route 0.660ns (72.219%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.642     2.717    hdmi_ctrl/CLK
    SLICE_X68Y61         FDRE                                         r  hdmi_ctrl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y61         FDRE (Prop_fdre_C_Q)         0.164     2.881 r  hdmi_ctrl/pixel_reg[8]/Q
                         net (fo=10, routed)          0.373     3.254    hdmi_ctrl/hdmi/encode_G/Q[0]
    SLICE_X67Y50         LUT2 (Prop_lut2_I0_O)        0.045     3.299 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[0]_i_2__0/O
                         net (fo=10, routed)          0.287     3.586    hdmi_ctrl/hdmi/encode_G/TMDS_out[0]_i_2__0_n_0
    SLICE_X68Y51         LUT4 (Prop_lut4_I1_O)        0.045     3.631 r  hdmi_ctrl/hdmi/encode_G/TMDS_out[0]_i_1/O
                         net (fo=1, routed)           0.000     3.631    hdmi_ctrl/hdmi/encode_G/TMDS_out[0]_i_1_n_0
    SLICE_X68Y51         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          0.920     0.920    hdmi_ctrl/hdmi/encode_G/clk25
    SLICE_X68Y51         FDRE                                         r  hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[0]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.193     1.113    
    SLICE_X68Y51         FDRE (Hold_fdre_C_D)         0.120     1.233    hdmi_ctrl/hdmi/encode_G/TMDS_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.404ns  (arrival time - required time)
  Source:                 hdmi_ctrl/pixel_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by div2/clkb  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_ctrl/hdmi/encode_R/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - div2/clkb rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.271ns (30.338%)  route 0.622ns (69.662%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div2/clkb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.576     1.521    div2/cnt_reg[1]_0
    SLICE_X90Y146        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  div2/clkout_reg/Q
                         net (fo=1, routed)           0.364     2.048    div2/CLK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.074 r  div2/CLK_BUFG_inst/O
                         net (fo=226, routed)         0.720     2.794    hdmi_ctrl/CLK
    SLICE_X45Y33         FDRE                                         r  hdmi_ctrl/pixel_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.128     2.922 r  hdmi_ctrl/pixel_reg[19]/Q
                         net (fo=8, routed)           0.305     3.228    hdmi_ctrl/hdmi/encode_R/Q[3]
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.098     3.326 r  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_3/O
                         net (fo=13, routed)          0.317     3.643    hdmi_ctrl/hdmi/encode_R/cnt[1]_i_3_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.045     3.688 r  hdmi_ctrl/hdmi/encode_R/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.688    hdmi_ctrl/hdmi/encode_R/new_cnt[1]
    SLICE_X49Y38         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.022     1.022    mult_clk/inst/clk100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  mult_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    mult_clk/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mult_clk/inst/clkout2_buf/O
                         net (fo=67, routed)          1.000     1.000    hdmi_ctrl/hdmi/encode_R/clk25
    SLICE_X49Y38         FDRE                                         r  hdmi_ctrl/hdmi/encode_R/cnt_reg[1]/C
                         clock pessimism              0.000     1.000    
                         clock uncertainty            0.193     1.193    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.091     1.284    hdmi_ctrl/hdmi/encode_R/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           3.688    
  -------------------------------------------------------------------
                         slack                                  2.404    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  div4/CLK
  To Clock:  OV7670_PCLK

Setup :            0  Failing Endpoints,  Worst Slack       29.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.977ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.746ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[13]/CLR
                            (recovery check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 0.642ns (8.548%)  route 6.868ns (91.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 46.117 - 40.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.866 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          3.065    15.931    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X109Y91        FDCE                                         f  u_cmos_capture_data/cmos_data_t_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.728    46.117    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X109Y91        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[13]/C
                         clock pessimism              0.000    46.117    
                         clock uncertainty           -0.035    46.081    
    SLICE_X109Y91        FDCE (Recov_fdce_C_CLR)     -0.405    45.676    u_cmos_capture_data/cmos_data_t_reg[13]
  -------------------------------------------------------------------
                         required time                         45.676    
                         arrival time                         -15.931    
  -------------------------------------------------------------------
                         slack                                 29.746    

Slack (MET) :             29.746ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[15]/CLR
                            (recovery check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 0.642ns (8.548%)  route 6.868ns (91.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 46.117 - 40.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.866 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          3.065    15.931    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X109Y91        FDCE                                         f  u_cmos_capture_data/cmos_data_t_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.728    46.117    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X109Y91        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[15]/C
                         clock pessimism              0.000    46.117    
                         clock uncertainty           -0.035    46.081    
    SLICE_X109Y91        FDCE (Recov_fdce_C_CLR)     -0.405    45.676    u_cmos_capture_data/cmos_data_t_reg[15]
  -------------------------------------------------------------------
                         required time                         45.676    
                         arrival time                         -15.931    
  -------------------------------------------------------------------
                         slack                                 29.746    

Slack (MET) :             29.790ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cam_data_d0_reg[7]/CLR
                            (recovery check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 0.642ns (8.548%)  route 6.868ns (91.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 46.117 - 40.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.866 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          3.065    15.931    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X108Y91        FDCE                                         f  u_cmos_capture_data/cam_data_d0_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.728    46.117    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X108Y91        FDCE                                         r  u_cmos_capture_data/cam_data_d0_reg[7]/C
                         clock pessimism              0.000    46.117    
                         clock uncertainty           -0.035    46.081    
    SLICE_X108Y91        FDCE (Recov_fdce_C_CLR)     -0.361    45.720    u_cmos_capture_data/cam_data_d0_reg[7]
  -------------------------------------------------------------------
                         required time                         45.720    
                         arrival time                         -15.931    
  -------------------------------------------------------------------
                         slack                                 29.790    

Slack (MET) :             29.832ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cam_data_d0_reg[5]/CLR
                            (recovery check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 0.642ns (8.548%)  route 6.868ns (91.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 46.117 - 40.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.866 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          3.065    15.931    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X108Y91        FDCE                                         f  u_cmos_capture_data/cam_data_d0_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.728    46.117    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X108Y91        FDCE                                         r  u_cmos_capture_data/cam_data_d0_reg[5]/C
                         clock pessimism              0.000    46.117    
                         clock uncertainty           -0.035    46.081    
    SLICE_X108Y91        FDCE (Recov_fdce_C_CLR)     -0.319    45.762    u_cmos_capture_data/cam_data_d0_reg[5]
  -------------------------------------------------------------------
                         required time                         45.762    
                         arrival time                         -15.931    
  -------------------------------------------------------------------
                         slack                                 29.832    

Slack (MET) :             29.867ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/byte_flag_reg/CLR
                            (recovery check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 0.642ns (8.690%)  route 6.746ns (91.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.116ns = ( 46.116 - 40.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.866 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          2.943    15.809    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X105Y91        FDCE                                         f  u_cmos_capture_data/byte_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.727    46.116    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X105Y91        FDCE                                         r  u_cmos_capture_data/byte_flag_reg/C
                         clock pessimism              0.000    46.116    
                         clock uncertainty           -0.035    46.080    
    SLICE_X105Y91        FDCE (Recov_fdce_C_CLR)     -0.405    45.675    u_cmos_capture_data/byte_flag_reg
  -------------------------------------------------------------------
                         required time                         45.675    
                         arrival time                         -15.809    
  -------------------------------------------------------------------
                         slack                                 29.867    

Slack (MET) :             29.882ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cam_data_d0_reg[2]/CLR
                            (recovery check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 0.642ns (8.654%)  route 6.777ns (91.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 46.118 - 40.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.866 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          2.973    15.839    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X108Y95        FDCE                                         f  u_cmos_capture_data/cam_data_d0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.729    46.118    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X108Y95        FDCE                                         r  u_cmos_capture_data/cam_data_d0_reg[2]/C
                         clock pessimism              0.000    46.118    
                         clock uncertainty           -0.035    46.082    
    SLICE_X108Y95        FDCE (Recov_fdce_C_CLR)     -0.361    45.721    u_cmos_capture_data/cam_data_d0_reg[2]
  -------------------------------------------------------------------
                         required time                         45.721    
                         arrival time                         -15.839    
  -------------------------------------------------------------------
                         slack                                 29.882    

Slack (MET) :             29.882ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cam_data_d0_reg[6]/CLR
                            (recovery check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 0.642ns (8.654%)  route 6.777ns (91.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 46.118 - 40.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.866 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          2.973    15.839    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X108Y95        FDCE                                         f  u_cmos_capture_data/cam_data_d0_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.729    46.118    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X108Y95        FDCE                                         r  u_cmos_capture_data/cam_data_d0_reg[6]/C
                         clock pessimism              0.000    46.118    
                         clock uncertainty           -0.035    46.082    
    SLICE_X108Y95        FDCE (Recov_fdce_C_CLR)     -0.361    45.721    u_cmos_capture_data/cam_data_d0_reg[6]
  -------------------------------------------------------------------
                         required time                         45.721    
                         arrival time                         -15.839    
  -------------------------------------------------------------------
                         slack                                 29.882    

Slack (MET) :             29.924ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cam_data_d0_reg[1]/CLR
                            (recovery check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 0.642ns (8.654%)  route 6.777ns (91.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 46.118 - 40.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.866 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          2.973    15.839    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X108Y95        FDCE                                         f  u_cmos_capture_data/cam_data_d0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.729    46.118    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X108Y95        FDCE                                         r  u_cmos_capture_data/cam_data_d0_reg[1]/C
                         clock pessimism              0.000    46.118    
                         clock uncertainty           -0.035    46.082    
    SLICE_X108Y95        FDCE (Recov_fdce_C_CLR)     -0.319    45.763    u_cmos_capture_data/cam_data_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         45.763    
                         arrival time                         -15.839    
  -------------------------------------------------------------------
                         slack                                 29.924    

Slack (MET) :             29.924ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cam_data_d0_reg[4]/CLR
                            (recovery check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 0.642ns (8.654%)  route 6.777ns (91.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 46.118 - 40.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.866 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          2.973    15.839    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X108Y95        FDCE                                         f  u_cmos_capture_data/cam_data_d0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.729    46.118    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X108Y95        FDCE                                         r  u_cmos_capture_data/cam_data_d0_reg[4]/C
                         clock pessimism              0.000    46.118    
                         clock uncertainty           -0.035    46.082    
    SLICE_X108Y95        FDCE (Recov_fdce_C_CLR)     -0.319    45.763    u_cmos_capture_data/cam_data_d0_reg[4]
  -------------------------------------------------------------------
                         required time                         45.763    
                         arrival time                         -15.839    
  -------------------------------------------------------------------
                         slack                                 29.924    

Slack (MET) :             30.126ns  (required time - arrival time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[10]/CLR
                            (recovery check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (OV7670_PCLK rise@40.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        7.217ns  (logic 0.642ns (8.895%)  route 6.575ns (91.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 46.118 - 40.000 ) 
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.648     5.333    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.851 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.721     6.572    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.668 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.752     8.420    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.518     8.938 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          3.804    12.742    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.866 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          2.772    15.638    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X108Y94        FDCE                                         f  u_cmos_capture_data/cmos_data_t_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    T6                                                0.000    40.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.893    44.298    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    44.389 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        1.729    46.118    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X108Y94        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[10]/C
                         clock pessimism              0.000    46.118    
                         clock uncertainty           -0.035    46.082    
    SLICE_X108Y94        FDCE (Recov_fdce_C_CLR)     -0.319    45.763    u_cmos_capture_data/cmos_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                         45.763    
                         arrival time                         -15.638    
  -------------------------------------------------------------------
                         slack                                 30.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cam_vsync_d1_reg/CLR
                            (removal check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.209ns (8.786%)  route 2.170ns (91.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.722     4.471    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.045     4.516 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          0.448     4.964    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X92Y84         FDCE                                         f  u_cmos_capture_data/cam_vsync_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.914     3.019    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X92Y84         FDCE                                         r  u_cmos_capture_data/cam_vsync_d1_reg/C
                         clock pessimism              0.000     3.019    
                         clock uncertainty            0.035     3.054    
    SLICE_X92Y84         FDCE (Remov_fdce_C_CLR)     -0.067     2.987    u_cmos_capture_data/cam_vsync_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           4.964    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/frame_val_flag_reg/CLR
                            (removal check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.209ns (8.786%)  route 2.170ns (91.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.722     4.471    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.045     4.516 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          0.448     4.964    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X92Y84         FDCE                                         f  u_cmos_capture_data/frame_val_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.914     3.019    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X92Y84         FDCE                                         r  u_cmos_capture_data/frame_val_flag_reg/C
                         clock pessimism              0.000     3.019    
                         clock uncertainty            0.035     3.054    
    SLICE_X92Y84         FDCE (Remov_fdce_C_CLR)     -0.067     2.987    u_cmos_capture_data/frame_val_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           4.964    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.021ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cam_vsync_d0_reg/CLR
                            (removal check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.209ns (8.615%)  route 2.217ns (91.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.022ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.722     4.471    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.045     4.516 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          0.495     5.011    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X98Y86         FDCE                                         f  u_cmos_capture_data/cam_vsync_d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.917     3.022    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X98Y86         FDCE                                         r  u_cmos_capture_data/cam_vsync_d0_reg/C
                         clock pessimism              0.000     3.022    
                         clock uncertainty            0.035     3.057    
    SLICE_X98Y86         FDCE (Remov_fdce_C_CLR)     -0.067     2.990    u_cmos_capture_data/cam_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           5.011    
  -------------------------------------------------------------------
                         slack                                  2.021    

Slack (MET) :             2.031ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_ps_cnt_reg[0]/CLR
                            (removal check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.209ns (8.595%)  route 2.223ns (91.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.722     4.471    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.045     4.516 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          0.501     5.017    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X92Y83         FDCE                                         f  u_cmos_capture_data/cmos_ps_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.913     3.018    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X92Y83         FDCE                                         r  u_cmos_capture_data/cmos_ps_cnt_reg[0]/C
                         clock pessimism              0.000     3.018    
                         clock uncertainty            0.035     3.053    
    SLICE_X92Y83         FDCE (Remov_fdce_C_CLR)     -0.067     2.986    u_cmos_capture_data/cmos_ps_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           5.017    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.031ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_ps_cnt_reg[1]/CLR
                            (removal check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.209ns (8.595%)  route 2.223ns (91.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.722     4.471    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.045     4.516 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          0.501     5.017    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X92Y83         FDCE                                         f  u_cmos_capture_data/cmos_ps_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.913     3.018    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X92Y83         FDCE                                         r  u_cmos_capture_data/cmos_ps_cnt_reg[1]/C
                         clock pessimism              0.000     3.018    
                         clock uncertainty            0.035     3.053    
    SLICE_X92Y83         FDCE (Remov_fdce_C_CLR)     -0.067     2.986    u_cmos_capture_data/cmos_ps_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           5.017    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.031ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_ps_cnt_reg[2]/CLR
                            (removal check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.209ns (8.595%)  route 2.223ns (91.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.722     4.471    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.045     4.516 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          0.501     5.017    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X92Y83         FDCE                                         f  u_cmos_capture_data/cmos_ps_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.913     3.018    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X92Y83         FDCE                                         r  u_cmos_capture_data/cmos_ps_cnt_reg[2]/C
                         clock pessimism              0.000     3.018    
                         clock uncertainty            0.035     3.053    
    SLICE_X92Y83         FDCE (Remov_fdce_C_CLR)     -0.067     2.986    u_cmos_capture_data/cmos_ps_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           5.017    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.031ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_ps_cnt_reg[3]/CLR
                            (removal check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.209ns (8.595%)  route 2.223ns (91.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.722     4.471    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.045     4.516 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          0.501     5.017    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X92Y83         FDCE                                         f  u_cmos_capture_data/cmos_ps_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.913     3.018    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X92Y83         FDCE                                         r  u_cmos_capture_data/cmos_ps_cnt_reg[3]/C
                         clock pessimism              0.000     3.018    
                         clock uncertainty            0.035     3.053    
    SLICE_X92Y83         FDCE (Remov_fdce_C_CLR)     -0.067     2.986    u_cmos_capture_data/cmos_ps_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           5.017    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.173ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cam_href_d0_reg/CLR
                            (removal check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.209ns (8.094%)  route 2.373ns (91.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.722     4.471    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.045     4.516 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          0.652     5.167    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X102Y85        FDCE                                         f  u_cmos_capture_data/cam_href_d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.921     3.026    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X102Y85        FDCE                                         r  u_cmos_capture_data/cam_href_d0_reg/C
                         clock pessimism              0.000     3.026    
                         clock uncertainty            0.035     3.061    
    SLICE_X102Y85        FDCE (Remov_fdce_C_CLR)     -0.067     2.994    u_cmos_capture_data/cam_href_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.994    
                         arrival time                           5.167    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.173ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cam_href_d1_reg/CLR
                            (removal check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.209ns (8.094%)  route 2.373ns (91.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.722     4.471    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.045     4.516 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          0.652     5.167    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X102Y85        FDCE                                         f  u_cmos_capture_data/cam_href_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.921     3.026    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X102Y85        FDCE                                         r  u_cmos_capture_data/cam_href_d1_reg/C
                         clock pessimism              0.000     3.026    
                         clock uncertainty            0.035     3.061    
    SLICE_X102Y85        FDCE (Remov_fdce_C_CLR)     -0.067     2.994    u_cmos_capture_data/cam_href_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.994    
                         arrival time                           5.167    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.286ns  (arrival time - required time)
  Source:                 sccb/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[1]/CLR
                            (removal check against rising-edge clock OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - div4/CLK rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.209ns (7.821%)  route 2.463ns (92.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.511    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.267     1.942    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     2.585    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X152Y112       FDRE                                         r  sccb/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y112       FDRE (Prop_fdre_C_Q)         0.164     2.749 r  sccb/init_done_reg/Q
                         net (fo=33, routed)          1.722     4.471    sccb/init_done
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.045     4.516 f  sccb/cam_vsync_d0_i_1/O
                         net (fo=35, routed)          0.742     5.258    u_cmos_capture_data/byte_flag_d0_reg_0
    SLICE_X101Y93        FDCE                                         f  u_cmos_capture_data/cmos_data_t_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    T6                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    T6                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.645     2.076    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.105 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=3060, routed)        0.924     3.029    u_cmos_capture_data/OV7670_PCLK_IBUF_BUFG
    SLICE_X101Y93        FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[1]/C
                         clock pessimism              0.000     3.029    
                         clock uncertainty            0.035     3.064    
    SLICE_X101Y93        FDCE (Remov_fdce_C_CLR)     -0.092     2.972    u_cmos_capture_data/cmos_data_t_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           5.258    
  -------------------------------------------------------------------
                         slack                                  2.286    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK
  To Clock:  div4/CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/counter_reg[0]/PRE
                            (recovery check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.757ns  (logic 0.580ns (7.477%)  route 7.177ns (92.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.976ns = ( 47.976 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          3.786    39.854    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.124    39.978 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        3.392    43.369    sccb/i_reg[0]_0
    SLICE_X150Y95        FDPE                                         f  sccb/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.801    47.976    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X150Y95        FDPE                                         r  sccb/counter_reg[0]/C
                         clock pessimism              0.185    48.161    
                         clock uncertainty           -0.035    48.126    
    SLICE_X150Y95        FDPE (Recov_fdpe_C_PRE)     -0.361    47.765    sccb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         47.765    
                         arrival time                         -43.369    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/counter_reg[1]/PRE
                            (recovery check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.757ns  (logic 0.580ns (7.477%)  route 7.177ns (92.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.976ns = ( 47.976 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          3.786    39.854    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.124    39.978 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        3.392    43.369    sccb/i_reg[0]_0
    SLICE_X150Y95        FDPE                                         f  sccb/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.801    47.976    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X150Y95        FDPE                                         r  sccb/counter_reg[1]/C
                         clock pessimism              0.185    48.161    
                         clock uncertainty           -0.035    48.126    
    SLICE_X150Y95        FDPE (Recov_fdpe_C_PRE)     -0.361    47.765    sccb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         47.765    
                         arrival time                         -43.369    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/counter_reg[2]/PRE
                            (recovery check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.757ns  (logic 0.580ns (7.477%)  route 7.177ns (92.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.976ns = ( 47.976 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          3.786    39.854    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.124    39.978 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        3.392    43.369    sccb/i_reg[0]_0
    SLICE_X150Y95        FDPE                                         f  sccb/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.801    47.976    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X150Y95        FDPE                                         r  sccb/counter_reg[2]/C
                         clock pessimism              0.185    48.161    
                         clock uncertainty           -0.035    48.126    
    SLICE_X150Y95        FDPE (Recov_fdpe_C_PRE)     -0.361    47.765    sccb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         47.765    
                         arrival time                         -43.369    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/counter_reg[3]/PRE
                            (recovery check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.757ns  (logic 0.580ns (7.477%)  route 7.177ns (92.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.976ns = ( 47.976 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          3.786    39.854    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.124    39.978 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        3.392    43.369    sccb/i_reg[0]_0
    SLICE_X150Y95        FDPE                                         f  sccb/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.801    47.976    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X150Y95        FDPE                                         r  sccb/counter_reg[3]/C
                         clock pessimism              0.185    48.161    
                         clock uncertainty           -0.035    48.126    
    SLICE_X150Y95        FDPE (Recov_fdpe_C_PRE)     -0.361    47.765    sccb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         47.765    
                         arrival time                         -43.369    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/counter_reg[4]/PRE
                            (recovery check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.606ns  (logic 0.580ns (7.625%)  route 7.026ns (92.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.976ns = ( 47.976 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          3.786    39.854    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.124    39.978 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        3.241    43.218    sccb/i_reg[0]_0
    SLICE_X150Y96        FDPE                                         f  sccb/counter_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.801    47.976    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X150Y96        FDPE                                         r  sccb/counter_reg[4]/C
                         clock pessimism              0.185    48.161    
                         clock uncertainty           -0.035    48.126    
    SLICE_X150Y96        FDPE (Recov_fdpe_C_PRE)     -0.361    47.765    sccb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         47.765    
                         arrival time                         -43.218    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/counter_reg[5]/PRE
                            (recovery check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.606ns  (logic 0.580ns (7.625%)  route 7.026ns (92.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.976ns = ( 47.976 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          3.786    39.854    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.124    39.978 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        3.241    43.218    sccb/i_reg[0]_0
    SLICE_X150Y96        FDPE                                         f  sccb/counter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.801    47.976    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X150Y96        FDPE                                         r  sccb/counter_reg[5]/C
                         clock pessimism              0.185    48.161    
                         clock uncertainty           -0.035    48.126    
    SLICE_X150Y96        FDPE (Recov_fdpe_C_PRE)     -0.361    47.765    sccb/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         47.765    
                         arrival time                         -43.218    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/counter_reg[6]/PRE
                            (recovery check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.606ns  (logic 0.580ns (7.625%)  route 7.026ns (92.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.976ns = ( 47.976 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          3.786    39.854    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.124    39.978 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        3.241    43.218    sccb/i_reg[0]_0
    SLICE_X150Y96        FDPE                                         f  sccb/counter_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.801    47.976    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X150Y96        FDPE                                         r  sccb/counter_reg[6]/C
                         clock pessimism              0.185    48.161    
                         clock uncertainty           -0.035    48.126    
    SLICE_X150Y96        FDPE (Recov_fdpe_C_PRE)     -0.361    47.765    sccb/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         47.765    
                         arrival time                         -43.218    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/counter_reg[7]/PRE
                            (recovery check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.606ns  (logic 0.580ns (7.625%)  route 7.026ns (92.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.976ns = ( 47.976 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          3.786    39.854    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.124    39.978 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        3.241    43.218    sccb/i_reg[0]_0
    SLICE_X150Y96        FDPE                                         f  sccb/counter_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.801    47.976    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X150Y96        FDPE                                         r  sccb/counter_reg[7]/C
                         clock pessimism              0.185    48.161    
                         clock uncertainty           -0.035    48.126    
    SLICE_X150Y96        FDPE (Recov_fdpe_C_PRE)     -0.361    47.765    sccb/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         47.765    
                         arrival time                         -43.218    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/i_reg[0]/PRE
                            (recovery check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.350ns  (logic 0.580ns (7.891%)  route 6.770ns (92.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.806ns = ( 47.806 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          3.786    39.854    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.124    39.978 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        2.984    42.962    sccb/i_reg[0]_0
    SLICE_X151Y113       FDPE                                         f  sccb/i_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.631    47.806    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg[0]/C
                         clock pessimism              0.185    47.991    
                         clock uncertainty           -0.035    47.956    
    SLICE_X151Y113       FDPE (Recov_fdpe_C_PRE)     -0.359    47.597    sccb/i_reg[0]
  -------------------------------------------------------------------
                         required time                         47.597    
                         arrival time                         -42.962    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/i_reg[1]/PRE
                            (recovery check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (div4/CLK rise@40.000ns - CLK rise@30.000ns)
  Data Path Delay:        7.350ns  (logic 0.580ns (7.891%)  route 6.770ns (92.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.806ns = ( 47.806 - 40.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)       30.000    30.000 r  
    R4                                                0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.927    35.612    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.456    36.068 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          3.786    39.854    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.124    39.978 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        2.984    42.962    sccb/i_reg[0]_0
    SLICE_X151Y113       FDPE                                         f  sccb/i_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    43.409    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.527    45.027    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.418    45.445 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.639    46.084    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.175 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         1.631    47.806    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X151Y113       FDPE                                         r  sccb/i_reg[1]/C
                         clock pessimism              0.185    47.991    
                         clock uncertainty           -0.035    47.956    
    SLICE_X151Y113       FDPE (Recov_fdpe_C_PRE)     -0.359    47.597    sccb/i_reg[1]
  -------------------------------------------------------------------
                         required time                         47.597    
                         arrival time                         -42.962    
  -------------------------------------------------------------------
                         slack                                  4.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/state_reg[1]/PRE
                            (removal check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.186ns (6.743%)  route 2.572ns (93.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.480ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          1.703     3.475    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.045     3.520 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        0.870     4.390    sccb/i_reg[0]_0
    SLICE_X157Y111       FDPE                                         f  sccb/state_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.918     3.480    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X157Y111       FDPE                                         r  sccb/state_reg[1]/C
                         clock pessimism             -0.248     3.231    
    SLICE_X157Y111       FDPE (Remov_fdpe_C_PRE)     -0.095     3.136    sccb/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           4.390    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/state_reg[2]/PRE
                            (removal check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.186ns (6.743%)  route 2.572ns (93.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.480ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          1.703     3.475    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.045     3.520 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        0.870     4.390    sccb/i_reg[0]_0
    SLICE_X157Y111       FDPE                                         f  sccb/state_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.918     3.480    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X157Y111       FDPE                                         r  sccb/state_reg[2]/C
                         clock pessimism             -0.248     3.231    
    SLICE_X157Y111       FDPE (Remov_fdpe_C_PRE)     -0.095     3.136    sccb/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           4.390    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/state_reg[0]/CLR
                            (removal check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.186ns (6.733%)  route 2.577ns (93.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.480ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          1.703     3.475    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.045     3.520 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        0.874     4.394    sccb/i_reg[0]_0
    SLICE_X156Y111       FDCE                                         f  sccb/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.918     3.480    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X156Y111       FDCE                                         r  sccb/state_reg[0]/C
                         clock pessimism             -0.248     3.231    
    SLICE_X156Y111       FDCE (Remov_fdce_C_CLR)     -0.092     3.139    sccb/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           4.394    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/i_reg[6]/PRE
                            (removal check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.186ns (6.229%)  route 2.800ns (93.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          1.703     3.475    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.045     3.520 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        1.097     4.617    sccb/i_reg[0]_0
    SLICE_X154Y113       FDPE                                         f  sccb/i_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.888     3.450    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X154Y113       FDPE                                         r  sccb/i_reg[6]/C
                         clock pessimism             -0.248     3.201    
    SLICE_X154Y113       FDPE (Remov_fdpe_C_PRE)     -0.071     3.130    sccb/i_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           4.617    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/i_reg[7]/PRE
                            (removal check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.186ns (6.229%)  route 2.800ns (93.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          1.703     3.475    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.045     3.520 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        1.097     4.617    sccb/i_reg[0]_0
    SLICE_X154Y113       FDPE                                         f  sccb/i_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.888     3.450    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X154Y113       FDPE                                         r  sccb/i_reg[7]/C
                         clock pessimism             -0.248     3.201    
    SLICE_X154Y113       FDPE (Remov_fdpe_C_PRE)     -0.071     3.130    sccb/i_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           4.617    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/i_reg_rep[6]/PRE
                            (removal check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.186ns (6.229%)  route 2.800ns (93.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          1.703     3.475    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.045     3.520 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        1.097     4.617    sccb/i_reg[0]_0
    SLICE_X154Y113       FDPE                                         f  sccb/i_reg_rep[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.888     3.450    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X154Y113       FDPE                                         r  sccb/i_reg_rep[6]/C
                         clock pessimism             -0.248     3.201    
    SLICE_X154Y113       FDPE (Remov_fdpe_C_PRE)     -0.071     3.130    sccb/i_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           4.617    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/i_reg_rep[7]/PRE
                            (removal check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.186ns (6.229%)  route 2.800ns (93.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          1.703     3.475    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.045     3.520 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        1.097     4.617    sccb/i_reg[0]_0
    SLICE_X154Y113       FDPE                                         f  sccb/i_reg_rep[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.888     3.450    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X154Y113       FDPE                                         r  sccb/i_reg_rep[7]/C
                         clock pessimism             -0.248     3.201    
    SLICE_X154Y113       FDPE (Remov_fdpe_C_PRE)     -0.071     3.130    sccb/i_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           4.617    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.547ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/counter_reg[16]/CLR
                            (removal check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.186ns (5.953%)  route 2.939ns (94.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          1.703     3.475    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.045     3.520 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        1.236     4.756    sccb/i_reg[0]_0
    SLICE_X150Y99        FDCE                                         f  sccb/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.963     3.525    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X150Y99        FDCE                                         r  sccb/counter_reg[16]/C
                         clock pessimism             -0.248     3.276    
    SLICE_X150Y99        FDCE (Remov_fdce_C_CLR)     -0.067     3.209    sccb/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           4.756    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/counter_reg[17]/CLR
                            (removal check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.186ns (5.953%)  route 2.939ns (94.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          1.703     3.475    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.045     3.520 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        1.236     4.756    sccb/i_reg[0]_0
    SLICE_X150Y99        FDCE                                         f  sccb/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.963     3.525    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X150Y99        FDCE                                         r  sccb/counter_reg[17]/C
                         clock pessimism             -0.248     3.276    
    SLICE_X150Y99        FDCE (Remov_fdce_C_CLR)     -0.067     3.209    sccb/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           4.756    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (arrival time - required time)
  Source:                 dbi/loop_block1[0].d/out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccb/counter_reg[18]/CLR
                            (removal check against rising-edge clock div4/CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (div4/CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.186ns (5.953%)  route 2.939ns (94.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.686     1.631    dbi/loop_block1[0].d/CLK
    SLICE_X153Y90        FDRE                                         r  dbi/loop_block1[0].d/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  dbi/loop_block1[0].d/out_reg/Q
                         net (fo=33, routed)          1.703     3.475    dbi/loop_block1[0].d/out_reg_1
    SLICE_X158Y109       LUT1 (Prop_lut1_I0_O)        0.045     3.520 f  dbi/loop_block1[0].d/pixel[23]_i_1/O
                         net (fo=2660, routed)        1.236     4.756    sccb/i_reg[0]_0
    SLICE_X150Y99        FDCE                                         f  sccb/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock div4/CLK rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.836     2.029    div4/CLK
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.233 r  div4/clkout_reg/Q
                         net (fo=1, routed)           0.300     2.533    OV7670_XCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  OV7670_XCLK_OBUF_BUFG_inst/O
                         net (fo=403, routed)         0.963     3.525    sccb/OV7670_XCLK_OBUF_BUFG
    SLICE_X150Y99        FDCE                                         r  sccb/counter_reg[18]/C
                         clock pessimism             -0.248     3.276    
    SLICE_X150Y99        FDCE (Remov_fdce_C_CLR)     -0.067     3.209    sccb/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           4.756    
  -------------------------------------------------------------------
                         slack                                  1.547    





