
#include <dt-bindings/display/rockchip_vop.h>

/ {
    mipidcphy0_grf: syscon@fd5e8000 {
        compatible = "rockchip,mipi-dcphy-grf", "syscon";
        reg = <0x0 0xfd5e8000 0x0 0x4000>;
    };

    mipidcphy1_grf: syscon@fd5ec000 {
        compatible = "rockchip,mipi-dcphy-grf", "syscon";
        reg = <0x0 0xfd5ec000 0x0 0x4000>;
    };

    mipidcphy0: phy@feda0000 {
        compatible = "rockchip,rk3588-mipi-dcphy";
        reg = <0x0 0xfeda0000 0x0 0x10000>;
        rockchip,grf = <&mipidcphy0_grf>;
        clocks = <&cru PCLK_MIPI_DCPHY0>,
                 <&cru CLK_USBDPPHY_MIPIDCPPHY_REF>;
        clock-names = "pclk", "ref";
        resets = <&cru SRST_M_MIPI_DCPHY0>,
                 <&cru SRST_P_MIPI_DCPHY0>,
                 <&cru SRST_P_MIPI_DCPHY0_GRF>,
                 <&cru SRST_S_MIPI_DCPHY0>;
        reset-names = "m_phy", "apb", "grf", "s_phy";
        #phy-cells = <0>;
        status = "okay";
    };

    mipidcphy1: phy@fedb0000 {
        compatible = "rockchip,rk3588-mipi-dcphy";
        reg = <0x0 0xfedb0000 0x0 0x10000>;
        rockchip,grf = <&mipidcphy1_grf>;
        clocks = <&cru PCLK_MIPI_DCPHY1>,
                 <&cru CLK_USBDPPHY_MIPIDCPPHY_REF>;
        clock-names = "pclk", "ref";
        resets = <&cru SRST_M_MIPI_DCPHY1>,
                 <&cru SRST_P_MIPI_DCPHY1>,
                 <&cru SRST_P_MIPI_DCPHY1_GRF>,
                 <&cru SRST_S_MIPI_DCPHY1>;
        reset-names = "m_phy", "apb", "grf", "s_phy";
        #phy-cells = <0>;
        status = "okay";
    };

    dsi0: dsi@fde20000 {
        compatible = "rockchip,rk3588-mipi-dsi2";
        firefly-check;
        reg = <0x0 0xfde20000 0x0 0x10000>;
        interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH 0>;
        clocks = <&cru PCLK_DSIHOST0>, <&cru CLK_DSIHOST0>;
        clock-names = "pclk", "sys_clk";
        resets = <&cru SRST_P_DSIHOST0>;
        reset-names = "apb";
        power-domains = <&power RK3588_PD_VOP>;
        phys = <&mipidcphy0>;
        phy-names = "dcphy";
        rockchip,grf = <&vop_grf>;
        #address-cells = <1>;
        #size-cells = <0>;
        status = "disabled";

        ports {
            #address-cells = <1>;
            #size-cells = <0>;

            dsi0_in: port@0 {
                reg = <0>;
                #address-cells = <1>;
                #size-cells = <0>;

                dsi0_in_vp2: endpoint@0 {
                    reg = <0>;
                    remote-endpoint = <&vp2_out_dsi0>;
                    status = "disabled";
                };

                dsi0_in_vp3: endpoint@1 {
                    reg = <1>;
                    remote-endpoint = <&vp3_out_dsi0>;
                    status = "disabled";
                };
            };
        };
    };

    dsi1: dsi@fde30000 {
        compatible = "rockchip,rk3588-mipi-dsi2";
        reg = <0x0 0xfde30000 0x0 0x10000>;
        interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH 0>;
        clocks = <&cru PCLK_DSIHOST1>, <&cru CLK_DSIHOST1>;
        clock-names = "pclk", "sys_clk";
        resets = <&cru SRST_P_DSIHOST1>;
        reset-names = "apb";
        power-domains = <&power RK3588_PD_VOP>;
        phys = <&mipidcphy1>;
        phy-names = "dcphy";
        rockchip,grf = <&vop_grf>;
        #address-cells = <1>;
        #size-cells = <0>;
        status = "disabled";

        ports {
            #address-cells = <1>;
            #size-cells = <0>;

            dsi1_in: port@0 {
                reg = <0>;
                #address-cells = <1>;
                #size-cells = <0>;

                dsi1_in_vp2: endpoint@0 {
                    reg = <0>;
                    remote-endpoint = <&vp2_out_dsi1>;
                    status = "disabled";
                };

                dsi1_in_vp3: endpoint@1 {
                    reg = <1>;
                    remote-endpoint = <&vp3_out_dsi1>;
                    status = "disabled";
                };
            };
        };
    };

    edp0: edp@fdec0000 {
        compatible = "rockchip,rk3588-edp";
        reg = <0x0 0xfdec0000 0x0 0x1000>;
        interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH 0>;
        clocks = <&cru CLK_EDP0_24M>, <&cru PCLK_EDP0>,
                 <&cru CLK_EDP0_200M>, <&hclk_vo1>;
        clock-names = "dp", "pclk", "spdif", "hclk";
        resets = <&cru SRST_EDP0_24M>, <&cru SRST_P_EDP0>;
        reset-names = "dp", "apb";
        phys = <&hdptxphy_hdmi0>;
        phy-names = "dp";
        power-domains = <&power RK3588_PD_VO1>;
        rockchip,grf = <&vo1_grf>;
        status = "disabled";

        ports {
            #address-cells = <1>;
            #size-cells = <0>;

            port@0 {
                reg = <0>;
                #address-cells = <1>;
                #size-cells = <0>;

                edp0_in_vp0: endpoint@0 {
                    reg = <0>;
                    remote-endpoint = <&vp0_out_edp0>;
                    status = "disabled";
                };

                edp0_in_vp1: endpoint@1 {
                    reg = <1>;
                    remote-endpoint = <&vp1_out_edp0>;
                    status = "disabled";
                };

                edp0_in_vp2: endpoint@2 {
                    reg = <2>;
                    remote-endpoint = <&vp2_out_edp0>;
                    status = "disabled";
                };
            };

            port@1 {
                reg = <1>;

                edp0_out: endpoint { };
            };
        };
    };

    dp0: dp@fde50000 {
        compatible = "rockchip,rk3588-dp";
        reg = <0x0 0xfde50000 0x0 0x4000>;
        interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH 0>;
        clocks = <&cru PCLK_DP0>, <&cru CLK_AUX16M_0>,
                 <&cru MCLK_I2S4_8CH_TX>, <&cru MCLK_SPDIF2_DP0>,
                 <&hclk_vo0>, <&cru CLK_DP0>;
        clock-names = "apb", "aux", "i2s", "spdif", "hclk", "hdcp";
        assigned-clocks = <&cru CLK_AUX16M_0>;
        assigned-clock-rates = <16000000>;
        resets = <&cru SRST_DP0>;
        phys = <&usbdp_phy0_dp>;
        power-domains = <&power RK3588_PD_VO0>;
        #sound-dai-cells = <1>;
        status = "disabled";

        ports {
            #address-cells = <1>;
            #size-cells = <0>;

            port@0 {
                reg = <0>;
                #address-cells = <1>;
                #size-cells = <0>;

                dp0_in_vp0: endpoint@0 {
                    reg = <0>;
                    remote-endpoint = <&vp0_out_dp0>;
                    status = "disabled";
                };

                dp0_in_vp1: endpoint@1 {
                    reg = <1>;
                    remote-endpoint = <&vp1_out_dp0>;
                    status = "disabled";
                };

                dp0_in_vp2: endpoint@2 {
                    reg = <2>;
                    remote-endpoint = <&vp2_out_dp0>;
                    status = "disabled";
                };
            };

            port@1 {
                reg = <1>;

                dp0_out: endpoint { };
            };
        };
    };

    hclk_vo0: hclk_vo0@fd7c08dc {
        compatible = "rockchip,rk3588-clock-gate-link";
        reg = <0 0xfd7c08dc 0 0x10>;
        clock-names = "link";
        clocks = <&cru HCLK_VOP_ROOT>;
        #power-domain-cells = <1>;
        #clock-cells = <0>;
    };

    hclk_vo1: hclk_vo1@fd7c08ec {
        compatible = "rockchip,rk3588-clock-gate-link";
        reg = <0 0xfd7c08ec 0 0x10>;
        clock-names = "link";
        clocks = <&cru HCLK_VO1USB_TOP_ROOT>;
        #power-domain-cells = <1>;
        #clock-cells = <0>;
    };

    hdptxphy0_grf: syscon@fd5e0000 {
        compatible = "rockchip,rk3588-hdptxphy-grf", "syscon";
        reg = <0x0 0xfd5e0000 0x0 0x100>;
    };

    hdmi0: hdmi@fde80000 {
        compatible = "rockchip,rk3588-dw-hdmi";
        reg = <0x0 0xfde80000 0x0 0x10000>, <0x0 0xfde90000 0x0 0x10000>;
        interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH 0>,
                     <GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH 0>,
                     <GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH 0>,
                     <GIC_SPI 172 IRQ_TYPE_LEVEL_HIGH 0>,
                     <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH 0>;
        clocks = <&cru PCLK_HDMITX0>,
                 <&cru CLK_HDMIHDP0>,
                 <&cru CLK_HDMITX0_EARC>,
                 <&cru CLK_HDMITX0_REF>,
                 <&cru MCLK_I2S5_8CH_TX>,
                 <&cru DCLK_VOP0>,
                 <&cru DCLK_VOP1>,
                 <&cru DCLK_VOP2>,
                 <&cru DCLK_VOP3>,
                 <&hclk_vo1>;
                // TODO: Obsolete attribute?
                 // <&hdptxphy_hdmi_clk0>;
        clock-names = "pclk",
                      "hpd",
                      "earc",
                      "hdmitx_ref",
                      "aud",
                      "dclk_vp0",
                      "dclk_vp1",
                      "dclk_vp2",
                      "dclk_vp3",
                      "hclk_vo1",
                      "link_clk";
        resets = <&cru SRST_HDMITX0_REF>, <&cru SRST_HDMIHDP0>;
        reset-names = "ref", "hdp";
        power-domains = <&power RK3588_PD_VO1>;
        pinctrl-names = "default";
        pinctrl-0 = <&hdmim0_tx0_cec &hdmim0_tx0_hpd &hdmim0_tx0_scl &hdmim0_tx0_sda>;
        reg-io-width = <4>;
        rockchip,grf = <&sys_grf>;
        rockchip,vo1_grf = <&vo1_grf>;
        phys = <&hdptxphy_hdmi0>;
        phy-names = "hdmi";
        #sound-dai-cells = <0>;
        status = "disabled";

        ports {
            #address-cells = <1>;
            #size-cells = <0>;

            hdmi0_in: port@0 {
                reg = <0>;
                #address-cells = <1>;
                #size-cells = <0>;

                hdmi0_in_vp0: endpoint@0 {
                    reg = <0>;
                    remote-endpoint = <&vp0_out_hdmi0>;
                    status = "disabled";
                };

                hdmi0_in_vp1: endpoint@1 {
                    reg = <1>;
                    remote-endpoint = <&vp1_out_hdmi0>;
                    status = "disabled";
                };

                hdmi0_in_vp2: endpoint@2 {
                    reg = <2>;
                    remote-endpoint = <&vp2_out_hdmi0>;
                    status = "disabled";
                };
            };
        };
    };

    gpu: gpu@fb000000 {
        compatible = "rockchip,rk3588-mali";
        reg = <0x0 0xfb000000 0x0 0x200000>;
        interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH 0>,
                     <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH 0>,
                     <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "GPU", "MMU", "JOB";

        clocks = <&scmi_clk SCMI_CLK_GPU>, <&cru CLK_GPU_COREGROUP>,
                 <&cru CLK_GPU_STACKS>, <&cru CLK_GPU>;
        clock-names = "clk_mali", "clk_gpu_coregroup",
                      "clk_gpu_stacks", "clk_gpu";
        assigned-clocks = <&scmi_clk SCMI_CLK_GPU>;
        assigned-clock-rates = <200000000>;
        power-domains = <&power RK3588_PD_GPU>;
        operating-points-v2 = <&opp_table_gpu>;
        #cooling-cells = <2>;
        dynamic-power-coefficient = <2982>;

        upthreshold = <30>;
        downdifferential = <10>;

        status = "disabled";
    };

    opp_table_gpu: opp-table-gpu {
        compatible = "operating-points-v2";

        rockchip,supported-hw;

        rockchip,pvtm-hw = <0x04>;
        rockchip,pvtm-voltage-sel-hw = <
                                               0	799	0
                                               800	819	1
                                               820	844	2
                                               845	869	3
                                               870	894	4
                                               895	9999	5
                                       >;
        rockchip,pvtm-voltage-sel = <
                                            0	815	0
                                            816	835	1
                                            836	860	2
                                            861	885	3
                                            886	910	4
                                            911	9999	5
                                    >;
        rockchip,pvtm-pvtpll;
        rockchip,pvtm-offset = <0x1c>;
        rockchip,pvtm-sample-time = <1100>;
        rockchip,pvtm-freq = <800000>;
        rockchip,pvtm-volt = <750000>;
        rockchip,pvtm-ref-temp = <25>;
        rockchip,pvtm-temp-prop = <(-135) (-135)>;
        rockchip,pvtm-thermal-zone = "gpu-thermal";

        clocks = <&cru CLK_GPU>;
        clock-names = "clk";
        rockchip,grf = <&gpu_grf>;
        volt-mem-read-margin = <
                                       855000	1
                                       765000	2
                                       675000	3
                                       495000	4
                               >;

        rockchip,temp-hysteresis = <5000>;
        rockchip,low-temp = <10000>;
        rockchip,low-temp-min-volt = <750000>;
        rockchip,high-temp = <85000>;
        rockchip,high-temp-max-freq = <800000>;

        /* RK3588 gpu OPPs */
        opp-300000000 {
            opp-supported-hw = <0xf9 0xffff>;
            opp-hz = /bits/ 64 <300000000>;
            opp-microvolt = <675000 675000 850000>,
                            <675000 675000 850000>;
        };
        opp-400000000 {
            opp-supported-hw = <0xf9 0xffff>;
            opp-hz = /bits/ 64 <400000000>;
            opp-microvolt = <675000 675000 850000>,
                            <675000 675000 850000>;
        };
        opp-500000000 {
            opp-supported-hw = <0xf9 0xffff>;
            opp-hz = /bits/ 64 <500000000>;
            opp-microvolt = <675000 675000 850000>,
                            <675000 675000 850000>;
        };
        opp-600000000 {
            opp-supported-hw = <0xf9 0xffff>;
            opp-hz = /bits/ 64 <600000000>;
            opp-microvolt = <675000 675000 850000>,
                            <675000 675000 850000>;
        };
        opp-700000000 {
            opp-supported-hw = <0xf9 0xffff>;
            opp-hz = /bits/ 64 <700000000>;
            opp-microvolt = <700000 700000 850000>,
                            <700000 700000 850000>;
            opp-microvolt-L2 = <687500 687500 850000>,
                               <687500 687500 850000>;
            opp-microvolt-L3 = <675000 675000 850000>,
                               <675000 675000 850000>;
            opp-microvolt-L4 = <675000 675000 850000>,
                               <675000 675000 850000>;
            opp-microvolt-L5 = <675000 675000 850000>,
                               <675000 675000 850000>;
        };
        opp-800000000 {
            opp-supported-hw = <0xf9 0xffff>;
            opp-hz = /bits/ 64 <800000000>;
            opp-microvolt = <750000 750000 850000>,
                            <750000 750000 850000>;
            opp-microvolt-L1 = <737500 737500 850000>,
                               <737500 737500 850000>;
            opp-microvolt-L2 = <725000 725000 850000>,
                               <725000 725000 850000>;
            opp-microvolt-L3 = <712500 712500 850000>,
                               <712500 712500 850000>;
            opp-microvolt-L4 = <700000 700000 850000>,
                               <700000 700000 850000>;
            opp-microvolt-L5 = <700000 700000 850000>,
                               <700000 700000 850000>;
        };
        opp-900000000 {
            opp-supported-hw = <0xf9 0xffff>;
            opp-hz = /bits/ 64 <900000000>;
            opp-microvolt = <800000 800000 850000>,
                            <800000 800000 850000>;
            opp-microvolt-L1 = <787500 787500 850000>,
                               <787500 787500 850000>;
            opp-microvolt-L2 = <775000 775000 850000>,
                               <775000 775000 850000>;
            opp-microvolt-L3 = <762500 762500 850000>,
                               <762500 762500 850000>;
            opp-microvolt-L4 = <750000 750000 850000>,
                               <750000 750000 850000>;
            opp-microvolt-L5 = <737500 737500 850000>,
                               <737500 737500 850000>;
        };
        opp-1000000000 {
            opp-supported-hw = <0xf9 0xffff>;
            opp-hz = /bits/ 64 <1000000000>;
            opp-microvolt = <850000 850000 850000>,
                            <850000 850000 850000>;
            opp-microvolt-L1 = <837500 837500 850000>,
                               <837500 837500 850000>;
            opp-microvolt-L2 = <825000 825000 850000>,
                               <825000 825000 850000>;
            opp-microvolt-L3 = <812500 812500 850000>,
                               <812500 812500 850000>;
            opp-microvolt-L4 = <800000 800000 850000>,
                               <800000 800000 850000>;
            opp-microvolt-L5 = <787500 787500 850000>,
                               <787500 787500 850000>;
        };

        /* RK3588J/M gpu OPPs */
        opp-0300000000 {
            opp-supported-hw = <0x06 0xffff>;
            opp-hz = /bits/ 64 <300000000>;
            opp-microvolt = <750000 750000 850000>,
                            <750000 750000 850000>;
        };
        opp-0400000000 {
            opp-supported-hw = <0x06 0xffff>;
            opp-hz = /bits/ 64 <400000000>;
            opp-microvolt = <750000 750000 850000>,
                            <750000 750000 850000>;
        };
        opp-0500000000 {
            opp-supported-hw = <0x06 0xffff>;
            opp-hz = /bits/ 64 <500000000>;
            opp-microvolt = <750000 750000 850000>,
                            <750000 750000 850000>;
        };
        opp-0600000000 {
            opp-supported-hw = <0x06 0xffff>;
            opp-hz = /bits/ 64 <600000000>;
            opp-microvolt = <750000 750000 850000>,
                            <750000 750000 850000>;
        };
        opp-0700000000 {
            opp-supported-hw = <0x06 0xffff>;
            opp-hz = /bits/ 64 <700000000>;
            opp-microvolt = <750000 750000 850000>,
                            <750000 750000 850000>;
        };
        /* RK3588J gpu OPPs */
        opp-0850000000 {
            opp-supported-hw = <0x04 0xffff>;
            opp-hz = /bits/ 64 <850000000>;
            opp-microvolt = <787500 787500 850000>,
                            <787500 787500 850000>;
            opp-microvolt-L1 = <775000 775000 850000>,
                               <775000 775000 850000>;
            opp-microvolt-L2 = <762500 762500 850000>,
                               <762500 762500 850000>;
            opp-microvolt-L3 = <750000 750000 850000>,
                               <750000 750000 850000>;
            opp-microvolt-L4 = <750000 750000 850000>,
                               <750000 750000 850000>;
            opp-microvolt-L5 = <750000 750000 850000>,
                               <750000 750000 850000>;
        };
        /* RK3588M gpu OPPs */
        opp-0800000000 {
            opp-supported-hw = <0x02 0xffff>;
            opp-hz = /bits/ 64 <800000000>;
            opp-microvolt = <750000 750000 850000>,
                            <750000 750000 850000>;
        };
        opp-0900000000 {
            opp-supported-hw = <0x02 0xffff>;
            opp-hz = /bits/ 64 <900000000>;
            opp-microvolt = <800000 800000 850000>,
                            <800000 800000 850000>;
            opp-microvolt-L1 = <787500 787500 850000>,
                               <787500 787500 850000>;
            opp-microvolt-L2 = <775000 775000 850000>,
                               <775000 775000 850000>;
            opp-microvolt-L3 = <762500 762500 850000>,
                               <762500 762500 850000>;
            opp-microvolt-L4 = <750000 750000 850000>,
                               <750000 750000 850000>;
            opp-microvolt-L5 = <750000 750000 850000>,
                               <750000 750000 850000>;
        };
        opp-01000000000 {
            opp-supported-hw = <0x02 0xffff>;
            opp-hz = /bits/ 64 <1000000000>;
            opp-microvolt = <850000 850000 850000>,
                            <850000 850000 850000>;
            opp-microvolt-L1 = <837500 837500 850000>,
                               <837500 837500 850000>;
            opp-microvolt-L2 = <825000 825000 850000>,
                               <825000 825000 850000>;
            opp-microvolt-L3 = <812500 812500 850000>,
                               <812500 812500 850000>;
            opp-microvolt-L4 = <800000 800000 850000>,
                               <800000 800000 850000>;
            opp-microvolt-L5 = <787500 787500 850000>,
                               <787500 787500 850000>;
        };
    };

    iep: iep@fdbb0000 {
        compatible = "rockchip,iep-v2";
        reg = <0x0 0xfdbb0000 0x0 0x500>;
        interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "irq_iep";
        clocks = <&cru ACLK_IEP2P0>, <&cru HCLK_IEP2P0>, <&cru CLK_IEP2P0_CORE>;
        clock-names = "aclk", "hclk", "sclk";
        rockchip,normal-rates = <594000000>, <0>;
        assigned-clocks = <&cru ACLK_IEP2P0>;
        assigned-clock-rates = <594000000>;
        resets = <&cru SRST_A_IEP2P0>, <&cru SRST_H_IEP2P0>, <&cru SRST_IEP2P0_CORE>;
        reset-names = "rst_a", "rst_h", "rst_s";
        rockchip,skip-pmu-idle-request;
        rockchip,disable-auto-freq;
        power-domains = <&power RK3588_PD_VDPU>;
        rockchip,srv = <&mpp_srv>;
        rockchip,taskqueue-node = <6>;
        iommus = <&iep_mmu>;
        status = "disabled";
    };



    iep_mmu: iommu@fdbb0800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xfdbb0800 0x0 0x100>;
        interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "irq_iep_mmu";
        clocks = <&cru ACLK_IEP2P0>, <&cru HCLK_IEP2P0>;
        clock-names = "aclk", "iface";
        #iommu-cells = <0>;
        power-domains = <&power RK3588_PD_VDPU>;
        status = "disabled";
    };

    jpegd: jpegd@fdb90000 {
        compatible = "rockchip,rkv-jpeg-decoder-v1";
        reg = <0x0 0xfdb90000 0x0 0x400>;
        interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "irq_jpegd";
        clocks = <&cru ACLK_JPEG_DECODER>, <&cru HCLK_JPEG_DECODER>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        rockchip,normal-rates = <600000000>, <0>;
        assigned-clocks = <&cru ACLK_JPEG_DECODER>;
        assigned-clock-rates = <600000000>;
        resets = <&cru SRST_A_JPEG_DECODER>, <&cru SRST_H_JPEG_DECODER>;
        reset-names = "video_a", "video_h";
        rockchip,skip-pmu-idle-request;
        iommus = <&jpegd_mmu>;
        rockchip,srv = <&mpp_srv>;
        rockchip,taskqueue-node = <1>;
        power-domains = <&power RK3588_PD_VDPU>;
        status = "disabled";
    };

    jpegd_mmu: iommu@fdb90480 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xfdb90480 0x0 0x40>;
        interrupts = <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "irq_jpegd_mmu";
        clocks = <&cru ACLK_JPEG_DECODER>, <&cru HCLK_JPEG_DECODER>;
        clock-names = "aclk", "iface";
        power-domains = <&power RK3588_PD_VDPU>;
        #iommu-cells = <0>;
        status = "disabled";
    };

    jpege0: jpege-core@fdba0000 {
        compatible = "rockchip,vpu-jpege-core";
        reg = <0x0 0xfdba0000 0x0 0x400>;
        interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "irq_jpege0";
        clocks = <&cru ACLK_JPEG_ENCODER0>, <&cru HCLK_JPEG_ENCODER0>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        rockchip,normal-rates = <594000000>, <0>;
        assigned-clocks = <&cru ACLK_JPEG_ENCODER0>;
        assigned-clock-rates = <594000000>;
        resets = <&cru SRST_A_JPEG_ENCODER0>, <&cru SRST_H_JPEG_ENCODER0>;
        reset-names = "video_a", "video_h";
        rockchip,skip-pmu-idle-request;
        rockchip,disable-auto-freq;
        iommus = <&jpege0_mmu>;
        rockchip,srv = <&mpp_srv>;
        rockchip,taskqueue-node = <2>;
        rockchip,ccu = <&jpege_ccu>;
        power-domains = <&power RK3588_PD_VDPU>;
        status = "disabled";
    };

    jpege0_mmu: iommu@fdba0800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xfdba0800 0x0 0x40>;
        interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "irq_jpege0_mmu";
        clocks = <&cru ACLK_JPEG_ENCODER0>, <&cru HCLK_JPEG_ENCODER0>;
        clock-names = "aclk", "iface";
        power-domains = <&power RK3588_PD_VDPU>;
        #iommu-cells = <0>;
        status = "disabled";
    };

    jpege1: jpege-core@fdba4000 {
        compatible = "rockchip,vpu-jpege-core";
        reg = <0x0 0xfdba4000 0x0 0x400>;
        interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "irq_jpege1";
        clocks = <&cru ACLK_JPEG_ENCODER1>, <&cru HCLK_JPEG_ENCODER1>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        rockchip,normal-rates = <594000000>, <0>;
        assigned-clocks = <&cru ACLK_JPEG_ENCODER1>;
        assigned-clock-rates = <594000000>;
        resets = <&cru SRST_A_JPEG_ENCODER1>, <&cru SRST_H_JPEG_ENCODER1>;
        reset-names = "video_a", "video_h";
        rockchip,skip-pmu-idle-request;
        rockchip,disable-auto-freq;
        iommus = <&jpege1_mmu>;
        rockchip,srv = <&mpp_srv>;
        rockchip,taskqueue-node = <2>;
        rockchip,ccu = <&jpege_ccu>;
        power-domains = <&power RK3588_PD_VDPU>;
        status = "disabled";
    };

    jpege1_mmu: iommu@fdba4800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xfdba4800 0x0 0x40>;
        interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "irq_jpege1_mmu";
        clocks = <&cru ACLK_JPEG_ENCODER1>, <&cru HCLK_JPEG_ENCODER1>;
        clock-names = "aclk", "iface";
        power-domains = <&power RK3588_PD_VDPU>;
        #iommu-cells = <0>;
        status = "disabled";
    };

    jpege2: jpege-core@fdba8000 {
        compatible = "rockchip,vpu-jpege-core";
        reg = <0x0 0xfdba8000 0x0 0x400>;
        interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "irq_jpege2";
        clocks = <&cru ACLK_JPEG_ENCODER2>, <&cru HCLK_JPEG_ENCODER2>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        rockchip,normal-rates = <594000000>, <0>;
        assigned-clocks = <&cru ACLK_JPEG_ENCODER2>;
        assigned-clock-rates = <594000000>;
        resets = <&cru SRST_A_JPEG_ENCODER2>, <&cru SRST_H_JPEG_ENCODER2>;
        reset-names = "video_a", "video_h";
        rockchip,skip-pmu-idle-request;
        rockchip,disable-auto-freq;
        iommus = <&jpege2_mmu>;
        rockchip,srv = <&mpp_srv>;
        rockchip,taskqueue-node = <2>;
        rockchip,ccu = <&jpege_ccu>;
        power-domains = <&power RK3588_PD_VDPU>;
        status = "disabled";
    };

    jpege2_mmu: iommu@fdba8800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xfdba8800 0x0 0x40>;
        interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "irq_jpege2_mmu";
        clocks = <&cru ACLK_JPEG_ENCODER2>, <&cru HCLK_JPEG_ENCODER2>;
        clock-names = "aclk", "iface";
        power-domains = <&power RK3588_PD_VDPU>;
        #iommu-cells = <0>;
        status = "disabled";
    };

    jpege3: jpege-core@fdbac000 {
        compatible = "rockchip,vpu-jpege-core";
        reg = <0x0 0xfdbac000 0x0 0x400>;
        interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "irq_jpege3";
        clocks = <&cru ACLK_JPEG_ENCODER3>, <&cru HCLK_JPEG_ENCODER3>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        rockchip,normal-rates = <594000000>, <0>;
        assigned-clocks = <&cru ACLK_JPEG_ENCODER3>;
        assigned-clock-rates = <594000000>;
        resets = <&cru SRST_A_JPEG_ENCODER3>, <&cru SRST_H_JPEG_ENCODER3>;
        reset-names = "video_a", "video_h";
        rockchip,skip-pmu-idle-request;
        rockchip,disable-auto-freq;
        iommus = <&jpege3_mmu>;
        rockchip,srv = <&mpp_srv>;
        rockchip,taskqueue-node = <2>;
        rockchip,ccu = <&jpege_ccu>;
        power-domains = <&power RK3588_PD_VDPU>;
        status = "disabled";
    };

    jpege3_mmu: iommu@fdbac800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xfdbac800 0x0 0x40>;
        interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "irq_jpege3_mmu";
        clocks = <&cru ACLK_JPEG_ENCODER3>, <&cru HCLK_JPEG_ENCODER3>;
        clock-names = "aclk", "iface";
        power-domains = <&power RK3588_PD_VDPU>;
        #iommu-cells = <0>;
        status = "disabled";
    };

    jpege_ccu: jpege-ccu {
        compatible = "rockchip,vpu-jpege-ccu";
        status = "disabled";
    };

    mpp_srv: mpp-srv {
        compatible = "rockchip,mpp-service";
        rockchip,taskqueue-count = <12>;
        rockchip,resetgroup-count = <1>;
        status = "disabled";
    };

    rga3_core0: rga@fdb60000 {
        compatible = "rockchip,rga3_core0";
        reg = <0x0 0xfdb60000 0x0 0x1000>;
        interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "rga3_core0_irq";
        clocks = <&cru ACLK_RGA3_0>, <&cru HCLK_RGA3_0>, <&cru CLK_RGA3_0_CORE>;
        clock-names = "aclk_rga3_0", "hclk_rga3_0", "clk_rga3_0";
        power-domains = <&power RK3588_PD_RGA30>;
        iommus = <&rga3_0_mmu>;
        status = "disabled";
    };

    rga3_0_mmu: iommu@fdb60f00 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xfdb60f00 0x0 0x100>;
        interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "rga3_0_mmu";
        clocks = <&cru ACLK_RGA3_0>, <&cru HCLK_RGA3_0>;
        clock-names = "aclk", "iface";
        power-domains = <&power RK3588_PD_RGA30>;
        #iommu-cells = <0>;
        status = "disabled";
    };

    rga3_core1: rga@fdb70000 {
        compatible = "rockchip,rga3_core1";
        reg = <0x0 0xfdb70000 0x0 0x1000>;
        interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "rga3_core1_irq";
        clocks = <&cru ACLK_RGA3_1>, <&cru HCLK_RGA3_1>, <&cru CLK_RGA3_1_CORE>;
        clock-names = "aclk_rga3_1", "hclk_rga3_1", "clk_rga3_1";
        power-domains = <&power RK3588_PD_RGA31>;
        iommus = <&rga3_1_mmu>;
        status = "disabled";
    };

    rga3_1_mmu: iommu@fdb70f00 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xfdb70f00 0x0 0x100>;
        interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "rga3_1_mmu";
        clocks = <&cru ACLK_RGA3_1>, <&cru HCLK_RGA3_1>;
        clock-names = "aclk", "iface";
        power-domains = <&power RK3588_PD_RGA31>;
        #iommu-cells = <0>;
        status = "disabled";
    };

    rga2: rga@fdb80000 {
        compatible = "rockchip,rga2_core0";
        reg = <0x0 0xfdb80000 0x0 0x1000>;
        interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "rga2_irq";
        clocks = <&cru ACLK_RGA2>, <&cru HCLK_RGA2>, <&cru CLK_RGA2_CORE>;
        clock-names = "aclk_rga2", "hclk_rga2", "clk_rga2";
        power-domains = <&power RK3588_PD_VDPU>;
        status = "disabled";
    };

    rkvdec_ccu: rkvdec-ccu@fdc30000 {
        compatible = "rockchip,rkv-decoder-v2-ccu";
        reg = <0x0 0xfdc30000 0x0 0x100>;
        reg-names = "ccu";
        clocks = <&cru ACLK_RKVDEC_CCU>;
        clock-names = "aclk_ccu";
        assigned-clocks = <&cru ACLK_RKVDEC_CCU>;
        assigned-clock-rates = <600000000>;
        resets = <&cru SRST_A_RKVDEC_CCU>;
        reset-names = "video_ccu";
        rockchip,skip-pmu-idle-request;
        /* 1: soft ccu 2: hw ccu */
        rockchip,ccu-mode = <1>;
        power-domains = <&power RK3588_PD_RKVDEC0>;
        status = "disabled";
    };

    //	rkvdec0: rkvdec-core@fdc38000 {
    //		compatible = "rockchip,rkv-decoder-v2";
    //		reg = <0x0 0xfdc38100 0x0 0x400>, <0x0 0xfdc38000 0x0 0x100>;
    //		reg-names = "regs", "link";
    //		interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH 0>;
    //		interrupt-names = "irq_rkvdec0";
    //		clocks = <&cru ACLK_RKVDEC0>, <&cru HCLK_RKVDEC0>, <&cru CLK_RKVDEC0_CORE>,
    //				 <&cru CLK_RKVDEC0_CA>, <&cru CLK_RKVDEC0_HEVC_CA>;
    //		clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core",
    //					  "clk_cabac", "clk_hevc_cabac";
    //		rockchip,normal-rates = <800000000>, <0>, <600000000>,
    //								<600000000>, <1000000000>;
    //		assigned-clocks = <&cru ACLK_RKVDEC0>, <&cru CLK_RKVDEC0_CORE>,
    //						  <&cru CLK_RKVDEC0_CA>, <&cru CLK_RKVDEC0_HEVC_CA>;
    //		assigned-clock-rates = <800000000>, <600000000>,
    //							   <600000000>, <1000000000>;
    //		resets = <&cru SRST_A_RKVDEC0>, <&cru SRST_H_RKVDEC0>, <&cru SRST_RKVDEC0_CORE>,
    //				 <&cru SRST_RKVDEC0_CA>, <&cru SRST_RKVDEC0_HEVC_CA>;
    //		reset-names = "video_a", "video_h", "video_core",
    //					  "video_cabac", "video_hevc_cabac";
    //		rockchip,skip-pmu-idle-request;
    //		iommus = <&rkvdec0_mmu>;
    //		rockchip,srv = <&mpp_srv>;
    //		rockchip,ccu = <&rkvdec_ccu>;
    //		rockchip,core-mask = <0x00010001>;
    //		rockchip,task-capacity = <16>;
    //		rockchip,taskqueue-node = <9>;
    //		rockchip,sram = <&rkvdec0_sram>;
    //		/* rcb_iova: start and size 1M@4095M */
    //		rockchip,rcb-iova = <0xFFF00000 0x100000>;
    //		rockchip,rcb-info = <136 24576>, <137 49152>, <141 90112>, <140 49152>,
    //							<139 180224>, <133 49152>, <134 8192>, <135 4352>,
    //							<138 13056>, <142 291584>;
    //		rockchip,rcb-min-width = <512>;
    //		power-domains = <&power RK3588_PD_RKVDEC0>;
    //		status = "disabled";
    //	};
    //
    //	rkvdec0_mmu: iommu@fdc38700 {
    //		compatible = "rockchip,iommu-v2";
    //		reg = <0x0 0xfdc38700 0x0 0x40>, <0x0 0xfdc38740 0x0 0x40>;
    //		interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH 0>;
    //		interrupt-names = "irq_rkvdec0_mmu";
    //		clocks = <&cru ACLK_RKVDEC0>, <&cru HCLK_RKVDEC0>;
    //		clock-names = "aclk", "iface";
    //		rockchip,disable-mmu-reset;
    //		rockchip,enable-cmd-retry;
    //		rockchip,shootdown-entire;
    //		rockchip,master-handle-irq;
    //		#iommu-cells = <0>;
    //		power-domains = <&power RK3588_PD_RKVDEC0>;
    //		status = "disabled";
    //	};
    //
    //	rkvdec1: rkvdec-core@fdc48000 {
    //		compatible = "rockchip,rkv-decoder-v2";
    //		reg = <0x0 0xfdc48100 0x0 0x400>, <0x0 0xfdc48000 0x0 0x100>;
    //		reg-names = "regs", "link";
    //		interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH 0>;
    //		interrupt-names = "irq_rkvdec1";
    //		clocks = <&cru ACLK_RKVDEC1>, <&cru HCLK_RKVDEC1>, <&cru CLK_RKVDEC1_CORE>,
    //				 <&cru CLK_RKVDEC1_CA>, <&cru CLK_RKVDEC1_HEVC_CA>;
    //		clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core",
    //					  "clk_cabac", "clk_hevc_cabac";
    //		rockchip,normal-rates = <800000000>, <0>, <600000000>,
    //								<600000000>, <1000000000>;
    //		assigned-clocks = <&cru ACLK_RKVDEC1>, <&cru CLK_RKVDEC1_CORE>,
    //						  <&cru CLK_RKVDEC1_CA>, <&cru CLK_RKVDEC1_HEVC_CA>;
    //		assigned-clock-rates = <800000000>, <600000000>,
    //							   <600000000>, <1000000000>;
    //		resets = <&cru SRST_A_RKVDEC1>, <&cru SRST_H_RKVDEC1>, <&cru SRST_RKVDEC1_CORE>,
    //				 <&cru SRST_RKVDEC1_CA>, <&cru SRST_RKVDEC1_HEVC_CA>;
    //		reset-names = "video_a", "video_h", "video_core",
    //					  "video_cabac", "video_hevc_cabac";
    //		rockchip,skip-pmu-idle-request;
    //		iommus = <&rkvdec1_mmu>;
    //		rockchip,srv = <&mpp_srv>;
    //		rockchip,ccu = <&rkvdec_ccu>;
    //		rockchip,core-mask = <0x00020002>;
    //		rockchip,task-capacity = <16>;
    //		rockchip,taskqueue-node = <9>;
    //		rockchip,sram = <&rkvdec1_sram>;
    //		/* rcb_iova: start and size 1M@4094M */
    //		rockchip,rcb-iova = <0xFFE00000 0x100000>;
    //		rockchip,rcb-info = <136 24576>, <137 49152>, <141 90112>, <140 49152>,
    //							<139 180224>, <133 49152>, <134 8192>, <135 4352>,
    //							<138 13056>, <142 291584>;
    //		rockchip,rcb-min-width = <512>;
    //		power-domains = <&power RK3588_PD_RKVDEC1>;
    //		status = "disabled";
    //	};
    //
    //	rkvdec1_mmu: iommu@fdc48700 {
    //		compatible = "rockchip,iommu-v2";
    //		reg = <0x0 0xfdc48700 0x0 0x40>, <0x0 0xfdc48740 0x0 0x40>;
    //		interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH 0>;
    //		interrupt-names = "irq_rkvdec1_mmu";
    //		clocks = <&cru ACLK_RKVDEC1>, <&cru HCLK_RKVDEC1>;
    //		clock-names = "aclk", "iface";
    //		rockchip,disable-mmu-reset;
    //		rockchip,enable-cmd-retry;
    //		rockchip,shootdown-entire;
    //		rockchip,master-handle-irq;
    //		#iommu-cells = <0>;
    //		power-domains = <&power RK3588_PD_RKVDEC1>;
    //		status = "disabled";
    //	};

    rkvenc_ccu: rkvenc-ccu {
        compatible = "rockchip,rkv-encoder-v2-ccu";
        status = "disabled";
    };

    //	rkvenc0: rkvenc-core@fdbd0000 {
    //		compatible = "rockchip,rkv-encoder-v2-core";
    //		reg = <0x0 0xfdbd0000 0x0 0x6000>;
    //		interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH 0>;
    //		interrupt-names = "irq_rkvenc0";
    //		clocks = <&cru ACLK_RKVENC0>, <&cru HCLK_RKVENC0>, <&cru CLK_RKVENC0_CORE>;
    //		clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core";
    //		rockchip,normal-rates = <500000000>, <0>, <800000000>;
    //		assigned-clocks = <&cru ACLK_RKVENC0>, <&cru CLK_RKVENC0_CORE>;
    //		assigned-clock-rates = <500000000>, <800000000>;
    //		resets = <&cru SRST_A_RKVENC0>, <&cru SRST_H_RKVENC0>, <&cru SRST_RKVENC0_CORE>;
    //		reset-names = "video_a", "video_h", "video_core";
    //		rockchip,skip-pmu-idle-request;
    //		iommus = <&rkvenc0_mmu>;
    //		rockchip,srv = <&mpp_srv>;
    //		rockchip,ccu = <&rkvenc_ccu>;
    //		rockchip,taskqueue-node = <7>;
    //		rockchip,task-capacity = <8>;
    //		power-domains = <&power RK3588_PD_VENC0>;
    //		operating-points-v2 = <&opp_table_venc>;
    //		status = "disabled";
    //	};
    //
    //	rkvenc0_mmu: iommu@fdbdf000 {
    //		compatible = "rockchip,iommu-v2";
    //		reg = <0x0 0xfdbdf000 0x0 0x40>, <0x0 0xfdbdf040 0x0 0x40>;
    //		interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH 0>,
    //					 <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>;
    //		interrupt-names = "irq_rkvenc0_mmu0", "irq_rkvenc0_mmu1";
    //		clocks = <&cru ACLK_RKVENC0>, <&cru HCLK_RKVENC0>;
    //		clock-names = "aclk", "iface";
    //		rockchip,disable-mmu-reset;
    //		rockchip,enable-cmd-retry;
    //		rockchip,shootdown-entire;
    //		#iommu-cells = <0>;
    //		power-domains = <&power RK3588_PD_VENC0>;
    //		status = "disabled";
    //	};
    //
    //	rkvenc1: rkvenc-core@fdbe0000 {
    //		compatible = "rockchip,rkv-encoder-v2-core";
    //		reg = <0x0 0xfdbe0000 0x0 0x6000>;
    //		interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH 0>;
    //		interrupt-names = "irq_rkvenc1";
    //		clocks = <&cru ACLK_RKVENC1>, <&cru HCLK_RKVENC1>, <&cru CLK_RKVENC1_CORE>;
    //		clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core";
    //		rockchip,normal-rates = <500000000>, <0>, <800000000>;
    //		assigned-clocks = <&cru ACLK_RKVENC1>, <&cru CLK_RKVENC1_CORE>;
    //		assigned-clock-rates = <500000000>, <800000000>;
    //		resets = <&cru SRST_A_RKVENC1>, <&cru SRST_H_RKVENC1>, <&cru SRST_RKVENC1_CORE>;
    //		reset-names = "video_a", "video_h", "video_core";
    //		rockchip,skip-pmu-idle-request;
    //		iommus = <&rkvenc1_mmu>;
    //		rockchip,srv = <&mpp_srv>;
    //		rockchip,ccu = <&rkvenc_ccu>;
    //		rockchip,taskqueue-node = <7>;
    //		rockchip,task-capacity = <8>;
    //		power-domains = <&power RK3588_PD_VENC1>;
    //		operating-points-v2 = <&opp_table_venc>;
    //		status = "disabled";
    //	};
    //
    //	rkvenc1_mmu: iommu@fdbef000 {
    //		compatible = "rockchip,iommu-v2";
    //		reg = <0x0 0xfdbef000 0x0 0x40>, <0x0 0xfdbef040 0x0 0x40>;
    //		interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH 0>,
    //					 <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH 0>;
    //		interrupt-names = "irq_rkvenc1_mmu0", "irq_rkvenc1_mmu1";
    //		clocks = <&cru ACLK_RKVENC1>, <&cru HCLK_RKVENC1>;
    //		lock-names = "aclk", "iface";
    //		rockchip,disable-mmu-reset;
    //		rockchip,enable-cmd-retry;
    //		rockchip,shootdown-entire;
    //		#iommu-cells = <0>;
    //		power-domains = <&power RK3588_PD_VENC1>;
    //		status = "disabled";
    //	};

    vdpu: vdpu@fdb50400 {
        compatible = "rockchip,vpu-decoder-v2";
        reg = <0x0 0xfdb50400 0x0 0x400>;
        interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "irq_vdpu";
        clocks = <&cru ACLK_VPU>, <&cru HCLK_VPU>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        rockchip,normal-rates = <594000000>, <0>;
        assigned-clocks = <&cru ACLK_VPU>;
        assigned-clock-rates = <594000000>;
        resets = <&cru SRST_A_VPU>, <&cru SRST_H_VPU>;
        reset-names = "shared_video_a", "shared_video_h";
        rockchip,skip-pmu-idle-request;
        rockchip,disable-auto-freq;
        iommus = <&vdpu_mmu>;
        rockchip,srv = <&mpp_srv>;
        rockchip,taskqueue-node = <0>;
        rockchip,resetgroup-node = <0>;
        power-domains = <&power RK3588_PD_VDPU>;
        status = "disabled";
    };

    vdpu_mmu: iommu@fdb50800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xfdb50800 0x0 0x40>;
        interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "irq_vdpu_mmu";
        clocks = <&cru ACLK_VPU>, <&cru HCLK_VPU>;
        clock-names = "aclk", "iface";
        power-domains = <&power RK3588_PD_VDPU>;
        #iommu-cells = <0>;
        status = "disabled";
    };

    //	rkisp0_vir0: rkisp0-vir0 {
    //		compatible = "rockchip,rkisp-vir";
    //		rockchip,hw = <&rkisp0>;
    //		/*
    //		 * dual isp process image case
    //		 * other rkisp hw and virtual nodes should disabled
    //		 * rockchip,hw = <&rkisp_unite>;
    //		 */
    //		status = "disabled";
    //	};
    //
    //	rkisp0_vir1: rkisp0-vir1 {
    //		compatible = "rockchip,rkisp-vir";
    //		rockchip,hw = <&rkisp0>;
    //		status = "disabled";
    //	};
    //
    //	rkisp0_vir3: rkisp0-vir3 {
    //		compatible = "rockchip,rkisp-vir";
    //		rockchip,hw = <&rkisp0>;
    //		status = "disabled";
    //	};
    //
    //	rkisp1_vir1: rkisp1-vir1 {
    //		compatible = "rockchip,rkisp-vir";
    //		rockchip,hw = <&rkisp1>;
    //		status = "disabled";
    //	};
    //
    //	rkisp1_vir2: rkisp1-vir2 {
    //		compatible = "rockchip,rkisp-vir";
    //		rockchip,hw = <&rkisp1>;
    //		status = "disabled";
    //	};
    //
    //	rkisp1_vir3: rkisp1-vir3 {
    //		compatible = "rockchip,rkisp-vir";
    //		rockchip,hw = <&rkisp1>;
    //		status = "disabled";
    //	};

    rkispp0_vir0: rkispp0-vir0 {
        compatible = "rockchip,rk3588-rkispp-vir";
        rockchip,hw = <&rkispp0>;
        status = "disabled";
    };

    rkispp1_vir0: rkispp1-vir0 {
        compatible = "rockchip,rk3588-rkispp-vir";
        rockchip,hw = <&rkispp1>;
        status = "disabled";
    };

    rkispp0: rkispp@fdcd0000 {
        compatible = "rockchip,rk3588-rkispp";
        reg = <0x0 0xfdcd0000 0x0 0x0f00>;
        interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "fec_irq";
        clocks = <&cru ACLK_FISHEYE0>, <&cru HCLK_FISHEYE0>,
                 <&cru CLK_FISHEYE0_CORE>;
        clock-names = "aclk_ispp", "hclk_ispp", "clk_ispp";
        assigned-clocks = <&cru HCLK_FISHEYE0>;
        assigned-clock-rates = <100000000>;
        power-domains = <&power RK3588_PD_FEC>;
        iommus = <&fec0_mmu>;
        status = "disabled";
    };

    rkispp1: rkispp@fdcd8000 {
        compatible = "rockchip,rk3588-rkispp";
        reg = <0x0 0xfdcd8000 0x0 0x0f00>;
        interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "fec_irq";
        clocks = <&cru ACLK_FISHEYE1>, <&cru HCLK_FISHEYE1>,
                 <&cru CLK_FISHEYE1_CORE>;
        clock-names = "aclk_ispp", "hclk_ispp", "clk_ispp";
        assigned-clocks = <&cru HCLK_FISHEYE1>;
        assigned-clock-rates = <100000000>;
        power-domains = <&power RK3588_PD_FEC>;
        iommus = <&fec1_mmu>;
        status = "disabled";
    };

    gpu_grf: syscon@fd5a0000 {
        compatible = "rockchip,rk3588-gpu-grf", "syscon";
        reg = <0x0 0xfd5a0000 0x0 0x100>;
    };

    fec0_mmu: iommu@fdcd0f00 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xfdcd0f00 0x0 0x100>;
        interrupts = <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "fec0_mmu";
        clocks = <&cru ACLK_FISHEYE0>, <&cru HCLK_FISHEYE0>, <&cru CLK_FISHEYE0_CORE>;
        clock-names = "aclk", "iface", "pclk";
        power-domains = <&power RK3588_PD_FEC>;
        #iommu-cells = <0>;
        rockchip,disable-mmu-reset;
        status = "disabled";
    };

    fec1_mmu: iommu@fdcd8f00 {
        compatible = "rockchip,iommu-v2";
        reg = <0x0 0xfdcd8f00 0x0 0x100>;
        interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH 0>;
        interrupt-names = "fec1_mmu";
        clocks = <&cru ACLK_FISHEYE1>, <&cru HCLK_FISHEYE1>,  <&cru CLK_FISHEYE1_CORE>;
        clock-names = "aclk", "iface", "pclk";
        power-domains = <&power RK3588_PD_FEC>;
        #iommu-cells = <0>;
        rockchip,disable-mmu-reset;
        status = "disabled";
    };
};

&sys_grf {
    /**
      * TODO: Driver for "rockchip,rk3588-rgb" from the BSP is missing. Maybe we can substitute a generic VGA/analog
      *       output driver? (Beware: In this context, RGB does not refer to the LEDs, instead, if refers to the analog/VGA
      *       output!
      */
    rgb: rgb {
        compatible = "rockchip,rk3588-rgb";
        pinctrl-names = "default";
        pinctrl-0 = <&bt1120_pins>;
        status = "disabled";

        ports {
            #address-cells = <1>;
            #size-cells = <0>;

            port@0 {
                reg = <0>;
                #address-cells = <1>;
                #size-cells = <0>;

                rgb_in_vp3: endpoint@2 {
                    reg = <2>;
                    remote-endpoint = <&vp3_out_rgb>;
                    status = "disabled";
                };
            };
        };
    };
};

&vop {
    status = "okay";

    clocks = <&cru ACLK_VOP>,
             <&cru HCLK_VOP>,
             <&cru DCLK_VOP0>,
             <&cru DCLK_VOP1>,
             <&cru DCLK_VOP2>,
             <&cru DCLK_VOP3>,
             <&cru PCLK_VOP_ROOT>;
    clock-names = "aclk",
                  "hclk",
                  "dclk_vp0",
                  "dclk_vp1",
                  "dclk_vp2",
                  "dclk_vp3",
                  "pclk_vop";
    assigned-clocks = <&cru ACLK_VOP>;
    assigned-clock-rates = <750000000>;
    resets = <&cru SRST_A_VOP>,
             <&cru SRST_H_VOP>,
             <&cru SRST_D_VOP0>,
             <&cru SRST_D_VOP1>,
             <&cru SRST_D_VOP2>,
             <&cru SRST_D_VOP3>;
    reset-names = "axi",
                  "ahb",
                  "dclk_vp0",
                  "dclk_vp1",
                  "dclk_vp2",
                  "dclk_vp3";

    /delete-node/ vop_out;

    vop_out: ports {
        #address-cells = <1>;
        #size-cells = <0>;

        vp0: port@0 {
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <0>;

            vp0_out_dp0: endpoint@0 {
                reg = <0>;
                remote-endpoint = <&dp0_in_vp0>;
            };

            vp0_out_edp0: endpoint@1 {
                reg = <1>;
                remote-endpoint = <&edp0_in_vp0>;
            };

            vp0_out_hdmi0: endpoint@2 {
                reg = <2>;
                remote-endpoint = <&hdmi0_in_vp0>;
            };

        };

        vp1: port@1 {
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <1>;

            vp1_out_dp0: endpoint@0 {
                reg = <0>;
                remote-endpoint = <&dp0_in_vp1>;
            };

            vp1_out_edp0: endpoint@1 {
                reg = <1>;
                remote-endpoint = <&edp0_in_vp1>;
            };

            vp1_out_hdmi0: endpoint@2 {
                reg = <2>;
                remote-endpoint = <&hdmi0_in_vp1>;
            };
        };

        vp2: port@2 {
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <2>;

            /* Not allowed by
               http://devicetree.org/schemas/display/rockchip/rockchip-vop2.yaml#
               Could be obsolete?
            assigned-clocks = <&cru DCLK_VOP2_SRC>;
            assigned-clock-parents = <&cru PLL_V0PLL>;
            */

            vp2_out_dp0: endpoint@0 {
                reg = <0>;
                remote-endpoint = <&dp0_in_vp2>;
            };

            vp2_out_edp0: endpoint@1 {
                reg = <1>;
                remote-endpoint = <&edp0_in_vp2>;
            };

            vp2_out_hdmi0: endpoint@2 {
                reg = <2>;
                remote-endpoint = <&hdmi0_in_vp2>;
            };

            vp2_out_dsi0: endpoint@3 {
                reg = <3>;
                remote-endpoint = <&dsi0_in_vp2>;
            };

            vp2_out_dsi1: endpoint@4 {
                reg = <4>;
                remote-endpoint = <&dsi1_in_vp2>;
            };
        };

        vp3: port@3 {
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <3>;

            vp3_out_dsi0: endpoint@0 {
                reg = <0>;
                remote-endpoint = <&dsi0_in_vp3>;
            };

            vp3_out_dsi1: endpoint@1 {
                reg = <1>;
                remote-endpoint = <&dsi1_in_vp3>;
            };

            vp3_out_rgb: endpoint@2 {
                reg = <2>;
                remote-endpoint = <&rgb_in_vp3>;
            };
        };
    };
};

/* vp0 & vp1 splice for 8K output */
/* Not conforming to http://devicetree.org/schemas/display/rockchip/rockchip-vop2.yaml#
   Could be obsolete?
&vp0 {
    rockchip,plane-mask = <(1 << ROCKCHIP_VOP2_CLUSTER0 | 1 << ROCKCHIP_VOP2_ESMART0)>;
    rockchip,primary-plane = <ROCKCHIP_VOP2_ESMART0>;
    assigned-clocks = <&cru ACLK_VOP>;
    assigned-clock-rates = <800000000>;
};

&vp1 {
    rockchip,plane-mask = <(1 << ROCKCHIP_VOP2_CLUSTER1 | 1 << ROCKCHIP_VOP2_ESMART1)>;
    rockchip,primary-plane = <ROCKCHIP_VOP2_ESMART1>;
};

&vp2 {
    rockchip,plane-mask = <(1 << ROCKCHIP_VOP2_CLUSTER2 | 1 << ROCKCHIP_VOP2_ESMART2)>;
    rockchip,primary-plane = <ROCKCHIP_VOP2_ESMART2>;
};

&vp3 {
    rockchip,plane-mask = <(1 << ROCKCHIP_VOP2_CLUSTER3 | 1 << ROCKCHIP_VOP2_ESMART3)>;
    rockchip,primary-plane = <ROCKCHIP_VOP2_ESMART3>;
};
*/

&dp0 {
    status = "okay";
};

/*
&dp0_in_vp0 {
    status = "okay";
};

&dp0_in_vp1 {
    status = "okay";
};
*/

&dp0_in_vp2 {
    status = "okay";
};

/*

&edp0 {
    status = "okay";
};

&edp0_in_vp0 {
    status = "okay";
};

&edp0_in_vp1 {
    status = "okay";
};

&edp0_in_vp2 {
    status = "okay";
};
*/

&dsi0 {
    status = "okay";
};

/*
&dsi0_in_vp2 {
    status = "okay";
};
*/
&dsi0_in_vp3 {
    status = "okay";
};

/*

&dsi1 {
    status = "okay";
};

&dsi1_in_vp2 {
    status = "okay";
};

&dsi1_in_vp3 {
    status = "okay";
};

&rgb {
    status = "okay";
};

&rgb_in_vp3 {
    status = "okay";
};
*/
&vop_mmu {
    status = "okay";
};

&hdmi0 {
    enable-gpios = <&gpio4 RK_PA0 GPIO_ACTIVE_HIGH>;
    status = "okay";
};

&hdmi0_in_vp0 {
    status = "okay";
};

/*
&hdmi0_in_vp1 {
    status = "okay";
};

&hdmi0_in_vp2 {
    status = "okay";
};
*/

&hdptxphy_hdmi0 {
    status = "okay";
};

&gpu {
    mali-supply = <&vdd_gpu_s0>;
    mem-supply = <&vdd_gpu_mem_s0>;
    status = "okay";
};