#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-debug_access+all' '-kdb' '-lca' '-sverilog' '+v2k' '-o' 'simulation_output/riscv_cpu' '-top' 'cpu_riscv_tb' '+define+VCS_SIM' '+incdir+rtl' '+incdir+testbench' 'rtl/defines.v' 'rtl/alu.v' 'rtl/multiplier.v' 'rtl/immediate_generator.v' 'rtl/ex_alu_mul_mux.v' 'rtl/control_unit.v' 'rtl/register_file.v' 'rtl/memory/instruction_memory.v' 'rtl/memory/data_memory.v' 'rtl/pipeline_stages/if_stage.v' 'rtl/pipeline_stages/id_stage.v' 'rtl/pipeline_stages/ex_stage.v' 'rtl/pipeline_stages/mem_stage.v' 'rtl/pipeline_stages/wb_stage.v' 'rtl/pipeline_registers/if_id_register.v' 'rtl/pipeline_registers/id_ex_register.v' 'rtl/pipeline_registers/ex_mem_register.v' 'rtl/pipeline_registers/mem_wb_register.v' 'rtl/pc_logic.v' 'rtl/hazard_unit.v' 'rtl/cpu_top.v' 'testbench/cpu_riscv_tb.v' 2>&1
