strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbad3b26f90>",
		fillcolor=lightcyan,
		label="17:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"17:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad7c85d50>",
		fillcolor=cadetblue,
		label="17:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad7c85d50>]",
		style=filled,
		typ=BlockingSubstitution];
	"17:CA" -> "17:BS"	[cond="[]",
		lineno=None];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3b23e50>",
		fillcolor=cadetblue,
		label="12:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3b23e50>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"12:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbad3ace510>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3b313d0>",
		fillcolor=cadetblue,
		label="14:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3b313d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"14:CA" -> "14:BS"	[cond="[]",
		lineno=None];
	"18:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3ba0f90>",
		fillcolor=cadetblue,
		label="18:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3ba0f90>]",
		style=filled,
		typ=BlockingSubstitution];
	"18:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fbad3bb53d0>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="['in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fbad3bb5e50>",
		fillcolor=turquoise,
		label="7:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbad3b3d710>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"15:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3b3dd50>",
		fillcolor=cadetblue,
		label="15:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3b3dd50>]",
		style=filled,
		typ=BlockingSubstitution];
	"15:CA" -> "15:BS"	[cond="[]",
		lineno=None];
	"21:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3798fd0>",
		fillcolor=cadetblue,
		label="21:BS
pos = 2'bXX;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3798fd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"21:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbad3b238d0>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3ace590>",
		fillcolor=cadetblue,
		label="13:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3ace590>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:CA" -> "13:BS"	[cond="[]",
		lineno=None];
	"10:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbad3b37090>",
		fillcolor=lightcyan,
		label="10:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"10:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3ad6790>",
		fillcolor=cadetblue,
		label="10:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3ad6790>]",
		style=filled,
		typ=BlockingSubstitution];
	"10:CA" -> "10:BS"	[cond="[]",
		lineno=None];
	"16:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbad3b26890>",
		fillcolor=lightcyan,
		label="16:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"16:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3b26490>",
		fillcolor=cadetblue,
		label="16:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3b26490>]",
		style=filled,
		typ=BlockingSubstitution];
	"16:CA" -> "16:BS"	[cond="[]",
		lineno=None];
	"19:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3798c50>",
		fillcolor=cadetblue,
		label="19:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbad3798c50>]",
		style=filled,
		typ=BlockingSubstitution];
	"19:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"8:CX"	[ast="<pyverilog.vparser.ast.CasexStatement object at 0x7fbad3b46590>",
		fillcolor=lightgray,
		label="8:CX",
		statements="[]",
		style=filled,
		typ=CasexStatement];
	"8:CX" -> "17:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CX" -> "14:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CX" -> "15:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CX" -> "13:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CX" -> "10:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CX" -> "16:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"21:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbad3798810>",
		fillcolor=lightcyan,
		label="21:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CX" -> "21:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"18:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbad3ba0dd0>",
		fillcolor=lightcyan,
		label="18:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CX" -> "18:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbad3b23150>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CX" -> "12:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"19:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbad3ba0d50>",
		fillcolor=lightcyan,
		label="19:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CX" -> "19:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"21:CA" -> "21:BS"	[cond="[]",
		lineno=None];
	"18:CA" -> "18:BS"	[cond="[]",
		lineno=None];
	"7:BL" -> "8:CX"	[cond="[]",
		lineno=None];
	"17:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"15:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"14:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"12:CA" -> "12:BS"	[cond="[]",
		lineno=None];
	"16:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"10:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"19:CA" -> "19:BS"	[cond="[]",
		lineno=None];
	"13:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
}
