

================================================================
== Vivado HLS Report for 'relu_3'
================================================================
* Date:           Mon Mar  1 22:17:07 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.254|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  481|  481|  481|  481|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  480|  480|         4|          -|          -|   120|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:76]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%ii = phi i7 [ 0, %0 ], [ %ii_1, %_ZgtILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ]"   --->   Operation 7 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.48ns)   --->   "%tmp = icmp eq i7 %ii, -8" [firmware/nnet_utils/nnet_activation.h:76]   --->   Operation 8 'icmp' 'tmp' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.87ns)   --->   "%ii_1 = add i7 %ii, 1" [firmware/nnet_utils/nnet_activation.h:76]   --->   Operation 10 'add' 'ii_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %_ZgtILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [firmware/nnet_utils/nnet_activation.h:76]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_s = zext i7 %ii to i64" [firmware/nnet_utils/nnet_activation.h:80]   --->   Operation 12 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [120 x i14]* %data_V, i64 0, i64 %tmp_s" [firmware/nnet_utils/nnet_activation.h:80]   --->   Operation 13 'getelementptr' 'data_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (3.25ns)   --->   "%datareg_V = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:80]   --->   Operation 14 'load' 'datareg_V' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 120> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:84]   --->   Operation 15 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 16 [1/2] (3.25ns)   --->   "%datareg_V = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:80]   --->   Operation 16 'load' 'datareg_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 120> <RAM>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i14 %datareg_V to i13" [firmware/nnet_utils/nnet_activation.h:80]   --->   Operation 17 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.90>
ST_4 : Operation 18 [1/1] (2.20ns)   --->   "%tmp_4 = icmp sgt i14 %datareg_V, 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 18 'icmp' 'tmp_4' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 19 [1/1] (0.69ns)   --->   "%datareg_V_1 = select i1 %tmp_4, i13 %tmp_14, i13 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 19 'select' 'datareg_V_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%res_V_addr = getelementptr [120 x i13]* %res_V, i64 0, i64 %tmp_s" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 20 'getelementptr' 'res_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (3.25ns)   --->   "store i13 %datareg_V_1, i13* %res_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 21 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 120> <RAM>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:76]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6  (br               ) [ 011111]
ii          (phi              ) [ 001000]
tmp         (icmp             ) [ 001111]
empty       (speclooptripcount) [ 000000]
ii_1        (add              ) [ 011111]
StgValue_11 (br               ) [ 000000]
tmp_s       (zext             ) [ 000111]
data_V_addr (getelementptr    ) [ 000100]
StgValue_15 (ret              ) [ 000000]
datareg_V   (load             ) [ 000010]
tmp_14      (trunc            ) [ 000010]
tmp_4       (icmp             ) [ 000000]
datareg_V_1 (select           ) [ 000001]
res_V_addr  (getelementptr    ) [ 000000]
StgValue_21 (store            ) [ 000000]
StgValue_22 (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="data_V_addr_gep_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="14" slack="0"/>
<pin id="22" dir="0" index="1" bw="1" slack="0"/>
<pin id="23" dir="0" index="2" bw="7" slack="0"/>
<pin id="24" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/2 "/>
</bind>
</comp>

<comp id="27" class="1004" name="grp_access_fu_27">
<pin_list>
<pin id="28" dir="0" index="0" bw="7" slack="0"/>
<pin id="29" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="30" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="31" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="datareg_V/2 "/>
</bind>
</comp>

<comp id="33" class="1004" name="res_V_addr_gep_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="13" slack="0"/>
<pin id="35" dir="0" index="1" bw="1" slack="0"/>
<pin id="36" dir="0" index="2" bw="7" slack="3"/>
<pin id="37" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_V_addr/5 "/>
</bind>
</comp>

<comp id="40" class="1004" name="StgValue_21_access_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="7" slack="0"/>
<pin id="42" dir="0" index="1" bw="13" slack="1"/>
<pin id="43" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="44" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_21/5 "/>
</bind>
</comp>

<comp id="46" class="1005" name="ii_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="7" slack="1"/>
<pin id="48" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="50" class="1004" name="ii_phi_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="1"/>
<pin id="52" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="7" slack="0"/>
<pin id="54" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="tmp_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="7" slack="0"/>
<pin id="59" dir="0" index="1" bw="4" slack="0"/>
<pin id="60" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="ii_1_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="7" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_1/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="tmp_s_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="7" slack="0"/>
<pin id="71" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_14_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="14" slack="0"/>
<pin id="76" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_4_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="14" slack="1"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="datareg_V_1_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="13" slack="1"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_V_1/4 "/>
</bind>
</comp>

<comp id="93" class="1005" name="ii_1_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="7" slack="0"/>
<pin id="95" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="ii_1 "/>
</bind>
</comp>

<comp id="98" class="1005" name="tmp_s_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="3"/>
<pin id="100" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="103" class="1005" name="data_V_addr_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="1"/>
<pin id="105" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="108" class="1005" name="datareg_V_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="1"/>
<pin id="110" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="datareg_V "/>
</bind>
</comp>

<comp id="113" class="1005" name="tmp_14_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="13" slack="1"/>
<pin id="115" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="118" class="1005" name="datareg_V_1_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="13" slack="1"/>
<pin id="120" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="datareg_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="26"><net_src comp="14" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="32"><net_src comp="20" pin="3"/><net_sink comp="27" pin=0"/></net>

<net id="38"><net_src comp="2" pin="0"/><net_sink comp="33" pin=0"/></net>

<net id="39"><net_src comp="14" pin="0"/><net_sink comp="33" pin=1"/></net>

<net id="45"><net_src comp="33" pin="3"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="56"><net_src comp="46" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="61"><net_src comp="50" pin="4"/><net_sink comp="57" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="67"><net_src comp="50" pin="4"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="72"><net_src comp="50" pin="4"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="69" pin="1"/><net_sink comp="20" pin=2"/></net>

<net id="77"><net_src comp="27" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="78" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="96"><net_src comp="63" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="101"><net_src comp="69" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="33" pin=2"/></net>

<net id="106"><net_src comp="20" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="27" pin=0"/></net>

<net id="111"><net_src comp="27" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="116"><net_src comp="74" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="121"><net_src comp="83" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="40" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V | {5 }
 - Input state : 
	Port: relu.3 : data_V | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		ii_1 : 1
		StgValue_11 : 2
		tmp_s : 1
		data_V_addr : 2
		datareg_V : 3
	State 3
		tmp_14 : 1
	State 4
		datareg_V_1 : 1
	State 5
		StgValue_21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   |     tmp_fu_57     |    0    |    11   |
|          |    tmp_4_fu_78    |    0    |    13   |
|----------|-------------------|---------|---------|
|    add   |     ii_1_fu_63    |    0    |    15   |
|----------|-------------------|---------|---------|
|  select  | datareg_V_1_fu_83 |    0    |    13   |
|----------|-------------------|---------|---------|
|   zext   |    tmp_s_fu_69    |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  |    tmp_14_fu_74   |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    52   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|data_V_addr_reg_103|    7   |
|datareg_V_1_reg_118|   13   |
| datareg_V_reg_108 |   14   |
|    ii_1_reg_93    |    7   |
|     ii_reg_46     |    7   |
|   tmp_14_reg_113  |   13   |
|    tmp_s_reg_98   |   64   |
+-------------------+--------+
|       Total       |   125  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_27 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   52   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   125  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   125  |   61   |
+-----------+--------+--------+--------+
