

================================================================
== Vitis HLS Report for 'SABR_Pipeline_VITIS_LOOP_31_385'
================================================================
* Date:           Mon Jan 13 02:32:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SABR
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffva676-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.040 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1678|     1678|  13.424 us|  13.424 us|  1677|  1677|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_3  |     1676|     1676|        45|         34|          1|    49|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 34, depth = 45


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 1
  Pipeline-0 : II = 34, D = 45, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%x_assign_85 = alloca i32 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 48 'alloca' 'x_assign_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 49 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 50 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%neg_half_alpha_sq_dt_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %neg_half_alpha_sq_dt"   --->   Operation 51 'read' 'neg_half_alpha_sq_dt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%alpha_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %alpha"   --->   Operation 52 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%one_plus_r_deltat_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %one_plus_r_deltat"   --->   Operation 53 'read' 'one_plus_r_deltat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%beta_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %beta"   --->   Operation 54 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sqrt_one_minus_rho_sq_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrt_one_minus_rho_sq"   --->   Operation 55 'read' 'sqrt_one_minus_rho_sq_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%rho_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %rho"   --->   Operation 56 'read' 'rho_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sqrt_deltat_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrt_deltat"   --->   Operation 57 'read' 'sqrt_deltat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln31_85_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln31_85"   --->   Operation 58 'read' 'sext_ln31_85_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%S0_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %S0"   --->   Operation 59 'read' 'S0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sigma_init_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sigma_init"   --->   Operation 60 'read' 'sigma_init_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln31_85_cast = sext i60 %sext_ln31_85_read"   --->   Operation 61 'sext' 'sext_ln31_85_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem_85, void @empty_414, i32 0, i32 0, void @empty_415, i32 64, i32 0, void @empty_85, void @empty_0, void @empty_415, i32 16, i32 16, i32 16, i32 16, void @empty_415, void @empty_415, i32 4294967295, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.40ns)   --->   "%store_ln31 = store i6 0, i6 %j" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 63 'store' 'store_ln31' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 64 [1/1] (0.40ns)   --->   "%store_ln0 = store i64 %sigma_init_read, i64 %empty"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 65 [1/1] (0.40ns)   --->   "%store_ln6 = store i64 %S0_read, i64 %x_assign_85" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 65 'store' 'store_ln6' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc48.85"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%j_15 = load i6 %j" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 67 'load' 'j_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem_85"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.71ns)   --->   "%icmp_ln31 = icmp_eq  i6 %j_15, i6 49" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 69 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.71ns)   --->   "%add_ln31 = add i6 %j_15, i6 1" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 70 'add' 'add_ln31' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc48.85.split, void %for.inc51.85.exitStub" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 71 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.40ns)   --->   "%store_ln31 = store i6 %add_ln31, i6 %j" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 72 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 7.04>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%x_assign_85_load = load i64 %x_assign_85" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 73 'load' 'x_assign_85_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%gmem_85_addr = getelementptr i128 %gmem_85, i64 %sext_ln31_85_cast" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 74 'getelementptr' 'gmem_85_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (7.04ns)   --->   "%gmem_85_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem_85_addr" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 75 'read' 'gmem_85_addr_read' <Predicate = (!icmp_ln31)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i128 %gmem_85_addr_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 76 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln40_s = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %gmem_85_addr_read, i32 64, i32 127" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 77 'partselect' 'trunc_ln40_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 78 [20/20] (0.61ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 78 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 0.61> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 7.03>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i64 %trunc_ln40" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 79 'bitcast' 'bitcast_ln40' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 80 [5/5] (6.25ns)   --->   "%z1 = dmul i64 %bitcast_ln40, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 80 'dmul' 'z1' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [19/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 81 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 7.03>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln40_16 = bitcast i64 %trunc_ln40_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 82 'bitcast' 'bitcast_ln40_16' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 83 [4/5] (6.25ns)   --->   "%z1 = dmul i64 %bitcast_ln40, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 83 'dmul' 'z1' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [5/5] (6.25ns)   --->   "%mul28_s = dmul i64 %sqrt_one_minus_rho_sq_read, i64 %bitcast_ln40_16" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 84 'dmul' 'mul28_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [18/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 85 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 7.03>
ST_5 : Operation 86 [3/5] (6.25ns)   --->   "%z1 = dmul i64 %bitcast_ln40, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 86 'dmul' 'z1' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [4/5] (6.25ns)   --->   "%mul28_s = dmul i64 %sqrt_one_minus_rho_sq_read, i64 %bitcast_ln40_16" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 87 'dmul' 'mul28_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [17/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 88 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 89 [5/5] (6.25ns)   --->   "%mul39_s = dmul i64 %x_assign_85_load, i64 %one_plus_r_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 89 'dmul' 'mul39_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.03>
ST_6 : Operation 90 [2/5] (6.25ns)   --->   "%z1 = dmul i64 %bitcast_ln40, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 90 'dmul' 'z1' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [3/5] (6.25ns)   --->   "%mul28_s = dmul i64 %sqrt_one_minus_rho_sq_read, i64 %bitcast_ln40_16" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 91 'dmul' 'mul28_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [16/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 92 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 93 [4/5] (6.25ns)   --->   "%mul39_s = dmul i64 %x_assign_85_load, i64 %one_plus_r_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 93 'dmul' 'mul39_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.03>
ST_7 : Operation 94 [1/5] (6.25ns)   --->   "%z1 = dmul i64 %bitcast_ln40, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 94 'dmul' 'z1' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [2/5] (6.25ns)   --->   "%mul28_s = dmul i64 %sqrt_one_minus_rho_sq_read, i64 %bitcast_ln40_16" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 95 'dmul' 'mul28_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [15/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 96 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 97 [3/5] (6.25ns)   --->   "%mul39_s = dmul i64 %x_assign_85_load, i64 %one_plus_r_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 97 'dmul' 'mul39_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.03>
ST_8 : Operation 98 [5/5] (6.25ns)   --->   "%mul25_s = dmul i64 %z1, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 98 'dmul' 'mul25_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/5] (6.25ns)   --->   "%mul28_s = dmul i64 %sqrt_one_minus_rho_sq_read, i64 %bitcast_ln40_16" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 99 'dmul' 'mul28_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [14/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 100 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 101 [2/5] (6.25ns)   --->   "%mul39_s = dmul i64 %x_assign_85_load, i64 %one_plus_r_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 101 'dmul' 'mul39_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.03>
ST_9 : Operation 102 [4/5] (6.25ns)   --->   "%mul25_s = dmul i64 %z1, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 102 'dmul' 'mul25_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [5/5] (6.25ns)   --->   "%mul29_s = dmul i64 %mul28_s, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 103 'dmul' 'mul29_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [13/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 104 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 105 [1/5] (6.25ns)   --->   "%mul39_s = dmul i64 %x_assign_85_load, i64 %one_plus_r_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 105 'dmul' 'mul39_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.03>
ST_10 : Operation 106 [3/5] (6.25ns)   --->   "%mul25_s = dmul i64 %z1, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 106 'dmul' 'mul25_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [4/5] (6.25ns)   --->   "%mul29_s = dmul i64 %mul28_s, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 107 'dmul' 'mul29_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [12/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 108 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 7.03>
ST_11 : Operation 109 [2/5] (6.25ns)   --->   "%mul25_s = dmul i64 %z1, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 109 'dmul' 'mul25_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [3/5] (6.25ns)   --->   "%mul29_s = dmul i64 %mul28_s, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 110 'dmul' 'mul29_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [11/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 111 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%x_assign_85_load_1 = load i64 %x_assign_85"   --->   Operation 179 'load' 'x_assign_85_load_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%p_load13 = load i64 %empty"   --->   Operation 180 'load' 'p_load13' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out, i64 %p_load13"   --->   Operation 181 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %x_assign_85_out, i64 %x_assign_85_load_1"   --->   Operation 182 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.40ns)   --->   "%ret_ln0 = ret"   --->   Operation 183 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.40>

State 12 <SV = 11> <Delay = 7.03>
ST_12 : Operation 112 [1/5] (6.25ns)   --->   "%mul25_s = dmul i64 %z1, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 112 'dmul' 'mul25_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [2/5] (6.25ns)   --->   "%mul29_s = dmul i64 %mul28_s, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 113 'dmul' 'mul29_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [10/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 114 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 7.03>
ST_13 : Operation 115 [1/5] (6.25ns)   --->   "%mul29_s = dmul i64 %mul28_s, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 115 'dmul' 'mul29_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [9/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 116 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 7.03>
ST_14 : Operation 117 [5/5] (5.46ns)   --->   "%z2 = dadd i64 %mul25_s, i64 %mul29_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 117 'dadd' 'z2' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [8/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 118 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 7.03>
ST_15 : Operation 119 [4/5] (5.46ns)   --->   "%z2 = dadd i64 %mul25_s, i64 %mul29_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 119 'dadd' 'z2' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 120 [7/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 120 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 7.03>
ST_16 : Operation 121 [3/5] (5.46ns)   --->   "%z2 = dadd i64 %mul25_s, i64 %mul29_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 121 'dadd' 'z2' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 122 [6/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 122 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 7.03>
ST_17 : Operation 123 [2/5] (5.46ns)   --->   "%z2 = dadd i64 %mul25_s, i64 %mul29_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 123 'dadd' 'z2' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 124 [5/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 124 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 7.03>
ST_18 : Operation 125 [1/5] (5.46ns)   --->   "%z2 = dadd i64 %mul25_s, i64 %mul29_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 125 'dadd' 'z2' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 126 [4/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 126 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 7.03>
ST_19 : Operation 127 [3/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 127 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 128 [5/5] (6.25ns)   --->   "%mul43_s = dmul i64 %z2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 128 'dmul' 'mul43_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.03>
ST_20 : Operation 129 [2/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 129 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 130 [4/5] (6.25ns)   --->   "%mul43_s = dmul i64 %z2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 130 'dmul' 'mul43_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.25>
ST_21 : Operation 131 [1/20] (2.16ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_85_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 131 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 2.16> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 132 [3/5] (6.25ns)   --->   "%mul43_s = dmul i64 %z2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 132 'dmul' 'mul43_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.25>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%p_load = load i64 %empty" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 133 'load' 'p_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 134 [5/5] (6.25ns)   --->   "%mul35_s = dmul i64 %p_load, i64 %stock_beta" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 134 'dmul' 'mul35_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 135 [2/5] (6.25ns)   --->   "%mul43_s = dmul i64 %z2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 135 'dmul' 'mul43_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.25>
ST_23 : Operation 136 [4/5] (6.25ns)   --->   "%mul35_s = dmul i64 %p_load, i64 %stock_beta" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 136 'dmul' 'mul35_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 137 [1/5] (6.25ns)   --->   "%mul43_s = dmul i64 %z2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 137 'dmul' 'mul43_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.25>
ST_24 : Operation 138 [3/5] (6.25ns)   --->   "%mul35_s = dmul i64 %p_load, i64 %stock_beta" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 138 'dmul' 'mul35_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 139 [5/5] (5.46ns)   --->   "%vol_exponent = dadd i64 %neg_half_alpha_sq_dt_read, i64 %mul43_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 139 'dadd' 'vol_exponent' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.25>
ST_25 : Operation 140 [2/5] (6.25ns)   --->   "%mul35_s = dmul i64 %p_load, i64 %stock_beta" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 140 'dmul' 'mul35_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 141 [4/5] (5.46ns)   --->   "%vol_exponent = dadd i64 %neg_half_alpha_sq_dt_read, i64 %mul43_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 141 'dadd' 'vol_exponent' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.25>
ST_26 : Operation 142 [1/5] (6.25ns)   --->   "%mul35_s = dmul i64 %p_load, i64 %stock_beta" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 142 'dmul' 'mul35_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 143 [3/5] (5.46ns)   --->   "%vol_exponent = dadd i64 %neg_half_alpha_sq_dt_read, i64 %mul43_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 143 'dadd' 'vol_exponent' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.25>
ST_27 : Operation 144 [5/5] (6.25ns)   --->   "%vol_term = dmul i64 %mul35_s, i64 %z1" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 144 'dmul' 'vol_term' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 145 [2/5] (5.46ns)   --->   "%vol_exponent = dadd i64 %neg_half_alpha_sq_dt_read, i64 %mul43_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 145 'dadd' 'vol_exponent' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.25>
ST_28 : Operation 146 [4/5] (6.25ns)   --->   "%vol_term = dmul i64 %mul35_s, i64 %z1" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 146 'dmul' 'vol_term' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 147 [1/5] (5.46ns)   --->   "%vol_exponent = dadd i64 %neg_half_alpha_sq_dt_read, i64 %mul43_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 147 'dadd' 'vol_exponent' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.42>
ST_29 : Operation 148 [3/5] (6.25ns)   --->   "%vol_term = dmul i64 %mul35_s, i64 %z1" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 148 'dmul' 'vol_term' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 149 [12/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 149 'dexp' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.42>
ST_30 : Operation 150 [2/5] (6.25ns)   --->   "%vol_term = dmul i64 %mul35_s, i64 %z1" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 150 'dmul' 'vol_term' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 151 [11/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 151 'dexp' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.42>
ST_31 : Operation 152 [1/5] (6.25ns)   --->   "%vol_term = dmul i64 %mul35_s, i64 %z1" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 152 'dmul' 'vol_term' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 153 [10/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 153 'dexp' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.42>
ST_32 : Operation 154 [5/5] (5.46ns)   --->   "%add40_s = dadd i64 %mul39_s, i64 %vol_term" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 154 'dadd' 'add40_s' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 155 [9/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 155 'dexp' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.42>
ST_33 : Operation 156 [4/5] (5.46ns)   --->   "%add40_s = dadd i64 %mul39_s, i64 %vol_term" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 156 'dadd' 'add40_s' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 157 [8/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 157 'dexp' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.42>
ST_34 : Operation 158 [3/5] (5.46ns)   --->   "%add40_s = dadd i64 %mul39_s, i64 %vol_term" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 158 'dadd' 'add40_s' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 159 [7/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 159 'dexp' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.42>
ST_35 : Operation 160 [2/5] (5.46ns)   --->   "%add40_s = dadd i64 %mul39_s, i64 %vol_term" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 160 'dadd' 'add40_s' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 161 [6/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 161 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.42>
ST_36 : Operation 162 [1/5] (5.46ns)   --->   "%add40_s = dadd i64 %mul39_s, i64 %vol_term" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 162 'dadd' 'add40_s' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 163 [5/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 163 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 164 [1/1] (0.40ns)   --->   "%store_ln6 = store i64 %add40_s, i64 %x_assign_85" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 164 'store' 'store_ln6' <Predicate = true> <Delay = 0.40>

State 37 <SV = 36> <Delay = 6.42>
ST_37 : Operation 165 [4/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 165 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.42>
ST_38 : Operation 166 [3/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 166 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.42>
ST_39 : Operation 167 [2/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 167 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.42>
ST_40 : Operation 168 [1/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 168 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.25>
ST_41 : Operation 169 [5/5] (6.25ns)   --->   "%mul47_s = dmul i64 %p_load, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 169 'dmul' 'mul47_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.25>
ST_42 : Operation 170 [4/5] (6.25ns)   --->   "%mul47_s = dmul i64 %p_load, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 170 'dmul' 'mul47_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.25>
ST_43 : Operation 171 [3/5] (6.25ns)   --->   "%mul47_s = dmul i64 %p_load, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 171 'dmul' 'mul47_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.25>
ST_44 : Operation 172 [2/5] (6.25ns)   --->   "%mul47_s = dmul i64 %p_load, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 172 'dmul' 'mul47_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.65>
ST_45 : Operation 173 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_415" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:32]   --->   Operation 173 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 174 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 49, i64 49, i64 49" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 174 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_362" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 175 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 176 [1/5] (6.25ns)   --->   "%mul47_s = dmul i64 %p_load, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 176 'dmul' 'mul47_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 177 [1/1] (0.40ns)   --->   "%store_ln50 = store i64 %mul47_s, i64 %empty" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 177 'store' 'store_ln50' <Predicate = true> <Delay = 0.40>
ST_45 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc48.85" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 178 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 0.960ns.

 <State 1>: 1.517ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln31', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31) of constant 0 on local variable 'j', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 [41]  (0.402 ns)
	'load' operation 6 bit ('j', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31) on local variable 'j', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 [46]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln31', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31) [48]  (0.712 ns)
	'store' operation 0 bit ('store_ln31', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31) of variable 'add_ln31', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 on local variable 'j', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31 [77]  (0.402 ns)

 <State 2>: 7.040ns
The critical path consists of the following:
	'getelementptr' operation 128 bit ('gmem_85_addr', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31) [54]  (0.000 ns)
	bus read operation ('gmem_85_addr_read', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40) on port 'gmem_85' (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40) [58]  (7.040 ns)

 <State 3>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 4>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 5>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 6>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 7>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 8>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 9>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 10>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 11>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 12>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 13>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 14>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 15>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 16>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 17>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 18>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 19>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 20>: 7.033ns
The critical path consists of the following:
	'call' operation 64 bit ('stock_beta', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) to 'pow_generic<double>' [68]  (7.033 ns)

 <State 21>: 6.251ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul43_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49) [73]  (6.251 ns)

 <State 22>: 6.251ns
The critical path consists of the following:
	'load' operation 64 bit ('p_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) on local variable 'empty' [53]  (0.000 ns)
	'dmul' operation 64 bit ('mul35_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45) [69]  (6.251 ns)

 <State 23>: 6.251ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul35_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45) [69]  (6.251 ns)

 <State 24>: 6.251ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul35_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45) [69]  (6.251 ns)

 <State 25>: 6.251ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul35_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45) [69]  (6.251 ns)

 <State 26>: 6.251ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul35_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45) [69]  (6.251 ns)

 <State 27>: 6.251ns
The critical path consists of the following:
	'dmul' operation 64 bit ('vol_term', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45) [70]  (6.251 ns)

 <State 28>: 6.251ns
The critical path consists of the following:
	'dmul' operation 64 bit ('vol_term', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45) [70]  (6.251 ns)

 <State 29>: 6.425ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) [75]  (6.425 ns)

 <State 30>: 6.425ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) [75]  (6.425 ns)

 <State 31>: 6.425ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) [75]  (6.425 ns)

 <State 32>: 6.425ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) [75]  (6.425 ns)

 <State 33>: 6.425ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) [75]  (6.425 ns)

 <State 34>: 6.425ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) [75]  (6.425 ns)

 <State 35>: 6.425ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) [75]  (6.425 ns)

 <State 36>: 6.425ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) [75]  (6.425 ns)

 <State 37>: 6.425ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) [75]  (6.425 ns)

 <State 38>: 6.425ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) [75]  (6.425 ns)

 <State 39>: 6.425ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) [75]  (6.425 ns)

 <State 40>: 6.425ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) [75]  (6.425 ns)

 <State 41>: 6.251ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul47_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) [76]  (6.251 ns)

 <State 42>: 6.251ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul47_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) [76]  (6.251 ns)

 <State 43>: 6.251ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul47_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) [76]  (6.251 ns)

 <State 44>: 6.251ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul47_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) [76]  (6.251 ns)

 <State 45>: 6.653ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul47_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) [76]  (6.251 ns)
	'store' operation 0 bit ('store_ln50', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50) of variable 'mul47_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50 on local variable 'empty' [78]  (0.402 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
