ISim log file
Running: C:\Xilinx\MyCPU\test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Xilinx/MyCPU/test_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
WARNING: File "C:/Xilinx/MyCPU/mycpu.v" Line 33.  For instance uut/M0/, width 8 of formal port address is not equal to width 32 of actual signal mAddr.
WARNING: File "C:/Xilinx/MyCPU/mycpu.v" Line 33.  For instance uut/stages/, width 8 of formal port ins_addr is not equal to width 32 of actual signal mAddr.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
