<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>PMSIDR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMSIDR_EL1, Sampling Profiling ID Register</h1><p>The PMSIDR_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Describes the Statistical Profiling implementation to software.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_SPE is implemented. Otherwise, direct accesses to PMSIDR_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>PMSIDR_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="31"><a href="#fieldset_0-63_33">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-32_32">SME</a></td></tr><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-31_28">ALTCLK</a></td><td class="lr" colspan="1"><a href="#fieldset_0-27_27">FPF</a></td><td class="lr" colspan="1"><a href="#fieldset_0-26_26">EFT</a></td><td class="lr" colspan="1"><a href="#fieldset_0-25_25">CRR</a></td><td class="lr" colspan="1"><a href="#fieldset_0-24_24">PBT</a></td><td class="lr" colspan="4"><a href="#fieldset_0-23_20">Format</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">CountSize</a></td><td class="lr" colspan="4"><a href="#fieldset_0-15_12">MaxSize</a></td><td class="lr" colspan="4"><a href="#fieldset_0-11_8">Interval</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_7-1">FDS</a></td><td class="lr" colspan="1"><a href="#fieldset_0-6_6-1">FnE</a></td><td class="lr" colspan="1"><a href="#fieldset_0-5_5">ERnd</a></td><td class="lr" colspan="1"><a href="#fieldset_0-4_4">LDS</a></td><td class="lr" colspan="1"><a href="#fieldset_0-3_3">ArchInst</a></td><td class="lr" colspan="1"><a href="#fieldset_0-2_2">FL</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1">FT</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">FE</a></td></tr></tbody></table><h4 id="fieldset_0-63_33">Bits [63:33]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-32_32">SME, bit [32]</h4><div class="field">
      <p>SPE for SME. Describes support for the Scalable Matrix Extensions to Statistical Profiling.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>SME</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The SME extensions to the Statistical Profiling Extension are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Adds support for Statistical Profiling of the Scalable Matrix Extensions.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_SPE_SME</span> implements the functionality identified by the value 1.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-31_28">ALTCLK, bits [31:28]</h4><div class="field">
      <p>Alternate clock domain.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>ALTCLK</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Alternate clock domain not implemented, or CPU clock domain.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The external Streaming Mode Compute Unit provides the alternate clock domain.</p>
        </td></tr><tr><td class="bitfield">0b1111</td><td>
          <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> clock domain.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_SPE_ALTCLK</span> implements the functionality identified by a nonzero value.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-27_27">FPF, bit [27]</h4><div class="field">
      <p>Floating-point flag. Describes whether Operation Type packets for sampled scalar and SIMD operations contain floating-point and Advanced SIMD indications.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>FPF</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Operation Type packets for scalar and Advanced SIMD operations do not contain floating-point or Advanced SIMD information.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Operation Type packets for scalar and Advanced SIMD operations contain floating-point or Advanced SIMD information.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_SPE_FPF</span> implements the functionality identified by the value 1.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-26_26">EFT, bit [26]</h4><div class="field">
      <p>Extended filtering by type. Describes whether Extended filtering by operation type is supported.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>EFT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-pmsfcr_el1.html">PMSFCR_EL1</a>.{SIMDm, FPm, STm, Bm, LDm, SIMD, FP} are <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-pmsfcr_el1.html">PMSFCR_EL1</a>.{SIMDm, FPm, STm, Bm, LDm, SIMD, FP} are implemented.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_SPE_EFT</span> implements the functionality identified by the value 1.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-25_25">CRR, bit [25]</h4><div class="field">
      <p>Call Return branch records. Describes whether the Operation Type packets for sampled branch operations contain Call Return information.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>CRR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Operation Type packets for branch operations do not contain Call Return information.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Operation Type packets for branch operations contain Call Return information.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_SPE_CRR</span> implements the functionality identified by the value 1.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-24_24">PBT, bit [24]</h4><div class="field">
      <p>Previous branch target Address packet. Describes whether the Previous branch target Address packet is supported.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>PBT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Previous branch target Address packet not implemented.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Previous branch target Address packet implemented.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_SPE_PBT</span> implements the <span class="arm-defined-word">OPTIONAL</span> functionality identified by the value 1.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-23_20">Format, bits [23:20]</h4><div class="field">
      <p>Defines the format of the sample records.</p>
    <table class="valuetable"><tr><th>Format</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Format 0.</p>
        </td></tr></table>
      <p>All other values are reserved.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-19_16">CountSize, bits [19:16]</h4><div class="field">
      <p>Defines the size of the counters.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>CountSize</th><th>Meaning</th></tr><tr><td class="bitfield">0b0010</td><td>
          <p>12-bit saturating counters.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>16-bit saturating counters.</p>
        </td></tr></table>
      <p>All other values are reserved.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_12">MaxSize, bits [15:12]</h4><div class="field">
      <p>Defines the largest size for a single record, rounded up to a power-of-two. If this is the same as the minimum alignment (<a href="AArch64-pmbidr_el1.html">PMBIDR_EL1</a>.Align), then each record is exactly this size.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>MaxSize</th><th>Meaning</th></tr><tr><td class="bitfield">0b0100</td><td>
          <p>16 bytes.</p>
        </td></tr><tr><td class="bitfield">0b0101</td><td>
          <p>32 bytes.</p>
        </td></tr><tr><td class="bitfield">0b0110</td><td>
          <p>64 bytes.</p>
        </td></tr><tr><td class="bitfield">0b0111</td><td>
          <p>128 bytes.</p>
        </td></tr><tr><td class="bitfield">0b1000</td><td>
          <p>256 bytes.</p>
        </td></tr><tr><td class="bitfield">0b1001</td><td>
          <p>512 bytes.</p>
        </td></tr><tr><td class="bitfield">0b1010</td><td>
          <p>1KB.</p>
        </td></tr><tr><td class="bitfield">0b1011</td><td>
          <p>2KB.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>The values <span class="binarynumber">0b0100</span> and <span class="binarynumber">0b0101</span> are not permitted for an implementation.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-11_8">Interval, bits [11:8]</h4><div class="field"><p>Minimum sampling interval. This provides guidance from the implementer to the smallest sampling interval.</p>
<p>The interval is defined as a number of either operations or instructions, depending on the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value of PMSIDR_EL1.ArchInst.</p><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>Interval</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>256 operations or instructions, or no minimum specified.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>512 operations or instructions.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>768 operations or instructions.</p>
        </td></tr><tr><td class="bitfield">0b0100</td><td>
          <p>1,024 operations or instructions.</p>
        </td></tr><tr><td class="bitfield">0b0101</td><td>
          <p>1,536 operations or instructions.</p>
        </td></tr><tr><td class="bitfield">0b0110</td><td>
          <p>2,048 operations or instructions.</p>
        </td></tr><tr><td class="bitfield">0b0111</td><td>
          <p>3,072 operations or instructions.</p>
        </td></tr><tr><td class="bitfield">0b1000</td><td>
          <p>4,096 operations or instructions.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>If this field reads as a nonzero value, then setting the sample interval to a value less than the indicated value is likely to cause a statistically significant number of sample collisions. For example, the smallest interval might indicate the typical size of the speculation window for the implementation. That is, the number of operations or instructions that will be executing in parallel, when the processor implementation is not heavily loaded.</p>
<p>Setting the sample interval to a value greater than or equal to the indicated value does not guarantee a statistically insignificant number of sample collisions, as this is typically dependent on the program being profiled. For example, if the program has a large number of long latency loads due to cache misses, then this might cause more collisions when these operations or instructions are sampled.</p>
<p>For more information, see <span class="xref">'Sample collisions'</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-7_7-1">FDS, bit [7]<span class="condition"><br/>When FEAT_SPEv1p4 is implemented:
                        </span></h4><div class="field">
      <p>Filtering by data source.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>FDS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-pmsdsfr_el1.html">PMSDSFR_EL1</a> is not implemented and <a href="AArch64-pmsfcr_el1.html">PMSFCR_EL1</a>.FDS is <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-pmsdsfr_el1.html">PMSDSFR_EL1</a> and <a href="AArch64-pmsfcr_el1.html">PMSFCR_EL1</a>.FDS are implemented.</p>
        </td></tr></table><p><span class="xref">FEAT_SPE_FDS</span> implements the functionality identified by the value 1.</p>
<p>From Armv8.9, if <span class="xref">FEAT_SPE_LDS</span> is implemented, the value 0 is not permitted.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-7_7-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-6_6-1">FnE, bit [6]<span class="condition"><br/>When FEAT_SPE_FnE is implemented:
                        </span></h4><div class="field">
      <p>Filtering by events, inverted.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>FnE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="AArch64-pmsnevfr_el1.html">PMSNEVFR_EL1</a> is not implemented and <a href="AArch64-pmsfcr_el1.html">PMSFCR_EL1</a>.FnE is <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="AArch64-pmsnevfr_el1.html">PMSNEVFR_EL1</a> and <a href="AArch64-pmsfcr_el1.html">PMSFCR_EL1</a>.FnE are implemented.</p>
        </td></tr></table><p><span class="xref">FEAT_SPE_FnE</span> implements the functionality identified by the value 1.</p>
<p>From Armv8.7, if FEAT_SPE is implemented, the value 0 is not permitted.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-6_6-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-5_5">ERnd, bit [5]</h4><div class="field">
      <p>Defines how the random number generator is used in determining the interval between samples, when enabled by <a href="AArch64-pmsirr_el1.html">PMSIRR_EL1</a>.RND.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>ERnd</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The random number is added at the start of the interval, and the sample is taken and a new interval started when the combined interval expires.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The random number is added and the new interval started after the interval programmed in <a href="AArch64-pmsirr_el1.html">PMSIRR_EL1</a>.INTERVAL expires, and the sample is taken when the random interval expires.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_SPE_ERnd</span> implements the functionality identified by the value 1.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-4_4">LDS, bit [4]</h4><div class="field">
      <p>Data source indicator for sampled load instructions.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>LDS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Loaded data source not implemented.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Loaded data source implemented.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_SPE_LDS</span> implements the functionality identified by the value 1.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-3_3">ArchInst, bit [3]</h4><div class="field">
      <p>Architectural instruction profiling. Defines the subject of the profiling population.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>ArchInst</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Micro-op sampling implemented.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Architecture instruction sampling implemented.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_SPE_ArchInst</span> implements the functionality identified by the value 1.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-2_2">FL, bit [2]</h4><div class="field">
      <p>Filtering by latency.</p>
    
      <p>Reads as <span class="binarynumber">0b1</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-1_1">FT, bit [1]</h4><div class="field">
      <p>Filtering by operation type.</p>
    
      <p>Reads as <span class="binarynumber">0b1</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-0_0">FE, bit [0]</h4><div class="field">
      <p>Filtering by events.</p>
    
      <p>Reads as <span class="binarynumber">0b1</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><div class="access_mechanisms"><h2>Accessing PMSIDR_EL1</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, PMSIDR_EL1</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1001</td><td>0b1001</td><td>0b111</td></tr></table><p class="pseudocode">
if !IsFeatureImplemented(FEAT_SPE) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; CheckMDCR_EL3_NSPBTrap() then
        Undefined();
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3().FGTEn == '1') &amp;&amp; HDFGRTR_EL2().PMSIDR_EL1 == '1' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2().TPMS == '1' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; CheckMDCR_EL3_NSPBTrap() then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    else
        X{64}(t) = PMSIDR_EL1();
    end;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; CheckMDCR_EL3_NSPBTrap() then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; CheckMDCR_EL3_NSPBTrap() then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    else
        X{64}(t) = PMSIDR_EL1();
    end;
elsif PSTATE.EL == EL3 then
    X{64}(t) = PMSIDR_EL1();
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
