# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SINE_WAVE_AGORA_VAI.srcs/sources_1/imports/Desktop/singen.vhd" \
"../../../../SINE_WAVE_AGORA_VAI.srcs/sources_1/imports/SineGeneratorVHDL-master/singen.vhd" \

# Do not sort compile order
nosort
