INFO:sim:172 - Generating IP...
Resolving generics for 'myrom'...
Applying external generics to 'myrom'...
Delivering associated files for 'myrom'...
Delivering EJava files for 'myrom'...
Generating implementation netlist for 'myrom'...
INFO:sim - Pre-processing HDL files for 'myrom'...
Running synthesis for 'myrom'
Running ngcbuild...
Writing VEO instantiation template for 'myrom'...
Writing Verilog behavioral simulation model for 'myrom'...
WARNING:sim - Overwriting existing file
   C:/FPGA/test_rom/ipcore_dir/tmp/_cg/myrom/doc/blk_mem_gen_v7_3_vinfo.html
   with file from view xilinx_documentation
Delivered 1 file into directory C:/FPGA/test_rom/ipcore_dir/tmp/_cg/myrom
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'myrom'...
Generating metadata file...
Generating ISE project file for 'myrom'...
Generating ISE project...
XCO file found: myrom.xco
XMDF file found: myrom_xmdf.tcl
Adding C:/FPGA/test_rom/ipcore_dir/tmp/_cg/myrom.asy -view all -origin_type
imported
Adding C:/FPGA/test_rom/ipcore_dir/tmp/_cg/myrom.ngc -view all -origin_type
created
Checking file "C:/FPGA/test_rom/ipcore_dir/tmp/_cg/myrom.ngc" for project device
match ...
File "C:/FPGA/test_rom/ipcore_dir/tmp/_cg/myrom.ngc" device information matches
project device.
Adding C:/FPGA/test_rom/ipcore_dir/tmp/_cg/myrom.sym -view all -origin_type
imported
Adding C:/FPGA/test_rom/ipcore_dir/tmp/_cg/myrom.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/FPGA/test_rom/ipcore_dir/tmp/_cg/myrom.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/FPGA/test_rom/ipcore_dir/tmp/_cg/myrom.veo -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/myrom"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'myrom'.
