0.6
2019.2
Dec  5 2019
04:51:02
/home/dewei/WorkSpace/FPGA/Project/test_vu/test_vu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/dewei/WorkSpace/FPGA/Project/test_vu/test_vu.srcs/sim_1/new/test_vu_tb.v,1580878739,verilog,,,,cnt_tb,,,,,,,,
/home/dewei/WorkSpace/FPGA/Project/test_vu/test_vu.srcs/sources_1/new/test_vu.v,1581295478,verilog,,/home/dewei/WorkSpace/FPGA/Project/test_vu/test_vu.srcs/sim_1/new/test_vu_tb.v,,cnt,,,,,,,,
