
/* SPDX-License-Identifier: Apache-2.0
 *
 * Copyright (C) 2024 Alif Semiconductor.
 */

/*-----------------------------------------------------------------------------
 * Includes
 *-----------------------------------------------------------------------------*/
#include <string.h>
#include "dave_base.h"
#ifdef CONFIG_D1_MALLOC_D0LIB
#include "dave_d0lib.h"
#else
#ifdef CONFIG_D1_MALLOC_STDLIB
#include <malloc.h>
#endif
#endif
#include <zephyr/cache.h>
#include "dave_base_intern.h"
#include "dave_registermap.h"
#include "dave_driver.h"

/*--------------------------------------------------------------------------*/
void *d1_allocvidmem(d1_device *handle, int memtype, unsigned int size)
{
	(void)handle;
	(void)memtype;

#ifdef CONFIG_D1_MALLOC_D0LIB
	return d0_allocvidmem(size);
#else
#ifdef CONFIG_D1_MALLOC_STDLIB
	return malloc(size);
#else
	return d1_malloc(size);
#endif
#endif
}

/*--------------------------------------------------------------------------*/
void d1_freevidmem(d1_device *handle, int memtype, void *ptr)
{
	(void)handle;
	(void)memtype;

#ifdef CONFIG_D1_MALLOC_D0LIB
	return d0_freevidmem(ptr);
#else
#ifdef CONFIG_D1_MALLOC_STDLIB
	return free(ptr);
#else
	return d1_free(ptr);
#endif
#endif
}

/*--------------------------------------------------------------------------*/
int d1_queryarchitecture(d1_device *handle)
{
	(void)handle;

	return d1_ma_unified;
}

static inline void d1_setcachectl(long flags, long bits)
{
	long cachectl = bits | D2C_CACHECTL_ENABLE_FB | D2C_CACHECTL_ENABLE_TX;

	if (flags & d2_df_no_fbcache) {
		cachectl &= ~D2C_CACHECTL_ENABLE_FB;
	}

	if (flags & d2_df_no_texcache) {
		cachectl &= ~D2C_CACHECTL_ENABLE_TX;
	}

	D1_REG(D2_CACHECTL) = cachectl;
}

/*--------------------------------------------------------------------------*/
int d1_cacheblockflush(d1_device *handle, int memtype, const void *ptr, unsigned int size)
{
	(void)handle;
	(void)memtype;

	sys_cache_data_flush_and_invd_range((void *)ptr, size);
	return 1;
}

/*--------------------------------------------------------------------------*/
int d1_cacheflush(d1_device *handle, int memtype)
{
	if (memtype & d1_mem_any) {
		memtype |= d1_mem_display | d1_mem_texture | d1_mem_dlist;
	}

	if (memtype & d1_mem_display) {
		d1_setcachectl(D1_DEV(handle)->flags, D2C_CACHECTL_FLUSH_FB);
	}

	if (memtype & d1_mem_texture) {
		d1_setcachectl(D1_DEV(handle)->flags, D2C_CACHECTL_FLUSH_TX);
	}

	if (memtype & d1_mem_dlist) {
		sys_cache_data_invd_all();
	}

	return 1;
}

/*--------------------------------------------------------------------------*/
void *d1_maptovidmem(d1_device *handle, void *ptr)
{
	(void)handle;
	(void)ptr;

	return NULL;
}

/*--------------------------------------------------------------------------*/
void *d1_mapfromvidmem(d1_device *handle, void *ptr)
{
	(void)handle;
	(void)ptr;

	return NULL;
}

/*--------------------------------------------------------------------------*/
int d1_copytovidmem(d1_device *handle, void *dst, const void *src, unsigned int size, int flags)
{
	(void)handle;
	(void)flags;

	memcpy(dst, src, size);

	return 1;
}

/*--------------------------------------------------------------------------*/
void *d1_allocmem(unsigned int size)
{
#ifdef CONFIG_D1_MALLOC_D0LIB
	return d0_allocmem(size);
#else
#ifdef CONFIG_D1_MALLOC_STDLIB
	return malloc(size);
#else
	return d1_malloc(size);
#endif
#endif
}

/*--------------------------------------------------------------------------*/
void d1_freemem(void *ptr)
{
#ifdef CONFIG_D1_MALLOC_D0LIB
	d0_freemem(ptr);
#else
#ifdef CONFIG_D1_MALLOC_STDLIB
	free(ptr);
#else
	d1_free(ptr);
#endif
#endif
}

/*--------------------------------------------------------------------------*/
unsigned int d1_memsize(void *ptr)
{
#ifdef CONFIG_D1_MALLOC_D0LIB
	return d0_memsize(ptr);
#else
	return 1;
#endif
}
