#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec 27 18:58:47 2023
# Process ID: 14068
# Current directory: B:/Vivado_Projects/EEX7436/EEX7436_NEW7/EEX7436_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16204 B:\Vivado_Projects\EEX7436\EEX7436_NEW7\EEX7436_Project\EEX7436_Project.xpr
# Log file: B:/Vivado_Projects/EEX7436/EEX7436_NEW7/EEX7436_Project/vivado.log
# Journal file: B:/Vivado_Projects/EEX7436/EEX7436_NEW7/EEX7436_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/Vivado_Projects/EEX7436/EEX7436_NEW7/EEX7436_Project/EEX7436_Project.xpr
INFO: [Project 1-313] Project file moved from 'B:/Vivado_Projects/EEX7436_NEW7/EEX7436_Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:01:30 . Memory (MB): peak = 636.871 ; gain = 71.477
update_compile_order -fileset sources_1
close_project
open_project B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.xpr
INFO: [Project 1-313] Project file moved from 'B:/Vivado_Projects/EEX7436_NEW7/EEX7436_Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 680.434 ; gain = 18.414
update_compile_order -fileset sources_1
set_property strategy Flow_PerfOptimized_high [get_runs synth_2]
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_2]
set_property report_strategy {No Reports} [get_runs impl_3]
set_property strategy Performance_NetDelay_low [get_runs impl_3]
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE RuntimeOptimized [get_runs impl_3]
update_module_reference design_1_Processor_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ctr_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:sensor_val:1.0 - sensor_val_0
Adding component instance block -- xilinx.com:module_ref:RAM:1.0 - RAM_0
Adding component instance block -- xilinx.com:module_ref:Processor:1.0 - Processor_0
Successfully read diagram <design_1> from BD file <B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Processor_0_0 from Processor_v1_0 1.0 to Processor_v1_0 1.0
Wrote  : <B:\Vivado_Projects\EEX7436\EEX7436_NEW9\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 925.590 ; gain = 89.336
update_module_reference: Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 925.590 ; gain = 89.336
generate_target all [get_files  B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <B:\Vivado_Projects\EEX7436\EEX7436_NEW9\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sensor_val_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Processor_0 .
Exporting to file B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1057.078 ; gain = 131.488
export_ip_user_files -of_objects [get_files B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd] -directory B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.ip_user_files/sim_scripts -ip_user_files_dir B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.ip_user_files -ipstatic_source_dir B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.cache/compile_simlib/modelsim} {questa=B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.cache/compile_simlib/questa} {riviera=B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.cache/compile_simlib/riviera} {activehdl=B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_3 -to_step write_bitstream -jobs 4
[Wed Dec 27 21:36:58 2023] Launched synth_2...
Run output will be captured here: B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.runs/synth_2/runme.log
[Wed Dec 27 21:36:58 2023] Launched impl_3...
Run output will be captured here: B:/Vivado_Projects/EEX7436/EEX7436_NEW9/EEX7436_Project/EEX7436_Project.runs/impl_3/runme.log
open_run impl_3
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1226.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 615 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'flg_mem' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1929.133 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1929.133 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1929.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 2070.496 ; gain = 996.348
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 27 22:08:09 2023...
