

================================================================
== Synthesis Summary Report of 'accelerator'
================================================================
+ General Information: 
    * Date:           Mon Jul  4 22:30:49 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        byte_count_stream
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg225-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-------------+-----+
    |                 Modules                |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |        |    |           |             |     |
    |                 & Loops                |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |     LUT     | URAM|
    +----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-------------+-----+
    |+ accelerator*                          |  Timing|  -3.70|     2579|  2.836e+04|         -|     1033|     -|  dataflow|  2 (1%)|   -|  2322 (6%)|  17570 (99%)|    -|
    | + split                                |       -|   0.57|     1026|  1.026e+04|         -|     1026|     -|        no|       -|   -|   28 (~0%)|    102 (~0%)|    -|
    |  o VITIS_LOOP_30_1                     |       -|   7.30|     1024|  1.024e+04|         2|        1|  1024|       yes|       -|   -|          -|            -|    -|
    | + count                                |  Timing|  -3.70|     1032|  1.135e+04|         -|     1032|     -|        no|       -|   -|  2114 (6%)|  14918 (84%)|    -|
    |  + count_Pipeline_APPEARANCES          |  Timing|  -3.70|     1027|  1.129e+04|         -|     1027|     -|        no|       -|   -|  2098 (5%)|  14828 (84%)|    -|
    |   o APPEARANCES                        |       -|   7.30|     1025|  1.127e+04|         3|        1|  1024|       yes|       -|   -|          -|            -|    -|
    | + reduce                               |       -|   1.36|      258|  2.580e+03|         -|      258|     -|        no|       -|   -|   32 (~0%)|   2263 (12%)|    -|
    |  o VITIS_LOOP_75_1                     |       -|   7.30|      256|  2.560e+03|         2|        1|   256|       yes|       -|   -|          -|            -|    -|
    | + threshold                            |       -|   0.21|      260|  2.600e+03|         -|      260|     -|        no|       -|   -|   49 (~0%)|     217 (1%)|    -|
    |  + threshold_Pipeline_VITIS_LOOP_86_1  |       -|   0.21|      258|  2.580e+03|         -|      258|     -|        no|       -|   -|   44 (~0%)|    154 (~0%)|    -|
    |   o VITIS_LOOP_86_1                    |       -|   7.30|      256|  2.560e+03|         2|        1|   256|       yes|       -|   -|          -|            -|    -|
    +----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| In_r      | 8          |
| Out_r     | 32         |
+-----------+------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------------------------------------------+
| Interface | Type          | Ports                                         |
+-----------+---------------+-----------------------------------------------+
| ap_clk    | clock         | ap_clk                                        |
| ap_rst    | reset         | ap_rst                                        |
| ap_ctrl   | ap_ctrl_chain | ap_continue ap_done ap_idle ap_ready ap_start |
+-----------+---------------+-----------------------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------+
| Argument | Direction | Datatype                  |
+----------+-----------+---------------------------+
| In       | in        | stream<unsigned char, 0>& |
| Out      | out       | stream<int, 0>&           |
+----------+-----------+---------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| In       | In_r         | interface |
| Out      | Out_r        | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+----------------------+------+--------+---------+
| Name                                   | DSP | Pragma | Variable             | Op   | Impl   | Latency |
+----------------------------------------+-----+--------+----------------------+------+--------+---------+
| + accelerator                          | 0   |        |                      |      |        |         |
|   count_blocks_channel_U               | -   |        | count_blocks_channel | fifo | srl    | 0       |
|  + split                               | 0   |        |                      |      |        |         |
|    add_ln30_fu_100_p2                  | -   |        | add_ln30             | add  | fabric | 0       |
|  + count                               | 0   |        |                      |      |        |         |
|   + count_Pipeline_APPEARANCES         | 0   |        |                      |      |        |         |
|     add_ln53_fu_147_p2                 | -   |        | add_ln53             | add  | fabric | 0       |
|     count_1_fu_267_p2                  | -   |        | count_1              | add  | fabric | 0       |
|  + reduce                              | 0   |        |                      |      |        |         |
|    add_ln75_fu_121_p2                  | -   |        | add_ln75             | add  | fabric | 0       |
|  + threshold                           | 0   |        |                      |      |        |         |
|   + threshold_Pipeline_VITIS_LOOP_86_1 | 0   |        |                      |      |        |         |
|     add_ln86_fu_89_p2                  | -   |        | add_ln86             | add  | fabric | 0       |
|     add_ln88_fu_118_p2                 | -   |        | add_ln88             | add  | fabric | 0       |
+----------------------------------------+-----+--------+----------------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------+------+------+--------+-------------------------+---------+------+---------+
| Name                        | BRAM | URAM | Pragma | Variable                | Storage | Impl | Latency |
+-----------------------------+------+------+--------+-------------------------+---------+------+---------+
| + accelerator               | 2    | 0    |        |                         |         |      |         |
|   input_blocks_buf_data_U   | 1    | -    |        | input_blocks_buf_data   | ram_1p  | auto | 1       |
|   reduced_blocks_buf_data_U | 1    | -    |        | reduced_blocks_buf_data | ram_1p  | auto | 1       |
+-----------------------------+------+------+--------+-------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+------------+------------------------------------+-----------------------------------------------------------------------------+
| Type       | Options                            | Location                                                                    |
+------------+------------------------------------+-----------------------------------------------------------------------------+
| interface  | mode=ap_ctrl_chain port=return     | byte_count_stream/src/byte_count_stream.cpp:11 in accelerator, return       |
| dataflow   |                                    | byte_count_stream/src/byte_count_stream.cpp:12 in accelerator               |
| aggregate  | variable=count_blocks compact=none | byte_count_stream/src/byte_count_stream.cpp:17 in accelerator, count_blocks |
| inline     | off                                | byte_count_stream/src/byte_count_stream.cpp:26 in split                     |
| inline     | off                                | byte_count_stream/src/byte_count_stream.cpp:37 in count                     |
| dependence | variable=outL intra RAW false      | byte_count_stream/src/byte_count_stream.cpp:41 in count, outL               |
| unroll     |                                    | byte_count_stream/src/byte_count_stream.cpp:44 in count                     |
| pipeline   | II=1                               | byte_count_stream/src/byte_count_stream.cpp:54 in count                     |
| inline     | off                                | byte_count_stream/src/byte_count_stream.cpp:70 in reduce                    |
| inline     | off                                | byte_count_stream/src/byte_count_stream.cpp:81 in threshold                 |
+------------+------------------------------------+-----------------------------------------------------------------------------+


