Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr 15 11:16:58 2022
| Host         : LAPTOP-69752C9G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    54 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   130 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    54 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |    22 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           30 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             426 |          190 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                  Enable Signal                                  |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                                 | reset_cond/M_reset_cond_in                                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_36[0]                                     | reset_cond/Q[0]                                                   |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[9]_1                           | betaCPU/control_unit/M_stage_q_reg[3]_50                          |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0    | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_1_n_0      | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_27[0]                                     | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[9]_2                           | betaCPU/control_unit/M_stage_q_reg[3]_49                          |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_45[0]                                     | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_26[0]                                     | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q[4]_i_1__0_n_0 | reset_cond/Q[0]                                                   |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q[4]_i_1__0_n_0   | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_51                                        | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[9]_4             |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[4]_i_1__1_n_0   | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[4]_i_1__1_n_0 | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_52                                        | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[9]_3             |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_30[0]                                     | reset_cond/Q[0]                                                   |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q[4]_i_1__2_n_0   | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[4]_i_1__2_n_0 | reset_cond/Q[0]                                                   |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_25[0]                                     | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3][0]                                        | reset_cond/Q[0]                                                   |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_48[0]                                     | reset_cond/Q[0]                                                   |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_37[0]                                     | reset_cond/Q[0]                                                   |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[13]_0[0]                       | reset_cond/Q[0]                                                   |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_32[0]                                     | reset_cond/Q[0]                                                   |                6 |              7 |         1.17 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_28[0]                                     | reset_cond/Q[0]                                                   |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_33[0]                                     | reset_cond/Q[0]                                                   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_34[0]                                     | reset_cond/Q[0]                                                   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_41[0]                                     | reset_cond/Q[0]                                                   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_29[0]                                     | reset_cond/Q[0]                                                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_38[0]                                     | reset_cond/Q[0]                                                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_39[0]                                     | reset_cond/Q[0]                                                   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_42[0]                                     | reset_cond/Q[0]                                                   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_43[0]                                     | reset_cond/Q[0]                                                   |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_35[0]                                     | reset_cond/Q[0]                                                   |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_40[0]                                     | reset_cond/Q[0]                                                   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_31[0]                                     | reset_cond/Q[0]                                                   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_47[0]                                     | reset_cond/Q[0]                                                   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/E[0]                                                       | reset_cond/Q[0]                                                   |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q[0]_i_2__0_n_0   | reset_cond/M_stage_q_reg[3]_1                                     |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_rst_ctr_q[0]_i_2__2_n_0   | reset_cond/M_stage_q_reg[3]_3                                     |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q[0]_i_2__1_n_0   | reset_cond/M_stage_q_reg[3]_2                                     |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q[0]_i_2_n_0      | reset_cond/M_stage_q_reg[3]_0                                     |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG |                                                                                 |                                                                   |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG | button_panel_controller/check_/button_cond/M_ctr_q[0]_i_2__4_n_0                | button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[1]_0 |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG | keyboard_controller/e_/button_cond/M_ctr_q[0]_i_2__1_n_0                        | keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[1]_0         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | keyboard_controller/r_/button_cond/M_ctr_q[0]_i_2__2_n_0                        | keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[1]_0         |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG | keyboard_controller/b_/button_cond/M_ctr_q[0]_i_2__0_n_0                        | keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[1]_0         |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG | keyboard_controller/a_/button_cond/sel                                          | keyboard_controller/a_/button_cond/sync/clear                     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_2__3_n_0                | button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[1]_0 |                8 |             20 |         2.50 |
|  clk_IBUF_BUFG |                                                                                 | reset_cond/Q[0]                                                   |               28 |             62 |         2.21 |
+----------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+


