
Ping_Pong_Shit.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000024e  00800100  000014e6  0000157a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000014e6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000029  0080034e  0080034e  000017c8  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000017c8  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000330  00000000  00000000  00001824  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002ed9  00000000  00000000  00001b54  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001228  00000000  00000000  00004a2d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000013ea  00000000  00000000  00005c55  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000850  00000000  00000000  00007040  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000008f3  00000000  00000000  00007890  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001667  00000000  00000000  00008183  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000002c8  00000000  00000000  000097ea  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b4 01 	jmp	0x368	; 0x368 <__ctors_end>
       4:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
       8:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
       c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      10:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      14:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      18:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      1c:	0c 94 9a 06 	jmp	0xd34	; 0xd34 <__vector_7>
      20:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      24:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      28:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      2c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      30:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      34:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      38:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      3c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      40:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      44:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      48:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      4c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      50:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      54:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      58:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      5c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      60:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      64:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      68:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      6c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>

00000070 <__trampolines_end>:
	...
      78:	00 06       	cpc	r0, r16
      7a:	5f 5f       	subi	r21, 0xFF	; 255
      7c:	06 00       	.word	0x0006	; ????
      7e:	00 00       	nop
      80:	00 07       	cpc	r16, r16
      82:	07 00       	.word	0x0007	; ????
      84:	07 07       	cpc	r16, r23
      86:	00 00       	nop
      88:	14 7f       	andi	r17, 0xF4	; 244
      8a:	7f 14       	cp	r7, r15
      8c:	7f 7f       	andi	r23, 0xFF	; 255
      8e:	14 00       	.word	0x0014	; ????
      90:	24 2e       	mov	r2, r20
      92:	6b 6b       	ori	r22, 0xBB	; 187
      94:	3a 12       	cpse	r3, r26
      96:	00 00       	nop
      98:	46 66       	ori	r20, 0x66	; 102
      9a:	30 18       	sub	r3, r0
      9c:	0c 66       	ori	r16, 0x6C	; 108
      9e:	62 00       	.word	0x0062	; ????
      a0:	30 7a       	andi	r19, 0xA0	; 160
      a2:	4f 5d       	subi	r20, 0xDF	; 223
      a4:	37 7a       	andi	r19, 0xA7	; 167
      a6:	48 00       	.word	0x0048	; ????
      a8:	04 07       	cpc	r16, r20
      aa:	03 00       	.word	0x0003	; ????
      ac:	00 00       	nop
      ae:	00 00       	nop
      b0:	00 1c       	adc	r0, r0
      b2:	3e 63       	ori	r19, 0x3E	; 62
      b4:	41 00       	.word	0x0041	; ????
      b6:	00 00       	nop
      b8:	00 41       	sbci	r16, 0x10	; 16
      ba:	63 3e       	cpi	r22, 0xE3	; 227
      bc:	1c 00       	.word	0x001c	; ????
      be:	00 00       	nop
      c0:	08 2a       	or	r0, r24
      c2:	3e 1c       	adc	r3, r14
      c4:	1c 3e       	cpi	r17, 0xEC	; 236
      c6:	2a 08       	sbc	r2, r10
      c8:	08 08       	sbc	r0, r8
      ca:	3e 3e       	cpi	r19, 0xEE	; 238
      cc:	08 08       	sbc	r0, r8
      ce:	00 00       	nop
      d0:	00 a0       	ldd	r0, Z+32	; 0x20
      d2:	e0 60       	ori	r30, 0x00	; 0
      d4:	00 00       	nop
      d6:	00 00       	nop
      d8:	08 08       	sbc	r0, r8
      da:	08 08       	sbc	r0, r8
      dc:	08 08       	sbc	r0, r8
      de:	00 00       	nop
      e0:	00 00       	nop
      e2:	60 60       	ori	r22, 0x00	; 0
      e4:	00 00       	nop
      e6:	00 00       	nop
      e8:	60 30       	cpi	r22, 0x00	; 0
      ea:	18 0c       	add	r1, r8
      ec:	06 03       	mulsu	r16, r22
      ee:	01 00       	.word	0x0001	; ????
      f0:	3e 7f       	andi	r19, 0xFE	; 254
      f2:	59 4d       	sbci	r21, 0xD9	; 217
      f4:	7f 3e       	cpi	r23, 0xEF	; 239
      f6:	00 00       	nop
      f8:	42 42       	sbci	r20, 0x22	; 34
      fa:	7f 7f       	andi	r23, 0xFF	; 255
      fc:	40 40       	sbci	r20, 0x00	; 0
      fe:	00 00       	nop
     100:	62 73       	andi	r22, 0x32	; 50
     102:	59 49       	sbci	r21, 0x99	; 153
     104:	6f 66       	ori	r22, 0x6F	; 111
     106:	00 00       	nop
     108:	22 63       	ori	r18, 0x32	; 50
     10a:	49 49       	sbci	r20, 0x99	; 153
     10c:	7f 36       	cpi	r23, 0x6F	; 111
     10e:	00 00       	nop
     110:	18 1c       	adc	r1, r8
     112:	16 13       	cpse	r17, r22
     114:	7f 7f       	andi	r23, 0xFF	; 255
     116:	10 00       	.word	0x0010	; ????
     118:	27 67       	ori	r18, 0x77	; 119
     11a:	45 45       	sbci	r20, 0x55	; 85
     11c:	7d 39       	cpi	r23, 0x9D	; 157
     11e:	00 00       	nop
     120:	3c 7e       	andi	r19, 0xEC	; 236
     122:	4b 49       	sbci	r20, 0x9B	; 155
     124:	79 30       	cpi	r23, 0x09	; 9
     126:	00 00       	nop
     128:	03 63       	ori	r16, 0x33	; 51
     12a:	71 19       	sub	r23, r1
     12c:	0f 07       	cpc	r16, r31
     12e:	00 00       	nop
     130:	36 7f       	andi	r19, 0xF6	; 246
     132:	49 49       	sbci	r20, 0x99	; 153
     134:	7f 36       	cpi	r23, 0x6F	; 111
     136:	00 00       	nop
     138:	06 4f       	sbci	r16, 0xF6	; 246
     13a:	49 69       	ori	r20, 0x99	; 153
     13c:	3f 1e       	adc	r3, r31
     13e:	00 00       	nop
     140:	00 00       	nop
     142:	6c 6c       	ori	r22, 0xCC	; 204
     144:	00 00       	nop
     146:	00 00       	nop
     148:	00 a0       	ldd	r0, Z+32	; 0x20
     14a:	ec 6c       	ori	r30, 0xCC	; 204
     14c:	00 00       	nop
     14e:	00 00       	nop
     150:	08 1c       	adc	r0, r8
     152:	36 63       	ori	r19, 0x36	; 54
     154:	41 00       	.word	0x0041	; ????
     156:	00 00       	nop
     158:	14 14       	cp	r1, r4
     15a:	14 14       	cp	r1, r4
     15c:	14 14       	cp	r1, r4
     15e:	00 00       	nop
     160:	00 41       	sbci	r16, 0x10	; 16
     162:	63 36       	cpi	r22, 0x63	; 99
     164:	1c 08       	sbc	r1, r12
     166:	00 00       	nop
     168:	02 03       	mulsu	r16, r18
     16a:	51 59       	subi	r21, 0x91	; 145
     16c:	0f 06       	cpc	r0, r31
     16e:	00 00       	nop
     170:	3e 7f       	andi	r19, 0xFE	; 254
     172:	41 5d       	subi	r20, 0xD1	; 209
     174:	5d 1f       	adc	r21, r29
     176:	1e 00       	.word	0x001e	; ????
     178:	7c 7e       	andi	r23, 0xEC	; 236
     17a:	13 13       	cpse	r17, r19
     17c:	7e 7c       	andi	r23, 0xCE	; 206
     17e:	00 00       	nop
     180:	41 7f       	andi	r20, 0xF1	; 241
     182:	7f 49       	sbci	r23, 0x9F	; 159
     184:	49 7f       	andi	r20, 0xF9	; 249
     186:	36 00       	.word	0x0036	; ????
     188:	1c 3e       	cpi	r17, 0xEC	; 236
     18a:	63 41       	sbci	r22, 0x13	; 19
     18c:	41 63       	ori	r20, 0x31	; 49
     18e:	22 00       	.word	0x0022	; ????
     190:	41 7f       	andi	r20, 0xF1	; 241
     192:	7f 41       	sbci	r23, 0x1F	; 31
     194:	63 7f       	andi	r22, 0xF3	; 243
     196:	1c 00       	.word	0x001c	; ????
     198:	41 7f       	andi	r20, 0xF1	; 241
     19a:	7f 49       	sbci	r23, 0x9F	; 159
     19c:	5d 41       	sbci	r21, 0x1D	; 29
     19e:	63 00       	.word	0x0063	; ????
     1a0:	41 7f       	andi	r20, 0xF1	; 241
     1a2:	7f 49       	sbci	r23, 0x9F	; 159
     1a4:	1d 01       	movw	r2, r26
     1a6:	03 00       	.word	0x0003	; ????
     1a8:	1c 3e       	cpi	r17, 0xEC	; 236
     1aa:	63 41       	sbci	r22, 0x13	; 19
     1ac:	51 73       	andi	r21, 0x31	; 49
     1ae:	72 00       	.word	0x0072	; ????
     1b0:	7f 7f       	andi	r23, 0xFF	; 255
     1b2:	08 08       	sbc	r0, r8
     1b4:	7f 7f       	andi	r23, 0xFF	; 255
     1b6:	00 00       	nop
     1b8:	00 41       	sbci	r16, 0x10	; 16
     1ba:	7f 7f       	andi	r23, 0xFF	; 255
     1bc:	41 00       	.word	0x0041	; ????
     1be:	00 00       	nop
     1c0:	30 70       	andi	r19, 0x00	; 0
     1c2:	40 41       	sbci	r20, 0x10	; 16
     1c4:	7f 3f       	cpi	r23, 0xFF	; 255
     1c6:	01 00       	.word	0x0001	; ????
     1c8:	41 7f       	andi	r20, 0xF1	; 241
     1ca:	7f 08       	sbc	r7, r15
     1cc:	1c 77       	andi	r17, 0x7C	; 124
     1ce:	63 00       	.word	0x0063	; ????
     1d0:	41 7f       	andi	r20, 0xF1	; 241
     1d2:	7f 41       	sbci	r23, 0x1F	; 31
     1d4:	40 60       	ori	r20, 0x00	; 0
     1d6:	70 00       	.word	0x0070	; ????
     1d8:	7f 7f       	andi	r23, 0xFF	; 255
     1da:	06 0c       	add	r0, r6
     1dc:	06 7f       	andi	r16, 0xF6	; 246
     1de:	7f 00       	.word	0x007f	; ????
     1e0:	7f 7f       	andi	r23, 0xFF	; 255
     1e2:	06 0c       	add	r0, r6
     1e4:	18 7f       	andi	r17, 0xF8	; 248
     1e6:	7f 00       	.word	0x007f	; ????
     1e8:	1c 3e       	cpi	r17, 0xEC	; 236
     1ea:	63 41       	sbci	r22, 0x13	; 19
     1ec:	63 3e       	cpi	r22, 0xE3	; 227
     1ee:	1c 00       	.word	0x001c	; ????
     1f0:	41 7f       	andi	r20, 0xF1	; 241
     1f2:	7f 49       	sbci	r23, 0x9F	; 159
     1f4:	09 0f       	add	r16, r25
     1f6:	06 00       	.word	0x0006	; ????
     1f8:	1e 3f       	cpi	r17, 0xFE	; 254
     1fa:	21 71       	andi	r18, 0x11	; 17
     1fc:	7f 5e       	subi	r23, 0xEF	; 239
     1fe:	00 00       	nop
     200:	41 7f       	andi	r20, 0xF1	; 241
     202:	7f 19       	sub	r23, r15
     204:	39 6f       	ori	r19, 0xF9	; 249
     206:	46 00       	.word	0x0046	; ????
     208:	26 67       	ori	r18, 0x76	; 118
     20a:	4d 59       	subi	r20, 0x9D	; 157
     20c:	7b 32       	cpi	r23, 0x2B	; 43
     20e:	00 00       	nop
     210:	03 41       	sbci	r16, 0x13	; 19
     212:	7f 7f       	andi	r23, 0xFF	; 255
     214:	41 03       	mulsu	r20, r17
     216:	00 00       	nop
     218:	7f 7f       	andi	r23, 0xFF	; 255
     21a:	40 40       	sbci	r20, 0x00	; 0
     21c:	7f 7f       	andi	r23, 0xFF	; 255
     21e:	00 00       	nop
     220:	1f 3f       	cpi	r17, 0xFF	; 255
     222:	60 60       	ori	r22, 0x00	; 0
     224:	3f 1f       	adc	r19, r31
     226:	00 00       	nop
     228:	7f 7f       	andi	r23, 0xFF	; 255
     22a:	30 18       	sub	r3, r0
     22c:	30 7f       	andi	r19, 0xF0	; 240
     22e:	7f 00       	.word	0x007f	; ????
     230:	63 77       	andi	r22, 0x73	; 115
     232:	1c 08       	sbc	r1, r12
     234:	1c 77       	andi	r17, 0x7C	; 124
     236:	63 00       	.word	0x0063	; ????
     238:	07 4f       	sbci	r16, 0xF7	; 247
     23a:	78 78       	andi	r23, 0x88	; 136
     23c:	4f 07       	cpc	r20, r31
     23e:	00 00       	nop
     240:	67 73       	andi	r22, 0x37	; 55
     242:	59 4d       	sbci	r21, 0xD9	; 217
     244:	47 63       	ori	r20, 0x37	; 55
     246:	71 00       	.word	0x0071	; ????
     248:	00 7f       	andi	r16, 0xF0	; 240
     24a:	7f 41       	sbci	r23, 0x1F	; 31
     24c:	41 00       	.word	0x0041	; ????
     24e:	00 00       	nop
     250:	01 03       	mulsu	r16, r17
     252:	06 0c       	add	r0, r6
     254:	18 30       	cpi	r17, 0x08	; 8
     256:	60 00       	.word	0x0060	; ????
     258:	00 41       	sbci	r16, 0x10	; 16
     25a:	41 7f       	andi	r20, 0xF1	; 241
     25c:	7f 00       	.word	0x007f	; ????
     25e:	00 00       	nop
     260:	08 0c       	add	r0, r8
     262:	06 03       	mulsu	r16, r22
     264:	06 0c       	add	r0, r6
     266:	08 00       	.word	0x0008	; ????
     268:	80 80       	ld	r8, Z
     26a:	80 80       	ld	r8, Z
     26c:	80 80       	ld	r8, Z
     26e:	80 80       	ld	r8, Z
     270:	00 00       	nop
     272:	03 07       	cpc	r16, r19
     274:	04 00       	.word	0x0004	; ????
     276:	00 00       	nop
     278:	20 74       	andi	r18, 0x40	; 64
     27a:	54 54       	subi	r21, 0x44	; 68
     27c:	3c 78       	andi	r19, 0x8C	; 140
     27e:	40 00       	.word	0x0040	; ????
     280:	41 3f       	cpi	r20, 0xF1	; 241
     282:	7f 44       	sbci	r23, 0x4F	; 79
     284:	44 7c       	andi	r20, 0xC4	; 196
     286:	38 00       	.word	0x0038	; ????
     288:	38 7c       	andi	r19, 0xC8	; 200
     28a:	44 44       	sbci	r20, 0x44	; 68
     28c:	6c 28       	or	r6, r12
     28e:	00 00       	nop
     290:	30 78       	andi	r19, 0x80	; 128
     292:	48 49       	sbci	r20, 0x98	; 152
     294:	3f 7f       	andi	r19, 0xFF	; 255
     296:	40 00       	.word	0x0040	; ????
     298:	38 7c       	andi	r19, 0xC8	; 200
     29a:	54 54       	subi	r21, 0x44	; 68
     29c:	5c 18       	sub	r5, r12
     29e:	00 00       	nop
     2a0:	48 7e       	andi	r20, 0xE8	; 232
     2a2:	7f 49       	sbci	r23, 0x9F	; 159
     2a4:	03 02       	muls	r16, r19
     2a6:	00 00       	nop
     2a8:	98 bc       	out	0x28, r9	; 40
     2aa:	a4 a4       	ldd	r10, Z+44	; 0x2c
     2ac:	f8 7c       	andi	r31, 0xC8	; 200
     2ae:	04 00       	.word	0x0004	; ????
     2b0:	41 7f       	andi	r20, 0xF1	; 241
     2b2:	7f 08       	sbc	r7, r15
     2b4:	04 7c       	andi	r16, 0xC4	; 196
     2b6:	78 00       	.word	0x0078	; ????
     2b8:	00 44       	sbci	r16, 0x40	; 64
     2ba:	7d 7d       	andi	r23, 0xDD	; 221
     2bc:	40 00       	.word	0x0040	; ????
     2be:	00 00       	nop
     2c0:	40 c4       	rjmp	.+2176   	; 0xb42 <SRAM_test+0xa6>
     2c2:	84 fd       	sbrc	r24, 4
     2c4:	7d 00       	.word	0x007d	; ????
     2c6:	00 00       	nop
     2c8:	41 7f       	andi	r20, 0xF1	; 241
     2ca:	7f 10       	cpse	r7, r15
     2cc:	38 6c       	ori	r19, 0xC8	; 200
     2ce:	44 00       	.word	0x0044	; ????
     2d0:	00 41       	sbci	r16, 0x10	; 16
     2d2:	7f 7f       	andi	r23, 0xFF	; 255
     2d4:	40 00       	.word	0x0040	; ????
     2d6:	00 00       	nop
     2d8:	7c 7c       	andi	r23, 0xCC	; 204
     2da:	0c 18       	sub	r0, r12
     2dc:	0c 7c       	andi	r16, 0xCC	; 204
     2de:	78 00       	.word	0x0078	; ????
     2e0:	7c 7c       	andi	r23, 0xCC	; 204
     2e2:	04 04       	cpc	r0, r4
     2e4:	7c 78       	andi	r23, 0x8C	; 140
     2e6:	00 00       	nop
     2e8:	38 7c       	andi	r19, 0xC8	; 200
     2ea:	44 44       	sbci	r20, 0x44	; 68
     2ec:	7c 38       	cpi	r23, 0x8C	; 140
     2ee:	00 00       	nop
     2f0:	84 fc       	sbrc	r8, 4
     2f2:	f8 a4       	ldd	r15, Y+40	; 0x28
     2f4:	24 3c       	cpi	r18, 0xC4	; 196
     2f6:	18 00       	.word	0x0018	; ????
     2f8:	18 3c       	cpi	r17, 0xC8	; 200
     2fa:	24 a4       	ldd	r2, Z+44	; 0x2c
     2fc:	f8 fc       	.word	0xfcf8	; ????
     2fe:	84 00       	.word	0x0084	; ????
     300:	44 7c       	andi	r20, 0xC4	; 196
     302:	78 44       	sbci	r23, 0x48	; 72
     304:	1c 18       	sub	r1, r12
     306:	00 00       	nop
     308:	48 5c       	subi	r20, 0xC8	; 200
     30a:	54 54       	subi	r21, 0x44	; 68
     30c:	74 24       	eor	r7, r4
     30e:	00 00       	nop
     310:	00 04       	cpc	r0, r0
     312:	3e 7f       	andi	r19, 0xFE	; 254
     314:	44 24       	eor	r4, r4
     316:	00 00       	nop
     318:	3c 7c       	andi	r19, 0xCC	; 204
     31a:	40 40       	sbci	r20, 0x00	; 0
     31c:	3c 7c       	andi	r19, 0xCC	; 204
     31e:	40 00       	.word	0x0040	; ????
     320:	1c 3c       	cpi	r17, 0xCC	; 204
     322:	60 60       	ori	r22, 0x00	; 0
     324:	3c 1c       	adc	r3, r12
     326:	00 00       	nop
     328:	3c 7c       	andi	r19, 0xCC	; 204
     32a:	60 30       	cpi	r22, 0x00	; 0
     32c:	60 7c       	andi	r22, 0xC0	; 192
     32e:	3c 00       	.word	0x003c	; ????
     330:	44 6c       	ori	r20, 0xC4	; 196
     332:	38 10       	cpse	r3, r8
     334:	38 6c       	ori	r19, 0xC8	; 200
     336:	44 00       	.word	0x0044	; ????
     338:	9c bc       	out	0x2c, r9	; 44
     33a:	a0 a0       	ldd	r10, Z+32	; 0x20
     33c:	fc 7c       	andi	r31, 0xCC	; 204
     33e:	00 00       	nop
     340:	4c 64       	ori	r20, 0x4C	; 76
     342:	74 5c       	subi	r23, 0xC4	; 196
     344:	4c 64       	ori	r20, 0x4C	; 76
     346:	00 00       	nop
     348:	08 08       	sbc	r0, r8
     34a:	3e 77       	andi	r19, 0x7E	; 126
     34c:	41 41       	sbci	r20, 0x11	; 17
     34e:	00 00       	nop
     350:	00 00       	nop
     352:	00 77       	andi	r16, 0x70	; 112
     354:	77 00       	.word	0x0077	; ????
     356:	00 00       	nop
     358:	41 41       	sbci	r20, 0x11	; 17
     35a:	77 3e       	cpi	r23, 0xE7	; 231
     35c:	08 08       	sbc	r0, r8
     35e:	00 00       	nop
     360:	02 03       	mulsu	r16, r18
     362:	01 03       	mulsu	r16, r17
     364:	02 03       	mulsu	r16, r18
     366:	01 00       	.word	0x0001	; ????

00000368 <__ctors_end>:
     368:	11 24       	eor	r1, r1
     36a:	1f be       	out	0x3f, r1	; 63
     36c:	cf ef       	ldi	r28, 0xFF	; 255
     36e:	d4 e0       	ldi	r29, 0x04	; 4
     370:	de bf       	out	0x3e, r29	; 62
     372:	cd bf       	out	0x3d, r28	; 61

00000374 <__do_copy_data>:
     374:	13 e0       	ldi	r17, 0x03	; 3
     376:	a0 e0       	ldi	r26, 0x00	; 0
     378:	b1 e0       	ldi	r27, 0x01	; 1
     37a:	e6 ee       	ldi	r30, 0xE6	; 230
     37c:	f4 e1       	ldi	r31, 0x14	; 20
     37e:	02 c0       	rjmp	.+4      	; 0x384 <__do_copy_data+0x10>
     380:	05 90       	lpm	r0, Z+
     382:	0d 92       	st	X+, r0
     384:	ae 34       	cpi	r26, 0x4E	; 78
     386:	b1 07       	cpc	r27, r17
     388:	d9 f7       	brne	.-10     	; 0x380 <__do_copy_data+0xc>

0000038a <__do_clear_bss>:
     38a:	23 e0       	ldi	r18, 0x03	; 3
     38c:	ae e4       	ldi	r26, 0x4E	; 78
     38e:	b3 e0       	ldi	r27, 0x03	; 3
     390:	01 c0       	rjmp	.+2      	; 0x394 <.do_clear_bss_start>

00000392 <.do_clear_bss_loop>:
     392:	1d 92       	st	X+, r1

00000394 <.do_clear_bss_start>:
     394:	a7 37       	cpi	r26, 0x77	; 119
     396:	b2 07       	cpc	r27, r18
     398:	e1 f7       	brne	.-8      	; 0x392 <.do_clear_bss_loop>
     39a:	0e 94 43 06 	call	0xc86	; 0xc86 <main>
     39e:	0c 94 71 0a 	jmp	0x14e2	; 0x14e2 <_exit>

000003a2 <__bad_interrupt>:
     3a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000003a6 <button_init>:
 */ 

#include <avr/io.h>

void button_init() {
	DDRB &= ~((1<<PINB1) | (1<<PINB2) | (1<<PINB3));
     3a6:	87 b3       	in	r24, 0x17	; 23
     3a8:	81 7f       	andi	r24, 0xF1	; 241
     3aa:	87 bb       	out	0x17, r24	; 23
     3ac:	08 95       	ret

000003ae <button_read>:
}

uint8_t button_read(uint8_t channel) {
	return (PINB&(1<<channel)) >> channel;
     3ae:	26 b3       	in	r18, 0x16	; 22
     3b0:	41 e0       	ldi	r20, 0x01	; 1
     3b2:	50 e0       	ldi	r21, 0x00	; 0
     3b4:	08 2e       	mov	r0, r24
     3b6:	02 c0       	rjmp	.+4      	; 0x3bc <button_read+0xe>
     3b8:	44 0f       	add	r20, r20
     3ba:	55 1f       	adc	r21, r21
     3bc:	0a 94       	dec	r0
     3be:	e2 f7       	brpl	.-8      	; 0x3b8 <button_read+0xa>
     3c0:	30 e0       	ldi	r19, 0x00	; 0
     3c2:	24 23       	and	r18, r20
     3c4:	35 23       	and	r19, r21
     3c6:	a9 01       	movw	r20, r18
     3c8:	02 c0       	rjmp	.+4      	; 0x3ce <button_read+0x20>
     3ca:	55 95       	asr	r21
     3cc:	47 95       	ror	r20
     3ce:	8a 95       	dec	r24
     3d0:	e2 f7       	brpl	.-8      	; 0x3ca <button_read+0x1c>
     3d2:	ca 01       	movw	r24, r20
}
     3d4:	08 95       	ret

000003d6 <button_rising_edge_detect>:

uint8_t button_rising_edge_detect(uint8_t channel){
	static last;
	static uint8_t current;
	current = button_read(channel);
     3d6:	0e 94 d7 01 	call	0x3ae	; 0x3ae <button_read>
     3da:	80 93 50 03 	sts	0x0350, r24
	if (last != current){
     3de:	28 2f       	mov	r18, r24
     3e0:	30 e0       	ldi	r19, 0x00	; 0
     3e2:	40 91 4e 03 	lds	r20, 0x034E
     3e6:	50 91 4f 03 	lds	r21, 0x034F
     3ea:	24 17       	cp	r18, r20
     3ec:	35 07       	cpc	r19, r21
     3ee:	49 f0       	breq	.+18     	; 0x402 <button_rising_edge_detect+0x2c>
		last = current;
     3f0:	30 93 4f 03 	sts	0x034F, r19
     3f4:	20 93 4e 03 	sts	0x034E, r18
		if(current == 1){
     3f8:	91 e0       	ldi	r25, 0x01	; 1
     3fa:	81 30       	cpi	r24, 0x01	; 1
     3fc:	19 f0       	breq	.+6      	; 0x404 <button_rising_edge_detect+0x2e>
     3fe:	90 e0       	ldi	r25, 0x00	; 0
     400:	01 c0       	rjmp	.+2      	; 0x404 <button_rising_edge_detect+0x2e>
			return 1;
		}
	}
	return 0;
     402:	90 e0       	ldi	r25, 0x00	; 0
     404:	89 2f       	mov	r24, r25
     406:	08 95       	ret

00000408 <can_init>:
can_message_t joy_message;*/


void can_init(){
	//Enter config mode
	mcp2515_init();
     408:	0e 94 f0 03 	call	0x7e0	; 0x7e0 <mcp2515_init>
	printf("CANCTRL (expect 0x87): 0x%02x\n", mcp2515_read(MCP_CANCTRL));
     40c:	8f e0       	ldi	r24, 0x0F	; 15
     40e:	0e 94 de 03 	call	0x7bc	; 0x7bc <mcp2515_read>
     412:	1f 92       	push	r1
     414:	8f 93       	push	r24
     416:	84 e2       	ldi	r24, 0x24	; 36
     418:	91 e0       	ldi	r25, 0x01	; 1
     41a:	9f 93       	push	r25
     41c:	8f 93       	push	r24
     41e:	0e 94 1e 07 	call	0xe3c	; 0xe3c <printf>

	//RX0 - Turn mask/filter off
	mcp2515_bit_modify(MCP_RXB0CTRL, 0b01100000, 0xFF);
     422:	4f ef       	ldi	r20, 0xFF	; 255
     424:	60 e6       	ldi	r22, 0x60	; 96
     426:	80 e6       	ldi	r24, 0x60	; 96
     428:	0e 94 bc 03 	call	0x778	; 0x778 <mcp2515_bit_modify>
	//RX0 - Disable rollover
	mcp2515_bit_modify(MCP_RXB0CTRL, 0b00000100, 0);
     42c:	40 e0       	ldi	r20, 0x00	; 0
     42e:	64 e0       	ldi	r22, 0x04	; 4
     430:	80 e6       	ldi	r24, 0x60	; 96
     432:	0e 94 bc 03 	call	0x778	; 0x778 <mcp2515_bit_modify>

	mcp2515_bit_modify(MCP_CANINTE, MCP_RX0IF, 0xff);
     436:	4f ef       	ldi	r20, 0xFF	; 255
     438:	61 e0       	ldi	r22, 0x01	; 1
     43a:	8b e2       	ldi	r24, 0x2B	; 43
     43c:	0e 94 bc 03 	call	0x778	; 0x778 <mcp2515_bit_modify>
	
	//Enable normal mode
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     440:	40 e0       	ldi	r20, 0x00	; 0
     442:	60 ee       	ldi	r22, 0xE0	; 224
     444:	8f e0       	ldi	r24, 0x0F	; 15
     446:	0e 94 bc 03 	call	0x778	; 0x778 <mcp2515_bit_modify>
     44a:	0f 90       	pop	r0
     44c:	0f 90       	pop	r0
     44e:	0f 90       	pop	r0
     450:	0f 90       	pop	r0
     452:	08 95       	ret

00000454 <can_transmit_complete>:
	return 1;
}

int can_transmit_complete(){
	//Check if TX buffer is not pending
	return (!test_bit(mcp2515_read(MCP_TXB0CTRL), 3));
     454:	80 e3       	ldi	r24, 0x30	; 48
     456:	0e 94 de 03 	call	0x7bc	; 0x7bc <mcp2515_read>
     45a:	86 95       	lsr	r24
     45c:	86 95       	lsr	r24
     45e:	86 95       	lsr	r24
     460:	91 e0       	ldi	r25, 0x01	; 1
     462:	89 27       	eor	r24, r25
}
     464:	81 70       	andi	r24, 0x01	; 1
     466:	90 e0       	ldi	r25, 0x00	; 0
     468:	08 95       	ret

0000046a <can_message_send>:
	//Enable normal mode
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);

}

void can_message_send(can_message_t* message){
     46a:	1f 93       	push	r17
     46c:	cf 93       	push	r28
     46e:	df 93       	push	r29
     470:	ec 01       	movw	r28, r24
	while (!can_transmit_complete()) {}
     472:	0e 94 2a 02 	call	0x454	; 0x454 <can_transmit_complete>
     476:	89 2b       	or	r24, r25
     478:	e1 f3       	breq	.-8      	; 0x472 <can_message_send+0x8>
	//Use standard ID to set the message
	mcp2515_write(MCP_TXB0SIDH, (int8_t)(message->id >> 3));
     47a:	68 81       	ld	r22, Y
     47c:	79 81       	ldd	r23, Y+1	; 0x01
     47e:	75 95       	asr	r23
     480:	67 95       	ror	r22
     482:	75 95       	asr	r23
     484:	67 95       	ror	r22
     486:	75 95       	asr	r23
     488:	67 95       	ror	r22
     48a:	81 e3       	ldi	r24, 0x31	; 49
     48c:	0e 94 98 03 	call	0x730	; 0x730 <mcp2515_write>
	mcp2515_write(MCP_TXB0SIDL, (int8_t)(message->id << 5));
     490:	68 81       	ld	r22, Y
     492:	79 81       	ldd	r23, Y+1	; 0x01
     494:	66 0f       	add	r22, r22
     496:	77 1f       	adc	r23, r23
     498:	62 95       	swap	r22
     49a:	72 95       	swap	r23
     49c:	70 7f       	andi	r23, 0xF0	; 240
     49e:	76 27       	eor	r23, r22
     4a0:	60 7f       	andi	r22, 0xF0	; 240
     4a2:	76 27       	eor	r23, r22
     4a4:	82 e3       	ldi	r24, 0x32	; 50
     4a6:	0e 94 98 03 	call	0x730	; 0x730 <mcp2515_write>

	//Set correct data lenght and use data frame, max 8 bytes
	mcp2515_write(MCP_TXB0DLC, (0x0F) & (message->length));
     4aa:	6a 81       	ldd	r22, Y+2	; 0x02
     4ac:	6f 70       	andi	r22, 0x0F	; 15
     4ae:	85 e3       	ldi	r24, 0x35	; 53
     4b0:	0e 94 98 03 	call	0x730	; 0x730 <mcp2515_write>

	//For loop to set data bytes
	for (uint8_t i = 0; i < message->length; i++) {
     4b4:	8a 81       	ldd	r24, Y+2	; 0x02
     4b6:	88 23       	and	r24, r24
     4b8:	69 f0       	breq	.+26     	; 0x4d4 <can_message_send+0x6a>
     4ba:	10 e0       	ldi	r17, 0x00	; 0
		mcp2515_write(MCP_TXB0D0 + i, message->data[i]);
     4bc:	fe 01       	movw	r30, r28
     4be:	e1 0f       	add	r30, r17
     4c0:	f1 1d       	adc	r31, r1
     4c2:	63 81       	ldd	r22, Z+3	; 0x03
     4c4:	86 e3       	ldi	r24, 0x36	; 54
     4c6:	81 0f       	add	r24, r17
     4c8:	0e 94 98 03 	call	0x730	; 0x730 <mcp2515_write>

	//Set correct data lenght and use data frame, max 8 bytes
	mcp2515_write(MCP_TXB0DLC, (0x0F) & (message->length));

	//For loop to set data bytes
	for (uint8_t i = 0; i < message->length; i++) {
     4cc:	1f 5f       	subi	r17, 0xFF	; 255
     4ce:	8a 81       	ldd	r24, Y+2	; 0x02
     4d0:	18 17       	cp	r17, r24
     4d2:	a0 f3       	brcs	.-24     	; 0x4bc <can_message_send+0x52>
		mcp2515_write(MCP_TXB0D0 + i, message->data[i]);
	}

	mcp2515_request_to_send(1);
     4d4:	81 e0       	ldi	r24, 0x01	; 1
     4d6:	0e 94 ac 03 	call	0x758	; 0x758 <mcp2515_request_to_send>
}
     4da:	df 91       	pop	r29
     4dc:	cf 91       	pop	r28
     4de:	1f 91       	pop	r17
     4e0:	08 95       	ret

000004e2 <can_data_receive>:
void can_interrupt_vector(){
	//Clear interrupt flag
	rx_flag = 1;
}*/

can_message_t can_data_receive(){
     4e2:	9f 92       	push	r9
     4e4:	af 92       	push	r10
     4e6:	bf 92       	push	r11
     4e8:	cf 92       	push	r12
     4ea:	df 92       	push	r13
     4ec:	ef 92       	push	r14
     4ee:	ff 92       	push	r15
     4f0:	0f 93       	push	r16
     4f2:	1f 93       	push	r17
     4f4:	cf 93       	push	r28
     4f6:	df 93       	push	r29
     4f8:	cd b7       	in	r28, 0x3d	; 61
     4fa:	de b7       	in	r29, 0x3e	; 62
     4fc:	2b 97       	sbiw	r28, 0x0b	; 11
     4fe:	0f b6       	in	r0, 0x3f	; 63
     500:	f8 94       	cli
     502:	de bf       	out	0x3e, r29	; 62
     504:	0f be       	out	0x3f, r0	; 63
     506:	cd bf       	out	0x3d, r28	; 61
     508:	7c 01       	movw	r14, r24
	can_message_t message;
	
	//Check if RX buffer have message
	//if (rx_flag == 1) {
	if (mcp2515_read(MCP_CANINTF) & MCP_RX0IF) {
     50a:	8c e2       	ldi	r24, 0x2C	; 44
     50c:	0e 94 de 03 	call	0x7bc	; 0x7bc <mcp2515_read>
     510:	80 ff       	sbrs	r24, 0
     512:	33 c0       	rjmp	.+102    	; 0x57a <__stack+0x7b>
		//Get ID if message
		message.id = (mcp2515_read(MCP_RXB0SIDH) << 3) | (mcp2515_read(MCP_RXB0SIDL) >> 5);
     514:	81 e6       	ldi	r24, 0x61	; 97
     516:	0e 94 de 03 	call	0x7bc	; 0x7bc <mcp2515_read>
     51a:	c8 2e       	mov	r12, r24
     51c:	82 e6       	ldi	r24, 0x62	; 98
     51e:	0e 94 de 03 	call	0x7bc	; 0x7bc <mcp2515_read>
     522:	82 95       	swap	r24
     524:	86 95       	lsr	r24
     526:	87 70       	andi	r24, 0x07	; 7
     528:	d1 2c       	mov	r13, r1
     52a:	cc 0c       	add	r12, r12
     52c:	dd 1c       	adc	r13, r13
     52e:	cc 0c       	add	r12, r12
     530:	dd 1c       	adc	r13, r13
     532:	cc 0c       	add	r12, r12
     534:	dd 1c       	adc	r13, r13
     536:	c8 2a       	or	r12, r24

		//Get lenght of message
		message.length = (0x0F) & (mcp2515_read(MCP_RXB0DLC));
     538:	85 e6       	ldi	r24, 0x65	; 101
     53a:	0e 94 de 03 	call	0x7bc	; 0x7bc <mcp2515_read>
     53e:	8f 70       	andi	r24, 0x0F	; 15
     540:	98 2e       	mov	r9, r24

		//Get message data
		for(uint8_t i = 0; i < message.length; i++){
     542:	a9 f0       	breq	.+42     	; 0x56e <__stack+0x6f>
     544:	8e 01       	movw	r16, r28
     546:	0c 5f       	subi	r16, 0xFC	; 252
     548:	1f 4f       	sbci	r17, 0xFF	; 255
     54a:	0f 2e       	mov	r0, r31
     54c:	f6 e6       	ldi	r31, 0x66	; 102
     54e:	af 2e       	mov	r10, r31
     550:	f0 2d       	mov	r31, r0
     552:	a8 0e       	add	r10, r24
     554:	0f 2e       	mov	r0, r31
     556:	f6 e6       	ldi	r31, 0x66	; 102
     558:	bf 2e       	mov	r11, r31
     55a:	f0 2d       	mov	r31, r0
			message.data[i] = mcp2515_read(MCP_RXB0D0 + i);
     55c:	8b 2d       	mov	r24, r11
     55e:	0e 94 de 03 	call	0x7bc	; 0x7bc <mcp2515_read>
     562:	f8 01       	movw	r30, r16
     564:	81 93       	st	Z+, r24
     566:	8f 01       	movw	r16, r30
     568:	b3 94       	inc	r11

		//Get lenght of message
		message.length = (0x0F) & (mcp2515_read(MCP_RXB0DLC));

		//Get message data
		for(uint8_t i = 0; i < message.length; i++){
     56a:	ba 10       	cpse	r11, r10
     56c:	f7 cf       	rjmp	.-18     	; 0x55c <__stack+0x5d>
			message.data[i] = mcp2515_read(MCP_RXB0D0 + i);
		}

		//Clear flag
		mcp2515_bit_modify(MCP_CANINTF, MCP_RX0IF, 0);
     56e:	40 e0       	ldi	r20, 0x00	; 0
     570:	61 e0       	ldi	r22, 0x01	; 1
     572:	8c e2       	ldi	r24, 0x2C	; 44
     574:	0e 94 bc 03 	call	0x778	; 0x778 <mcp2515_bit_modify>
     578:	03 c0       	rjmp	.+6      	; 0x580 <__stack+0x81>
	} else {
		message.id = -1;
     57a:	cc 24       	eor	r12, r12
     57c:	ca 94       	dec	r12
     57e:	dc 2c       	mov	r13, r12
	}

	return message;
     580:	da 82       	std	Y+2, r13	; 0x02
     582:	c9 82       	std	Y+1, r12	; 0x01
     584:	9b 82       	std	Y+3, r9	; 0x03
     586:	8b e0       	ldi	r24, 0x0B	; 11
     588:	fe 01       	movw	r30, r28
     58a:	31 96       	adiw	r30, 0x01	; 1
     58c:	d7 01       	movw	r26, r14
     58e:	01 90       	ld	r0, Z+
     590:	0d 92       	st	X+, r0
     592:	8a 95       	dec	r24
     594:	e1 f7       	brne	.-8      	; 0x58e <__stack+0x8f>
}
     596:	c7 01       	movw	r24, r14
     598:	2b 96       	adiw	r28, 0x0b	; 11
     59a:	0f b6       	in	r0, 0x3f	; 63
     59c:	f8 94       	cli
     59e:	de bf       	out	0x3e, r29	; 62
     5a0:	0f be       	out	0x3f, r0	; 63
     5a2:	cd bf       	out	0x3d, r28	; 61
     5a4:	df 91       	pop	r29
     5a6:	cf 91       	pop	r28
     5a8:	1f 91       	pop	r17
     5aa:	0f 91       	pop	r16
     5ac:	ff 90       	pop	r15
     5ae:	ef 90       	pop	r14
     5b0:	df 90       	pop	r13
     5b2:	cf 90       	pop	r12
     5b4:	bf 90       	pop	r11
     5b6:	af 90       	pop	r10
     5b8:	9f 90       	pop	r9
     5ba:	08 95       	ret

000005bc <can_joystick_transmit>:
		//_delay_ms(1000);
		flash_diode();
	}
}

void can_joystick_transmit(){
     5bc:	0f 93       	push	r16
     5be:	1f 93       	push	r17
     5c0:	cf 93       	push	r28
     5c2:	df 93       	push	r29
	static uint8_t prevX;
	static uint8_t prevY;
	static uint8_t prevL;
	static uint8_t prevR;
	
	joy_message.id = 0x0; 
     5c4:	c0 e6       	ldi	r28, 0x60	; 96
     5c6:	d3 e0       	ldi	r29, 0x03	; 3
     5c8:	19 82       	std	Y+1, r1	; 0x01
     5ca:	18 82       	st	Y, r1
	joy_message.length = 5;
     5cc:	85 e0       	ldi	r24, 0x05	; 5
     5ce:	80 93 62 03 	sts	0x0362, r24
	

	//reduce sent messages when joystick is not changing - NOT WORKING WHEN prev < data.
	if(		/*abs((int)(prevX - joy_message.data[0])) > JOYSTICK_ERROR_MARGIN || 
			abs((int)(prevY - joy_message.data[1])) > JOYSTICK_ERROR_MARGIN*/ 1) {
		joy_message.data[0] = read_converted(JOYSTICK_X);
     5d2:	80 e0       	ldi	r24, 0x00	; 0
     5d4:	0e 94 76 03 	call	0x6ec	; 0x6ec <read_converted>
     5d8:	03 e6       	ldi	r16, 0x63	; 99
     5da:	13 e0       	ldi	r17, 0x03	; 3
     5dc:	f8 01       	movw	r30, r16
     5de:	80 83       	st	Z, r24
		joy_message.data[1] = read_converted(JOYSTICK_Y);
     5e0:	81 e0       	ldi	r24, 0x01	; 1
     5e2:	0e 94 76 03 	call	0x6ec	; 0x6ec <read_converted>
     5e6:	80 93 64 03 	sts	0x0364, r24
		joy_message.id |= (1<<JOY_CAN_ID);
     5ea:	28 81       	ld	r18, Y
     5ec:	39 81       	ldd	r19, Y+1	; 0x01
     5ee:	21 60       	ori	r18, 0x01	; 1
     5f0:	39 83       	std	Y+1, r19	; 0x01
     5f2:	28 83       	st	Y, r18
			
		//flash_diode();
	} 
	prevX = joy_message.data[0];
     5f4:	f8 01       	movw	r30, r16
     5f6:	90 81       	ld	r25, Z
     5f8:	90 93 5f 03 	sts	0x035F, r25
	prevY = joy_message.data[1];
     5fc:	80 93 5e 03 	sts	0x035E, r24
	
	//reduce sent messages when slider = prev
	if(		/*abs(((int)prevL - (int)joy_message.data[2])) > JOYSTICK_ERROR_MARGIN ||
			abs(((int)prevR - (int)joy_message.data[3])) > JOYSTICK_ERROR_MARGIN*/ 1) {
		joy_message.data[2] = joystick_read(SLIDE_L);
     600:	82 e0       	ldi	r24, 0x02	; 2
     602:	0e 94 5c 03 	call	0x6b8	; 0x6b8 <joystick_read>
     606:	05 e6       	ldi	r16, 0x65	; 101
     608:	13 e0       	ldi	r17, 0x03	; 3
     60a:	f8 01       	movw	r30, r16
     60c:	80 83       	st	Z, r24
		joy_message.data[3] = joystick_read(SLIDE_R);
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	0e 94 5c 03 	call	0x6b8	; 0x6b8 <joystick_read>
     614:	80 93 66 03 	sts	0x0366, r24
		joy_message.id |= (1<<SLIDER_CAN_ID);
     618:	28 81       	ld	r18, Y
     61a:	39 81       	ldd	r19, Y+1	; 0x01
     61c:	28 60       	ori	r18, 0x08	; 8
     61e:	39 83       	std	Y+1, r19	; 0x01
     620:	28 83       	st	Y, r18
		//flash_diode();
	}	
	prevL = joy_message.data[2];
     622:	f8 01       	movw	r30, r16
     624:	90 81       	ld	r25, Z
     626:	90 93 5d 03 	sts	0x035D, r25
	prevR = joy_message.data[3];
     62a:	80 93 5c 03 	sts	0x035C, r24
	
	
	if(button_rising_edge_detect(2)){
     62e:	82 e0       	ldi	r24, 0x02	; 2
     630:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <button_rising_edge_detect>
     634:	88 23       	and	r24, r24
     636:	49 f0       	breq	.+18     	; 0x64a <can_joystick_transmit+0x8e>
		joy_message.data[4] = 2;
     638:	82 e0       	ldi	r24, 0x02	; 2
     63a:	80 93 67 03 	sts	0x0367, r24
		joy_message.id |= (1<<BUTTON_CAN_ID);
     63e:	88 81       	ld	r24, Y
     640:	99 81       	ldd	r25, Y+1	; 0x01
     642:	84 60       	ori	r24, 0x04	; 4
     644:	99 83       	std	Y+1, r25	; 0x01
     646:	88 83       	st	Y, r24
     648:	02 c0       	rjmp	.+4      	; 0x64e <can_joystick_transmit+0x92>
	} else { joy_message.data[4] = 0; }
     64a:	10 92 67 03 	sts	0x0367, r1
	
	
	can_message_send(&joy_message);
     64e:	80 e6       	ldi	r24, 0x60	; 96
     650:	93 e0       	ldi	r25, 0x03	; 3
     652:	0e 94 35 02 	call	0x46a	; 0x46a <can_message_send>
	//flash_diode();
}
     656:	df 91       	pop	r29
     658:	cf 91       	pop	r28
     65a:	1f 91       	pop	r17
     65c:	0f 91       	pop	r16
     65e:	08 95       	ret

00000660 <can_handle_message>:

}*/



void can_handle_message(){
     660:	cf 93       	push	r28
     662:	df 93       	push	r29
     664:	cd b7       	in	r28, 0x3d	; 61
     666:	de b7       	in	r29, 0x3e	; 62
     668:	2b 97       	sbiw	r28, 0x0b	; 11
     66a:	0f b6       	in	r0, 0x3f	; 63
     66c:	f8 94       	cli
     66e:	de bf       	out	0x3e, r29	; 62
     670:	0f be       	out	0x3f, r0	; 63
     672:	cd bf       	out	0x3d, r28	; 61
	static can_message_t message;
	message = can_data_receive();
     674:	ce 01       	movw	r24, r28
     676:	01 96       	adiw	r24, 0x01	; 1
     678:	0e 94 71 02 	call	0x4e2	; 0x4e2 <can_data_receive>
     67c:	8b e0       	ldi	r24, 0x0B	; 11
     67e:	fe 01       	movw	r30, r28
     680:	31 96       	adiw	r30, 0x01	; 1
     682:	a1 e5       	ldi	r26, 0x51	; 81
     684:	b3 e0       	ldi	r27, 0x03	; 3
     686:	01 90       	ld	r0, Z+
     688:	0d 92       	st	X+, r0
     68a:	8a 95       	dec	r24
     68c:	e1 f7       	brne	.-8      	; 0x686 <can_handle_message+0x26>
	can_data_receive();
     68e:	ce 01       	movw	r24, r28
     690:	01 96       	adiw	r24, 0x01	; 1
     692:	0e 94 71 02 	call	0x4e2	; 0x4e2 <can_data_receive>
		
	//can_print_message(&message);
		
		
	if(message.id == IR_CAN_ID) {
     696:	80 91 51 03 	lds	r24, 0x0351
     69a:	90 91 52 03 	lds	r25, 0x0352
     69e:	01 97       	sbiw	r24, 0x01	; 1
     6a0:	11 f4       	brne	.+4      	; 0x6a6 <can_handle_message+0x46>
		flash_diode();
     6a2:	0e 94 66 06 	call	0xccc	; 0xccc <flash_diode>
	}
		
}
     6a6:	2b 96       	adiw	r28, 0x0b	; 11
     6a8:	0f b6       	in	r0, 0x3f	; 63
     6aa:	f8 94       	cli
     6ac:	de bf       	out	0x3e, r29	; 62
     6ae:	0f be       	out	0x3f, r0	; 63
     6b0:	cd bf       	out	0x3d, r28	; 61
     6b2:	df 91       	pop	r29
     6b4:	cf 91       	pop	r28
     6b6:	08 95       	ret

000006b8 <joystick_read>:
			 v;
}

unsigned int joystick_read(joy_channel channel){
	volatile char* ext_ram = (char*) 0x1400;
	ext_ram[0] = 0x4 + channel;
     6b8:	8c 5f       	subi	r24, 0xFC	; 252
     6ba:	80 93 00 14 	sts	0x1400, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6be:	81 e4       	ldi	r24, 0x41	; 65
     6c0:	8a 95       	dec	r24
     6c2:	f1 f7       	brne	.-4      	; 0x6c0 <joystick_read+0x8>
     6c4:	00 c0       	rjmp	.+0      	; 0x6c6 <joystick_read+0xe>
	_delay_us(40);
	return (uint8_t) ext_ram[0];
     6c6:	80 91 00 14 	lds	r24, 0x1400
}
     6ca:	90 e0       	ldi	r25, 0x00	; 0
     6cc:	08 95       	ret

000006ce <joystick_init>:
int center_val_X;
int center_val_Y;


void joystick_init(){ 
	center_val_X = joystick_read(JOYSTICK_X);
     6ce:	80 e0       	ldi	r24, 0x00	; 0
     6d0:	0e 94 5c 03 	call	0x6b8	; 0x6b8 <joystick_read>
     6d4:	90 93 6c 03 	sts	0x036C, r25
     6d8:	80 93 6b 03 	sts	0x036B, r24
	center_val_Y = joystick_read(JOYSTICK_Y);
     6dc:	81 e0       	ldi	r24, 0x01	; 1
     6de:	0e 94 5c 03 	call	0x6b8	; 0x6b8 <joystick_read>
     6e2:	90 93 6e 03 	sts	0x036E, r25
     6e6:	80 93 6d 03 	sts	0x036D, r24
     6ea:	08 95       	ret

000006ec <read_converted>:
}

signed int read_converted(joy_channel channel){
     6ec:	cf 93       	push	r28
     6ee:	c8 2f       	mov	r28, r24

	int v = (joystick_read(channel));
     6f0:	0e 94 5c 03 	call	0x6b8	; 0x6b8 <joystick_read>

	if      (channel == JOYSTICK_X)  {v -= center_val_X;}
     6f4:	c1 11       	cpse	r28, r1
     6f6:	07 c0       	rjmp	.+14     	; 0x706 <read_converted+0x1a>
     6f8:	20 91 6b 03 	lds	r18, 0x036B
     6fc:	30 91 6c 03 	lds	r19, 0x036C
     700:	82 1b       	sub	r24, r18
     702:	93 0b       	sbc	r25, r19
     704:	08 c0       	rjmp	.+16     	; 0x716 <read_converted+0x2a>
	else if (channel == JOYSTICK_Y)  {v -= center_val_Y;}
     706:	c1 30       	cpi	r28, 0x01	; 1
     708:	31 f4       	brne	.+12     	; 0x716 <read_converted+0x2a>
     70a:	20 91 6d 03 	lds	r18, 0x036D
     70e:	30 91 6e 03 	lds	r19, 0x036E
     712:	82 1b       	sub	r24, r18
     714:	93 0b       	sbc	r25, r19

	return  (v > 127)	? 127 :
     716:	80 38       	cpi	r24, 0x80	; 128
     718:	2f ef       	ldi	r18, 0xFF	; 255
     71a:	92 07       	cpc	r25, r18
     71c:	14 f4       	brge	.+4      	; 0x722 <read_converted+0x36>
     71e:	80 e8       	ldi	r24, 0x80	; 128
     720:	9f ef       	ldi	r25, 0xFF	; 255
     722:	80 38       	cpi	r24, 0x80	; 128
     724:	91 05       	cpc	r25, r1
     726:	14 f0       	brlt	.+4      	; 0x72c <read_converted+0x40>
     728:	8f e7       	ldi	r24, 0x7F	; 127
     72a:	90 e0       	ldi	r25, 0x00	; 0
			(v < -128)	? -128 :
			 v;
}
     72c:	cf 91       	pop	r28
     72e:	08 95       	ret

00000730 <mcp2515_write>:
	} else {
		;//printf("MCP2515 is in config mode after reset\n");
	}
}

void mcp2515_write(uint8_t address, uint8_t data){
     730:	cf 93       	push	r28
     732:	df 93       	push	r29
     734:	d8 2f       	mov	r29, r24
     736:	c6 2f       	mov	r28, r22
	spi_select();
     738:	0e 94 4a 05 	call	0xa94	; 0xa94 <spi_select>

	spi_send(MCP_WRITE);
     73c:	82 e0       	ldi	r24, 0x02	; 2
     73e:	0e 94 3f 05 	call	0xa7e	; 0xa7e <spi_send>
	spi_send(address);
     742:	8d 2f       	mov	r24, r29
     744:	0e 94 3f 05 	call	0xa7e	; 0xa7e <spi_send>
	spi_send(data);
     748:	8c 2f       	mov	r24, r28
     74a:	0e 94 3f 05 	call	0xa7e	; 0xa7e <spi_send>

	spi_deselect();
     74e:	0e 94 4c 05 	call	0xa98	; 0xa98 <spi_deselect>
}
     752:	df 91       	pop	r29
     754:	cf 91       	pop	r28
     756:	08 95       	ret

00000758 <mcp2515_request_to_send>:

void mcp2515_request_to_send(uint8_t command){
     758:	cf 93       	push	r28
	//Check last 3 bits of given command
	if (command <= 7) {
     75a:	88 30       	cpi	r24, 0x08	; 8
     75c:	18 f4       	brcc	.+6      	; 0x764 <mcp2515_request_to_send+0xc>
		command = MCP_RTS | command;
     75e:	c8 2f       	mov	r28, r24
     760:	c0 68       	ori	r28, 0x80	; 128
     762:	01 c0       	rjmp	.+2      	; 0x766 <mcp2515_request_to_send+0xe>
	} else {
		command = MCP_RTS;
     764:	c0 e8       	ldi	r28, 0x80	; 128
	}

	//Select, send RTS command, then deselect
	spi_select();
     766:	0e 94 4a 05 	call	0xa94	; 0xa94 <spi_select>
	spi_send(command);
     76a:	8c 2f       	mov	r24, r28
     76c:	0e 94 3f 05 	call	0xa7e	; 0xa7e <spi_send>
	spi_deselect();
     770:	0e 94 4c 05 	call	0xa98	; 0xa98 <spi_deselect>
}
     774:	cf 91       	pop	r28
     776:	08 95       	ret

00000778 <mcp2515_bit_modify>:

void mcp2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data){
     778:	1f 93       	push	r17
     77a:	cf 93       	push	r28
     77c:	df 93       	push	r29
     77e:	18 2f       	mov	r17, r24
     780:	d6 2f       	mov	r29, r22
     782:	c4 2f       	mov	r28, r20
	spi_select();
     784:	0e 94 4a 05 	call	0xa94	; 0xa94 <spi_select>

	spi_send(MCP_BITMOD);
     788:	85 e0       	ldi	r24, 0x05	; 5
     78a:	0e 94 3f 05 	call	0xa7e	; 0xa7e <spi_send>
	spi_send(address);
     78e:	81 2f       	mov	r24, r17
     790:	0e 94 3f 05 	call	0xa7e	; 0xa7e <spi_send>
	spi_send(mask);
     794:	8d 2f       	mov	r24, r29
     796:	0e 94 3f 05 	call	0xa7e	; 0xa7e <spi_send>
	spi_send(data);
     79a:	8c 2f       	mov	r24, r28
     79c:	0e 94 3f 05 	call	0xa7e	; 0xa7e <spi_send>

	spi_deselect();
     7a0:	0e 94 4c 05 	call	0xa98	; 0xa98 <spi_deselect>
}
     7a4:	df 91       	pop	r29
     7a6:	cf 91       	pop	r28
     7a8:	1f 91       	pop	r17
     7aa:	08 95       	ret

000007ac <mcp2515_reset>:

void mcp2515_reset(){
	spi_select();
     7ac:	0e 94 4a 05 	call	0xa94	; 0xa94 <spi_select>
	spi_send(MCP_RESET);	
     7b0:	80 ec       	ldi	r24, 0xC0	; 192
     7b2:	0e 94 3f 05 	call	0xa7e	; 0xa7e <spi_send>
	spi_deselect();
     7b6:	0e 94 4c 05 	call	0xa98	; 0xa98 <spi_deselect>
     7ba:	08 95       	ret

000007bc <mcp2515_read>:
}


uint8_t mcp2515_read(uint8_t address){
     7bc:	cf 93       	push	r28
     7be:	c8 2f       	mov	r28, r24
	uint8_t result;

	spi_select();
     7c0:	0e 94 4a 05 	call	0xa94	; 0xa94 <spi_select>
	
	//Send command and address, then read result
	spi_send(MCP_READ);
     7c4:	83 e0       	ldi	r24, 0x03	; 3
     7c6:	0e 94 3f 05 	call	0xa7e	; 0xa7e <spi_send>
	spi_send(address);
     7ca:	8c 2f       	mov	r24, r28
     7cc:	0e 94 3f 05 	call	0xa7e	; 0xa7e <spi_send>

	result = spi_read();
     7d0:	0e 94 43 05 	call	0xa86	; 0xa86 <spi_read>
     7d4:	c8 2f       	mov	r28, r24
	spi_deselect();
     7d6:	0e 94 4c 05 	call	0xa98	; 0xa98 <spi_deselect>

	return result;	
}
     7da:	8c 2f       	mov	r24, r28
     7dc:	cf 91       	pop	r28
     7de:	08 95       	ret

000007e0 <mcp2515_init>:
#include <util/delay.h>
#include "uart_driver.h"
#include "spi_driver.h"
#include "mcp2515_driver.h"

void mcp2515_init() {
     7e0:	cf 93       	push	r28
     7e2:	df 93       	push	r29
     7e4:	1f 92       	push	r1
     7e6:	cd b7       	in	r28, 0x3d	; 61
     7e8:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t value_check;

	//Start SPI driver
	spi_init();
     7ea:	0e 94 37 05 	call	0xa6e	; 0xa6e <spi_init>

	mcp2515_reset();
     7ee:	0e 94 d6 03 	call	0x7ac	; 0x7ac <mcp2515_reset>
	
	//Testing for correct initialization
	value_check = mcp2515_read(MCP_CANSTAT);
     7f2:	8e e0       	ldi	r24, 0x0E	; 14
     7f4:	0e 94 de 03 	call	0x7bc	; 0x7bc <mcp2515_read>
     7f8:	89 83       	std	Y+1, r24	; 0x01
	
	if ((value_check & MODE_MASK) != MODE_CONFIG) {
     7fa:	89 81       	ldd	r24, Y+1	; 0x01
     7fc:	80 7e       	andi	r24, 0xE0	; 224
     7fe:	80 38       	cpi	r24, 0x80	; 128
     800:	21 f0       	breq	.+8      	; 0x80a <mcp2515_init+0x2a>
		printf("MCP2515 is not in config mode after reset\n");
     802:	86 ea       	ldi	r24, 0xA6	; 166
     804:	91 e0       	ldi	r25, 0x01	; 1
     806:	0e 94 32 07 	call	0xe64	; 0xe64 <puts>
	} else {
		;//printf("MCP2515 is in config mode after reset\n");
	}
}
     80a:	0f 90       	pop	r0
     80c:	df 91       	pop	r29
     80e:	cf 91       	pop	r28
     810:	08 95       	ret

00000812 <oled_print_char>:
		//Set higher column address                                                                                                                                                                                                                                                                                                                                                                     
		*oled_command_addr = 0x10 + (column * (FONTWIDTH)>>4);
	}
}

void oled_print_char(char ch){
     812:	28 e0       	ldi	r18, 0x08	; 8
     814:	82 9f       	mul	r24, r18
     816:	c0 01       	movw	r24, r0
     818:	11 24       	eor	r1, r1
     81a:	fc 01       	movw	r30, r24
     81c:	e0 59       	subi	r30, 0x90	; 144
     81e:	f0 40       	sbci	r31, 0x00	; 0
	for (uint8_t i = 0; i<FONTWIDTH; i++) {
     820:	80 e0       	ldi	r24, 0x00	; 0
		oled_write_data(pgm_read_byte(&font[ch - FONTOFFSET][i]));
     822:	94 91       	lpm	r25, Z
void oled_write_command(uint8_t command){
	*oled_command_addr = command;
}

void oled_write_data(uint8_t data){
	*oled_data_addr = data;
     824:	a0 91 04 01 	lds	r26, 0x0104
     828:	b0 91 05 01 	lds	r27, 0x0105
     82c:	9c 93       	st	X, r25
		*oled_command_addr = 0x10 + (column * (FONTWIDTH)>>4);
	}
}

void oled_print_char(char ch){
	for (uint8_t i = 0; i<FONTWIDTH; i++) {
     82e:	8f 5f       	subi	r24, 0xFF	; 255
     830:	31 96       	adiw	r30, 0x01	; 1
     832:	88 30       	cpi	r24, 0x08	; 8
     834:	b1 f7       	brne	.-20     	; 0x822 <oled_print_char+0x10>
		oled_write_data(pgm_read_byte(&font[ch - FONTOFFSET][i]));
	}
}
     836:	08 95       	ret

00000838 <oled_goto_page>:
void oled_back(){
	
}

void oled_goto_page(unsigned int page) {
	oled_write_command(0xB0 + page);
     838:	90 eb       	ldi	r25, 0xB0	; 176
     83a:	98 0f       	add	r25, r24
	_delay_ms(800);
	oled_clear_screen();
}

void oled_write_command(uint8_t command){
	*oled_command_addr = command;
     83c:	e0 91 06 01 	lds	r30, 0x0106
     840:	f0 91 07 01 	lds	r31, 0x0107
     844:	90 83       	st	Z, r25
	
}

void oled_goto_page(unsigned int page) {
	oled_write_command(0xB0 + page);
	global_page = page;
     846:	80 93 6f 03 	sts	0x036F, r24
     84a:	82 e5       	ldi	r24, 0x52	; 82
     84c:	8a 95       	dec	r24
     84e:	f1 f7       	brne	.-4      	; 0x84c <oled_goto_page+0x14>
     850:	08 95       	ret

00000852 <oled_clear_line>:
	_delay_us(50);
}

void oled_clear_line(){
     852:	80 e8       	ldi	r24, 0x80	; 128
     854:	90 e0       	ldi	r25, 0x00	; 0
void oled_write_command(uint8_t command){
	*oled_command_addr = command;
}

void oled_write_data(uint8_t data){
	*oled_data_addr = data;
     856:	e0 91 04 01 	lds	r30, 0x0104
     85a:	f0 91 05 01 	lds	r31, 0x0105
     85e:	10 82       	st	Z, r1
     860:	01 97       	sbiw	r24, 0x01	; 1
	global_page = page;
	_delay_us(50);
}

void oled_clear_line(){
	for (int i = 0; i<128; i++) {
     862:	00 97       	sbiw	r24, 0x00	; 0
     864:	c1 f7       	brne	.-16     	; 0x856 <oled_clear_line+0x4>
		oled_write_data(0b00000000);
	}
}
     866:	08 95       	ret

00000868 <oled_clear_screen>:

void oled_clear_screen() {
     868:	cf 93       	push	r28
     86a:	df 93       	push	r29
     86c:	c0 e0       	ldi	r28, 0x00	; 0
     86e:	d0 e0       	ldi	r29, 0x00	; 0
	for (uint8_t i = 0; i<8; i++) {
		oled_goto_page(i);
     870:	ce 01       	movw	r24, r28
     872:	0e 94 1c 04 	call	0x838	; 0x838 <oled_goto_page>
		oled_clear_line();
     876:	0e 94 29 04 	call	0x852	; 0x852 <oled_clear_line>
     87a:	21 96       	adiw	r28, 0x01	; 1
		oled_write_data(0b00000000);
	}
}

void oled_clear_screen() {
	for (uint8_t i = 0; i<8; i++) {
     87c:	c8 30       	cpi	r28, 0x08	; 8
     87e:	d1 05       	cpc	r29, r1
     880:	b9 f7       	brne	.-18     	; 0x870 <oled_clear_screen+0x8>
		oled_goto_page(i);
		oled_clear_line();
		//_delay_ms(50);
	}
}
     882:	df 91       	pop	r29
     884:	cf 91       	pop	r28
     886:	08 95       	ret

00000888 <oled_pos>:

void oled_pos(unsigned int row, unsigned int column){
     888:	cf 93       	push	r28
     88a:	df 93       	push	r29
     88c:	eb 01       	movw	r28, r22
	oled_goto_page(row);
     88e:	0e 94 1c 04 	call	0x838	; 0x838 <oled_goto_page>
	if(column < (128/FONTWIDTH)){
     892:	c0 31       	cpi	r28, 0x10	; 16
     894:	d1 05       	cpc	r29, r1
     896:	e8 f4       	brcc	.+58     	; 0x8d2 <oled_pos+0x4a>
		//Save column program goes to
		global_col = column * FONTWIDTH;
     898:	8c 2f       	mov	r24, r28
     89a:	88 0f       	add	r24, r24
     89c:	88 0f       	add	r24, r24
     89e:	88 0f       	add	r24, r24
     8a0:	80 93 70 03 	sts	0x0370, r24
		//Set lower column address
		*oled_command_addr = 0x00 + (column * (FONTWIDTH)>>4);
     8a4:	e0 91 06 01 	lds	r30, 0x0106
     8a8:	f0 91 07 01 	lds	r31, 0x0107
     8ac:	cc 0f       	add	r28, r28
     8ae:	dd 1f       	adc	r29, r29
     8b0:	cc 0f       	add	r28, r28
     8b2:	dd 1f       	adc	r29, r29
     8b4:	cc 0f       	add	r28, r28
     8b6:	dd 1f       	adc	r29, r29
     8b8:	d2 95       	swap	r29
     8ba:	c2 95       	swap	r28
     8bc:	cf 70       	andi	r28, 0x0F	; 15
     8be:	cd 27       	eor	r28, r29
     8c0:	df 70       	andi	r29, 0x0F	; 15
     8c2:	cd 27       	eor	r28, r29
     8c4:	c0 83       	st	Z, r28
		//Set higher column address                                                                                                                                                                                                                                                                                                                                                                     
		*oled_command_addr = 0x10 + (column * (FONTWIDTH)>>4);
     8c6:	e0 91 06 01 	lds	r30, 0x0106
     8ca:	f0 91 07 01 	lds	r31, 0x0107
     8ce:	c0 5f       	subi	r28, 0xF0	; 240
     8d0:	c0 83       	st	Z, r28
	}
}
     8d2:	df 91       	pop	r29
     8d4:	cf 91       	pop	r28
     8d6:	08 95       	ret

000008d8 <oled_printf>:
	for (uint8_t i = 0; i<FONTWIDTH; i++) {
		oled_write_data(pgm_read_byte(&font[ch - FONTOFFSET][i]));
	}
}

void oled_printf(char* fmt, ...){
     8d8:	cf 93       	push	r28
     8da:	df 93       	push	r29
     8dc:	cd b7       	in	r28, 0x3d	; 61
     8de:	de b7       	in	r29, 0x3e	; 62
     8e0:	fe 01       	movw	r30, r28
     8e2:	35 96       	adiw	r30, 0x05	; 5
     8e4:	61 91       	ld	r22, Z+
     8e6:	71 91       	ld	r23, Z+
	va_list v;
	va_start(v, fmt);
	vfprintf(&oled_stdout, fmt, v);
     8e8:	af 01       	movw	r20, r30
     8ea:	88 e0       	ldi	r24, 0x08	; 8
     8ec:	91 e0       	ldi	r25, 0x01	; 1
     8ee:	0e 94 5f 07 	call	0xebe	; 0xebe <vfprintf>
	va_end(v);
}
     8f2:	df 91       	pop	r29
     8f4:	cf 91       	pop	r28
     8f6:	08 95       	ret

000008f8 <oled_init>:
	_delay_ms(800);
	oled_clear_screen();
}

void oled_write_command(uint8_t command){
	*oled_command_addr = command;
     8f8:	e0 91 06 01 	lds	r30, 0x0106
     8fc:	f0 91 07 01 	lds	r31, 0x0107
     900:	8e ea       	ldi	r24, 0xAE	; 174
     902:	80 83       	st	Z, r24
     904:	e0 91 06 01 	lds	r30, 0x0106
     908:	f0 91 07 01 	lds	r31, 0x0107
     90c:	81 ea       	ldi	r24, 0xA1	; 161
     90e:	80 83       	st	Z, r24
     910:	e0 91 06 01 	lds	r30, 0x0106
     914:	f0 91 07 01 	lds	r31, 0x0107
     918:	8a ed       	ldi	r24, 0xDA	; 218
     91a:	80 83       	st	Z, r24
     91c:	e0 91 06 01 	lds	r30, 0x0106
     920:	f0 91 07 01 	lds	r31, 0x0107
     924:	82 e1       	ldi	r24, 0x12	; 18
     926:	80 83       	st	Z, r24
     928:	e0 91 06 01 	lds	r30, 0x0106
     92c:	f0 91 07 01 	lds	r31, 0x0107
     930:	88 ec       	ldi	r24, 0xC8	; 200
     932:	80 83       	st	Z, r24
     934:	e0 91 06 01 	lds	r30, 0x0106
     938:	f0 91 07 01 	lds	r31, 0x0107
     93c:	88 ea       	ldi	r24, 0xA8	; 168
     93e:	80 83       	st	Z, r24
     940:	e0 91 06 01 	lds	r30, 0x0106
     944:	f0 91 07 01 	lds	r31, 0x0107
     948:	8f e3       	ldi	r24, 0x3F	; 63
     94a:	80 83       	st	Z, r24
     94c:	e0 91 06 01 	lds	r30, 0x0106
     950:	f0 91 07 01 	lds	r31, 0x0107
     954:	85 ed       	ldi	r24, 0xD5	; 213
     956:	80 83       	st	Z, r24
     958:	e0 91 06 01 	lds	r30, 0x0106
     95c:	f0 91 07 01 	lds	r31, 0x0107
     960:	80 e8       	ldi	r24, 0x80	; 128
     962:	80 83       	st	Z, r24
     964:	e0 91 06 01 	lds	r30, 0x0106
     968:	f0 91 07 01 	lds	r31, 0x0107
     96c:	81 e8       	ldi	r24, 0x81	; 129
     96e:	80 83       	st	Z, r24
     970:	e0 91 06 01 	lds	r30, 0x0106
     974:	f0 91 07 01 	lds	r31, 0x0107
     978:	80 e5       	ldi	r24, 0x50	; 80
     97a:	80 83       	st	Z, r24
     97c:	e0 91 06 01 	lds	r30, 0x0106
     980:	f0 91 07 01 	lds	r31, 0x0107
     984:	89 ed       	ldi	r24, 0xD9	; 217
     986:	80 83       	st	Z, r24
     988:	e0 91 06 01 	lds	r30, 0x0106
     98c:	f0 91 07 01 	lds	r31, 0x0107
     990:	81 e2       	ldi	r24, 0x21	; 33
     992:	80 83       	st	Z, r24
     994:	e0 91 06 01 	lds	r30, 0x0106
     998:	f0 91 07 01 	lds	r31, 0x0107
     99c:	80 e2       	ldi	r24, 0x20	; 32
     99e:	80 83       	st	Z, r24
     9a0:	e0 91 06 01 	lds	r30, 0x0106
     9a4:	f0 91 07 01 	lds	r31, 0x0107
     9a8:	82 e0       	ldi	r24, 0x02	; 2
     9aa:	80 83       	st	Z, r24
     9ac:	e0 91 06 01 	lds	r30, 0x0106
     9b0:	f0 91 07 01 	lds	r31, 0x0107
     9b4:	8b ed       	ldi	r24, 0xDB	; 219
     9b6:	80 83       	st	Z, r24
     9b8:	e0 91 06 01 	lds	r30, 0x0106
     9bc:	f0 91 07 01 	lds	r31, 0x0107
     9c0:	80 e3       	ldi	r24, 0x30	; 48
     9c2:	80 83       	st	Z, r24
     9c4:	e0 91 06 01 	lds	r30, 0x0106
     9c8:	f0 91 07 01 	lds	r31, 0x0107
     9cc:	8d ea       	ldi	r24, 0xAD	; 173
     9ce:	80 83       	st	Z, r24
     9d0:	e0 91 06 01 	lds	r30, 0x0106
     9d4:	f0 91 07 01 	lds	r31, 0x0107
     9d8:	10 82       	st	Z, r1
     9da:	e0 91 06 01 	lds	r30, 0x0106
     9de:	f0 91 07 01 	lds	r31, 0x0107
     9e2:	84 ea       	ldi	r24, 0xA4	; 164
     9e4:	80 83       	st	Z, r24
     9e6:	e0 91 06 01 	lds	r30, 0x0106
     9ea:	f0 91 07 01 	lds	r31, 0x0107
     9ee:	86 ea       	ldi	r24, 0xA6	; 166
     9f0:	80 83       	st	Z, r24
     9f2:	e0 91 06 01 	lds	r30, 0x0106
     9f6:	f0 91 07 01 	lds	r31, 0x0107
     9fa:	8f ea       	ldi	r24, 0xAF	; 175
     9fc:	80 83       	st	Z, r24
	oled_write_command(0x00);
	oled_write_command(0xa4);    //out follows RAM content
	oled_write_command(0xa6);    //set normal display
	oled_write_command(0xaf);    // display on
	
	oled_clear_screen();
     9fe:	0e 94 34 04 	call	0x868	; 0x868 <oled_clear_screen>
	oled_pos(2,3);
     a02:	63 e0       	ldi	r22, 0x03	; 3
     a04:	70 e0       	ldi	r23, 0x00	; 0
     a06:	82 e0       	ldi	r24, 0x02	; 2
     a08:	90 e0       	ldi	r25, 0x00	; 0
     a0a:	0e 94 44 04 	call	0x888	; 0x888 <oled_pos>
	oled_printf(" #SWAG");
     a0e:	87 e0       	ldi	r24, 0x07	; 7
     a10:	92 e0       	ldi	r25, 0x02	; 2
     a12:	9f 93       	push	r25
     a14:	8f 93       	push	r24
     a16:	0e 94 6c 04 	call	0x8d8	; 0x8d8 <oled_printf>
	oled_pos(3,7);
     a1a:	67 e0       	ldi	r22, 0x07	; 7
     a1c:	70 e0       	ldi	r23, 0x00	; 0
     a1e:	83 e0       	ldi	r24, 0x03	; 3
     a20:	90 e0       	ldi	r25, 0x00	; 0
     a22:	0e 94 44 04 	call	0x888	; 0x888 <oled_pos>
	oled_printf("  4");
     a26:	8e e0       	ldi	r24, 0x0E	; 14
     a28:	92 e0       	ldi	r25, 0x02	; 2
     a2a:	9f 93       	push	r25
     a2c:	8f 93       	push	r24
     a2e:	0e 94 6c 04 	call	0x8d8	; 0x8d8 <oled_printf>
	oled_pos(4,9);
     a32:	69 e0       	ldi	r22, 0x09	; 9
     a34:	70 e0       	ldi	r23, 0x00	; 0
     a36:	84 e0       	ldi	r24, 0x04	; 4
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	0e 94 44 04 	call	0x888	; 0x888 <oled_pos>
	oled_printf(" LYFE");
     a3e:	82 e1       	ldi	r24, 0x12	; 18
     a40:	92 e0       	ldi	r25, 0x02	; 2
     a42:	9f 93       	push	r25
     a44:	8f 93       	push	r24
     a46:	0e 94 6c 04 	call	0x8d8	; 0x8d8 <oled_printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a4a:	2f ef       	ldi	r18, 0xFF	; 255
     a4c:	8f ef       	ldi	r24, 0xFF	; 255
     a4e:	9b e0       	ldi	r25, 0x0B	; 11
     a50:	21 50       	subi	r18, 0x01	; 1
     a52:	80 40       	sbci	r24, 0x00	; 0
     a54:	90 40       	sbci	r25, 0x00	; 0
     a56:	e1 f7       	brne	.-8      	; 0xa50 <oled_init+0x158>
     a58:	00 c0       	rjmp	.+0      	; 0xa5a <oled_init+0x162>
     a5a:	00 c0       	rjmp	.+0      	; 0xa5c <oled_init+0x164>
	_delay_ms(800);
	oled_clear_screen();
     a5c:	0e 94 34 04 	call	0x868	; 0x868 <oled_clear_screen>
     a60:	0f 90       	pop	r0
     a62:	0f 90       	pop	r0
     a64:	0f 90       	pop	r0
     a66:	0f 90       	pop	r0
     a68:	0f 90       	pop	r0
     a6a:	0f 90       	pop	r0
     a6c:	08 95       	ret

00000a6e <spi_init>:
#define SPI_MISO PB6
#define SPI_SCK PB7 

void spi_init(){
	//Set MOSI, SCK and SS as output pins 	
	DDRB |= (1 << SPI_MOSI) | (1 << SPI_SCK) | (1 << SPI_SS);
     a6e:	87 b3       	in	r24, 0x17	; 23
     a70:	80 6b       	ori	r24, 0xB0	; 176
     a72:	87 bb       	out	0x17, r24	; 23
	
	//Set MISO as input pin
	DDRB &= ~(1 << SPI_MISO);
     a74:	be 98       	cbi	0x17, 6	; 23
	
	//Enable SPI in master mode and set clock rate fosc/16
	SPCR |= (1 << SPE) | (1 << MSTR) | (1 << SPR0);
     a76:	8d b1       	in	r24, 0x0d	; 13
     a78:	81 65       	ori	r24, 0x51	; 81
     a7a:	8d b9       	out	0x0d, r24	; 13
     a7c:	08 95       	ret

00000a7e <spi_send>:
	return SPDR;
}

void spi_send(char data){
	//Start transmission
	SPDR = data;
     a7e:	8f b9       	out	0x0f, r24	; 15
	
	//Wait for transmission, checks if register is empty 
	while(!(SPSR & (1 << SPIF)));
     a80:	77 9b       	sbis	0x0e, 7	; 14
     a82:	fe cf       	rjmp	.-4      	; 0xa80 <spi_send+0x2>
}
     a84:	08 95       	ret

00000a86 <spi_read>:
}


uint8_t spi_read(){
	//Dummy send in order to read from slave
	spi_send(0xaa);
     a86:	8a ea       	ldi	r24, 0xAA	; 170
     a88:	0e 94 3f 05 	call	0xa7e	; 0xa7e <spi_send>
	
	while(!(SPSR & (1 << SPIF)));
     a8c:	77 9b       	sbis	0x0e, 7	; 14
     a8e:	fe cf       	rjmp	.-4      	; 0xa8c <spi_read+0x6>

	return SPDR;
     a90:	8f b1       	in	r24, 0x0f	; 15
}
     a92:	08 95       	ret

00000a94 <spi_select>:
	while(!(SPSR & (1 << SPIF)));
}

void spi_select(){
	//Set !SS to 0 for selection of slave
	PORTB &= ~(1 << SPI_SS);
     a94:	c4 98       	cbi	0x18, 4	; 24
     a96:	08 95       	ret

00000a98 <spi_deselect>:
}

void spi_deselect(){
	//Set !SS to 1 for deselection of slave
	PORTB |= (1 << SPI_SS);
     a98:	c4 9a       	sbi	0x18, 4	; 24
     a9a:	08 95       	ret

00000a9c <SRAM_test>:
	if (address_offset > 0x100) { return 0; }
	volatile char *ext_ram = (char *) 0x1800; // Start address for the SRAM
	return ext_ram[address_offset];
}

void SRAM_test(void) {
     a9c:	cf 92       	push	r12
     a9e:	df 92       	push	r13
     aa0:	ef 92       	push	r14
     aa2:	ff 92       	push	r15
     aa4:	0f 93       	push	r16
     aa6:	1f 93       	push	r17
     aa8:	cf 93       	push	r28
     aaa:	df 93       	push	r29
	volatile char *ext_ram = (char *) 0x1800; // Start address for the SRAM
	uint16_t ext_ram_size       = 0x800;
	uint16_t write_errors       = 0;
	uint16_t retrieval_errors   = 0;

	oled_clear_screen();
     aac:	0e 94 34 04 	call	0x868	; 0x868 <oled_clear_screen>
	oled_pos(3,2);
     ab0:	62 e0       	ldi	r22, 0x02	; 2
     ab2:	70 e0       	ldi	r23, 0x00	; 0
     ab4:	83 e0       	ldi	r24, 0x03	; 3
     ab6:	90 e0       	ldi	r25, 0x00	; 0
     ab8:	0e 94 44 04 	call	0x888	; 0x888 <oled_pos>
	oled_printf("TESTING SRAM");
     abc:	88 e1       	ldi	r24, 0x18	; 24
     abe:	92 e0       	ldi	r25, 0x02	; 2
     ac0:	9f 93       	push	r25
     ac2:	8f 93       	push	r24
     ac4:	0e 94 6c 04 	call	0x8d8	; 0x8d8 <oled_printf>
	printf("\nStarting SRAM test...\n");
     ac8:	85 e2       	ldi	r24, 0x25	; 37
     aca:	92 e0       	ldi	r25, 0x02	; 2
     acc:	0e 94 32 07 	call	0xe64	; 0xe64 <puts>

	// rand() stores some internal state, so calling this function in a loop will
	// yield different seeds each time (unless srand() is called before this function)
	uint16_t seed = rand();
     ad0:	0e 94 0e 07 	call	0xe1c	; 0xe1c <rand>
     ad4:	6c 01       	movw	r12, r24

	// Write phase: Immediately check that the correct value was stored
	srand(seed);
     ad6:	0e 94 13 07 	call	0xe26	; 0xe26 <srand>
     ada:	0f 90       	pop	r0
     adc:	0f 90       	pop	r0
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     ade:	c0 e0       	ldi	r28, 0x00	; 0
     ae0:	d0 e0       	ldi	r29, 0x00	; 0
}

void SRAM_test(void) {
	volatile char *ext_ram = (char *) 0x1800; // Start address for the SRAM
	uint16_t ext_ram_size       = 0x800;
	uint16_t write_errors       = 0;
     ae2:	00 e0       	ldi	r16, 0x00	; 0
     ae4:	10 e0       	ldi	r17, 0x00	; 0
	for (uint16_t i = 0; i < ext_ram_size; i++) {
		uint8_t some_value = rand();
		ext_ram[i] = some_value;
		uint8_t retreived_value = ext_ram[i];
		if (retreived_value != some_value) {
			printf("Write phase error: ext_ram[%4d] = %02X (should be %02X)\n", i, retreived_value, some_value);
     ae6:	0f 2e       	mov	r0, r31
     ae8:	fc e3       	ldi	r31, 0x3C	; 60
     aea:	ef 2e       	mov	r14, r31
     aec:	f2 e0       	ldi	r31, 0x02	; 2
     aee:	ff 2e       	mov	r15, r31
     af0:	f0 2d       	mov	r31, r0
	uint16_t seed = rand();

	// Write phase: Immediately check that the correct value was stored
	srand(seed);
	for (uint16_t i = 0; i < ext_ram_size; i++) {
		uint8_t some_value = rand();
     af2:	0e 94 0e 07 	call	0xe1c	; 0xe1c <rand>
     af6:	fe 01       	movw	r30, r28
     af8:	f8 5e       	subi	r31, 0xE8	; 232
		ext_ram[i] = some_value;
     afa:	80 83       	st	Z, r24
		uint8_t retreived_value = ext_ram[i];
     afc:	20 81       	ld	r18, Z
		if (retreived_value != some_value) {
     afe:	28 17       	cp	r18, r24
     b00:	a9 f0       	breq	.+42     	; 0xb2c <SRAM_test+0x90>
			printf("Write phase error: ext_ram[%4d] = %02X (should be %02X)\n", i, retreived_value, some_value);
     b02:	99 27       	eor	r25, r25
     b04:	9f 93       	push	r25
     b06:	8f 93       	push	r24
     b08:	1f 92       	push	r1
     b0a:	2f 93       	push	r18
     b0c:	df 93       	push	r29
     b0e:	cf 93       	push	r28
     b10:	ff 92       	push	r15
     b12:	ef 92       	push	r14
     b14:	0e 94 1e 07 	call	0xe3c	; 0xe3c <printf>
			write_errors++;
     b18:	0f 5f       	subi	r16, 0xFF	; 255
     b1a:	1f 4f       	sbci	r17, 0xFF	; 255
     b1c:	8d b7       	in	r24, 0x3d	; 61
     b1e:	9e b7       	in	r25, 0x3e	; 62
     b20:	08 96       	adiw	r24, 0x08	; 8
     b22:	0f b6       	in	r0, 0x3f	; 63
     b24:	f8 94       	cli
     b26:	9e bf       	out	0x3e, r25	; 62
     b28:	0f be       	out	0x3f, r0	; 63
     b2a:	8d bf       	out	0x3d, r24	; 61
	// yield different seeds each time (unless srand() is called before this function)
	uint16_t seed = rand();

	// Write phase: Immediately check that the correct value was stored
	srand(seed);
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     b2c:	21 96       	adiw	r28, 0x01	; 1
     b2e:	c1 15       	cp	r28, r1
     b30:	98 e0       	ldi	r25, 0x08	; 8
     b32:	d9 07       	cpc	r29, r25
     b34:	f1 f6       	brne	.-68     	; 0xaf2 <SRAM_test+0x56>
			write_errors++;
		}
	}

	// Retrieval phase: Check that no values were changed during or after the write phase
	srand(seed);    // reset the PRNG to the state it had before the write phase
     b36:	c6 01       	movw	r24, r12
     b38:	0e 94 13 07 	call	0xe26	; 0xe26 <srand>
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     b3c:	c0 e0       	ldi	r28, 0x00	; 0
     b3e:	d0 e0       	ldi	r29, 0x00	; 0

void SRAM_test(void) {
	volatile char *ext_ram = (char *) 0x1800; // Start address for the SRAM
	uint16_t ext_ram_size       = 0x800;
	uint16_t write_errors       = 0;
	uint16_t retrieval_errors   = 0;
     b40:	e1 2c       	mov	r14, r1
     b42:	f1 2c       	mov	r15, r1
	srand(seed);    // reset the PRNG to the state it had before the write phase
	for (uint16_t i = 0; i < ext_ram_size; i++) {
		uint8_t some_value = rand();
		uint8_t retreived_value = ext_ram[i];
		if (retreived_value != some_value) {
			printf("Retrieval phase error: ext_ram[%4d] = %02X (should be %02X)\n", i, retreived_value, some_value);
     b44:	0f 2e       	mov	r0, r31
     b46:	f5 e7       	ldi	r31, 0x75	; 117
     b48:	cf 2e       	mov	r12, r31
     b4a:	f2 e0       	ldi	r31, 0x02	; 2
     b4c:	df 2e       	mov	r13, r31
     b4e:	f0 2d       	mov	r31, r0
	}

	// Retrieval phase: Check that no values were changed during or after the write phase
	srand(seed);    // reset the PRNG to the state it had before the write phase
	for (uint16_t i = 0; i < ext_ram_size; i++) {
		uint8_t some_value = rand();
     b50:	0e 94 0e 07 	call	0xe1c	; 0xe1c <rand>
     b54:	fe 01       	movw	r30, r28
     b56:	f8 5e       	subi	r31, 0xE8	; 232
		uint8_t retreived_value = ext_ram[i];
     b58:	20 81       	ld	r18, Z
		if (retreived_value != some_value) {
     b5a:	28 17       	cp	r18, r24
     b5c:	b1 f0       	breq	.+44     	; 0xb8a <SRAM_test+0xee>
			printf("Retrieval phase error: ext_ram[%4d] = %02X (should be %02X)\n", i, retreived_value, some_value);
     b5e:	99 27       	eor	r25, r25
     b60:	9f 93       	push	r25
     b62:	8f 93       	push	r24
     b64:	1f 92       	push	r1
     b66:	2f 93       	push	r18
     b68:	df 93       	push	r29
     b6a:	cf 93       	push	r28
     b6c:	df 92       	push	r13
     b6e:	cf 92       	push	r12
     b70:	0e 94 1e 07 	call	0xe3c	; 0xe3c <printf>
			retrieval_errors++;
     b74:	9f ef       	ldi	r25, 0xFF	; 255
     b76:	e9 1a       	sub	r14, r25
     b78:	f9 0a       	sbc	r15, r25
     b7a:	8d b7       	in	r24, 0x3d	; 61
     b7c:	9e b7       	in	r25, 0x3e	; 62
     b7e:	08 96       	adiw	r24, 0x08	; 8
     b80:	0f b6       	in	r0, 0x3f	; 63
     b82:	f8 94       	cli
     b84:	9e bf       	out	0x3e, r25	; 62
     b86:	0f be       	out	0x3f, r0	; 63
     b88:	8d bf       	out	0x3d, r24	; 61
		}
	}

	// Retrieval phase: Check that no values were changed during or after the write phase
	srand(seed);    // reset the PRNG to the state it had before the write phase
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     b8a:	21 96       	adiw	r28, 0x01	; 1
     b8c:	c1 15       	cp	r28, r1
     b8e:	98 e0       	ldi	r25, 0x08	; 8
     b90:	d9 07       	cpc	r29, r25
     b92:	f1 f6       	brne	.-68     	; 0xb50 <SRAM_test+0xb4>
		if (retreived_value != some_value) {
			printf("Retrieval phase error: ext_ram[%4d] = %02X (should be %02X)\n", i, retreived_value, some_value);
			retrieval_errors++;
		}
	}
	if (retrieval_errors != 0 || write_errors != 0) { 
     b94:	e1 14       	cp	r14, r1
     b96:	f1 04       	cpc	r15, r1
     b98:	19 f4       	brne	.+6      	; 0xba0 <SRAM_test+0x104>
     b9a:	01 15       	cp	r16, r1
     b9c:	11 05       	cpc	r17, r1
     b9e:	71 f1       	breq	.+92     	; 0xbfc <SRAM_test+0x160>
		oled_pos(5,0);
     ba0:	60 e0       	ldi	r22, 0x00	; 0
     ba2:	70 e0       	ldi	r23, 0x00	; 0
     ba4:	85 e0       	ldi	r24, 0x05	; 5
     ba6:	90 e0       	ldi	r25, 0x00	; 0
     ba8:	0e 94 44 04 	call	0x888	; 0x888 <oled_pos>
		oled_printf("R ERRORS:  %4d",retrieval_errors);
     bac:	ff 92       	push	r15
     bae:	ef 92       	push	r14
     bb0:	82 eb       	ldi	r24, 0xB2	; 178
     bb2:	92 e0       	ldi	r25, 0x02	; 2
     bb4:	9f 93       	push	r25
     bb6:	8f 93       	push	r24
     bb8:	0e 94 6c 04 	call	0x8d8	; 0x8d8 <oled_printf>
		oled_pos(6,0);
     bbc:	60 e0       	ldi	r22, 0x00	; 0
     bbe:	70 e0       	ldi	r23, 0x00	; 0
     bc0:	86 e0       	ldi	r24, 0x06	; 6
     bc2:	90 e0       	ldi	r25, 0x00	; 0
     bc4:	0e 94 44 04 	call	0x888	; 0x888 <oled_pos>
		oled_printf("W ERRORS:  %4d",write_errors);
     bc8:	1f 93       	push	r17
     bca:	0f 93       	push	r16
     bcc:	81 ec       	ldi	r24, 0xC1	; 193
     bce:	92 e0       	ldi	r25, 0x02	; 2
     bd0:	9f 93       	push	r25
     bd2:	8f 93       	push	r24
     bd4:	0e 94 6c 04 	call	0x8d8	; 0x8d8 <oled_printf>
     bd8:	2f ef       	ldi	r18, 0xFF	; 255
     bda:	8f ef       	ldi	r24, 0xFF	; 255
     bdc:	9b e3       	ldi	r25, 0x3B	; 59
     bde:	21 50       	subi	r18, 0x01	; 1
     be0:	80 40       	sbci	r24, 0x00	; 0
     be2:	90 40       	sbci	r25, 0x00	; 0
     be4:	e1 f7       	brne	.-8      	; 0xbde <SRAM_test+0x142>
     be6:	00 c0       	rjmp	.+0      	; 0xbe8 <SRAM_test+0x14c>
     be8:	00 00       	nop
     bea:	8d b7       	in	r24, 0x3d	; 61
     bec:	9e b7       	in	r25, 0x3e	; 62
     bee:	08 96       	adiw	r24, 0x08	; 8
     bf0:	0f b6       	in	r0, 0x3f	; 63
     bf2:	f8 94       	cli
     bf4:	9e bf       	out	0x3e, r25	; 62
     bf6:	0f be       	out	0x3f, r0	; 63
     bf8:	8d bf       	out	0x3d, r24	; 61
     bfa:	0e c0       	rjmp	.+28     	; 0xc18 <SRAM_test+0x17c>
		_delay_ms(4000);
	} else {
		oled_pos(6,4);
     bfc:	64 e0       	ldi	r22, 0x04	; 4
     bfe:	70 e0       	ldi	r23, 0x00	; 0
     c00:	86 e0       	ldi	r24, 0x06	; 6
     c02:	90 e0       	ldi	r25, 0x00	; 0
     c04:	0e 94 44 04 	call	0x888	; 0x888 <oled_pos>
		oled_printf("NO ERRORS");
     c08:	80 ed       	ldi	r24, 0xD0	; 208
     c0a:	92 e0       	ldi	r25, 0x02	; 2
     c0c:	9f 93       	push	r25
     c0e:	8f 93       	push	r24
     c10:	0e 94 6c 04 	call	0x8d8	; 0x8d8 <oled_printf>
     c14:	0f 90       	pop	r0
     c16:	0f 90       	pop	r0
	}
	printf("SRAM test completed with \n%4d errors in write phase and \n%4d errors in retrieval phase\n\n", write_errors, retrieval_errors);
     c18:	ff 92       	push	r15
     c1a:	ef 92       	push	r14
     c1c:	1f 93       	push	r17
     c1e:	0f 93       	push	r16
     c20:	8a ed       	ldi	r24, 0xDA	; 218
     c22:	92 e0       	ldi	r25, 0x02	; 2
     c24:	9f 93       	push	r25
     c26:	8f 93       	push	r24
     c28:	0e 94 1e 07 	call	0xe3c	; 0xe3c <printf>
     c2c:	0f 90       	pop	r0
     c2e:	0f 90       	pop	r0
     c30:	0f 90       	pop	r0
     c32:	0f 90       	pop	r0
     c34:	0f 90       	pop	r0
     c36:	0f 90       	pop	r0
     c38:	df 91       	pop	r29
     c3a:	cf 91       	pop	r28
     c3c:	1f 91       	pop	r17
     c3e:	0f 91       	pop	r16
     c40:	ff 90       	pop	r15
     c42:	ef 90       	pop	r14
     c44:	df 90       	pop	r13
     c46:	cf 90       	pop	r12
     c48:	08 95       	ret

00000c4a <SRAM_init>:
#include "SRAM_driver.h"
#include "oled_driver.h"

//Simple setup for SRAM, also tests for correctness
void SRAM_init(){
	MCUCR = 0x80;
     c4a:	80 e8       	ldi	r24, 0x80	; 128
     c4c:	85 bf       	out	0x35, r24	; 53
	DDRA = 0xFF;
     c4e:	8f ef       	ldi	r24, 0xFF	; 255
     c50:	8a bb       	out	0x1a, r24	; 26
	SRAM_test();
     c52:	0e 94 4e 05 	call	0xa9c	; 0xa9c <SRAM_test>
     c56:	08 95       	ret

00000c58 <uart_sendChar>:

}

void uart_sendChar(unsigned char data){
	//Wait for empty transmitter buffer
	while(!(UCSR0A & (1<<UDRE0)));
     c58:	5d 9b       	sbis	0x0b, 5	; 11
     c5a:	fe cf       	rjmp	.-4      	; 0xc58 <uart_sendChar>
		
	//Put data into buffer, then send the data
	UDR0 = data;
     c5c:	8c b9       	out	0x0c, r24	; 12
     c5e:	08 95       	ret

00000c60 <uart_getChar>:
}


unsigned int uart_getChar(){
	//Wait for the data to be received 
	while(!(UCSR0A & (1<<RXC0))){}
     c60:	5f 9b       	sbis	0x0b, 7	; 11
     c62:	fe cf       	rjmp	.-4      	; 0xc60 <uart_getChar>
	
	//Get status and the 9th bit, then data from buffer
	return UDR0;
     c64:	8c b1       	in	r24, 0x0c	; 12
}
     c66:	90 e0       	ldi	r25, 0x00	; 0
     c68:	08 95       	ret

00000c6a <uart_init>:

static FILE uart_io = FDEV_SETUP_STREAM(uart_sendChar, uart_getChar, _FDEV_SETUP_RW);

void uart_init(unsigned int ubrr){
	//Set baud rate
	UBRR0L = (unsigned int) ubrr;
     c6a:	89 b9       	out	0x09, r24	; 9
	
	//Enable receiver and transmitter
	UCSR0B = (1<<RXEN0) | (1<<TXEN0);
     c6c:	88 e1       	ldi	r24, 0x18	; 24
     c6e:	8a b9       	out	0x0a, r24	; 10
	
	stdout = &uart_io;
     c70:	86 e1       	ldi	r24, 0x16	; 22
     c72:	91 e0       	ldi	r25, 0x01	; 1
     c74:	90 93 74 03 	sts	0x0374, r25
     c78:	80 93 73 03 	sts	0x0373, r24
	stdin = &uart_io;
     c7c:	90 93 72 03 	sts	0x0372, r25
     c80:	80 93 71 03 	sts	0x0371, r24
     c84:	08 95       	ret

00000c86 <main>:
#include "Drivers/mcp2515_driver.h"
#include "Drivers/can_driver.h"
#include "timer.h"

int main(void) {
    uart_init(MYUBRR);
     c86:	8f e1       	ldi	r24, 0x1F	; 31
     c88:	90 e0       	ldi	r25, 0x00	; 0
     c8a:	0e 94 35 06 	call	0xc6a	; 0xc6a <uart_init>
	printf("\nREBOOTED\n");
     c8e:	83 e3       	ldi	r24, 0x33	; 51
     c90:	93 e0       	ldi	r25, 0x03	; 3
     c92:	0e 94 32 07 	call	0xe64	; 0xe64 <puts>
	SRAM_init();
     c96:	0e 94 25 06 	call	0xc4a	; 0xc4a <SRAM_init>
	joystick_init();
     c9a:	0e 94 67 03 	call	0x6ce	; 0x6ce <joystick_init>
	button_init();
     c9e:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <button_init>
	oled_init();
     ca2:	0e 94 7c 04 	call	0x8f8	; 0x8f8 <oled_init>
	//mcp2515_init();
	can_init();	
     ca6:	0e 94 04 02 	call	0x408	; 0x408 <can_init>
	timer_init();
     caa:	0e 94 78 06 	call	0xcf0	; 0xcf0 <timer_init>

	DDRB |= (1<<DDB0);
     cae:	b8 9a       	sbi	0x17, 0	; 23

	printf("\nAll init done\n\n");
     cb0:	8d e3       	ldi	r24, 0x3D	; 61
     cb2:	93 e0       	ldi	r25, 0x03	; 3
     cb4:	0e 94 32 07 	call	0xe64	; 0xe64 <puts>
     cb8:	2f ef       	ldi	r18, 0xFF	; 255
     cba:	8f ef       	ldi	r24, 0xFF	; 255
     cbc:	95 e9       	ldi	r25, 0x95	; 149
     cbe:	21 50       	subi	r18, 0x01	; 1
     cc0:	80 40       	sbci	r24, 0x00	; 0
     cc2:	90 40       	sbci	r25, 0x00	; 0
     cc4:	e1 f7       	brne	.-8      	; 0xcbe <main+0x38>
     cc6:	00 c0       	rjmp	.+0      	; 0xcc8 <main+0x42>
     cc8:	00 00       	nop
     cca:	f6 cf       	rjmp	.-20     	; 0xcb8 <main+0x32>

00000ccc <flash_diode>:
#include "Drivers/oled_driver.h"


//Simple test, Ex 1, task 6
void flash_diode(){
	PORTB |= (1<<PINB0);
     ccc:	c0 9a       	sbi	0x18, 0	; 24
     cce:	8f ef       	ldi	r24, 0xFF	; 255
     cd0:	97 e1       	ldi	r25, 0x17	; 23
     cd2:	01 97       	sbiw	r24, 0x01	; 1
     cd4:	f1 f7       	brne	.-4      	; 0xcd2 <flash_diode+0x6>
     cd6:	00 c0       	rjmp	.+0      	; 0xcd8 <flash_diode+0xc>
     cd8:	00 00       	nop
	_delay_ms(5);
	PORTB &= ~(1<<PINB0);
     cda:	c0 98       	cbi	0x18, 0	; 24
     cdc:	08 95       	ret

00000cde <timer_enable>:
		
}

void timer_enable(){
	//CS3{2:0}   = 101  prescaler set to 1024
	TCCR3B |=  (1<<CS32) | (1<<CS30);
     cde:	ea e8       	ldi	r30, 0x8A	; 138
     ce0:	f0 e0       	ldi	r31, 0x00	; 0
     ce2:	80 81       	ld	r24, Z
     ce4:	85 60       	ori	r24, 0x05	; 5
     ce6:	80 83       	st	Z, r24
	TCCR3B &= ~(1<<CS31);
     ce8:	80 81       	ld	r24, Z
     cea:	8d 7f       	andi	r24, 0xFD	; 253
     cec:	80 83       	st	Z, r24
     cee:	08 95       	ret

00000cf0 <timer_init>:
#include "timer.h"


void timer_init() {
	
		timer_enable();
     cf0:	0e 94 6f 06 	call	0xcde	; 0xcde <timer_enable>
		
		TCCR3A &= ~(1<<WGM30);
     cf4:	eb e8       	ldi	r30, 0x8B	; 139
     cf6:	f0 e0       	ldi	r31, 0x00	; 0
     cf8:	80 81       	ld	r24, Z
     cfa:	8e 7f       	andi	r24, 0xFE	; 254
     cfc:	80 83       	st	Z, r24
		TCCR3A &= ~(1<<WGM31);
     cfe:	80 81       	ld	r24, Z
     d00:	8d 7f       	andi	r24, 0xFD	; 253
     d02:	80 83       	st	Z, r24
		TCCR3B |=  (1<<WGM32);
     d04:	ea e8       	ldi	r30, 0x8A	; 138
     d06:	f0 e0       	ldi	r31, 0x00	; 0
     d08:	80 81       	ld	r24, Z
     d0a:	88 60       	ori	r24, 0x08	; 8
     d0c:	80 83       	st	Z, r24
		TCCR3B &= ~(1<<WGM33);
     d0e:	80 81       	ld	r24, Z
     d10:	8f 7e       	andi	r24, 0xEF	; 239
     d12:	80 83       	st	Z, r24
		//TCCR3A |=  (1<<COM3A1) | (1<<COM3A0);
		
		OCR3A = 68; //68 for 70Hz, 4760 for 1Hz
     d14:	84 e4       	ldi	r24, 0x44	; 68
     d16:	90 e0       	ldi	r25, 0x00	; 0
     d18:	90 93 87 00 	sts	0x0087, r25
     d1c:	80 93 86 00 	sts	0x0086, r24
		
		//enable interrupt on OCR3A compare

		ETIMSK |= (1<<OCIE3A);
     d20:	ed e7       	ldi	r30, 0x7D	; 125
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	80 81       	ld	r24, Z
     d26:	80 61       	ori	r24, 0x10	; 16
     d28:	80 83       	st	Z, r24
		TIFR |= (1<<ICF1);
     d2a:	88 b7       	in	r24, 0x38	; 56
     d2c:	88 60       	ori	r24, 0x08	; 8
     d2e:	88 bf       	out	0x38, r24	; 56
		
		
		sei();
     d30:	78 94       	sei
     d32:	08 95       	ret

00000d34 <__vector_7>:
	} else {
		timer_disable();
	}
}

ISR(TIMER3_COMPA_vect){
     d34:	1f 92       	push	r1
     d36:	0f 92       	push	r0
     d38:	0f b6       	in	r0, 0x3f	; 63
     d3a:	0f 92       	push	r0
     d3c:	11 24       	eor	r1, r1
     d3e:	2f 93       	push	r18
     d40:	3f 93       	push	r19
     d42:	4f 93       	push	r20
     d44:	5f 93       	push	r21
     d46:	6f 93       	push	r22
     d48:	7f 93       	push	r23
     d4a:	8f 93       	push	r24
     d4c:	9f 93       	push	r25
     d4e:	af 93       	push	r26
     d50:	bf 93       	push	r27
     d52:	ef 93       	push	r30
     d54:	ff 93       	push	r31
	can_joystick_transmit();
     d56:	0e 94 de 02 	call	0x5bc	; 0x5bc <can_joystick_transmit>
	if(button_rising_edge_detect(2)){
		can_button_transmit(2);
		flash_diode();
	}*/
	
	can_handle_message();
     d5a:	0e 94 30 03 	call	0x660	; 0x660 <can_handle_message>
     d5e:	ff 91       	pop	r31
     d60:	ef 91       	pop	r30
     d62:	bf 91       	pop	r27
     d64:	af 91       	pop	r26
     d66:	9f 91       	pop	r25
     d68:	8f 91       	pop	r24
     d6a:	7f 91       	pop	r23
     d6c:	6f 91       	pop	r22
     d6e:	5f 91       	pop	r21
     d70:	4f 91       	pop	r20
     d72:	3f 91       	pop	r19
     d74:	2f 91       	pop	r18
     d76:	0f 90       	pop	r0
     d78:	0f be       	out	0x3f, r0	; 63
     d7a:	0f 90       	pop	r0
     d7c:	1f 90       	pop	r1
     d7e:	18 95       	reti

00000d80 <do_rand>:
     d80:	8f 92       	push	r8
     d82:	9f 92       	push	r9
     d84:	af 92       	push	r10
     d86:	bf 92       	push	r11
     d88:	cf 92       	push	r12
     d8a:	df 92       	push	r13
     d8c:	ef 92       	push	r14
     d8e:	ff 92       	push	r15
     d90:	cf 93       	push	r28
     d92:	df 93       	push	r29
     d94:	ec 01       	movw	r28, r24
     d96:	68 81       	ld	r22, Y
     d98:	79 81       	ldd	r23, Y+1	; 0x01
     d9a:	8a 81       	ldd	r24, Y+2	; 0x02
     d9c:	9b 81       	ldd	r25, Y+3	; 0x03
     d9e:	61 15       	cp	r22, r1
     da0:	71 05       	cpc	r23, r1
     da2:	81 05       	cpc	r24, r1
     da4:	91 05       	cpc	r25, r1
     da6:	21 f4       	brne	.+8      	; 0xdb0 <do_rand+0x30>
     da8:	64 e2       	ldi	r22, 0x24	; 36
     daa:	79 ed       	ldi	r23, 0xD9	; 217
     dac:	8b e5       	ldi	r24, 0x5B	; 91
     dae:	97 e0       	ldi	r25, 0x07	; 7
     db0:	2d e1       	ldi	r18, 0x1D	; 29
     db2:	33 ef       	ldi	r19, 0xF3	; 243
     db4:	41 e0       	ldi	r20, 0x01	; 1
     db6:	50 e0       	ldi	r21, 0x00	; 0
     db8:	0e 94 d7 09 	call	0x13ae	; 0x13ae <__divmodsi4>
     dbc:	49 01       	movw	r8, r18
     dbe:	5a 01       	movw	r10, r20
     dc0:	9b 01       	movw	r18, r22
     dc2:	ac 01       	movw	r20, r24
     dc4:	a7 ea       	ldi	r26, 0xA7	; 167
     dc6:	b1 e4       	ldi	r27, 0x41	; 65
     dc8:	0e 94 f6 09 	call	0x13ec	; 0x13ec <__muluhisi3>
     dcc:	6b 01       	movw	r12, r22
     dce:	7c 01       	movw	r14, r24
     dd0:	ac ee       	ldi	r26, 0xEC	; 236
     dd2:	b4 ef       	ldi	r27, 0xF4	; 244
     dd4:	a5 01       	movw	r20, r10
     dd6:	94 01       	movw	r18, r8
     dd8:	0e 94 04 0a 	call	0x1408	; 0x1408 <__mulohisi3>
     ddc:	c6 0e       	add	r12, r22
     dde:	d7 1e       	adc	r13, r23
     de0:	e8 1e       	adc	r14, r24
     de2:	f9 1e       	adc	r15, r25
     de4:	f7 fe       	sbrs	r15, 7
     de6:	06 c0       	rjmp	.+12     	; 0xdf4 <do_rand+0x74>
     de8:	81 e0       	ldi	r24, 0x01	; 1
     dea:	c8 1a       	sub	r12, r24
     dec:	d1 08       	sbc	r13, r1
     dee:	e1 08       	sbc	r14, r1
     df0:	80 e8       	ldi	r24, 0x80	; 128
     df2:	f8 0a       	sbc	r15, r24
     df4:	c8 82       	st	Y, r12
     df6:	d9 82       	std	Y+1, r13	; 0x01
     df8:	ea 82       	std	Y+2, r14	; 0x02
     dfa:	fb 82       	std	Y+3, r15	; 0x03
     dfc:	c6 01       	movw	r24, r12
     dfe:	9f 77       	andi	r25, 0x7F	; 127
     e00:	df 91       	pop	r29
     e02:	cf 91       	pop	r28
     e04:	ff 90       	pop	r15
     e06:	ef 90       	pop	r14
     e08:	df 90       	pop	r13
     e0a:	cf 90       	pop	r12
     e0c:	bf 90       	pop	r11
     e0e:	af 90       	pop	r10
     e10:	9f 90       	pop	r9
     e12:	8f 90       	pop	r8
     e14:	08 95       	ret

00000e16 <rand_r>:
     e16:	0e 94 c0 06 	call	0xd80	; 0xd80 <do_rand>
     e1a:	08 95       	ret

00000e1c <rand>:
     e1c:	80 e0       	ldi	r24, 0x00	; 0
     e1e:	91 e0       	ldi	r25, 0x01	; 1
     e20:	0e 94 c0 06 	call	0xd80	; 0xd80 <do_rand>
     e24:	08 95       	ret

00000e26 <srand>:
     e26:	a0 e0       	ldi	r26, 0x00	; 0
     e28:	b0 e0       	ldi	r27, 0x00	; 0
     e2a:	80 93 00 01 	sts	0x0100, r24
     e2e:	90 93 01 01 	sts	0x0101, r25
     e32:	a0 93 02 01 	sts	0x0102, r26
     e36:	b0 93 03 01 	sts	0x0103, r27
     e3a:	08 95       	ret

00000e3c <printf>:
     e3c:	a0 e0       	ldi	r26, 0x00	; 0
     e3e:	b0 e0       	ldi	r27, 0x00	; 0
     e40:	e4 e2       	ldi	r30, 0x24	; 36
     e42:	f7 e0       	ldi	r31, 0x07	; 7
     e44:	0c 94 19 0a 	jmp	0x1432	; 0x1432 <__prologue_saves__+0x20>
     e48:	fe 01       	movw	r30, r28
     e4a:	35 96       	adiw	r30, 0x05	; 5
     e4c:	61 91       	ld	r22, Z+
     e4e:	71 91       	ld	r23, Z+
     e50:	af 01       	movw	r20, r30
     e52:	80 91 73 03 	lds	r24, 0x0373
     e56:	90 91 74 03 	lds	r25, 0x0374
     e5a:	0e 94 5f 07 	call	0xebe	; 0xebe <vfprintf>
     e5e:	e2 e0       	ldi	r30, 0x02	; 2
     e60:	0c 94 35 0a 	jmp	0x146a	; 0x146a <__epilogue_restores__+0x20>

00000e64 <puts>:
     e64:	0f 93       	push	r16
     e66:	1f 93       	push	r17
     e68:	cf 93       	push	r28
     e6a:	df 93       	push	r29
     e6c:	e0 91 73 03 	lds	r30, 0x0373
     e70:	f0 91 74 03 	lds	r31, 0x0374
     e74:	23 81       	ldd	r18, Z+3	; 0x03
     e76:	21 ff       	sbrs	r18, 1
     e78:	1b c0       	rjmp	.+54     	; 0xeb0 <puts+0x4c>
     e7a:	ec 01       	movw	r28, r24
     e7c:	00 e0       	ldi	r16, 0x00	; 0
     e7e:	10 e0       	ldi	r17, 0x00	; 0
     e80:	89 91       	ld	r24, Y+
     e82:	60 91 73 03 	lds	r22, 0x0373
     e86:	70 91 74 03 	lds	r23, 0x0374
     e8a:	db 01       	movw	r26, r22
     e8c:	18 96       	adiw	r26, 0x08	; 8
     e8e:	ed 91       	ld	r30, X+
     e90:	fc 91       	ld	r31, X
     e92:	19 97       	sbiw	r26, 0x09	; 9
     e94:	88 23       	and	r24, r24
     e96:	31 f0       	breq	.+12     	; 0xea4 <puts+0x40>
     e98:	09 95       	icall
     e9a:	89 2b       	or	r24, r25
     e9c:	89 f3       	breq	.-30     	; 0xe80 <puts+0x1c>
     e9e:	0f ef       	ldi	r16, 0xFF	; 255
     ea0:	1f ef       	ldi	r17, 0xFF	; 255
     ea2:	ee cf       	rjmp	.-36     	; 0xe80 <puts+0x1c>
     ea4:	8a e0       	ldi	r24, 0x0A	; 10
     ea6:	09 95       	icall
     ea8:	89 2b       	or	r24, r25
     eaa:	11 f4       	brne	.+4      	; 0xeb0 <puts+0x4c>
     eac:	c8 01       	movw	r24, r16
     eae:	02 c0       	rjmp	.+4      	; 0xeb4 <puts+0x50>
     eb0:	8f ef       	ldi	r24, 0xFF	; 255
     eb2:	9f ef       	ldi	r25, 0xFF	; 255
     eb4:	df 91       	pop	r29
     eb6:	cf 91       	pop	r28
     eb8:	1f 91       	pop	r17
     eba:	0f 91       	pop	r16
     ebc:	08 95       	ret

00000ebe <vfprintf>:
     ebe:	ac e0       	ldi	r26, 0x0C	; 12
     ec0:	b0 e0       	ldi	r27, 0x00	; 0
     ec2:	e5 e6       	ldi	r30, 0x65	; 101
     ec4:	f7 e0       	ldi	r31, 0x07	; 7
     ec6:	0c 94 09 0a 	jmp	0x1412	; 0x1412 <__prologue_saves__>
     eca:	7c 01       	movw	r14, r24
     ecc:	6b 01       	movw	r12, r22
     ece:	8a 01       	movw	r16, r20
     ed0:	fc 01       	movw	r30, r24
     ed2:	17 82       	std	Z+7, r1	; 0x07
     ed4:	16 82       	std	Z+6, r1	; 0x06
     ed6:	83 81       	ldd	r24, Z+3	; 0x03
     ed8:	81 ff       	sbrs	r24, 1
     eda:	bd c1       	rjmp	.+890    	; 0x1256 <vfprintf+0x398>
     edc:	ce 01       	movw	r24, r28
     ede:	01 96       	adiw	r24, 0x01	; 1
     ee0:	4c 01       	movw	r8, r24
     ee2:	f7 01       	movw	r30, r14
     ee4:	93 81       	ldd	r25, Z+3	; 0x03
     ee6:	f6 01       	movw	r30, r12
     ee8:	93 fd       	sbrc	r25, 3
     eea:	85 91       	lpm	r24, Z+
     eec:	93 ff       	sbrs	r25, 3
     eee:	81 91       	ld	r24, Z+
     ef0:	6f 01       	movw	r12, r30
     ef2:	88 23       	and	r24, r24
     ef4:	09 f4       	brne	.+2      	; 0xef8 <vfprintf+0x3a>
     ef6:	ab c1       	rjmp	.+854    	; 0x124e <vfprintf+0x390>
     ef8:	85 32       	cpi	r24, 0x25	; 37
     efa:	39 f4       	brne	.+14     	; 0xf0a <vfprintf+0x4c>
     efc:	93 fd       	sbrc	r25, 3
     efe:	85 91       	lpm	r24, Z+
     f00:	93 ff       	sbrs	r25, 3
     f02:	81 91       	ld	r24, Z+
     f04:	6f 01       	movw	r12, r30
     f06:	85 32       	cpi	r24, 0x25	; 37
     f08:	29 f4       	brne	.+10     	; 0xf14 <vfprintf+0x56>
     f0a:	b7 01       	movw	r22, r14
     f0c:	90 e0       	ldi	r25, 0x00	; 0
     f0e:	0e 94 47 09 	call	0x128e	; 0x128e <fputc>
     f12:	e7 cf       	rjmp	.-50     	; 0xee2 <vfprintf+0x24>
     f14:	51 2c       	mov	r5, r1
     f16:	31 2c       	mov	r3, r1
     f18:	20 e0       	ldi	r18, 0x00	; 0
     f1a:	20 32       	cpi	r18, 0x20	; 32
     f1c:	a0 f4       	brcc	.+40     	; 0xf46 <vfprintf+0x88>
     f1e:	8b 32       	cpi	r24, 0x2B	; 43
     f20:	69 f0       	breq	.+26     	; 0xf3c <vfprintf+0x7e>
     f22:	30 f4       	brcc	.+12     	; 0xf30 <vfprintf+0x72>
     f24:	80 32       	cpi	r24, 0x20	; 32
     f26:	59 f0       	breq	.+22     	; 0xf3e <vfprintf+0x80>
     f28:	83 32       	cpi	r24, 0x23	; 35
     f2a:	69 f4       	brne	.+26     	; 0xf46 <vfprintf+0x88>
     f2c:	20 61       	ori	r18, 0x10	; 16
     f2e:	2c c0       	rjmp	.+88     	; 0xf88 <vfprintf+0xca>
     f30:	8d 32       	cpi	r24, 0x2D	; 45
     f32:	39 f0       	breq	.+14     	; 0xf42 <vfprintf+0x84>
     f34:	80 33       	cpi	r24, 0x30	; 48
     f36:	39 f4       	brne	.+14     	; 0xf46 <vfprintf+0x88>
     f38:	21 60       	ori	r18, 0x01	; 1
     f3a:	26 c0       	rjmp	.+76     	; 0xf88 <vfprintf+0xca>
     f3c:	22 60       	ori	r18, 0x02	; 2
     f3e:	24 60       	ori	r18, 0x04	; 4
     f40:	23 c0       	rjmp	.+70     	; 0xf88 <vfprintf+0xca>
     f42:	28 60       	ori	r18, 0x08	; 8
     f44:	21 c0       	rjmp	.+66     	; 0xf88 <vfprintf+0xca>
     f46:	27 fd       	sbrc	r18, 7
     f48:	27 c0       	rjmp	.+78     	; 0xf98 <vfprintf+0xda>
     f4a:	30 ed       	ldi	r19, 0xD0	; 208
     f4c:	38 0f       	add	r19, r24
     f4e:	3a 30       	cpi	r19, 0x0A	; 10
     f50:	78 f4       	brcc	.+30     	; 0xf70 <vfprintf+0xb2>
     f52:	26 ff       	sbrs	r18, 6
     f54:	06 c0       	rjmp	.+12     	; 0xf62 <vfprintf+0xa4>
     f56:	fa e0       	ldi	r31, 0x0A	; 10
     f58:	5f 9e       	mul	r5, r31
     f5a:	30 0d       	add	r19, r0
     f5c:	11 24       	eor	r1, r1
     f5e:	53 2e       	mov	r5, r19
     f60:	13 c0       	rjmp	.+38     	; 0xf88 <vfprintf+0xca>
     f62:	8a e0       	ldi	r24, 0x0A	; 10
     f64:	38 9e       	mul	r3, r24
     f66:	30 0d       	add	r19, r0
     f68:	11 24       	eor	r1, r1
     f6a:	33 2e       	mov	r3, r19
     f6c:	20 62       	ori	r18, 0x20	; 32
     f6e:	0c c0       	rjmp	.+24     	; 0xf88 <vfprintf+0xca>
     f70:	8e 32       	cpi	r24, 0x2E	; 46
     f72:	21 f4       	brne	.+8      	; 0xf7c <vfprintf+0xbe>
     f74:	26 fd       	sbrc	r18, 6
     f76:	6b c1       	rjmp	.+726    	; 0x124e <vfprintf+0x390>
     f78:	20 64       	ori	r18, 0x40	; 64
     f7a:	06 c0       	rjmp	.+12     	; 0xf88 <vfprintf+0xca>
     f7c:	8c 36       	cpi	r24, 0x6C	; 108
     f7e:	11 f4       	brne	.+4      	; 0xf84 <vfprintf+0xc6>
     f80:	20 68       	ori	r18, 0x80	; 128
     f82:	02 c0       	rjmp	.+4      	; 0xf88 <vfprintf+0xca>
     f84:	88 36       	cpi	r24, 0x68	; 104
     f86:	41 f4       	brne	.+16     	; 0xf98 <vfprintf+0xda>
     f88:	f6 01       	movw	r30, r12
     f8a:	93 fd       	sbrc	r25, 3
     f8c:	85 91       	lpm	r24, Z+
     f8e:	93 ff       	sbrs	r25, 3
     f90:	81 91       	ld	r24, Z+
     f92:	6f 01       	movw	r12, r30
     f94:	81 11       	cpse	r24, r1
     f96:	c1 cf       	rjmp	.-126    	; 0xf1a <vfprintf+0x5c>
     f98:	98 2f       	mov	r25, r24
     f9a:	9f 7d       	andi	r25, 0xDF	; 223
     f9c:	95 54       	subi	r25, 0x45	; 69
     f9e:	93 30       	cpi	r25, 0x03	; 3
     fa0:	28 f4       	brcc	.+10     	; 0xfac <vfprintf+0xee>
     fa2:	0c 5f       	subi	r16, 0xFC	; 252
     fa4:	1f 4f       	sbci	r17, 0xFF	; 255
     fa6:	ff e3       	ldi	r31, 0x3F	; 63
     fa8:	f9 83       	std	Y+1, r31	; 0x01
     faa:	0d c0       	rjmp	.+26     	; 0xfc6 <vfprintf+0x108>
     fac:	83 36       	cpi	r24, 0x63	; 99
     fae:	31 f0       	breq	.+12     	; 0xfbc <vfprintf+0xfe>
     fb0:	83 37       	cpi	r24, 0x73	; 115
     fb2:	71 f0       	breq	.+28     	; 0xfd0 <vfprintf+0x112>
     fb4:	83 35       	cpi	r24, 0x53	; 83
     fb6:	09 f0       	breq	.+2      	; 0xfba <vfprintf+0xfc>
     fb8:	5b c0       	rjmp	.+182    	; 0x1070 <vfprintf+0x1b2>
     fba:	22 c0       	rjmp	.+68     	; 0x1000 <vfprintf+0x142>
     fbc:	f8 01       	movw	r30, r16
     fbe:	80 81       	ld	r24, Z
     fc0:	89 83       	std	Y+1, r24	; 0x01
     fc2:	0e 5f       	subi	r16, 0xFE	; 254
     fc4:	1f 4f       	sbci	r17, 0xFF	; 255
     fc6:	44 24       	eor	r4, r4
     fc8:	43 94       	inc	r4
     fca:	51 2c       	mov	r5, r1
     fcc:	54 01       	movw	r10, r8
     fce:	15 c0       	rjmp	.+42     	; 0xffa <vfprintf+0x13c>
     fd0:	38 01       	movw	r6, r16
     fd2:	f2 e0       	ldi	r31, 0x02	; 2
     fd4:	6f 0e       	add	r6, r31
     fd6:	71 1c       	adc	r7, r1
     fd8:	f8 01       	movw	r30, r16
     fda:	a0 80       	ld	r10, Z
     fdc:	b1 80       	ldd	r11, Z+1	; 0x01
     fde:	26 ff       	sbrs	r18, 6
     fe0:	03 c0       	rjmp	.+6      	; 0xfe8 <vfprintf+0x12a>
     fe2:	65 2d       	mov	r22, r5
     fe4:	70 e0       	ldi	r23, 0x00	; 0
     fe6:	02 c0       	rjmp	.+4      	; 0xfec <vfprintf+0x12e>
     fe8:	6f ef       	ldi	r22, 0xFF	; 255
     fea:	7f ef       	ldi	r23, 0xFF	; 255
     fec:	c5 01       	movw	r24, r10
     fee:	2c 87       	std	Y+12, r18	; 0x0c
     ff0:	0e 94 3c 09 	call	0x1278	; 0x1278 <strnlen>
     ff4:	2c 01       	movw	r4, r24
     ff6:	83 01       	movw	r16, r6
     ff8:	2c 85       	ldd	r18, Y+12	; 0x0c
     ffa:	2f 77       	andi	r18, 0x7F	; 127
     ffc:	22 2e       	mov	r2, r18
     ffe:	17 c0       	rjmp	.+46     	; 0x102e <vfprintf+0x170>
    1000:	38 01       	movw	r6, r16
    1002:	f2 e0       	ldi	r31, 0x02	; 2
    1004:	6f 0e       	add	r6, r31
    1006:	71 1c       	adc	r7, r1
    1008:	f8 01       	movw	r30, r16
    100a:	a0 80       	ld	r10, Z
    100c:	b1 80       	ldd	r11, Z+1	; 0x01
    100e:	26 ff       	sbrs	r18, 6
    1010:	03 c0       	rjmp	.+6      	; 0x1018 <vfprintf+0x15a>
    1012:	65 2d       	mov	r22, r5
    1014:	70 e0       	ldi	r23, 0x00	; 0
    1016:	02 c0       	rjmp	.+4      	; 0x101c <vfprintf+0x15e>
    1018:	6f ef       	ldi	r22, 0xFF	; 255
    101a:	7f ef       	ldi	r23, 0xFF	; 255
    101c:	c5 01       	movw	r24, r10
    101e:	2c 87       	std	Y+12, r18	; 0x0c
    1020:	0e 94 31 09 	call	0x1262	; 0x1262 <strnlen_P>
    1024:	2c 01       	movw	r4, r24
    1026:	2c 85       	ldd	r18, Y+12	; 0x0c
    1028:	20 68       	ori	r18, 0x80	; 128
    102a:	22 2e       	mov	r2, r18
    102c:	83 01       	movw	r16, r6
    102e:	23 fc       	sbrc	r2, 3
    1030:	1b c0       	rjmp	.+54     	; 0x1068 <vfprintf+0x1aa>
    1032:	83 2d       	mov	r24, r3
    1034:	90 e0       	ldi	r25, 0x00	; 0
    1036:	48 16       	cp	r4, r24
    1038:	59 06       	cpc	r5, r25
    103a:	b0 f4       	brcc	.+44     	; 0x1068 <vfprintf+0x1aa>
    103c:	b7 01       	movw	r22, r14
    103e:	80 e2       	ldi	r24, 0x20	; 32
    1040:	90 e0       	ldi	r25, 0x00	; 0
    1042:	0e 94 47 09 	call	0x128e	; 0x128e <fputc>
    1046:	3a 94       	dec	r3
    1048:	f4 cf       	rjmp	.-24     	; 0x1032 <vfprintf+0x174>
    104a:	f5 01       	movw	r30, r10
    104c:	27 fc       	sbrc	r2, 7
    104e:	85 91       	lpm	r24, Z+
    1050:	27 fe       	sbrs	r2, 7
    1052:	81 91       	ld	r24, Z+
    1054:	5f 01       	movw	r10, r30
    1056:	b7 01       	movw	r22, r14
    1058:	90 e0       	ldi	r25, 0x00	; 0
    105a:	0e 94 47 09 	call	0x128e	; 0x128e <fputc>
    105e:	31 10       	cpse	r3, r1
    1060:	3a 94       	dec	r3
    1062:	f1 e0       	ldi	r31, 0x01	; 1
    1064:	4f 1a       	sub	r4, r31
    1066:	51 08       	sbc	r5, r1
    1068:	41 14       	cp	r4, r1
    106a:	51 04       	cpc	r5, r1
    106c:	71 f7       	brne	.-36     	; 0x104a <vfprintf+0x18c>
    106e:	e5 c0       	rjmp	.+458    	; 0x123a <vfprintf+0x37c>
    1070:	84 36       	cpi	r24, 0x64	; 100
    1072:	11 f0       	breq	.+4      	; 0x1078 <vfprintf+0x1ba>
    1074:	89 36       	cpi	r24, 0x69	; 105
    1076:	39 f5       	brne	.+78     	; 0x10c6 <vfprintf+0x208>
    1078:	f8 01       	movw	r30, r16
    107a:	27 ff       	sbrs	r18, 7
    107c:	07 c0       	rjmp	.+14     	; 0x108c <vfprintf+0x1ce>
    107e:	60 81       	ld	r22, Z
    1080:	71 81       	ldd	r23, Z+1	; 0x01
    1082:	82 81       	ldd	r24, Z+2	; 0x02
    1084:	93 81       	ldd	r25, Z+3	; 0x03
    1086:	0c 5f       	subi	r16, 0xFC	; 252
    1088:	1f 4f       	sbci	r17, 0xFF	; 255
    108a:	08 c0       	rjmp	.+16     	; 0x109c <vfprintf+0x1de>
    108c:	60 81       	ld	r22, Z
    108e:	71 81       	ldd	r23, Z+1	; 0x01
    1090:	88 27       	eor	r24, r24
    1092:	77 fd       	sbrc	r23, 7
    1094:	80 95       	com	r24
    1096:	98 2f       	mov	r25, r24
    1098:	0e 5f       	subi	r16, 0xFE	; 254
    109a:	1f 4f       	sbci	r17, 0xFF	; 255
    109c:	2f 76       	andi	r18, 0x6F	; 111
    109e:	b2 2e       	mov	r11, r18
    10a0:	97 ff       	sbrs	r25, 7
    10a2:	09 c0       	rjmp	.+18     	; 0x10b6 <vfprintf+0x1f8>
    10a4:	90 95       	com	r25
    10a6:	80 95       	com	r24
    10a8:	70 95       	com	r23
    10aa:	61 95       	neg	r22
    10ac:	7f 4f       	sbci	r23, 0xFF	; 255
    10ae:	8f 4f       	sbci	r24, 0xFF	; 255
    10b0:	9f 4f       	sbci	r25, 0xFF	; 255
    10b2:	20 68       	ori	r18, 0x80	; 128
    10b4:	b2 2e       	mov	r11, r18
    10b6:	2a e0       	ldi	r18, 0x0A	; 10
    10b8:	30 e0       	ldi	r19, 0x00	; 0
    10ba:	a4 01       	movw	r20, r8
    10bc:	0e 94 79 09 	call	0x12f2	; 0x12f2 <__ultoa_invert>
    10c0:	a8 2e       	mov	r10, r24
    10c2:	a8 18       	sub	r10, r8
    10c4:	44 c0       	rjmp	.+136    	; 0x114e <vfprintf+0x290>
    10c6:	85 37       	cpi	r24, 0x75	; 117
    10c8:	29 f4       	brne	.+10     	; 0x10d4 <vfprintf+0x216>
    10ca:	2f 7e       	andi	r18, 0xEF	; 239
    10cc:	b2 2e       	mov	r11, r18
    10ce:	2a e0       	ldi	r18, 0x0A	; 10
    10d0:	30 e0       	ldi	r19, 0x00	; 0
    10d2:	25 c0       	rjmp	.+74     	; 0x111e <vfprintf+0x260>
    10d4:	f2 2f       	mov	r31, r18
    10d6:	f9 7f       	andi	r31, 0xF9	; 249
    10d8:	bf 2e       	mov	r11, r31
    10da:	8f 36       	cpi	r24, 0x6F	; 111
    10dc:	c1 f0       	breq	.+48     	; 0x110e <vfprintf+0x250>
    10de:	18 f4       	brcc	.+6      	; 0x10e6 <vfprintf+0x228>
    10e0:	88 35       	cpi	r24, 0x58	; 88
    10e2:	79 f0       	breq	.+30     	; 0x1102 <vfprintf+0x244>
    10e4:	b4 c0       	rjmp	.+360    	; 0x124e <vfprintf+0x390>
    10e6:	80 37       	cpi	r24, 0x70	; 112
    10e8:	19 f0       	breq	.+6      	; 0x10f0 <vfprintf+0x232>
    10ea:	88 37       	cpi	r24, 0x78	; 120
    10ec:	21 f0       	breq	.+8      	; 0x10f6 <vfprintf+0x238>
    10ee:	af c0       	rjmp	.+350    	; 0x124e <vfprintf+0x390>
    10f0:	2f 2f       	mov	r18, r31
    10f2:	20 61       	ori	r18, 0x10	; 16
    10f4:	b2 2e       	mov	r11, r18
    10f6:	b4 fe       	sbrs	r11, 4
    10f8:	0d c0       	rjmp	.+26     	; 0x1114 <vfprintf+0x256>
    10fa:	8b 2d       	mov	r24, r11
    10fc:	84 60       	ori	r24, 0x04	; 4
    10fe:	b8 2e       	mov	r11, r24
    1100:	09 c0       	rjmp	.+18     	; 0x1114 <vfprintf+0x256>
    1102:	24 ff       	sbrs	r18, 4
    1104:	0a c0       	rjmp	.+20     	; 0x111a <vfprintf+0x25c>
    1106:	9f 2f       	mov	r25, r31
    1108:	96 60       	ori	r25, 0x06	; 6
    110a:	b9 2e       	mov	r11, r25
    110c:	06 c0       	rjmp	.+12     	; 0x111a <vfprintf+0x25c>
    110e:	28 e0       	ldi	r18, 0x08	; 8
    1110:	30 e0       	ldi	r19, 0x00	; 0
    1112:	05 c0       	rjmp	.+10     	; 0x111e <vfprintf+0x260>
    1114:	20 e1       	ldi	r18, 0x10	; 16
    1116:	30 e0       	ldi	r19, 0x00	; 0
    1118:	02 c0       	rjmp	.+4      	; 0x111e <vfprintf+0x260>
    111a:	20 e1       	ldi	r18, 0x10	; 16
    111c:	32 e0       	ldi	r19, 0x02	; 2
    111e:	f8 01       	movw	r30, r16
    1120:	b7 fe       	sbrs	r11, 7
    1122:	07 c0       	rjmp	.+14     	; 0x1132 <vfprintf+0x274>
    1124:	60 81       	ld	r22, Z
    1126:	71 81       	ldd	r23, Z+1	; 0x01
    1128:	82 81       	ldd	r24, Z+2	; 0x02
    112a:	93 81       	ldd	r25, Z+3	; 0x03
    112c:	0c 5f       	subi	r16, 0xFC	; 252
    112e:	1f 4f       	sbci	r17, 0xFF	; 255
    1130:	06 c0       	rjmp	.+12     	; 0x113e <vfprintf+0x280>
    1132:	60 81       	ld	r22, Z
    1134:	71 81       	ldd	r23, Z+1	; 0x01
    1136:	80 e0       	ldi	r24, 0x00	; 0
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	0e 5f       	subi	r16, 0xFE	; 254
    113c:	1f 4f       	sbci	r17, 0xFF	; 255
    113e:	a4 01       	movw	r20, r8
    1140:	0e 94 79 09 	call	0x12f2	; 0x12f2 <__ultoa_invert>
    1144:	a8 2e       	mov	r10, r24
    1146:	a8 18       	sub	r10, r8
    1148:	fb 2d       	mov	r31, r11
    114a:	ff 77       	andi	r31, 0x7F	; 127
    114c:	bf 2e       	mov	r11, r31
    114e:	b6 fe       	sbrs	r11, 6
    1150:	0b c0       	rjmp	.+22     	; 0x1168 <vfprintf+0x2aa>
    1152:	2b 2d       	mov	r18, r11
    1154:	2e 7f       	andi	r18, 0xFE	; 254
    1156:	a5 14       	cp	r10, r5
    1158:	50 f4       	brcc	.+20     	; 0x116e <vfprintf+0x2b0>
    115a:	b4 fe       	sbrs	r11, 4
    115c:	0a c0       	rjmp	.+20     	; 0x1172 <vfprintf+0x2b4>
    115e:	b2 fc       	sbrc	r11, 2
    1160:	08 c0       	rjmp	.+16     	; 0x1172 <vfprintf+0x2b4>
    1162:	2b 2d       	mov	r18, r11
    1164:	2e 7e       	andi	r18, 0xEE	; 238
    1166:	05 c0       	rjmp	.+10     	; 0x1172 <vfprintf+0x2b4>
    1168:	7a 2c       	mov	r7, r10
    116a:	2b 2d       	mov	r18, r11
    116c:	03 c0       	rjmp	.+6      	; 0x1174 <vfprintf+0x2b6>
    116e:	7a 2c       	mov	r7, r10
    1170:	01 c0       	rjmp	.+2      	; 0x1174 <vfprintf+0x2b6>
    1172:	75 2c       	mov	r7, r5
    1174:	24 ff       	sbrs	r18, 4
    1176:	0d c0       	rjmp	.+26     	; 0x1192 <vfprintf+0x2d4>
    1178:	fe 01       	movw	r30, r28
    117a:	ea 0d       	add	r30, r10
    117c:	f1 1d       	adc	r31, r1
    117e:	80 81       	ld	r24, Z
    1180:	80 33       	cpi	r24, 0x30	; 48
    1182:	11 f4       	brne	.+4      	; 0x1188 <vfprintf+0x2ca>
    1184:	29 7e       	andi	r18, 0xE9	; 233
    1186:	09 c0       	rjmp	.+18     	; 0x119a <vfprintf+0x2dc>
    1188:	22 ff       	sbrs	r18, 2
    118a:	06 c0       	rjmp	.+12     	; 0x1198 <vfprintf+0x2da>
    118c:	73 94       	inc	r7
    118e:	73 94       	inc	r7
    1190:	04 c0       	rjmp	.+8      	; 0x119a <vfprintf+0x2dc>
    1192:	82 2f       	mov	r24, r18
    1194:	86 78       	andi	r24, 0x86	; 134
    1196:	09 f0       	breq	.+2      	; 0x119a <vfprintf+0x2dc>
    1198:	73 94       	inc	r7
    119a:	23 fd       	sbrc	r18, 3
    119c:	13 c0       	rjmp	.+38     	; 0x11c4 <vfprintf+0x306>
    119e:	20 ff       	sbrs	r18, 0
    11a0:	06 c0       	rjmp	.+12     	; 0x11ae <vfprintf+0x2f0>
    11a2:	5a 2c       	mov	r5, r10
    11a4:	73 14       	cp	r7, r3
    11a6:	18 f4       	brcc	.+6      	; 0x11ae <vfprintf+0x2f0>
    11a8:	53 0c       	add	r5, r3
    11aa:	57 18       	sub	r5, r7
    11ac:	73 2c       	mov	r7, r3
    11ae:	73 14       	cp	r7, r3
    11b0:	68 f4       	brcc	.+26     	; 0x11cc <vfprintf+0x30e>
    11b2:	b7 01       	movw	r22, r14
    11b4:	80 e2       	ldi	r24, 0x20	; 32
    11b6:	90 e0       	ldi	r25, 0x00	; 0
    11b8:	2c 87       	std	Y+12, r18	; 0x0c
    11ba:	0e 94 47 09 	call	0x128e	; 0x128e <fputc>
    11be:	73 94       	inc	r7
    11c0:	2c 85       	ldd	r18, Y+12	; 0x0c
    11c2:	f5 cf       	rjmp	.-22     	; 0x11ae <vfprintf+0x2f0>
    11c4:	73 14       	cp	r7, r3
    11c6:	10 f4       	brcc	.+4      	; 0x11cc <vfprintf+0x30e>
    11c8:	37 18       	sub	r3, r7
    11ca:	01 c0       	rjmp	.+2      	; 0x11ce <vfprintf+0x310>
    11cc:	31 2c       	mov	r3, r1
    11ce:	24 ff       	sbrs	r18, 4
    11d0:	12 c0       	rjmp	.+36     	; 0x11f6 <vfprintf+0x338>
    11d2:	b7 01       	movw	r22, r14
    11d4:	80 e3       	ldi	r24, 0x30	; 48
    11d6:	90 e0       	ldi	r25, 0x00	; 0
    11d8:	2c 87       	std	Y+12, r18	; 0x0c
    11da:	0e 94 47 09 	call	0x128e	; 0x128e <fputc>
    11de:	2c 85       	ldd	r18, Y+12	; 0x0c
    11e0:	22 ff       	sbrs	r18, 2
    11e2:	17 c0       	rjmp	.+46     	; 0x1212 <vfprintf+0x354>
    11e4:	21 ff       	sbrs	r18, 1
    11e6:	03 c0       	rjmp	.+6      	; 0x11ee <vfprintf+0x330>
    11e8:	88 e5       	ldi	r24, 0x58	; 88
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	02 c0       	rjmp	.+4      	; 0x11f2 <vfprintf+0x334>
    11ee:	88 e7       	ldi	r24, 0x78	; 120
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	b7 01       	movw	r22, r14
    11f4:	0c c0       	rjmp	.+24     	; 0x120e <vfprintf+0x350>
    11f6:	82 2f       	mov	r24, r18
    11f8:	86 78       	andi	r24, 0x86	; 134
    11fa:	59 f0       	breq	.+22     	; 0x1212 <vfprintf+0x354>
    11fc:	21 fd       	sbrc	r18, 1
    11fe:	02 c0       	rjmp	.+4      	; 0x1204 <vfprintf+0x346>
    1200:	80 e2       	ldi	r24, 0x20	; 32
    1202:	01 c0       	rjmp	.+2      	; 0x1206 <vfprintf+0x348>
    1204:	8b e2       	ldi	r24, 0x2B	; 43
    1206:	27 fd       	sbrc	r18, 7
    1208:	8d e2       	ldi	r24, 0x2D	; 45
    120a:	b7 01       	movw	r22, r14
    120c:	90 e0       	ldi	r25, 0x00	; 0
    120e:	0e 94 47 09 	call	0x128e	; 0x128e <fputc>
    1212:	a5 14       	cp	r10, r5
    1214:	38 f4       	brcc	.+14     	; 0x1224 <vfprintf+0x366>
    1216:	b7 01       	movw	r22, r14
    1218:	80 e3       	ldi	r24, 0x30	; 48
    121a:	90 e0       	ldi	r25, 0x00	; 0
    121c:	0e 94 47 09 	call	0x128e	; 0x128e <fputc>
    1220:	5a 94       	dec	r5
    1222:	f7 cf       	rjmp	.-18     	; 0x1212 <vfprintf+0x354>
    1224:	aa 94       	dec	r10
    1226:	f4 01       	movw	r30, r8
    1228:	ea 0d       	add	r30, r10
    122a:	f1 1d       	adc	r31, r1
    122c:	80 81       	ld	r24, Z
    122e:	b7 01       	movw	r22, r14
    1230:	90 e0       	ldi	r25, 0x00	; 0
    1232:	0e 94 47 09 	call	0x128e	; 0x128e <fputc>
    1236:	a1 10       	cpse	r10, r1
    1238:	f5 cf       	rjmp	.-22     	; 0x1224 <vfprintf+0x366>
    123a:	33 20       	and	r3, r3
    123c:	09 f4       	brne	.+2      	; 0x1240 <vfprintf+0x382>
    123e:	51 ce       	rjmp	.-862    	; 0xee2 <vfprintf+0x24>
    1240:	b7 01       	movw	r22, r14
    1242:	80 e2       	ldi	r24, 0x20	; 32
    1244:	90 e0       	ldi	r25, 0x00	; 0
    1246:	0e 94 47 09 	call	0x128e	; 0x128e <fputc>
    124a:	3a 94       	dec	r3
    124c:	f6 cf       	rjmp	.-20     	; 0x123a <vfprintf+0x37c>
    124e:	f7 01       	movw	r30, r14
    1250:	86 81       	ldd	r24, Z+6	; 0x06
    1252:	97 81       	ldd	r25, Z+7	; 0x07
    1254:	02 c0       	rjmp	.+4      	; 0x125a <vfprintf+0x39c>
    1256:	8f ef       	ldi	r24, 0xFF	; 255
    1258:	9f ef       	ldi	r25, 0xFF	; 255
    125a:	2c 96       	adiw	r28, 0x0c	; 12
    125c:	e2 e1       	ldi	r30, 0x12	; 18
    125e:	0c 94 25 0a 	jmp	0x144a	; 0x144a <__epilogue_restores__>

00001262 <strnlen_P>:
    1262:	fc 01       	movw	r30, r24
    1264:	05 90       	lpm	r0, Z+
    1266:	61 50       	subi	r22, 0x01	; 1
    1268:	70 40       	sbci	r23, 0x00	; 0
    126a:	01 10       	cpse	r0, r1
    126c:	d8 f7       	brcc	.-10     	; 0x1264 <strnlen_P+0x2>
    126e:	80 95       	com	r24
    1270:	90 95       	com	r25
    1272:	8e 0f       	add	r24, r30
    1274:	9f 1f       	adc	r25, r31
    1276:	08 95       	ret

00001278 <strnlen>:
    1278:	fc 01       	movw	r30, r24
    127a:	61 50       	subi	r22, 0x01	; 1
    127c:	70 40       	sbci	r23, 0x00	; 0
    127e:	01 90       	ld	r0, Z+
    1280:	01 10       	cpse	r0, r1
    1282:	d8 f7       	brcc	.-10     	; 0x127a <strnlen+0x2>
    1284:	80 95       	com	r24
    1286:	90 95       	com	r25
    1288:	8e 0f       	add	r24, r30
    128a:	9f 1f       	adc	r25, r31
    128c:	08 95       	ret

0000128e <fputc>:
    128e:	0f 93       	push	r16
    1290:	1f 93       	push	r17
    1292:	cf 93       	push	r28
    1294:	df 93       	push	r29
    1296:	18 2f       	mov	r17, r24
    1298:	09 2f       	mov	r16, r25
    129a:	eb 01       	movw	r28, r22
    129c:	8b 81       	ldd	r24, Y+3	; 0x03
    129e:	81 fd       	sbrc	r24, 1
    12a0:	03 c0       	rjmp	.+6      	; 0x12a8 <fputc+0x1a>
    12a2:	8f ef       	ldi	r24, 0xFF	; 255
    12a4:	9f ef       	ldi	r25, 0xFF	; 255
    12a6:	20 c0       	rjmp	.+64     	; 0x12e8 <fputc+0x5a>
    12a8:	82 ff       	sbrs	r24, 2
    12aa:	10 c0       	rjmp	.+32     	; 0x12cc <fputc+0x3e>
    12ac:	4e 81       	ldd	r20, Y+6	; 0x06
    12ae:	5f 81       	ldd	r21, Y+7	; 0x07
    12b0:	2c 81       	ldd	r18, Y+4	; 0x04
    12b2:	3d 81       	ldd	r19, Y+5	; 0x05
    12b4:	42 17       	cp	r20, r18
    12b6:	53 07       	cpc	r21, r19
    12b8:	7c f4       	brge	.+30     	; 0x12d8 <fputc+0x4a>
    12ba:	e8 81       	ld	r30, Y
    12bc:	f9 81       	ldd	r31, Y+1	; 0x01
    12be:	9f 01       	movw	r18, r30
    12c0:	2f 5f       	subi	r18, 0xFF	; 255
    12c2:	3f 4f       	sbci	r19, 0xFF	; 255
    12c4:	39 83       	std	Y+1, r19	; 0x01
    12c6:	28 83       	st	Y, r18
    12c8:	10 83       	st	Z, r17
    12ca:	06 c0       	rjmp	.+12     	; 0x12d8 <fputc+0x4a>
    12cc:	e8 85       	ldd	r30, Y+8	; 0x08
    12ce:	f9 85       	ldd	r31, Y+9	; 0x09
    12d0:	81 2f       	mov	r24, r17
    12d2:	09 95       	icall
    12d4:	89 2b       	or	r24, r25
    12d6:	29 f7       	brne	.-54     	; 0x12a2 <fputc+0x14>
    12d8:	2e 81       	ldd	r18, Y+6	; 0x06
    12da:	3f 81       	ldd	r19, Y+7	; 0x07
    12dc:	2f 5f       	subi	r18, 0xFF	; 255
    12de:	3f 4f       	sbci	r19, 0xFF	; 255
    12e0:	3f 83       	std	Y+7, r19	; 0x07
    12e2:	2e 83       	std	Y+6, r18	; 0x06
    12e4:	81 2f       	mov	r24, r17
    12e6:	90 2f       	mov	r25, r16
    12e8:	df 91       	pop	r29
    12ea:	cf 91       	pop	r28
    12ec:	1f 91       	pop	r17
    12ee:	0f 91       	pop	r16
    12f0:	08 95       	ret

000012f2 <__ultoa_invert>:
    12f2:	fa 01       	movw	r30, r20
    12f4:	aa 27       	eor	r26, r26
    12f6:	28 30       	cpi	r18, 0x08	; 8
    12f8:	51 f1       	breq	.+84     	; 0x134e <__ultoa_invert+0x5c>
    12fa:	20 31       	cpi	r18, 0x10	; 16
    12fc:	81 f1       	breq	.+96     	; 0x135e <__ultoa_invert+0x6c>
    12fe:	e8 94       	clt
    1300:	6f 93       	push	r22
    1302:	6e 7f       	andi	r22, 0xFE	; 254
    1304:	6e 5f       	subi	r22, 0xFE	; 254
    1306:	7f 4f       	sbci	r23, 0xFF	; 255
    1308:	8f 4f       	sbci	r24, 0xFF	; 255
    130a:	9f 4f       	sbci	r25, 0xFF	; 255
    130c:	af 4f       	sbci	r26, 0xFF	; 255
    130e:	b1 e0       	ldi	r27, 0x01	; 1
    1310:	3e d0       	rcall	.+124    	; 0x138e <__ultoa_invert+0x9c>
    1312:	b4 e0       	ldi	r27, 0x04	; 4
    1314:	3c d0       	rcall	.+120    	; 0x138e <__ultoa_invert+0x9c>
    1316:	67 0f       	add	r22, r23
    1318:	78 1f       	adc	r23, r24
    131a:	89 1f       	adc	r24, r25
    131c:	9a 1f       	adc	r25, r26
    131e:	a1 1d       	adc	r26, r1
    1320:	68 0f       	add	r22, r24
    1322:	79 1f       	adc	r23, r25
    1324:	8a 1f       	adc	r24, r26
    1326:	91 1d       	adc	r25, r1
    1328:	a1 1d       	adc	r26, r1
    132a:	6a 0f       	add	r22, r26
    132c:	71 1d       	adc	r23, r1
    132e:	81 1d       	adc	r24, r1
    1330:	91 1d       	adc	r25, r1
    1332:	a1 1d       	adc	r26, r1
    1334:	20 d0       	rcall	.+64     	; 0x1376 <__ultoa_invert+0x84>
    1336:	09 f4       	brne	.+2      	; 0x133a <__ultoa_invert+0x48>
    1338:	68 94       	set
    133a:	3f 91       	pop	r19
    133c:	2a e0       	ldi	r18, 0x0A	; 10
    133e:	26 9f       	mul	r18, r22
    1340:	11 24       	eor	r1, r1
    1342:	30 19       	sub	r19, r0
    1344:	30 5d       	subi	r19, 0xD0	; 208
    1346:	31 93       	st	Z+, r19
    1348:	de f6       	brtc	.-74     	; 0x1300 <__ultoa_invert+0xe>
    134a:	cf 01       	movw	r24, r30
    134c:	08 95       	ret
    134e:	46 2f       	mov	r20, r22
    1350:	47 70       	andi	r20, 0x07	; 7
    1352:	40 5d       	subi	r20, 0xD0	; 208
    1354:	41 93       	st	Z+, r20
    1356:	b3 e0       	ldi	r27, 0x03	; 3
    1358:	0f d0       	rcall	.+30     	; 0x1378 <__ultoa_invert+0x86>
    135a:	c9 f7       	brne	.-14     	; 0x134e <__ultoa_invert+0x5c>
    135c:	f6 cf       	rjmp	.-20     	; 0x134a <__ultoa_invert+0x58>
    135e:	46 2f       	mov	r20, r22
    1360:	4f 70       	andi	r20, 0x0F	; 15
    1362:	40 5d       	subi	r20, 0xD0	; 208
    1364:	4a 33       	cpi	r20, 0x3A	; 58
    1366:	18 f0       	brcs	.+6      	; 0x136e <__ultoa_invert+0x7c>
    1368:	49 5d       	subi	r20, 0xD9	; 217
    136a:	31 fd       	sbrc	r19, 1
    136c:	40 52       	subi	r20, 0x20	; 32
    136e:	41 93       	st	Z+, r20
    1370:	02 d0       	rcall	.+4      	; 0x1376 <__ultoa_invert+0x84>
    1372:	a9 f7       	brne	.-22     	; 0x135e <__ultoa_invert+0x6c>
    1374:	ea cf       	rjmp	.-44     	; 0x134a <__ultoa_invert+0x58>
    1376:	b4 e0       	ldi	r27, 0x04	; 4
    1378:	a6 95       	lsr	r26
    137a:	97 95       	ror	r25
    137c:	87 95       	ror	r24
    137e:	77 95       	ror	r23
    1380:	67 95       	ror	r22
    1382:	ba 95       	dec	r27
    1384:	c9 f7       	brne	.-14     	; 0x1378 <__ultoa_invert+0x86>
    1386:	00 97       	sbiw	r24, 0x00	; 0
    1388:	61 05       	cpc	r22, r1
    138a:	71 05       	cpc	r23, r1
    138c:	08 95       	ret
    138e:	9b 01       	movw	r18, r22
    1390:	ac 01       	movw	r20, r24
    1392:	0a 2e       	mov	r0, r26
    1394:	06 94       	lsr	r0
    1396:	57 95       	ror	r21
    1398:	47 95       	ror	r20
    139a:	37 95       	ror	r19
    139c:	27 95       	ror	r18
    139e:	ba 95       	dec	r27
    13a0:	c9 f7       	brne	.-14     	; 0x1394 <__ultoa_invert+0xa2>
    13a2:	62 0f       	add	r22, r18
    13a4:	73 1f       	adc	r23, r19
    13a6:	84 1f       	adc	r24, r20
    13a8:	95 1f       	adc	r25, r21
    13aa:	a0 1d       	adc	r26, r0
    13ac:	08 95       	ret

000013ae <__divmodsi4>:
    13ae:	05 2e       	mov	r0, r21
    13b0:	97 fb       	bst	r25, 7
    13b2:	1e f4       	brtc	.+6      	; 0x13ba <__divmodsi4+0xc>
    13b4:	00 94       	com	r0
    13b6:	0e 94 ee 09 	call	0x13dc	; 0x13dc <__negsi2>
    13ba:	57 fd       	sbrc	r21, 7
    13bc:	07 d0       	rcall	.+14     	; 0x13cc <__divmodsi4_neg2>
    13be:	0e 94 40 0a 	call	0x1480	; 0x1480 <__udivmodsi4>
    13c2:	07 fc       	sbrc	r0, 7
    13c4:	03 d0       	rcall	.+6      	; 0x13cc <__divmodsi4_neg2>
    13c6:	4e f4       	brtc	.+18     	; 0x13da <__divmodsi4_exit>
    13c8:	0c 94 ee 09 	jmp	0x13dc	; 0x13dc <__negsi2>

000013cc <__divmodsi4_neg2>:
    13cc:	50 95       	com	r21
    13ce:	40 95       	com	r20
    13d0:	30 95       	com	r19
    13d2:	21 95       	neg	r18
    13d4:	3f 4f       	sbci	r19, 0xFF	; 255
    13d6:	4f 4f       	sbci	r20, 0xFF	; 255
    13d8:	5f 4f       	sbci	r21, 0xFF	; 255

000013da <__divmodsi4_exit>:
    13da:	08 95       	ret

000013dc <__negsi2>:
    13dc:	90 95       	com	r25
    13de:	80 95       	com	r24
    13e0:	70 95       	com	r23
    13e2:	61 95       	neg	r22
    13e4:	7f 4f       	sbci	r23, 0xFF	; 255
    13e6:	8f 4f       	sbci	r24, 0xFF	; 255
    13e8:	9f 4f       	sbci	r25, 0xFF	; 255
    13ea:	08 95       	ret

000013ec <__muluhisi3>:
    13ec:	0e 94 62 0a 	call	0x14c4	; 0x14c4 <__umulhisi3>
    13f0:	a5 9f       	mul	r26, r21
    13f2:	90 0d       	add	r25, r0
    13f4:	b4 9f       	mul	r27, r20
    13f6:	90 0d       	add	r25, r0
    13f8:	a4 9f       	mul	r26, r20
    13fa:	80 0d       	add	r24, r0
    13fc:	91 1d       	adc	r25, r1
    13fe:	11 24       	eor	r1, r1
    1400:	08 95       	ret

00001402 <__mulshisi3>:
    1402:	b7 ff       	sbrs	r27, 7
    1404:	0c 94 f6 09 	jmp	0x13ec	; 0x13ec <__muluhisi3>

00001408 <__mulohisi3>:
    1408:	0e 94 f6 09 	call	0x13ec	; 0x13ec <__muluhisi3>
    140c:	82 1b       	sub	r24, r18
    140e:	93 0b       	sbc	r25, r19
    1410:	08 95       	ret

00001412 <__prologue_saves__>:
    1412:	2f 92       	push	r2
    1414:	3f 92       	push	r3
    1416:	4f 92       	push	r4
    1418:	5f 92       	push	r5
    141a:	6f 92       	push	r6
    141c:	7f 92       	push	r7
    141e:	8f 92       	push	r8
    1420:	9f 92       	push	r9
    1422:	af 92       	push	r10
    1424:	bf 92       	push	r11
    1426:	cf 92       	push	r12
    1428:	df 92       	push	r13
    142a:	ef 92       	push	r14
    142c:	ff 92       	push	r15
    142e:	0f 93       	push	r16
    1430:	1f 93       	push	r17
    1432:	cf 93       	push	r28
    1434:	df 93       	push	r29
    1436:	cd b7       	in	r28, 0x3d	; 61
    1438:	de b7       	in	r29, 0x3e	; 62
    143a:	ca 1b       	sub	r28, r26
    143c:	db 0b       	sbc	r29, r27
    143e:	0f b6       	in	r0, 0x3f	; 63
    1440:	f8 94       	cli
    1442:	de bf       	out	0x3e, r29	; 62
    1444:	0f be       	out	0x3f, r0	; 63
    1446:	cd bf       	out	0x3d, r28	; 61
    1448:	09 94       	ijmp

0000144a <__epilogue_restores__>:
    144a:	2a 88       	ldd	r2, Y+18	; 0x12
    144c:	39 88       	ldd	r3, Y+17	; 0x11
    144e:	48 88       	ldd	r4, Y+16	; 0x10
    1450:	5f 84       	ldd	r5, Y+15	; 0x0f
    1452:	6e 84       	ldd	r6, Y+14	; 0x0e
    1454:	7d 84       	ldd	r7, Y+13	; 0x0d
    1456:	8c 84       	ldd	r8, Y+12	; 0x0c
    1458:	9b 84       	ldd	r9, Y+11	; 0x0b
    145a:	aa 84       	ldd	r10, Y+10	; 0x0a
    145c:	b9 84       	ldd	r11, Y+9	; 0x09
    145e:	c8 84       	ldd	r12, Y+8	; 0x08
    1460:	df 80       	ldd	r13, Y+7	; 0x07
    1462:	ee 80       	ldd	r14, Y+6	; 0x06
    1464:	fd 80       	ldd	r15, Y+5	; 0x05
    1466:	0c 81       	ldd	r16, Y+4	; 0x04
    1468:	1b 81       	ldd	r17, Y+3	; 0x03
    146a:	aa 81       	ldd	r26, Y+2	; 0x02
    146c:	b9 81       	ldd	r27, Y+1	; 0x01
    146e:	ce 0f       	add	r28, r30
    1470:	d1 1d       	adc	r29, r1
    1472:	0f b6       	in	r0, 0x3f	; 63
    1474:	f8 94       	cli
    1476:	de bf       	out	0x3e, r29	; 62
    1478:	0f be       	out	0x3f, r0	; 63
    147a:	cd bf       	out	0x3d, r28	; 61
    147c:	ed 01       	movw	r28, r26
    147e:	08 95       	ret

00001480 <__udivmodsi4>:
    1480:	a1 e2       	ldi	r26, 0x21	; 33
    1482:	1a 2e       	mov	r1, r26
    1484:	aa 1b       	sub	r26, r26
    1486:	bb 1b       	sub	r27, r27
    1488:	fd 01       	movw	r30, r26
    148a:	0d c0       	rjmp	.+26     	; 0x14a6 <__udivmodsi4_ep>

0000148c <__udivmodsi4_loop>:
    148c:	aa 1f       	adc	r26, r26
    148e:	bb 1f       	adc	r27, r27
    1490:	ee 1f       	adc	r30, r30
    1492:	ff 1f       	adc	r31, r31
    1494:	a2 17       	cp	r26, r18
    1496:	b3 07       	cpc	r27, r19
    1498:	e4 07       	cpc	r30, r20
    149a:	f5 07       	cpc	r31, r21
    149c:	20 f0       	brcs	.+8      	; 0x14a6 <__udivmodsi4_ep>
    149e:	a2 1b       	sub	r26, r18
    14a0:	b3 0b       	sbc	r27, r19
    14a2:	e4 0b       	sbc	r30, r20
    14a4:	f5 0b       	sbc	r31, r21

000014a6 <__udivmodsi4_ep>:
    14a6:	66 1f       	adc	r22, r22
    14a8:	77 1f       	adc	r23, r23
    14aa:	88 1f       	adc	r24, r24
    14ac:	99 1f       	adc	r25, r25
    14ae:	1a 94       	dec	r1
    14b0:	69 f7       	brne	.-38     	; 0x148c <__udivmodsi4_loop>
    14b2:	60 95       	com	r22
    14b4:	70 95       	com	r23
    14b6:	80 95       	com	r24
    14b8:	90 95       	com	r25
    14ba:	9b 01       	movw	r18, r22
    14bc:	ac 01       	movw	r20, r24
    14be:	bd 01       	movw	r22, r26
    14c0:	cf 01       	movw	r24, r30
    14c2:	08 95       	ret

000014c4 <__umulhisi3>:
    14c4:	a2 9f       	mul	r26, r18
    14c6:	b0 01       	movw	r22, r0
    14c8:	b3 9f       	mul	r27, r19
    14ca:	c0 01       	movw	r24, r0
    14cc:	a3 9f       	mul	r26, r19
    14ce:	70 0d       	add	r23, r0
    14d0:	81 1d       	adc	r24, r1
    14d2:	11 24       	eor	r1, r1
    14d4:	91 1d       	adc	r25, r1
    14d6:	b2 9f       	mul	r27, r18
    14d8:	70 0d       	add	r23, r0
    14da:	81 1d       	adc	r24, r1
    14dc:	11 24       	eor	r1, r1
    14de:	91 1d       	adc	r25, r1
    14e0:	08 95       	ret

000014e2 <_exit>:
    14e2:	f8 94       	cli

000014e4 <__stop_program>:
    14e4:	ff cf       	rjmp	.-2      	; 0x14e4 <__stop_program>
