// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module udpRxEngine (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxUdpDataIn_TVALID,
        ureDataPayload_V_din,
        ureDataPayload_V_full_n,
        ureDataPayload_V_write,
        ureMetaData_V_din,
        ureMetaData_V_full_n,
        ureMetaData_V_write,
        rxUdpDataIn_TDATA,
        rxUdpDataIn_TREADY,
        rxUdpDataIn_TKEEP,
        rxUdpDataIn_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   rxUdpDataIn_TVALID;
output  [576:0] ureDataPayload_V_din;
input   ureDataPayload_V_full_n;
output   ureDataPayload_V_write;
output  [96:0] ureMetaData_V_din;
input   ureMetaData_V_full_n;
output   ureMetaData_V_write;
input  [511:0] rxUdpDataIn_TDATA;
output   rxUdpDataIn_TREADY;
input  [63:0] rxUdpDataIn_TKEEP;
input  [0:0] rxUdpDataIn_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[576:0] ureDataPayload_V_din;
reg ureDataPayload_V_write;
reg ureMetaData_V_write;
reg rxUdpDataIn_TREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [1:0] ure_state_load_load_fu_223_p1;
wire   [0:0] grp_nbreadreq_fu_136_p5;
reg    ap_predicate_op7_read_state1;
reg    ap_predicate_op22_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] ure_state_load_reg_537;
reg   [0:0] tmp_5_reg_541;
reg    ap_predicate_op64_write_state2;
reg   [0:0] tmp_reg_563;
reg    ap_predicate_op71_write_state2;
reg   [0:0] tmp_last_V_reg_567;
reg    ap_predicate_op74_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [1:0] ure_state;
reg   [511:0] prevWord_data_V;
reg   [63:0] prevWord_keep_V_1;
reg    rxUdpDataIn_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    ureMetaData_V_blk_n;
reg    ureDataPayload_V_blk_n;
reg   [287:0] reg_215;
reg   [35:0] reg_219;
wire   [223:0] trunc_ln647_fu_233_p1;
reg   [223:0] trunc_ln647_reg_548;
wire   [27:0] trunc_ln647_10_fu_237_p1;
reg   [27:0] trunc_ln647_10_reg_553;
wire   [0:0] p_Result_s_fu_249_p2;
wire   [0:0] grp_fu_191_p1;
reg   [7:0] p_Result_237_i_i_reg_571;
reg   [7:0] p_Result_237_1_i_i_reg_576;
reg   [7:0] p_Result_237_2_i_i_reg_581;
reg   [7:0] p_Result_237_3_i_i_reg_586;
reg   [7:0] p_Result_237_i53_i_reg_591;
reg   [7:0] p_Result_237_1_i_reg_596;
reg   [7:0] p_Result_237_2_i_reg_601;
reg   [7:0] p_Result_237_3_i_reg_606;
reg   [7:0] p_Result_239_i58_i_reg_611;
reg   [7:0] p_Result_239_1_i_reg_616;
reg   [7:0] p_Result_239_i61_i_reg_621;
reg   [7:0] p_Result_239_1_i1_reg_626;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_V_3_reg_172;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_last_V_3_reg_172;
wire   [1:0] select_ln173_fu_255_p3;
wire   [511:0] p_Result_17_fu_438_p5;
wire   [511:0] p_Result_19_fu_487_p1;
wire   [63:0] p_Result_18_fu_456_p5;
wire   [63:0] p_Result_20_fu_491_p1;
wire   [576:0] tmp_3_fu_419_p4;
reg    ap_block_pp0_stage0_01001;
wire   [576:0] tmp_2_fu_474_p6;
wire   [576:0] tmp_1_fu_514_p4;
wire   [0:0] tmp_11_fu_241_p3;
wire   [287:0] trunc_ln414_fu_403_p1;
wire   [35:0] trunc_ln414_2_fu_411_p1;
wire   [63:0] p_Result_22_fu_415_p1;
wire   [511:0] p_Result_21_fu_407_p1;
wire   [35:0] trunc_ln414_4_fu_434_p1;
wire   [287:0] trunc_ln414_3_fu_430_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_191;
reg    ap_condition_154;
reg    ap_condition_103;
reg    ap_condition_193;
reg    ap_condition_223;
reg    ap_condition_198;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ure_state = 2'd0;
#0 prevWord_data_V = 512'd0;
#0 prevWord_keep_V_1 = 64'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_103)) begin
        if ((1'b1 == ap_condition_154)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_3_reg_172 <= p_Result_s_fu_249_p2;
        end else if ((1'b1 == ap_condition_191)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_3_reg_172 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_3_reg_172 <= ap_phi_reg_pp0_iter0_tmp_last_V_3_reg_172;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_193)) begin
        if (((ure_state_load_reg_537 == 2'd0) & (tmp_reg_563 == 1'd1))) begin
            prevWord_data_V <= p_Result_19_fu_487_p1;
        end else if (((tmp_5_reg_541 == 1'd1) & (ure_state_load_reg_537 == 2'd1))) begin
            prevWord_data_V <= p_Result_17_fu_438_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_193)) begin
        if (((ure_state_load_reg_537 == 2'd0) & (tmp_reg_563 == 1'd1))) begin
            prevWord_keep_V_1 <= p_Result_20_fu_491_p1;
        end else if (((tmp_5_reg_541 == 1'd1) & (ure_state_load_reg_537 == 2'd1))) begin
            prevWord_keep_V_1 <= p_Result_18_fu_456_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_103)) begin
        if ((1'b1 == ap_condition_198)) begin
            ure_state <= 2'd1;
        end else if ((1'b1 == ap_condition_154)) begin
            ure_state <= select_ln173_fu_255_p3;
        end else if ((ure_state_load_load_fu_223_p1 == 2'd2)) begin
            ure_state <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_136_p5 == 1'd1) & (ure_state == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_237_1_i_i_reg_576 <= {{rxUdpDataIn_TDATA[119:112]}};
        p_Result_237_1_i_reg_596 <= {{rxUdpDataIn_TDATA[151:144]}};
        p_Result_237_2_i_i_reg_581 <= {{rxUdpDataIn_TDATA[111:104]}};
        p_Result_237_2_i_reg_601 <= {{rxUdpDataIn_TDATA[143:136]}};
        p_Result_237_3_i_i_reg_586 <= {{rxUdpDataIn_TDATA[103:96]}};
        p_Result_237_3_i_reg_606 <= {{rxUdpDataIn_TDATA[135:128]}};
        p_Result_237_i53_i_reg_591 <= {{rxUdpDataIn_TDATA[159:152]}};
        p_Result_237_i_i_reg_571 <= {{rxUdpDataIn_TDATA[127:120]}};
        p_Result_239_1_i1_reg_626 <= {{rxUdpDataIn_TDATA[183:176]}};
        p_Result_239_1_i_reg_616 <= {{rxUdpDataIn_TDATA[167:160]}};
        p_Result_239_i58_i_reg_611 <= {{rxUdpDataIn_TDATA[175:168]}};
        p_Result_239_i61_i_reg_621 <= {{rxUdpDataIn_TDATA[191:184]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_136_p5 == 1'd1) & (ure_state == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_136_p5 == 1'd1) & (ure_state == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_215 <= {{rxUdpDataIn_TDATA[511:224]}};
        reg_219 <= {{rxUdpDataIn_TKEEP[63:28]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ure_state == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_5_reg_541 <= grp_nbreadreq_fu_136_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_136_p5 == 1'd1) & (ure_state == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_last_V_reg_567 <= rxUdpDataIn_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ure_state == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_563 <= grp_nbreadreq_fu_136_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_136_p5 == 1'd1) & (ure_state == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln647_10_reg_553 <= trunc_ln647_10_fu_237_p1;
        trunc_ln647_reg_548 <= trunc_ln647_fu_233_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ure_state_load_reg_537 <= ure_state;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op22_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op7_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        rxUdpDataIn_TDATA_blk_n = rxUdpDataIn_TVALID;
    end else begin
        rxUdpDataIn_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op22_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op7_read_state1 == 1'b1)))) begin
        rxUdpDataIn_TREADY = 1'b1;
    end else begin
        rxUdpDataIn_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op74_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op64_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ure_state_load_reg_537 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ureDataPayload_V_blk_n = ureDataPayload_V_full_n;
    end else begin
        ureDataPayload_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_223)) begin
        if ((ap_predicate_op74_write_state2 == 1'b1)) begin
            ureDataPayload_V_din = tmp_1_fu_514_p4;
        end else if ((ap_predicate_op64_write_state2 == 1'b1)) begin
            ureDataPayload_V_din = tmp_2_fu_474_p6;
        end else if ((ure_state_load_reg_537 == 2'd2)) begin
            ureDataPayload_V_din = tmp_3_fu_419_p4;
        end else begin
            ureDataPayload_V_din = 'bx;
        end
    end else begin
        ureDataPayload_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op74_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op64_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ure_state_load_reg_537 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ureDataPayload_V_write = 1'b1;
    end else begin
        ureDataPayload_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op71_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ureMetaData_V_blk_n = ureMetaData_V_full_n;
    end else begin
        ureMetaData_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op71_write_state2 == 1'b1))) begin
        ureMetaData_V_write = 1'b1;
    end else begin
        ureMetaData_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ureMetaData_V_full_n == 1'b0) & (ap_predicate_op71_write_state2 == 1'b1)) | ((ureDataPayload_V_full_n == 1'b0) & (ap_predicate_op74_write_state2 == 1'b1)) | ((ureDataPayload_V_full_n == 1'b0) & (ap_predicate_op64_write_state2 == 1'b1)) | ((ure_state_load_reg_537 == 2'd2) & (ureDataPayload_V_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rxUdpDataIn_TVALID == 1'b0) & (ap_predicate_op22_read_state1 == 1'b1)) | ((rxUdpDataIn_TVALID == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ureMetaData_V_full_n == 1'b0) & (ap_predicate_op71_write_state2 == 1'b1)) | ((ureDataPayload_V_full_n == 1'b0) & (ap_predicate_op74_write_state2 == 1'b1)) | ((ureDataPayload_V_full_n == 1'b0) & (ap_predicate_op64_write_state2 == 1'b1)) | ((ure_state_load_reg_537 == 2'd2) & (ureDataPayload_V_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rxUdpDataIn_TVALID == 1'b0) & (ap_predicate_op22_read_state1 == 1'b1)) | ((rxUdpDataIn_TVALID == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ureMetaData_V_full_n == 1'b0) & (ap_predicate_op71_write_state2 == 1'b1)) | ((ureDataPayload_V_full_n == 1'b0) & (ap_predicate_op74_write_state2 == 1'b1)) | ((ureDataPayload_V_full_n == 1'b0) & (ap_predicate_op64_write_state2 == 1'b1)) | ((ure_state_load_reg_537 == 2'd2) & (ureDataPayload_V_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rxUdpDataIn_TVALID == 1'b0) & (ap_predicate_op22_read_state1 == 1'b1)) | ((rxUdpDataIn_TVALID == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rxUdpDataIn_TVALID == 1'b0) & (ap_predicate_op22_read_state1 == 1'b1)) | ((rxUdpDataIn_TVALID == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ureMetaData_V_full_n == 1'b0) & (ap_predicate_op71_write_state2 == 1'b1)) | ((ureDataPayload_V_full_n == 1'b0) & (ap_predicate_op74_write_state2 == 1'b1)) | ((ureDataPayload_V_full_n == 1'b0) & (ap_predicate_op64_write_state2 == 1'b1)) | ((ure_state_load_reg_537 == 2'd2) & (ureDataPayload_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_103 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_154 = ((grp_fu_191_p1 == 1'd1) & (grp_nbreadreq_fu_136_p5 == 1'd1) & (ure_state == 2'd1));
end

always @ (*) begin
    ap_condition_191 = ((grp_nbreadreq_fu_136_p5 == 1'd1) & (ure_state == 2'd1) & (grp_fu_191_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_193 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_198 = ((grp_nbreadreq_fu_136_p5 == 1'd1) & (ure_state == 2'd0) & (grp_fu_191_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_223 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_tmp_last_V_3_reg_172 = 'bx;

always @ (*) begin
    ap_predicate_op22_read_state1 = ((grp_nbreadreq_fu_136_p5 == 1'd1) & (ure_state == 2'd0));
end

always @ (*) begin
    ap_predicate_op64_write_state2 = ((tmp_5_reg_541 == 1'd1) & (ure_state_load_reg_537 == 2'd1));
end

always @ (*) begin
    ap_predicate_op71_write_state2 = ((ure_state_load_reg_537 == 2'd0) & (tmp_reg_563 == 1'd1));
end

always @ (*) begin
    ap_predicate_op74_write_state2 = ((ure_state_load_reg_537 == 2'd0) & (tmp_last_V_reg_567 == 1'd1) & (tmp_reg_563 == 1'd1));
end

always @ (*) begin
    ap_predicate_op7_read_state1 = ((grp_nbreadreq_fu_136_p5 == 1'd1) & (ure_state == 2'd1));
end

assign grp_fu_191_p1 = rxUdpDataIn_TLAST;

assign grp_nbreadreq_fu_136_p5 = rxUdpDataIn_TVALID;

assign p_Result_17_fu_438_p5 = {{prevWord_data_V[511:288]}, {reg_215}};

assign p_Result_18_fu_456_p5 = {{prevWord_keep_V_1[63:36]}, {reg_219}};

assign p_Result_19_fu_487_p1 = reg_215;

assign p_Result_20_fu_491_p1 = reg_219;

assign p_Result_21_fu_407_p1 = trunc_ln414_fu_403_p1;

assign p_Result_22_fu_415_p1 = trunc_ln414_2_fu_411_p1;

assign p_Result_s_fu_249_p2 = (tmp_11_fu_241_p3 ^ 1'd1);

assign select_ln173_fu_255_p3 = ((tmp_11_fu_241_p3[0:0] === 1'b1) ? 2'd2 : 2'd0);

assign tmp_11_fu_241_p3 = rxUdpDataIn_TKEEP[32'd28];

assign tmp_1_fu_514_p4 = {{{{1'd1}, {p_Result_20_fu_491_p1}}}, {p_Result_19_fu_487_p1}};

assign tmp_2_fu_474_p6 = {{{{{ap_phi_reg_pp0_iter1_tmp_last_V_3_reg_172}, {trunc_ln647_10_reg_553}}, {trunc_ln414_4_fu_434_p1}}, {trunc_ln647_reg_548}}, {trunc_ln414_3_fu_430_p1}};

assign tmp_3_fu_419_p4 = {{{{1'd1}, {p_Result_22_fu_415_p1}}}, {p_Result_21_fu_407_p1}};

assign trunc_ln414_2_fu_411_p1 = prevWord_keep_V_1[35:0];

assign trunc_ln414_3_fu_430_p1 = prevWord_data_V[287:0];

assign trunc_ln414_4_fu_434_p1 = prevWord_keep_V_1[35:0];

assign trunc_ln414_fu_403_p1 = prevWord_data_V[287:0];

assign trunc_ln647_10_fu_237_p1 = rxUdpDataIn_TKEEP[27:0];

assign trunc_ln647_fu_233_p1 = rxUdpDataIn_TDATA[223:0];

assign ureMetaData_V_din = {{{{{{{{{{{{{{{{{{{{{{{{1'd1}, {p_Result_239_1_i1_reg_626}}}, {p_Result_239_i61_i_reg_621}}}, {p_Result_239_1_i_reg_616}}}, {p_Result_239_i58_i_reg_611}}}, {p_Result_237_3_i_reg_606}}}, {p_Result_237_2_i_reg_601}}}, {p_Result_237_1_i_reg_596}}}, {p_Result_237_i53_i_reg_591}}}, {p_Result_237_3_i_i_reg_586}}}, {p_Result_237_2_i_i_reg_581}}}, {p_Result_237_1_i_i_reg_576}}}, {p_Result_237_i_i_reg_571}};

assign ure_state_load_load_fu_223_p1 = ure_state;

endmodule //udpRxEngine
