// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low



// Design a 3-bit adder (carry-out is the least significant bit of the sum)

module adder(input [2:0] a,
input [2:0] b,
output [2:0] s,
output c
);

// Design a 3-bit adder with carry-out.

// Design a 4-bit adder with carry-out.

// Design an 8-bit adder with carry-out.

// Design an 8-bit adder with carry-out.

// Design a 16-bit adder with carry-out.

// Design a 32-bit adder with carry-out.

// Design a 64-bit adder with carry-out.

// Design a 128-bit adder with carry-out.

// Design a 256-bit adder with carry-out.

// Design aendmodule
