module wideexpr_00914(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 6'b101011;
  assign y1 = 4'sb0100;
  assign y2 = (((ctrl[7]?($signed(u5))&(6'sb111010):($signed(s7))&(($signed(1'sb1))>>>((s6)^(5'b11111)))))<<(((5'sb00001)>>>(4'sb1001))<<(((ctrl[7]?-(s0):(1'sb1)<<<(s3)))>>(($signed(s7))>>(6'sb001001)))))&({s4});
  assign y3 = 2'sb01;
  assign y4 = $signed(s5);
  assign y5 = (5'b00010)^~(s1);
  assign y6 = ($signed(s0))>>(((-({1{2'sb11}}))<<($unsigned(($signed({3{4'b1101}}))<<<($signed(s0)))))<=(+((({-(4'sb1001),+(u6)})-(u4))^({4{s3}}))));
  assign y7 = $signed({2{$unsigned((ctrl[4]?s5:((u1)>(4'b0111))>>>(s0)))}});
endmodule
