 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 5
Design : fir
Version: R-2020.09-SP5
Date   : Mon Mar 17 01:55:21 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: data_cnt_reg[18]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: data_cnt_reg[18]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  data_cnt_reg[18]/CK (DFFRXL)             0.00       0.50 r
  data_cnt_reg[18]/QN (DFFRXL)             0.18       0.68 r
  U3162/Y (AOI32XL)                        0.06       0.74 f
  data_cnt_reg[18]/D (DFFRXL)              0.00       0.74 f
  data arrival time                                   0.74

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  data_cnt_reg[18]/CK (DFFRXL)             0.00       0.60 r
  library hold time                        0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: data_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: data_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  data_cnt_reg[4]/CK (DFFRXL)              0.00       0.50 r
  data_cnt_reg[4]/QN (DFFRXL)              0.17       0.67 r
  U3143/Y (OAI32XL)                        0.08       0.75 f
  data_cnt_reg[4]/D (DFFRXL)               0.00       0.75 f
  data arrival time                                   0.75

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  data_cnt_reg[4]/CK (DFFRXL)              0.00       0.60 r
  library hold time                        0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: tap_addr_generator_reg[2]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: tap_addr_generator_reg[2]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock axis_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  tap_addr_generator_reg[2]/CK (DFFRQXL)                  0.00       0.50 r
  tap_addr_generator_reg[2]/Q (DFFRQXL)                   0.24       0.74 r
  U2692/Y (NOR2XL)                                        0.04       0.79 f
  tap_addr_generator_reg[2]/D (DFFRQXL)                   0.00       0.79 f
  data arrival time                                                  0.79

  clock axis_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  clock uncertainty                                       0.10       0.60
  tap_addr_generator_reg[2]/CK (DFFRQXL)                  0.00       0.60 r
  library hold time                                       0.02       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: y_latch_reg[0]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: y_latch_reg[0]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  y_latch_reg[0]/CK (DFFRHQX1)             0.00       0.50 r
  y_latch_reg[0]/Q (DFFRHQX1)              0.13       0.63 f
  U1552/Y (INVXL)                          0.04       0.67 r
  U3073/Y (AOI22XL)                        0.06       0.73 f
  y_latch_reg[0]/D (DFFRHQX1)              0.00       0.73 f
  data arrival time                                   0.73

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  y_latch_reg[0]/CK (DFFRHQX1)             0.00       0.60 r
  library hold time                       -0.03       0.57
  data required time                                  0.57
  -----------------------------------------------------------
  data required time                                  0.57
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: sm_state_reg[2]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: sm_state_reg[0]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  sm_state_reg[2]/CK (DFFRQXL)             0.00       0.50 r
  sm_state_reg[2]/Q (DFFRQXL)              0.26       0.76 r
  U1381/Y (NOR3XL)                         0.05       0.81 f
  sm_state_reg[0]/D (DFFRQXL)              0.00       0.81 f
  data arrival time                                   0.81

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  sm_state_reg[0]/CK (DFFRQXL)             0.00       0.60 r
  library hold time                        0.02       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.18


1
