#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00699C70 .scope module, "dff2" "dff2" 2 23;
 .timescale 0 0;
v0069C4D0_0 .net "clear", 0 0, C4<z>; 0 drivers
v0069C720_0 .net "clk", 0 0, C4<z>; 0 drivers
v0069CE60_0 .net "d", 0 0, C4<z>; 0 drivers
v005CBDF0_0 .net "preset", 0 0, C4<z>; 0 drivers
v0069C378_0 .var "q", 0 0;
v0069C900_0 .var "qnot", 0 0;
E_005CA650 .event posedge, v005CBDF0_0, v0069C4D0_0, v0069C720_0;
S_00699FA0 .scope module, "teste" "teste" 3 31;
 .timescale 0 0;
v005EF660_0 .var "a", 0 0;
v005EF6B8_0 .net "clock", 0 0, v005EF608_0; 1 drivers
RS_005CC1FC/0/0 .resolv tri, L_005EF768, L_005EF818, L_005EF8C8, L_005EF978;
RS_005CC1FC/0/4 .resolv tri, L_005EFA28, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005CC1FC .resolv tri, RS_005CC1FC/0/0, RS_005CC1FC/0/4, C4<zzzzz>, C4<zzzzz>;
v005EF710_0 .net8 "saida", 4 0, RS_005CC1FC; 5 drivers
S_0069A248 .scope module, "clk" "clock" 3 35, 4 10, S_00699FA0;
 .timescale 0 0;
v005EF608_0 .var "clk", 0 0;
S_00699E90 .scope module, "SRL1" "shiftRegisterLeft" 3 37, 3 12, S_00699FA0;
 .timescale 0 0;
L_005B8200 .functor OR 1, v005EF660_0, L_005EF7C0, C4<0>, C4<0>;
L_005B81C8 .functor OR 1, v005EF660_0, L_005EF870, C4<0>, C4<0>;
L_005B82E0 .functor OR 1, v005EF660_0, L_005EF920, C4<0>, C4<0>;
L_005B8388 .functor OR 1, v005EF660_0, L_005EF9D0, C4<0>, C4<0>;
v005EF1E8_0 .net *"_s11", 0 0, L_005EF920; 1 drivers
v005EF240_0 .net *"_s15", 0 0, L_005EF9D0; 1 drivers
v005EF298_0 .net *"_s3", 0 0, L_005EF7C0; 1 drivers
v005EF2F0_0 .net *"_s7", 0 0, L_005EF870; 1 drivers
v005EF348_0 .net "a", 0 0, v005EF660_0; 1 drivers
v005EF3A0_0 .net "a1", 0 0, L_005B8200; 1 drivers
v005EF3F8_0 .net "a2", 0 0, L_005B81C8; 1 drivers
v005EF450_0 .net "a3", 0 0, L_005B82E0; 1 drivers
v005EF4A8_0 .net "a4", 0 0, L_005B8388; 1 drivers
v005EF500_0 .alias "clk", 0 0, v005EF6B8_0;
RS_005CC0C4/0/0 .resolv tri, v005EEC10_0, v005EED70_0, v005EEED0_0, v005EF030_0;
RS_005CC0C4/0/4 .resolv tri, v005EF190_0, C4<z>, C4<z>, C4<z>;
RS_005CC0C4 .resolv tri, RS_005CC0C4/0/0, RS_005CC0C4/0/4, C4<z>, C4<z>;
v005EF558_0 .net8 "nots", 0 0, RS_005CC0C4; 5 drivers
v005EF5B0_0 .alias "s", 4 0, v005EF710_0;
L_005EF768 .part/pv v005EF138_0, 0, 1, 5;
L_005EF7C0 .part RS_005CC1FC, 0, 1;
L_005EF818 .part/pv v005EEFD8_0, 1, 1, 5;
L_005EF870 .part RS_005CC1FC, 1, 1;
L_005EF8C8 .part/pv v005EEE78_0, 2, 1, 5;
L_005EF920 .part RS_005CC1FC, 2, 1;
L_005EF978 .part/pv v005EED18_0, 3, 1, 5;
L_005EF9D0 .part RS_005CC1FC, 3, 1;
L_005EFA28 .part/pv v005C8D70_0, 4, 1, 5;
S_0069A1C0 .scope module, "DFF0" "dff" 3 16, 2 10, S_00699E90;
 .timescale 0 0;
v005EF088_0 .alias "clk", 0 0, v005EF6B8_0;
v005EF0E0_0 .alias "d", 0 0, v005EF348_0;
v005EF138_0 .var "q", 0 0;
v005EF190_0 .var "qnot", 0 0;
S_0069A138 .scope module, "DFF1" "dff" 3 18, 2 10, S_00699E90;
 .timescale 0 0;
v005EEF28_0 .alias "clk", 0 0, v005EF6B8_0;
v005EEF80_0 .alias "d", 0 0, v005EF3A0_0;
v005EEFD8_0 .var "q", 0 0;
v005EF030_0 .var "qnot", 0 0;
S_0069A0B0 .scope module, "DFF2" "dff" 3 20, 2 10, S_00699E90;
 .timescale 0 0;
v005EEDC8_0 .alias "clk", 0 0, v005EF6B8_0;
v005EEE20_0 .alias "d", 0 0, v005EF3F8_0;
v005EEE78_0 .var "q", 0 0;
v005EEED0_0 .var "qnot", 0 0;
S_0069A028 .scope module, "DFF3" "dff" 3 22, 2 10, S_00699E90;
 .timescale 0 0;
v005EEC68_0 .alias "clk", 0 0, v005EF6B8_0;
v005EECC0_0 .alias "d", 0 0, v005EF450_0;
v005EED18_0 .var "q", 0 0;
v005EED70_0 .var "qnot", 0 0;
S_00699B60 .scope module, "DFF4" "dff" 3 24, 2 10, S_00699E90;
 .timescale 0 0;
v0069C958_0 .alias "clk", 0 0, v005EF6B8_0;
v005C8D18_0 .alias "d", 0 0, v005EF4A8_0;
v005C8D70_0 .var "q", 0 0;
v005EEC10_0 .var "qnot", 0 0;
E_005CA670 .event posedge, v0069C958_0;
    .scope S_00699C70;
T_0 ;
    %wait E_005CA650;
    %load/v 8, v0069C4D0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v0069C378_0, 0, 1;
    %set/v v0069C900_0, 1, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v005CBDF0_0, 1;
    %jmp/0xz  T_0.2, 8;
    %set/v v0069C378_0, 1, 1;
    %set/v v0069C900_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0069CE60_0, 1;
    %jmp/0xz  T_0.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0069C378_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0069C900_0, 0, 0;
    %jmp T_0.5;
T_0.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0069C378_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0069C900_0, 0, 1;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0069A248;
T_1 ;
    %set/v v005EF608_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0069A248;
T_2 ;
    %delay 12, 0;
    %load/v 8, v005EF608_0, 1;
    %inv 8, 1;
    %set/v v005EF608_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0069A1C0;
T_3 ;
    %set/v v005EF138_0, 0, 1;
    %set/v v005EF190_0, 1, 1;
    %end;
    .thread T_3;
    .scope S_0069A1C0;
T_4 ;
    %wait E_005CA670;
    %load/v 8, v005EF0E0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF138_0, 0, 8;
    %load/v 8, v005EF0E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF190_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_0069A138;
T_5 ;
    %set/v v005EEFD8_0, 0, 1;
    %set/v v005EF030_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_0069A138;
T_6 ;
    %wait E_005CA670;
    %load/v 8, v005EEF80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EEFD8_0, 0, 8;
    %load/v 8, v005EEF80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EF030_0, 0, 8;
    %jmp T_6;
    .thread T_6;
    .scope S_0069A0B0;
T_7 ;
    %set/v v005EEE78_0, 0, 1;
    %set/v v005EEED0_0, 1, 1;
    %end;
    .thread T_7;
    .scope S_0069A0B0;
T_8 ;
    %wait E_005CA670;
    %load/v 8, v005EEE20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EEE78_0, 0, 8;
    %load/v 8, v005EEE20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EEED0_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0069A028;
T_9 ;
    %set/v v005EED18_0, 0, 1;
    %set/v v005EED70_0, 1, 1;
    %end;
    .thread T_9;
    .scope S_0069A028;
T_10 ;
    %wait E_005CA670;
    %load/v 8, v005EECC0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EED18_0, 0, 8;
    %load/v 8, v005EECC0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EED70_0, 0, 8;
    %jmp T_10;
    .thread T_10;
    .scope S_00699B60;
T_11 ;
    %set/v v005C8D70_0, 0, 1;
    %set/v v005EEC10_0, 1, 1;
    %end;
    .thread T_11;
    .scope S_00699B60;
T_12 ;
    %wait E_005CA670;
    %load/v 8, v005C8D18_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005C8D70_0, 0, 8;
    %load/v 8, v005C8D18_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EEC10_0, 0, 8;
    %jmp T_12;
    .thread T_12;
    .scope S_00699FA0;
T_13 ;
    %vpi_call 3 40 "$display", "D  CLOCK  SAIDA";
    %set/v v005EF660_0, 1, 1;
    %vpi_call 3 42 "$monitor", "%1b    %1b    %4b", v005EF660_0, v005EF6B8_0, v005EF710_0;
    %delay 25, 0;
    %set/v v005EF660_0, 0, 1;
    %delay 120, 0;
    %vpi_call 3 44 "$finish";
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./dff.v";
    "F:\PUC Minas\2012\2Semestre\ARQUITETURA I\Guia 08\Exercicio02.v";
    "./clock.v";
