{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661734889056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661734889057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 29 09:01:28 2022 " "Processing started: Mon Aug 29 09:01:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661734889057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661734889057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_flash_se -c spi_flash_se " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_flash_se -c spi_flash_se" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661734889057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1661734889444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/code/workspace_fpga/spi_flash/spi_flash_se/sim/tb_flash_se_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/code/workspace_fpga/spi_flash/spi_flash_se/sim/tb_flash_se_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_flash_be_ctrl " "Found entity 1: tb_flash_be_ctrl" {  } { { "E:/code/workspace_FPGA/spi_flash/spi_flash_se/sim/tb_flash_se_ctrl.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_se/sim/tb_flash_se_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661734889738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661734889738 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 flash_se_ctrl.v(41) " "Verilog HDL Expression warning at flash_se_ctrl.v(41): truncated literal to match 3 bits" {  } { { "E:/code/workspace_FPGA/spi_flash/spi_flash_se/rtl/flash_se_ctrl.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_se/rtl/flash_se_ctrl.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1661734889741 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 flash_se_ctrl.v(58) " "Verilog HDL Expression warning at flash_se_ctrl.v(58): truncated literal to match 3 bits" {  } { { "E:/code/workspace_FPGA/spi_flash/spi_flash_se/rtl/flash_se_ctrl.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_se/rtl/flash_se_ctrl.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1661734889742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 flash_se_ctrl.v(99) " "Verilog HDL Expression warning at flash_se_ctrl.v(99): truncated literal to match 3 bits" {  } { { "E:/code/workspace_FPGA/spi_flash/spi_flash_se/rtl/flash_se_ctrl.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_se/rtl/flash_se_ctrl.v" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1661734889742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 flash_se_ctrl.v(109) " "Verilog HDL Expression warning at flash_se_ctrl.v(109): truncated literal to match 3 bits" {  } { { "E:/code/workspace_FPGA/spi_flash/spi_flash_se/rtl/flash_se_ctrl.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_se/rtl/flash_se_ctrl.v" 109 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1661734889742 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 flash_se_ctrl.v(119) " "Verilog HDL Expression warning at flash_se_ctrl.v(119): truncated literal to match 3 bits" {  } { { "E:/code/workspace_FPGA/spi_flash/spi_flash_se/rtl/flash_se_ctrl.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_se/rtl/flash_se_ctrl.v" 119 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1661734889742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/code/workspace_fpga/spi_flash/spi_flash_se/rtl/flash_se_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/code/workspace_fpga/spi_flash/spi_flash_se/rtl/flash_se_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_se_ctrl " "Found entity 1: flash_se_ctrl" {  } { { "E:/code/workspace_FPGA/spi_flash/spi_flash_se/rtl/flash_se_ctrl.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_se/rtl/flash_se_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661734889743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661734889743 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "spi_flash_se " "Top-level design entity \"spi_flash_se\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1661734889809 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661734889908 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 29 09:01:29 2022 " "Processing ended: Mon Aug 29 09:01:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661734889908 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661734889908 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661734889908 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661734889908 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661734890766 ""}
