var g_data = {"name":"/home/noname/Documents/project_tiny/Ex3/02_rtl/Question3/cla_4bit.sv","src":"module cla_4bit (\n    input  logic [3:0]	A,\n	input  logic [3:0]	B,\n	input  logic      	Cin,\n	output logic      	Gblk,\n	output logic      	Pblk,\n	output logic [3:0]	S,\n	output logic      	Cout\n);\n    logic [3:0]p,g ;\n    logic c1, c2, c3;\n    assign p    = A ^ B ;\n	assign g    = A & B ;\n	assign c1   = g[0] | (p[0] & Cin);\n	assign c2   = g[1] | (g[0] & p[1]) | (p[1] & p[0] & Cin);\n    assign c3   = g[2] | (g[1] & p[2]) | (g[0] & p[1] & p[2]) | (p[2] & p[1] & p[0] & Cin);\n		 \n	logic   and4, or3;\n	assign  and4 = p[3] & p[2] & p[1] & p[0] ;\n	assign  or3  = (g[2] & p[3]) | (g[1] & p[3] & p[2]) | (g[0] & p[3] & p[2] & p[1]);\n		 \n	assign Cout = g[3] | or3 | (and4 & Cin) ;		 \n	assign S[0] = p[0] ^ Cin;\n	assign S[1] = p[1] ^ c1;\n	assign S[2] = p[2] ^ c2;\n	assign S[3] = p[3] ^ c3;\n		 \n	assign Gblk    =  g[3] | or3;\n	assign Pblk    =  and4;\n		 \n		 \nendmodule		 ","lang":"verilog"};
processSrcData(g_data);