verilog xil_defaultlib --include "../../../../sdram_test.gen/sources_1/ip/ila_sdram/hdl/verilog" \
"../../../../sdram_test.gen/sources_1/ip/ila_sdram/sim/ila_sdram.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
