verilog work "../../masked_design/full_adder_WDDL.v"
verilog work "../../masked_design/adder_13_bit_WDDL.v"
verilog work "../../masked_design/xorshift.v"
verilog work "../../masked_design/reduction_WDDL.v"
verilog work "../../masked_design/multiplier.v"
verilog work "../../masked_design/adder.v"
verilog work "../host_if.v"
verilog work "../../masked_design/PRNG.v"
verilog work "../../masked_design/masked_arith.v"
verilog work "../sakura_g_aes128.v"
