Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Tue Dec 22 23:06:03 2020
| Host             : LITTLEBAKER running 64-bit major release  (build 9200)
| Command          : report_power -file LayerTop_v2_power_routed.rpt -pb LayerTop_v2_power_summary_routed.pb -rpx LayerTop_v2_power_routed.rpx
| Design           : LayerTop_v2
| Device           : xc7z035ffg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.327        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.123        |
| Device Static (W)        | 0.204        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.067 |        3 |       --- |             --- |
| Slice Logic             |     0.009 |    29654 |       --- |             --- |
|   LUT as Logic          |     0.008 |    10639 |    171900 |            6.19 |
|   CARRY4                |    <0.001 |      933 |     54650 |            1.71 |
|   Register              |    <0.001 |    14681 |    343800 |            4.27 |
|   BUFG                  |    <0.001 |       11 |        32 |           34.38 |
|   LUT as Shift Register |    <0.001 |        9 |     70400 |            0.01 |
|   Others                |     0.000 |      393 |       --- |             --- |
| Signals                 |     0.012 |    35113 |       --- |             --- |
| Block RAM               |     0.010 |       45 |       500 |            9.00 |
| DSPs                    |    <0.001 |      397 |       900 |           44.11 |
| I/O                     |     0.024 |       81 |       250 |           32.40 |
| Static Power            |     0.204 |          |           |                 |
| Total                   |     0.327 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.151 |       0.098 |      0.052 |
| Vccaux    |       1.800 |     0.041 |       0.002 |      0.039 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.013 |       0.011 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------+--------------+-----------------+
| Clock     | Domain       | Constraint (ns) |
+-----------+--------------+-----------------+
| input_clk | lt_input_clk |            10.0 |
+-----------+--------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| LayerTop_v2            |     0.123 |
|   u_ConvLayer          |     0.087 |
|     u_IncreaseBuf0     |     0.001 |
|     u_IncreaseBuf1     |     0.001 |
|     u_IncreaseBuf2     |     0.001 |
|     u_IncreaseBuf3     |     0.001 |
|     u_IncreaseBuf4     |     0.001 |
|     u_IncreaseBuf5     |     0.001 |
|     u_IncreaseBuf6     |     0.001 |
|     u_IncreaseBuf7     |     0.001 |
|     u_MemoryGate0      |     0.010 |
|       u_ConvUnit_v2    |     0.008 |
|     u_MemoryGate1      |     0.010 |
|       u_ConvUnit_v2    |     0.008 |
|     u_MemoryGate2      |     0.009 |
|       u_ConvUnit_v2    |     0.008 |
|     u_MemoryGate3      |     0.010 |
|       u_ConvUnit_v2    |     0.008 |
|     u_MemoryGate4      |     0.009 |
|       u_ConvUnit_v2    |     0.008 |
|     u_MemoryGate5      |     0.009 |
|       u_ConvUnit_v2    |     0.008 |
|     u_MemoryGate6      |     0.009 |
|       u_ConvUnit_v2    |     0.008 |
|     u_MemoryGate7      |     0.009 |
|       u_ConvUnit_v2    |     0.008 |
|   u_blk_mem_act        |     0.002 |
|     U0                 |     0.002 |
|       inst_blk_mem_gen |     0.002 |
|   u_blk_mem_act_write  |     0.009 |
|     U0                 |     0.009 |
|       inst_blk_mem_gen |     0.009 |
|   u_blk_mem_kernel     |     0.001 |
|     U0                 |     0.001 |
|       inst_blk_mem_gen |     0.001 |
+------------------------+-----------+


