Oh no...

Cycle: 8
MARS instruction number: 5	Instruction: add $11,$1,$2
Expected:	Register Write to Reg: 0x0B Val: 0x00000003
Got     :	Register Write to Reg: 0x0B Val: 0x00000001
Incorrect write

Cycle: 10
MARS instruction number: 7	Instruction: subu $13,$11,$3
Expected:	Register Write to Reg: 0x0D Val: 0x00000000
Got     :	Register Write to Reg: 0x0D Val: 0xFFFFFFFD
Incorrect write

Cycle: 22
MARS instruction number: 17	Instruction: nor $2,$3,$1
Expected:	Register Write to Reg: 0x02 Val: 0xFFFFFFFF
Got     :	Register Write to Reg: 0x02 Val: 0xFFFFFFFE
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


