{"Source Block": ["verilog-ethernet/rtl/arp_64.v@110:120@HdlIdDef", "wire [31:0] incoming_arp_tpa;\n\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n// drop frame\nreg drop_incoming_frame_reg = 0, drop_incoming_frame_next;\n"], "Clone Blocks": [["verilog-ethernet/rtl/arp.v@103:113", "wire [7:0]  incoming_arp_plen;\nwire [15:0] incoming_arp_oper;\nwire [47:0] incoming_arp_sha;\nwire [31:0] incoming_arp_spa;\nwire [47:0] incoming_arp_tha;\nwire [31:0] incoming_arp_tpa;\n\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\n"], ["verilog-ethernet/rtl/arp.v@110:120", "reg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n// drop frame\nreg drop_incoming_frame_reg = 0, drop_incoming_frame_next;\n\n// wait on incoming frames until we can reply\n"], ["verilog-ethernet/rtl/arp_64.v@109:119", "wire [47:0] incoming_arp_tha;\nwire [31:0] incoming_arp_tpa;\n\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n// drop frame\n"], ["verilog-ethernet/rtl/arp.v@109:119", "\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n// drop frame\nreg drop_incoming_frame_reg = 0, drop_incoming_frame_next;\n\n"], ["verilog-ethernet/rtl/arp.v@106:116", "wire [31:0] incoming_arp_spa;\nwire [47:0] incoming_arp_tha;\nwire [31:0] incoming_arp_tpa;\n\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n"], ["verilog-ethernet/rtl/arp.v@107:117", "wire [47:0] incoming_arp_tha;\nwire [31:0] incoming_arp_tpa;\n\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n// drop frame\n"], ["verilog-ethernet/rtl/arp_64.v@112:122", "reg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n// drop frame\nreg drop_incoming_frame_reg = 0, drop_incoming_frame_next;\n\n// wait on incoming frames until we can reply\n"], ["verilog-ethernet/rtl/arp_64.v@111:121", "\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n// drop frame\nreg drop_incoming_frame_reg = 0, drop_incoming_frame_next;\n\n"], ["verilog-ethernet/rtl/arp_64.v@109:119", "wire [47:0] incoming_arp_tha;\nwire [31:0] incoming_arp_tpa;\n\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n// drop frame\n"], ["verilog-ethernet/rtl/arp.v@105:115", "wire [47:0] incoming_arp_sha;\nwire [31:0] incoming_arp_spa;\nwire [47:0] incoming_arp_tha;\nwire [31:0] incoming_arp_tpa;\n\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n"], ["verilog-ethernet/rtl/arp.v@105:115", "wire [47:0] incoming_arp_sha;\nwire [31:0] incoming_arp_spa;\nwire [47:0] incoming_arp_tha;\nwire [31:0] incoming_arp_tpa;\n\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n"], ["verilog-ethernet/rtl/arp.v@108:118", "wire [31:0] incoming_arp_tpa;\n\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n// drop frame\nreg drop_incoming_frame_reg = 0, drop_incoming_frame_next;\n"], ["verilog-ethernet/rtl/arp_64.v@107:117", "wire [47:0] incoming_arp_sha;\nwire [31:0] incoming_arp_spa;\nwire [47:0] incoming_arp_tha;\nwire [31:0] incoming_arp_tpa;\n\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n"], ["verilog-ethernet/rtl/arp_64.v@110:120", "wire [31:0] incoming_arp_tpa;\n\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n// drop frame\nreg drop_incoming_frame_reg = 0, drop_incoming_frame_next;\n"], ["verilog-ethernet/rtl/arp_64.v@112:122", "reg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n// drop frame\nreg drop_incoming_frame_reg = 0, drop_incoming_frame_next;\n\n// wait on incoming frames until we can reply\n"], ["verilog-ethernet/rtl/arp.v@107:117", "wire [47:0] incoming_arp_tha;\nwire [31:0] incoming_arp_tpa;\n\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n// drop frame\n"], ["verilog-ethernet/rtl/arp.v@108:118", "wire [31:0] incoming_arp_tpa;\n\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n// drop frame\nreg drop_incoming_frame_reg = 0, drop_incoming_frame_next;\n"], ["verilog-ethernet/rtl/arp.v@109:119", "\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n// drop frame\nreg drop_incoming_frame_reg = 0, drop_incoming_frame_next;\n\n"], ["verilog-ethernet/rtl/arp_64.v@105:115", "wire [7:0]  incoming_arp_plen;\nwire [15:0] incoming_arp_oper;\nwire [47:0] incoming_arp_sha;\nwire [31:0] incoming_arp_spa;\nwire [47:0] incoming_arp_tha;\nwire [31:0] incoming_arp_tpa;\n\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\n"], ["verilog-ethernet/rtl/arp.v@110:120", "reg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n// drop frame\nreg drop_incoming_frame_reg = 0, drop_incoming_frame_next;\n\n// wait on incoming frames until we can reply\n"], ["verilog-ethernet/rtl/arp_64.v@111:121", "\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n// drop frame\nreg drop_incoming_frame_reg = 0, drop_incoming_frame_next;\n\n"], ["verilog-ethernet/rtl/arp_64.v@107:117", "wire [47:0] incoming_arp_sha;\nwire [31:0] incoming_arp_spa;\nwire [47:0] incoming_arp_tha;\nwire [31:0] incoming_arp_tpa;\n\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n"], ["verilog-ethernet/rtl/arp_64.v@108:118", "wire [31:0] incoming_arp_spa;\nwire [47:0] incoming_arp_tha;\nwire [31:0] incoming_arp_tpa;\n\nreg outgoing_frame_valid_reg = 0, outgoing_frame_valid_next;\nwire outgoing_frame_ready;\nreg [47:0] outgoing_eth_dest_mac_reg = 0, outgoing_eth_dest_mac_next;\nreg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\nreg [47:0] outgoing_arp_tha_reg = 0, outgoing_arp_tha_next;\nreg [31:0] outgoing_arp_tpa_reg = 0, outgoing_arp_tpa_next;\n\n"]], "Diff Content": {"Delete": [[115, "reg [15:0] outgoing_arp_oper_reg = 0, outgoing_arp_oper_next;\n"]], "Add": []}}