vhdl xpm  \
"C:/XilinxVitis/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd" \

vhdl microblaze_v11_0_8  \
"../../../ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../9-28-23.gen/sources_1/ip/cpu/bd_0/ip/ip_0/sim/bd_3914_microblaze_I_0.vhd" \

vhdl lib_cdc_v1_0_2  \
"../../../ipstatic/hdl/lib_cdc_v1_0_rfs.vhd" \

vhdl proc_sys_reset_v5_0_13  \
"../../../ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../9-28-23.gen/sources_1/ip/cpu/bd_0/ip/ip_1/sim/bd_3914_rst_0_0.vhd" \

vhdl lmb_v10_v3_0_11  \
"../../../ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../9-28-23.gen/sources_1/ip/cpu/bd_0/ip/ip_2/sim/bd_3914_ilmb_0.vhd" \
"../../../../9-28-23.gen/sources_1/ip/cpu/bd_0/ip/ip_3/sim/bd_3914_dlmb_0.vhd" \

vhdl lmb_bram_if_cntlr_v4_0_20  \
"../../../ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../9-28-23.gen/sources_1/ip/cpu/bd_0/ip/ip_4/sim/bd_3914_dlmb_cntlr_0.vhd" \
"../../../../9-28-23.gen/sources_1/ip/cpu/bd_0/ip/ip_5/sim/bd_3914_ilmb_cntlr_0.vhd" \

vhdl iomodule_v3_1_7  \
"../../../ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../9-28-23.gen/sources_1/ip/cpu/bd_0/ip/ip_7/sim/bd_3914_iomodule_0_0.vhd" \

nosort
