Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Oct  9 23:46:49 2024
| Host         : LAPTOP-ARIBH9A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_breath_led_timing_summary_routed.rpt -pb top_breath_led_timing_summary_routed.pb -rpx top_breath_led_timing_summary_routed.rpx -warn_on_violation
| Design       : top_breath_led
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.723        0.000                      0                   97        0.165        0.000                      0                   97        9.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.723        0.000                      0                   97        0.165        0.000                      0                   97        9.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.723ns  (required time - arrival time)
  Source:                 u1_breath_led/cnt_2ms_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1_breath_led/cnt_2ms_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.257ns (31.310%)  route 2.758ns (68.690%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.740     5.447    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.478     5.925 r  u1_breath_led/cnt_2ms_reg[8]/Q
                         net (fo=7, routed)           1.280     7.205    u1_breath_led/cnt_2ms_reg[8]
    SLICE_X39Y58         LUT4 (Prop_lut4_I2_O)        0.323     7.528 r  u1_breath_led/cnt_2s[9]_i_4__0/O
                         net (fo=1, routed)           0.266     7.794    u1_breath_led/cnt_2s[9]_i_4__0_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.332     8.126 r  u1_breath_led/cnt_2s[9]_i_1__0/O
                         net (fo=22, routed)          0.711     8.836    u1_breath_led/sel
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  u1_breath_led/cnt_2ms[9]_i_1__0/O
                         net (fo=10, routed)          0.501     9.462    u1_breath_led/cnt_2ms[9]_i_1__0_n_0
    SLICE_X39Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.564    24.994    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X39Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[0]/C
                         clock pessimism              0.431    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X39Y58         FDCE (Setup_fdce_C_CE)      -0.205    25.185    u1_breath_led/cnt_2ms_reg[0]
  -------------------------------------------------------------------
                         required time                         25.185    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                 15.723    

Slack (MET) :             15.723ns  (required time - arrival time)
  Source:                 u1_breath_led/cnt_2ms_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1_breath_led/cnt_2ms_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.257ns (31.310%)  route 2.758ns (68.690%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.740     5.447    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.478     5.925 r  u1_breath_led/cnt_2ms_reg[8]/Q
                         net (fo=7, routed)           1.280     7.205    u1_breath_led/cnt_2ms_reg[8]
    SLICE_X39Y58         LUT4 (Prop_lut4_I2_O)        0.323     7.528 r  u1_breath_led/cnt_2s[9]_i_4__0/O
                         net (fo=1, routed)           0.266     7.794    u1_breath_led/cnt_2s[9]_i_4__0_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.332     8.126 r  u1_breath_led/cnt_2s[9]_i_1__0/O
                         net (fo=22, routed)          0.711     8.836    u1_breath_led/sel
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  u1_breath_led/cnt_2ms[9]_i_1__0/O
                         net (fo=10, routed)          0.501     9.462    u1_breath_led/cnt_2ms[9]_i_1__0_n_0
    SLICE_X39Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.564    24.994    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X39Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[1]/C
                         clock pessimism              0.431    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X39Y58         FDCE (Setup_fdce_C_CE)      -0.205    25.185    u1_breath_led/cnt_2ms_reg[1]
  -------------------------------------------------------------------
                         required time                         25.185    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                 15.723    

Slack (MET) :             15.765ns  (required time - arrival time)
  Source:                 u1_breath_led/cnt_2ms_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1_breath_led/cnt_2ms_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.257ns (31.382%)  route 2.748ns (68.618%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.740     5.447    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.478     5.925 r  u1_breath_led/cnt_2ms_reg[8]/Q
                         net (fo=7, routed)           1.280     7.205    u1_breath_led/cnt_2ms_reg[8]
    SLICE_X39Y58         LUT4 (Prop_lut4_I2_O)        0.323     7.528 r  u1_breath_led/cnt_2s[9]_i_4__0/O
                         net (fo=1, routed)           0.266     7.794    u1_breath_led/cnt_2s[9]_i_4__0_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.332     8.126 r  u1_breath_led/cnt_2s[9]_i_1__0/O
                         net (fo=22, routed)          0.711     8.836    u1_breath_led/sel
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  u1_breath_led/cnt_2ms[9]_i_1__0/O
                         net (fo=10, routed)          0.492     9.453    u1_breath_led/cnt_2ms[9]_i_1__0_n_0
    SLICE_X38Y57         FDCE                                         r  u1_breath_led/cnt_2ms_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.564    24.994    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y57         FDCE                                         r  u1_breath_led/cnt_2ms_reg[2]/C
                         clock pessimism              0.428    25.422    
                         clock uncertainty           -0.035    25.387    
    SLICE_X38Y57         FDCE (Setup_fdce_C_CE)      -0.169    25.218    u1_breath_led/cnt_2ms_reg[2]
  -------------------------------------------------------------------
                         required time                         25.218    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                 15.765    

Slack (MET) :             15.765ns  (required time - arrival time)
  Source:                 u1_breath_led/cnt_2ms_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1_breath_led/cnt_2ms_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.257ns (31.382%)  route 2.748ns (68.618%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.740     5.447    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.478     5.925 r  u1_breath_led/cnt_2ms_reg[8]/Q
                         net (fo=7, routed)           1.280     7.205    u1_breath_led/cnt_2ms_reg[8]
    SLICE_X39Y58         LUT4 (Prop_lut4_I2_O)        0.323     7.528 r  u1_breath_led/cnt_2s[9]_i_4__0/O
                         net (fo=1, routed)           0.266     7.794    u1_breath_led/cnt_2s[9]_i_4__0_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.332     8.126 r  u1_breath_led/cnt_2s[9]_i_1__0/O
                         net (fo=22, routed)          0.711     8.836    u1_breath_led/sel
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  u1_breath_led/cnt_2ms[9]_i_1__0/O
                         net (fo=10, routed)          0.492     9.453    u1_breath_led/cnt_2ms[9]_i_1__0_n_0
    SLICE_X38Y57         FDCE                                         r  u1_breath_led/cnt_2ms_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.564    24.994    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y57         FDCE                                         r  u1_breath_led/cnt_2ms_reg[3]/C
                         clock pessimism              0.428    25.422    
                         clock uncertainty           -0.035    25.387    
    SLICE_X38Y57         FDCE (Setup_fdce_C_CE)      -0.169    25.218    u1_breath_led/cnt_2ms_reg[3]
  -------------------------------------------------------------------
                         required time                         25.218    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                 15.765    

Slack (MET) :             15.765ns  (required time - arrival time)
  Source:                 u1_breath_led/cnt_2ms_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1_breath_led/cnt_2ms_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.257ns (31.382%)  route 2.748ns (68.618%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.740     5.447    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.478     5.925 r  u1_breath_led/cnt_2ms_reg[8]/Q
                         net (fo=7, routed)           1.280     7.205    u1_breath_led/cnt_2ms_reg[8]
    SLICE_X39Y58         LUT4 (Prop_lut4_I2_O)        0.323     7.528 r  u1_breath_led/cnt_2s[9]_i_4__0/O
                         net (fo=1, routed)           0.266     7.794    u1_breath_led/cnt_2s[9]_i_4__0_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.332     8.126 r  u1_breath_led/cnt_2s[9]_i_1__0/O
                         net (fo=22, routed)          0.711     8.836    u1_breath_led/sel
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  u1_breath_led/cnt_2ms[9]_i_1__0/O
                         net (fo=10, routed)          0.492     9.453    u1_breath_led/cnt_2ms[9]_i_1__0_n_0
    SLICE_X38Y57         FDCE                                         r  u1_breath_led/cnt_2ms_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.564    24.994    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y57         FDCE                                         r  u1_breath_led/cnt_2ms_reg[5]/C
                         clock pessimism              0.428    25.422    
                         clock uncertainty           -0.035    25.387    
    SLICE_X38Y57         FDCE (Setup_fdce_C_CE)      -0.169    25.218    u1_breath_led/cnt_2ms_reg[5]
  -------------------------------------------------------------------
                         required time                         25.218    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                 15.765    

Slack (MET) :             15.765ns  (required time - arrival time)
  Source:                 u1_breath_led/cnt_2ms_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1_breath_led/cnt_2ms_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.257ns (31.382%)  route 2.748ns (68.618%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.740     5.447    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.478     5.925 r  u1_breath_led/cnt_2ms_reg[8]/Q
                         net (fo=7, routed)           1.280     7.205    u1_breath_led/cnt_2ms_reg[8]
    SLICE_X39Y58         LUT4 (Prop_lut4_I2_O)        0.323     7.528 r  u1_breath_led/cnt_2s[9]_i_4__0/O
                         net (fo=1, routed)           0.266     7.794    u1_breath_led/cnt_2s[9]_i_4__0_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.332     8.126 r  u1_breath_led/cnt_2s[9]_i_1__0/O
                         net (fo=22, routed)          0.711     8.836    u1_breath_led/sel
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  u1_breath_led/cnt_2ms[9]_i_1__0/O
                         net (fo=10, routed)          0.492     9.453    u1_breath_led/cnt_2ms[9]_i_1__0_n_0
    SLICE_X38Y57         FDCE                                         r  u1_breath_led/cnt_2ms_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.564    24.994    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y57         FDCE                                         r  u1_breath_led/cnt_2ms_reg[6]/C
                         clock pessimism              0.428    25.422    
                         clock uncertainty           -0.035    25.387    
    SLICE_X38Y57         FDCE (Setup_fdce_C_CE)      -0.169    25.218    u1_breath_led/cnt_2ms_reg[6]
  -------------------------------------------------------------------
                         required time                         25.218    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                 15.765    

Slack (MET) :             15.781ns  (required time - arrival time)
  Source:                 u1_breath_led/cnt_2ms_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1_breath_led/cnt_2ms_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.257ns (31.310%)  route 2.758ns (68.690%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.740     5.447    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.478     5.925 r  u1_breath_led/cnt_2ms_reg[8]/Q
                         net (fo=7, routed)           1.280     7.205    u1_breath_led/cnt_2ms_reg[8]
    SLICE_X39Y58         LUT4 (Prop_lut4_I2_O)        0.323     7.528 r  u1_breath_led/cnt_2s[9]_i_4__0/O
                         net (fo=1, routed)           0.266     7.794    u1_breath_led/cnt_2s[9]_i_4__0_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.332     8.126 r  u1_breath_led/cnt_2s[9]_i_1__0/O
                         net (fo=22, routed)          0.711     8.836    u1_breath_led/sel
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  u1_breath_led/cnt_2ms[9]_i_1__0/O
                         net (fo=10, routed)          0.501     9.462    u1_breath_led/cnt_2ms[9]_i_1__0_n_0
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.564    24.994    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[4]/C
                         clock pessimism              0.453    25.447    
                         clock uncertainty           -0.035    25.412    
    SLICE_X38Y58         FDCE (Setup_fdce_C_CE)      -0.169    25.243    u1_breath_led/cnt_2ms_reg[4]
  -------------------------------------------------------------------
                         required time                         25.243    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                 15.781    

Slack (MET) :             15.781ns  (required time - arrival time)
  Source:                 u1_breath_led/cnt_2ms_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1_breath_led/cnt_2ms_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.257ns (31.310%)  route 2.758ns (68.690%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.740     5.447    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.478     5.925 r  u1_breath_led/cnt_2ms_reg[8]/Q
                         net (fo=7, routed)           1.280     7.205    u1_breath_led/cnt_2ms_reg[8]
    SLICE_X39Y58         LUT4 (Prop_lut4_I2_O)        0.323     7.528 r  u1_breath_led/cnt_2s[9]_i_4__0/O
                         net (fo=1, routed)           0.266     7.794    u1_breath_led/cnt_2s[9]_i_4__0_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.332     8.126 r  u1_breath_led/cnt_2s[9]_i_1__0/O
                         net (fo=22, routed)          0.711     8.836    u1_breath_led/sel
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  u1_breath_led/cnt_2ms[9]_i_1__0/O
                         net (fo=10, routed)          0.501     9.462    u1_breath_led/cnt_2ms[9]_i_1__0_n_0
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.564    24.994    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[7]/C
                         clock pessimism              0.453    25.447    
                         clock uncertainty           -0.035    25.412    
    SLICE_X38Y58         FDCE (Setup_fdce_C_CE)      -0.169    25.243    u1_breath_led/cnt_2ms_reg[7]
  -------------------------------------------------------------------
                         required time                         25.243    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                 15.781    

Slack (MET) :             15.781ns  (required time - arrival time)
  Source:                 u1_breath_led/cnt_2ms_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1_breath_led/cnt_2ms_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.257ns (31.310%)  route 2.758ns (68.690%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.740     5.447    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.478     5.925 r  u1_breath_led/cnt_2ms_reg[8]/Q
                         net (fo=7, routed)           1.280     7.205    u1_breath_led/cnt_2ms_reg[8]
    SLICE_X39Y58         LUT4 (Prop_lut4_I2_O)        0.323     7.528 r  u1_breath_led/cnt_2s[9]_i_4__0/O
                         net (fo=1, routed)           0.266     7.794    u1_breath_led/cnt_2s[9]_i_4__0_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.332     8.126 r  u1_breath_led/cnt_2s[9]_i_1__0/O
                         net (fo=22, routed)          0.711     8.836    u1_breath_led/sel
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  u1_breath_led/cnt_2ms[9]_i_1__0/O
                         net (fo=10, routed)          0.501     9.462    u1_breath_led/cnt_2ms[9]_i_1__0_n_0
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.564    24.994    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[8]/C
                         clock pessimism              0.453    25.447    
                         clock uncertainty           -0.035    25.412    
    SLICE_X38Y58         FDCE (Setup_fdce_C_CE)      -0.169    25.243    u1_breath_led/cnt_2ms_reg[8]
  -------------------------------------------------------------------
                         required time                         25.243    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                 15.781    

Slack (MET) :             15.781ns  (required time - arrival time)
  Source:                 u1_breath_led/cnt_2ms_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1_breath_led/cnt_2ms_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.257ns (31.310%)  route 2.758ns (68.690%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.740     5.447    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.478     5.925 r  u1_breath_led/cnt_2ms_reg[8]/Q
                         net (fo=7, routed)           1.280     7.205    u1_breath_led/cnt_2ms_reg[8]
    SLICE_X39Y58         LUT4 (Prop_lut4_I2_O)        0.323     7.528 r  u1_breath_led/cnt_2s[9]_i_4__0/O
                         net (fo=1, routed)           0.266     7.794    u1_breath_led/cnt_2s[9]_i_4__0_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.332     8.126 r  u1_breath_led/cnt_2s[9]_i_1__0/O
                         net (fo=22, routed)          0.711     8.836    u1_breath_led/sel
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  u1_breath_led/cnt_2ms[9]_i_1__0/O
                         net (fo=10, routed)          0.501     9.462    u1_breath_led/cnt_2ms[9]_i_1__0_n_0
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.564    24.994    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  u1_breath_led/cnt_2ms_reg[9]/C
                         clock pessimism              0.453    25.447    
                         clock uncertainty           -0.035    25.412    
    SLICE_X38Y58         FDCE (Setup_fdce_C_CE)      -0.169    25.243    u1_breath_led/cnt_2ms_reg[9]
  -------------------------------------------------------------------
                         required time                         25.243    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                 15.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u2_breath_led/cnt_2us_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_breath_led/cnt_2us_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.365%)  route 0.112ns (37.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.535    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X39Y62         FDCE                                         r  u2_breath_led/cnt_2us_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.141     1.676 f  u2_breath_led/cnt_2us_reg[5]/Q
                         net (fo=8, routed)           0.112     1.789    u2_breath_led/cnt_2us[5]
    SLICE_X38Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.834 r  u2_breath_led/cnt_2us[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    u2_breath_led/cnt_2us[0]_i_1_n_0
    SLICE_X38Y62         FDCE                                         r  u2_breath_led/cnt_2us_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     2.052    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  u2_breath_led/cnt_2us_reg[0]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X38Y62         FDCE (Hold_fdce_C_D)         0.120     1.668    u2_breath_led/cnt_2us_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u1_breath_led/cnt_2s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1_breath_led/cnt_2s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.589     1.539    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  u1_breath_led/cnt_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  u1_breath_led/cnt_2s_reg[0]/Q
                         net (fo=10, routed)          0.134     1.814    u1_breath_led/cnt_2s_reg[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I0_O)        0.048     1.862 r  u1_breath_led/cnt_2s[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.862    u1_breath_led/p_0_in__3[2]
    SLICE_X42Y57         FDCE                                         r  u1_breath_led/cnt_2s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.057    u1_breath_led/sys_clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  u1_breath_led/cnt_2s_reg[2]/C
                         clock pessimism             -0.505     1.552    
    SLICE_X42Y57         FDCE (Hold_fdce_C_D)         0.133     1.685    u1_breath_led/cnt_2s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u2_breath_led/cnt_2ms_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_breath_led/cnt_2ms_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.007%)  route 0.073ns (25.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.536    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y60         FDCE                                         r  u2_breath_led/cnt_2ms_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.164     1.700 r  u2_breath_led/cnt_2ms_reg[5]/Q
                         net (fo=8, routed)           0.073     1.774    u2_breath_led/cnt_2ms_reg[5]
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  u2_breath_led/cnt_2ms[6]_i_1/O
                         net (fo=1, routed)           0.000     1.819    u2_breath_led/p_0_in[6]
    SLICE_X39Y60         FDCE                                         r  u2_breath_led/cnt_2ms_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.054    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X39Y60         FDCE                                         r  u2_breath_led/cnt_2ms_reg[6]/C
                         clock pessimism             -0.505     1.549    
    SLICE_X39Y60         FDCE (Hold_fdce_C_D)         0.092     1.641    u2_breath_led/cnt_2ms_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u2_breath_led/cnt_2ms_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_breath_led/cnt_2ms_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.536    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X39Y60         FDCE                                         r  u2_breath_led/cnt_2ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  u2_breath_led/cnt_2ms_reg[1]/Q
                         net (fo=10, routed)          0.133     1.810    u2_breath_led/cnt_2ms_reg[1]
    SLICE_X38Y60         LUT5 (Prop_lut5_I3_O)        0.048     1.858 r  u2_breath_led/cnt_2ms[3]_i_1/O
                         net (fo=1, routed)           0.000     1.858    u2_breath_led/p_0_in[3]
    SLICE_X38Y60         FDCE                                         r  u2_breath_led/cnt_2ms_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.054    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y60         FDCE                                         r  u2_breath_led/cnt_2ms_reg[3]/C
                         clock pessimism             -0.505     1.549    
    SLICE_X38Y60         FDCE (Hold_fdce_C_D)         0.131     1.680    u2_breath_led/cnt_2ms_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u2_breath_led/cnt_2ms_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_breath_led/cnt_2ms_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.536    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X39Y60         FDCE                                         r  u2_breath_led/cnt_2ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  u2_breath_led/cnt_2ms_reg[1]/Q
                         net (fo=10, routed)          0.133     1.810    u2_breath_led/cnt_2ms_reg[1]
    SLICE_X38Y60         LUT4 (Prop_lut4_I1_O)        0.045     1.855 r  u2_breath_led/cnt_2ms[2]_i_1/O
                         net (fo=1, routed)           0.000     1.855    u2_breath_led/p_0_in[2]
    SLICE_X38Y60         FDCE                                         r  u2_breath_led/cnt_2ms_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.054    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y60         FDCE                                         r  u2_breath_led/cnt_2ms_reg[2]/C
                         clock pessimism             -0.505     1.549    
    SLICE_X38Y60         FDCE (Hold_fdce_C_D)         0.120     1.669    u2_breath_led/cnt_2ms_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u2_breath_led/cnt_2ms_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_breath_led/cnt_2ms_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.536    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X39Y60         FDCE                                         r  u2_breath_led/cnt_2ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  u2_breath_led/cnt_2ms_reg[1]/Q
                         net (fo=10, routed)          0.137     1.814    u2_breath_led/cnt_2ms_reg[1]
    SLICE_X38Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.859 r  u2_breath_led/cnt_2ms[4]_i_1/O
                         net (fo=1, routed)           0.000     1.859    u2_breath_led/p_0_in[4]
    SLICE_X38Y60         FDCE                                         r  u2_breath_led/cnt_2ms_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.054    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y60         FDCE                                         r  u2_breath_led/cnt_2ms_reg[4]/C
                         clock pessimism             -0.505     1.549    
    SLICE_X38Y60         FDCE (Hold_fdce_C_D)         0.121     1.670    u2_breath_led/cnt_2ms_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u2_breath_led/cnt_2ms_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_breath_led/cnt_2ms_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.497%)  route 0.171ns (47.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.536    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X39Y60         FDCE                                         r  u2_breath_led/cnt_2ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  u2_breath_led/cnt_2ms_reg[6]/Q
                         net (fo=9, routed)           0.171     1.848    u2_breath_led/cnt_2ms_reg[6]
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.048     1.896 r  u2_breath_led/cnt_2ms[8]_i_1/O
                         net (fo=1, routed)           0.000     1.896    u2_breath_led/p_0_in[8]
    SLICE_X38Y61         FDCE                                         r  u2_breath_led/cnt_2ms_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.054    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y61         FDCE                                         r  u2_breath_led/cnt_2ms_reg[8]/C
                         clock pessimism             -0.502     1.552    
    SLICE_X38Y61         FDCE (Hold_fdce_C_D)         0.131     1.683    u2_breath_led/cnt_2ms_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u2_breath_led/cnt_2s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_breath_led/cnt_2s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.537    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  u2_breath_led/cnt_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.128     1.665 r  u2_breath_led/cnt_2s_reg[8]/Q
                         net (fo=7, routed)           0.084     1.749    u2_breath_led/cnt_2s_reg[8]
    SLICE_X41Y62         LUT4 (Prop_lut4_I1_O)        0.099     1.848 r  u2_breath_led/cnt_2s[9]_i_2/O
                         net (fo=1, routed)           0.000     1.848    u2_breath_led/p_0_in__0[9]
    SLICE_X41Y62         FDCE                                         r  u2_breath_led/cnt_2s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.054    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  u2_breath_led/cnt_2s_reg[9]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X41Y62         FDCE (Hold_fdce_C_D)         0.092     1.629    u2_breath_led/cnt_2s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u2_breath_led/cnt_2us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_breath_led/cnt_2us_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.199%)  route 0.117ns (35.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.535    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  u2_breath_led/cnt_2us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164     1.699 r  u2_breath_led/cnt_2us_reg[1]/Q
                         net (fo=8, routed)           0.117     1.816    u2_breath_led/cnt_2us[1]
    SLICE_X39Y62         LUT6 (Prop_lut6_I2_O)        0.045     1.861 r  u2_breath_led/cnt_2us[5]_i_1/O
                         net (fo=1, routed)           0.000     1.861    u2_breath_led/cnt_2us[5]_i_1_n_0
    SLICE_X39Y62         FDCE                                         r  u2_breath_led/cnt_2us_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     2.052    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X39Y62         FDCE                                         r  u2_breath_led/cnt_2us_reg[5]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X39Y62         FDCE (Hold_fdce_C_D)         0.092     1.640    u2_breath_led/cnt_2us_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u2_breath_led/cnt_2ms_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_breath_led/cnt_2ms_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.098%)  route 0.171ns (47.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.536    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X39Y60         FDCE                                         r  u2_breath_led/cnt_2ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  u2_breath_led/cnt_2ms_reg[6]/Q
                         net (fo=9, routed)           0.171     1.848    u2_breath_led/cnt_2ms_reg[6]
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.045     1.893 r  u2_breath_led/cnt_2ms[7]_i_1/O
                         net (fo=1, routed)           0.000     1.893    u2_breath_led/p_0_in[7]
    SLICE_X38Y61         FDCE                                         r  u2_breath_led/cnt_2ms_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.054    u2_breath_led/sys_clk_IBUF_BUFG
    SLICE_X38Y61         FDCE                                         r  u2_breath_led/cnt_2ms_reg[7]/C
                         clock pessimism             -0.502     1.552    
    SLICE_X38Y61         FDCE (Hold_fdce_C_D)         0.120     1.672    u2_breath_led/cnt_2ms_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y58   u1_breath_led/cnt_2ms_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y58   u1_breath_led/cnt_2ms_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y57   u1_breath_led/cnt_2ms_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y58   u1_breath_led/cnt_2ms_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y57   u1_breath_led/cnt_2ms_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y57   u1_breath_led/cnt_2ms_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y58   u1_breath_led/cnt_2ms_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y58   u1_breath_led/cnt_2ms_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y58   u1_breath_led/cnt_2ms_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y58   u1_breath_led/cnt_2ms_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y58   u1_breath_led/cnt_2ms_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y57   u1_breath_led/cnt_2ms_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y58   u1_breath_led/cnt_2ms_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y57   u1_breath_led/cnt_2ms_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y57   u1_breath_led/cnt_2ms_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y58   u1_breath_led/cnt_2ms_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y58   u1_breath_led/cnt_2ms_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y58   u1_breath_led/cnt_2ms_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57   u1_breath_led/cnt_2s_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y58   u1_breath_led/cnt_2ms_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y58   u1_breath_led/cnt_2ms_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y57   u1_breath_led/cnt_2ms_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y58   u1_breath_led/cnt_2ms_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y57   u1_breath_led/cnt_2ms_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y57   u1_breath_led/cnt_2ms_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y58   u1_breath_led/cnt_2ms_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y58   u1_breath_led/cnt_2ms_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y58   u1_breath_led/cnt_2ms_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57   u1_breath_led/cnt_2s_reg[0]/C



