INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:53:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 buffer16/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            lsq5/handshake_lsq_lsq5_core/store_is_older_2_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        7.438ns  (logic 0.741ns (9.962%)  route 6.697ns (90.038%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3643, unset)         0.508     0.508    buffer16/control/clk
    SLICE_X22Y218        FDRE                                         r  buffer16/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y218        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer16/control/outputValid_reg/Q
                         net (fo=15, routed)          0.459     1.221    fork17/control/generateBlocks[3].regblock/buffer16_outs_valid
    SLICE_X22Y217        LUT4 (Prop_lut4_I2_O)        0.048     1.269 f  fork17/control/generateBlocks[3].regblock/transmitValue_i_3__38/O
                         net (fo=13, routed)          0.576     1.845    buffer18/control/dataReg_reg[0]_0
    SLICE_X31Y216        LUT6 (Prop_lut6_I3_O)        0.132     1.977 f  buffer18/control/dataReg[0]_i_3__9/O
                         net (fo=9, routed)           1.523     3.500    control_merge5/tehb/control/dataReg_reg[0]_1
    SLICE_X46Y162        LUT5 (Prop_lut5_I2_O)        0.043     3.543 f  control_merge5/tehb/control/transmitValue_i_3__25/O
                         net (fo=6, routed)           1.380     4.923    control_merge5/tehb/control/transmitValue_i_3__25_n_0
    SLICE_X34Y217        LUT6 (Prop_lut6_I1_O)        0.043     4.966 f  control_merge5/tehb/control/transmitValue_i_6__4/O
                         net (fo=3, routed)           0.399     5.365    control_merge2/tehb/control/outputValid_i_4_1
    SLICE_X27Y217        LUT6 (Prop_lut6_I3_O)        0.043     5.408 f  control_merge2/tehb/control/transmitValue_i_3__19/O
                         net (fo=2, routed)           0.303     5.711    buffer12/outputValid_reg_1
    SLICE_X22Y217        LUT5 (Prop_lut5_I1_O)        0.043     5.754 f  buffer12/outputValid_i_4/O
                         net (fo=3, routed)           0.391     6.145    lsq5/handshake_lsq_lsq5_core/outputValid_reg
    SLICE_X22Y214        LUT5 (Prop_lut5_I0_O)        0.043     6.188 r  lsq5/handshake_lsq_lsq5_core/ldq_tail_q[2]_i_3__1/O
                         net (fo=20, routed)          0.892     7.080    lsq5/handshake_lsq_lsq5_core/ldq_empty_i38_out
    SLICE_X48Y206        LUT5 (Prop_lut5_I1_O)        0.043     7.123 r  lsq5/handshake_lsq_lsq5_core/ldq_alloc_2_q_i_2__1/O
                         net (fo=13, routed)          0.504     7.626    lsq5/handshake_lsq_lsq5_core/ldq_wen_2
    SLICE_X41Y209        LUT3 (Prop_lut3_I1_O)        0.049     7.675 r  lsq5/handshake_lsq_lsq5_core/store_is_older_2_q[7]_i_1__1/O
                         net (fo=1, routed)           0.271     7.946    lsq5/handshake_lsq_lsq5_core/store_is_older_2_q[7]_i_1__1_n_0
    SLICE_X41Y210        FDRE                                         r  lsq5/handshake_lsq_lsq5_core/store_is_older_2_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=3643, unset)         0.483     9.683    lsq5/handshake_lsq_lsq5_core/clk
    SLICE_X41Y210        FDRE                                         r  lsq5/handshake_lsq_lsq5_core/store_is_older_2_q_reg[7]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X41Y210        FDRE (Setup_fdre_C_D)       -0.117     9.530    lsq5/handshake_lsq_lsq5_core/store_is_older_2_q_reg[7]
  -------------------------------------------------------------------
                         required time                          9.530    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  1.584    




