# ECE-385
Various labs written in SystemVerilog and C for the DE10-Lite FPGA Development board. Labs include creating carry-ripple adder, carry-lookahead adder, carry-select adder, multiplier, simple CPU, and bouncing ball game with VGA output for the DE10-Lite.

Developers: Cain Gonzalez, Leo Gonzalez.
