#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Aug 22 21:24:09 2019
# Process ID: 21408
# Current directory: /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1
# Command line: vivado project_1.xpr
# Log file: /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/vivado.log
# Journal file: /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 6699.441 ; gain = 166.219 ; free physical = 115052 ; free virtual = 130898
open_bd_design {/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- pcalab:user:myip:1.0 - myip_0
Successfully read diagram <design_1> from BD file </home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.tmp/myip_v1_0_project /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6886.957 ; gain = 0.000 ; free physical = 115040 ; free virtual = 130891
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/users/saikai/FPGAs/PYNQ/pspl_comm/astray.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/users/saikai/FPGAs/PYNQ/pspl_comm/pwmc.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 6886.957 ; gain = 0.000 ; free physical = 115002 ; free virtual = 130854
update_compile_order -fileset sources_1
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0'
report_ip_status -name ip_status 
upgrade_ip -srcset design_1 -vlnv pcalab:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Upgrading '/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 12 to revision 13
Wrote  : </home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : </home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
reset_run design_1_synth_1
launch_runs -jobs 4 design_1_synth_1
[Thu Aug 22 21:25:55 2019] Launched design_1_synth_1...
Run output will be captured here: /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.runs/design_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files -ipstatic_source_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/questa} {ies=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 22 21:26:24 2019] Launched design_1_synth_1, synth_1...
Run output will be captured here:
design_1_synth_1: /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.runs/design_1_synth_1/runme.log
synth_1: /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.runs/synth_1/runme.log
[Thu Aug 22 21:26:24 2019] Launched impl_1...
Run output will be captured here: /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 22 21:35:44 2019...
