

================================================================
== Vivado HLS Report for 'shift_line_buffer_ap_fixed_ap_fixed_config2_s'
================================================================
* Date:           Tue Apr 13 22:10:22 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.444 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%kernel_window_V_read_3 = call i1200 @_ssdm_op_Read.ap_auto.i1200(i1200 %kernel_window_V_read)" [firmware/nnet_utils/nnet_conv2d_large.h:55]   --->   Operation 2 'read' 'kernel_window_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_V_read_3 = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %data_V_read)" [firmware/nnet_utils/nnet_conv2d_large.h:55]   --->   Operation 3 'read' 'data_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_conv2d_large.h:59]   --->   Operation 4 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i48 %data_V_read_3 to i16" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 5 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.61ns)   --->   "%DataOut_V_190 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_0_0, i64 0, i64 19), i16 %trunc_ln203, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 6 'memshiftread' 'DataOut_V_190' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 7 [1/1] (0.61ns)   --->   "%DataOut_V_191 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_1_0, i64 0, i64 19), i16 %DataOut_V_190, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 7 'memshiftread' 'DataOut_V_191' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 8 [1/1] (0.61ns)   --->   "%DataOut_V_192 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_2_0, i64 0, i64 19), i16 %DataOut_V_191, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 8 'memshiftread' 'DataOut_V_192' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 9 [1/1] (0.61ns)   --->   "%DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_3_0, i64 0, i64 19), i16 %DataOut_V_192, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 9 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%DataIn_V_assign_s = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %data_V_read_3, i32 16, i32 31)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 10 'partselect' 'DataIn_V_assign_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.61ns)   --->   "%DataOut_V_193 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_0_1, i64 0, i64 19), i16 %DataIn_V_assign_s, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 11 'memshiftread' 'DataOut_V_193' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 12 [1/1] (0.61ns)   --->   "%DataOut_V_194 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_1_1, i64 0, i64 19), i16 %DataOut_V_193, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 12 'memshiftread' 'DataOut_V_194' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 13 [1/1] (0.61ns)   --->   "%DataOut_V_195 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_2_1, i64 0, i64 19), i16 %DataOut_V_194, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 13 'memshiftread' 'DataOut_V_195' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 14 [1/1] (0.61ns)   --->   "%DataOut_V_196 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_3_1, i64 0, i64 19), i16 %DataOut_V_195, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 14 'memshiftread' 'DataOut_V_196' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%DataIn_V_assign_125 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %data_V_read_3, i32 32, i32 47)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 15 'partselect' 'DataIn_V_assign_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.61ns)   --->   "%DataOut_V_197 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_0_2, i64 0, i64 19), i16 %DataIn_V_assign_125, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 16 'memshiftread' 'DataOut_V_197' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 17 [1/1] (0.61ns)   --->   "%DataOut_V_198 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_1_2, i64 0, i64 19), i16 %DataOut_V_197, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 17 'memshiftread' 'DataOut_V_198' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 18 [1/1] (0.61ns)   --->   "%DataOut_V_199 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_2_2, i64 0, i64 19), i16 %DataOut_V_198, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 18 'memshiftread' 'DataOut_V_199' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 19 [1/1] (0.61ns)   --->   "%DataOut_V_200 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_3_2, i64 0, i64 19), i16 %DataOut_V_199, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 19 'memshiftread' 'DataOut_V_200' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i192 @_ssdm_op_PartSelect.i192.i1200.i32.i32(i1200 %kernel_window_V_read_3, i32 1008, i32 1199)" [firmware/nnet_utils/nnet_conv2d_large.h:36->firmware/nnet_utils/nnet_conv2d_large.h:78]   --->   Operation 20 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4 = call i192 @_ssdm_op_PartSelect.i192.i1200.i32.i32(i1200 %kernel_window_V_read_3, i32 768, i32 959)" [firmware/nnet_utils/nnet_conv2d_large.h:36->firmware/nnet_utils/nnet_conv2d_large.h:78]   --->   Operation 21 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_5 = call i192 @_ssdm_op_PartSelect.i192.i1200.i32.i32(i1200 %kernel_window_V_read_3, i32 528, i32 719)" [firmware/nnet_utils/nnet_conv2d_large.h:36->firmware/nnet_utils/nnet_conv2d_large.h:78]   --->   Operation 22 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = call i192 @_ssdm_op_PartSelect.i192.i1200.i32.i32(i1200 %kernel_window_V_read_3, i32 288, i32 479)" [firmware/nnet_utils/nnet_conv2d_large.h:36->firmware/nnet_utils/nnet_conv2d_large.h:78]   --->   Operation 23 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_7 = call i192 @_ssdm_op_PartSelect.i192.i1200.i32.i32(i1200 %kernel_window_V_read_3, i32 48, i32 239)" [firmware/nnet_utils/nnet_conv2d_large.h:36->firmware/nnet_utils/nnet_conv2d_large.h:78]   --->   Operation 24 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_window_V_write_assign = call i1200 @_ssdm_op_BitConcatenate.i1200.i48.i192.i16.i16.i16.i192.i16.i16.i16.i192.i16.i16.i16.i192.i16.i16.i16.i192(i48 %data_V_read_3, i192 %tmp, i16 %DataOut_V_197, i16 %DataOut_V_193, i16 %DataOut_V_190, i192 %tmp_4, i16 %DataOut_V_198, i16 %DataOut_V_194, i16 %DataOut_V_191, i192 %tmp_5, i16 %DataOut_V_199, i16 %DataOut_V_195, i16 %DataOut_V_192, i192 %tmp_6, i16 %DataOut_V_200, i16 %DataOut_V_196, i16 %DataOut_V, i192 %tmp_7)" [firmware/nnet_utils/nnet_conv2d_large.h:36->firmware/nnet_utils/nnet_conv2d_large.h:78]   --->   Operation 25 'bitconcatenate' 'kernel_window_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "ret i1200 %kernel_window_V_write_assign" [firmware/nnet_utils/nnet_conv2d_large.h:79]   --->   Operation 26 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ kernel_window_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_in_row_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_3_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_3_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_2_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_3_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_window_V_read_3       (read          ) [ 00]
data_V_read_3                (read          ) [ 00]
specpipeline_ln59            (specpipeline  ) [ 00]
trunc_ln203                  (trunc         ) [ 00]
DataOut_V_190                (memshiftread  ) [ 00]
DataOut_V_191                (memshiftread  ) [ 00]
DataOut_V_192                (memshiftread  ) [ 00]
DataOut_V                    (memshiftread  ) [ 00]
DataIn_V_assign_s            (partselect    ) [ 00]
DataOut_V_193                (memshiftread  ) [ 00]
DataOut_V_194                (memshiftread  ) [ 00]
DataOut_V_195                (memshiftread  ) [ 00]
DataOut_V_196                (memshiftread  ) [ 00]
DataIn_V_assign_125          (partselect    ) [ 00]
DataOut_V_197                (memshiftread  ) [ 00]
DataOut_V_198                (memshiftread  ) [ 00]
DataOut_V_199                (memshiftread  ) [ 00]
DataOut_V_200                (memshiftread  ) [ 00]
tmp                          (partselect    ) [ 00]
tmp_4                        (partselect    ) [ 00]
tmp_5                        (partselect    ) [ 00]
tmp_6                        (partselect    ) [ 00]
tmp_7                        (partselect    ) [ 00]
kernel_window_V_write_assign (bitconcatenate) [ 00]
ret_ln79                     (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_window_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_in_row_Array_V_1_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_row_Array_V_1_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_in_row_Array_V_1_2_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_2_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_in_row_Array_V_1_3_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_3_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_in_row_Array_V_1_0_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_in_row_Array_V_1_1_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_in_row_Array_V_1_2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_2_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_in_row_Array_V_1_3_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_3_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_row_Array_V_1_0_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer_in_row_Array_V_1_1_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer_in_row_Array_V_1_2_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_2_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer_in_row_Array_V_1_3_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_3_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1200"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[20 x i16]P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i192.i1200.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i1200.i48.i192.i16.i16.i16.i192.i16.i16.i16.i192.i16.i16.i16.i192.i16.i16.i16.i192"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="kernel_window_V_read_3_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1200" slack="0"/>
<pin id="106" dir="0" index="1" bw="1200" slack="0"/>
<pin id="107" dir="1" index="2" bw="1200" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_V_read_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="data_V_read_3_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="48" slack="0"/>
<pin id="112" dir="0" index="1" bw="48" slack="0"/>
<pin id="113" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="trunc_ln203_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="48" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="DataOut_V_190_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="0" index="2" bw="16" slack="0"/>
<pin id="124" dir="0" index="3" bw="1" slack="0"/>
<pin id="125" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_190/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="DataOut_V_191_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="0" index="3" bw="1" slack="0"/>
<pin id="135" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_191/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="DataOut_V_192_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="0" index="2" bw="16" slack="0"/>
<pin id="144" dir="0" index="3" bw="1" slack="0"/>
<pin id="145" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_192/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="DataOut_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="0" index="2" bw="16" slack="0"/>
<pin id="154" dir="0" index="3" bw="1" slack="0"/>
<pin id="155" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="DataIn_V_assign_s_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="48" slack="0"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="0" index="3" bw="6" slack="0"/>
<pin id="165" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="DataIn_V_assign_s/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="DataOut_V_193_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="16" slack="0"/>
<pin id="174" dir="0" index="3" bw="1" slack="0"/>
<pin id="175" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_193/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="DataOut_V_194_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="0" index="2" bw="16" slack="0"/>
<pin id="184" dir="0" index="3" bw="1" slack="0"/>
<pin id="185" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_194/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="DataOut_V_195_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="0" index="2" bw="16" slack="0"/>
<pin id="194" dir="0" index="3" bw="1" slack="0"/>
<pin id="195" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_195/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="DataOut_V_196_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="16" slack="0"/>
<pin id="204" dir="0" index="3" bw="1" slack="0"/>
<pin id="205" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_196/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="DataIn_V_assign_125_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="48" slack="0"/>
<pin id="213" dir="0" index="2" bw="7" slack="0"/>
<pin id="214" dir="0" index="3" bw="7" slack="0"/>
<pin id="215" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="DataIn_V_assign_125/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="DataOut_V_197_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="0" index="2" bw="16" slack="0"/>
<pin id="224" dir="0" index="3" bw="1" slack="0"/>
<pin id="225" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_197/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="DataOut_V_198_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="0" index="2" bw="16" slack="0"/>
<pin id="234" dir="0" index="3" bw="1" slack="0"/>
<pin id="235" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_198/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="DataOut_V_199_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="0" index="2" bw="16" slack="0"/>
<pin id="244" dir="0" index="3" bw="1" slack="0"/>
<pin id="245" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_199/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="DataOut_V_200_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="0" index="2" bw="16" slack="0"/>
<pin id="254" dir="0" index="3" bw="1" slack="0"/>
<pin id="255" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_200/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="192" slack="0"/>
<pin id="262" dir="0" index="1" bw="1200" slack="0"/>
<pin id="263" dir="0" index="2" bw="11" slack="0"/>
<pin id="264" dir="0" index="3" bw="12" slack="0"/>
<pin id="265" dir="1" index="4" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_4_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="192" slack="0"/>
<pin id="272" dir="0" index="1" bw="1200" slack="0"/>
<pin id="273" dir="0" index="2" bw="11" slack="0"/>
<pin id="274" dir="0" index="3" bw="11" slack="0"/>
<pin id="275" dir="1" index="4" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_5_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="192" slack="0"/>
<pin id="282" dir="0" index="1" bw="1200" slack="0"/>
<pin id="283" dir="0" index="2" bw="11" slack="0"/>
<pin id="284" dir="0" index="3" bw="11" slack="0"/>
<pin id="285" dir="1" index="4" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_6_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="192" slack="0"/>
<pin id="292" dir="0" index="1" bw="1200" slack="0"/>
<pin id="293" dir="0" index="2" bw="10" slack="0"/>
<pin id="294" dir="0" index="3" bw="10" slack="0"/>
<pin id="295" dir="1" index="4" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_7_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="192" slack="0"/>
<pin id="302" dir="0" index="1" bw="1200" slack="0"/>
<pin id="303" dir="0" index="2" bw="7" slack="0"/>
<pin id="304" dir="0" index="3" bw="9" slack="0"/>
<pin id="305" dir="1" index="4" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="kernel_window_V_write_assign_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1200" slack="0"/>
<pin id="312" dir="0" index="1" bw="48" slack="0"/>
<pin id="313" dir="0" index="2" bw="192" slack="0"/>
<pin id="314" dir="0" index="3" bw="16" slack="0"/>
<pin id="315" dir="0" index="4" bw="16" slack="0"/>
<pin id="316" dir="0" index="5" bw="16" slack="0"/>
<pin id="317" dir="0" index="6" bw="192" slack="0"/>
<pin id="318" dir="0" index="7" bw="16" slack="0"/>
<pin id="319" dir="0" index="8" bw="16" slack="0"/>
<pin id="320" dir="0" index="9" bw="16" slack="0"/>
<pin id="321" dir="0" index="10" bw="192" slack="0"/>
<pin id="322" dir="0" index="11" bw="16" slack="0"/>
<pin id="323" dir="0" index="12" bw="16" slack="0"/>
<pin id="324" dir="0" index="13" bw="16" slack="0"/>
<pin id="325" dir="0" index="14" bw="192" slack="0"/>
<pin id="326" dir="0" index="15" bw="16" slack="0"/>
<pin id="327" dir="0" index="16" bw="16" slack="0"/>
<pin id="328" dir="0" index="17" bw="16" slack="0"/>
<pin id="329" dir="0" index="18" bw="192" slack="0"/>
<pin id="330" dir="1" index="19" bw="1200" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="kernel_window_V_write_assign/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="116" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="120" pin="4"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="50" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="130" pin="4"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="52" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="140" pin="4"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="166"><net_src comp="54" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="110" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="56" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="58" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="60" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="160" pin="4"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="62" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="170" pin="4"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="46" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="64" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="180" pin="4"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="66" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="190" pin="4"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="216"><net_src comp="54" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="110" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="68" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="70" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="72" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="210" pin="4"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="74" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="220" pin="4"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="76" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="230" pin="4"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="78" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="240" pin="4"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="266"><net_src comp="80" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="104" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="82" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="84" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="276"><net_src comp="80" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="104" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="86" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="88" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="286"><net_src comp="80" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="104" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="90" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="92" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="296"><net_src comp="80" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="104" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="94" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="96" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="306"><net_src comp="80" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="104" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="98" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="100" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="331"><net_src comp="102" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="332"><net_src comp="110" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="333"><net_src comp="260" pin="4"/><net_sink comp="310" pin=2"/></net>

<net id="334"><net_src comp="220" pin="4"/><net_sink comp="310" pin=3"/></net>

<net id="335"><net_src comp="170" pin="4"/><net_sink comp="310" pin=4"/></net>

<net id="336"><net_src comp="120" pin="4"/><net_sink comp="310" pin=5"/></net>

<net id="337"><net_src comp="270" pin="4"/><net_sink comp="310" pin=6"/></net>

<net id="338"><net_src comp="230" pin="4"/><net_sink comp="310" pin=7"/></net>

<net id="339"><net_src comp="180" pin="4"/><net_sink comp="310" pin=8"/></net>

<net id="340"><net_src comp="130" pin="4"/><net_sink comp="310" pin=9"/></net>

<net id="341"><net_src comp="280" pin="4"/><net_sink comp="310" pin=10"/></net>

<net id="342"><net_src comp="240" pin="4"/><net_sink comp="310" pin=11"/></net>

<net id="343"><net_src comp="190" pin="4"/><net_sink comp="310" pin=12"/></net>

<net id="344"><net_src comp="140" pin="4"/><net_sink comp="310" pin=13"/></net>

<net id="345"><net_src comp="290" pin="4"/><net_sink comp="310" pin=14"/></net>

<net id="346"><net_src comp="250" pin="4"/><net_sink comp="310" pin=15"/></net>

<net id="347"><net_src comp="200" pin="4"/><net_sink comp="310" pin=16"/></net>

<net id="348"><net_src comp="150" pin="4"/><net_sink comp="310" pin=17"/></net>

<net id="349"><net_src comp="300" pin="4"/><net_sink comp="310" pin=18"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: shift_line_buffer<ap_fixed,ap_fixed,config2> : data_V_read | {1 }
	Port: shift_line_buffer<ap_fixed,ap_fixed,config2> : kernel_window_V_read | {1 }
  - Chain level:
	State 1
		DataOut_V_190 : 1
		DataOut_V_191 : 2
		DataOut_V_192 : 3
		DataOut_V : 4
		DataOut_V_193 : 1
		DataOut_V_194 : 2
		DataOut_V_195 : 3
		DataOut_V_196 : 4
		DataOut_V_197 : 1
		DataOut_V_198 : 2
		DataOut_V_199 : 3
		DataOut_V_200 : 4
		kernel_window_V_write_assign : 5
		ret_ln79 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|
| Operation|           Functional Unit           |
|----------|-------------------------------------|
|   read   |  kernel_window_V_read_3_read_fu_104 |
|          |      data_V_read_3_read_fu_110      |
|----------|-------------------------------------|
|   trunc  |          trunc_ln203_fu_116         |
|----------|-------------------------------------|
|          |         DataOut_V_190_fu_120        |
|          |         DataOut_V_191_fu_130        |
|          |         DataOut_V_192_fu_140        |
|          |           DataOut_V_fu_150          |
|          |         DataOut_V_193_fu_170        |
|memshiftread|         DataOut_V_194_fu_180        |
|          |         DataOut_V_195_fu_190        |
|          |         DataOut_V_196_fu_200        |
|          |         DataOut_V_197_fu_220        |
|          |         DataOut_V_198_fu_230        |
|          |         DataOut_V_199_fu_240        |
|          |         DataOut_V_200_fu_250        |
|----------|-------------------------------------|
|          |       DataIn_V_assign_s_fu_160      |
|          |      DataIn_V_assign_125_fu_210     |
|          |              tmp_fu_260             |
|partselect|             tmp_4_fu_270            |
|          |             tmp_5_fu_280            |
|          |             tmp_6_fu_290            |
|          |             tmp_7_fu_300            |
|----------|-------------------------------------|
|bitconcatenate| kernel_window_V_write_assign_fu_310 |
|----------|-------------------------------------|
|   Total  |                                     |
|----------|-------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
