/*Device: MK64F12
 Version: 1.6
 Description: MK64F12 Freescale Microcontroller
*/


#include "../chip/chip.h"
#include "../inc/logic.h"


struct DATA ADC_REG_DATA[] = {
	{"OFFSET(LPTMR_MemMap, PSR)", OFFSET(LPTMR_MemMap,PSR), 4},
	{"OFFSET(LPTMR_MemMap, CMR)", OFFSET(LPTMR_MemMap,CMR), 8},
	{"OFFSET(LPTMR_MemMap, CNR)", OFFSET(LPTMR_MemMap,CNR), 12},
	{"sizeof(LPTMR_MemMap)", sizeof(struct LPTMR_MemMap), 16},
	{"OFFSET(MCM_MemMap, PLASC)", OFFSET(MCM_MemMap,PLASC), 8},
	{"OFFSET(MCM_MemMap, PLAMC)", OFFSET(MCM_MemMap,PLAMC), 10},
	{"OFFSET(MCM_MemMap, CR)", OFFSET(MCM_MemMap,CR), 12},
	{"OFFSET(MCM_MemMap, ISCR)", OFFSET(MCM_MemMap,ISCR), 16},
	{"OFFSET(MCM_MemMap, ETBCC)", OFFSET(MCM_MemMap,ETBCC), 20},
	{"OFFSET(MCM_MemMap, ETBRL)", OFFSET(MCM_MemMap,ETBRL), 24},
	{"OFFSET(MCM_MemMap, ETBCNT)", OFFSET(MCM_MemMap,ETBCNT), 28},
	{"OFFSET(MCM_MemMap, PID)", OFFSET(MCM_MemMap,PID), 48},
	{"sizeof(MCM_MemMap)", sizeof(struct MCM_MemMap), 52},
	{"OFFSET(PIT_MemMap, MCR)", OFFSET(PIT_MemMap,MCR), 0},
	{"sizeof(PIT_MemMap)", sizeof(struct PIT_MemMap), 320},
	{"OFFSET(RFSYS_MemMap, REG)", OFFSET(RFSYS_MemMap,REG[0]), 0},
	{"sizeof(RFSYS_MemMap)", sizeof(struct RFSYS_MemMap), 32},
	{"OFFSET(CAU_MemMap, CAU_LDR_CASR)", OFFSET(CAU_MemMap,CAU_LDR_CASR), 2112},
	{"OFFSET(CAU_MemMap, CAU_ADR_CASR)", OFFSET(CAU_MemMap,CAU_ADR_CASR), 2240},
	{"OFFSET(CAU_MemMap, CAU_RADR_CASR)", OFFSET(CAU_MemMap,CAU_RADR_CASR), 2304},
	{"OFFSET(CAU_MemMap, CAU_XOR_CASR)", OFFSET(CAU_MemMap,CAU_XOR_CASR), 2432},
	{"OFFSET(CAU_MemMap, CAU_ROTL_CASR)", OFFSET(CAU_MemMap,CAU_ROTL_CASR), 2496},
	{"OFFSET(CAU_MemMap, CAU_AESC_CASR)", OFFSET(CAU_MemMap,CAU_AESC_CASR), 2816},
	{"OFFSET(CAU_MemMap, CAU_AESIC_CASR)", OFFSET(CAU_MemMap,CAU_AESIC_CASR), 2880},
	{"OFFSET(CAU_MemMap, CAU_STR_CASR)", OFFSET(CAU_MemMap,CAU_STR_CASR), 2176},
	{"sizeof(CAU_MemMap)", sizeof(struct CAU_MemMap), 2924},
	{"OFFSET(ENET_MemMap, TCSR)", OFFSET(ENET_MemMap,TCSR[0]), 1544},
	{"OFFSET(ENET_MemMap, EIR)", OFFSET(ENET_MemMap,EIR), 4},
	{"OFFSET(ENET_MemMap, EIMR)", OFFSET(ENET_MemMap,EIMR), 8},
	{"OFFSET(ENET_MemMap, RDAR)", OFFSET(ENET_MemMap,RDAR), 16},
	{"OFFSET(ENET_MemMap, TDAR)", OFFSET(ENET_MemMap,TDAR), 20},
	{"OFFSET(ENET_MemMap, ECR)", OFFSET(ENET_MemMap,ECR), 36},
	{"OFFSET(ENET_MemMap, MMFR)", OFFSET(ENET_MemMap,MMFR), 64},
	{"OFFSET(ENET_MemMap, MSCR)", OFFSET(ENET_MemMap,MSCR), 68},
	{"OFFSET(ENET_MemMap, MIBC)", OFFSET(ENET_MemMap,MIBC), 100},
	{"OFFSET(ENET_MemMap, RCR)", OFFSET(ENET_MemMap,RCR), 132},
	{"OFFSET(ENET_MemMap, TCR)", OFFSET(ENET_MemMap,TCR), 196},
	{"OFFSET(ENET_MemMap, PALR)", OFFSET(ENET_MemMap,PALR), 228},
	{"OFFSET(ENET_MemMap, PAUR)", OFFSET(ENET_MemMap,PAUR), 232},
	{"OFFSET(ENET_MemMap, OPD)", OFFSET(ENET_MemMap,OPD), 236},
	{"OFFSET(ENET_MemMap, IAUR)", OFFSET(ENET_MemMap,IAUR), 280},
	{"OFFSET(ENET_MemMap, IALR)", OFFSET(ENET_MemMap,IALR), 284},
	{"OFFSET(ENET_MemMap, GAUR)", OFFSET(ENET_MemMap,GAUR), 288},
	{"OFFSET(ENET_MemMap, GALR)", OFFSET(ENET_MemMap,GALR), 292},
	{"OFFSET(ENET_MemMap, TFWR)", OFFSET(ENET_MemMap,TFWR), 324},
	{"OFFSET(ENET_MemMap, RDSR)", OFFSET(ENET_MemMap,RDSR), 384},
	{"OFFSET(ENET_MemMap, TDSR)", OFFSET(ENET_MemMap,TDSR), 388},
	{"OFFSET(ENET_MemMap, MRBR)", OFFSET(ENET_MemMap,MRBR), 392},
	{"OFFSET(ENET_MemMap, RSFL)", OFFSET(ENET_MemMap,RSFL), 400},
	{"OFFSET(ENET_MemMap, RSEM)", OFFSET(ENET_MemMap,RSEM), 404},
	{"OFFSET(ENET_MemMap, RAEM)", OFFSET(ENET_MemMap,RAEM), 408},
	{"OFFSET(ENET_MemMap, RAFL)", OFFSET(ENET_MemMap,RAFL), 412},
	{"OFFSET(ENET_MemMap, TSEM)", OFFSET(ENET_MemMap,TSEM), 416},
	{"OFFSET(ENET_MemMap, TAEM)", OFFSET(ENET_MemMap,TAEM), 420},
	{"OFFSET(ENET_MemMap, TAFL)", OFFSET(ENET_MemMap,TAFL), 424},
	{"OFFSET(ENET_MemMap, TIPG)", OFFSET(ENET_MemMap,TIPG), 428},
	{"OFFSET(ENET_MemMap, FTRL)", OFFSET(ENET_MemMap,FTRL), 432},
	{"OFFSET(ENET_MemMap, TACC)", OFFSET(ENET_MemMap,TACC), 448},
	{"OFFSET(ENET_MemMap, RACC)", OFFSET(ENET_MemMap,RACC), 452},
	{"OFFSET(ENET_MemMap, RMON_T_PACKETS)", OFFSET(ENET_MemMap,RMON_T_PACKETS), 516},
	{"OFFSET(ENET_MemMap, RMON_T_UNDERSIZE)", OFFSET(ENET_MemMap,RMON_T_UNDERSIZE), 532},
	{"OFFSET(ENET_MemMap, RMON_T_OVERSIZE)", OFFSET(ENET_MemMap,RMON_T_OVERSIZE), 536},
	{"OFFSET(ENET_MemMap, RMON_T_FRAG)", OFFSET(ENET_MemMap,RMON_T_FRAG), 540},
	{"OFFSET(ENET_MemMap, RMON_T_JAB)", OFFSET(ENET_MemMap,RMON_T_JAB), 544},
	{"OFFSET(ENET_MemMap, RMON_T_COL)", OFFSET(ENET_MemMap,RMON_T_COL), 548},
	{"OFFSET(ENET_MemMap, RMON_T_P64)", OFFSET(ENET_MemMap,RMON_T_P64), 552},
	{"OFFSET(ENET_MemMap, RMON_T_P65TO127)", OFFSET(ENET_MemMap,RMON_T_P65TO127), 556},
	{"OFFSET(ENET_MemMap, RMON_T_P128TO255)", OFFSET(ENET_MemMap,RMON_T_P128TO255), 560},
	{"OFFSET(ENET_MemMap, RMON_T_P256TO511)", OFFSET(ENET_MemMap,RMON_T_P256TO511), 564},
	{"OFFSET(ENET_MemMap, RMON_T_P512TO1023)", OFFSET(ENET_MemMap,RMON_T_P512TO1023), 568},
	{"OFFSET(ENET_MemMap, RMON_T_P1024TO2047)", OFFSET(ENET_MemMap,RMON_T_P1024TO2047), 572},
	{"OFFSET(ENET_MemMap, RMON_T_P_GTE2048)", OFFSET(ENET_MemMap,RMON_T_P_GTE2048), 576},
	{"OFFSET(ENET_MemMap, RMON_T_BC_PKT)", OFFSET(ENET_MemMap,RMON_T_BC_PKT), 520},
	{"OFFSET(ENET_MemMap, RMON_T_MC_PKT)", OFFSET(ENET_MemMap,RMON_T_MC_PKT), 524},
	{"OFFSET(ENET_MemMap, RMON_T_CRC_ALIGN)", OFFSET(ENET_MemMap,RMON_T_CRC_ALIGN), 528},
	{"OFFSET(ENET_MemMap, RMON_T_OCTETS)", OFFSET(ENET_MemMap,RMON_T_OCTETS), 580},
	{"OFFSET(ENET_MemMap, IEEE_T_FRAME_OK)", OFFSET(ENET_MemMap,IEEE_T_FRAME_OK), 588},
	{"OFFSET(ENET_MemMap, IEEE_T_1COL)", OFFSET(ENET_MemMap,IEEE_T_1COL), 592},
	{"OFFSET(ENET_MemMap, IEEE_T_MCOL)", OFFSET(ENET_MemMap,IEEE_T_MCOL), 596},
	{"OFFSET(ENET_MemMap, IEEE_T_DEF)", OFFSET(ENET_MemMap,IEEE_T_DEF), 600},
	{"OFFSET(ENET_MemMap, IEEE_T_LCOL)", OFFSET(ENET_MemMap,IEEE_T_LCOL), 604},
	{"OFFSET(ENET_MemMap, IEEE_T_EXCOL)", OFFSET(ENET_MemMap,IEEE_T_EXCOL), 608},
	{"OFFSET(ENET_MemMap, IEEE_T_MACERR)", OFFSET(ENET_MemMap,IEEE_T_MACERR), 612},
	{"OFFSET(ENET_MemMap, IEEE_T_CSERR)", OFFSET(ENET_MemMap,IEEE_T_CSERR), 616},
	{"OFFSET(ENET_MemMap, IEEE_T_FDXFC)", OFFSET(ENET_MemMap,IEEE_T_FDXFC), 624},
	{"OFFSET(ENET_MemMap, IEEE_R_DROP)", OFFSET(ENET_MemMap,IEEE_R_DROP), 712},
	{"OFFSET(ENET_MemMap, IEEE_R_FRAME_OK)", OFFSET(ENET_MemMap,IEEE_R_FRAME_OK), 716},
	{"OFFSET(ENET_MemMap, IEEE_R_CRC)", OFFSET(ENET_MemMap,IEEE_R_CRC), 720},
	{"OFFSET(ENET_MemMap, IEEE_R_ALIGN)", OFFSET(ENET_MemMap,IEEE_R_ALIGN), 724},
	{"OFFSET(ENET_MemMap, IEEE_T_OCTETS_OK)", OFFSET(ENET_MemMap,IEEE_T_OCTETS_OK), 628},
	{"OFFSET(ENET_MemMap, RMON_R_OCTETS)", OFFSET(ENET_MemMap,RMON_R_OCTETS), 708},
	{"OFFSET(ENET_MemMap, IEEE_R_OCTETS_OK)", OFFSET(ENET_MemMap,IEEE_R_OCTETS_OK), 736},
	{"OFFSET(ENET_MemMap, RMON_R_PACKETS)", OFFSET(ENET_MemMap,RMON_R_PACKETS), 644},
	{"OFFSET(ENET_MemMap, RMON_R_BC_PKT)", OFFSET(ENET_MemMap,RMON_R_BC_PKT), 648},
	{"OFFSET(ENET_MemMap, RMON_R_MC_PKT)", OFFSET(ENET_MemMap,RMON_R_MC_PKT), 652},
	{"OFFSET(ENET_MemMap, RMON_R_CRC_ALIGN)", OFFSET(ENET_MemMap,RMON_R_CRC_ALIGN), 656},
	{"OFFSET(ENET_MemMap, RMON_R_UNDERSIZE)", OFFSET(ENET_MemMap,RMON_R_UNDERSIZE), 660},
	{"OFFSET(ENET_MemMap, RMON_R_OVERSIZE)", OFFSET(ENET_MemMap,RMON_R_OVERSIZE), 664},
	{"OFFSET(ENET_MemMap, RMON_R_FRAG)", OFFSET(ENET_MemMap,RMON_R_FRAG), 668},
	{"OFFSET(ENET_MemMap, RMON_R_JAB)", OFFSET(ENET_MemMap,RMON_R_JAB), 672},
	{"OFFSET(ENET_MemMap, RMON_R_P64)", OFFSET(ENET_MemMap,RMON_R_P64), 680},
	{"OFFSET(ENET_MemMap, RMON_R_P65TO127)", OFFSET(ENET_MemMap,RMON_R_P65TO127), 684},
	{"OFFSET(ENET_MemMap, RMON_R_P128TO255)", OFFSET(ENET_MemMap,RMON_R_P128TO255), 688},
	{"OFFSET(ENET_MemMap, RMON_R_P256TO511)", OFFSET(ENET_MemMap,RMON_R_P256TO511), 692},
	{"OFFSET(ENET_MemMap, RMON_R_P512TO1023)", OFFSET(ENET_MemMap,RMON_R_P512TO1023), 696},
	{"OFFSET(ENET_MemMap, RMON_R_P1024TO2047)", OFFSET(ENET_MemMap,RMON_R_P1024TO2047), 700},
	{"OFFSET(ENET_MemMap, RMON_R_P_GTE2048)", OFFSET(ENET_MemMap,RMON_R_P_GTE2048), 704},
	{"OFFSET(ENET_MemMap, IEEE_R_MACERR)", OFFSET(ENET_MemMap,IEEE_R_MACERR), 728},
	{"OFFSET(ENET_MemMap, IEEE_R_FDXFC)", OFFSET(ENET_MemMap,IEEE_R_FDXFC), 732},
	{"OFFSET(ENET_MemMap, ATCR)", OFFSET(ENET_MemMap,ATCR), 1024},
	{"OFFSET(ENET_MemMap, ATVR)", OFFSET(ENET_MemMap,ATVR), 1028},
	{"OFFSET(ENET_MemMap, ATOFF)", OFFSET(ENET_MemMap,ATOFF), 1032},
	{"OFFSET(ENET_MemMap, ATPER)", OFFSET(ENET_MemMap,ATPER), 1036},
	{"OFFSET(ENET_MemMap, ATCOR)", OFFSET(ENET_MemMap,ATCOR), 1040},
	{"OFFSET(ENET_MemMap, ATINC)", OFFSET(ENET_MemMap,ATINC), 1044},
	{"OFFSET(ENET_MemMap, ATSTMP)", OFFSET(ENET_MemMap,ATSTMP), 1048},
	{"OFFSET(ENET_MemMap, TGSR)", OFFSET(ENET_MemMap,TGSR), 1540},
	{"OFFSET(ENET_MemMap, TCCR)", OFFSET(ENET_MemMap,TCCR[0]), 1548},
	{"sizeof(ENET_MemMap)", sizeof(struct ENET_MemMap), 1576},
	{"OFFSET(FTFE_MemMap, FSEC)", OFFSET(FTFE_MemMap,FSEC), 2},
	{"OFFSET(FTFE_MemMap, FSTAT)", OFFSET(FTFE_MemMap,FSTAT), 0},
	{"OFFSET(FTFE_MemMap, FCNFG)", OFFSET(FTFE_MemMap,FCNFG), 1},
	{"OFFSET(FTFE_MemMap, FOPT)", OFFSET(FTFE_MemMap,FOPT), 3},
	{"OFFSET(FTFE_MemMap, FCCOB)", OFFSET(FTFE_MemMap,FCCOB[0]), 4},
	{"OFFSET(FTFE_MemMap, FPROT)", OFFSET(FTFE_MemMap,FPROT[0]), 16},
	{"OFFSET(FTFE_MemMap, FEPROT)", OFFSET(FTFE_MemMap,FEPROT), 22},
	{"OFFSET(FTFE_MemMap, FDPROT)", OFFSET(FTFE_MemMap,FDPROT), 23},
	{"sizeof(FTFE_MemMap)", sizeof(struct FTFE_MemMap), 24},
	{"OFFSET(LLWU_MemMap, PE1)", OFFSET(LLWU_MemMap,PE1), 0},
	{"OFFSET(LLWU_MemMap, PE2)", OFFSET(LLWU_MemMap,PE2), 1},
	{"OFFSET(LLWU_MemMap, PE3)", OFFSET(LLWU_MemMap,PE3), 2},
	{"OFFSET(LLWU_MemMap, PE4)", OFFSET(LLWU_MemMap,PE4), 3},
	{"OFFSET(LLWU_MemMap, ME)", OFFSET(LLWU_MemMap,ME), 4},
	{"OFFSET(LLWU_MemMap, F1)", OFFSET(LLWU_MemMap,F1), 5},
	{"OFFSET(LLWU_MemMap, F2)", OFFSET(LLWU_MemMap,F2), 6},
	{"OFFSET(LLWU_MemMap, F3)", OFFSET(LLWU_MemMap,F3), 7},
	{"OFFSET(LLWU_MemMap, FILT1)", OFFSET(LLWU_MemMap,FILT1), 8},
	{"OFFSET(LLWU_MemMap, FILT2)", OFFSET(LLWU_MemMap,FILT2), 9},
	{"OFFSET(LLWU_MemMap, RST)", OFFSET(LLWU_MemMap,RST), 10},
	{"sizeof(LLWU_MemMap)", sizeof(struct LLWU_MemMap), 11},
	{"OFFSET(RCM_MemMap, SRS0)", OFFSET(RCM_MemMap,SRS0), 0},
	{"OFFSET(RCM_MemMap, SRS1)", OFFSET(RCM_MemMap,SRS1), 1},
	{"OFFSET(RCM_MemMap, RPFC)", OFFSET(RCM_MemMap,RPFC), 4},
	{"OFFSET(RCM_MemMap, RPFW)", OFFSET(RCM_MemMap,RPFW), 5},
	{"OFFSET(RCM_MemMap, MR)", OFFSET(RCM_MemMap,MR), 7},
	{"sizeof(RCM_MemMap)", sizeof(struct RCM_MemMap), 8},
	{"OFFSET(USB_MemMap, PERID)", OFFSET(USB_MemMap,PERID), 0},
	{"OFFSET(USB_MemMap, IDCOMP)", OFFSET(USB_MemMap,IDCOMP), 4},
	{"OFFSET(USB_MemMap, REV)", OFFSET(USB_MemMap,REV), 8},
	{"OFFSET(USB_MemMap, ADDINFO)", OFFSET(USB_MemMap,ADDINFO), 12},
	{"OFFSET(USB_MemMap, OTGCTL)", OFFSET(USB_MemMap,OTGCTL), 28},
	{"OFFSET(USB_MemMap, ISTAT)", OFFSET(USB_MemMap,ISTAT), 128},
	{"OFFSET(USB_MemMap, INTEN)", OFFSET(USB_MemMap,INTEN), 132},
	{"OFFSET(USB_MemMap, ERRSTAT)", OFFSET(USB_MemMap,ERRSTAT), 136},
	{"OFFSET(USB_MemMap, ERREN)", OFFSET(USB_MemMap,ERREN), 140},
	{"OFFSET(USB_MemMap, STAT)", OFFSET(USB_MemMap,STAT), 144},
	{"OFFSET(USB_MemMap, CTL)", OFFSET(USB_MemMap,CTL), 148},
	{"OFFSET(USB_MemMap, ADDR)", OFFSET(USB_MemMap,ADDR), 152},
	{"OFFSET(USB_MemMap, BDTPAGE1)", OFFSET(USB_MemMap,BDTPAGE1), 156},
	{"OFFSET(USB_MemMap, FRMNUML)", OFFSET(USB_MemMap,FRMNUML), 160},
	{"OFFSET(USB_MemMap, FRMNUMH)", OFFSET(USB_MemMap,FRMNUMH), 164},
	{"OFFSET(USB_MemMap, BDTPAGE2)", OFFSET(USB_MemMap,BDTPAGE2), 176},
	{"OFFSET(USB_MemMap, BDTPAGE3)", OFFSET(USB_MemMap,BDTPAGE3), 180},
	{"OFFSET(USB_MemMap, USBCTRL)", OFFSET(USB_MemMap,USBCTRL), 256},
	{"OFFSET(USB_MemMap, OBSERVE)", OFFSET(USB_MemMap,OBSERVE), 260},
	{"OFFSET(USB_MemMap, CONTROL)", OFFSET(USB_MemMap,CONTROL), 264},
	{"OFFSET(USB_MemMap, USBTRC0)", OFFSET(USB_MemMap,USBTRC0), 268},
	{"OFFSET(USB_MemMap, USBFRMADJUST)", OFFSET(USB_MemMap,USBFRMADJUST), 276},
	{"OFFSET(USB_MemMap, CLK_RECOVER_CTRL)", OFFSET(USB_MemMap,CLK_RECOVER_CTRL), 320},
	{"OFFSET(USB_MemMap, CLK_RECOVER_IRC_EN)", OFFSET(USB_MemMap,CLK_RECOVER_IRC_EN), 324},
	{"OFFSET(USB_MemMap, CLK_RECOVER_INT_STATUS)", OFFSET(USB_MemMap,CLK_RECOVER_INT_STATUS), 348},
	{"OFFSET(USB_MemMap, OTGISTAT)", OFFSET(USB_MemMap,OTGISTAT), 16},
	{"OFFSET(USB_MemMap, OTGICR)", OFFSET(USB_MemMap,OTGICR), 20},
	{"OFFSET(USB_MemMap, OTGSTAT)", OFFSET(USB_MemMap,OTGSTAT), 24},
	{"OFFSET(USB_MemMap, TOKEN)", OFFSET(USB_MemMap,TOKEN), 168},
	{"OFFSET(USB_MemMap, SOFTHLD)", OFFSET(USB_MemMap,SOFTHLD), 172},
	{"sizeof(USB_MemMap)", sizeof(struct USB_MemMap), 349},
	{"OFFSET(VREF_MemMap, TRM)", OFFSET(VREF_MemMap,TRM), 0},
	{"OFFSET(VREF_MemMap, SC)", OFFSET(VREF_MemMap,SC), 1},
	{"sizeof(VREF_MemMap)", sizeof(struct VREF_MemMap), 2},
	{"OFFSET(RTC_MemMap, TSR)", OFFSET(RTC_MemMap,TSR), 0},
	{"OFFSET(RTC_MemMap, TPR)", OFFSET(RTC_MemMap,TPR), 4},
	{"OFFSET(RTC_MemMap, TAR)", OFFSET(RTC_MemMap,TAR), 8},
	{"OFFSET(RTC_MemMap, SR)", OFFSET(RTC_MemMap,SR), 20},
	{"OFFSET(RTC_MemMap, LR)", OFFSET(RTC_MemMap,LR), 24},
	{"OFFSET(RTC_MemMap, IER)", OFFSET(RTC_MemMap,IER), 28},
	{"OFFSET(RTC_MemMap, WAR)", OFFSET(RTC_MemMap,WAR), 2048},
	{"OFFSET(RTC_MemMap, RAR)", OFFSET(RTC_MemMap,RAR), 2052},
	{"sizeof(RTC_MemMap)", sizeof(struct RTC_MemMap), 2056},
	{"OFFSET(PMC_MemMap, LVDSC1)", OFFSET(PMC_MemMap,LVDSC1), 0},
	{"OFFSET(PMC_MemMap, LVDSC2)", OFFSET(PMC_MemMap,LVDSC2), 1},
	{"OFFSET(PMC_MemMap, REGSC)", OFFSET(PMC_MemMap,REGSC), 2},
	{"sizeof(PMC_MemMap)", sizeof(struct PMC_MemMap), 3},
	{"sizeof(RFVBAT_MemMap)", sizeof(struct RFVBAT_MemMap), 32},
	{"OFFSET(SMC_MemMap, PMPROT)", OFFSET(SMC_MemMap,PMPROT), 0},
	{"OFFSET(SMC_MemMap, PMCTRL)", OFFSET(SMC_MemMap,PMCTRL), 1},
	{"OFFSET(SMC_MemMap, VLLSCTRL)", OFFSET(SMC_MemMap,VLLSCTRL), 2},
	{"OFFSET(SMC_MemMap, PMSTAT)", OFFSET(SMC_MemMap,PMSTAT), 3},
	{"sizeof(SMC_MemMap)", sizeof(struct SMC_MemMap), 4},
	{"OFFSET(SIM_MemMap, SOPT1)", OFFSET(SIM_MemMap,SOPT1), 0},
	{"OFFSET(SIM_MemMap, SOPT2)", OFFSET(SIM_MemMap,SOPT2), 4100},
	{"OFFSET(SIM_MemMap, SOPT7)", OFFSET(SIM_MemMap,SOPT7), 4120},
	{"OFFSET(SIM_MemMap, SDID)", OFFSET(SIM_MemMap,SDID), 4132},
	{"OFFSET(SIM_MemMap, SCGC4)", OFFSET(SIM_MemMap,SCGC4), 4148},
	{"OFFSET(SIM_MemMap, SCGC5)", OFFSET(SIM_MemMap,SCGC5), 4152},
	{"OFFSET(SIM_MemMap, SCGC6)", OFFSET(SIM_MemMap,SCGC6), 4156},
	{"OFFSET(SIM_MemMap, CLKDIV1)", OFFSET(SIM_MemMap,CLKDIV1), 4164},
	{"OFFSET(SIM_MemMap, FCFG1)", OFFSET(SIM_MemMap,FCFG1), 4172},
	{"OFFSET(SIM_MemMap, UIDH)", OFFSET(SIM_MemMap,UIDH), 4180},
	{"OFFSET(SIM_MemMap, UIDMH)", OFFSET(SIM_MemMap,UIDMH), 4184},
	{"OFFSET(SIM_MemMap, UIDML)", OFFSET(SIM_MemMap,UIDML), 4188},
	{"OFFSET(SIM_MemMap, UIDL)", OFFSET(SIM_MemMap,UIDL), 4192},
	{"OFFSET(SIM_MemMap, SOPT1CFG)", OFFSET(SIM_MemMap,SOPT1CFG), 4},
	{"OFFSET(SIM_MemMap, SOPT4)", OFFSET(SIM_MemMap,SOPT4), 4108},
	{"OFFSET(SIM_MemMap, SOPT5)", OFFSET(SIM_MemMap,SOPT5), 4112},
	{"OFFSET(SIM_MemMap, SCGC1)", OFFSET(SIM_MemMap,SCGC1), 4136},
	{"OFFSET(SIM_MemMap, SCGC2)", OFFSET(SIM_MemMap,SCGC2), 4140},
	{"OFFSET(SIM_MemMap, SCGC3)", OFFSET(SIM_MemMap,SCGC3), 4144},
	{"OFFSET(SIM_MemMap, SCGC7)", OFFSET(SIM_MemMap,SCGC7), 4160},
	{"OFFSET(SIM_MemMap, CLKDIV2)", OFFSET(SIM_MemMap,CLKDIV2), 4168},
	{"OFFSET(SIM_MemMap, FCFG2)", OFFSET(SIM_MemMap,FCFG2), 4176},
	{"sizeof(SIM_MemMap)", sizeof(struct SIM_MemMap), 4196},
	{"OFFSET(RNG_MemMap, ER)", OFFSET(RNG_MemMap,ER), 8},
	{"OFFSET(RNG_MemMap, OR)", OFFSET(RNG_MemMap,OR), 12},
	{"sizeof(RNG_MemMap)", sizeof(struct RNG_MemMap), 16},
	{"OFFSET(FB_MemMap, CSAR)", OFFSET(FB_MemMap,CSAR[0]), 0},
	{"OFFSET(FB_MemMap, CSMR)", OFFSET(FB_MemMap,CSMR[0]), 4},
	{"OFFSET(FB_MemMap, CSCR)", OFFSET(FB_MemMap,CSCR[0]), 8},
	{"OFFSET(FB_MemMap, CSPMCR)", OFFSET(FB_MemMap,CSPMCR), 96},
	{"sizeof(FB_MemMap)", sizeof(struct FB_MemMap), 100},
	{"OFFSET(EWM_MemMap, CTRL)", OFFSET(EWM_MemMap,CTRL), 0},
	{"OFFSET(EWM_MemMap, SERV)", OFFSET(EWM_MemMap,SERV), 1},
	{"OFFSET(EWM_MemMap, CMPL)", OFFSET(EWM_MemMap,CMPL), 2},
	{"OFFSET(EWM_MemMap, CMPH)", OFFSET(EWM_MemMap,CMPH), 3},
	{"sizeof(EWM_MemMap)", sizeof(struct EWM_MemMap), 4},
	{"OFFSET(FTFE_FlashConfig_MemMap, BACKKEY3)", OFFSET(FTFE_FlashConfig_MemMap,BACKKEY3), 0},
	{"OFFSET(FTFE_FlashConfig_MemMap, BACKKEY2)", OFFSET(FTFE_FlashConfig_MemMap,BACKKEY2), 1},
	{"OFFSET(FTFE_FlashConfig_MemMap, BACKKEY1)", OFFSET(FTFE_FlashConfig_MemMap,BACKKEY1), 2},
	{"OFFSET(FTFE_FlashConfig_MemMap, BACKKEY0)", OFFSET(FTFE_FlashConfig_MemMap,BACKKEY0), 3},
	{"OFFSET(FTFE_FlashConfig_MemMap, BACKKEY7)", OFFSET(FTFE_FlashConfig_MemMap,BACKKEY7), 4},
	{"OFFSET(FTFE_FlashConfig_MemMap, BACKKEY6)", OFFSET(FTFE_FlashConfig_MemMap,BACKKEY6), 5},
	{"OFFSET(FTFE_FlashConfig_MemMap, BACKKEY5)", OFFSET(FTFE_FlashConfig_MemMap,BACKKEY5), 6},
	{"OFFSET(FTFE_FlashConfig_MemMap, BACKKEY4)", OFFSET(FTFE_FlashConfig_MemMap,BACKKEY4), 7},
	{"OFFSET(FTFE_FlashConfig_MemMap, FPROT3)", OFFSET(FTFE_FlashConfig_MemMap,FPROT3), 8},
	{"OFFSET(FTFE_FlashConfig_MemMap, FPROT2)", OFFSET(FTFE_FlashConfig_MemMap,FPROT2), 9},
	{"OFFSET(FTFE_FlashConfig_MemMap, FPROT1)", OFFSET(FTFE_FlashConfig_MemMap,FPROT1), 10},
	{"OFFSET(FTFE_FlashConfig_MemMap, FPROT0)", OFFSET(FTFE_FlashConfig_MemMap,FPROT0), 11},
	{"sizeof(FTFE_FlashConfig_MemMap)", sizeof(struct FTFE_FlashConfig_MemMap), 16},
	{"OFFSET(WDOG_MemMap, STCTRLH)", OFFSET(WDOG_MemMap,STCTRLH), 0},
	{"OFFSET(WDOG_MemMap, STCTRLL)", OFFSET(WDOG_MemMap,STCTRLL), 2},
	{"OFFSET(WDOG_MemMap, TOVALH)", OFFSET(WDOG_MemMap,TOVALH), 4},
	{"OFFSET(WDOG_MemMap, TOVALL)", OFFSET(WDOG_MemMap,TOVALL), 6},
	{"OFFSET(WDOG_MemMap, WINH)", OFFSET(WDOG_MemMap,WINH), 8},
	{"OFFSET(WDOG_MemMap, WINL)", OFFSET(WDOG_MemMap,WINL), 10},
	{"OFFSET(WDOG_MemMap, REFRESH)", OFFSET(WDOG_MemMap,REFRESH), 12},
	{"OFFSET(WDOG_MemMap, UNLOCK)", OFFSET(WDOG_MemMap,UNLOCK), 14},
	{"OFFSET(WDOG_MemMap, TMROUTH)", OFFSET(WDOG_MemMap,TMROUTH), 16},
	{"OFFSET(WDOG_MemMap, TMROUTL)", OFFSET(WDOG_MemMap,TMROUTL), 18},
	{"OFFSET(WDOG_MemMap, RSTCNT)", OFFSET(WDOG_MemMap,RSTCNT), 20},
	{"OFFSET(WDOG_MemMap, PRESC)", OFFSET(WDOG_MemMap,PRESC), 22},
	{"sizeof(WDOG_MemMap)", sizeof(struct WDOG_MemMap), 24},
	{"OFFSET(AXBS_MemMap, PRS)", OFFSET(AXBS_MemMap,PRS[0]), 0},
	{"OFFSET(AXBS_MemMap, CRS)", OFFSET(AXBS_MemMap,CRS[0]), 16},
	{"OFFSET(AXBS_MemMap, MGPCR)", OFFSET(AXBS_MemMap,MGPCR[0]), 2048},
	{"sizeof(AXBS_MemMap)", sizeof(struct AXBS_MemMap), 3332},
	{"OFFSET(CMT_MemMap, DMA)", OFFSET(CMT_MemMap,DMA), 11},
	{"OFFSET(CMT_MemMap, CGH1)", OFFSET(CMT_MemMap,CGH1), 0},
	{"OFFSET(CMT_MemMap, CGL1)", OFFSET(CMT_MemMap,CGL1), 1},
	{"OFFSET(CMT_MemMap, CGH2)", OFFSET(CMT_MemMap,CGH2), 2},
	{"OFFSET(CMT_MemMap, CGL2)", OFFSET(CMT_MemMap,CGL2), 3},
	{"OFFSET(CMT_MemMap, OC)", OFFSET(CMT_MemMap,OC), 4},
	{"OFFSET(CMT_MemMap, MSC)", OFFSET(CMT_MemMap,MSC), 5},
	{"OFFSET(CMT_MemMap, PPS)", OFFSET(CMT_MemMap,PPS), 10},
	{"OFFSET(CMT_MemMap, CMD1)", OFFSET(CMT_MemMap,CMD1), 6},
	{"OFFSET(CMT_MemMap, CMD2)", OFFSET(CMT_MemMap,CMD2), 7},
	{"OFFSET(CMT_MemMap, CMD3)", OFFSET(CMT_MemMap,CMD3), 8},
	{"OFFSET(CMT_MemMap, CMD4)", OFFSET(CMT_MemMap,CMD4), 9},
	{"sizeof(CMT_MemMap)", sizeof(struct CMT_MemMap), 12},
	{"OFFSET(MPU_MemMap, CESR)", OFFSET(MPU_MemMap,CESR), 0},
	{"OFFSET(MPU_MemMap, WORD)", OFFSET(MPU_MemMap,WORD[0]), 1036},
	{"OFFSET(MPU_MemMap, EAR)", OFFSET(MPU_MemMap,EAR[0]), 16},
	{"OFFSET(MPU_MemMap, EDR)", OFFSET(MPU_MemMap,EDR[0]), 20},
	{"OFFSET(MPU_MemMap, RGDAAC)", OFFSET(MPU_MemMap,RGDAAC[0]), 2048},
	{"sizeof(MPU_MemMap)", sizeof(struct MPU_MemMap), 2096},
	{"OFFSET(MCG_MemMap, C3)", OFFSET(MCG_MemMap,C3), 2},
	{"OFFSET(MCG_MemMap, C4)", OFFSET(MCG_MemMap,C4), 3},
	{"OFFSET(MCG_MemMap, C2)", OFFSET(MCG_MemMap,C2), 1},
	{"OFFSET(MCG_MemMap, C5)", OFFSET(MCG_MemMap,C5), 4},
	{"OFFSET(MCG_MemMap, C6)", OFFSET(MCG_MemMap,C6), 5},
	{"OFFSET(MCG_MemMap, ATCVH)", OFFSET(MCG_MemMap,ATCVH), 10},
	{"OFFSET(MCG_MemMap, ATCVL)", OFFSET(MCG_MemMap,ATCVL), 11},
	{"OFFSET(MCG_MemMap, C8)", OFFSET(MCG_MemMap,C8), 13},
	{"OFFSET(MCG_MemMap, C7)", OFFSET(MCG_MemMap,C7), 12},
	{"sizeof(MCG_MemMap)", sizeof(struct MCG_MemMap), 14},
	{"OFFSET(FMC_MemMap, PFAPR)", OFFSET(FMC_MemMap,PFAPR), 0},
	{"OFFSET(FMC_MemMap, PFB0CR)", OFFSET(FMC_MemMap,PFB0CR), 4},
	{"OFFSET(FMC_MemMap, TAGVDW0S)", OFFSET(FMC_MemMap,TAGVDW0S[0]), 256},
	{"OFFSET(FMC_MemMap, TAGVDW1S)", OFFSET(FMC_MemMap,TAGVDW1S[0]), 272},
	{"OFFSET(FMC_MemMap, TAGVDW2S)", OFFSET(FMC_MemMap,TAGVDW2S[0]), 288},
	{"OFFSET(FMC_MemMap, TAGVDW3S)", OFFSET(FMC_MemMap,TAGVDW3S[0]), 304},
	{"OFFSET(FMC_MemMap, DATA_U)", OFFSET(FMC_MemMap,DATA_U[0]), 512},
	{"OFFSET(FMC_MemMap, DATA_L)", OFFSET(FMC_MemMap,DATA_L[0]), 516},
	{"OFFSET(FMC_MemMap, PFB1CR)", OFFSET(FMC_MemMap,PFB1CR), 8},
	{"sizeof(FMC_MemMap)", sizeof(struct FMC_MemMap), 640},
	{"OFFSET(DMA_MemMap, ES)", OFFSET(DMA_MemMap,ES), 4},
	{"OFFSET(DMA_MemMap, ERQ)", OFFSET(DMA_MemMap,ERQ), 12},
	{"OFFSET(DMA_MemMap, EEI)", OFFSET(DMA_MemMap,EEI), 20},
	{"OFFSET(DMA_MemMap, CEEI)", OFFSET(DMA_MemMap,CEEI), 24},
	{"OFFSET(DMA_MemMap, SEEI)", OFFSET(DMA_MemMap,SEEI), 25},
	{"OFFSET(DMA_MemMap, CERQ)", OFFSET(DMA_MemMap,CERQ), 26},
	{"OFFSET(DMA_MemMap, SERQ)", OFFSET(DMA_MemMap,SERQ), 27},
	{"OFFSET(DMA_MemMap, CDNE)", OFFSET(DMA_MemMap,CDNE), 28},
	{"OFFSET(DMA_MemMap, SSRT)", OFFSET(DMA_MemMap,SSRT), 29},
	{"OFFSET(DMA_MemMap, CERR)", OFFSET(DMA_MemMap,CERR), 30},
	{"OFFSET(DMA_MemMap, CINT)", OFFSET(DMA_MemMap,CINT), 31},
	{"OFFSET(DMA_MemMap, INT)", OFFSET(DMA_MemMap,INT), 36},
	{"OFFSET(DMA_MemMap, ERR)", OFFSET(DMA_MemMap,ERR), 44},
	{"OFFSET(DMA_MemMap, HRS)", OFFSET(DMA_MemMap,HRS), 52},
	{"OFFSET(DMA_MemMap, DCHPRI3)", OFFSET(DMA_MemMap,DCHPRI3), 256},
	{"OFFSET(DMA_MemMap, DCHPRI2)", OFFSET(DMA_MemMap,DCHPRI2), 257},
	{"OFFSET(DMA_MemMap, DCHPRI1)", OFFSET(DMA_MemMap,DCHPRI1), 258},
	{"OFFSET(DMA_MemMap, DCHPRI0)", OFFSET(DMA_MemMap,DCHPRI0), 259},
	{"OFFSET(DMA_MemMap, DCHPRI7)", OFFSET(DMA_MemMap,DCHPRI7), 260},
	{"OFFSET(DMA_MemMap, DCHPRI6)", OFFSET(DMA_MemMap,DCHPRI6), 261},
	{"OFFSET(DMA_MemMap, DCHPRI5)", OFFSET(DMA_MemMap,DCHPRI5), 262},
	{"OFFSET(DMA_MemMap, DCHPRI4)", OFFSET(DMA_MemMap,DCHPRI4), 263},
	{"OFFSET(DMA_MemMap, DCHPRI11)", OFFSET(DMA_MemMap,DCHPRI11), 264},
	{"OFFSET(DMA_MemMap, DCHPRI10)", OFFSET(DMA_MemMap,DCHPRI10), 265},
	{"OFFSET(DMA_MemMap, DCHPRI9)", OFFSET(DMA_MemMap,DCHPRI9), 266},
	{"OFFSET(DMA_MemMap, DCHPRI8)", OFFSET(DMA_MemMap,DCHPRI8), 267},
	{"OFFSET(DMA_MemMap, DCHPRI15)", OFFSET(DMA_MemMap,DCHPRI15), 268},
	{"OFFSET(DMA_MemMap, DCHPRI14)", OFFSET(DMA_MemMap,DCHPRI14), 269},
	{"OFFSET(DMA_MemMap, DCHPRI13)", OFFSET(DMA_MemMap,DCHPRI13), 270},
	{"OFFSET(DMA_MemMap, DCHPRI12)", OFFSET(DMA_MemMap,DCHPRI12), 271},
	{"sizeof(DMA_MemMap)", sizeof(struct DMA_MemMap), 4608},
	{"OFFSET(CAN0_MemMap, CTRL1)", OFFSET(CAN0_MemMap,CTRL1), 4},
	{"OFFSET(CAN0_MemMap, TIMER)", OFFSET(CAN0_MemMap,TIMER), 8},
	{"OFFSET(CAN0_MemMap, RXMGMASK)", OFFSET(CAN0_MemMap,RXMGMASK), 16},
	{"OFFSET(CAN0_MemMap, RX14MASK)", OFFSET(CAN0_MemMap,RX14MASK), 20},
	{"OFFSET(CAN0_MemMap, RX15MASK)", OFFSET(CAN0_MemMap,RX15MASK), 24},
	{"OFFSET(CAN0_MemMap, ESR1)", OFFSET(CAN0_MemMap,ESR1), 32},
	{"OFFSET(CAN0_MemMap, IMASK1)", OFFSET(CAN0_MemMap,IMASK1), 40},
	{"OFFSET(CAN0_MemMap, IFLAG1)", OFFSET(CAN0_MemMap,IFLAG1), 48},
	{"OFFSET(CAN0_MemMap, CTRL2)", OFFSET(CAN0_MemMap,CTRL2), 52},
	{"OFFSET(CAN0_MemMap, ESR2)", OFFSET(CAN0_MemMap,ESR2), 56},
	{"OFFSET(CAN0_MemMap, CRCR)", OFFSET(CAN0_MemMap,CRCR), 68},
	{"OFFSET(CAN0_MemMap, RXFGMASK)", OFFSET(CAN0_MemMap,RXFGMASK), 72},
	{"OFFSET(CAN0_MemMap, RXFIR)", OFFSET(CAN0_MemMap,RXFIR), 76},
	{"OFFSET(CAN0_MemMap, CS0)", OFFSET(CAN0_MemMap,CS0), 128},
	{"OFFSET(CAN0_MemMap, CS1)", OFFSET(CAN0_MemMap,CS1), 144},
	{"OFFSET(CAN0_MemMap, CS2)", OFFSET(CAN0_MemMap,CS2), 160},
	{"OFFSET(CAN0_MemMap, CS3)", OFFSET(CAN0_MemMap,CS3), 176},
	{"OFFSET(CAN0_MemMap, CS4)", OFFSET(CAN0_MemMap,CS4), 192},
	{"OFFSET(CAN0_MemMap, CS5)", OFFSET(CAN0_MemMap,CS5), 208},
	{"OFFSET(CAN0_MemMap, CS6)", OFFSET(CAN0_MemMap,CS6), 224},
	{"OFFSET(CAN0_MemMap, CS7)", OFFSET(CAN0_MemMap,CS7), 240},
	{"OFFSET(CAN0_MemMap, CS8)", OFFSET(CAN0_MemMap,CS8), 256},
	{"OFFSET(CAN0_MemMap, CS9)", OFFSET(CAN0_MemMap,CS9), 272},
	{"OFFSET(CAN0_MemMap, CS10)", OFFSET(CAN0_MemMap,CS10), 288},
	{"OFFSET(CAN0_MemMap, CS11)", OFFSET(CAN0_MemMap,CS11), 304},
	{"OFFSET(CAN0_MemMap, CS12)", OFFSET(CAN0_MemMap,CS12), 320},
	{"OFFSET(CAN0_MemMap, CS13)", OFFSET(CAN0_MemMap,CS13), 336},
	{"OFFSET(CAN0_MemMap, CS14)", OFFSET(CAN0_MemMap,CS14), 352},
	{"OFFSET(CAN0_MemMap, CS15)", OFFSET(CAN0_MemMap,CS15), 368},
	{"OFFSET(CAN0_MemMap, ID0)", OFFSET(CAN0_MemMap,ID0), 132},
	{"OFFSET(CAN0_MemMap, ID1)", OFFSET(CAN0_MemMap,ID1), 148},
	{"OFFSET(CAN0_MemMap, ID2)", OFFSET(CAN0_MemMap,ID2), 164},
	{"OFFSET(CAN0_MemMap, ID3)", OFFSET(CAN0_MemMap,ID3), 180},
	{"OFFSET(CAN0_MemMap, ID4)", OFFSET(CAN0_MemMap,ID4), 196},
	{"OFFSET(CAN0_MemMap, ID5)", OFFSET(CAN0_MemMap,ID5), 212},
	{"OFFSET(CAN0_MemMap, ID6)", OFFSET(CAN0_MemMap,ID6), 228},
	{"OFFSET(CAN0_MemMap, ID7)", OFFSET(CAN0_MemMap,ID7), 244},
	{"OFFSET(CAN0_MemMap, ID8)", OFFSET(CAN0_MemMap,ID8), 260},
	{"OFFSET(CAN0_MemMap, ID9)", OFFSET(CAN0_MemMap,ID9), 276},
	{"OFFSET(CAN0_MemMap, ID10)", OFFSET(CAN0_MemMap,ID10), 292},
	{"OFFSET(CAN0_MemMap, ID11)", OFFSET(CAN0_MemMap,ID11), 308},
	{"OFFSET(CAN0_MemMap, ID12)", OFFSET(CAN0_MemMap,ID12), 324},
	{"OFFSET(CAN0_MemMap, ID13)", OFFSET(CAN0_MemMap,ID13), 340},
	{"OFFSET(CAN0_MemMap, ID14)", OFFSET(CAN0_MemMap,ID14), 356},
	{"OFFSET(CAN0_MemMap, ID15)", OFFSET(CAN0_MemMap,ID15), 372},
	{"OFFSET(CAN0_MemMap, WORD00)", OFFSET(CAN0_MemMap,WORD00), 136},
	{"OFFSET(CAN0_MemMap, WORD01)", OFFSET(CAN0_MemMap,WORD01), 152},
	{"OFFSET(CAN0_MemMap, WORD02)", OFFSET(CAN0_MemMap,WORD02), 168},
	{"OFFSET(CAN0_MemMap, WORD03)", OFFSET(CAN0_MemMap,WORD03), 184},
	{"OFFSET(CAN0_MemMap, WORD04)", OFFSET(CAN0_MemMap,WORD04), 200},
	{"OFFSET(CAN0_MemMap, WORD05)", OFFSET(CAN0_MemMap,WORD05), 216},
	{"OFFSET(CAN0_MemMap, WORD06)", OFFSET(CAN0_MemMap,WORD06), 232},
	{"OFFSET(CAN0_MemMap, WORD07)", OFFSET(CAN0_MemMap,WORD07), 248},
	{"OFFSET(CAN0_MemMap, WORD08)", OFFSET(CAN0_MemMap,WORD08), 264},
	{"OFFSET(CAN0_MemMap, WORD09)", OFFSET(CAN0_MemMap,WORD09), 280},
	{"OFFSET(CAN0_MemMap, WORD010)", OFFSET(CAN0_MemMap,WORD010), 296},
	{"OFFSET(CAN0_MemMap, WORD011)", OFFSET(CAN0_MemMap,WORD011), 312},
	{"OFFSET(CAN0_MemMap, WORD012)", OFFSET(CAN0_MemMap,WORD012), 328},
	{"OFFSET(CAN0_MemMap, WORD013)", OFFSET(CAN0_MemMap,WORD013), 344},
	{"OFFSET(CAN0_MemMap, WORD014)", OFFSET(CAN0_MemMap,WORD014), 360},
	{"OFFSET(CAN0_MemMap, WORD015)", OFFSET(CAN0_MemMap,WORD015), 376},
	{"OFFSET(CAN0_MemMap, WORD10)", OFFSET(CAN0_MemMap,WORD10), 140},
	{"OFFSET(CAN0_MemMap, WORD11)", OFFSET(CAN0_MemMap,WORD11), 156},
	{"OFFSET(CAN0_MemMap, WORD12)", OFFSET(CAN0_MemMap,WORD12), 172},
	{"OFFSET(CAN0_MemMap, WORD13)", OFFSET(CAN0_MemMap,WORD13), 188},
	{"OFFSET(CAN0_MemMap, WORD14)", OFFSET(CAN0_MemMap,WORD14), 204},
	{"OFFSET(CAN0_MemMap, WORD15)", OFFSET(CAN0_MemMap,WORD15), 220},
	{"OFFSET(CAN0_MemMap, WORD16)", OFFSET(CAN0_MemMap,WORD16), 236},
	{"OFFSET(CAN0_MemMap, WORD17)", OFFSET(CAN0_MemMap,WORD17), 252},
	{"OFFSET(CAN0_MemMap, WORD18)", OFFSET(CAN0_MemMap,WORD18), 268},
	{"OFFSET(CAN0_MemMap, WORD19)", OFFSET(CAN0_MemMap,WORD19), 284},
	{"OFFSET(CAN0_MemMap, WORD110)", OFFSET(CAN0_MemMap,WORD110), 300},
	{"OFFSET(CAN0_MemMap, WORD111)", OFFSET(CAN0_MemMap,WORD111), 316},
	{"OFFSET(CAN0_MemMap, WORD112)", OFFSET(CAN0_MemMap,WORD112), 332},
	{"OFFSET(CAN0_MemMap, WORD113)", OFFSET(CAN0_MemMap,WORD113), 348},
	{"OFFSET(CAN0_MemMap, WORD114)", OFFSET(CAN0_MemMap,WORD114), 364},
	{"OFFSET(CAN0_MemMap, WORD115)", OFFSET(CAN0_MemMap,WORD115), 380},
	{"OFFSET(CAN0_MemMap, RXIMR)", OFFSET(CAN0_MemMap,RXIMR[0]), 2176},
	{"sizeof(CAN0_MemMap)", sizeof(struct CAN0_MemMap), 2240},
	{"OFFSET(DMAMUX_MemMap, CHCFG)", OFFSET(DMAMUX_MemMap,CHCFG[0]), 0},
	{"sizeof(DMAMUX_MemMap)", sizeof(struct DMAMUX_MemMap), 16},
	{"OFFSET(PDB_MemMap, MOD)", OFFSET(PDB_MemMap,MOD), 4},
	{"OFFSET(PDB_MemMap, CNT)", OFFSET(PDB_MemMap,CNT), 8},
	{"OFFSET(PDB_MemMap, IDLY)", OFFSET(PDB_MemMap,IDLY), 12},
	{"OFFSET(PDB_MemMap, POEN)", OFFSET(PDB_MemMap,POEN), 400},
	{"OFFSET(PDB_MemMap, PODLY)", OFFSET(PDB_MemMap,PODLY[0]), 404},
	{"OFFSET(PDB_MemMap, DACINTC)", OFFSET(PDB_MemMap,DACINTC[0]), 336},
	{"OFFSET(PDB_MemMap, DACINT)", OFFSET(PDB_MemMap,DACINT[0]), 340},
	{"sizeof(PDB_MemMap)", sizeof(struct PDB_MemMap), 416},
	{"OFFSET(SDHC_MemMap, XFERTYP)", OFFSET(SDHC_MemMap,XFERTYP), 12},
	{"OFFSET(SDHC_MemMap, DSADDR)", OFFSET(SDHC_MemMap,DSADDR), 0},
	{"OFFSET(SDHC_MemMap, BLKATTR)", OFFSET(SDHC_MemMap,BLKATTR), 4},
	{"OFFSET(SDHC_MemMap, CMDARG)", OFFSET(SDHC_MemMap,CMDARG), 8},
	{"OFFSET(SDHC_MemMap, CMDRSP0)", OFFSET(SDHC_MemMap,CMDRSP0), 16},
	{"OFFSET(SDHC_MemMap, CMDRSP1)", OFFSET(SDHC_MemMap,CMDRSP1), 20},
	{"OFFSET(SDHC_MemMap, CMDRSP2)", OFFSET(SDHC_MemMap,CMDRSP2), 24},
	{"OFFSET(SDHC_MemMap, CMDRSP3)", OFFSET(SDHC_MemMap,CMDRSP3), 28},
	{"OFFSET(SDHC_MemMap, DATPORT)", OFFSET(SDHC_MemMap,DATPORT), 32},
	{"OFFSET(SDHC_MemMap, PRSSTAT)", OFFSET(SDHC_MemMap,PRSSTAT), 36},
	{"OFFSET(SDHC_MemMap, PROCTL)", OFFSET(SDHC_MemMap,PROCTL), 40},
	{"OFFSET(SDHC_MemMap, SYSCTL)", OFFSET(SDHC_MemMap,SYSCTL), 44},
	{"OFFSET(SDHC_MemMap, IRQSTAT)", OFFSET(SDHC_MemMap,IRQSTAT), 48},
	{"OFFSET(SDHC_MemMap, IRQSTATEN)", OFFSET(SDHC_MemMap,IRQSTATEN), 52},
	{"OFFSET(SDHC_MemMap, IRQSIGEN)", OFFSET(SDHC_MemMap,IRQSIGEN), 56},
	{"OFFSET(SDHC_MemMap, AC12ERR)", OFFSET(SDHC_MemMap,AC12ERR), 60},
	{"OFFSET(SDHC_MemMap, HTCAPBLT)", OFFSET(SDHC_MemMap,HTCAPBLT), 64},
	{"OFFSET(SDHC_MemMap, WML)", OFFSET(SDHC_MemMap,WML), 68},
	{"OFFSET(SDHC_MemMap, FEVT)", OFFSET(SDHC_MemMap,FEVT), 80},
	{"OFFSET(SDHC_MemMap, ADMAES)", OFFSET(SDHC_MemMap,ADMAES), 84},
	{"OFFSET(SDHC_MemMap, ADSADDR)", OFFSET(SDHC_MemMap,ADSADDR), 88},
	{"OFFSET(SDHC_MemMap, VENDOR)", OFFSET(SDHC_MemMap,VENDOR), 192},
	{"OFFSET(SDHC_MemMap, MMCBOOT)", OFFSET(SDHC_MemMap,MMCBOOT), 196},
	{"OFFSET(SDHC_MemMap, HOSTVER)", OFFSET(SDHC_MemMap,HOSTVER), 252},
	{"sizeof(SDHC_MemMap)", sizeof(struct SDHC_MemMap), 256},
	{"sizeof(OSC_MemMap)", sizeof(struct OSC_MemMap), 1},
	{"OFFSET(I2S_MemMap, RCSR)", OFFSET(I2S_MemMap,RCSR), 128},
	{"OFFSET(I2S_MemMap, TCR1)", OFFSET(I2S_MemMap,TCR1), 4},
	{"OFFSET(I2S_MemMap, TCR2)", OFFSET(I2S_MemMap,TCR2), 8},
	{"OFFSET(I2S_MemMap, RCR2)", OFFSET(I2S_MemMap,RCR2), 136},
	{"OFFSET(I2S_MemMap, TCR3)", OFFSET(I2S_MemMap,TCR3), 12},
	{"OFFSET(I2S_MemMap, RCR3)", OFFSET(I2S_MemMap,RCR3), 140},
	{"OFFSET(I2S_MemMap, TCR4)", OFFSET(I2S_MemMap,TCR4), 16},
	{"OFFSET(I2S_MemMap, RCR4)", OFFSET(I2S_MemMap,RCR4), 144},
	{"OFFSET(I2S_MemMap, TCR5)", OFFSET(I2S_MemMap,TCR5), 20},
	{"OFFSET(I2S_MemMap, RCR5)", OFFSET(I2S_MemMap,RCR5), 148},
	{"OFFSET(I2S_MemMap, TDR)", OFFSET(I2S_MemMap,TDR[0]), 32},
	{"OFFSET(I2S_MemMap, TFR)", OFFSET(I2S_MemMap,TFR[0]), 64},
	{"OFFSET(I2S_MemMap, RFR)", OFFSET(I2S_MemMap,RFR[0]), 192},
	{"OFFSET(I2S_MemMap, TMR)", OFFSET(I2S_MemMap,TMR), 96},
	{"OFFSET(I2S_MemMap, RCR1)", OFFSET(I2S_MemMap,RCR1), 132},
	{"OFFSET(I2S_MemMap, RDR)", OFFSET(I2S_MemMap,RDR[0]), 160},
	{"OFFSET(I2S_MemMap, RMR)", OFFSET(I2S_MemMap,RMR), 224},
	{"OFFSET(I2S_MemMap, MDR)", OFFSET(I2S_MemMap,MDR), 260},
	{"sizeof(I2S_MemMap)", sizeof(struct I2S_MemMap), 264},
	{"OFFSET(CRC_MemMap, DATA)", OFFSET(CRC_MemMap,DATA), 0},
	{"OFFSET(CRC_MemMap, GPOLY)", OFFSET(CRC_MemMap,GPOLY), 4},
	{"sizeof(CRC_MemMap)", sizeof(struct CRC_MemMap), 12},
	{"OFFSET(USBDCD_MemMap, CLOCK)", OFFSET(USBDCD_MemMap,CLOCK), 4},
	{"OFFSET(USBDCD_MemMap, STATUS)", OFFSET(USBDCD_MemMap,STATUS), 8},
	{"OFFSET(USBDCD_MemMap, TIMER0)", OFFSET(USBDCD_MemMap,TIMER0), 16},
	{"OFFSET(USBDCD_MemMap, TIMER1)", OFFSET(USBDCD_MemMap,TIMER1), 20},
	{"OFFSET(USBDCD_MemMap, TIMER2_BC11)", OFFSET(USBDCD_MemMap,TIMER2_BC11), 24},
	{"OFFSET(USBDCD_MemMap, TIMER2_BC12)", OFFSET(USBDCD_MemMap,TIMER2_BC12), 24},
	{"sizeof(USBDCD_MemMap)", sizeof(struct USBDCD_MemMap), 28},
	{"OFFSET(ADC_MemMap, SC1)", OFFSET(ADC_MemMap,SC1[0]), 0},
	{"OFFSET(ADC_MemMap, CFG1)", OFFSET(ADC_MemMap,CFG1), 8},
	{"OFFSET(ADC_MemMap, CFG2)", OFFSET(ADC_MemMap,CFG2), 12},
	{"OFFSET(ADC_MemMap, R)", OFFSET(ADC_MemMap,R[0]), 16},
	{"OFFSET(ADC_MemMap, CV1)", OFFSET(ADC_MemMap,CV1), 24},
	{"OFFSET(ADC_MemMap, CV2)", OFFSET(ADC_MemMap,CV2), 28},
	{"OFFSET(ADC_MemMap, SC2)", OFFSET(ADC_MemMap,SC2), 32},
	{"OFFSET(ADC_MemMap, SC3)", OFFSET(ADC_MemMap,SC3), 36},
	{"OFFSET(ADC_MemMap, OFS)", OFFSET(ADC_MemMap,OFS), 40},
	{"OFFSET(ADC_MemMap, PG)", OFFSET(ADC_MemMap,PG), 44},
	{"OFFSET(ADC_MemMap, MG)", OFFSET(ADC_MemMap,MG), 48},
	{"OFFSET(ADC_MemMap, CLPD)", OFFSET(ADC_MemMap,CLPD), 52},
	{"OFFSET(ADC_MemMap, CLPS)", OFFSET(ADC_MemMap,CLPS), 56},
	{"OFFSET(ADC_MemMap, CLP4)", OFFSET(ADC_MemMap,CLP4), 60},
	{"OFFSET(ADC_MemMap, CLP3)", OFFSET(ADC_MemMap,CLP3), 64},
	{"OFFSET(ADC_MemMap, CLP2)", OFFSET(ADC_MemMap,CLP2), 68},
	{"OFFSET(ADC_MemMap, CLP1)", OFFSET(ADC_MemMap,CLP1), 72},
	{"OFFSET(ADC_MemMap, CLP0)", OFFSET(ADC_MemMap,CLP0), 76},
	{"OFFSET(ADC_MemMap, CLMD)", OFFSET(ADC_MemMap,CLMD), 84},
	{"OFFSET(ADC_MemMap, CLMS)", OFFSET(ADC_MemMap,CLMS), 88},
	{"OFFSET(ADC_MemMap, CLM4)", OFFSET(ADC_MemMap,CLM4), 92},
	{"OFFSET(ADC_MemMap, CLM3)", OFFSET(ADC_MemMap,CLM3), 96},
	{"OFFSET(ADC_MemMap, CLM2)", OFFSET(ADC_MemMap,CLM2), 100},
	{"OFFSET(ADC_MemMap, CLM1)", OFFSET(ADC_MemMap,CLM1), 104},
	{"OFFSET(ADC_MemMap, CLM0)", OFFSET(ADC_MemMap,CLM0), 108},
	{"sizeof(ADC_MemMap)", sizeof(struct ADC_MemMap), 112},
	{"OFFSET(AIPS_MemMap, PACRA)", OFFSET(AIPS_MemMap,PACRA), 32},
	{"OFFSET(AIPS_MemMap, PACRB)", OFFSET(AIPS_MemMap,PACRB), 36},
	{"OFFSET(AIPS_MemMap, PACRC)", OFFSET(AIPS_MemMap,PACRC), 40},
	{"OFFSET(AIPS_MemMap, PACRD)", OFFSET(AIPS_MemMap,PACRD), 44},
	{"OFFSET(AIPS_MemMap, PACRE)", OFFSET(AIPS_MemMap,PACRE), 64},
	{"OFFSET(AIPS_MemMap, PACRF)", OFFSET(AIPS_MemMap,PACRF), 68},
	{"OFFSET(AIPS_MemMap, PACRG)", OFFSET(AIPS_MemMap,PACRG), 72},
	{"OFFSET(AIPS_MemMap, PACRH)", OFFSET(AIPS_MemMap,PACRH), 76},
	{"OFFSET(AIPS_MemMap, PACRI)", OFFSET(AIPS_MemMap,PACRI), 80},
	{"OFFSET(AIPS_MemMap, PACRJ)", OFFSET(AIPS_MemMap,PACRJ), 84},
	{"OFFSET(AIPS_MemMap, PACRK)", OFFSET(AIPS_MemMap,PACRK), 88},
	{"OFFSET(AIPS_MemMap, PACRL)", OFFSET(AIPS_MemMap,PACRL), 92},
	{"OFFSET(AIPS_MemMap, PACRM)", OFFSET(AIPS_MemMap,PACRM), 96},
	{"OFFSET(AIPS_MemMap, PACRN)", OFFSET(AIPS_MemMap,PACRN), 100},
	{"OFFSET(AIPS_MemMap, PACRO)", OFFSET(AIPS_MemMap,PACRO), 104},
	{"OFFSET(AIPS_MemMap, PACRP)", OFFSET(AIPS_MemMap,PACRP), 108},
	{"OFFSET(AIPS_MemMap, PACRU)", OFFSET(AIPS_MemMap,PACRU), 128},
	{"OFFSET(AIPS_MemMap, MPRA)", OFFSET(AIPS_MemMap,MPRA), 0},
	{"sizeof(AIPS_MemMap)", sizeof(struct AIPS_MemMap), 132},
	{"OFFSET(CMP_MemMap, DACCR)", OFFSET(CMP_MemMap,DACCR), 4},
	{"OFFSET(CMP_MemMap, CR0)", OFFSET(CMP_MemMap,CR0), 0},
	{"OFFSET(CMP_MemMap, CR1)", OFFSET(CMP_MemMap,CR1), 1},
	{"OFFSET(CMP_MemMap, FPR)", OFFSET(CMP_MemMap,FPR), 2},
	{"OFFSET(CMP_MemMap, SCR)", OFFSET(CMP_MemMap,SCR), 3},
	{"OFFSET(CMP_MemMap, MUXCR)", OFFSET(CMP_MemMap,MUXCR), 5},
	{"sizeof(CMP_MemMap)", sizeof(struct CMP_MemMap), 6},
	{"OFFSET(DAC_MemMap, C0)", OFFSET(DAC_MemMap,C0), 33},
	{"sizeof(DAC_MemMap)", sizeof(struct DAC_MemMap), 36},
	{"OFFSET(FTM_MemMap, EXTTRIG)", OFFSET(FTM_MemMap,EXTTRIG), 108},
	{"OFFSET(FTM_MemMap, POL)", OFFSET(FTM_MemMap,POL), 112},
	{"OFFSET(FTM_MemMap, CONF)", OFFSET(FTM_MemMap,CONF), 132},
	{"OFFSET(FTM_MemMap, CNTIN)", OFFSET(FTM_MemMap,CNTIN), 76},
	{"OFFSET(FTM_MemMap, MODE)", OFFSET(FTM_MemMap,MODE), 84},
	{"OFFSET(FTM_MemMap, SYNC)", OFFSET(FTM_MemMap,SYNC), 88},
	{"OFFSET(FTM_MemMap, OUTINIT)", OFFSET(FTM_MemMap,OUTINIT), 92},
	{"OFFSET(FTM_MemMap, OUTMASK)", OFFSET(FTM_MemMap,OUTMASK), 96},
	{"OFFSET(FTM_MemMap, COMBINE)", OFFSET(FTM_MemMap,COMBINE), 100},
	{"OFFSET(FTM_MemMap, DEADTIME)", OFFSET(FTM_MemMap,DEADTIME), 104},
	{"OFFSET(FTM_MemMap, FMS)", OFFSET(FTM_MemMap,FMS), 116},
	{"OFFSET(FTM_MemMap, FILTER)", OFFSET(FTM_MemMap,FILTER), 120},
	{"OFFSET(FTM_MemMap, FLTCTRL)", OFFSET(FTM_MemMap,FLTCTRL), 124},
	{"OFFSET(FTM_MemMap, QDCTRL)", OFFSET(FTM_MemMap,QDCTRL), 128},
	{"OFFSET(FTM_MemMap, FLTPOL)", OFFSET(FTM_MemMap,FLTPOL), 136},
	{"OFFSET(FTM_MemMap, SYNCONF)", OFFSET(FTM_MemMap,SYNCONF), 140},
	{"OFFSET(FTM_MemMap, INVCTRL)", OFFSET(FTM_MemMap,INVCTRL), 144},
	{"OFFSET(FTM_MemMap, SWOCTRL)", OFFSET(FTM_MemMap,SWOCTRL), 148},
	{"OFFSET(FTM_MemMap, PWMLOAD)", OFFSET(FTM_MemMap,PWMLOAD), 152},
	{"sizeof(FTM_MemMap)", sizeof(struct FTM_MemMap), 156},
	{"OFFSET(GPIO_MemMap, PDOR)", OFFSET(GPIO_MemMap,PDOR), 0},
	{"OFFSET(GPIO_MemMap, PSOR)", OFFSET(GPIO_MemMap,PSOR), 4},
	{"OFFSET(GPIO_MemMap, PCOR)", OFFSET(GPIO_MemMap,PCOR), 8},
	{"OFFSET(GPIO_MemMap, PTOR)", OFFSET(GPIO_MemMap,PTOR), 12},
	{"OFFSET(GPIO_MemMap, PDIR)", OFFSET(GPIO_MemMap,PDIR), 16},
	{"OFFSET(GPIO_MemMap, PDDR)", OFFSET(GPIO_MemMap,PDDR), 20},
	{"sizeof(GPIO_MemMap)", sizeof(struct GPIO_MemMap), 24},
	{"OFFSET(I2C_MemMap, A1)", OFFSET(I2C_MemMap,A1), 0},
	{"OFFSET(I2C_MemMap, F)", OFFSET(I2C_MemMap,F), 1},
	{"OFFSET(I2C_MemMap, D)", OFFSET(I2C_MemMap,D), 4},
	{"OFFSET(I2C_MemMap, FLT)", OFFSET(I2C_MemMap,FLT), 6},
	{"OFFSET(I2C_MemMap, RA)", OFFSET(I2C_MemMap,RA), 7},
	{"OFFSET(I2C_MemMap, SMB)", OFFSET(I2C_MemMap,SMB), 8},
	{"OFFSET(I2C_MemMap, A2)", OFFSET(I2C_MemMap,A2), 9},
	{"OFFSET(I2C_MemMap, SLTH)", OFFSET(I2C_MemMap,SLTH), 10},
	{"OFFSET(I2C_MemMap, SLTL)", OFFSET(I2C_MemMap,SLTL), 11},
	{"sizeof(I2C_MemMap)", sizeof(struct I2C_MemMap), 12},
	{"OFFSET(PORT_MemMap, PCR)", OFFSET(PORT_MemMap,PCR[0]), 0},
	{"OFFSET(PORT_MemMap, GPCLR)", OFFSET(PORT_MemMap,GPCLR), 128},
	{"OFFSET(PORT_MemMap, GPCHR)", OFFSET(PORT_MemMap,GPCHR), 132},
	{"OFFSET(PORT_MemMap, ISFR)", OFFSET(PORT_MemMap,ISFR), 160},
	{"OFFSET(PORT_MemMap, DFER)", OFFSET(PORT_MemMap,DFER), 192},
	{"OFFSET(PORT_MemMap, DFCR)", OFFSET(PORT_MemMap,DFCR), 196},
	{"OFFSET(PORT_MemMap, DFWR)", OFFSET(PORT_MemMap,DFWR), 200},
	{"sizeof(PORT_MemMap)", sizeof(struct PORT_MemMap), 164},
	{"OFFSET(SPI_MemMap, CTAR_SLAVE)", OFFSET(SPI_MemMap,CTAR_SLAVE), 12},
	{"OFFSET(SPI_MemMap, CTAR)", OFFSET(SPI_MemMap,CTAR[0]), 12},
	{"OFFSET(SPI_MemMap, RSER)", OFFSET(SPI_MemMap,RSER), 48},
	{"OFFSET(SPI_MemMap, PUSHR)", OFFSET(SPI_MemMap,PUSHR), 52},
	{"OFFSET(SPI_MemMap, PUSHR_SLAVE)", OFFSET(SPI_MemMap,PUSHR_SLAVE), 52},
	{"OFFSET(SPI_MemMap, POPR)", OFFSET(SPI_MemMap,POPR), 56},
	{"OFFSET(SPI_MemMap, TXFR0)", OFFSET(SPI_MemMap,TXFR0), 60},
	{"OFFSET(SPI_MemMap, TXFR1)", OFFSET(SPI_MemMap,TXFR1), 64},
	{"OFFSET(SPI_MemMap, TXFR2)", OFFSET(SPI_MemMap,TXFR2), 68},
	{"OFFSET(SPI_MemMap, TXFR3)", OFFSET(SPI_MemMap,TXFR3), 72},
	{"OFFSET(SPI_MemMap, RXFR0)", OFFSET(SPI_MemMap,RXFR0), 124},
	{"OFFSET(SPI_MemMap, RXFR1)", OFFSET(SPI_MemMap,RXFR1), 128},
	{"OFFSET(SPI_MemMap, RXFR2)", OFFSET(SPI_MemMap,RXFR2), 132},
	{"OFFSET(SPI_MemMap, RXFR3)", OFFSET(SPI_MemMap,RXFR3), 136},
	{"sizeof(SPI_MemMap)", sizeof(struct SPI_MemMap), 140},
	{"OFFSET(UART_MemMap, BDH)", OFFSET(UART_MemMap,BDH), 0},
	{"OFFSET(UART_MemMap, S1)", OFFSET(UART_MemMap,S1), 4},
	{"OFFSET(UART_MemMap, S2)", OFFSET(UART_MemMap,S2), 5},
	{"OFFSET(UART_MemMap, BDL)", OFFSET(UART_MemMap,BDL), 1},
	{"OFFSET(UART_MemMap, MA1)", OFFSET(UART_MemMap,MA1), 8},
	{"OFFSET(UART_MemMap, MA2)", OFFSET(UART_MemMap,MA2), 9},
	{"OFFSET(UART_MemMap, ED)", OFFSET(UART_MemMap,ED), 12},
	{"OFFSET(UART_MemMap, MODEM)", OFFSET(UART_MemMap,MODEM), 13},
	{"OFFSET(UART_MemMap, IR)", OFFSET(UART_MemMap,IR), 14},
	{"OFFSET(UART_MemMap, PFIFO)", OFFSET(UART_MemMap,PFIFO), 16},
	{"OFFSET(UART_MemMap, CFIFO)", OFFSET(UART_MemMap,CFIFO), 17},
	{"OFFSET(UART_MemMap, SFIFO)", OFFSET(UART_MemMap,SFIFO), 18},
	{"OFFSET(UART_MemMap, TWFIFO)", OFFSET(UART_MemMap,TWFIFO), 19},
	{"OFFSET(UART_MemMap, TCFIFO)", OFFSET(UART_MemMap,TCFIFO), 20},
	{"OFFSET(UART_MemMap, RWFIFO)", OFFSET(UART_MemMap,RWFIFO), 21},
	{"OFFSET(UART_MemMap, RCFIFO)", OFFSET(UART_MemMap,RCFIFO), 22},
	{"OFFSET(UART_MemMap, C7816)", OFFSET(UART_MemMap,C7816), 24},
	{"OFFSET(UART_MemMap, IE7816)", OFFSET(UART_MemMap,IE7816), 25},
	{"OFFSET(UART_MemMap, IS7816)", OFFSET(UART_MemMap,IS7816), 26},
	{"OFFSET(UART_MemMap, WN7816)", OFFSET(UART_MemMap,WN7816), 28},
	{"OFFSET(UART_MemMap, WF7816)", OFFSET(UART_MemMap,WF7816), 29},
	{"OFFSET(UART_MemMap, ET7816)", OFFSET(UART_MemMap,ET7816), 30},
	{"OFFSET(UART_MemMap, TL7816)", OFFSET(UART_MemMap,TL7816), 31},
	{"OFFSET(UART_MemMap, WP7816T0)", OFFSET(UART_MemMap,WP7816T0), 27},
	{"OFFSET(UART_MemMap, WP7816T1)", OFFSET(UART_MemMap,WP7816T1), 27},
	{"sizeof(UART_MemMap)", sizeof(struct UART_MemMap), 23}
};

struct DATA ADC_BITFIELD_DATA[] = {
	{"LPTMR_CSR_TEN_MASK", LPTMR_CSR_TEN_MASK, MASK(0,1)},
	{"LPTMR_CSR_TEN_SHIFT", LPTMR_CSR_TEN_SHIFT, SHIFT(0)},
	{"LPTMR_CSR_TMS_MASK", LPTMR_CSR_TMS_MASK, MASK(1,1)},
	{"LPTMR_CSR_TMS_SHIFT", LPTMR_CSR_TMS_SHIFT, SHIFT(1)},
	{"LPTMR_CSR_TFC_MASK", LPTMR_CSR_TFC_MASK, MASK(2,1)},
	{"LPTMR_CSR_TFC_SHIFT", LPTMR_CSR_TFC_SHIFT, SHIFT(2)},
	{"LPTMR_CSR_TPP_MASK", LPTMR_CSR_TPP_MASK, MASK(3,1)},
	{"LPTMR_CSR_TPP_SHIFT", LPTMR_CSR_TPP_SHIFT, SHIFT(3)},
	{"LPTMR_CSR_TPS_MASK", LPTMR_CSR_TPS_MASK, MASK(4,2)},
	{"LPTMR_CSR_TPS_SHIFT", LPTMR_CSR_TPS_SHIFT, SHIFT(4)},
	{"LPTMR_CSR_TPS_VALUE", LPTMR_CSR_TPS(1), SHIFT_VALUE(4)},
	{"LPTMR_CSR_TIE_MASK", LPTMR_CSR_TIE_MASK, MASK(6,1)},
	{"LPTMR_CSR_TIE_SHIFT", LPTMR_CSR_TIE_SHIFT, SHIFT(6)},
	{"LPTMR_CSR_TCF_MASK", LPTMR_CSR_TCF_MASK, MASK(7,1)},
	{"LPTMR_CSR_TCF_SHIFT", LPTMR_CSR_TCF_SHIFT, SHIFT(7)},
	{"LPTMR_PSR_PCS_MASK", LPTMR_PSR_PCS_MASK, MASK(0,2)},
	{"LPTMR_PSR_PCS_SHIFT", LPTMR_PSR_PCS_SHIFT, SHIFT(0)},
	{"LPTMR_PSR_PCS_VALUE", LPTMR_PSR_PCS(1), SHIFT_VALUE(0)},
	{"LPTMR_PSR_PBYP_MASK", LPTMR_PSR_PBYP_MASK, MASK(2,1)},
	{"LPTMR_PSR_PBYP_SHIFT", LPTMR_PSR_PBYP_SHIFT, SHIFT(2)},
	{"LPTMR_PSR_PRESCALE_MASK", LPTMR_PSR_PRESCALE_MASK, MASK(3,4)},
	{"LPTMR_PSR_PRESCALE_SHIFT", LPTMR_PSR_PRESCALE_SHIFT, SHIFT(3)},
	{"LPTMR_PSR_PRESCALE_VALUE", LPTMR_PSR_PRESCALE(1), SHIFT_VALUE(3)},
	{"LPTMR_CMR_COMPARE_MASK", LPTMR_CMR_COMPARE_MASK, MASK(0,16)},
	{"LPTMR_CMR_COMPARE_SHIFT", LPTMR_CMR_COMPARE_SHIFT, SHIFT(0)},
	{"LPTMR_CMR_COMPARE_VALUE", LPTMR_CMR_COMPARE(1), SHIFT_VALUE(0)},
	{"LPTMR_CNR_COUNTER_MASK", LPTMR_CNR_COUNTER_MASK, MASK(0,16)},
	{"LPTMR_CNR_COUNTER_SHIFT", LPTMR_CNR_COUNTER_SHIFT, SHIFT(0)},
	{"LPTMR_CNR_COUNTER_VALUE", LPTMR_CNR_COUNTER(1), SHIFT_VALUE(0)},
	{"MCM_PLASC_ASC_MASK", MCM_PLASC_ASC_MASK, MASK(0,8)},
	{"MCM_PLASC_ASC_SHIFT", MCM_PLASC_ASC_SHIFT, SHIFT(0)},
	{"MCM_PLASC_ASC_VALUE", MCM_PLASC_ASC(1), SHIFT_VALUE(0)},
	{"MCM_PLAMC_AMC_MASK", MCM_PLAMC_AMC_MASK, MASK(0,8)},
	{"MCM_PLAMC_AMC_SHIFT", MCM_PLAMC_AMC_SHIFT, SHIFT(0)},
	{"MCM_PLAMC_AMC_VALUE", MCM_PLAMC_AMC(1), SHIFT_VALUE(0)},
	{"MCM_CR_SRAMUAP_MASK", MCM_CR_SRAMUAP_MASK, MASK(24,2)},
	{"MCM_CR_SRAMUAP_SHIFT", MCM_CR_SRAMUAP_SHIFT, SHIFT(24)},
	{"MCM_CR_SRAMUAP_VALUE", MCM_CR_SRAMUAP(1), SHIFT_VALUE(24)},
	{"MCM_CR_SRAMUWP_MASK", MCM_CR_SRAMUWP_MASK, MASK(26,1)},
	{"MCM_CR_SRAMUWP_SHIFT", MCM_CR_SRAMUWP_SHIFT, SHIFT(26)},
	{"MCM_CR_SRAMLAP_MASK", MCM_CR_SRAMLAP_MASK, MASK(28,2)},
	{"MCM_CR_SRAMLAP_SHIFT", MCM_CR_SRAMLAP_SHIFT, SHIFT(28)},
	{"MCM_CR_SRAMLAP_VALUE", MCM_CR_SRAMLAP(1), SHIFT_VALUE(28)},
	{"MCM_CR_SRAMLWP_MASK", MCM_CR_SRAMLWP_MASK, MASK(30,1)},
	{"MCM_CR_SRAMLWP_SHIFT", MCM_CR_SRAMLWP_SHIFT, SHIFT(30)},
	{"MCM_ISCR_FIOC_MASK", MCM_ISCR_FIOC_MASK, MASK(8,1)},
	{"MCM_ISCR_FIOC_SHIFT", MCM_ISCR_FIOC_SHIFT, SHIFT(8)},
	{"MCM_ISCR_FDZC_MASK", MCM_ISCR_FDZC_MASK, MASK(9,1)},
	{"MCM_ISCR_FDZC_SHIFT", MCM_ISCR_FDZC_SHIFT, SHIFT(9)},
	{"MCM_ISCR_FOFC_MASK", MCM_ISCR_FOFC_MASK, MASK(10,1)},
	{"MCM_ISCR_FOFC_SHIFT", MCM_ISCR_FOFC_SHIFT, SHIFT(10)},
	{"MCM_ISCR_FUFC_MASK", MCM_ISCR_FUFC_MASK, MASK(11,1)},
	{"MCM_ISCR_FUFC_SHIFT", MCM_ISCR_FUFC_SHIFT, SHIFT(11)},
	{"MCM_ISCR_FIXC_MASK", MCM_ISCR_FIXC_MASK, MASK(12,1)},
	{"MCM_ISCR_FIXC_SHIFT", MCM_ISCR_FIXC_SHIFT, SHIFT(12)},
	{"MCM_ISCR_FIDC_MASK", MCM_ISCR_FIDC_MASK, MASK(15,1)},
	{"MCM_ISCR_FIDC_SHIFT", MCM_ISCR_FIDC_SHIFT, SHIFT(15)},
	{"MCM_ISCR_FIOCE_MASK", MCM_ISCR_FIOCE_MASK, MASK(24,1)},
	{"MCM_ISCR_FIOCE_SHIFT", MCM_ISCR_FIOCE_SHIFT, SHIFT(24)},
	{"MCM_ISCR_FDZCE_MASK", MCM_ISCR_FDZCE_MASK, MASK(25,1)},
	{"MCM_ISCR_FDZCE_SHIFT", MCM_ISCR_FDZCE_SHIFT, SHIFT(25)},
	{"MCM_ISCR_FOFCE_MASK", MCM_ISCR_FOFCE_MASK, MASK(26,1)},
	{"MCM_ISCR_FOFCE_SHIFT", MCM_ISCR_FOFCE_SHIFT, SHIFT(26)},
	{"MCM_ISCR_FUFCE_MASK", MCM_ISCR_FUFCE_MASK, MASK(27,1)},
	{"MCM_ISCR_FUFCE_SHIFT", MCM_ISCR_FUFCE_SHIFT, SHIFT(27)},
	{"MCM_ISCR_FIXCE_MASK", MCM_ISCR_FIXCE_MASK, MASK(28,1)},
	{"MCM_ISCR_FIXCE_SHIFT", MCM_ISCR_FIXCE_SHIFT, SHIFT(28)},
	{"MCM_ISCR_FIDCE_MASK", MCM_ISCR_FIDCE_MASK, MASK(31,1)},
	{"MCM_ISCR_FIDCE_SHIFT", MCM_ISCR_FIDCE_SHIFT, SHIFT(31)},
	{"MCM_ISCR_IRQ_MASK", MCM_ISCR_IRQ_MASK, MASK(1,1)},
	{"MCM_ISCR_IRQ_SHIFT", MCM_ISCR_IRQ_SHIFT, SHIFT(1)},
	{"MCM_ISCR_NMI_MASK", MCM_ISCR_NMI_MASK, MASK(2,1)},
	{"MCM_ISCR_NMI_SHIFT", MCM_ISCR_NMI_SHIFT, SHIFT(2)},
	{"MCM_ISCR_DHREQ_MASK", MCM_ISCR_DHREQ_MASK, MASK(3,1)},
	{"MCM_ISCR_DHREQ_SHIFT", MCM_ISCR_DHREQ_SHIFT, SHIFT(3)},
	{"MCM_ETBCC_CNTEN_MASK", MCM_ETBCC_CNTEN_MASK, MASK(0,1)},
	{"MCM_ETBCC_CNTEN_SHIFT", MCM_ETBCC_CNTEN_SHIFT, SHIFT(0)},
	{"MCM_ETBCC_RSPT_MASK", MCM_ETBCC_RSPT_MASK, MASK(1,2)},
	{"MCM_ETBCC_RSPT_SHIFT", MCM_ETBCC_RSPT_SHIFT, SHIFT(1)},
	{"MCM_ETBCC_RSPT_VALUE", MCM_ETBCC_RSPT(1), SHIFT_VALUE(1)},
	{"MCM_ETBCC_RLRQ_MASK", MCM_ETBCC_RLRQ_MASK, MASK(3,1)},
	{"MCM_ETBCC_RLRQ_SHIFT", MCM_ETBCC_RLRQ_SHIFT, SHIFT(3)},
	{"MCM_ETBCC_ETDIS_MASK", MCM_ETBCC_ETDIS_MASK, MASK(4,1)},
	{"MCM_ETBCC_ETDIS_SHIFT", MCM_ETBCC_ETDIS_SHIFT, SHIFT(4)},
	{"MCM_ETBCC_ITDIS_MASK", MCM_ETBCC_ITDIS_MASK, MASK(5,1)},
	{"MCM_ETBCC_ITDIS_SHIFT", MCM_ETBCC_ITDIS_SHIFT, SHIFT(5)},
	{"MCM_ETBRL_RELOAD_MASK", MCM_ETBRL_RELOAD_MASK, MASK(0,11)},
	{"MCM_ETBRL_RELOAD_SHIFT", MCM_ETBRL_RELOAD_SHIFT, SHIFT(0)},
	{"MCM_ETBRL_RELOAD_VALUE", MCM_ETBRL_RELOAD(1), SHIFT_VALUE(0)},
	{"MCM_ETBCNT_COUNTER_MASK", MCM_ETBCNT_COUNTER_MASK, MASK(0,11)},
	{"MCM_ETBCNT_COUNTER_SHIFT", MCM_ETBCNT_COUNTER_SHIFT, SHIFT(0)},
	{"MCM_ETBCNT_COUNTER_VALUE", MCM_ETBCNT_COUNTER(1), SHIFT_VALUE(0)},
	{"MCM_PID_PID_MASK", MCM_PID_PID_MASK, MASK(0,8)},
	{"MCM_PID_PID_SHIFT", MCM_PID_PID_SHIFT, SHIFT(0)},
	{"MCM_PID_PID_VALUE", MCM_PID_PID(1), SHIFT_VALUE(0)},
	{"PIT_MCR_FRZ_MASK", PIT_MCR_FRZ_MASK, MASK(0,1)},
	{"PIT_MCR_FRZ_SHIFT", PIT_MCR_FRZ_SHIFT, SHIFT(0)},
	{"PIT_MCR_MDIS_MASK", PIT_MCR_MDIS_MASK, MASK(1,1)},
	{"PIT_MCR_MDIS_SHIFT", PIT_MCR_MDIS_SHIFT, SHIFT(1)},
	{"PIT_LDVAL_TSV_MASK", PIT_LDVAL_TSV_MASK, MASK(0,32)},
	{"PIT_LDVAL_TSV_SHIFT", PIT_LDVAL_TSV_SHIFT, SHIFT(0)},
	{"PIT_LDVAL_TSV_VALUE", PIT_LDVAL_TSV(1), SHIFT_VALUE(0)},
	{"PIT_CVAL_TVL_MASK", PIT_CVAL_TVL_MASK, MASK(0,32)},
	{"PIT_CVAL_TVL_SHIFT", PIT_CVAL_TVL_SHIFT, SHIFT(0)},
	{"PIT_CVAL_TVL_VALUE", PIT_CVAL_TVL(1), SHIFT_VALUE(0)},
	{"PIT_TCTRL_TEN_MASK", PIT_TCTRL_TEN_MASK, MASK(0,1)},
	{"PIT_TCTRL_TEN_SHIFT", PIT_TCTRL_TEN_SHIFT, SHIFT(0)},
	{"PIT_TCTRL_TIE_MASK", PIT_TCTRL_TIE_MASK, MASK(1,1)},
	{"PIT_TCTRL_TIE_SHIFT", PIT_TCTRL_TIE_SHIFT, SHIFT(1)},
	{"PIT_TCTRL_CHN_MASK", PIT_TCTRL_CHN_MASK, MASK(2,1)},
	{"PIT_TCTRL_CHN_SHIFT", PIT_TCTRL_CHN_SHIFT, SHIFT(2)},
	{"PIT_TFLG_TIF_MASK", PIT_TFLG_TIF_MASK, MASK(0,1)},
	{"PIT_TFLG_TIF_SHIFT", PIT_TFLG_TIF_SHIFT, SHIFT(0)},
	{"RFSYS_REG_LL_MASK", RFSYS_REG_LL_MASK, MASK(0,8)},
	{"RFSYS_REG_LL_SHIFT", RFSYS_REG_LL_SHIFT, SHIFT(0)},
	{"RFSYS_REG_LL_VALUE", RFSYS_REG_LL(1), SHIFT_VALUE(0)},
	{"RFSYS_REG_LH_MASK", RFSYS_REG_LH_MASK, MASK(8,8)},
	{"RFSYS_REG_LH_SHIFT", RFSYS_REG_LH_SHIFT, SHIFT(8)},
	{"RFSYS_REG_LH_VALUE", RFSYS_REG_LH(1), SHIFT_VALUE(8)},
	{"RFSYS_REG_HL_MASK", RFSYS_REG_HL_MASK, MASK(16,8)},
	{"RFSYS_REG_HL_SHIFT", RFSYS_REG_HL_SHIFT, SHIFT(16)},
	{"RFSYS_REG_HL_VALUE", RFSYS_REG_HL(1), SHIFT_VALUE(16)},
	{"RFSYS_REG_HH_MASK", RFSYS_REG_HH_MASK, MASK(24,8)},
	{"RFSYS_REG_HH_SHIFT", RFSYS_REG_HH_SHIFT, SHIFT(24)},
	{"RFSYS_REG_HH_VALUE", RFSYS_REG_HH(1), SHIFT_VALUE(24)},
	{"CAU_CAU_LDR_CASR_IC_MASK", CAU_CAU_LDR_CASR_IC_MASK, MASK(0,1)},
	{"CAU_CAU_LDR_CASR_IC_SHIFT", CAU_CAU_LDR_CASR_IC_SHIFT, SHIFT(0)},
	{"CAU_CAU_ADR_CASR_IC_MASK", CAU_CAU_ADR_CASR_IC_MASK, MASK(0,1)},
	{"CAU_CAU_ADR_CASR_IC_SHIFT", CAU_CAU_ADR_CASR_IC_SHIFT, SHIFT(0)},
	{"CAU_CAU_RADR_CASR_IC_MASK", CAU_CAU_RADR_CASR_IC_MASK, MASK(0,1)},
	{"CAU_CAU_RADR_CASR_IC_SHIFT", CAU_CAU_RADR_CASR_IC_SHIFT, SHIFT(0)},
	{"CAU_CAU_XOR_CASR_IC_MASK", CAU_CAU_XOR_CASR_IC_MASK, MASK(0,1)},
	{"CAU_CAU_XOR_CASR_IC_SHIFT", CAU_CAU_XOR_CASR_IC_SHIFT, SHIFT(0)},
	{"CAU_CAU_ROTL_CASR_IC_MASK", CAU_CAU_ROTL_CASR_IC_MASK, MASK(0,1)},
	{"CAU_CAU_ROTL_CASR_IC_SHIFT", CAU_CAU_ROTL_CASR_IC_SHIFT, SHIFT(0)},
	{"CAU_CAU_AESC_CASR_IC_MASK", CAU_CAU_AESC_CASR_IC_MASK, MASK(0,1)},
	{"CAU_CAU_AESC_CASR_IC_SHIFT", CAU_CAU_AESC_CASR_IC_SHIFT, SHIFT(0)},
	{"CAU_CAU_AESIC_CASR_IC_MASK", CAU_CAU_AESIC_CASR_IC_MASK, MASK(0,1)},
	{"CAU_CAU_AESIC_CASR_IC_SHIFT", CAU_CAU_AESIC_CASR_IC_SHIFT, SHIFT(0)},
	{"CAU_CAU_LDR_CASR_DPE_MASK", CAU_CAU_LDR_CASR_DPE_MASK, MASK(1,1)},
	{"CAU_CAU_LDR_CASR_DPE_SHIFT", CAU_CAU_LDR_CASR_DPE_SHIFT, SHIFT(1)},
	{"CAU_CAU_ADR_CASR_DPE_MASK", CAU_CAU_ADR_CASR_DPE_MASK, MASK(1,1)},
	{"CAU_CAU_ADR_CASR_DPE_SHIFT", CAU_CAU_ADR_CASR_DPE_SHIFT, SHIFT(1)},
	{"CAU_CAU_RADR_CASR_DPE_MASK", CAU_CAU_RADR_CASR_DPE_MASK, MASK(1,1)},
	{"CAU_CAU_RADR_CASR_DPE_SHIFT", CAU_CAU_RADR_CASR_DPE_SHIFT, SHIFT(1)},
	{"CAU_CAU_XOR_CASR_DPE_MASK", CAU_CAU_XOR_CASR_DPE_MASK, MASK(1,1)},
	{"CAU_CAU_XOR_CASR_DPE_SHIFT", CAU_CAU_XOR_CASR_DPE_SHIFT, SHIFT(1)},
	{"CAU_CAU_ROTL_CASR_DPE_MASK", CAU_CAU_ROTL_CASR_DPE_MASK, MASK(1,1)},
	{"CAU_CAU_ROTL_CASR_DPE_SHIFT", CAU_CAU_ROTL_CASR_DPE_SHIFT, SHIFT(1)},
	{"CAU_CAU_AESC_CASR_DPE_MASK", CAU_CAU_AESC_CASR_DPE_MASK, MASK(1,1)},
	{"CAU_CAU_AESC_CASR_DPE_SHIFT", CAU_CAU_AESC_CASR_DPE_SHIFT, SHIFT(1)},
	{"CAU_CAU_AESIC_CASR_DPE_MASK", CAU_CAU_AESIC_CASR_DPE_MASK, MASK(1,1)},
	{"CAU_CAU_AESIC_CASR_DPE_SHIFT", CAU_CAU_AESIC_CASR_DPE_SHIFT, SHIFT(1)},
	{"CAU_CAU_LDR_CASR_VER_MASK", CAU_CAU_LDR_CASR_VER_MASK, MASK(28,4)},
	{"CAU_CAU_LDR_CASR_VER_SHIFT", CAU_CAU_LDR_CASR_VER_SHIFT, SHIFT(28)},
	{"CAU_CAU_LDR_CASR_VER_VALUE", CAU_CAU_LDR_CASR_VER(1), SHIFT_VALUE(28)},
	{"CAU_CAU_ADR_CASR_VER_MASK", CAU_CAU_ADR_CASR_VER_MASK, MASK(28,4)},
	{"CAU_CAU_ADR_CASR_VER_SHIFT", CAU_CAU_ADR_CASR_VER_SHIFT, SHIFT(28)},
	{"CAU_CAU_ADR_CASR_VER_VALUE", CAU_CAU_ADR_CASR_VER(1), SHIFT_VALUE(28)},
	{"CAU_CAU_RADR_CASR_VER_MASK", CAU_CAU_RADR_CASR_VER_MASK, MASK(28,4)},
	{"CAU_CAU_RADR_CASR_VER_SHIFT", CAU_CAU_RADR_CASR_VER_SHIFT, SHIFT(28)},
	{"CAU_CAU_RADR_CASR_VER_VALUE", CAU_CAU_RADR_CASR_VER(1), SHIFT_VALUE(28)},
	{"CAU_CAU_XOR_CASR_VER_MASK", CAU_CAU_XOR_CASR_VER_MASK, MASK(28,4)},
	{"CAU_CAU_XOR_CASR_VER_SHIFT", CAU_CAU_XOR_CASR_VER_SHIFT, SHIFT(28)},
	{"CAU_CAU_XOR_CASR_VER_VALUE", CAU_CAU_XOR_CASR_VER(1), SHIFT_VALUE(28)},
	{"CAU_CAU_ROTL_CASR_VER_MASK", CAU_CAU_ROTL_CASR_VER_MASK, MASK(28,4)},
	{"CAU_CAU_ROTL_CASR_VER_SHIFT", CAU_CAU_ROTL_CASR_VER_SHIFT, SHIFT(28)},
	{"CAU_CAU_ROTL_CASR_VER_VALUE", CAU_CAU_ROTL_CASR_VER(1), SHIFT_VALUE(28)},
	{"CAU_CAU_AESC_CASR_VER_MASK", CAU_CAU_AESC_CASR_VER_MASK, MASK(28,4)},
	{"CAU_CAU_AESC_CASR_VER_SHIFT", CAU_CAU_AESC_CASR_VER_SHIFT, SHIFT(28)},
	{"CAU_CAU_AESC_CASR_VER_VALUE", CAU_CAU_AESC_CASR_VER(1), SHIFT_VALUE(28)},
	{"CAU_CAU_AESIC_CASR_VER_MASK", CAU_CAU_AESIC_CASR_VER_MASK, MASK(28,4)},
	{"CAU_CAU_AESIC_CASR_VER_SHIFT", CAU_CAU_AESIC_CASR_VER_SHIFT, SHIFT(28)},
	{"CAU_CAU_AESIC_CASR_VER_VALUE", CAU_CAU_AESIC_CASR_VER(1), SHIFT_VALUE(28)},
	{"CAU_CAU_STR_CASR_IC_MASK", CAU_CAU_STR_CASR_IC_MASK, MASK(0,1)},
	{"CAU_CAU_STR_CASR_IC_SHIFT", CAU_CAU_STR_CASR_IC_SHIFT, SHIFT(0)},
	{"CAU_CAU_STR_CASR_DPE_MASK", CAU_CAU_STR_CASR_DPE_MASK, MASK(1,1)},
	{"CAU_CAU_STR_CASR_DPE_SHIFT", CAU_CAU_STR_CASR_DPE_SHIFT, SHIFT(1)},
	{"CAU_CAU_STR_CASR_VER_MASK", CAU_CAU_STR_CASR_VER_MASK, MASK(28,4)},
	{"CAU_CAU_STR_CASR_VER_SHIFT", CAU_CAU_STR_CASR_VER_SHIFT, SHIFT(28)},
	{"CAU_CAU_STR_CASR_VER_VALUE", CAU_CAU_STR_CASR_VER(1), SHIFT_VALUE(28)},
	{"ENET_TCSR_TIE_MASK", ENET_TCSR_TIE_MASK, MASK(6,1)},
	{"ENET_TCSR_TIE_SHIFT", ENET_TCSR_TIE_SHIFT, SHIFT(6)},
	{"ENET_EIR_TS_TIMER_MASK", ENET_EIR_TS_TIMER_MASK, MASK(15,1)},
	{"ENET_EIR_TS_TIMER_SHIFT", ENET_EIR_TS_TIMER_SHIFT, SHIFT(15)},
	{"ENET_EIR_TS_AVAIL_MASK", ENET_EIR_TS_AVAIL_MASK, MASK(16,1)},
	{"ENET_EIR_TS_AVAIL_SHIFT", ENET_EIR_TS_AVAIL_SHIFT, SHIFT(16)},
	{"ENET_EIR_WAKEUP_MASK", ENET_EIR_WAKEUP_MASK, MASK(17,1)},
	{"ENET_EIR_WAKEUP_SHIFT", ENET_EIR_WAKEUP_SHIFT, SHIFT(17)},
	{"ENET_EIR_PLR_MASK", ENET_EIR_PLR_MASK, MASK(18,1)},
	{"ENET_EIR_PLR_SHIFT", ENET_EIR_PLR_SHIFT, SHIFT(18)},
	{"ENET_EIR_UN_MASK", ENET_EIR_UN_MASK, MASK(19,1)},
	{"ENET_EIR_UN_SHIFT", ENET_EIR_UN_SHIFT, SHIFT(19)},
	{"ENET_EIR_RL_MASK", ENET_EIR_RL_MASK, MASK(20,1)},
	{"ENET_EIR_RL_SHIFT", ENET_EIR_RL_SHIFT, SHIFT(20)},
	{"ENET_EIR_LC_MASK", ENET_EIR_LC_MASK, MASK(21,1)},
	{"ENET_EIR_LC_SHIFT", ENET_EIR_LC_SHIFT, SHIFT(21)},
	{"ENET_EIR_EBERR_MASK", ENET_EIR_EBERR_MASK, MASK(22,1)},
	{"ENET_EIR_EBERR_SHIFT", ENET_EIR_EBERR_SHIFT, SHIFT(22)},
	{"ENET_EIR_MII_MASK", ENET_EIR_MII_MASK, MASK(23,1)},
	{"ENET_EIR_MII_SHIFT", ENET_EIR_MII_SHIFT, SHIFT(23)},
	{"ENET_EIR_RXB_MASK", ENET_EIR_RXB_MASK, MASK(24,1)},
	{"ENET_EIR_RXB_SHIFT", ENET_EIR_RXB_SHIFT, SHIFT(24)},
	{"ENET_EIR_RXF_MASK", ENET_EIR_RXF_MASK, MASK(25,1)},
	{"ENET_EIR_RXF_SHIFT", ENET_EIR_RXF_SHIFT, SHIFT(25)},
	{"ENET_EIR_TXB_MASK", ENET_EIR_TXB_MASK, MASK(26,1)},
	{"ENET_EIR_TXB_SHIFT", ENET_EIR_TXB_SHIFT, SHIFT(26)},
	{"ENET_EIR_TXF_MASK", ENET_EIR_TXF_MASK, MASK(27,1)},
	{"ENET_EIR_TXF_SHIFT", ENET_EIR_TXF_SHIFT, SHIFT(27)},
	{"ENET_EIR_GRA_MASK", ENET_EIR_GRA_MASK, MASK(28,1)},
	{"ENET_EIR_GRA_SHIFT", ENET_EIR_GRA_SHIFT, SHIFT(28)},
	{"ENET_EIR_BABT_MASK", ENET_EIR_BABT_MASK, MASK(29,1)},
	{"ENET_EIR_BABT_SHIFT", ENET_EIR_BABT_SHIFT, SHIFT(29)},
	{"ENET_EIR_BABR_MASK", ENET_EIR_BABR_MASK, MASK(30,1)},
	{"ENET_EIR_BABR_SHIFT", ENET_EIR_BABR_SHIFT, SHIFT(30)},
	{"ENET_EIMR_TS_TIMER_MASK", ENET_EIMR_TS_TIMER_MASK, MASK(15,1)},
	{"ENET_EIMR_TS_TIMER_SHIFT", ENET_EIMR_TS_TIMER_SHIFT, SHIFT(15)},
	{"ENET_EIMR_TS_AVAIL_MASK", ENET_EIMR_TS_AVAIL_MASK, MASK(16,1)},
	{"ENET_EIMR_TS_AVAIL_SHIFT", ENET_EIMR_TS_AVAIL_SHIFT, SHIFT(16)},
	{"ENET_EIMR_WAKEUP_MASK", ENET_EIMR_WAKEUP_MASK, MASK(17,1)},
	{"ENET_EIMR_WAKEUP_SHIFT", ENET_EIMR_WAKEUP_SHIFT, SHIFT(17)},
	{"ENET_EIMR_PLR_MASK", ENET_EIMR_PLR_MASK, MASK(18,1)},
	{"ENET_EIMR_PLR_SHIFT", ENET_EIMR_PLR_SHIFT, SHIFT(18)},
	{"ENET_EIMR_UN_MASK", ENET_EIMR_UN_MASK, MASK(19,1)},
	{"ENET_EIMR_UN_SHIFT", ENET_EIMR_UN_SHIFT, SHIFT(19)},
	{"ENET_EIMR_RL_MASK", ENET_EIMR_RL_MASK, MASK(20,1)},
	{"ENET_EIMR_RL_SHIFT", ENET_EIMR_RL_SHIFT, SHIFT(20)},
	{"ENET_EIMR_LC_MASK", ENET_EIMR_LC_MASK, MASK(21,1)},
	{"ENET_EIMR_LC_SHIFT", ENET_EIMR_LC_SHIFT, SHIFT(21)},
	{"ENET_EIMR_EBERR_MASK", ENET_EIMR_EBERR_MASK, MASK(22,1)},
	{"ENET_EIMR_EBERR_SHIFT", ENET_EIMR_EBERR_SHIFT, SHIFT(22)},
	{"ENET_EIMR_MII_MASK", ENET_EIMR_MII_MASK, MASK(23,1)},
	{"ENET_EIMR_MII_SHIFT", ENET_EIMR_MII_SHIFT, SHIFT(23)},
	{"ENET_EIMR_RXB_MASK", ENET_EIMR_RXB_MASK, MASK(24,1)},
	{"ENET_EIMR_RXB_SHIFT", ENET_EIMR_RXB_SHIFT, SHIFT(24)},
	{"ENET_EIMR_RXF_MASK", ENET_EIMR_RXF_MASK, MASK(25,1)},
	{"ENET_EIMR_RXF_SHIFT", ENET_EIMR_RXF_SHIFT, SHIFT(25)},
	{"ENET_EIMR_TXB_MASK", ENET_EIMR_TXB_MASK, MASK(26,1)},
	{"ENET_EIMR_TXB_SHIFT", ENET_EIMR_TXB_SHIFT, SHIFT(26)},
	{"ENET_EIMR_TXF_MASK", ENET_EIMR_TXF_MASK, MASK(27,1)},
	{"ENET_EIMR_TXF_SHIFT", ENET_EIMR_TXF_SHIFT, SHIFT(27)},
	{"ENET_EIMR_GRA_MASK", ENET_EIMR_GRA_MASK, MASK(28,1)},
	{"ENET_EIMR_GRA_SHIFT", ENET_EIMR_GRA_SHIFT, SHIFT(28)},
	{"ENET_EIMR_BABT_MASK", ENET_EIMR_BABT_MASK, MASK(29,1)},
	{"ENET_EIMR_BABT_SHIFT", ENET_EIMR_BABT_SHIFT, SHIFT(29)},
	{"ENET_EIMR_BABR_MASK", ENET_EIMR_BABR_MASK, MASK(30,1)},
	{"ENET_EIMR_BABR_SHIFT", ENET_EIMR_BABR_SHIFT, SHIFT(30)},
	{"ENET_RDAR_RDAR_MASK", ENET_RDAR_RDAR_MASK, MASK(24,1)},
	{"ENET_RDAR_RDAR_SHIFT", ENET_RDAR_RDAR_SHIFT, SHIFT(24)},
	{"ENET_TDAR_TDAR_MASK", ENET_TDAR_TDAR_MASK, MASK(24,1)},
	{"ENET_TDAR_TDAR_SHIFT", ENET_TDAR_TDAR_SHIFT, SHIFT(24)},
	{"ENET_ECR_RESET_MASK", ENET_ECR_RESET_MASK, MASK(0,1)},
	{"ENET_ECR_RESET_SHIFT", ENET_ECR_RESET_SHIFT, SHIFT(0)},
	{"ENET_ECR_ETHEREN_MASK", ENET_ECR_ETHEREN_MASK, MASK(1,1)},
	{"ENET_ECR_ETHEREN_SHIFT", ENET_ECR_ETHEREN_SHIFT, SHIFT(1)},
	{"ENET_ECR_MAGICEN_MASK", ENET_ECR_MAGICEN_MASK, MASK(2,1)},
	{"ENET_ECR_MAGICEN_SHIFT", ENET_ECR_MAGICEN_SHIFT, SHIFT(2)},
	{"ENET_ECR_SLEEP_MASK", ENET_ECR_SLEEP_MASK, MASK(3,1)},
	{"ENET_ECR_SLEEP_SHIFT", ENET_ECR_SLEEP_SHIFT, SHIFT(3)},
	{"ENET_ECR_EN1588_MASK", ENET_ECR_EN1588_MASK, MASK(4,1)},
	{"ENET_ECR_EN1588_SHIFT", ENET_ECR_EN1588_SHIFT, SHIFT(4)},
	{"ENET_ECR_DBGEN_MASK", ENET_ECR_DBGEN_MASK, MASK(6,1)},
	{"ENET_ECR_DBGEN_SHIFT", ENET_ECR_DBGEN_SHIFT, SHIFT(6)},
	{"ENET_ECR_STOPEN_MASK", ENET_ECR_STOPEN_MASK, MASK(7,1)},
	{"ENET_ECR_STOPEN_SHIFT", ENET_ECR_STOPEN_SHIFT, SHIFT(7)},
	{"ENET_ECR_DBSWP_MASK", ENET_ECR_DBSWP_MASK, MASK(8,1)},
	{"ENET_ECR_DBSWP_SHIFT", ENET_ECR_DBSWP_SHIFT, SHIFT(8)},
	{"ENET_MMFR_DATA_MASK", ENET_MMFR_DATA_MASK, MASK(0,16)},
	{"ENET_MMFR_DATA_SHIFT", ENET_MMFR_DATA_SHIFT, SHIFT(0)},
	{"ENET_MMFR_DATA_VALUE", ENET_MMFR_DATA(1), SHIFT_VALUE(0)},
	{"ENET_MMFR_TA_MASK", ENET_MMFR_TA_MASK, MASK(16,2)},
	{"ENET_MMFR_TA_SHIFT", ENET_MMFR_TA_SHIFT, SHIFT(16)},
	{"ENET_MMFR_TA_VALUE", ENET_MMFR_TA(1), SHIFT_VALUE(16)},
	{"ENET_MMFR_RA_MASK", ENET_MMFR_RA_MASK, MASK(18,5)},
	{"ENET_MMFR_RA_SHIFT", ENET_MMFR_RA_SHIFT, SHIFT(18)},
	{"ENET_MMFR_RA_VALUE", ENET_MMFR_RA(1), SHIFT_VALUE(18)},
	{"ENET_MMFR_PA_MASK", ENET_MMFR_PA_MASK, MASK(23,5)},
	{"ENET_MMFR_PA_SHIFT", ENET_MMFR_PA_SHIFT, SHIFT(23)},
	{"ENET_MMFR_PA_VALUE", ENET_MMFR_PA(1), SHIFT_VALUE(23)},
	{"ENET_MMFR_OP_MASK", ENET_MMFR_OP_MASK, MASK(28,2)},
	{"ENET_MMFR_OP_SHIFT", ENET_MMFR_OP_SHIFT, SHIFT(28)},
	{"ENET_MMFR_OP_VALUE", ENET_MMFR_OP(1), SHIFT_VALUE(28)},
	{"ENET_MMFR_ST_MASK", ENET_MMFR_ST_MASK, MASK(30,2)},
	{"ENET_MMFR_ST_SHIFT", ENET_MMFR_ST_SHIFT, SHIFT(30)},
	{"ENET_MMFR_ST_VALUE", ENET_MMFR_ST(1), SHIFT_VALUE(30)},
	{"ENET_MSCR_MII_SPEED_MASK", ENET_MSCR_MII_SPEED_MASK, MASK(1,6)},
	{"ENET_MSCR_MII_SPEED_SHIFT", ENET_MSCR_MII_SPEED_SHIFT, SHIFT(1)},
	{"ENET_MSCR_MII_SPEED_VALUE", ENET_MSCR_MII_SPEED(1), SHIFT_VALUE(1)},
	{"ENET_MSCR_DIS_PRE_MASK", ENET_MSCR_DIS_PRE_MASK, MASK(7,1)},
	{"ENET_MSCR_DIS_PRE_SHIFT", ENET_MSCR_DIS_PRE_SHIFT, SHIFT(7)},
	{"ENET_MSCR_HOLDTIME_MASK", ENET_MSCR_HOLDTIME_MASK, MASK(8,3)},
	{"ENET_MSCR_HOLDTIME_SHIFT", ENET_MSCR_HOLDTIME_SHIFT, SHIFT(8)},
	{"ENET_MSCR_HOLDTIME_VALUE", ENET_MSCR_HOLDTIME(1), SHIFT_VALUE(8)},
	{"ENET_MIBC_MIB_CLEAR_MASK", ENET_MIBC_MIB_CLEAR_MASK, MASK(29,1)},
	{"ENET_MIBC_MIB_CLEAR_SHIFT", ENET_MIBC_MIB_CLEAR_SHIFT, SHIFT(29)},
	{"ENET_MIBC_MIB_IDLE_MASK", ENET_MIBC_MIB_IDLE_MASK, MASK(30,1)},
	{"ENET_MIBC_MIB_IDLE_SHIFT", ENET_MIBC_MIB_IDLE_SHIFT, SHIFT(30)},
	{"ENET_MIBC_MIB_DIS_MASK", ENET_MIBC_MIB_DIS_MASK, MASK(31,1)},
	{"ENET_MIBC_MIB_DIS_SHIFT", ENET_MIBC_MIB_DIS_SHIFT, SHIFT(31)},
	{"ENET_RCR_LOOP_MASK", ENET_RCR_LOOP_MASK, MASK(0,1)},
	{"ENET_RCR_LOOP_SHIFT", ENET_RCR_LOOP_SHIFT, SHIFT(0)},
	{"ENET_RCR_DRT_MASK", ENET_RCR_DRT_MASK, MASK(1,1)},
	{"ENET_RCR_DRT_SHIFT", ENET_RCR_DRT_SHIFT, SHIFT(1)},
	{"ENET_RCR_MII_MODE_MASK", ENET_RCR_MII_MODE_MASK, MASK(2,1)},
	{"ENET_RCR_MII_MODE_SHIFT", ENET_RCR_MII_MODE_SHIFT, SHIFT(2)},
	{"ENET_RCR_PROM_MASK", ENET_RCR_PROM_MASK, MASK(3,1)},
	{"ENET_RCR_PROM_SHIFT", ENET_RCR_PROM_SHIFT, SHIFT(3)},
	{"ENET_RCR_BC_REJ_MASK", ENET_RCR_BC_REJ_MASK, MASK(4,1)},
	{"ENET_RCR_BC_REJ_SHIFT", ENET_RCR_BC_REJ_SHIFT, SHIFT(4)},
	{"ENET_RCR_FCE_MASK", ENET_RCR_FCE_MASK, MASK(5,1)},
	{"ENET_RCR_FCE_SHIFT", ENET_RCR_FCE_SHIFT, SHIFT(5)},
	{"ENET_RCR_RMII_MODE_MASK", ENET_RCR_RMII_MODE_MASK, MASK(8,1)},
	{"ENET_RCR_RMII_MODE_SHIFT", ENET_RCR_RMII_MODE_SHIFT, SHIFT(8)},
	{"ENET_RCR_RMII_10T_MASK", ENET_RCR_RMII_10T_MASK, MASK(9,1)},
	{"ENET_RCR_RMII_10T_SHIFT", ENET_RCR_RMII_10T_SHIFT, SHIFT(9)},
	{"ENET_RCR_PADEN_MASK", ENET_RCR_PADEN_MASK, MASK(12,1)},
	{"ENET_RCR_PADEN_SHIFT", ENET_RCR_PADEN_SHIFT, SHIFT(12)},
	{"ENET_RCR_PAUFWD_MASK", ENET_RCR_PAUFWD_MASK, MASK(13,1)},
	{"ENET_RCR_PAUFWD_SHIFT", ENET_RCR_PAUFWD_SHIFT, SHIFT(13)},
	{"ENET_RCR_CRCFWD_MASK", ENET_RCR_CRCFWD_MASK, MASK(14,1)},
	{"ENET_RCR_CRCFWD_SHIFT", ENET_RCR_CRCFWD_SHIFT, SHIFT(14)},
	{"ENET_RCR_CFEN_MASK", ENET_RCR_CFEN_MASK, MASK(15,1)},
	{"ENET_RCR_CFEN_SHIFT", ENET_RCR_CFEN_SHIFT, SHIFT(15)},
	{"ENET_RCR_MAX_FL_MASK", ENET_RCR_MAX_FL_MASK, MASK(16,14)},
	{"ENET_RCR_MAX_FL_SHIFT", ENET_RCR_MAX_FL_SHIFT, SHIFT(16)},
	{"ENET_RCR_MAX_FL_VALUE", ENET_RCR_MAX_FL(1), SHIFT_VALUE(16)},
	{"ENET_RCR_NLC_MASK", ENET_RCR_NLC_MASK, MASK(30,1)},
	{"ENET_RCR_NLC_SHIFT", ENET_RCR_NLC_SHIFT, SHIFT(30)},
	{"ENET_RCR_GRS_MASK", ENET_RCR_GRS_MASK, MASK(31,1)},
	{"ENET_RCR_GRS_SHIFT", ENET_RCR_GRS_SHIFT, SHIFT(31)},
	{"ENET_TCR_GTS_MASK", ENET_TCR_GTS_MASK, MASK(0,1)},
	{"ENET_TCR_GTS_SHIFT", ENET_TCR_GTS_SHIFT, SHIFT(0)},
	{"ENET_TCR_FDEN_MASK", ENET_TCR_FDEN_MASK, MASK(2,1)},
	{"ENET_TCR_FDEN_SHIFT", ENET_TCR_FDEN_SHIFT, SHIFT(2)},
	{"ENET_TCR_TFC_PAUSE_MASK", ENET_TCR_TFC_PAUSE_MASK, MASK(3,1)},
	{"ENET_TCR_TFC_PAUSE_SHIFT", ENET_TCR_TFC_PAUSE_SHIFT, SHIFT(3)},
	{"ENET_TCR_RFC_PAUSE_MASK", ENET_TCR_RFC_PAUSE_MASK, MASK(4,1)},
	{"ENET_TCR_RFC_PAUSE_SHIFT", ENET_TCR_RFC_PAUSE_SHIFT, SHIFT(4)},
	{"ENET_TCR_ADDSEL_MASK", ENET_TCR_ADDSEL_MASK, MASK(5,3)},
	{"ENET_TCR_ADDSEL_SHIFT", ENET_TCR_ADDSEL_SHIFT, SHIFT(5)},
	{"ENET_TCR_ADDSEL_VALUE", ENET_TCR_ADDSEL(1), SHIFT_VALUE(5)},
	{"ENET_TCR_ADDINS_MASK", ENET_TCR_ADDINS_MASK, MASK(8,1)},
	{"ENET_TCR_ADDINS_SHIFT", ENET_TCR_ADDINS_SHIFT, SHIFT(8)},
	{"ENET_TCR_CRCFWD_MASK", ENET_TCR_CRCFWD_MASK, MASK(9,1)},
	{"ENET_TCR_CRCFWD_SHIFT", ENET_TCR_CRCFWD_SHIFT, SHIFT(9)},
	{"ENET_PALR_PADDR1_MASK", ENET_PALR_PADDR1_MASK, MASK(0,32)},
	{"ENET_PALR_PADDR1_SHIFT", ENET_PALR_PADDR1_SHIFT, SHIFT(0)},
	{"ENET_PALR_PADDR1_VALUE", ENET_PALR_PADDR1(1), SHIFT_VALUE(0)},
	{"ENET_PAUR_TYPE_MASK", ENET_PAUR_TYPE_MASK, MASK(0,16)},
	{"ENET_PAUR_TYPE_SHIFT", ENET_PAUR_TYPE_SHIFT, SHIFT(0)},
	{"ENET_PAUR_TYPE_VALUE", ENET_PAUR_TYPE(1), SHIFT_VALUE(0)},
	{"ENET_PAUR_PADDR2_MASK", ENET_PAUR_PADDR2_MASK, MASK(16,16)},
	{"ENET_PAUR_PADDR2_SHIFT", ENET_PAUR_PADDR2_SHIFT, SHIFT(16)},
	{"ENET_PAUR_PADDR2_VALUE", ENET_PAUR_PADDR2(1), SHIFT_VALUE(16)},
	{"ENET_OPD_PAUSE_DUR_MASK", ENET_OPD_PAUSE_DUR_MASK, MASK(0,16)},
	{"ENET_OPD_PAUSE_DUR_SHIFT", ENET_OPD_PAUSE_DUR_SHIFT, SHIFT(0)},
	{"ENET_OPD_PAUSE_DUR_VALUE", ENET_OPD_PAUSE_DUR(1), SHIFT_VALUE(0)},
	{"ENET_OPD_OPCODE_MASK", ENET_OPD_OPCODE_MASK, MASK(16,16)},
	{"ENET_OPD_OPCODE_SHIFT", ENET_OPD_OPCODE_SHIFT, SHIFT(16)},
	{"ENET_OPD_OPCODE_VALUE", ENET_OPD_OPCODE(1), SHIFT_VALUE(16)},
	{"ENET_IAUR_IADDR1_MASK", ENET_IAUR_IADDR1_MASK, MASK(0,32)},
	{"ENET_IAUR_IADDR1_SHIFT", ENET_IAUR_IADDR1_SHIFT, SHIFT(0)},
	{"ENET_IAUR_IADDR1_VALUE", ENET_IAUR_IADDR1(1), SHIFT_VALUE(0)},
	{"ENET_IALR_IADDR2_MASK", ENET_IALR_IADDR2_MASK, MASK(0,32)},
	{"ENET_IALR_IADDR2_SHIFT", ENET_IALR_IADDR2_SHIFT, SHIFT(0)},
	{"ENET_IALR_IADDR2_VALUE", ENET_IALR_IADDR2(1), SHIFT_VALUE(0)},
	{"ENET_GAUR_GADDR1_MASK", ENET_GAUR_GADDR1_MASK, MASK(0,32)},
	{"ENET_GAUR_GADDR1_SHIFT", ENET_GAUR_GADDR1_SHIFT, SHIFT(0)},
	{"ENET_GAUR_GADDR1_VALUE", ENET_GAUR_GADDR1(1), SHIFT_VALUE(0)},
	{"ENET_GALR_GADDR2_MASK", ENET_GALR_GADDR2_MASK, MASK(0,32)},
	{"ENET_GALR_GADDR2_SHIFT", ENET_GALR_GADDR2_SHIFT, SHIFT(0)},
	{"ENET_GALR_GADDR2_VALUE", ENET_GALR_GADDR2(1), SHIFT_VALUE(0)},
	{"ENET_TFWR_TFWR_MASK", ENET_TFWR_TFWR_MASK, MASK(0,6)},
	{"ENET_TFWR_TFWR_SHIFT", ENET_TFWR_TFWR_SHIFT, SHIFT(0)},
	{"ENET_TFWR_TFWR_VALUE", ENET_TFWR_TFWR(1), SHIFT_VALUE(0)},
	{"ENET_TFWR_STRFWD_MASK", ENET_TFWR_STRFWD_MASK, MASK(8,1)},
	{"ENET_TFWR_STRFWD_SHIFT", ENET_TFWR_STRFWD_SHIFT, SHIFT(8)},
	{"ENET_RDSR_R_DES_START_MASK", ENET_RDSR_R_DES_START_MASK, MASK(3,29)},
	{"ENET_RDSR_R_DES_START_SHIFT", ENET_RDSR_R_DES_START_SHIFT, SHIFT(3)},
	{"ENET_RDSR_R_DES_START_VALUE", ENET_RDSR_R_DES_START(1), SHIFT_VALUE(3)},
	{"ENET_TDSR_X_DES_START_MASK", ENET_TDSR_X_DES_START_MASK, MASK(3,29)},
	{"ENET_TDSR_X_DES_START_SHIFT", ENET_TDSR_X_DES_START_SHIFT, SHIFT(3)},
	{"ENET_TDSR_X_DES_START_VALUE", ENET_TDSR_X_DES_START(1), SHIFT_VALUE(3)},
	{"ENET_MRBR_R_BUF_SIZE_MASK", ENET_MRBR_R_BUF_SIZE_MASK, MASK(4,10)},
	{"ENET_MRBR_R_BUF_SIZE_SHIFT", ENET_MRBR_R_BUF_SIZE_SHIFT, SHIFT(4)},
	{"ENET_MRBR_R_BUF_SIZE_VALUE", ENET_MRBR_R_BUF_SIZE(1), SHIFT_VALUE(4)},
	{"ENET_RSFL_RX_SECTION_FULL_MASK", ENET_RSFL_RX_SECTION_FULL_MASK, MASK(0,8)},
	{"ENET_RSFL_RX_SECTION_FULL_SHIFT", ENET_RSFL_RX_SECTION_FULL_SHIFT, SHIFT(0)},
	{"ENET_RSFL_RX_SECTION_FULL_VALUE", ENET_RSFL_RX_SECTION_FULL(1), SHIFT_VALUE(0)},
	{"ENET_RSEM_RX_SECTION_EMPTY_MASK", ENET_RSEM_RX_SECTION_EMPTY_MASK, MASK(0,8)},
	{"ENET_RSEM_RX_SECTION_EMPTY_SHIFT", ENET_RSEM_RX_SECTION_EMPTY_SHIFT, SHIFT(0)},
	{"ENET_RSEM_RX_SECTION_EMPTY_VALUE", ENET_RSEM_RX_SECTION_EMPTY(1), SHIFT_VALUE(0)},
	{"ENET_RSEM_STAT_SECTION_EMPTY_MASK", ENET_RSEM_STAT_SECTION_EMPTY_MASK, MASK(16,5)},
	{"ENET_RSEM_STAT_SECTION_EMPTY_SHIFT", ENET_RSEM_STAT_SECTION_EMPTY_SHIFT, SHIFT(16)},
	{"ENET_RSEM_STAT_SECTION_EMPTY_VALUE", ENET_RSEM_STAT_SECTION_EMPTY(1), SHIFT_VALUE(16)},
	{"ENET_RAEM_RX_ALMOST_EMPTY_MASK", ENET_RAEM_RX_ALMOST_EMPTY_MASK, MASK(0,8)},
	{"ENET_RAEM_RX_ALMOST_EMPTY_SHIFT", ENET_RAEM_RX_ALMOST_EMPTY_SHIFT, SHIFT(0)},
	{"ENET_RAEM_RX_ALMOST_EMPTY_VALUE", ENET_RAEM_RX_ALMOST_EMPTY(1), SHIFT_VALUE(0)},
	{"ENET_RAFL_RX_ALMOST_FULL_MASK", ENET_RAFL_RX_ALMOST_FULL_MASK, MASK(0,8)},
	{"ENET_RAFL_RX_ALMOST_FULL_SHIFT", ENET_RAFL_RX_ALMOST_FULL_SHIFT, SHIFT(0)},
	{"ENET_RAFL_RX_ALMOST_FULL_VALUE", ENET_RAFL_RX_ALMOST_FULL(1), SHIFT_VALUE(0)},
	{"ENET_TSEM_TX_SECTION_EMPTY_MASK", ENET_TSEM_TX_SECTION_EMPTY_MASK, MASK(0,8)},
	{"ENET_TSEM_TX_SECTION_EMPTY_SHIFT", ENET_TSEM_TX_SECTION_EMPTY_SHIFT, SHIFT(0)},
	{"ENET_TSEM_TX_SECTION_EMPTY_VALUE", ENET_TSEM_TX_SECTION_EMPTY(1), SHIFT_VALUE(0)},
	{"ENET_TAEM_TX_ALMOST_EMPTY_MASK", ENET_TAEM_TX_ALMOST_EMPTY_MASK, MASK(0,8)},
	{"ENET_TAEM_TX_ALMOST_EMPTY_SHIFT", ENET_TAEM_TX_ALMOST_EMPTY_SHIFT, SHIFT(0)},
	{"ENET_TAEM_TX_ALMOST_EMPTY_VALUE", ENET_TAEM_TX_ALMOST_EMPTY(1), SHIFT_VALUE(0)},
	{"ENET_TAFL_TX_ALMOST_FULL_MASK", ENET_TAFL_TX_ALMOST_FULL_MASK, MASK(0,8)},
	{"ENET_TAFL_TX_ALMOST_FULL_SHIFT", ENET_TAFL_TX_ALMOST_FULL_SHIFT, SHIFT(0)},
	{"ENET_TAFL_TX_ALMOST_FULL_VALUE", ENET_TAFL_TX_ALMOST_FULL(1), SHIFT_VALUE(0)},
	{"ENET_TIPG_IPG_MASK", ENET_TIPG_IPG_MASK, MASK(0,5)},
	{"ENET_TIPG_IPG_SHIFT", ENET_TIPG_IPG_SHIFT, SHIFT(0)},
	{"ENET_TIPG_IPG_VALUE", ENET_TIPG_IPG(1), SHIFT_VALUE(0)},
	{"ENET_FTRL_TRUNC_FL_MASK", ENET_FTRL_TRUNC_FL_MASK, MASK(0,14)},
	{"ENET_FTRL_TRUNC_FL_SHIFT", ENET_FTRL_TRUNC_FL_SHIFT, SHIFT(0)},
	{"ENET_FTRL_TRUNC_FL_VALUE", ENET_FTRL_TRUNC_FL(1), SHIFT_VALUE(0)},
	{"ENET_TACC_SHIFT16_MASK", ENET_TACC_SHIFT16_MASK, MASK(0,1)},
	{"ENET_TACC_SHIFT16_SHIFT", ENET_TACC_SHIFT16_SHIFT, SHIFT(0)},
	{"ENET_TACC_IPCHK_MASK", ENET_TACC_IPCHK_MASK, MASK(3,1)},
	{"ENET_TACC_IPCHK_SHIFT", ENET_TACC_IPCHK_SHIFT, SHIFT(3)},
	{"ENET_TACC_PROCHK_MASK", ENET_TACC_PROCHK_MASK, MASK(4,1)},
	{"ENET_TACC_PROCHK_SHIFT", ENET_TACC_PROCHK_SHIFT, SHIFT(4)},
	{"ENET_RACC_PADREM_MASK", ENET_RACC_PADREM_MASK, MASK(0,1)},
	{"ENET_RACC_PADREM_SHIFT", ENET_RACC_PADREM_SHIFT, SHIFT(0)},
	{"ENET_RACC_IPDIS_MASK", ENET_RACC_IPDIS_MASK, MASK(1,1)},
	{"ENET_RACC_IPDIS_SHIFT", ENET_RACC_IPDIS_SHIFT, SHIFT(1)},
	{"ENET_RACC_PRODIS_MASK", ENET_RACC_PRODIS_MASK, MASK(2,1)},
	{"ENET_RACC_PRODIS_SHIFT", ENET_RACC_PRODIS_SHIFT, SHIFT(2)},
	{"ENET_RACC_LINEDIS_MASK", ENET_RACC_LINEDIS_MASK, MASK(6,1)},
	{"ENET_RACC_LINEDIS_SHIFT", ENET_RACC_LINEDIS_SHIFT, SHIFT(6)},
	{"ENET_RACC_SHIFT16_MASK", ENET_RACC_SHIFT16_MASK, MASK(7,1)},
	{"ENET_RACC_SHIFT16_SHIFT", ENET_RACC_SHIFT16_SHIFT, SHIFT(7)},
	{"ENET_RMON_T_PACKETS_TXPKTS_MASK", ENET_RMON_T_PACKETS_TXPKTS_MASK, MASK(0,16)},
	{"ENET_RMON_T_PACKETS_TXPKTS_SHIFT", ENET_RMON_T_PACKETS_TXPKTS_SHIFT, SHIFT(0)},
	{"ENET_RMON_T_PACKETS_TXPKTS_VALUE", ENET_RMON_T_PACKETS_TXPKTS(1), SHIFT_VALUE(0)},
	{"ENET_RMON_T_UNDERSIZE_TXPKTS_MASK", ENET_RMON_T_UNDERSIZE_TXPKTS_MASK, MASK(0,16)},
	{"ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT", ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT, SHIFT(0)},
	{"ENET_RMON_T_UNDERSIZE_TXPKTS_VALUE", ENET_RMON_T_UNDERSIZE_TXPKTS(1), SHIFT_VALUE(0)},
	{"ENET_RMON_T_OVERSIZE_TXPKTS_MASK", ENET_RMON_T_OVERSIZE_TXPKTS_MASK, MASK(0,16)},
	{"ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT", ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT, SHIFT(0)},
	{"ENET_RMON_T_OVERSIZE_TXPKTS_VALUE", ENET_RMON_T_OVERSIZE_TXPKTS(1), SHIFT_VALUE(0)},
	{"ENET_RMON_T_FRAG_TXPKTS_MASK", ENET_RMON_T_FRAG_TXPKTS_MASK, MASK(0,16)},
	{"ENET_RMON_T_FRAG_TXPKTS_SHIFT", ENET_RMON_T_FRAG_TXPKTS_SHIFT, SHIFT(0)},
	{"ENET_RMON_T_FRAG_TXPKTS_VALUE", ENET_RMON_T_FRAG_TXPKTS(1), SHIFT_VALUE(0)},
	{"ENET_RMON_T_JAB_TXPKTS_MASK", ENET_RMON_T_JAB_TXPKTS_MASK, MASK(0,16)},
	{"ENET_RMON_T_JAB_TXPKTS_SHIFT", ENET_RMON_T_JAB_TXPKTS_SHIFT, SHIFT(0)},
	{"ENET_RMON_T_JAB_TXPKTS_VALUE", ENET_RMON_T_JAB_TXPKTS(1), SHIFT_VALUE(0)},
	{"ENET_RMON_T_COL_TXPKTS_MASK", ENET_RMON_T_COL_TXPKTS_MASK, MASK(0,16)},
	{"ENET_RMON_T_COL_TXPKTS_SHIFT", ENET_RMON_T_COL_TXPKTS_SHIFT, SHIFT(0)},
	{"ENET_RMON_T_COL_TXPKTS_VALUE", ENET_RMON_T_COL_TXPKTS(1), SHIFT_VALUE(0)},
	{"ENET_RMON_T_P64_TXPKTS_MASK", ENET_RMON_T_P64_TXPKTS_MASK, MASK(0,16)},
	{"ENET_RMON_T_P64_TXPKTS_SHIFT", ENET_RMON_T_P64_TXPKTS_SHIFT, SHIFT(0)},
	{"ENET_RMON_T_P64_TXPKTS_VALUE", ENET_RMON_T_P64_TXPKTS(1), SHIFT_VALUE(0)},
	{"ENET_RMON_T_P65TO127_TXPKTS_MASK", ENET_RMON_T_P65TO127_TXPKTS_MASK, MASK(0,16)},
	{"ENET_RMON_T_P65TO127_TXPKTS_SHIFT", ENET_RMON_T_P65TO127_TXPKTS_SHIFT, SHIFT(0)},
	{"ENET_RMON_T_P65TO127_TXPKTS_VALUE", ENET_RMON_T_P65TO127_TXPKTS(1), SHIFT_VALUE(0)},
	{"ENET_RMON_T_P128TO255_TXPKTS_MASK", ENET_RMON_T_P128TO255_TXPKTS_MASK, MASK(0,16)},
	{"ENET_RMON_T_P128TO255_TXPKTS_SHIFT", ENET_RMON_T_P128TO255_TXPKTS_SHIFT, SHIFT(0)},
	{"ENET_RMON_T_P128TO255_TXPKTS_VALUE", ENET_RMON_T_P128TO255_TXPKTS(1), SHIFT_VALUE(0)},
	{"ENET_RMON_T_P256TO511_TXPKTS_MASK", ENET_RMON_T_P256TO511_TXPKTS_MASK, MASK(0,16)},
	{"ENET_RMON_T_P256TO511_TXPKTS_SHIFT", ENET_RMON_T_P256TO511_TXPKTS_SHIFT, SHIFT(0)},
	{"ENET_RMON_T_P256TO511_TXPKTS_VALUE", ENET_RMON_T_P256TO511_TXPKTS(1), SHIFT_VALUE(0)},
	{"ENET_RMON_T_P512TO1023_TXPKTS_MASK", ENET_RMON_T_P512TO1023_TXPKTS_MASK, MASK(0,16)},
	{"ENET_RMON_T_P512TO1023_TXPKTS_SHIFT", ENET_RMON_T_P512TO1023_TXPKTS_SHIFT, SHIFT(0)},
	{"ENET_RMON_T_P512TO1023_TXPKTS_VALUE", ENET_RMON_T_P512TO1023_TXPKTS(1), SHIFT_VALUE(0)},
	{"ENET_RMON_T_P1024TO2047_TXPKTS_MASK", ENET_RMON_T_P1024TO2047_TXPKTS_MASK, MASK(0,16)},
	{"ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT", ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT, SHIFT(0)},
	{"ENET_RMON_T_P1024TO2047_TXPKTS_VALUE", ENET_RMON_T_P1024TO2047_TXPKTS(1), SHIFT_VALUE(0)},
	{"ENET_RMON_T_P_GTE2048_TXPKTS_MASK", ENET_RMON_T_P_GTE2048_TXPKTS_MASK, MASK(0,16)},
	{"ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT", ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT, SHIFT(0)},
	{"ENET_RMON_T_P_GTE2048_TXPKTS_VALUE", ENET_RMON_T_P_GTE2048_TXPKTS(1), SHIFT_VALUE(0)},
	{"ENET_RMON_T_BC_PKT_TXPKTS_MASK", ENET_RMON_T_BC_PKT_TXPKTS_MASK, MASK(0,16)},
	{"ENET_RMON_T_BC_PKT_TXPKTS_SHIFT", ENET_RMON_T_BC_PKT_TXPKTS_SHIFT, SHIFT(0)},
	{"ENET_RMON_T_BC_PKT_TXPKTS_VALUE", ENET_RMON_T_BC_PKT_TXPKTS(1), SHIFT_VALUE(0)},
	{"ENET_RMON_T_MC_PKT_TXPKTS_MASK", ENET_RMON_T_MC_PKT_TXPKTS_MASK, MASK(0,16)},
	{"ENET_RMON_T_MC_PKT_TXPKTS_SHIFT", ENET_RMON_T_MC_PKT_TXPKTS_SHIFT, SHIFT(0)},
	{"ENET_RMON_T_MC_PKT_TXPKTS_VALUE", ENET_RMON_T_MC_PKT_TXPKTS(1), SHIFT_VALUE(0)},
	{"ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK", ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK, MASK(0,16)},
	{"ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT", ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT, SHIFT(0)},
	{"ENET_RMON_T_CRC_ALIGN_TXPKTS_VALUE", ENET_RMON_T_CRC_ALIGN_TXPKTS(1), SHIFT_VALUE(0)},
	{"ENET_RMON_T_OCTETS_TXOCTS_MASK", ENET_RMON_T_OCTETS_TXOCTS_MASK, MASK(0,32)},
	{"ENET_RMON_T_OCTETS_TXOCTS_SHIFT", ENET_RMON_T_OCTETS_TXOCTS_SHIFT, SHIFT(0)},
	{"ENET_RMON_T_OCTETS_TXOCTS_VALUE", ENET_RMON_T_OCTETS_TXOCTS(1), SHIFT_VALUE(0)},
	{"ENET_IEEE_T_FRAME_OK_COUNT_MASK", ENET_IEEE_T_FRAME_OK_COUNT_MASK, MASK(0,16)},
	{"ENET_IEEE_T_FRAME_OK_COUNT_SHIFT", ENET_IEEE_T_FRAME_OK_COUNT_SHIFT, SHIFT(0)},
	{"ENET_IEEE_T_FRAME_OK_COUNT_VALUE", ENET_IEEE_T_FRAME_OK_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_IEEE_T_1COL_COUNT_MASK", ENET_IEEE_T_1COL_COUNT_MASK, MASK(0,16)},
	{"ENET_IEEE_T_1COL_COUNT_SHIFT", ENET_IEEE_T_1COL_COUNT_SHIFT, SHIFT(0)},
	{"ENET_IEEE_T_1COL_COUNT_VALUE", ENET_IEEE_T_1COL_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_IEEE_T_MCOL_COUNT_MASK", ENET_IEEE_T_MCOL_COUNT_MASK, MASK(0,16)},
	{"ENET_IEEE_T_MCOL_COUNT_SHIFT", ENET_IEEE_T_MCOL_COUNT_SHIFT, SHIFT(0)},
	{"ENET_IEEE_T_MCOL_COUNT_VALUE", ENET_IEEE_T_MCOL_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_IEEE_T_DEF_COUNT_MASK", ENET_IEEE_T_DEF_COUNT_MASK, MASK(0,16)},
	{"ENET_IEEE_T_DEF_COUNT_SHIFT", ENET_IEEE_T_DEF_COUNT_SHIFT, SHIFT(0)},
	{"ENET_IEEE_T_DEF_COUNT_VALUE", ENET_IEEE_T_DEF_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_IEEE_T_LCOL_COUNT_MASK", ENET_IEEE_T_LCOL_COUNT_MASK, MASK(0,16)},
	{"ENET_IEEE_T_LCOL_COUNT_SHIFT", ENET_IEEE_T_LCOL_COUNT_SHIFT, SHIFT(0)},
	{"ENET_IEEE_T_LCOL_COUNT_VALUE", ENET_IEEE_T_LCOL_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_IEEE_T_EXCOL_COUNT_MASK", ENET_IEEE_T_EXCOL_COUNT_MASK, MASK(0,16)},
	{"ENET_IEEE_T_EXCOL_COUNT_SHIFT", ENET_IEEE_T_EXCOL_COUNT_SHIFT, SHIFT(0)},
	{"ENET_IEEE_T_EXCOL_COUNT_VALUE", ENET_IEEE_T_EXCOL_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_IEEE_T_MACERR_COUNT_MASK", ENET_IEEE_T_MACERR_COUNT_MASK, MASK(0,16)},
	{"ENET_IEEE_T_MACERR_COUNT_SHIFT", ENET_IEEE_T_MACERR_COUNT_SHIFT, SHIFT(0)},
	{"ENET_IEEE_T_MACERR_COUNT_VALUE", ENET_IEEE_T_MACERR_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_IEEE_T_CSERR_COUNT_MASK", ENET_IEEE_T_CSERR_COUNT_MASK, MASK(0,16)},
	{"ENET_IEEE_T_CSERR_COUNT_SHIFT", ENET_IEEE_T_CSERR_COUNT_SHIFT, SHIFT(0)},
	{"ENET_IEEE_T_CSERR_COUNT_VALUE", ENET_IEEE_T_CSERR_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_IEEE_T_FDXFC_COUNT_MASK", ENET_IEEE_T_FDXFC_COUNT_MASK, MASK(0,16)},
	{"ENET_IEEE_T_FDXFC_COUNT_SHIFT", ENET_IEEE_T_FDXFC_COUNT_SHIFT, SHIFT(0)},
	{"ENET_IEEE_T_FDXFC_COUNT_VALUE", ENET_IEEE_T_FDXFC_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_IEEE_R_DROP_COUNT_MASK", ENET_IEEE_R_DROP_COUNT_MASK, MASK(0,16)},
	{"ENET_IEEE_R_DROP_COUNT_SHIFT", ENET_IEEE_R_DROP_COUNT_SHIFT, SHIFT(0)},
	{"ENET_IEEE_R_DROP_COUNT_VALUE", ENET_IEEE_R_DROP_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_IEEE_R_FRAME_OK_COUNT_MASK", ENET_IEEE_R_FRAME_OK_COUNT_MASK, MASK(0,16)},
	{"ENET_IEEE_R_FRAME_OK_COUNT_SHIFT", ENET_IEEE_R_FRAME_OK_COUNT_SHIFT, SHIFT(0)},
	{"ENET_IEEE_R_FRAME_OK_COUNT_VALUE", ENET_IEEE_R_FRAME_OK_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_IEEE_R_CRC_COUNT_MASK", ENET_IEEE_R_CRC_COUNT_MASK, MASK(0,16)},
	{"ENET_IEEE_R_CRC_COUNT_SHIFT", ENET_IEEE_R_CRC_COUNT_SHIFT, SHIFT(0)},
	{"ENET_IEEE_R_CRC_COUNT_VALUE", ENET_IEEE_R_CRC_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_IEEE_R_ALIGN_COUNT_MASK", ENET_IEEE_R_ALIGN_COUNT_MASK, MASK(0,16)},
	{"ENET_IEEE_R_ALIGN_COUNT_SHIFT", ENET_IEEE_R_ALIGN_COUNT_SHIFT, SHIFT(0)},
	{"ENET_IEEE_R_ALIGN_COUNT_VALUE", ENET_IEEE_R_ALIGN_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_IEEE_T_OCTETS_OK_COUNT_MASK", ENET_IEEE_T_OCTETS_OK_COUNT_MASK, MASK(0,32)},
	{"ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT", ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT, SHIFT(0)},
	{"ENET_IEEE_T_OCTETS_OK_COUNT_VALUE", ENET_IEEE_T_OCTETS_OK_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_RMON_R_OCTETS_COUNT_MASK", ENET_RMON_R_OCTETS_COUNT_MASK, MASK(0,32)},
	{"ENET_RMON_R_OCTETS_COUNT_SHIFT", ENET_RMON_R_OCTETS_COUNT_SHIFT, SHIFT(0)},
	{"ENET_RMON_R_OCTETS_COUNT_VALUE", ENET_RMON_R_OCTETS_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_IEEE_R_OCTETS_OK_COUNT_MASK", ENET_IEEE_R_OCTETS_OK_COUNT_MASK, MASK(0,32)},
	{"ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT", ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT, SHIFT(0)},
	{"ENET_IEEE_R_OCTETS_OK_COUNT_VALUE", ENET_IEEE_R_OCTETS_OK_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_RMON_R_PACKETS_COUNT_MASK", ENET_RMON_R_PACKETS_COUNT_MASK, MASK(0,16)},
	{"ENET_RMON_R_PACKETS_COUNT_SHIFT", ENET_RMON_R_PACKETS_COUNT_SHIFT, SHIFT(0)},
	{"ENET_RMON_R_PACKETS_COUNT_VALUE", ENET_RMON_R_PACKETS_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_RMON_R_BC_PKT_COUNT_MASK", ENET_RMON_R_BC_PKT_COUNT_MASK, MASK(0,16)},
	{"ENET_RMON_R_BC_PKT_COUNT_SHIFT", ENET_RMON_R_BC_PKT_COUNT_SHIFT, SHIFT(0)},
	{"ENET_RMON_R_BC_PKT_COUNT_VALUE", ENET_RMON_R_BC_PKT_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_RMON_R_MC_PKT_COUNT_MASK", ENET_RMON_R_MC_PKT_COUNT_MASK, MASK(0,16)},
	{"ENET_RMON_R_MC_PKT_COUNT_SHIFT", ENET_RMON_R_MC_PKT_COUNT_SHIFT, SHIFT(0)},
	{"ENET_RMON_R_MC_PKT_COUNT_VALUE", ENET_RMON_R_MC_PKT_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_RMON_R_CRC_ALIGN_COUNT_MASK", ENET_RMON_R_CRC_ALIGN_COUNT_MASK, MASK(0,16)},
	{"ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT", ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT, SHIFT(0)},
	{"ENET_RMON_R_CRC_ALIGN_COUNT_VALUE", ENET_RMON_R_CRC_ALIGN_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_RMON_R_UNDERSIZE_COUNT_MASK", ENET_RMON_R_UNDERSIZE_COUNT_MASK, MASK(0,16)},
	{"ENET_RMON_R_UNDERSIZE_COUNT_SHIFT", ENET_RMON_R_UNDERSIZE_COUNT_SHIFT, SHIFT(0)},
	{"ENET_RMON_R_UNDERSIZE_COUNT_VALUE", ENET_RMON_R_UNDERSIZE_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_RMON_R_OVERSIZE_COUNT_MASK", ENET_RMON_R_OVERSIZE_COUNT_MASK, MASK(0,16)},
	{"ENET_RMON_R_OVERSIZE_COUNT_SHIFT", ENET_RMON_R_OVERSIZE_COUNT_SHIFT, SHIFT(0)},
	{"ENET_RMON_R_OVERSIZE_COUNT_VALUE", ENET_RMON_R_OVERSIZE_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_RMON_R_FRAG_COUNT_MASK", ENET_RMON_R_FRAG_COUNT_MASK, MASK(0,16)},
	{"ENET_RMON_R_FRAG_COUNT_SHIFT", ENET_RMON_R_FRAG_COUNT_SHIFT, SHIFT(0)},
	{"ENET_RMON_R_FRAG_COUNT_VALUE", ENET_RMON_R_FRAG_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_RMON_R_JAB_COUNT_MASK", ENET_RMON_R_JAB_COUNT_MASK, MASK(0,16)},
	{"ENET_RMON_R_JAB_COUNT_SHIFT", ENET_RMON_R_JAB_COUNT_SHIFT, SHIFT(0)},
	{"ENET_RMON_R_JAB_COUNT_VALUE", ENET_RMON_R_JAB_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_RMON_R_P64_COUNT_MASK", ENET_RMON_R_P64_COUNT_MASK, MASK(0,16)},
	{"ENET_RMON_R_P64_COUNT_SHIFT", ENET_RMON_R_P64_COUNT_SHIFT, SHIFT(0)},
	{"ENET_RMON_R_P64_COUNT_VALUE", ENET_RMON_R_P64_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_RMON_R_P65TO127_COUNT_MASK", ENET_RMON_R_P65TO127_COUNT_MASK, MASK(0,16)},
	{"ENET_RMON_R_P65TO127_COUNT_SHIFT", ENET_RMON_R_P65TO127_COUNT_SHIFT, SHIFT(0)},
	{"ENET_RMON_R_P65TO127_COUNT_VALUE", ENET_RMON_R_P65TO127_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_RMON_R_P128TO255_COUNT_MASK", ENET_RMON_R_P128TO255_COUNT_MASK, MASK(0,16)},
	{"ENET_RMON_R_P128TO255_COUNT_SHIFT", ENET_RMON_R_P128TO255_COUNT_SHIFT, SHIFT(0)},
	{"ENET_RMON_R_P128TO255_COUNT_VALUE", ENET_RMON_R_P128TO255_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_RMON_R_P256TO511_COUNT_MASK", ENET_RMON_R_P256TO511_COUNT_MASK, MASK(0,16)},
	{"ENET_RMON_R_P256TO511_COUNT_SHIFT", ENET_RMON_R_P256TO511_COUNT_SHIFT, SHIFT(0)},
	{"ENET_RMON_R_P256TO511_COUNT_VALUE", ENET_RMON_R_P256TO511_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_RMON_R_P512TO1023_COUNT_MASK", ENET_RMON_R_P512TO1023_COUNT_MASK, MASK(0,16)},
	{"ENET_RMON_R_P512TO1023_COUNT_SHIFT", ENET_RMON_R_P512TO1023_COUNT_SHIFT, SHIFT(0)},
	{"ENET_RMON_R_P512TO1023_COUNT_VALUE", ENET_RMON_R_P512TO1023_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_RMON_R_P1024TO2047_COUNT_MASK", ENET_RMON_R_P1024TO2047_COUNT_MASK, MASK(0,16)},
	{"ENET_RMON_R_P1024TO2047_COUNT_SHIFT", ENET_RMON_R_P1024TO2047_COUNT_SHIFT, SHIFT(0)},
	{"ENET_RMON_R_P1024TO2047_COUNT_VALUE", ENET_RMON_R_P1024TO2047_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_RMON_R_P_GTE2048_COUNT_MASK", ENET_RMON_R_P_GTE2048_COUNT_MASK, MASK(0,16)},
	{"ENET_RMON_R_P_GTE2048_COUNT_SHIFT", ENET_RMON_R_P_GTE2048_COUNT_SHIFT, SHIFT(0)},
	{"ENET_RMON_R_P_GTE2048_COUNT_VALUE", ENET_RMON_R_P_GTE2048_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_IEEE_R_MACERR_COUNT_MASK", ENET_IEEE_R_MACERR_COUNT_MASK, MASK(0,16)},
	{"ENET_IEEE_R_MACERR_COUNT_SHIFT", ENET_IEEE_R_MACERR_COUNT_SHIFT, SHIFT(0)},
	{"ENET_IEEE_R_MACERR_COUNT_VALUE", ENET_IEEE_R_MACERR_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_IEEE_R_FDXFC_COUNT_MASK", ENET_IEEE_R_FDXFC_COUNT_MASK, MASK(0,16)},
	{"ENET_IEEE_R_FDXFC_COUNT_SHIFT", ENET_IEEE_R_FDXFC_COUNT_SHIFT, SHIFT(0)},
	{"ENET_IEEE_R_FDXFC_COUNT_VALUE", ENET_IEEE_R_FDXFC_COUNT(1), SHIFT_VALUE(0)},
	{"ENET_ATCR_EN_MASK", ENET_ATCR_EN_MASK, MASK(0,1)},
	{"ENET_ATCR_EN_SHIFT", ENET_ATCR_EN_SHIFT, SHIFT(0)},
	{"ENET_ATCR_OFFEN_MASK", ENET_ATCR_OFFEN_MASK, MASK(2,1)},
	{"ENET_ATCR_OFFEN_SHIFT", ENET_ATCR_OFFEN_SHIFT, SHIFT(2)},
	{"ENET_ATCR_OFFRST_MASK", ENET_ATCR_OFFRST_MASK, MASK(3,1)},
	{"ENET_ATCR_OFFRST_SHIFT", ENET_ATCR_OFFRST_SHIFT, SHIFT(3)},
	{"ENET_ATCR_PEREN_MASK", ENET_ATCR_PEREN_MASK, MASK(4,1)},
	{"ENET_ATCR_PEREN_SHIFT", ENET_ATCR_PEREN_SHIFT, SHIFT(4)},
	{"ENET_ATCR_PINPER_MASK", ENET_ATCR_PINPER_MASK, MASK(7,1)},
	{"ENET_ATCR_PINPER_SHIFT", ENET_ATCR_PINPER_SHIFT, SHIFT(7)},
	{"ENET_ATCR_RESTART_MASK", ENET_ATCR_RESTART_MASK, MASK(9,1)},
	{"ENET_ATCR_RESTART_SHIFT", ENET_ATCR_RESTART_SHIFT, SHIFT(9)},
	{"ENET_ATCR_CAPTURE_MASK", ENET_ATCR_CAPTURE_MASK, MASK(11,1)},
	{"ENET_ATCR_CAPTURE_SHIFT", ENET_ATCR_CAPTURE_SHIFT, SHIFT(11)},
	{"ENET_ATCR_SLAVE_MASK", ENET_ATCR_SLAVE_MASK, MASK(13,1)},
	{"ENET_ATCR_SLAVE_SHIFT", ENET_ATCR_SLAVE_SHIFT, SHIFT(13)},
	{"ENET_ATVR_ATIME_MASK", ENET_ATVR_ATIME_MASK, MASK(0,32)},
	{"ENET_ATVR_ATIME_SHIFT", ENET_ATVR_ATIME_SHIFT, SHIFT(0)},
	{"ENET_ATVR_ATIME_VALUE", ENET_ATVR_ATIME(1), SHIFT_VALUE(0)},
	{"ENET_ATOFF_OFFSET_MASK", ENET_ATOFF_OFFSET_MASK, MASK(0,32)},
	{"ENET_ATOFF_OFFSET_SHIFT", ENET_ATOFF_OFFSET_SHIFT, SHIFT(0)},
	{"ENET_ATOFF_OFFSET_VALUE", ENET_ATOFF_OFFSET(1), SHIFT_VALUE(0)},
	{"ENET_ATPER_PERIOD_MASK", ENET_ATPER_PERIOD_MASK, MASK(0,32)},
	{"ENET_ATPER_PERIOD_SHIFT", ENET_ATPER_PERIOD_SHIFT, SHIFT(0)},
	{"ENET_ATPER_PERIOD_VALUE", ENET_ATPER_PERIOD(1), SHIFT_VALUE(0)},
	{"ENET_ATCOR_COR_MASK", ENET_ATCOR_COR_MASK, MASK(0,31)},
	{"ENET_ATCOR_COR_SHIFT", ENET_ATCOR_COR_SHIFT, SHIFT(0)},
	{"ENET_ATCOR_COR_VALUE", ENET_ATCOR_COR(1), SHIFT_VALUE(0)},
	{"ENET_ATINC_INC_MASK", ENET_ATINC_INC_MASK, MASK(0,7)},
	{"ENET_ATINC_INC_SHIFT", ENET_ATINC_INC_SHIFT, SHIFT(0)},
	{"ENET_ATINC_INC_VALUE", ENET_ATINC_INC(1), SHIFT_VALUE(0)},
	{"ENET_ATINC_INC_CORR_MASK", ENET_ATINC_INC_CORR_MASK, MASK(8,7)},
	{"ENET_ATINC_INC_CORR_SHIFT", ENET_ATINC_INC_CORR_SHIFT, SHIFT(8)},
	{"ENET_ATINC_INC_CORR_VALUE", ENET_ATINC_INC_CORR(1), SHIFT_VALUE(8)},
	{"ENET_ATSTMP_TIMESTAMP_MASK", ENET_ATSTMP_TIMESTAMP_MASK, MASK(0,32)},
	{"ENET_ATSTMP_TIMESTAMP_SHIFT", ENET_ATSTMP_TIMESTAMP_SHIFT, SHIFT(0)},
	{"ENET_ATSTMP_TIMESTAMP_VALUE", ENET_ATSTMP_TIMESTAMP(1), SHIFT_VALUE(0)},
	{"ENET_TGSR_TF0_MASK", ENET_TGSR_TF0_MASK, MASK(0,1)},
	{"ENET_TGSR_TF0_SHIFT", ENET_TGSR_TF0_SHIFT, SHIFT(0)},
	{"ENET_TGSR_TF1_MASK", ENET_TGSR_TF1_MASK, MASK(1,1)},
	{"ENET_TGSR_TF1_SHIFT", ENET_TGSR_TF1_SHIFT, SHIFT(1)},
	{"ENET_TGSR_TF2_MASK", ENET_TGSR_TF2_MASK, MASK(2,1)},
	{"ENET_TGSR_TF2_SHIFT", ENET_TGSR_TF2_SHIFT, SHIFT(2)},
	{"ENET_TGSR_TF3_MASK", ENET_TGSR_TF3_MASK, MASK(3,1)},
	{"ENET_TGSR_TF3_SHIFT", ENET_TGSR_TF3_SHIFT, SHIFT(3)},
	{"ENET_TCSR_TDRE_MASK", ENET_TCSR_TDRE_MASK, MASK(0,1)},
	{"ENET_TCSR_TDRE_SHIFT", ENET_TCSR_TDRE_SHIFT, SHIFT(0)},
	{"ENET_TCSR_TMODE_MASK", ENET_TCSR_TMODE_MASK, MASK(2,4)},
	{"ENET_TCSR_TMODE_SHIFT", ENET_TCSR_TMODE_SHIFT, SHIFT(2)},
	{"ENET_TCSR_TMODE_VALUE", ENET_TCSR_TMODE(1), SHIFT_VALUE(2)},
	{"ENET_TCSR_TF_MASK", ENET_TCSR_TF_MASK, MASK(7,1)},
	{"ENET_TCSR_TF_SHIFT", ENET_TCSR_TF_SHIFT, SHIFT(7)},
	{"ENET_TCCR_TCC_MASK", ENET_TCCR_TCC_MASK, MASK(0,32)},
	{"ENET_TCCR_TCC_SHIFT", ENET_TCCR_TCC_SHIFT, SHIFT(0)},
	{"ENET_TCCR_TCC_VALUE", ENET_TCCR_TCC(1), SHIFT_VALUE(0)},
	{"FTFE_FSEC_SEC_MASK", FTFE_FSEC_SEC_MASK, MASK(0,2)},
	{"FTFE_FSEC_SEC_SHIFT", FTFE_FSEC_SEC_SHIFT, SHIFT(0)},
	{"FTFE_FSEC_SEC_VALUE", FTFE_FSEC_SEC(1), SHIFT_VALUE(0)},
	{"FTFE_FSEC_KEYEN_MASK", FTFE_FSEC_KEYEN_MASK, MASK(6,2)},
	{"FTFE_FSEC_KEYEN_SHIFT", FTFE_FSEC_KEYEN_SHIFT, SHIFT(6)},
	{"FTFE_FSEC_KEYEN_VALUE", FTFE_FSEC_KEYEN(1), SHIFT_VALUE(6)},
	{"FTFE_FSTAT_FPVIOL_MASK", FTFE_FSTAT_FPVIOL_MASK, MASK(4,1)},
	{"FTFE_FSTAT_FPVIOL_SHIFT", FTFE_FSTAT_FPVIOL_SHIFT, SHIFT(4)},
	{"FTFE_FSTAT_ACCERR_MASK", FTFE_FSTAT_ACCERR_MASK, MASK(5,1)},
	{"FTFE_FSTAT_ACCERR_SHIFT", FTFE_FSTAT_ACCERR_SHIFT, SHIFT(5)},
	{"FTFE_FSTAT_CCIF_MASK", FTFE_FSTAT_CCIF_MASK, MASK(7,1)},
	{"FTFE_FSTAT_CCIF_SHIFT", FTFE_FSTAT_CCIF_SHIFT, SHIFT(7)},
	{"FTFE_FCNFG_CCIE_MASK", FTFE_FCNFG_CCIE_MASK, MASK(7,1)},
	{"FTFE_FCNFG_CCIE_SHIFT", FTFE_FCNFG_CCIE_SHIFT, SHIFT(7)},
	{"FTFE_FSEC_FSLACC_MASK", FTFE_FSEC_FSLACC_MASK, MASK(2,2)},
	{"FTFE_FSEC_FSLACC_SHIFT", FTFE_FSEC_FSLACC_SHIFT, SHIFT(2)},
	{"FTFE_FSEC_FSLACC_VALUE", FTFE_FSEC_FSLACC(1), SHIFT_VALUE(2)},
	{"FTFE_FSTAT_MGSTAT0_MASK", FTFE_FSTAT_MGSTAT0_MASK, MASK(0,1)},
	{"FTFE_FSTAT_MGSTAT0_SHIFT", FTFE_FSTAT_MGSTAT0_SHIFT, SHIFT(0)},
	{"FTFE_FCNFG_ERSSUSP_MASK", FTFE_FCNFG_ERSSUSP_MASK, MASK(4,1)},
	{"FTFE_FCNFG_ERSSUSP_SHIFT", FTFE_FCNFG_ERSSUSP_SHIFT, SHIFT(4)},
	{"FTFE_FCNFG_ERSAREQ_MASK", FTFE_FCNFG_ERSAREQ_MASK, MASK(5,1)},
	{"FTFE_FCNFG_ERSAREQ_SHIFT", FTFE_FCNFG_ERSAREQ_SHIFT, SHIFT(5)},
	{"FTFE_FCNFG_RDCOLLIE_MASK", FTFE_FCNFG_RDCOLLIE_MASK, MASK(6,1)},
	{"FTFE_FCNFG_RDCOLLIE_SHIFT", FTFE_FCNFG_RDCOLLIE_SHIFT, SHIFT(6)},
	{"FTFE_FSEC_MEEN_MASK", FTFE_FSEC_MEEN_MASK, MASK(4,2)},
	{"FTFE_FSEC_MEEN_SHIFT", FTFE_FSEC_MEEN_SHIFT, SHIFT(4)},
	{"FTFE_FSEC_MEEN_VALUE", FTFE_FSEC_MEEN(1), SHIFT_VALUE(4)},
	{"FTFE_FOPT_OPT_MASK", FTFE_FOPT_OPT_MASK, MASK(0,8)},
	{"FTFE_FOPT_OPT_SHIFT", FTFE_FOPT_OPT_SHIFT, SHIFT(0)},
	{"FTFE_FOPT_OPT_VALUE", FTFE_FOPT_OPT(1), SHIFT_VALUE(0)},
	{"FTFE_FCCOB_CCOBn_MASK", FTFE_FCCOB_CCOBn_MASK, MASK(0,8)},
	{"FTFE_FCCOB_CCOBn_SHIFT", FTFE_FCCOB_CCOBn_SHIFT, SHIFT(0)},
	{"FTFE_FCCOB_CCOBn_VALUE", FTFE_FCCOB_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFE_FPROT_PROT_MASK", FTFE_FPROT_PROT_MASK, MASK(0,8)},
	{"FTFE_FPROT_PROT_SHIFT", FTFE_FPROT_PROT_SHIFT, SHIFT(0)},
	{"FTFE_FPROT_PROT_VALUE", FTFE_FPROT_PROT(1), SHIFT_VALUE(0)},
	{"FTFE_FSTAT_RDCOLERR_MASK", FTFE_FSTAT_RDCOLERR_MASK, MASK(6,1)},
	{"FTFE_FSTAT_RDCOLERR_SHIFT", FTFE_FSTAT_RDCOLERR_SHIFT, SHIFT(6)},
	{"FTFE_FCNFG_EEERDY_MASK", FTFE_FCNFG_EEERDY_MASK, MASK(0,1)},
	{"FTFE_FCNFG_EEERDY_SHIFT", FTFE_FCNFG_EEERDY_SHIFT, SHIFT(0)},
	{"FTFE_FCNFG_RAMRDY_MASK", FTFE_FCNFG_RAMRDY_MASK, MASK(1,1)},
	{"FTFE_FCNFG_RAMRDY_SHIFT", FTFE_FCNFG_RAMRDY_SHIFT, SHIFT(1)},
	{"FTFE_FCNFG_PFLSH_MASK", FTFE_FCNFG_PFLSH_MASK, MASK(2,1)},
	{"FTFE_FCNFG_PFLSH_SHIFT", FTFE_FCNFG_PFLSH_SHIFT, SHIFT(2)},
	{"FTFE_FCNFG_SWAP_MASK", FTFE_FCNFG_SWAP_MASK, MASK(3,1)},
	{"FTFE_FCNFG_SWAP_SHIFT", FTFE_FCNFG_SWAP_SHIFT, SHIFT(3)},
	{"FTFE_FEPROT_EPROT_MASK", FTFE_FEPROT_EPROT_MASK, MASK(0,8)},
	{"FTFE_FEPROT_EPROT_SHIFT", FTFE_FEPROT_EPROT_SHIFT, SHIFT(0)},
	{"FTFE_FEPROT_EPROT_VALUE", FTFE_FEPROT_EPROT(1), SHIFT_VALUE(0)},
	{"FTFE_FDPROT_DPROT_MASK", FTFE_FDPROT_DPROT_MASK, MASK(0,8)},
	{"FTFE_FDPROT_DPROT_SHIFT", FTFE_FDPROT_DPROT_SHIFT, SHIFT(0)},
	{"FTFE_FDPROT_DPROT_VALUE", FTFE_FDPROT_DPROT(1), SHIFT_VALUE(0)},
	{"LLWU_PE1_WUPE0_MASK", LLWU_PE1_WUPE0_MASK, MASK(0,2)},
	{"LLWU_PE1_WUPE0_SHIFT", LLWU_PE1_WUPE0_SHIFT, SHIFT(0)},
	{"LLWU_PE1_WUPE0_VALUE", LLWU_PE1_WUPE0(1), SHIFT_VALUE(0)},
	{"LLWU_PE1_WUPE1_MASK", LLWU_PE1_WUPE1_MASK, MASK(2,2)},
	{"LLWU_PE1_WUPE1_SHIFT", LLWU_PE1_WUPE1_SHIFT, SHIFT(2)},
	{"LLWU_PE1_WUPE1_VALUE", LLWU_PE1_WUPE1(1), SHIFT_VALUE(2)},
	{"LLWU_PE1_WUPE2_MASK", LLWU_PE1_WUPE2_MASK, MASK(4,2)},
	{"LLWU_PE1_WUPE2_SHIFT", LLWU_PE1_WUPE2_SHIFT, SHIFT(4)},
	{"LLWU_PE1_WUPE2_VALUE", LLWU_PE1_WUPE2(1), SHIFT_VALUE(4)},
	{"LLWU_PE1_WUPE3_MASK", LLWU_PE1_WUPE3_MASK, MASK(6,2)},
	{"LLWU_PE1_WUPE3_SHIFT", LLWU_PE1_WUPE3_SHIFT, SHIFT(6)},
	{"LLWU_PE1_WUPE3_VALUE", LLWU_PE1_WUPE3(1), SHIFT_VALUE(6)},
	{"LLWU_PE2_WUPE4_MASK", LLWU_PE2_WUPE4_MASK, MASK(0,2)},
	{"LLWU_PE2_WUPE4_SHIFT", LLWU_PE2_WUPE4_SHIFT, SHIFT(0)},
	{"LLWU_PE2_WUPE4_VALUE", LLWU_PE2_WUPE4(1), SHIFT_VALUE(0)},
	{"LLWU_PE2_WUPE5_MASK", LLWU_PE2_WUPE5_MASK, MASK(2,2)},
	{"LLWU_PE2_WUPE5_SHIFT", LLWU_PE2_WUPE5_SHIFT, SHIFT(2)},
	{"LLWU_PE2_WUPE5_VALUE", LLWU_PE2_WUPE5(1), SHIFT_VALUE(2)},
	{"LLWU_PE2_WUPE6_MASK", LLWU_PE2_WUPE6_MASK, MASK(4,2)},
	{"LLWU_PE2_WUPE6_SHIFT", LLWU_PE2_WUPE6_SHIFT, SHIFT(4)},
	{"LLWU_PE2_WUPE6_VALUE", LLWU_PE2_WUPE6(1), SHIFT_VALUE(4)},
	{"LLWU_PE2_WUPE7_MASK", LLWU_PE2_WUPE7_MASK, MASK(6,2)},
	{"LLWU_PE2_WUPE7_SHIFT", LLWU_PE2_WUPE7_SHIFT, SHIFT(6)},
	{"LLWU_PE2_WUPE7_VALUE", LLWU_PE2_WUPE7(1), SHIFT_VALUE(6)},
	{"LLWU_PE3_WUPE8_MASK", LLWU_PE3_WUPE8_MASK, MASK(0,2)},
	{"LLWU_PE3_WUPE8_SHIFT", LLWU_PE3_WUPE8_SHIFT, SHIFT(0)},
	{"LLWU_PE3_WUPE8_VALUE", LLWU_PE3_WUPE8(1), SHIFT_VALUE(0)},
	{"LLWU_PE3_WUPE9_MASK", LLWU_PE3_WUPE9_MASK, MASK(2,2)},
	{"LLWU_PE3_WUPE9_SHIFT", LLWU_PE3_WUPE9_SHIFT, SHIFT(2)},
	{"LLWU_PE3_WUPE9_VALUE", LLWU_PE3_WUPE9(1), SHIFT_VALUE(2)},
	{"LLWU_PE3_WUPE10_MASK", LLWU_PE3_WUPE10_MASK, MASK(4,2)},
	{"LLWU_PE3_WUPE10_SHIFT", LLWU_PE3_WUPE10_SHIFT, SHIFT(4)},
	{"LLWU_PE3_WUPE10_VALUE", LLWU_PE3_WUPE10(1), SHIFT_VALUE(4)},
	{"LLWU_PE3_WUPE11_MASK", LLWU_PE3_WUPE11_MASK, MASK(6,2)},
	{"LLWU_PE3_WUPE11_SHIFT", LLWU_PE3_WUPE11_SHIFT, SHIFT(6)},
	{"LLWU_PE3_WUPE11_VALUE", LLWU_PE3_WUPE11(1), SHIFT_VALUE(6)},
	{"LLWU_PE4_WUPE12_MASK", LLWU_PE4_WUPE12_MASK, MASK(0,2)},
	{"LLWU_PE4_WUPE12_SHIFT", LLWU_PE4_WUPE12_SHIFT, SHIFT(0)},
	{"LLWU_PE4_WUPE12_VALUE", LLWU_PE4_WUPE12(1), SHIFT_VALUE(0)},
	{"LLWU_PE4_WUPE13_MASK", LLWU_PE4_WUPE13_MASK, MASK(2,2)},
	{"LLWU_PE4_WUPE13_SHIFT", LLWU_PE4_WUPE13_SHIFT, SHIFT(2)},
	{"LLWU_PE4_WUPE13_VALUE", LLWU_PE4_WUPE13(1), SHIFT_VALUE(2)},
	{"LLWU_PE4_WUPE14_MASK", LLWU_PE4_WUPE14_MASK, MASK(4,2)},
	{"LLWU_PE4_WUPE14_SHIFT", LLWU_PE4_WUPE14_SHIFT, SHIFT(4)},
	{"LLWU_PE4_WUPE14_VALUE", LLWU_PE4_WUPE14(1), SHIFT_VALUE(4)},
	{"LLWU_PE4_WUPE15_MASK", LLWU_PE4_WUPE15_MASK, MASK(6,2)},
	{"LLWU_PE4_WUPE15_SHIFT", LLWU_PE4_WUPE15_SHIFT, SHIFT(6)},
	{"LLWU_PE4_WUPE15_VALUE", LLWU_PE4_WUPE15(1), SHIFT_VALUE(6)},
	{"LLWU_ME_WUME0_MASK", LLWU_ME_WUME0_MASK, MASK(0,1)},
	{"LLWU_ME_WUME0_SHIFT", LLWU_ME_WUME0_SHIFT, SHIFT(0)},
	{"LLWU_ME_WUME1_MASK", LLWU_ME_WUME1_MASK, MASK(1,1)},
	{"LLWU_ME_WUME1_SHIFT", LLWU_ME_WUME1_SHIFT, SHIFT(1)},
	{"LLWU_ME_WUME2_MASK", LLWU_ME_WUME2_MASK, MASK(2,1)},
	{"LLWU_ME_WUME2_SHIFT", LLWU_ME_WUME2_SHIFT, SHIFT(2)},
	{"LLWU_ME_WUME3_MASK", LLWU_ME_WUME3_MASK, MASK(3,1)},
	{"LLWU_ME_WUME3_SHIFT", LLWU_ME_WUME3_SHIFT, SHIFT(3)},
	{"LLWU_ME_WUME4_MASK", LLWU_ME_WUME4_MASK, MASK(4,1)},
	{"LLWU_ME_WUME4_SHIFT", LLWU_ME_WUME4_SHIFT, SHIFT(4)},
	{"LLWU_ME_WUME5_MASK", LLWU_ME_WUME5_MASK, MASK(5,1)},
	{"LLWU_ME_WUME5_SHIFT", LLWU_ME_WUME5_SHIFT, SHIFT(5)},
	{"LLWU_ME_WUME6_MASK", LLWU_ME_WUME6_MASK, MASK(6,1)},
	{"LLWU_ME_WUME6_SHIFT", LLWU_ME_WUME6_SHIFT, SHIFT(6)},
	{"LLWU_ME_WUME7_MASK", LLWU_ME_WUME7_MASK, MASK(7,1)},
	{"LLWU_ME_WUME7_SHIFT", LLWU_ME_WUME7_SHIFT, SHIFT(7)},
	{"LLWU_F1_WUF0_MASK", LLWU_F1_WUF0_MASK, MASK(0,1)},
	{"LLWU_F1_WUF0_SHIFT", LLWU_F1_WUF0_SHIFT, SHIFT(0)},
	{"LLWU_F1_WUF1_MASK", LLWU_F1_WUF1_MASK, MASK(1,1)},
	{"LLWU_F1_WUF1_SHIFT", LLWU_F1_WUF1_SHIFT, SHIFT(1)},
	{"LLWU_F1_WUF2_MASK", LLWU_F1_WUF2_MASK, MASK(2,1)},
	{"LLWU_F1_WUF2_SHIFT", LLWU_F1_WUF2_SHIFT, SHIFT(2)},
	{"LLWU_F1_WUF3_MASK", LLWU_F1_WUF3_MASK, MASK(3,1)},
	{"LLWU_F1_WUF3_SHIFT", LLWU_F1_WUF3_SHIFT, SHIFT(3)},
	{"LLWU_F1_WUF4_MASK", LLWU_F1_WUF4_MASK, MASK(4,1)},
	{"LLWU_F1_WUF4_SHIFT", LLWU_F1_WUF4_SHIFT, SHIFT(4)},
	{"LLWU_F1_WUF5_MASK", LLWU_F1_WUF5_MASK, MASK(5,1)},
	{"LLWU_F1_WUF5_SHIFT", LLWU_F1_WUF5_SHIFT, SHIFT(5)},
	{"LLWU_F1_WUF6_MASK", LLWU_F1_WUF6_MASK, MASK(6,1)},
	{"LLWU_F1_WUF6_SHIFT", LLWU_F1_WUF6_SHIFT, SHIFT(6)},
	{"LLWU_F1_WUF7_MASK", LLWU_F1_WUF7_MASK, MASK(7,1)},
	{"LLWU_F1_WUF7_SHIFT", LLWU_F1_WUF7_SHIFT, SHIFT(7)},
	{"LLWU_F2_WUF8_MASK", LLWU_F2_WUF8_MASK, MASK(0,1)},
	{"LLWU_F2_WUF8_SHIFT", LLWU_F2_WUF8_SHIFT, SHIFT(0)},
	{"LLWU_F2_WUF9_MASK", LLWU_F2_WUF9_MASK, MASK(1,1)},
	{"LLWU_F2_WUF9_SHIFT", LLWU_F2_WUF9_SHIFT, SHIFT(1)},
	{"LLWU_F2_WUF10_MASK", LLWU_F2_WUF10_MASK, MASK(2,1)},
	{"LLWU_F2_WUF10_SHIFT", LLWU_F2_WUF10_SHIFT, SHIFT(2)},
	{"LLWU_F2_WUF11_MASK", LLWU_F2_WUF11_MASK, MASK(3,1)},
	{"LLWU_F2_WUF11_SHIFT", LLWU_F2_WUF11_SHIFT, SHIFT(3)},
	{"LLWU_F2_WUF12_MASK", LLWU_F2_WUF12_MASK, MASK(4,1)},
	{"LLWU_F2_WUF12_SHIFT", LLWU_F2_WUF12_SHIFT, SHIFT(4)},
	{"LLWU_F2_WUF13_MASK", LLWU_F2_WUF13_MASK, MASK(5,1)},
	{"LLWU_F2_WUF13_SHIFT", LLWU_F2_WUF13_SHIFT, SHIFT(5)},
	{"LLWU_F2_WUF14_MASK", LLWU_F2_WUF14_MASK, MASK(6,1)},
	{"LLWU_F2_WUF14_SHIFT", LLWU_F2_WUF14_SHIFT, SHIFT(6)},
	{"LLWU_F2_WUF15_MASK", LLWU_F2_WUF15_MASK, MASK(7,1)},
	{"LLWU_F2_WUF15_SHIFT", LLWU_F2_WUF15_SHIFT, SHIFT(7)},
	{"LLWU_F3_MWUF0_MASK", LLWU_F3_MWUF0_MASK, MASK(0,1)},
	{"LLWU_F3_MWUF0_SHIFT", LLWU_F3_MWUF0_SHIFT, SHIFT(0)},
	{"LLWU_F3_MWUF1_MASK", LLWU_F3_MWUF1_MASK, MASK(1,1)},
	{"LLWU_F3_MWUF1_SHIFT", LLWU_F3_MWUF1_SHIFT, SHIFT(1)},
	{"LLWU_F3_MWUF2_MASK", LLWU_F3_MWUF2_MASK, MASK(2,1)},
	{"LLWU_F3_MWUF2_SHIFT", LLWU_F3_MWUF2_SHIFT, SHIFT(2)},
	{"LLWU_F3_MWUF3_MASK", LLWU_F3_MWUF3_MASK, MASK(3,1)},
	{"LLWU_F3_MWUF3_SHIFT", LLWU_F3_MWUF3_SHIFT, SHIFT(3)},
	{"LLWU_F3_MWUF4_MASK", LLWU_F3_MWUF4_MASK, MASK(4,1)},
	{"LLWU_F3_MWUF4_SHIFT", LLWU_F3_MWUF4_SHIFT, SHIFT(4)},
	{"LLWU_F3_MWUF5_MASK", LLWU_F3_MWUF5_MASK, MASK(5,1)},
	{"LLWU_F3_MWUF5_SHIFT", LLWU_F3_MWUF5_SHIFT, SHIFT(5)},
	{"LLWU_F3_MWUF6_MASK", LLWU_F3_MWUF6_MASK, MASK(6,1)},
	{"LLWU_F3_MWUF6_SHIFT", LLWU_F3_MWUF6_SHIFT, SHIFT(6)},
	{"LLWU_F3_MWUF7_MASK", LLWU_F3_MWUF7_MASK, MASK(7,1)},
	{"LLWU_F3_MWUF7_SHIFT", LLWU_F3_MWUF7_SHIFT, SHIFT(7)},
	{"LLWU_FILT1_FILTSEL_MASK", LLWU_FILT1_FILTSEL_MASK, MASK(0,4)},
	{"LLWU_FILT1_FILTSEL_SHIFT", LLWU_FILT1_FILTSEL_SHIFT, SHIFT(0)},
	{"LLWU_FILT1_FILTSEL_VALUE", LLWU_FILT1_FILTSEL(1), SHIFT_VALUE(0)},
	{"LLWU_FILT2_FILTSEL_MASK", LLWU_FILT2_FILTSEL_MASK, MASK(0,4)},
	{"LLWU_FILT2_FILTSEL_SHIFT", LLWU_FILT2_FILTSEL_SHIFT, SHIFT(0)},
	{"LLWU_FILT2_FILTSEL_VALUE", LLWU_FILT2_FILTSEL(1), SHIFT_VALUE(0)},
	{"LLWU_FILT1_FILTE_MASK", LLWU_FILT1_FILTE_MASK, MASK(5,2)},
	{"LLWU_FILT1_FILTE_SHIFT", LLWU_FILT1_FILTE_SHIFT, SHIFT(5)},
	{"LLWU_FILT1_FILTE_VALUE", LLWU_FILT1_FILTE(1), SHIFT_VALUE(5)},
	{"LLWU_FILT2_FILTE_MASK", LLWU_FILT2_FILTE_MASK, MASK(5,2)},
	{"LLWU_FILT2_FILTE_SHIFT", LLWU_FILT2_FILTE_SHIFT, SHIFT(5)},
	{"LLWU_FILT2_FILTE_VALUE", LLWU_FILT2_FILTE(1), SHIFT_VALUE(5)},
	{"LLWU_FILT1_FILTF_MASK", LLWU_FILT1_FILTF_MASK, MASK(7,1)},
	{"LLWU_FILT1_FILTF_SHIFT", LLWU_FILT1_FILTF_SHIFT, SHIFT(7)},
	{"LLWU_FILT2_FILTF_MASK", LLWU_FILT2_FILTF_MASK, MASK(7,1)},
	{"LLWU_FILT2_FILTF_SHIFT", LLWU_FILT2_FILTF_SHIFT, SHIFT(7)},
	{"LLWU_RST_RSTFILT_MASK", LLWU_RST_RSTFILT_MASK, MASK(0,1)},
	{"LLWU_RST_RSTFILT_SHIFT", LLWU_RST_RSTFILT_SHIFT, SHIFT(0)},
	{"LLWU_RST_LLRSTE_MASK", LLWU_RST_LLRSTE_MASK, MASK(1,1)},
	{"LLWU_RST_LLRSTE_SHIFT", LLWU_RST_LLRSTE_SHIFT, SHIFT(1)},
	{"RCM_SRS0_PIN_MASK", RCM_SRS0_PIN_MASK, MASK(6,1)},
	{"RCM_SRS0_PIN_SHIFT", RCM_SRS0_PIN_SHIFT, SHIFT(6)},
	{"RCM_SRS0_POR_MASK", RCM_SRS0_POR_MASK, MASK(7,1)},
	{"RCM_SRS0_POR_SHIFT", RCM_SRS0_POR_SHIFT, SHIFT(7)},
	{"RCM_SRS0_WAKEUP_MASK", RCM_SRS0_WAKEUP_MASK, MASK(0,1)},
	{"RCM_SRS0_WAKEUP_SHIFT", RCM_SRS0_WAKEUP_SHIFT, SHIFT(0)},
	{"RCM_SRS0_LVD_MASK", RCM_SRS0_LVD_MASK, MASK(1,1)},
	{"RCM_SRS0_LVD_SHIFT", RCM_SRS0_LVD_SHIFT, SHIFT(1)},
	{"RCM_SRS0_WDOG_MASK", RCM_SRS0_WDOG_MASK, MASK(5,1)},
	{"RCM_SRS0_WDOG_SHIFT", RCM_SRS0_WDOG_SHIFT, SHIFT(5)},
	{"RCM_SRS1_LOCKUP_MASK", RCM_SRS1_LOCKUP_MASK, MASK(1,1)},
	{"RCM_SRS1_LOCKUP_SHIFT", RCM_SRS1_LOCKUP_SHIFT, SHIFT(1)},
	{"RCM_SRS1_SW_MASK", RCM_SRS1_SW_MASK, MASK(2,1)},
	{"RCM_SRS1_SW_SHIFT", RCM_SRS1_SW_SHIFT, SHIFT(2)},
	{"RCM_SRS1_MDM_AP_MASK", RCM_SRS1_MDM_AP_MASK, MASK(3,1)},
	{"RCM_SRS1_MDM_AP_SHIFT", RCM_SRS1_MDM_AP_SHIFT, SHIFT(3)},
	{"RCM_SRS1_SACKERR_MASK", RCM_SRS1_SACKERR_MASK, MASK(5,1)},
	{"RCM_SRS1_SACKERR_SHIFT", RCM_SRS1_SACKERR_SHIFT, SHIFT(5)},
	{"RCM_RPFC_RSTFLTSRW_MASK", RCM_RPFC_RSTFLTSRW_MASK, MASK(0,2)},
	{"RCM_RPFC_RSTFLTSRW_SHIFT", RCM_RPFC_RSTFLTSRW_SHIFT, SHIFT(0)},
	{"RCM_RPFC_RSTFLTSRW_VALUE", RCM_RPFC_RSTFLTSRW(1), SHIFT_VALUE(0)},
	{"RCM_RPFC_RSTFLTSS_MASK", RCM_RPFC_RSTFLTSS_MASK, MASK(2,1)},
	{"RCM_RPFC_RSTFLTSS_SHIFT", RCM_RPFC_RSTFLTSS_SHIFT, SHIFT(2)},
	{"RCM_RPFW_RSTFLTSEL_MASK", RCM_RPFW_RSTFLTSEL_MASK, MASK(0,5)},
	{"RCM_RPFW_RSTFLTSEL_SHIFT", RCM_RPFW_RSTFLTSEL_SHIFT, SHIFT(0)},
	{"RCM_RPFW_RSTFLTSEL_VALUE", RCM_RPFW_RSTFLTSEL(1), SHIFT_VALUE(0)},
	{"RCM_SRS0_LOC_MASK", RCM_SRS0_LOC_MASK, MASK(2,1)},
	{"RCM_SRS0_LOC_SHIFT", RCM_SRS0_LOC_SHIFT, SHIFT(2)},
	{"RCM_SRS0_LOL_MASK", RCM_SRS0_LOL_MASK, MASK(3,1)},
	{"RCM_SRS0_LOL_SHIFT", RCM_SRS0_LOL_SHIFT, SHIFT(3)},
	{"RCM_SRS1_JTAG_MASK", RCM_SRS1_JTAG_MASK, MASK(0,1)},
	{"RCM_SRS1_JTAG_SHIFT", RCM_SRS1_JTAG_SHIFT, SHIFT(0)},
	{"RCM_SRS1_EZPT_MASK", RCM_SRS1_EZPT_MASK, MASK(4,1)},
	{"RCM_SRS1_EZPT_SHIFT", RCM_SRS1_EZPT_SHIFT, SHIFT(4)},
	{"RCM_MR_EZP_MS_MASK", RCM_MR_EZP_MS_MASK, MASK(1,1)},
	{"RCM_MR_EZP_MS_SHIFT", RCM_MR_EZP_MS_SHIFT, SHIFT(1)},
	{"USB_PERID_ID_MASK", USB_PERID_ID_MASK, MASK(0,6)},
	{"USB_PERID_ID_SHIFT", USB_PERID_ID_SHIFT, SHIFT(0)},
	{"USB_PERID_ID_VALUE", USB_PERID_ID(1), SHIFT_VALUE(0)},
	{"USB_IDCOMP_NID_MASK", USB_IDCOMP_NID_MASK, MASK(0,6)},
	{"USB_IDCOMP_NID_SHIFT", USB_IDCOMP_NID_SHIFT, SHIFT(0)},
	{"USB_IDCOMP_NID_VALUE", USB_IDCOMP_NID(1), SHIFT_VALUE(0)},
	{"USB_REV_REV_MASK", USB_REV_REV_MASK, MASK(0,8)},
	{"USB_REV_REV_SHIFT", USB_REV_REV_SHIFT, SHIFT(0)},
	{"USB_REV_REV_VALUE", USB_REV_REV(1), SHIFT_VALUE(0)},
	{"USB_ADDINFO_IEHOST_MASK", USB_ADDINFO_IEHOST_MASK, MASK(0,1)},
	{"USB_ADDINFO_IEHOST_SHIFT", USB_ADDINFO_IEHOST_SHIFT, SHIFT(0)},
	{"USB_OTGCTL_DPHIGH_MASK", USB_OTGCTL_DPHIGH_MASK, MASK(7,1)},
	{"USB_OTGCTL_DPHIGH_SHIFT", USB_OTGCTL_DPHIGH_SHIFT, SHIFT(7)},
	{"USB_ISTAT_USBRST_MASK", USB_ISTAT_USBRST_MASK, MASK(0,1)},
	{"USB_ISTAT_USBRST_SHIFT", USB_ISTAT_USBRST_SHIFT, SHIFT(0)},
	{"USB_ISTAT_ERROR_MASK", USB_ISTAT_ERROR_MASK, MASK(1,1)},
	{"USB_ISTAT_ERROR_SHIFT", USB_ISTAT_ERROR_SHIFT, SHIFT(1)},
	{"USB_ISTAT_SOFTOK_MASK", USB_ISTAT_SOFTOK_MASK, MASK(2,1)},
	{"USB_ISTAT_SOFTOK_SHIFT", USB_ISTAT_SOFTOK_SHIFT, SHIFT(2)},
	{"USB_ISTAT_TOKDNE_MASK", USB_ISTAT_TOKDNE_MASK, MASK(3,1)},
	{"USB_ISTAT_TOKDNE_SHIFT", USB_ISTAT_TOKDNE_SHIFT, SHIFT(3)},
	{"USB_ISTAT_SLEEP_MASK", USB_ISTAT_SLEEP_MASK, MASK(4,1)},
	{"USB_ISTAT_SLEEP_SHIFT", USB_ISTAT_SLEEP_SHIFT, SHIFT(4)},
	{"USB_ISTAT_RESUME_MASK", USB_ISTAT_RESUME_MASK, MASK(5,1)},
	{"USB_ISTAT_RESUME_SHIFT", USB_ISTAT_RESUME_SHIFT, SHIFT(5)},
	{"USB_ISTAT_STALL_MASK", USB_ISTAT_STALL_MASK, MASK(7,1)},
	{"USB_ISTAT_STALL_SHIFT", USB_ISTAT_STALL_SHIFT, SHIFT(7)},
	{"USB_INTEN_USBRSTEN_MASK", USB_INTEN_USBRSTEN_MASK, MASK(0,1)},
	{"USB_INTEN_USBRSTEN_SHIFT", USB_INTEN_USBRSTEN_SHIFT, SHIFT(0)},
	{"USB_INTEN_ERROREN_MASK", USB_INTEN_ERROREN_MASK, MASK(1,1)},
	{"USB_INTEN_ERROREN_SHIFT", USB_INTEN_ERROREN_SHIFT, SHIFT(1)},
	{"USB_INTEN_SOFTOKEN_MASK", USB_INTEN_SOFTOKEN_MASK, MASK(2,1)},
	{"USB_INTEN_SOFTOKEN_SHIFT", USB_INTEN_SOFTOKEN_SHIFT, SHIFT(2)},
	{"USB_INTEN_TOKDNEEN_MASK", USB_INTEN_TOKDNEEN_MASK, MASK(3,1)},
	{"USB_INTEN_TOKDNEEN_SHIFT", USB_INTEN_TOKDNEEN_SHIFT, SHIFT(3)},
	{"USB_INTEN_SLEEPEN_MASK", USB_INTEN_SLEEPEN_MASK, MASK(4,1)},
	{"USB_INTEN_SLEEPEN_SHIFT", USB_INTEN_SLEEPEN_SHIFT, SHIFT(4)},
	{"USB_INTEN_RESUMEEN_MASK", USB_INTEN_RESUMEEN_MASK, MASK(5,1)},
	{"USB_INTEN_RESUMEEN_SHIFT", USB_INTEN_RESUMEEN_SHIFT, SHIFT(5)},
	{"USB_INTEN_STALLEN_MASK", USB_INTEN_STALLEN_MASK, MASK(7,1)},
	{"USB_INTEN_STALLEN_SHIFT", USB_INTEN_STALLEN_SHIFT, SHIFT(7)},
	{"USB_ERRSTAT_PIDERR_MASK", USB_ERRSTAT_PIDERR_MASK, MASK(0,1)},
	{"USB_ERRSTAT_PIDERR_SHIFT", USB_ERRSTAT_PIDERR_SHIFT, SHIFT(0)},
	{"USB_ERRSTAT_CRC16_MASK", USB_ERRSTAT_CRC16_MASK, MASK(2,1)},
	{"USB_ERRSTAT_CRC16_SHIFT", USB_ERRSTAT_CRC16_SHIFT, SHIFT(2)},
	{"USB_ERRSTAT_DFN8_MASK", USB_ERRSTAT_DFN8_MASK, MASK(3,1)},
	{"USB_ERRSTAT_DFN8_SHIFT", USB_ERRSTAT_DFN8_SHIFT, SHIFT(3)},
	{"USB_ERRSTAT_BTOERR_MASK", USB_ERRSTAT_BTOERR_MASK, MASK(4,1)},
	{"USB_ERRSTAT_BTOERR_SHIFT", USB_ERRSTAT_BTOERR_SHIFT, SHIFT(4)},
	{"USB_ERRSTAT_DMAERR_MASK", USB_ERRSTAT_DMAERR_MASK, MASK(5,1)},
	{"USB_ERRSTAT_DMAERR_SHIFT", USB_ERRSTAT_DMAERR_SHIFT, SHIFT(5)},
	{"USB_ERRSTAT_BTSERR_MASK", USB_ERRSTAT_BTSERR_MASK, MASK(7,1)},
	{"USB_ERRSTAT_BTSERR_SHIFT", USB_ERRSTAT_BTSERR_SHIFT, SHIFT(7)},
	{"USB_ERREN_PIDERREN_MASK", USB_ERREN_PIDERREN_MASK, MASK(0,1)},
	{"USB_ERREN_PIDERREN_SHIFT", USB_ERREN_PIDERREN_SHIFT, SHIFT(0)},
	{"USB_ERREN_CRC5EOFEN_MASK", USB_ERREN_CRC5EOFEN_MASK, MASK(1,1)},
	{"USB_ERREN_CRC5EOFEN_SHIFT", USB_ERREN_CRC5EOFEN_SHIFT, SHIFT(1)},
	{"USB_ERREN_CRC16EN_MASK", USB_ERREN_CRC16EN_MASK, MASK(2,1)},
	{"USB_ERREN_CRC16EN_SHIFT", USB_ERREN_CRC16EN_SHIFT, SHIFT(2)},
	{"USB_ERREN_DFN8EN_MASK", USB_ERREN_DFN8EN_MASK, MASK(3,1)},
	{"USB_ERREN_DFN8EN_SHIFT", USB_ERREN_DFN8EN_SHIFT, SHIFT(3)},
	{"USB_ERREN_BTOERREN_MASK", USB_ERREN_BTOERREN_MASK, MASK(4,1)},
	{"USB_ERREN_BTOERREN_SHIFT", USB_ERREN_BTOERREN_SHIFT, SHIFT(4)},
	{"USB_ERREN_DMAERREN_MASK", USB_ERREN_DMAERREN_MASK, MASK(5,1)},
	{"USB_ERREN_DMAERREN_SHIFT", USB_ERREN_DMAERREN_SHIFT, SHIFT(5)},
	{"USB_ERREN_BTSERREN_MASK", USB_ERREN_BTSERREN_MASK, MASK(7,1)},
	{"USB_ERREN_BTSERREN_SHIFT", USB_ERREN_BTSERREN_SHIFT, SHIFT(7)},
	{"USB_STAT_ODD_MASK", USB_STAT_ODD_MASK, MASK(2,1)},
	{"USB_STAT_ODD_SHIFT", USB_STAT_ODD_SHIFT, SHIFT(2)},
	{"USB_STAT_TX_MASK", USB_STAT_TX_MASK, MASK(3,1)},
	{"USB_STAT_TX_SHIFT", USB_STAT_TX_SHIFT, SHIFT(3)},
	{"USB_STAT_ENDP_MASK", USB_STAT_ENDP_MASK, MASK(4,4)},
	{"USB_STAT_ENDP_SHIFT", USB_STAT_ENDP_SHIFT, SHIFT(4)},
	{"USB_STAT_ENDP_VALUE", USB_STAT_ENDP(1), SHIFT_VALUE(4)},
	{"USB_CTL_ODDRST_MASK", USB_CTL_ODDRST_MASK, MASK(1,1)},
	{"USB_CTL_ODDRST_SHIFT", USB_CTL_ODDRST_SHIFT, SHIFT(1)},
	{"USB_CTL_TXSUSPENDTOKENBUSY_MASK", USB_CTL_TXSUSPENDTOKENBUSY_MASK, MASK(5,1)},
	{"USB_CTL_TXSUSPENDTOKENBUSY_SHIFT", USB_CTL_TXSUSPENDTOKENBUSY_SHIFT, SHIFT(5)},
	{"USB_CTL_SE0_MASK", USB_CTL_SE0_MASK, MASK(6,1)},
	{"USB_CTL_SE0_SHIFT", USB_CTL_SE0_SHIFT, SHIFT(6)},
	{"USB_CTL_JSTATE_MASK", USB_CTL_JSTATE_MASK, MASK(7,1)},
	{"USB_CTL_JSTATE_SHIFT", USB_CTL_JSTATE_SHIFT, SHIFT(7)},
	{"USB_ADDR_ADDR_MASK", USB_ADDR_ADDR_MASK, MASK(0,7)},
	{"USB_ADDR_ADDR_SHIFT", USB_ADDR_ADDR_SHIFT, SHIFT(0)},
	{"USB_ADDR_ADDR_VALUE", USB_ADDR_ADDR(1), SHIFT_VALUE(0)},
	{"USB_BDTPAGE1_BDTBA_MASK", USB_BDTPAGE1_BDTBA_MASK, MASK(1,7)},
	{"USB_BDTPAGE1_BDTBA_SHIFT", USB_BDTPAGE1_BDTBA_SHIFT, SHIFT(1)},
	{"USB_BDTPAGE1_BDTBA_VALUE", USB_BDTPAGE1_BDTBA(1), SHIFT_VALUE(1)},
	{"USB_FRMNUML_FRM_MASK", USB_FRMNUML_FRM_MASK, MASK(0,8)},
	{"USB_FRMNUML_FRM_SHIFT", USB_FRMNUML_FRM_SHIFT, SHIFT(0)},
	{"USB_FRMNUML_FRM_VALUE", USB_FRMNUML_FRM(1), SHIFT_VALUE(0)},
	{"USB_FRMNUMH_FRM_MASK", USB_FRMNUMH_FRM_MASK, MASK(0,3)},
	{"USB_FRMNUMH_FRM_SHIFT", USB_FRMNUMH_FRM_SHIFT, SHIFT(0)},
	{"USB_FRMNUMH_FRM_VALUE", USB_FRMNUMH_FRM(1), SHIFT_VALUE(0)},
	{"USB_BDTPAGE2_BDTBA_MASK", USB_BDTPAGE2_BDTBA_MASK, MASK(0,8)},
	{"USB_BDTPAGE2_BDTBA_SHIFT", USB_BDTPAGE2_BDTBA_SHIFT, SHIFT(0)},
	{"USB_BDTPAGE2_BDTBA_VALUE", USB_BDTPAGE2_BDTBA(1), SHIFT_VALUE(0)},
	{"USB_BDTPAGE3_BDTBA_MASK", USB_BDTPAGE3_BDTBA_MASK, MASK(0,8)},
	{"USB_BDTPAGE3_BDTBA_SHIFT", USB_BDTPAGE3_BDTBA_SHIFT, SHIFT(0)},
	{"USB_BDTPAGE3_BDTBA_VALUE", USB_BDTPAGE3_BDTBA(1), SHIFT_VALUE(0)},
	{"USB_ENDPT_EPHSHK_MASK", USB_ENDPT_EPHSHK_MASK, MASK(0,1)},
	{"USB_ENDPT_EPHSHK_SHIFT", USB_ENDPT_EPHSHK_SHIFT, SHIFT(0)},
	{"USB_ENDPT_EPSTALL_MASK", USB_ENDPT_EPSTALL_MASK, MASK(1,1)},
	{"USB_ENDPT_EPSTALL_SHIFT", USB_ENDPT_EPSTALL_SHIFT, SHIFT(1)},
	{"USB_ENDPT_EPTXEN_MASK", USB_ENDPT_EPTXEN_MASK, MASK(2,1)},
	{"USB_ENDPT_EPTXEN_SHIFT", USB_ENDPT_EPTXEN_SHIFT, SHIFT(2)},
	{"USB_ENDPT_EPRXEN_MASK", USB_ENDPT_EPRXEN_MASK, MASK(3,1)},
	{"USB_ENDPT_EPRXEN_SHIFT", USB_ENDPT_EPRXEN_SHIFT, SHIFT(3)},
	{"USB_ENDPT_EPCTLDIS_MASK", USB_ENDPT_EPCTLDIS_MASK, MASK(4,1)},
	{"USB_ENDPT_EPCTLDIS_SHIFT", USB_ENDPT_EPCTLDIS_SHIFT, SHIFT(4)},
	{"USB_USBCTRL_PDE_MASK", USB_USBCTRL_PDE_MASK, MASK(6,1)},
	{"USB_USBCTRL_PDE_SHIFT", USB_USBCTRL_PDE_SHIFT, SHIFT(6)},
	{"USB_USBCTRL_SUSP_MASK", USB_USBCTRL_SUSP_MASK, MASK(7,1)},
	{"USB_USBCTRL_SUSP_SHIFT", USB_USBCTRL_SUSP_SHIFT, SHIFT(7)},
	{"USB_OBSERVE_DMPD_MASK", USB_OBSERVE_DMPD_MASK, MASK(4,1)},
	{"USB_OBSERVE_DMPD_SHIFT", USB_OBSERVE_DMPD_SHIFT, SHIFT(4)},
	{"USB_OBSERVE_DPPD_MASK", USB_OBSERVE_DPPD_MASK, MASK(6,1)},
	{"USB_OBSERVE_DPPD_SHIFT", USB_OBSERVE_DPPD_SHIFT, SHIFT(6)},
	{"USB_OBSERVE_DPPU_MASK", USB_OBSERVE_DPPU_MASK, MASK(7,1)},
	{"USB_OBSERVE_DPPU_SHIFT", USB_OBSERVE_DPPU_SHIFT, SHIFT(7)},
	{"USB_CONTROL_DPPULLUPNONOTG_MASK", USB_CONTROL_DPPULLUPNONOTG_MASK, MASK(4,1)},
	{"USB_CONTROL_DPPULLUPNONOTG_SHIFT", USB_CONTROL_DPPULLUPNONOTG_SHIFT, SHIFT(4)},
	{"USB_USBTRC0_USB_RESUME_INT_MASK", USB_USBTRC0_USB_RESUME_INT_MASK, MASK(0,1)},
	{"USB_USBTRC0_USB_RESUME_INT_SHIFT", USB_USBTRC0_USB_RESUME_INT_SHIFT, SHIFT(0)},
	{"USB_USBTRC0_SYNC_DET_MASK", USB_USBTRC0_SYNC_DET_MASK, MASK(1,1)},
	{"USB_USBTRC0_SYNC_DET_SHIFT", USB_USBTRC0_SYNC_DET_SHIFT, SHIFT(1)},
	{"USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK", USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK, MASK(2,1)},
	{"USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT", USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT, SHIFT(2)},
	{"USB_USBTRC0_USBRESMEN_MASK", USB_USBTRC0_USBRESMEN_MASK, MASK(5,1)},
	{"USB_USBTRC0_USBRESMEN_SHIFT", USB_USBTRC0_USBRESMEN_SHIFT, SHIFT(5)},
	{"USB_USBTRC0_USBRESET_MASK", USB_USBTRC0_USBRESET_MASK, MASK(7,1)},
	{"USB_USBTRC0_USBRESET_SHIFT", USB_USBTRC0_USBRESET_SHIFT, SHIFT(7)},
	{"USB_USBFRMADJUST_ADJ_MASK", USB_USBFRMADJUST_ADJ_MASK, MASK(0,8)},
	{"USB_USBFRMADJUST_ADJ_SHIFT", USB_USBFRMADJUST_ADJ_SHIFT, SHIFT(0)},
	{"USB_USBFRMADJUST_ADJ_VALUE", USB_USBFRMADJUST_ADJ(1), SHIFT_VALUE(0)},
	{"USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK", USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK, MASK(5,1)},
	{"USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT", USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT, SHIFT(5)},
	{"USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK", USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK, MASK(6,1)},
	{"USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT", USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT, SHIFT(6)},
	{"USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK", USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK, MASK(7,1)},
	{"USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT", USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT, SHIFT(7)},
	{"USB_CLK_RECOVER_IRC_EN_REG_EN_MASK", USB_CLK_RECOVER_IRC_EN_REG_EN_MASK, MASK(0,1)},
	{"USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT", USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT, SHIFT(0)},
	{"USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK", USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK, MASK(1,1)},
	{"USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT", USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT, SHIFT(1)},
	{"USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK", USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK, MASK(4,1)},
	{"USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT", USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT, SHIFT(4)},
	{"USB_OTGISTAT_AVBUSCHG_MASK", USB_OTGISTAT_AVBUSCHG_MASK, MASK(0,1)},
	{"USB_OTGISTAT_AVBUSCHG_SHIFT", USB_OTGISTAT_AVBUSCHG_SHIFT, SHIFT(0)},
	{"USB_OTGISTAT_B_SESS_CHG_MASK", USB_OTGISTAT_B_SESS_CHG_MASK, MASK(2,1)},
	{"USB_OTGISTAT_B_SESS_CHG_SHIFT", USB_OTGISTAT_B_SESS_CHG_SHIFT, SHIFT(2)},
	{"USB_OTGISTAT_SESSVLDCHG_MASK", USB_OTGISTAT_SESSVLDCHG_MASK, MASK(3,1)},
	{"USB_OTGISTAT_SESSVLDCHG_SHIFT", USB_OTGISTAT_SESSVLDCHG_SHIFT, SHIFT(3)},
	{"USB_OTGISTAT_LINE_STATE_CHG_MASK", USB_OTGISTAT_LINE_STATE_CHG_MASK, MASK(5,1)},
	{"USB_OTGISTAT_LINE_STATE_CHG_SHIFT", USB_OTGISTAT_LINE_STATE_CHG_SHIFT, SHIFT(5)},
	{"USB_OTGISTAT_ONEMSEC_MASK", USB_OTGISTAT_ONEMSEC_MASK, MASK(6,1)},
	{"USB_OTGISTAT_ONEMSEC_SHIFT", USB_OTGISTAT_ONEMSEC_SHIFT, SHIFT(6)},
	{"USB_OTGISTAT_IDCHG_MASK", USB_OTGISTAT_IDCHG_MASK, MASK(7,1)},
	{"USB_OTGISTAT_IDCHG_SHIFT", USB_OTGISTAT_IDCHG_SHIFT, SHIFT(7)},
	{"USB_OTGICR_AVBUSEN_MASK", USB_OTGICR_AVBUSEN_MASK, MASK(0,1)},
	{"USB_OTGICR_AVBUSEN_SHIFT", USB_OTGICR_AVBUSEN_SHIFT, SHIFT(0)},
	{"USB_OTGICR_BSESSEN_MASK", USB_OTGICR_BSESSEN_MASK, MASK(2,1)},
	{"USB_OTGICR_BSESSEN_SHIFT", USB_OTGICR_BSESSEN_SHIFT, SHIFT(2)},
	{"USB_OTGICR_SESSVLDEN_MASK", USB_OTGICR_SESSVLDEN_MASK, MASK(3,1)},
	{"USB_OTGICR_SESSVLDEN_SHIFT", USB_OTGICR_SESSVLDEN_SHIFT, SHIFT(3)},
	{"USB_OTGICR_LINESTATEEN_MASK", USB_OTGICR_LINESTATEEN_MASK, MASK(5,1)},
	{"USB_OTGICR_LINESTATEEN_SHIFT", USB_OTGICR_LINESTATEEN_SHIFT, SHIFT(5)},
	{"USB_OTGICR_ONEMSECEN_MASK", USB_OTGICR_ONEMSECEN_MASK, MASK(6,1)},
	{"USB_OTGICR_ONEMSECEN_SHIFT", USB_OTGICR_ONEMSECEN_SHIFT, SHIFT(6)},
	{"USB_OTGICR_IDEN_MASK", USB_OTGICR_IDEN_MASK, MASK(7,1)},
	{"USB_OTGICR_IDEN_SHIFT", USB_OTGICR_IDEN_SHIFT, SHIFT(7)},
	{"USB_OTGSTAT_AVBUSVLD_MASK", USB_OTGSTAT_AVBUSVLD_MASK, MASK(0,1)},
	{"USB_OTGSTAT_AVBUSVLD_SHIFT", USB_OTGSTAT_AVBUSVLD_SHIFT, SHIFT(0)},
	{"USB_OTGSTAT_BSESSEND_MASK", USB_OTGSTAT_BSESSEND_MASK, MASK(2,1)},
	{"USB_OTGSTAT_BSESSEND_SHIFT", USB_OTGSTAT_BSESSEND_SHIFT, SHIFT(2)},
	{"USB_OTGSTAT_SESS_VLD_MASK", USB_OTGSTAT_SESS_VLD_MASK, MASK(3,1)},
	{"USB_OTGSTAT_SESS_VLD_SHIFT", USB_OTGSTAT_SESS_VLD_SHIFT, SHIFT(3)},
	{"USB_OTGSTAT_LINESTATESTABLE_MASK", USB_OTGSTAT_LINESTATESTABLE_MASK, MASK(5,1)},
	{"USB_OTGSTAT_LINESTATESTABLE_SHIFT", USB_OTGSTAT_LINESTATESTABLE_SHIFT, SHIFT(5)},
	{"USB_OTGSTAT_ONEMSECEN_MASK", USB_OTGSTAT_ONEMSECEN_MASK, MASK(6,1)},
	{"USB_OTGSTAT_ONEMSECEN_SHIFT", USB_OTGSTAT_ONEMSECEN_SHIFT, SHIFT(6)},
	{"USB_OTGSTAT_ID_MASK", USB_OTGSTAT_ID_MASK, MASK(7,1)},
	{"USB_OTGSTAT_ID_SHIFT", USB_OTGSTAT_ID_SHIFT, SHIFT(7)},
	{"USB_OTGCTL_OTGEN_MASK", USB_OTGCTL_OTGEN_MASK, MASK(2,1)},
	{"USB_OTGCTL_OTGEN_SHIFT", USB_OTGCTL_OTGEN_SHIFT, SHIFT(2)},
	{"USB_OTGCTL_DMLOW_MASK", USB_OTGCTL_DMLOW_MASK, MASK(4,1)},
	{"USB_OTGCTL_DMLOW_SHIFT", USB_OTGCTL_DMLOW_SHIFT, SHIFT(4)},
	{"USB_OTGCTL_DPLOW_MASK", USB_OTGCTL_DPLOW_MASK, MASK(5,1)},
	{"USB_OTGCTL_DPLOW_SHIFT", USB_OTGCTL_DPLOW_SHIFT, SHIFT(5)},
	{"USB_ISTAT_ATTACH_MASK", USB_ISTAT_ATTACH_MASK, MASK(6,1)},
	{"USB_ISTAT_ATTACH_SHIFT", USB_ISTAT_ATTACH_SHIFT, SHIFT(6)},
	{"USB_INTEN_ATTACHEN_MASK", USB_INTEN_ATTACHEN_MASK, MASK(6,1)},
	{"USB_INTEN_ATTACHEN_SHIFT", USB_INTEN_ATTACHEN_SHIFT, SHIFT(6)},
	{"USB_ERRSTAT_CRC5EOF_MASK", USB_ERRSTAT_CRC5EOF_MASK, MASK(1,1)},
	{"USB_ERRSTAT_CRC5EOF_SHIFT", USB_ERRSTAT_CRC5EOF_SHIFT, SHIFT(1)},
	{"USB_CTL_USBENSOFEN_MASK", USB_CTL_USBENSOFEN_MASK, MASK(0,1)},
	{"USB_CTL_USBENSOFEN_SHIFT", USB_CTL_USBENSOFEN_SHIFT, SHIFT(0)},
	{"USB_CTL_RESUME_MASK", USB_CTL_RESUME_MASK, MASK(2,1)},
	{"USB_CTL_RESUME_SHIFT", USB_CTL_RESUME_SHIFT, SHIFT(2)},
	{"USB_CTL_HOSTMODEEN_MASK", USB_CTL_HOSTMODEEN_MASK, MASK(3,1)},
	{"USB_CTL_HOSTMODEEN_SHIFT", USB_CTL_HOSTMODEEN_SHIFT, SHIFT(3)},
	{"USB_CTL_RESET_MASK", USB_CTL_RESET_MASK, MASK(4,1)},
	{"USB_CTL_RESET_SHIFT", USB_CTL_RESET_SHIFT, SHIFT(4)},
	{"USB_ADDR_LSEN_MASK", USB_ADDR_LSEN_MASK, MASK(7,1)},
	{"USB_ADDR_LSEN_SHIFT", USB_ADDR_LSEN_SHIFT, SHIFT(7)},
	{"USB_TOKEN_TOKENENDPT_MASK", USB_TOKEN_TOKENENDPT_MASK, MASK(0,4)},
	{"USB_TOKEN_TOKENENDPT_SHIFT", USB_TOKEN_TOKENENDPT_SHIFT, SHIFT(0)},
	{"USB_TOKEN_TOKENENDPT_VALUE", USB_TOKEN_TOKENENDPT(1), SHIFT_VALUE(0)},
	{"USB_TOKEN_TOKENPID_MASK", USB_TOKEN_TOKENPID_MASK, MASK(4,4)},
	{"USB_TOKEN_TOKENPID_SHIFT", USB_TOKEN_TOKENPID_SHIFT, SHIFT(4)},
	{"USB_TOKEN_TOKENPID_VALUE", USB_TOKEN_TOKENPID(1), SHIFT_VALUE(4)},
	{"USB_SOFTHLD_CNT_MASK", USB_SOFTHLD_CNT_MASK, MASK(0,8)},
	{"USB_SOFTHLD_CNT_SHIFT", USB_SOFTHLD_CNT_SHIFT, SHIFT(0)},
	{"USB_SOFTHLD_CNT_VALUE", USB_SOFTHLD_CNT(1), SHIFT_VALUE(0)},
	{"USB_ENDPT_RETRYDIS_MASK", USB_ENDPT_RETRYDIS_MASK, MASK(6,1)},
	{"USB_ENDPT_RETRYDIS_SHIFT", USB_ENDPT_RETRYDIS_SHIFT, SHIFT(6)},
	{"USB_ENDPT_HOSTWOHUB_MASK", USB_ENDPT_HOSTWOHUB_MASK, MASK(7,1)},
	{"USB_ENDPT_HOSTWOHUB_SHIFT", USB_ENDPT_HOSTWOHUB_SHIFT, SHIFT(7)},
	{"USB_ADDINFO_IRQNUM_MASK", USB_ADDINFO_IRQNUM_MASK, MASK(3,5)},
	{"USB_ADDINFO_IRQNUM_SHIFT", USB_ADDINFO_IRQNUM_SHIFT, SHIFT(3)},
	{"USB_ADDINFO_IRQNUM_VALUE", USB_ADDINFO_IRQNUM(1), SHIFT_VALUE(3)},
	{"VREF_TRM_TRIM_MASK", VREF_TRM_TRIM_MASK, MASK(0,6)},
	{"VREF_TRM_TRIM_SHIFT", VREF_TRM_TRIM_SHIFT, SHIFT(0)},
	{"VREF_TRM_TRIM_VALUE", VREF_TRM_TRIM(1), SHIFT_VALUE(0)},
	{"VREF_TRM_CHOPEN_MASK", VREF_TRM_CHOPEN_MASK, MASK(6,1)},
	{"VREF_TRM_CHOPEN_SHIFT", VREF_TRM_CHOPEN_SHIFT, SHIFT(6)},
	{"VREF_SC_MODE_LV_MASK", VREF_SC_MODE_LV_MASK, MASK(0,2)},
	{"VREF_SC_MODE_LV_SHIFT", VREF_SC_MODE_LV_SHIFT, SHIFT(0)},
	{"VREF_SC_MODE_LV_VALUE", VREF_SC_MODE_LV(1), SHIFT_VALUE(0)},
	{"VREF_SC_VREFST_MASK", VREF_SC_VREFST_MASK, MASK(2,1)},
	{"VREF_SC_VREFST_SHIFT", VREF_SC_VREFST_SHIFT, SHIFT(2)},
	{"VREF_SC_ICOMPEN_MASK", VREF_SC_ICOMPEN_MASK, MASK(5,1)},
	{"VREF_SC_ICOMPEN_SHIFT", VREF_SC_ICOMPEN_SHIFT, SHIFT(5)},
	{"VREF_SC_REGEN_MASK", VREF_SC_REGEN_MASK, MASK(6,1)},
	{"VREF_SC_REGEN_SHIFT", VREF_SC_REGEN_SHIFT, SHIFT(6)},
	{"VREF_SC_VREFEN_MASK", VREF_SC_VREFEN_MASK, MASK(7,1)},
	{"VREF_SC_VREFEN_SHIFT", VREF_SC_VREFEN_SHIFT, SHIFT(7)},
	{"RTC_TSR_TSR_MASK", RTC_TSR_TSR_MASK, MASK(0,32)},
	{"RTC_TSR_TSR_SHIFT", RTC_TSR_TSR_SHIFT, SHIFT(0)},
	{"RTC_TSR_TSR_VALUE", RTC_TSR_TSR(1), SHIFT_VALUE(0)},
	{"RTC_TPR_TPR_MASK", RTC_TPR_TPR_MASK, MASK(0,16)},
	{"RTC_TPR_TPR_SHIFT", RTC_TPR_TPR_SHIFT, SHIFT(0)},
	{"RTC_TPR_TPR_VALUE", RTC_TPR_TPR(1), SHIFT_VALUE(0)},
	{"RTC_TAR_TAR_MASK", RTC_TAR_TAR_MASK, MASK(0,32)},
	{"RTC_TAR_TAR_SHIFT", RTC_TAR_TAR_SHIFT, SHIFT(0)},
	{"RTC_TAR_TAR_VALUE", RTC_TAR_TAR(1), SHIFT_VALUE(0)},
	{"RTC_TCR_TCR_MASK", RTC_TCR_TCR_MASK, MASK(0,8)},
	{"RTC_TCR_TCR_SHIFT", RTC_TCR_TCR_SHIFT, SHIFT(0)},
	{"RTC_TCR_TCR_VALUE", RTC_TCR_TCR(1), SHIFT_VALUE(0)},
	{"RTC_TCR_CIR_MASK", RTC_TCR_CIR_MASK, MASK(8,8)},
	{"RTC_TCR_CIR_SHIFT", RTC_TCR_CIR_SHIFT, SHIFT(8)},
	{"RTC_TCR_CIR_VALUE", RTC_TCR_CIR(1), SHIFT_VALUE(8)},
	{"RTC_TCR_TCV_MASK", RTC_TCR_TCV_MASK, MASK(16,8)},
	{"RTC_TCR_TCV_SHIFT", RTC_TCR_TCV_SHIFT, SHIFT(16)},
	{"RTC_TCR_TCV_VALUE", RTC_TCR_TCV(1), SHIFT_VALUE(16)},
	{"RTC_TCR_CIC_MASK", RTC_TCR_CIC_MASK, MASK(24,8)},
	{"RTC_TCR_CIC_SHIFT", RTC_TCR_CIC_SHIFT, SHIFT(24)},
	{"RTC_TCR_CIC_VALUE", RTC_TCR_CIC(1), SHIFT_VALUE(24)},
	{"RTC_CR_SWR_MASK", RTC_CR_SWR_MASK, MASK(0,1)},
	{"RTC_CR_SWR_SHIFT", RTC_CR_SWR_SHIFT, SHIFT(0)},
	{"RTC_CR_WPE_MASK", RTC_CR_WPE_MASK, MASK(1,1)},
	{"RTC_CR_WPE_SHIFT", RTC_CR_WPE_SHIFT, SHIFT(1)},
	{"RTC_CR_SUP_MASK", RTC_CR_SUP_MASK, MASK(2,1)},
	{"RTC_CR_SUP_SHIFT", RTC_CR_SUP_SHIFT, SHIFT(2)},
	{"RTC_CR_UM_MASK", RTC_CR_UM_MASK, MASK(3,1)},
	{"RTC_CR_UM_SHIFT", RTC_CR_UM_SHIFT, SHIFT(3)},
	{"RTC_CR_WPS_MASK", RTC_CR_WPS_MASK, MASK(4,1)},
	{"RTC_CR_WPS_SHIFT", RTC_CR_WPS_SHIFT, SHIFT(4)},
	{"RTC_CR_OSCE_MASK", RTC_CR_OSCE_MASK, MASK(8,1)},
	{"RTC_CR_OSCE_SHIFT", RTC_CR_OSCE_SHIFT, SHIFT(8)},
	{"RTC_CR_CLKO_MASK", RTC_CR_CLKO_MASK, MASK(9,1)},
	{"RTC_CR_CLKO_SHIFT", RTC_CR_CLKO_SHIFT, SHIFT(9)},
	{"RTC_CR_SC16P_MASK", RTC_CR_SC16P_MASK, MASK(10,1)},
	{"RTC_CR_SC16P_SHIFT", RTC_CR_SC16P_SHIFT, SHIFT(10)},
	{"RTC_CR_SC8P_MASK", RTC_CR_SC8P_MASK, MASK(11,1)},
	{"RTC_CR_SC8P_SHIFT", RTC_CR_SC8P_SHIFT, SHIFT(11)},
	{"RTC_CR_SC4P_MASK", RTC_CR_SC4P_MASK, MASK(12,1)},
	{"RTC_CR_SC4P_SHIFT", RTC_CR_SC4P_SHIFT, SHIFT(12)},
	{"RTC_CR_SC2P_MASK", RTC_CR_SC2P_MASK, MASK(13,1)},
	{"RTC_CR_SC2P_SHIFT", RTC_CR_SC2P_SHIFT, SHIFT(13)},
	{"RTC_SR_TIF_MASK", RTC_SR_TIF_MASK, MASK(0,1)},
	{"RTC_SR_TIF_SHIFT", RTC_SR_TIF_SHIFT, SHIFT(0)},
	{"RTC_SR_TOF_MASK", RTC_SR_TOF_MASK, MASK(1,1)},
	{"RTC_SR_TOF_SHIFT", RTC_SR_TOF_SHIFT, SHIFT(1)},
	{"RTC_SR_TAF_MASK", RTC_SR_TAF_MASK, MASK(2,1)},
	{"RTC_SR_TAF_SHIFT", RTC_SR_TAF_SHIFT, SHIFT(2)},
	{"RTC_SR_TCE_MASK", RTC_SR_TCE_MASK, MASK(4,1)},
	{"RTC_SR_TCE_SHIFT", RTC_SR_TCE_SHIFT, SHIFT(4)},
	{"RTC_LR_TCL_MASK", RTC_LR_TCL_MASK, MASK(3,1)},
	{"RTC_LR_TCL_SHIFT", RTC_LR_TCL_SHIFT, SHIFT(3)},
	{"RTC_LR_CRL_MASK", RTC_LR_CRL_MASK, MASK(4,1)},
	{"RTC_LR_CRL_SHIFT", RTC_LR_CRL_SHIFT, SHIFT(4)},
	{"RTC_LR_SRL_MASK", RTC_LR_SRL_MASK, MASK(5,1)},
	{"RTC_LR_SRL_SHIFT", RTC_LR_SRL_SHIFT, SHIFT(5)},
	{"RTC_LR_LRL_MASK", RTC_LR_LRL_MASK, MASK(6,1)},
	{"RTC_LR_LRL_SHIFT", RTC_LR_LRL_SHIFT, SHIFT(6)},
	{"RTC_IER_TIIE_MASK", RTC_IER_TIIE_MASK, MASK(0,1)},
	{"RTC_IER_TIIE_SHIFT", RTC_IER_TIIE_SHIFT, SHIFT(0)},
	{"RTC_IER_TOIE_MASK", RTC_IER_TOIE_MASK, MASK(1,1)},
	{"RTC_IER_TOIE_SHIFT", RTC_IER_TOIE_SHIFT, SHIFT(1)},
	{"RTC_IER_TAIE_MASK", RTC_IER_TAIE_MASK, MASK(2,1)},
	{"RTC_IER_TAIE_SHIFT", RTC_IER_TAIE_SHIFT, SHIFT(2)},
	{"RTC_IER_TSIE_MASK", RTC_IER_TSIE_MASK, MASK(4,1)},
	{"RTC_IER_TSIE_SHIFT", RTC_IER_TSIE_SHIFT, SHIFT(4)},
	{"RTC_IER_WPON_MASK", RTC_IER_WPON_MASK, MASK(7,1)},
	{"RTC_IER_WPON_SHIFT", RTC_IER_WPON_SHIFT, SHIFT(7)},
	{"RTC_WAR_TSRW_MASK", RTC_WAR_TSRW_MASK, MASK(0,1)},
	{"RTC_WAR_TSRW_SHIFT", RTC_WAR_TSRW_SHIFT, SHIFT(0)},
	{"RTC_WAR_TPRW_MASK", RTC_WAR_TPRW_MASK, MASK(1,1)},
	{"RTC_WAR_TPRW_SHIFT", RTC_WAR_TPRW_SHIFT, SHIFT(1)},
	{"RTC_WAR_TARW_MASK", RTC_WAR_TARW_MASK, MASK(2,1)},
	{"RTC_WAR_TARW_SHIFT", RTC_WAR_TARW_SHIFT, SHIFT(2)},
	{"RTC_WAR_TCRW_MASK", RTC_WAR_TCRW_MASK, MASK(3,1)},
	{"RTC_WAR_TCRW_SHIFT", RTC_WAR_TCRW_SHIFT, SHIFT(3)},
	{"RTC_WAR_CRW_MASK", RTC_WAR_CRW_MASK, MASK(4,1)},
	{"RTC_WAR_CRW_SHIFT", RTC_WAR_CRW_SHIFT, SHIFT(4)},
	{"RTC_WAR_SRW_MASK", RTC_WAR_SRW_MASK, MASK(5,1)},
	{"RTC_WAR_SRW_SHIFT", RTC_WAR_SRW_SHIFT, SHIFT(5)},
	{"RTC_WAR_LRW_MASK", RTC_WAR_LRW_MASK, MASK(6,1)},
	{"RTC_WAR_LRW_SHIFT", RTC_WAR_LRW_SHIFT, SHIFT(6)},
	{"RTC_WAR_IERW_MASK", RTC_WAR_IERW_MASK, MASK(7,1)},
	{"RTC_WAR_IERW_SHIFT", RTC_WAR_IERW_SHIFT, SHIFT(7)},
	{"RTC_RAR_TSRR_MASK", RTC_RAR_TSRR_MASK, MASK(0,1)},
	{"RTC_RAR_TSRR_SHIFT", RTC_RAR_TSRR_SHIFT, SHIFT(0)},
	{"RTC_RAR_TPRR_MASK", RTC_RAR_TPRR_MASK, MASK(1,1)},
	{"RTC_RAR_TPRR_SHIFT", RTC_RAR_TPRR_SHIFT, SHIFT(1)},
	{"RTC_RAR_TARR_MASK", RTC_RAR_TARR_MASK, MASK(2,1)},
	{"RTC_RAR_TARR_SHIFT", RTC_RAR_TARR_SHIFT, SHIFT(2)},
	{"RTC_RAR_TCRR_MASK", RTC_RAR_TCRR_MASK, MASK(3,1)},
	{"RTC_RAR_TCRR_SHIFT", RTC_RAR_TCRR_SHIFT, SHIFT(3)},
	{"RTC_RAR_CRR_MASK", RTC_RAR_CRR_MASK, MASK(4,1)},
	{"RTC_RAR_CRR_SHIFT", RTC_RAR_CRR_SHIFT, SHIFT(4)},
	{"RTC_RAR_SRR_MASK", RTC_RAR_SRR_MASK, MASK(5,1)},
	{"RTC_RAR_SRR_SHIFT", RTC_RAR_SRR_SHIFT, SHIFT(5)},
	{"RTC_RAR_LRR_MASK", RTC_RAR_LRR_MASK, MASK(6,1)},
	{"RTC_RAR_LRR_SHIFT", RTC_RAR_LRR_SHIFT, SHIFT(6)},
	{"RTC_RAR_IERR_MASK", RTC_RAR_IERR_MASK, MASK(7,1)},
	{"RTC_RAR_IERR_SHIFT", RTC_RAR_IERR_SHIFT, SHIFT(7)},
	{"PMC_LVDSC1_LVDV_MASK", PMC_LVDSC1_LVDV_MASK, MASK(0,2)},
	{"PMC_LVDSC1_LVDV_SHIFT", PMC_LVDSC1_LVDV_SHIFT, SHIFT(0)},
	{"PMC_LVDSC1_LVDV_VALUE", PMC_LVDSC1_LVDV(1), SHIFT_VALUE(0)},
	{"PMC_LVDSC1_LVDRE_MASK", PMC_LVDSC1_LVDRE_MASK, MASK(4,1)},
	{"PMC_LVDSC1_LVDRE_SHIFT", PMC_LVDSC1_LVDRE_SHIFT, SHIFT(4)},
	{"PMC_LVDSC1_LVDIE_MASK", PMC_LVDSC1_LVDIE_MASK, MASK(5,1)},
	{"PMC_LVDSC1_LVDIE_SHIFT", PMC_LVDSC1_LVDIE_SHIFT, SHIFT(5)},
	{"PMC_LVDSC1_LVDACK_MASK", PMC_LVDSC1_LVDACK_MASK, MASK(6,1)},
	{"PMC_LVDSC1_LVDACK_SHIFT", PMC_LVDSC1_LVDACK_SHIFT, SHIFT(6)},
	{"PMC_LVDSC1_LVDF_MASK", PMC_LVDSC1_LVDF_MASK, MASK(7,1)},
	{"PMC_LVDSC1_LVDF_SHIFT", PMC_LVDSC1_LVDF_SHIFT, SHIFT(7)},
	{"PMC_LVDSC2_LVWV_MASK", PMC_LVDSC2_LVWV_MASK, MASK(0,2)},
	{"PMC_LVDSC2_LVWV_SHIFT", PMC_LVDSC2_LVWV_SHIFT, SHIFT(0)},
	{"PMC_LVDSC2_LVWV_VALUE", PMC_LVDSC2_LVWV(1), SHIFT_VALUE(0)},
	{"PMC_LVDSC2_LVWIE_MASK", PMC_LVDSC2_LVWIE_MASK, MASK(5,1)},
	{"PMC_LVDSC2_LVWIE_SHIFT", PMC_LVDSC2_LVWIE_SHIFT, SHIFT(5)},
	{"PMC_LVDSC2_LVWACK_MASK", PMC_LVDSC2_LVWACK_MASK, MASK(6,1)},
	{"PMC_LVDSC2_LVWACK_SHIFT", PMC_LVDSC2_LVWACK_SHIFT, SHIFT(6)},
	{"PMC_LVDSC2_LVWF_MASK", PMC_LVDSC2_LVWF_MASK, MASK(7,1)},
	{"PMC_LVDSC2_LVWF_SHIFT", PMC_LVDSC2_LVWF_SHIFT, SHIFT(7)},
	{"PMC_REGSC_BGBE_MASK", PMC_REGSC_BGBE_MASK, MASK(0,1)},
	{"PMC_REGSC_BGBE_SHIFT", PMC_REGSC_BGBE_SHIFT, SHIFT(0)},
	{"PMC_REGSC_REGONS_MASK", PMC_REGSC_REGONS_MASK, MASK(2,1)},
	{"PMC_REGSC_REGONS_SHIFT", PMC_REGSC_REGONS_SHIFT, SHIFT(2)},
	{"PMC_REGSC_ACKISO_MASK", PMC_REGSC_ACKISO_MASK, MASK(3,1)},
	{"PMC_REGSC_ACKISO_SHIFT", PMC_REGSC_ACKISO_SHIFT, SHIFT(3)},
	{"PMC_REGSC_BGEN_MASK", PMC_REGSC_BGEN_MASK, MASK(4,1)},
	{"PMC_REGSC_BGEN_SHIFT", PMC_REGSC_BGEN_SHIFT, SHIFT(4)},
	{"RFVBAT_REG_LL_MASK", RFVBAT_REG_LL_MASK, MASK(0,8)},
	{"RFVBAT_REG_LL_SHIFT", RFVBAT_REG_LL_SHIFT, SHIFT(0)},
	{"RFVBAT_REG_LL_VALUE", RFVBAT_REG_LL(1), SHIFT_VALUE(0)},
	{"RFVBAT_REG_LH_MASK", RFVBAT_REG_LH_MASK, MASK(8,8)},
	{"RFVBAT_REG_LH_SHIFT", RFVBAT_REG_LH_SHIFT, SHIFT(8)},
	{"RFVBAT_REG_LH_VALUE", RFVBAT_REG_LH(1), SHIFT_VALUE(8)},
	{"RFVBAT_REG_HL_MASK", RFVBAT_REG_HL_MASK, MASK(16,8)},
	{"RFVBAT_REG_HL_SHIFT", RFVBAT_REG_HL_SHIFT, SHIFT(16)},
	{"RFVBAT_REG_HL_VALUE", RFVBAT_REG_HL(1), SHIFT_VALUE(16)},
	{"RFVBAT_REG_HH_MASK", RFVBAT_REG_HH_MASK, MASK(24,8)},
	{"RFVBAT_REG_HH_SHIFT", RFVBAT_REG_HH_SHIFT, SHIFT(24)},
	{"RFVBAT_REG_HH_VALUE", RFVBAT_REG_HH(1), SHIFT_VALUE(24)},
	{"SMC_PMPROT_AVLLS_MASK", SMC_PMPROT_AVLLS_MASK, MASK(1,1)},
	{"SMC_PMPROT_AVLLS_SHIFT", SMC_PMPROT_AVLLS_SHIFT, SHIFT(1)},
	{"SMC_PMPROT_ALLS_MASK", SMC_PMPROT_ALLS_MASK, MASK(3,1)},
	{"SMC_PMPROT_ALLS_SHIFT", SMC_PMPROT_ALLS_SHIFT, SHIFT(3)},
	{"SMC_PMPROT_AVLP_MASK", SMC_PMPROT_AVLP_MASK, MASK(5,1)},
	{"SMC_PMPROT_AVLP_SHIFT", SMC_PMPROT_AVLP_SHIFT, SHIFT(5)},
	{"SMC_PMCTRL_STOPM_MASK", SMC_PMCTRL_STOPM_MASK, MASK(0,3)},
	{"SMC_PMCTRL_STOPM_SHIFT", SMC_PMCTRL_STOPM_SHIFT, SHIFT(0)},
	{"SMC_PMCTRL_STOPM_VALUE", SMC_PMCTRL_STOPM(1), SHIFT_VALUE(0)},
	{"SMC_PMCTRL_STOPA_MASK", SMC_PMCTRL_STOPA_MASK, MASK(3,1)},
	{"SMC_PMCTRL_STOPA_SHIFT", SMC_PMCTRL_STOPA_SHIFT, SHIFT(3)},
	{"SMC_PMCTRL_RUNM_MASK", SMC_PMCTRL_RUNM_MASK, MASK(5,2)},
	{"SMC_PMCTRL_RUNM_SHIFT", SMC_PMCTRL_RUNM_SHIFT, SHIFT(5)},
	{"SMC_PMCTRL_RUNM_VALUE", SMC_PMCTRL_RUNM(1), SHIFT_VALUE(5)},
	{"SMC_VLLSCTRL_VLLSM_MASK", SMC_VLLSCTRL_VLLSM_MASK, MASK(0,3)},
	{"SMC_VLLSCTRL_VLLSM_SHIFT", SMC_VLLSCTRL_VLLSM_SHIFT, SHIFT(0)},
	{"SMC_VLLSCTRL_VLLSM_VALUE", SMC_VLLSCTRL_VLLSM(1), SHIFT_VALUE(0)},
	{"SMC_VLLSCTRL_PORPO_MASK", SMC_VLLSCTRL_PORPO_MASK, MASK(5,1)},
	{"SMC_VLLSCTRL_PORPO_SHIFT", SMC_VLLSCTRL_PORPO_SHIFT, SHIFT(5)},
	{"SMC_PMCTRL_LPWUI_MASK", SMC_PMCTRL_LPWUI_MASK, MASK(7,1)},
	{"SMC_PMCTRL_LPWUI_SHIFT", SMC_PMCTRL_LPWUI_SHIFT, SHIFT(7)},
	{"SMC_PMSTAT_PMSTAT_MASK", SMC_PMSTAT_PMSTAT_MASK, MASK(0,7)},
	{"SMC_PMSTAT_PMSTAT_SHIFT", SMC_PMSTAT_PMSTAT_SHIFT, SHIFT(0)},
	{"SMC_PMSTAT_PMSTAT_VALUE", SMC_PMSTAT_PMSTAT(1), SHIFT_VALUE(0)},
	{"SIM_SOPT1_OSC32KSEL_MASK", SIM_SOPT1_OSC32KSEL_MASK, MASK(18,2)},
	{"SIM_SOPT1_OSC32KSEL_SHIFT", SIM_SOPT1_OSC32KSEL_SHIFT, SHIFT(18)},
	{"SIM_SOPT1_OSC32KSEL_VALUE", SIM_SOPT1_OSC32KSEL(1), SHIFT_VALUE(18)},
	{"SIM_SOPT2_RTCCLKOUTSEL_MASK", SIM_SOPT2_RTCCLKOUTSEL_MASK, MASK(4,1)},
	{"SIM_SOPT2_RTCCLKOUTSEL_SHIFT", SIM_SOPT2_RTCCLKOUTSEL_SHIFT, SHIFT(4)},
	{"SIM_SOPT2_CLKOUTSEL_MASK", SIM_SOPT2_CLKOUTSEL_MASK, MASK(5,3)},
	{"SIM_SOPT2_CLKOUTSEL_SHIFT", SIM_SOPT2_CLKOUTSEL_SHIFT, SHIFT(5)},
	{"SIM_SOPT2_CLKOUTSEL_VALUE", SIM_SOPT2_CLKOUTSEL(1), SHIFT_VALUE(5)},
	{"SIM_SOPT2_USBSRC_MASK", SIM_SOPT2_USBSRC_MASK, MASK(18,1)},
	{"SIM_SOPT2_USBSRC_SHIFT", SIM_SOPT2_USBSRC_SHIFT, SHIFT(18)},
	{"SIM_SOPT7_ADC0TRGSEL_MASK", SIM_SOPT7_ADC0TRGSEL_MASK, MASK(0,4)},
	{"SIM_SOPT7_ADC0TRGSEL_SHIFT", SIM_SOPT7_ADC0TRGSEL_SHIFT, SHIFT(0)},
	{"SIM_SOPT7_ADC0TRGSEL_VALUE", SIM_SOPT7_ADC0TRGSEL(1), SHIFT_VALUE(0)},
	{"SIM_SOPT7_ADC0PRETRGSEL_MASK", SIM_SOPT7_ADC0PRETRGSEL_MASK, MASK(4,1)},
	{"SIM_SOPT7_ADC0PRETRGSEL_SHIFT", SIM_SOPT7_ADC0PRETRGSEL_SHIFT, SHIFT(4)},
	{"SIM_SOPT7_ADC0ALTTRGEN_MASK", SIM_SOPT7_ADC0ALTTRGEN_MASK, MASK(7,1)},
	{"SIM_SOPT7_ADC0ALTTRGEN_SHIFT", SIM_SOPT7_ADC0ALTTRGEN_SHIFT, SHIFT(7)},
	{"SIM_SDID_PINID_MASK", SIM_SDID_PINID_MASK, MASK(0,4)},
	{"SIM_SDID_PINID_SHIFT", SIM_SDID_PINID_SHIFT, SHIFT(0)},
	{"SIM_SDID_PINID_VALUE", SIM_SDID_PINID(1), SHIFT_VALUE(0)},
	{"SIM_SDID_REVID_MASK", SIM_SDID_REVID_MASK, MASK(12,4)},
	{"SIM_SDID_REVID_SHIFT", SIM_SDID_REVID_SHIFT, SHIFT(12)},
	{"SIM_SDID_REVID_VALUE", SIM_SDID_REVID(1), SHIFT_VALUE(12)},
	{"SIM_SDID_SERIESID_MASK", SIM_SDID_SERIESID_MASK, MASK(20,4)},
	{"SIM_SDID_SERIESID_SHIFT", SIM_SDID_SERIESID_SHIFT, SHIFT(20)},
	{"SIM_SDID_SERIESID_VALUE", SIM_SDID_SERIESID(1), SHIFT_VALUE(20)},
	{"SIM_SDID_SUBFAMID_MASK", SIM_SDID_SUBFAMID_MASK, MASK(24,4)},
	{"SIM_SDID_SUBFAMID_SHIFT", SIM_SDID_SUBFAMID_SHIFT, SHIFT(24)},
	{"SIM_SDID_SUBFAMID_VALUE", SIM_SDID_SUBFAMID(1), SHIFT_VALUE(24)},
	{"SIM_SCGC4_I2C0_MASK", SIM_SCGC4_I2C0_MASK, MASK(6,1)},
	{"SIM_SCGC4_I2C0_SHIFT", SIM_SCGC4_I2C0_SHIFT, SHIFT(6)},
	{"SIM_SCGC4_I2C1_MASK", SIM_SCGC4_I2C1_MASK, MASK(7,1)},
	{"SIM_SCGC4_I2C1_SHIFT", SIM_SCGC4_I2C1_SHIFT, SHIFT(7)},
	{"SIM_SCGC4_UART2_MASK", SIM_SCGC4_UART2_MASK, MASK(12,1)},
	{"SIM_SCGC4_UART2_SHIFT", SIM_SCGC4_UART2_SHIFT, SHIFT(12)},
	{"SIM_SCGC4_VREF_MASK", SIM_SCGC4_VREF_MASK, MASK(20,1)},
	{"SIM_SCGC4_VREF_SHIFT", SIM_SCGC4_VREF_SHIFT, SHIFT(20)},
	{"SIM_SCGC5_LPTMR_MASK", SIM_SCGC5_LPTMR_MASK, MASK(0,1)},
	{"SIM_SCGC5_LPTMR_SHIFT", SIM_SCGC5_LPTMR_SHIFT, SHIFT(0)},
	{"SIM_SCGC5_PORTA_MASK", SIM_SCGC5_PORTA_MASK, MASK(9,1)},
	{"SIM_SCGC5_PORTA_SHIFT", SIM_SCGC5_PORTA_SHIFT, SHIFT(9)},
	{"SIM_SCGC5_PORTB_MASK", SIM_SCGC5_PORTB_MASK, MASK(10,1)},
	{"SIM_SCGC5_PORTB_SHIFT", SIM_SCGC5_PORTB_SHIFT, SHIFT(10)},
	{"SIM_SCGC5_PORTC_MASK", SIM_SCGC5_PORTC_MASK, MASK(11,1)},
	{"SIM_SCGC5_PORTC_SHIFT", SIM_SCGC5_PORTC_SHIFT, SHIFT(11)},
	{"SIM_SCGC5_PORTD_MASK", SIM_SCGC5_PORTD_MASK, MASK(12,1)},
	{"SIM_SCGC5_PORTD_SHIFT", SIM_SCGC5_PORTD_SHIFT, SHIFT(12)},
	{"SIM_SCGC5_PORTE_MASK", SIM_SCGC5_PORTE_MASK, MASK(13,1)},
	{"SIM_SCGC5_PORTE_SHIFT", SIM_SCGC5_PORTE_SHIFT, SHIFT(13)},
	{"SIM_SCGC6_FTF_MASK", SIM_SCGC6_FTF_MASK, MASK(0,1)},
	{"SIM_SCGC6_FTF_SHIFT", SIM_SCGC6_FTF_SHIFT, SHIFT(0)},
	{"SIM_SCGC6_DMAMUX_MASK", SIM_SCGC6_DMAMUX_MASK, MASK(1,1)},
	{"SIM_SCGC6_DMAMUX_SHIFT", SIM_SCGC6_DMAMUX_SHIFT, SHIFT(1)},
	{"SIM_SCGC6_CRC_MASK", SIM_SCGC6_CRC_MASK, MASK(18,1)},
	{"SIM_SCGC6_CRC_SHIFT", SIM_SCGC6_CRC_SHIFT, SHIFT(18)},
	{"SIM_SCGC6_PIT_MASK", SIM_SCGC6_PIT_MASK, MASK(23,1)},
	{"SIM_SCGC6_PIT_SHIFT", SIM_SCGC6_PIT_SHIFT, SHIFT(23)},
	{"SIM_SCGC6_ADC0_MASK", SIM_SCGC6_ADC0_MASK, MASK(27,1)},
	{"SIM_SCGC6_ADC0_SHIFT", SIM_SCGC6_ADC0_SHIFT, SHIFT(27)},
	{"SIM_SCGC6_RTC_MASK", SIM_SCGC6_RTC_MASK, MASK(29,1)},
	{"SIM_SCGC6_RTC_SHIFT", SIM_SCGC6_RTC_SHIFT, SHIFT(29)},
	{"SIM_CLKDIV1_OUTDIV1_MASK", SIM_CLKDIV1_OUTDIV1_MASK, MASK(28,4)},
	{"SIM_CLKDIV1_OUTDIV1_SHIFT", SIM_CLKDIV1_OUTDIV1_SHIFT, SHIFT(28)},
	{"SIM_CLKDIV1_OUTDIV1_VALUE", SIM_CLKDIV1_OUTDIV1(1), SHIFT_VALUE(28)},
	{"SIM_FCFG1_FLASHDIS_MASK", SIM_FCFG1_FLASHDIS_MASK, MASK(0,1)},
	{"SIM_FCFG1_FLASHDIS_SHIFT", SIM_FCFG1_FLASHDIS_SHIFT, SHIFT(0)},
	{"SIM_FCFG1_FLASHDOZE_MASK", SIM_FCFG1_FLASHDOZE_MASK, MASK(1,1)},
	{"SIM_FCFG1_FLASHDOZE_SHIFT", SIM_FCFG1_FLASHDOZE_SHIFT, SHIFT(1)},
	{"SIM_FCFG1_PFSIZE_MASK", SIM_FCFG1_PFSIZE_MASK, MASK(24,4)},
	{"SIM_FCFG1_PFSIZE_SHIFT", SIM_FCFG1_PFSIZE_SHIFT, SHIFT(24)},
	{"SIM_FCFG1_PFSIZE_VALUE", SIM_FCFG1_PFSIZE(1), SHIFT_VALUE(24)},
	{"SIM_UIDH_UID_MASK", SIM_UIDH_UID_MASK, MASK(0,32)},
	{"SIM_UIDH_UID_SHIFT", SIM_UIDH_UID_SHIFT, SHIFT(0)},
	{"SIM_UIDH_UID_VALUE", SIM_UIDH_UID(1), SHIFT_VALUE(0)},
	{"SIM_UIDMH_UID_MASK", SIM_UIDMH_UID_MASK, MASK(0,32)},
	{"SIM_UIDMH_UID_SHIFT", SIM_UIDMH_UID_SHIFT, SHIFT(0)},
	{"SIM_UIDMH_UID_VALUE", SIM_UIDMH_UID(1), SHIFT_VALUE(0)},
	{"SIM_UIDML_UID_MASK", SIM_UIDML_UID_MASK, MASK(0,32)},
	{"SIM_UIDML_UID_SHIFT", SIM_UIDML_UID_SHIFT, SHIFT(0)},
	{"SIM_UIDML_UID_VALUE", SIM_UIDML_UID(1), SHIFT_VALUE(0)},
	{"SIM_UIDL_UID_MASK", SIM_UIDL_UID_MASK, MASK(0,32)},
	{"SIM_UIDL_UID_SHIFT", SIM_UIDL_UID_SHIFT, SHIFT(0)},
	{"SIM_UIDL_UID_VALUE", SIM_UIDL_UID(1), SHIFT_VALUE(0)},
	{"SIM_SCGC4_UART0_MASK", SIM_SCGC4_UART0_MASK, MASK(10,1)},
	{"SIM_SCGC4_UART0_SHIFT", SIM_SCGC4_UART0_SHIFT, SHIFT(10)},
	{"SIM_SCGC4_UART1_MASK", SIM_SCGC4_UART1_MASK, MASK(11,1)},
	{"SIM_SCGC4_UART1_SHIFT", SIM_SCGC4_UART1_SHIFT, SHIFT(11)},
	{"SIM_SCGC4_UART3_MASK", SIM_SCGC4_UART3_MASK, MASK(13,1)},
	{"SIM_SCGC4_UART3_SHIFT", SIM_SCGC4_UART3_SHIFT, SHIFT(13)},
	{"SIM_SCGC6_RNGA_MASK", SIM_SCGC6_RNGA_MASK, MASK(9,1)},
	{"SIM_SCGC6_RNGA_SHIFT", SIM_SCGC6_RNGA_SHIFT, SHIFT(9)},
	{"SIM_SOPT1_RAMSIZE_MASK", SIM_SOPT1_RAMSIZE_MASK, MASK(12,4)},
	{"SIM_SOPT1_RAMSIZE_SHIFT", SIM_SOPT1_RAMSIZE_SHIFT, SHIFT(12)},
	{"SIM_SOPT1_RAMSIZE_VALUE", SIM_SOPT1_RAMSIZE(1), SHIFT_VALUE(12)},
	{"SIM_SOPT1_USBVSTBY_MASK", SIM_SOPT1_USBVSTBY_MASK, MASK(29,1)},
	{"SIM_SOPT1_USBVSTBY_SHIFT", SIM_SOPT1_USBVSTBY_SHIFT, SHIFT(29)},
	{"SIM_SOPT1_USBSSTBY_MASK", SIM_SOPT1_USBSSTBY_MASK, MASK(30,1)},
	{"SIM_SOPT1_USBSSTBY_SHIFT", SIM_SOPT1_USBSSTBY_SHIFT, SHIFT(30)},
	{"SIM_SOPT1_USBREGEN_MASK", SIM_SOPT1_USBREGEN_MASK, MASK(31,1)},
	{"SIM_SOPT1_USBREGEN_SHIFT", SIM_SOPT1_USBREGEN_SHIFT, SHIFT(31)},
	{"SIM_SOPT1CFG_URWE_MASK", SIM_SOPT1CFG_URWE_MASK, MASK(24,1)},
	{"SIM_SOPT1CFG_URWE_SHIFT", SIM_SOPT1CFG_URWE_SHIFT, SHIFT(24)},
	{"SIM_SOPT1CFG_UVSWE_MASK", SIM_SOPT1CFG_UVSWE_MASK, MASK(25,1)},
	{"SIM_SOPT1CFG_UVSWE_SHIFT", SIM_SOPT1CFG_UVSWE_SHIFT, SHIFT(25)},
	{"SIM_SOPT1CFG_USSWE_MASK", SIM_SOPT1CFG_USSWE_MASK, MASK(26,1)},
	{"SIM_SOPT1CFG_USSWE_SHIFT", SIM_SOPT1CFG_USSWE_SHIFT, SHIFT(26)},
	{"SIM_SOPT2_TRACECLKSEL_MASK", SIM_SOPT2_TRACECLKSEL_MASK, MASK(12,1)},
	{"SIM_SOPT2_TRACECLKSEL_SHIFT", SIM_SOPT2_TRACECLKSEL_SHIFT, SHIFT(12)},
	{"SIM_SOPT2_PLLFLLSEL_MASK", SIM_SOPT2_PLLFLLSEL_MASK, MASK(16,2)},
	{"SIM_SOPT2_PLLFLLSEL_SHIFT", SIM_SOPT2_PLLFLLSEL_SHIFT, SHIFT(16)},
	{"SIM_SOPT2_PLLFLLSEL_VALUE", SIM_SOPT2_PLLFLLSEL(1), SHIFT_VALUE(16)},
	{"SIM_SOPT4_FTM0FLT0_MASK", SIM_SOPT4_FTM0FLT0_MASK, MASK(0,1)},
	{"SIM_SOPT4_FTM0FLT0_SHIFT", SIM_SOPT4_FTM0FLT0_SHIFT, SHIFT(0)},
	{"SIM_SOPT4_FTM0FLT1_MASK", SIM_SOPT4_FTM0FLT1_MASK, MASK(1,1)},
	{"SIM_SOPT4_FTM0FLT1_SHIFT", SIM_SOPT4_FTM0FLT1_SHIFT, SHIFT(1)},
	{"SIM_SOPT4_FTM1FLT0_MASK", SIM_SOPT4_FTM1FLT0_MASK, MASK(4,1)},
	{"SIM_SOPT4_FTM1FLT0_SHIFT", SIM_SOPT4_FTM1FLT0_SHIFT, SHIFT(4)},
	{"SIM_SOPT4_FTM2FLT0_MASK", SIM_SOPT4_FTM2FLT0_MASK, MASK(8,1)},
	{"SIM_SOPT4_FTM2FLT0_SHIFT", SIM_SOPT4_FTM2FLT0_SHIFT, SHIFT(8)},
	{"SIM_SOPT4_FTM3FLT0_MASK", SIM_SOPT4_FTM3FLT0_MASK, MASK(12,1)},
	{"SIM_SOPT4_FTM3FLT0_SHIFT", SIM_SOPT4_FTM3FLT0_SHIFT, SHIFT(12)},
	{"SIM_SOPT4_FTM1CH0SRC_MASK", SIM_SOPT4_FTM1CH0SRC_MASK, MASK(18,2)},
	{"SIM_SOPT4_FTM1CH0SRC_SHIFT", SIM_SOPT4_FTM1CH0SRC_SHIFT, SHIFT(18)},
	{"SIM_SOPT4_FTM1CH0SRC_VALUE", SIM_SOPT4_FTM1CH0SRC(1), SHIFT_VALUE(18)},
	{"SIM_SOPT4_FTM2CH0SRC_MASK", SIM_SOPT4_FTM2CH0SRC_MASK, MASK(20,2)},
	{"SIM_SOPT4_FTM2CH0SRC_SHIFT", SIM_SOPT4_FTM2CH0SRC_SHIFT, SHIFT(20)},
	{"SIM_SOPT4_FTM2CH0SRC_VALUE", SIM_SOPT4_FTM2CH0SRC(1), SHIFT_VALUE(20)},
	{"SIM_SOPT4_FTM0CLKSEL_MASK", SIM_SOPT4_FTM0CLKSEL_MASK, MASK(24,1)},
	{"SIM_SOPT4_FTM0CLKSEL_SHIFT", SIM_SOPT4_FTM0CLKSEL_SHIFT, SHIFT(24)},
	{"SIM_SOPT4_FTM1CLKSEL_MASK", SIM_SOPT4_FTM1CLKSEL_MASK, MASK(25,1)},
	{"SIM_SOPT4_FTM1CLKSEL_SHIFT", SIM_SOPT4_FTM1CLKSEL_SHIFT, SHIFT(25)},
	{"SIM_SOPT4_FTM2CLKSEL_MASK", SIM_SOPT4_FTM2CLKSEL_MASK, MASK(26,1)},
	{"SIM_SOPT4_FTM2CLKSEL_SHIFT", SIM_SOPT4_FTM2CLKSEL_SHIFT, SHIFT(26)},
	{"SIM_SOPT4_FTM3CLKSEL_MASK", SIM_SOPT4_FTM3CLKSEL_MASK, MASK(27,1)},
	{"SIM_SOPT4_FTM3CLKSEL_SHIFT", SIM_SOPT4_FTM3CLKSEL_SHIFT, SHIFT(27)},
	{"SIM_SOPT4_FTM0TRG0SRC_MASK", SIM_SOPT4_FTM0TRG0SRC_MASK, MASK(28,1)},
	{"SIM_SOPT4_FTM0TRG0SRC_SHIFT", SIM_SOPT4_FTM0TRG0SRC_SHIFT, SHIFT(28)},
	{"SIM_SOPT4_FTM0TRG1SRC_MASK", SIM_SOPT4_FTM0TRG1SRC_MASK, MASK(29,1)},
	{"SIM_SOPT4_FTM0TRG1SRC_SHIFT", SIM_SOPT4_FTM0TRG1SRC_SHIFT, SHIFT(29)},
	{"SIM_SOPT4_FTM3TRG0SRC_MASK", SIM_SOPT4_FTM3TRG0SRC_MASK, MASK(30,1)},
	{"SIM_SOPT4_FTM3TRG0SRC_SHIFT", SIM_SOPT4_FTM3TRG0SRC_SHIFT, SHIFT(30)},
	{"SIM_SOPT4_FTM3TRG1SRC_MASK", SIM_SOPT4_FTM3TRG1SRC_MASK, MASK(31,1)},
	{"SIM_SOPT4_FTM3TRG1SRC_SHIFT", SIM_SOPT4_FTM3TRG1SRC_SHIFT, SHIFT(31)},
	{"SIM_SOPT5_UART0TXSRC_MASK", SIM_SOPT5_UART0TXSRC_MASK, MASK(0,2)},
	{"SIM_SOPT5_UART0TXSRC_SHIFT", SIM_SOPT5_UART0TXSRC_SHIFT, SHIFT(0)},
	{"SIM_SOPT5_UART0TXSRC_VALUE", SIM_SOPT5_UART0TXSRC(1), SHIFT_VALUE(0)},
	{"SIM_SOPT5_UART0RXSRC_MASK", SIM_SOPT5_UART0RXSRC_MASK, MASK(2,2)},
	{"SIM_SOPT5_UART0RXSRC_SHIFT", SIM_SOPT5_UART0RXSRC_SHIFT, SHIFT(2)},
	{"SIM_SOPT5_UART0RXSRC_VALUE", SIM_SOPT5_UART0RXSRC(1), SHIFT_VALUE(2)},
	{"SIM_SOPT5_UART1TXSRC_MASK", SIM_SOPT5_UART1TXSRC_MASK, MASK(4,2)},
	{"SIM_SOPT5_UART1TXSRC_SHIFT", SIM_SOPT5_UART1TXSRC_SHIFT, SHIFT(4)},
	{"SIM_SOPT5_UART1TXSRC_VALUE", SIM_SOPT5_UART1TXSRC(1), SHIFT_VALUE(4)},
	{"SIM_SOPT5_UART1RXSRC_MASK", SIM_SOPT5_UART1RXSRC_MASK, MASK(6,2)},
	{"SIM_SOPT5_UART1RXSRC_SHIFT", SIM_SOPT5_UART1RXSRC_SHIFT, SHIFT(6)},
	{"SIM_SOPT5_UART1RXSRC_VALUE", SIM_SOPT5_UART1RXSRC(1), SHIFT_VALUE(6)},
	{"SIM_SOPT7_ADC1TRGSEL_MASK", SIM_SOPT7_ADC1TRGSEL_MASK, MASK(8,4)},
	{"SIM_SOPT7_ADC1TRGSEL_SHIFT", SIM_SOPT7_ADC1TRGSEL_SHIFT, SHIFT(8)},
	{"SIM_SOPT7_ADC1TRGSEL_VALUE", SIM_SOPT7_ADC1TRGSEL(1), SHIFT_VALUE(8)},
	{"SIM_SOPT7_ADC1PRETRGSEL_MASK", SIM_SOPT7_ADC1PRETRGSEL_MASK, MASK(12,1)},
	{"SIM_SOPT7_ADC1PRETRGSEL_SHIFT", SIM_SOPT7_ADC1PRETRGSEL_SHIFT, SHIFT(12)},
	{"SIM_SOPT7_ADC1ALTTRGEN_MASK", SIM_SOPT7_ADC1ALTTRGEN_MASK, MASK(15,1)},
	{"SIM_SOPT7_ADC1ALTTRGEN_SHIFT", SIM_SOPT7_ADC1ALTTRGEN_SHIFT, SHIFT(15)},
	{"SIM_SDID_FAMID_MASK", SIM_SDID_FAMID_MASK, MASK(4,3)},
	{"SIM_SDID_FAMID_SHIFT", SIM_SDID_FAMID_SHIFT, SHIFT(4)},
	{"SIM_SDID_FAMID_VALUE", SIM_SDID_FAMID(1), SHIFT_VALUE(4)},
	{"SIM_SDID_DIEID_MASK", SIM_SDID_DIEID_MASK, MASK(7,5)},
	{"SIM_SDID_DIEID_SHIFT", SIM_SDID_DIEID_SHIFT, SHIFT(7)},
	{"SIM_SDID_DIEID_VALUE", SIM_SDID_DIEID(1), SHIFT_VALUE(7)},
	{"SIM_SDID_FAMILYID_MASK", SIM_SDID_FAMILYID_MASK, MASK(28,4)},
	{"SIM_SDID_FAMILYID_SHIFT", SIM_SDID_FAMILYID_SHIFT, SHIFT(28)},
	{"SIM_SDID_FAMILYID_VALUE", SIM_SDID_FAMILYID(1), SHIFT_VALUE(28)},
	{"SIM_SCGC1_I2C2_MASK", SIM_SCGC1_I2C2_MASK, MASK(6,1)},
	{"SIM_SCGC1_I2C2_SHIFT", SIM_SCGC1_I2C2_SHIFT, SHIFT(6)},
	{"SIM_SCGC1_UART4_MASK", SIM_SCGC1_UART4_MASK, MASK(10,1)},
	{"SIM_SCGC1_UART4_SHIFT", SIM_SCGC1_UART4_SHIFT, SHIFT(10)},
	{"SIM_SCGC1_UART5_MASK", SIM_SCGC1_UART5_MASK, MASK(11,1)},
	{"SIM_SCGC1_UART5_SHIFT", SIM_SCGC1_UART5_SHIFT, SHIFT(11)},
	{"SIM_SCGC2_DAC0_MASK", SIM_SCGC2_DAC0_MASK, MASK(12,1)},
	{"SIM_SCGC2_DAC0_SHIFT", SIM_SCGC2_DAC0_SHIFT, SHIFT(12)},
	{"SIM_SCGC3_RNGA_MASK", SIM_SCGC3_RNGA_MASK, MASK(0,1)},
	{"SIM_SCGC3_RNGA_SHIFT", SIM_SCGC3_RNGA_SHIFT, SHIFT(0)},
	{"SIM_SCGC3_SPI2_MASK", SIM_SCGC3_SPI2_MASK, MASK(12,1)},
	{"SIM_SCGC3_SPI2_SHIFT", SIM_SCGC3_SPI2_SHIFT, SHIFT(12)},
	{"SIM_SCGC3_FTM2_MASK", SIM_SCGC3_FTM2_MASK, MASK(24,1)},
	{"SIM_SCGC3_FTM2_SHIFT", SIM_SCGC3_FTM2_SHIFT, SHIFT(24)},
	{"SIM_SCGC3_FTM3_MASK", SIM_SCGC3_FTM3_MASK, MASK(25,1)},
	{"SIM_SCGC3_FTM3_SHIFT", SIM_SCGC3_FTM3_SHIFT, SHIFT(25)},
	{"SIM_SCGC3_ADC1_MASK", SIM_SCGC3_ADC1_MASK, MASK(27,1)},
	{"SIM_SCGC3_ADC1_SHIFT", SIM_SCGC3_ADC1_SHIFT, SHIFT(27)},
	{"SIM_SCGC4_EWM_MASK", SIM_SCGC4_EWM_MASK, MASK(1,1)},
	{"SIM_SCGC4_EWM_SHIFT", SIM_SCGC4_EWM_SHIFT, SHIFT(1)},
	{"SIM_SCGC4_CMT_MASK", SIM_SCGC4_CMT_MASK, MASK(2,1)},
	{"SIM_SCGC4_CMT_SHIFT", SIM_SCGC4_CMT_SHIFT, SHIFT(2)},
	{"SIM_SCGC4_USBOTG_MASK", SIM_SCGC4_USBOTG_MASK, MASK(18,1)},
	{"SIM_SCGC4_USBOTG_SHIFT", SIM_SCGC4_USBOTG_SHIFT, SHIFT(18)},
	{"SIM_SCGC4_CMP_MASK", SIM_SCGC4_CMP_MASK, MASK(19,1)},
	{"SIM_SCGC4_CMP_SHIFT", SIM_SCGC4_CMP_SHIFT, SHIFT(19)},
	{"SIM_SCGC6_SPI0_MASK", SIM_SCGC6_SPI0_MASK, MASK(12,1)},
	{"SIM_SCGC6_SPI0_SHIFT", SIM_SCGC6_SPI0_SHIFT, SHIFT(12)},
	{"SIM_SCGC6_SPI1_MASK", SIM_SCGC6_SPI1_MASK, MASK(13,1)},
	{"SIM_SCGC6_SPI1_SHIFT", SIM_SCGC6_SPI1_SHIFT, SHIFT(13)},
	{"SIM_SCGC6_I2S_MASK", SIM_SCGC6_I2S_MASK, MASK(15,1)},
	{"SIM_SCGC6_I2S_SHIFT", SIM_SCGC6_I2S_SHIFT, SHIFT(15)},
	{"SIM_SCGC6_USBDCD_MASK", SIM_SCGC6_USBDCD_MASK, MASK(21,1)},
	{"SIM_SCGC6_USBDCD_SHIFT", SIM_SCGC6_USBDCD_SHIFT, SHIFT(21)},
	{"SIM_SCGC6_PDB_MASK", SIM_SCGC6_PDB_MASK, MASK(22,1)},
	{"SIM_SCGC6_PDB_SHIFT", SIM_SCGC6_PDB_SHIFT, SHIFT(22)},
	{"SIM_SCGC6_FTM0_MASK", SIM_SCGC6_FTM0_MASK, MASK(24,1)},
	{"SIM_SCGC6_FTM0_SHIFT", SIM_SCGC6_FTM0_SHIFT, SHIFT(24)},
	{"SIM_SCGC6_FTM1_MASK", SIM_SCGC6_FTM1_MASK, MASK(25,1)},
	{"SIM_SCGC6_FTM1_SHIFT", SIM_SCGC6_FTM1_SHIFT, SHIFT(25)},
	{"SIM_SCGC6_FTM2_MASK", SIM_SCGC6_FTM2_MASK, MASK(26,1)},
	{"SIM_SCGC6_FTM2_SHIFT", SIM_SCGC6_FTM2_SHIFT, SHIFT(26)},
	{"SIM_SCGC6_DAC0_MASK", SIM_SCGC6_DAC0_MASK, MASK(31,1)},
	{"SIM_SCGC6_DAC0_SHIFT", SIM_SCGC6_DAC0_SHIFT, SHIFT(31)},
	{"SIM_SCGC7_DMA_MASK", SIM_SCGC7_DMA_MASK, MASK(1,1)},
	{"SIM_SCGC7_DMA_SHIFT", SIM_SCGC7_DMA_SHIFT, SHIFT(1)},
	{"SIM_CLKDIV1_OUTDIV4_MASK", SIM_CLKDIV1_OUTDIV4_MASK, MASK(16,4)},
	{"SIM_CLKDIV1_OUTDIV4_SHIFT", SIM_CLKDIV1_OUTDIV4_SHIFT, SHIFT(16)},
	{"SIM_CLKDIV1_OUTDIV4_VALUE", SIM_CLKDIV1_OUTDIV4(1), SHIFT_VALUE(16)},
	{"SIM_CLKDIV1_OUTDIV2_MASK", SIM_CLKDIV1_OUTDIV2_MASK, MASK(24,4)},
	{"SIM_CLKDIV1_OUTDIV2_SHIFT", SIM_CLKDIV1_OUTDIV2_SHIFT, SHIFT(24)},
	{"SIM_CLKDIV1_OUTDIV2_VALUE", SIM_CLKDIV1_OUTDIV2(1), SHIFT_VALUE(24)},
	{"SIM_CLKDIV2_USBFRAC_MASK", SIM_CLKDIV2_USBFRAC_MASK, MASK(0,1)},
	{"SIM_CLKDIV2_USBFRAC_SHIFT", SIM_CLKDIV2_USBFRAC_SHIFT, SHIFT(0)},
	{"SIM_CLKDIV2_USBDIV_MASK", SIM_CLKDIV2_USBDIV_MASK, MASK(1,3)},
	{"SIM_CLKDIV2_USBDIV_SHIFT", SIM_CLKDIV2_USBDIV_SHIFT, SHIFT(1)},
	{"SIM_CLKDIV2_USBDIV_VALUE", SIM_CLKDIV2_USBDIV(1), SHIFT_VALUE(1)},
	{"SIM_FCFG2_MAXADDR1_MASK", SIM_FCFG2_MAXADDR1_MASK, MASK(16,7)},
	{"SIM_FCFG2_MAXADDR1_SHIFT", SIM_FCFG2_MAXADDR1_SHIFT, SHIFT(16)},
	{"SIM_FCFG2_MAXADDR1_VALUE", SIM_FCFG2_MAXADDR1(1), SHIFT_VALUE(16)},
	{"SIM_FCFG2_MAXADDR0_MASK", SIM_FCFG2_MAXADDR0_MASK, MASK(24,7)},
	{"SIM_FCFG2_MAXADDR0_SHIFT", SIM_FCFG2_MAXADDR0_SHIFT, SHIFT(24)},
	{"SIM_FCFG2_MAXADDR0_VALUE", SIM_FCFG2_MAXADDR0(1), SHIFT_VALUE(24)},
	{"SIM_SOPT2_FBSL_MASK", SIM_SOPT2_FBSL_MASK, MASK(8,2)},
	{"SIM_SOPT2_FBSL_SHIFT", SIM_SOPT2_FBSL_SHIFT, SHIFT(8)},
	{"SIM_SOPT2_FBSL_VALUE", SIM_SOPT2_FBSL(1), SHIFT_VALUE(8)},
	{"SIM_SCGC7_FLEXBUS_MASK", SIM_SCGC7_FLEXBUS_MASK, MASK(0,1)},
	{"SIM_SCGC7_FLEXBUS_SHIFT", SIM_SCGC7_FLEXBUS_SHIFT, SHIFT(0)},
	{"SIM_CLKDIV1_OUTDIV3_MASK", SIM_CLKDIV1_OUTDIV3_MASK, MASK(20,4)},
	{"SIM_CLKDIV1_OUTDIV3_SHIFT", SIM_CLKDIV1_OUTDIV3_SHIFT, SHIFT(20)},
	{"SIM_CLKDIV1_OUTDIV3_VALUE", SIM_CLKDIV1_OUTDIV3(1), SHIFT_VALUE(20)},
	{"SIM_SOPT2_PTD7PAD_MASK", SIM_SOPT2_PTD7PAD_MASK, MASK(11,1)},
	{"SIM_SOPT2_PTD7PAD_SHIFT", SIM_SOPT2_PTD7PAD_SHIFT, SHIFT(11)},
	{"SIM_SOPT2_SDHCSRC_MASK", SIM_SOPT2_SDHCSRC_MASK, MASK(28,2)},
	{"SIM_SOPT2_SDHCSRC_SHIFT", SIM_SOPT2_SDHCSRC_SHIFT, SHIFT(28)},
	{"SIM_SOPT2_SDHCSRC_VALUE", SIM_SOPT2_SDHCSRC(1), SHIFT_VALUE(28)},
	{"SIM_SOPT4_FTM0FLT2_MASK", SIM_SOPT4_FTM0FLT2_MASK, MASK(2,1)},
	{"SIM_SOPT4_FTM0FLT2_SHIFT", SIM_SOPT4_FTM0FLT2_SHIFT, SHIFT(2)},
	{"SIM_SCGC2_DAC1_MASK", SIM_SCGC2_DAC1_MASK, MASK(13,1)},
	{"SIM_SCGC2_DAC1_SHIFT", SIM_SCGC2_DAC1_SHIFT, SHIFT(13)},
	{"SIM_SCGC3_SDHC_MASK", SIM_SCGC3_SDHC_MASK, MASK(17,1)},
	{"SIM_SCGC3_SDHC_SHIFT", SIM_SCGC3_SDHC_SHIFT, SHIFT(17)},
	{"SIM_SCGC6_FLEXCAN0_MASK", SIM_SCGC6_FLEXCAN0_MASK, MASK(4,1)},
	{"SIM_SCGC6_FLEXCAN0_SHIFT", SIM_SCGC6_FLEXCAN0_SHIFT, SHIFT(4)},
	{"SIM_SCGC7_MPU_MASK", SIM_SCGC7_MPU_MASK, MASK(2,1)},
	{"SIM_SCGC7_MPU_SHIFT", SIM_SCGC7_MPU_SHIFT, SHIFT(2)},
	{"SIM_FCFG1_DEPART_MASK", SIM_FCFG1_DEPART_MASK, MASK(8,4)},
	{"SIM_FCFG1_DEPART_SHIFT", SIM_FCFG1_DEPART_SHIFT, SHIFT(8)},
	{"SIM_FCFG1_DEPART_VALUE", SIM_FCFG1_DEPART(1), SHIFT_VALUE(8)},
	{"SIM_FCFG1_EESIZE_MASK", SIM_FCFG1_EESIZE_MASK, MASK(16,4)},
	{"SIM_FCFG1_EESIZE_SHIFT", SIM_FCFG1_EESIZE_SHIFT, SHIFT(16)},
	{"SIM_FCFG1_EESIZE_VALUE", SIM_FCFG1_EESIZE(1), SHIFT_VALUE(16)},
	{"SIM_FCFG1_NVMSIZE_MASK", SIM_FCFG1_NVMSIZE_MASK, MASK(28,4)},
	{"SIM_FCFG1_NVMSIZE_SHIFT", SIM_FCFG1_NVMSIZE_SHIFT, SHIFT(28)},
	{"SIM_FCFG1_NVMSIZE_VALUE", SIM_FCFG1_NVMSIZE(1), SHIFT_VALUE(28)},
	{"SIM_FCFG2_PFLSH_MASK", SIM_FCFG2_PFLSH_MASK, MASK(23,1)},
	{"SIM_FCFG2_PFLSH_SHIFT", SIM_FCFG2_PFLSH_SHIFT, SHIFT(23)},
	{"SIM_SOPT2_RMIISRC_MASK", SIM_SOPT2_RMIISRC_MASK, MASK(19,1)},
	{"SIM_SOPT2_RMIISRC_SHIFT", SIM_SOPT2_RMIISRC_SHIFT, SHIFT(19)},
	{"SIM_SOPT2_TIMESRC_MASK", SIM_SOPT2_TIMESRC_MASK, MASK(20,2)},
	{"SIM_SOPT2_TIMESRC_SHIFT", SIM_SOPT2_TIMESRC_SHIFT, SHIFT(20)},
	{"SIM_SOPT2_TIMESRC_VALUE", SIM_SOPT2_TIMESRC(1), SHIFT_VALUE(20)},
	{"SIM_SCGC2_ENET_MASK", SIM_SCGC2_ENET_MASK, MASK(0,1)},
	{"SIM_SCGC2_ENET_SHIFT", SIM_SCGC2_ENET_SHIFT, SHIFT(0)},
	{"RNG_CR_GO_MASK", RNG_CR_GO_MASK, MASK(0,1)},
	{"RNG_CR_GO_SHIFT", RNG_CR_GO_SHIFT, SHIFT(0)},
	{"RNG_CR_HA_MASK", RNG_CR_HA_MASK, MASK(1,1)},
	{"RNG_CR_HA_SHIFT", RNG_CR_HA_SHIFT, SHIFT(1)},
	{"RNG_CR_INTM_MASK", RNG_CR_INTM_MASK, MASK(2,1)},
	{"RNG_CR_INTM_SHIFT", RNG_CR_INTM_SHIFT, SHIFT(2)},
	{"RNG_CR_CLRI_MASK", RNG_CR_CLRI_MASK, MASK(3,1)},
	{"RNG_CR_CLRI_SHIFT", RNG_CR_CLRI_SHIFT, SHIFT(3)},
	{"RNG_CR_SLP_MASK", RNG_CR_SLP_MASK, MASK(4,1)},
	{"RNG_CR_SLP_SHIFT", RNG_CR_SLP_SHIFT, SHIFT(4)},
	{"RNG_SR_SECV_MASK", RNG_SR_SECV_MASK, MASK(0,1)},
	{"RNG_SR_SECV_SHIFT", RNG_SR_SECV_SHIFT, SHIFT(0)},
	{"RNG_SR_LRS_MASK", RNG_SR_LRS_MASK, MASK(1,1)},
	{"RNG_SR_LRS_SHIFT", RNG_SR_LRS_SHIFT, SHIFT(1)},
	{"RNG_SR_ORU_MASK", RNG_SR_ORU_MASK, MASK(2,1)},
	{"RNG_SR_ORU_SHIFT", RNG_SR_ORU_SHIFT, SHIFT(2)},
	{"RNG_SR_ERRI_MASK", RNG_SR_ERRI_MASK, MASK(3,1)},
	{"RNG_SR_ERRI_SHIFT", RNG_SR_ERRI_SHIFT, SHIFT(3)},
	{"RNG_SR_SLP_MASK", RNG_SR_SLP_MASK, MASK(4,1)},
	{"RNG_SR_SLP_SHIFT", RNG_SR_SLP_SHIFT, SHIFT(4)},
	{"RNG_SR_OREG_LVL_MASK", RNG_SR_OREG_LVL_MASK, MASK(8,8)},
	{"RNG_SR_OREG_LVL_SHIFT", RNG_SR_OREG_LVL_SHIFT, SHIFT(8)},
	{"RNG_SR_OREG_LVL_VALUE", RNG_SR_OREG_LVL(1), SHIFT_VALUE(8)},
	{"RNG_SR_OREG_SIZE_MASK", RNG_SR_OREG_SIZE_MASK, MASK(16,8)},
	{"RNG_SR_OREG_SIZE_SHIFT", RNG_SR_OREG_SIZE_SHIFT, SHIFT(16)},
	{"RNG_SR_OREG_SIZE_VALUE", RNG_SR_OREG_SIZE(1), SHIFT_VALUE(16)},
	{"RNG_ER_EXT_ENT_MASK", RNG_ER_EXT_ENT_MASK, MASK(0,32)},
	{"RNG_ER_EXT_ENT_SHIFT", RNG_ER_EXT_ENT_SHIFT, SHIFT(0)},
	{"RNG_ER_EXT_ENT_VALUE", RNG_ER_EXT_ENT(1), SHIFT_VALUE(0)},
	{"RNG_OR_RANDOUT_MASK", RNG_OR_RANDOUT_MASK, MASK(0,32)},
	{"RNG_OR_RANDOUT_SHIFT", RNG_OR_RANDOUT_SHIFT, SHIFT(0)},
	{"RNG_OR_RANDOUT_VALUE", RNG_OR_RANDOUT(1), SHIFT_VALUE(0)},
	{"FB_CSAR_BA_MASK", FB_CSAR_BA_MASK, MASK(16,16)},
	{"FB_CSAR_BA_SHIFT", FB_CSAR_BA_SHIFT, SHIFT(16)},
	{"FB_CSAR_BA_VALUE", FB_CSAR_BA(1), SHIFT_VALUE(16)},
	{"FB_CSMR_V_MASK", FB_CSMR_V_MASK, MASK(0,1)},
	{"FB_CSMR_V_SHIFT", FB_CSMR_V_SHIFT, SHIFT(0)},
	{"FB_CSMR_WP_MASK", FB_CSMR_WP_MASK, MASK(8,1)},
	{"FB_CSMR_WP_SHIFT", FB_CSMR_WP_SHIFT, SHIFT(8)},
	{"FB_CSMR_BAM_MASK", FB_CSMR_BAM_MASK, MASK(16,16)},
	{"FB_CSMR_BAM_SHIFT", FB_CSMR_BAM_SHIFT, SHIFT(16)},
	{"FB_CSMR_BAM_VALUE", FB_CSMR_BAM(1), SHIFT_VALUE(16)},
	{"FB_CSCR_BSTW_MASK", FB_CSCR_BSTW_MASK, MASK(3,1)},
	{"FB_CSCR_BSTW_SHIFT", FB_CSCR_BSTW_SHIFT, SHIFT(3)},
	{"FB_CSCR_BSTR_MASK", FB_CSCR_BSTR_MASK, MASK(4,1)},
	{"FB_CSCR_BSTR_SHIFT", FB_CSCR_BSTR_SHIFT, SHIFT(4)},
	{"FB_CSCR_BEM_MASK", FB_CSCR_BEM_MASK, MASK(5,1)},
	{"FB_CSCR_BEM_SHIFT", FB_CSCR_BEM_SHIFT, SHIFT(5)},
	{"FB_CSCR_PS_MASK", FB_CSCR_PS_MASK, MASK(6,2)},
	{"FB_CSCR_PS_SHIFT", FB_CSCR_PS_SHIFT, SHIFT(6)},
	{"FB_CSCR_PS_VALUE", FB_CSCR_PS(1), SHIFT_VALUE(6)},
	{"FB_CSCR_AA_MASK", FB_CSCR_AA_MASK, MASK(8,1)},
	{"FB_CSCR_AA_SHIFT", FB_CSCR_AA_SHIFT, SHIFT(8)},
	{"FB_CSCR_BLS_MASK", FB_CSCR_BLS_MASK, MASK(9,1)},
	{"FB_CSCR_BLS_SHIFT", FB_CSCR_BLS_SHIFT, SHIFT(9)},
	{"FB_CSCR_WS_MASK", FB_CSCR_WS_MASK, MASK(10,6)},
	{"FB_CSCR_WS_SHIFT", FB_CSCR_WS_SHIFT, SHIFT(10)},
	{"FB_CSCR_WS_VALUE", FB_CSCR_WS(1), SHIFT_VALUE(10)},
	{"FB_CSCR_WRAH_MASK", FB_CSCR_WRAH_MASK, MASK(16,2)},
	{"FB_CSCR_WRAH_SHIFT", FB_CSCR_WRAH_SHIFT, SHIFT(16)},
	{"FB_CSCR_WRAH_VALUE", FB_CSCR_WRAH(1), SHIFT_VALUE(16)},
	{"FB_CSCR_RDAH_MASK", FB_CSCR_RDAH_MASK, MASK(18,2)},
	{"FB_CSCR_RDAH_SHIFT", FB_CSCR_RDAH_SHIFT, SHIFT(18)},
	{"FB_CSCR_RDAH_VALUE", FB_CSCR_RDAH(1), SHIFT_VALUE(18)},
	{"FB_CSCR_ASET_MASK", FB_CSCR_ASET_MASK, MASK(20,2)},
	{"FB_CSCR_ASET_SHIFT", FB_CSCR_ASET_SHIFT, SHIFT(20)},
	{"FB_CSCR_ASET_VALUE", FB_CSCR_ASET(1), SHIFT_VALUE(20)},
	{"FB_CSCR_EXTS_MASK", FB_CSCR_EXTS_MASK, MASK(22,1)},
	{"FB_CSCR_EXTS_SHIFT", FB_CSCR_EXTS_SHIFT, SHIFT(22)},
	{"FB_CSCR_SWSEN_MASK", FB_CSCR_SWSEN_MASK, MASK(23,1)},
	{"FB_CSCR_SWSEN_SHIFT", FB_CSCR_SWSEN_SHIFT, SHIFT(23)},
	{"FB_CSCR_SWS_MASK", FB_CSCR_SWS_MASK, MASK(26,6)},
	{"FB_CSCR_SWS_SHIFT", FB_CSCR_SWS_SHIFT, SHIFT(26)},
	{"FB_CSCR_SWS_VALUE", FB_CSCR_SWS(1), SHIFT_VALUE(26)},
	{"FB_CSPMCR_GROUP5_MASK", FB_CSPMCR_GROUP5_MASK, MASK(12,4)},
	{"FB_CSPMCR_GROUP5_SHIFT", FB_CSPMCR_GROUP5_SHIFT, SHIFT(12)},
	{"FB_CSPMCR_GROUP5_VALUE", FB_CSPMCR_GROUP5(1), SHIFT_VALUE(12)},
	{"FB_CSPMCR_GROUP4_MASK", FB_CSPMCR_GROUP4_MASK, MASK(16,4)},
	{"FB_CSPMCR_GROUP4_SHIFT", FB_CSPMCR_GROUP4_SHIFT, SHIFT(16)},
	{"FB_CSPMCR_GROUP4_VALUE", FB_CSPMCR_GROUP4(1), SHIFT_VALUE(16)},
	{"FB_CSPMCR_GROUP3_MASK", FB_CSPMCR_GROUP3_MASK, MASK(20,4)},
	{"FB_CSPMCR_GROUP3_SHIFT", FB_CSPMCR_GROUP3_SHIFT, SHIFT(20)},
	{"FB_CSPMCR_GROUP3_VALUE", FB_CSPMCR_GROUP3(1), SHIFT_VALUE(20)},
	{"FB_CSPMCR_GROUP2_MASK", FB_CSPMCR_GROUP2_MASK, MASK(24,4)},
	{"FB_CSPMCR_GROUP2_SHIFT", FB_CSPMCR_GROUP2_SHIFT, SHIFT(24)},
	{"FB_CSPMCR_GROUP2_VALUE", FB_CSPMCR_GROUP2(1), SHIFT_VALUE(24)},
	{"FB_CSPMCR_GROUP1_MASK", FB_CSPMCR_GROUP1_MASK, MASK(28,4)},
	{"FB_CSPMCR_GROUP1_SHIFT", FB_CSPMCR_GROUP1_SHIFT, SHIFT(28)},
	{"FB_CSPMCR_GROUP1_VALUE", FB_CSPMCR_GROUP1(1), SHIFT_VALUE(28)},
	{"EWM_CTRL_EWMEN_MASK", EWM_CTRL_EWMEN_MASK, MASK(0,1)},
	{"EWM_CTRL_EWMEN_SHIFT", EWM_CTRL_EWMEN_SHIFT, SHIFT(0)},
	{"EWM_CTRL_ASSIN_MASK", EWM_CTRL_ASSIN_MASK, MASK(1,1)},
	{"EWM_CTRL_ASSIN_SHIFT", EWM_CTRL_ASSIN_SHIFT, SHIFT(1)},
	{"EWM_CTRL_INEN_MASK", EWM_CTRL_INEN_MASK, MASK(2,1)},
	{"EWM_CTRL_INEN_SHIFT", EWM_CTRL_INEN_SHIFT, SHIFT(2)},
	{"EWM_CTRL_INTEN_MASK", EWM_CTRL_INTEN_MASK, MASK(3,1)},
	{"EWM_CTRL_INTEN_SHIFT", EWM_CTRL_INTEN_SHIFT, SHIFT(3)},
	{"EWM_SERV_SERVICE_MASK", EWM_SERV_SERVICE_MASK, MASK(0,8)},
	{"EWM_SERV_SERVICE_SHIFT", EWM_SERV_SERVICE_SHIFT, SHIFT(0)},
	{"EWM_SERV_SERVICE_VALUE", EWM_SERV_SERVICE(1), SHIFT_VALUE(0)},
	{"EWM_CMPL_COMPAREL_MASK", EWM_CMPL_COMPAREL_MASK, MASK(0,8)},
	{"EWM_CMPL_COMPAREL_SHIFT", EWM_CMPL_COMPAREL_SHIFT, SHIFT(0)},
	{"EWM_CMPL_COMPAREL_VALUE", EWM_CMPL_COMPAREL(1), SHIFT_VALUE(0)},
	{"EWM_CMPH_COMPAREH_MASK", EWM_CMPH_COMPAREH_MASK, MASK(0,8)},
	{"EWM_CMPH_COMPAREH_SHIFT", EWM_CMPH_COMPAREH_SHIFT, SHIFT(0)},
	{"EWM_CMPH_COMPAREH_VALUE", EWM_CMPH_COMPAREH(1), SHIFT_VALUE(0)},
	{"FTFE_FlashConfig_BACKKEY3_KEY_MASK", FTFE_FlashConfig_BACKKEY3_KEY_MASK, MASK(0,8)},
	{"FTFE_FlashConfig_BACKKEY3_KEY_SHIFT", FTFE_FlashConfig_BACKKEY3_KEY_SHIFT, SHIFT(0)},
	{"FTFE_FlashConfig_BACKKEY3_KEY_VALUE", FTFE_FlashConfig_BACKKEY3_KEY(1), SHIFT_VALUE(0)},
	{"FTFE_FlashConfig_BACKKEY2_KEY_MASK", FTFE_FlashConfig_BACKKEY2_KEY_MASK, MASK(0,8)},
	{"FTFE_FlashConfig_BACKKEY2_KEY_SHIFT", FTFE_FlashConfig_BACKKEY2_KEY_SHIFT, SHIFT(0)},
	{"FTFE_FlashConfig_BACKKEY2_KEY_VALUE", FTFE_FlashConfig_BACKKEY2_KEY(1), SHIFT_VALUE(0)},
	{"FTFE_FlashConfig_BACKKEY1_KEY_MASK", FTFE_FlashConfig_BACKKEY1_KEY_MASK, MASK(0,8)},
	{"FTFE_FlashConfig_BACKKEY1_KEY_SHIFT", FTFE_FlashConfig_BACKKEY1_KEY_SHIFT, SHIFT(0)},
	{"FTFE_FlashConfig_BACKKEY1_KEY_VALUE", FTFE_FlashConfig_BACKKEY1_KEY(1), SHIFT_VALUE(0)},
	{"FTFE_FlashConfig_BACKKEY0_KEY_MASK", FTFE_FlashConfig_BACKKEY0_KEY_MASK, MASK(0,8)},
	{"FTFE_FlashConfig_BACKKEY0_KEY_SHIFT", FTFE_FlashConfig_BACKKEY0_KEY_SHIFT, SHIFT(0)},
	{"FTFE_FlashConfig_BACKKEY0_KEY_VALUE", FTFE_FlashConfig_BACKKEY0_KEY(1), SHIFT_VALUE(0)},
	{"FTFE_FlashConfig_BACKKEY7_KEY_MASK", FTFE_FlashConfig_BACKKEY7_KEY_MASK, MASK(0,8)},
	{"FTFE_FlashConfig_BACKKEY7_KEY_SHIFT", FTFE_FlashConfig_BACKKEY7_KEY_SHIFT, SHIFT(0)},
	{"FTFE_FlashConfig_BACKKEY7_KEY_VALUE", FTFE_FlashConfig_BACKKEY7_KEY(1), SHIFT_VALUE(0)},
	{"FTFE_FlashConfig_BACKKEY6_KEY_MASK", FTFE_FlashConfig_BACKKEY6_KEY_MASK, MASK(0,8)},
	{"FTFE_FlashConfig_BACKKEY6_KEY_SHIFT", FTFE_FlashConfig_BACKKEY6_KEY_SHIFT, SHIFT(0)},
	{"FTFE_FlashConfig_BACKKEY6_KEY_VALUE", FTFE_FlashConfig_BACKKEY6_KEY(1), SHIFT_VALUE(0)},
	{"FTFE_FlashConfig_BACKKEY5_KEY_MASK", FTFE_FlashConfig_BACKKEY5_KEY_MASK, MASK(0,8)},
	{"FTFE_FlashConfig_BACKKEY5_KEY_SHIFT", FTFE_FlashConfig_BACKKEY5_KEY_SHIFT, SHIFT(0)},
	{"FTFE_FlashConfig_BACKKEY5_KEY_VALUE", FTFE_FlashConfig_BACKKEY5_KEY(1), SHIFT_VALUE(0)},
	{"FTFE_FlashConfig_BACKKEY4_KEY_MASK", FTFE_FlashConfig_BACKKEY4_KEY_MASK, MASK(0,8)},
	{"FTFE_FlashConfig_BACKKEY4_KEY_SHIFT", FTFE_FlashConfig_BACKKEY4_KEY_SHIFT, SHIFT(0)},
	{"FTFE_FlashConfig_BACKKEY4_KEY_VALUE", FTFE_FlashConfig_BACKKEY4_KEY(1), SHIFT_VALUE(0)},
	{"FTFE_FlashConfig_FSEC_SEC_MASK", FTFE_FlashConfig_FSEC_SEC_MASK, MASK(0,2)},
	{"FTFE_FlashConfig_FSEC_SEC_SHIFT", FTFE_FlashConfig_FSEC_SEC_SHIFT, SHIFT(0)},
	{"FTFE_FlashConfig_FSEC_SEC_VALUE", FTFE_FlashConfig_FSEC_SEC(1), SHIFT_VALUE(0)},
	{"FTFE_FlashConfig_FSEC_KEYEN_MASK", FTFE_FlashConfig_FSEC_KEYEN_MASK, MASK(6,2)},
	{"FTFE_FlashConfig_FSEC_KEYEN_SHIFT", FTFE_FlashConfig_FSEC_KEYEN_SHIFT, SHIFT(6)},
	{"FTFE_FlashConfig_FSEC_KEYEN_VALUE", FTFE_FlashConfig_FSEC_KEYEN(1), SHIFT_VALUE(6)},
	{"FTFE_FlashConfig_FPROT3_PROT_MASK", FTFE_FlashConfig_FPROT3_PROT_MASK, MASK(0,8)},
	{"FTFE_FlashConfig_FPROT3_PROT_SHIFT", FTFE_FlashConfig_FPROT3_PROT_SHIFT, SHIFT(0)},
	{"FTFE_FlashConfig_FPROT3_PROT_VALUE", FTFE_FlashConfig_FPROT3_PROT(1), SHIFT_VALUE(0)},
	{"FTFE_FlashConfig_FPROT2_PROT_MASK", FTFE_FlashConfig_FPROT2_PROT_MASK, MASK(0,8)},
	{"FTFE_FlashConfig_FPROT2_PROT_SHIFT", FTFE_FlashConfig_FPROT2_PROT_SHIFT, SHIFT(0)},
	{"FTFE_FlashConfig_FPROT2_PROT_VALUE", FTFE_FlashConfig_FPROT2_PROT(1), SHIFT_VALUE(0)},
	{"FTFE_FlashConfig_FPROT1_PROT_MASK", FTFE_FlashConfig_FPROT1_PROT_MASK, MASK(0,8)},
	{"FTFE_FlashConfig_FPROT1_PROT_SHIFT", FTFE_FlashConfig_FPROT1_PROT_SHIFT, SHIFT(0)},
	{"FTFE_FlashConfig_FPROT1_PROT_VALUE", FTFE_FlashConfig_FPROT1_PROT(1), SHIFT_VALUE(0)},
	{"FTFE_FlashConfig_FPROT0_PROT_MASK", FTFE_FlashConfig_FPROT0_PROT_MASK, MASK(0,8)},
	{"FTFE_FlashConfig_FPROT0_PROT_SHIFT", FTFE_FlashConfig_FPROT0_PROT_SHIFT, SHIFT(0)},
	{"FTFE_FlashConfig_FPROT0_PROT_VALUE", FTFE_FlashConfig_FPROT0_PROT(1), SHIFT_VALUE(0)},
	{"FTFE_FlashConfig_FSEC_FSLACC_MASK", FTFE_FlashConfig_FSEC_FSLACC_MASK, MASK(2,2)},
	{"FTFE_FlashConfig_FSEC_FSLACC_SHIFT", FTFE_FlashConfig_FSEC_FSLACC_SHIFT, SHIFT(2)},
	{"FTFE_FlashConfig_FSEC_FSLACC_VALUE", FTFE_FlashConfig_FSEC_FSLACC(1), SHIFT_VALUE(2)},
	{"FTFE_FlashConfig_FSEC_MEEN_MASK", FTFE_FlashConfig_FSEC_MEEN_MASK, MASK(4,2)},
	{"FTFE_FlashConfig_FSEC_MEEN_SHIFT", FTFE_FlashConfig_FSEC_MEEN_SHIFT, SHIFT(4)},
	{"FTFE_FlashConfig_FSEC_MEEN_VALUE", FTFE_FlashConfig_FSEC_MEEN(1), SHIFT_VALUE(4)},
	{"FTFE_FlashConfig_FOPT_LPBOOT_MASK", FTFE_FlashConfig_FOPT_LPBOOT_MASK, MASK(0,1)},
	{"FTFE_FlashConfig_FOPT_LPBOOT_SHIFT", FTFE_FlashConfig_FOPT_LPBOOT_SHIFT, SHIFT(0)},
	{"FTFE_FlashConfig_FOPT_EZPORT_DIS_MASK", FTFE_FlashConfig_FOPT_EZPORT_DIS_MASK, MASK(1,1)},
	{"FTFE_FlashConfig_FOPT_EZPORT_DIS_SHIFT", FTFE_FlashConfig_FOPT_EZPORT_DIS_SHIFT, SHIFT(1)},
	{"FTFE_FlashConfig_FEPROT_EPROT_MASK", FTFE_FlashConfig_FEPROT_EPROT_MASK, MASK(0,8)},
	{"FTFE_FlashConfig_FEPROT_EPROT_SHIFT", FTFE_FlashConfig_FEPROT_EPROT_SHIFT, SHIFT(0)},
	{"FTFE_FlashConfig_FEPROT_EPROT_VALUE", FTFE_FlashConfig_FEPROT_EPROT(1), SHIFT_VALUE(0)},
	{"FTFE_FlashConfig_FDPROT_DPROT_MASK", FTFE_FlashConfig_FDPROT_DPROT_MASK, MASK(0,8)},
	{"FTFE_FlashConfig_FDPROT_DPROT_SHIFT", FTFE_FlashConfig_FDPROT_DPROT_SHIFT, SHIFT(0)},
	{"FTFE_FlashConfig_FDPROT_DPROT_VALUE", FTFE_FlashConfig_FDPROT_DPROT(1), SHIFT_VALUE(0)},
	{"WDOG_STCTRLH_WDOGEN_MASK", WDOG_STCTRLH_WDOGEN_MASK, MASK(0,1)},
	{"WDOG_STCTRLH_WDOGEN_SHIFT", WDOG_STCTRLH_WDOGEN_SHIFT, SHIFT(0)},
	{"WDOG_STCTRLH_CLKSRC_MASK", WDOG_STCTRLH_CLKSRC_MASK, MASK(1,1)},
	{"WDOG_STCTRLH_CLKSRC_SHIFT", WDOG_STCTRLH_CLKSRC_SHIFT, SHIFT(1)},
	{"WDOG_STCTRLH_IRQRSTEN_MASK", WDOG_STCTRLH_IRQRSTEN_MASK, MASK(2,1)},
	{"WDOG_STCTRLH_IRQRSTEN_SHIFT", WDOG_STCTRLH_IRQRSTEN_SHIFT, SHIFT(2)},
	{"WDOG_STCTRLH_WINEN_MASK", WDOG_STCTRLH_WINEN_MASK, MASK(3,1)},
	{"WDOG_STCTRLH_WINEN_SHIFT", WDOG_STCTRLH_WINEN_SHIFT, SHIFT(3)},
	{"WDOG_STCTRLH_ALLOWUPDATE_MASK", WDOG_STCTRLH_ALLOWUPDATE_MASK, MASK(4,1)},
	{"WDOG_STCTRLH_ALLOWUPDATE_SHIFT", WDOG_STCTRLH_ALLOWUPDATE_SHIFT, SHIFT(4)},
	{"WDOG_STCTRLH_DBGEN_MASK", WDOG_STCTRLH_DBGEN_MASK, MASK(5,1)},
	{"WDOG_STCTRLH_DBGEN_SHIFT", WDOG_STCTRLH_DBGEN_SHIFT, SHIFT(5)},
	{"WDOG_STCTRLH_STOPEN_MASK", WDOG_STCTRLH_STOPEN_MASK, MASK(6,1)},
	{"WDOG_STCTRLH_STOPEN_SHIFT", WDOG_STCTRLH_STOPEN_SHIFT, SHIFT(6)},
	{"WDOG_STCTRLH_TESTWDOG_MASK", WDOG_STCTRLH_TESTWDOG_MASK, MASK(10,1)},
	{"WDOG_STCTRLH_TESTWDOG_SHIFT", WDOG_STCTRLH_TESTWDOG_SHIFT, SHIFT(10)},
	{"WDOG_STCTRLH_TESTSEL_MASK", WDOG_STCTRLH_TESTSEL_MASK, MASK(11,1)},
	{"WDOG_STCTRLH_TESTSEL_SHIFT", WDOG_STCTRLH_TESTSEL_SHIFT, SHIFT(11)},
	{"WDOG_STCTRLH_BYTESEL_MASK", WDOG_STCTRLH_BYTESEL_MASK, MASK(12,2)},
	{"WDOG_STCTRLH_BYTESEL_SHIFT", WDOG_STCTRLH_BYTESEL_SHIFT, SHIFT(12)},
	{"WDOG_STCTRLH_BYTESEL_VALUE", WDOG_STCTRLH_BYTESEL(1), SHIFT_VALUE(12)},
	{"WDOG_STCTRLH_DISTESTWDOG_MASK", WDOG_STCTRLH_DISTESTWDOG_MASK, MASK(14,1)},
	{"WDOG_STCTRLH_DISTESTWDOG_SHIFT", WDOG_STCTRLH_DISTESTWDOG_SHIFT, SHIFT(14)},
	{"WDOG_STCTRLL_INTFLG_MASK", WDOG_STCTRLL_INTFLG_MASK, MASK(15,1)},
	{"WDOG_STCTRLL_INTFLG_SHIFT", WDOG_STCTRLL_INTFLG_SHIFT, SHIFT(15)},
	{"WDOG_TOVALH_TOVALHIGH_MASK", WDOG_TOVALH_TOVALHIGH_MASK, MASK(0,16)},
	{"WDOG_TOVALH_TOVALHIGH_SHIFT", WDOG_TOVALH_TOVALHIGH_SHIFT, SHIFT(0)},
	{"WDOG_TOVALH_TOVALHIGH_VALUE", WDOG_TOVALH_TOVALHIGH(1), SHIFT_VALUE(0)},
	{"WDOG_TOVALL_TOVALLOW_MASK", WDOG_TOVALL_TOVALLOW_MASK, MASK(0,16)},
	{"WDOG_TOVALL_TOVALLOW_SHIFT", WDOG_TOVALL_TOVALLOW_SHIFT, SHIFT(0)},
	{"WDOG_TOVALL_TOVALLOW_VALUE", WDOG_TOVALL_TOVALLOW(1), SHIFT_VALUE(0)},
	{"WDOG_WINH_WINHIGH_MASK", WDOG_WINH_WINHIGH_MASK, MASK(0,16)},
	{"WDOG_WINH_WINHIGH_SHIFT", WDOG_WINH_WINHIGH_SHIFT, SHIFT(0)},
	{"WDOG_WINH_WINHIGH_VALUE", WDOG_WINH_WINHIGH(1), SHIFT_VALUE(0)},
	{"WDOG_WINL_WINLOW_MASK", WDOG_WINL_WINLOW_MASK, MASK(0,16)},
	{"WDOG_WINL_WINLOW_SHIFT", WDOG_WINL_WINLOW_SHIFT, SHIFT(0)},
	{"WDOG_WINL_WINLOW_VALUE", WDOG_WINL_WINLOW(1), SHIFT_VALUE(0)},
	{"WDOG_REFRESH_WDOGREFRESH_MASK", WDOG_REFRESH_WDOGREFRESH_MASK, MASK(0,16)},
	{"WDOG_REFRESH_WDOGREFRESH_SHIFT", WDOG_REFRESH_WDOGREFRESH_SHIFT, SHIFT(0)},
	{"WDOG_REFRESH_WDOGREFRESH_VALUE", WDOG_REFRESH_WDOGREFRESH(1), SHIFT_VALUE(0)},
	{"WDOG_UNLOCK_WDOGUNLOCK_MASK", WDOG_UNLOCK_WDOGUNLOCK_MASK, MASK(0,16)},
	{"WDOG_UNLOCK_WDOGUNLOCK_SHIFT", WDOG_UNLOCK_WDOGUNLOCK_SHIFT, SHIFT(0)},
	{"WDOG_UNLOCK_WDOGUNLOCK_VALUE", WDOG_UNLOCK_WDOGUNLOCK(1), SHIFT_VALUE(0)},
	{"WDOG_TMROUTH_TIMEROUTHIGH_MASK", WDOG_TMROUTH_TIMEROUTHIGH_MASK, MASK(0,16)},
	{"WDOG_TMROUTH_TIMEROUTHIGH_SHIFT", WDOG_TMROUTH_TIMEROUTHIGH_SHIFT, SHIFT(0)},
	{"WDOG_TMROUTH_TIMEROUTHIGH_VALUE", WDOG_TMROUTH_TIMEROUTHIGH(1), SHIFT_VALUE(0)},
	{"WDOG_TMROUTL_TIMEROUTLOW_MASK", WDOG_TMROUTL_TIMEROUTLOW_MASK, MASK(0,16)},
	{"WDOG_TMROUTL_TIMEROUTLOW_SHIFT", WDOG_TMROUTL_TIMEROUTLOW_SHIFT, SHIFT(0)},
	{"WDOG_TMROUTL_TIMEROUTLOW_VALUE", WDOG_TMROUTL_TIMEROUTLOW(1), SHIFT_VALUE(0)},
	{"WDOG_RSTCNT_RSTCNT_MASK", WDOG_RSTCNT_RSTCNT_MASK, MASK(0,16)},
	{"WDOG_RSTCNT_RSTCNT_SHIFT", WDOG_RSTCNT_RSTCNT_SHIFT, SHIFT(0)},
	{"WDOG_RSTCNT_RSTCNT_VALUE", WDOG_RSTCNT_RSTCNT(1), SHIFT_VALUE(0)},
	{"WDOG_PRESC_PRESCVAL_MASK", WDOG_PRESC_PRESCVAL_MASK, MASK(8,3)},
	{"WDOG_PRESC_PRESCVAL_SHIFT", WDOG_PRESC_PRESCVAL_SHIFT, SHIFT(8)},
	{"WDOG_PRESC_PRESCVAL_VALUE", WDOG_PRESC_PRESCVAL(1), SHIFT_VALUE(8)},
	{"WDOG_STCTRLH_WAITEN_MASK", WDOG_STCTRLH_WAITEN_MASK, MASK(7,1)},
	{"WDOG_STCTRLH_WAITEN_SHIFT", WDOG_STCTRLH_WAITEN_SHIFT, SHIFT(7)},
	{"AXBS_PRS_M0_MASK", AXBS_PRS_M0_MASK, MASK(0,3)},
	{"AXBS_PRS_M0_SHIFT", AXBS_PRS_M0_SHIFT, SHIFT(0)},
	{"AXBS_PRS_M0_VALUE", AXBS_PRS_M0(1), SHIFT_VALUE(0)},
	{"AXBS_PRS_M1_MASK", AXBS_PRS_M1_MASK, MASK(4,3)},
	{"AXBS_PRS_M1_SHIFT", AXBS_PRS_M1_SHIFT, SHIFT(4)},
	{"AXBS_PRS_M1_VALUE", AXBS_PRS_M1(1), SHIFT_VALUE(4)},
	{"AXBS_PRS_M2_MASK", AXBS_PRS_M2_MASK, MASK(8,3)},
	{"AXBS_PRS_M2_SHIFT", AXBS_PRS_M2_SHIFT, SHIFT(8)},
	{"AXBS_PRS_M2_VALUE", AXBS_PRS_M2(1), SHIFT_VALUE(8)},
	{"AXBS_PRS_M3_MASK", AXBS_PRS_M3_MASK, MASK(12,3)},
	{"AXBS_PRS_M3_SHIFT", AXBS_PRS_M3_SHIFT, SHIFT(12)},
	{"AXBS_PRS_M3_VALUE", AXBS_PRS_M3(1), SHIFT_VALUE(12)},
	{"AXBS_PRS_M4_MASK", AXBS_PRS_M4_MASK, MASK(16,3)},
	{"AXBS_PRS_M4_SHIFT", AXBS_PRS_M4_SHIFT, SHIFT(16)},
	{"AXBS_PRS_M4_VALUE", AXBS_PRS_M4(1), SHIFT_VALUE(16)},
	{"AXBS_PRS_M5_MASK", AXBS_PRS_M5_MASK, MASK(20,3)},
	{"AXBS_PRS_M5_SHIFT", AXBS_PRS_M5_SHIFT, SHIFT(20)},
	{"AXBS_PRS_M5_VALUE", AXBS_PRS_M5(1), SHIFT_VALUE(20)},
	{"AXBS_CRS_PARK_MASK", AXBS_CRS_PARK_MASK, MASK(0,3)},
	{"AXBS_CRS_PARK_SHIFT", AXBS_CRS_PARK_SHIFT, SHIFT(0)},
	{"AXBS_CRS_PARK_VALUE", AXBS_CRS_PARK(1), SHIFT_VALUE(0)},
	{"AXBS_CRS_PCTL_MASK", AXBS_CRS_PCTL_MASK, MASK(4,2)},
	{"AXBS_CRS_PCTL_SHIFT", AXBS_CRS_PCTL_SHIFT, SHIFT(4)},
	{"AXBS_CRS_PCTL_VALUE", AXBS_CRS_PCTL(1), SHIFT_VALUE(4)},
	{"AXBS_CRS_ARB_MASK", AXBS_CRS_ARB_MASK, MASK(8,2)},
	{"AXBS_CRS_ARB_SHIFT", AXBS_CRS_ARB_SHIFT, SHIFT(8)},
	{"AXBS_CRS_ARB_VALUE", AXBS_CRS_ARB(1), SHIFT_VALUE(8)},
	{"AXBS_CRS_HLP_MASK", AXBS_CRS_HLP_MASK, MASK(30,1)},
	{"AXBS_CRS_HLP_SHIFT", AXBS_CRS_HLP_SHIFT, SHIFT(30)},
	{"AXBS_CRS_RO_MASK", AXBS_CRS_RO_MASK, MASK(31,1)},
	{"AXBS_CRS_RO_SHIFT", AXBS_CRS_RO_SHIFT, SHIFT(31)},
	{"AXBS_MGPCR_AULB_MASK", AXBS_MGPCR_AULB_MASK, MASK(0,3)},
	{"AXBS_MGPCR_AULB_SHIFT", AXBS_MGPCR_AULB_SHIFT, SHIFT(0)},
	{"AXBS_MGPCR_AULB_VALUE", AXBS_MGPCR_AULB(1), SHIFT_VALUE(0)},
	{"CMT_DMA_DMA_MASK", CMT_DMA_DMA_MASK, MASK(0,1)},
	{"CMT_DMA_DMA_SHIFT", CMT_DMA_DMA_SHIFT, SHIFT(0)},
	{"CMT_CGH1_PH_MASK", CMT_CGH1_PH_MASK, MASK(0,8)},
	{"CMT_CGH1_PH_SHIFT", CMT_CGH1_PH_SHIFT, SHIFT(0)},
	{"CMT_CGH1_PH_VALUE", CMT_CGH1_PH(1), SHIFT_VALUE(0)},
	{"CMT_CGL1_PL_MASK", CMT_CGL1_PL_MASK, MASK(0,8)},
	{"CMT_CGL1_PL_SHIFT", CMT_CGL1_PL_SHIFT, SHIFT(0)},
	{"CMT_CGL1_PL_VALUE", CMT_CGL1_PL(1), SHIFT_VALUE(0)},
	{"CMT_CGH2_SH_MASK", CMT_CGH2_SH_MASK, MASK(0,8)},
	{"CMT_CGH2_SH_SHIFT", CMT_CGH2_SH_SHIFT, SHIFT(0)},
	{"CMT_CGH2_SH_VALUE", CMT_CGH2_SH(1), SHIFT_VALUE(0)},
	{"CMT_CGL2_SL_MASK", CMT_CGL2_SL_MASK, MASK(0,8)},
	{"CMT_CGL2_SL_SHIFT", CMT_CGL2_SL_SHIFT, SHIFT(0)},
	{"CMT_CGL2_SL_VALUE", CMT_CGL2_SL(1), SHIFT_VALUE(0)},
	{"CMT_OC_IROPEN_MASK", CMT_OC_IROPEN_MASK, MASK(5,1)},
	{"CMT_OC_IROPEN_SHIFT", CMT_OC_IROPEN_SHIFT, SHIFT(5)},
	{"CMT_OC_CMTPOL_MASK", CMT_OC_CMTPOL_MASK, MASK(6,1)},
	{"CMT_OC_CMTPOL_SHIFT", CMT_OC_CMTPOL_SHIFT, SHIFT(6)},
	{"CMT_OC_IROL_MASK", CMT_OC_IROL_MASK, MASK(7,1)},
	{"CMT_OC_IROL_SHIFT", CMT_OC_IROL_SHIFT, SHIFT(7)},
	{"CMT_MSC_MCGEN_MASK", CMT_MSC_MCGEN_MASK, MASK(0,1)},
	{"CMT_MSC_MCGEN_SHIFT", CMT_MSC_MCGEN_SHIFT, SHIFT(0)},
	{"CMT_MSC_EOCIE_MASK", CMT_MSC_EOCIE_MASK, MASK(1,1)},
	{"CMT_MSC_EOCIE_SHIFT", CMT_MSC_EOCIE_SHIFT, SHIFT(1)},
	{"CMT_MSC_FSK_MASK", CMT_MSC_FSK_MASK, MASK(2,1)},
	{"CMT_MSC_FSK_SHIFT", CMT_MSC_FSK_SHIFT, SHIFT(2)},
	{"CMT_MSC_BASE_MASK", CMT_MSC_BASE_MASK, MASK(3,1)},
	{"CMT_MSC_BASE_SHIFT", CMT_MSC_BASE_SHIFT, SHIFT(3)},
	{"CMT_MSC_EXSPC_MASK", CMT_MSC_EXSPC_MASK, MASK(4,1)},
	{"CMT_MSC_EXSPC_SHIFT", CMT_MSC_EXSPC_SHIFT, SHIFT(4)},
	{"CMT_MSC_CMTDIV_MASK", CMT_MSC_CMTDIV_MASK, MASK(5,2)},
	{"CMT_MSC_CMTDIV_SHIFT", CMT_MSC_CMTDIV_SHIFT, SHIFT(5)},
	{"CMT_MSC_CMTDIV_VALUE", CMT_MSC_CMTDIV(1), SHIFT_VALUE(5)},
	{"CMT_MSC_EOCF_MASK", CMT_MSC_EOCF_MASK, MASK(7,1)},
	{"CMT_MSC_EOCF_SHIFT", CMT_MSC_EOCF_SHIFT, SHIFT(7)},
	{"CMT_PPS_PPSDIV_MASK", CMT_PPS_PPSDIV_MASK, MASK(0,4)},
	{"CMT_PPS_PPSDIV_SHIFT", CMT_PPS_PPSDIV_SHIFT, SHIFT(0)},
	{"CMT_PPS_PPSDIV_VALUE", CMT_PPS_PPSDIV(1), SHIFT_VALUE(0)},
	{"CMT_CMD1_MB_MASK", CMT_CMD1_MB_MASK, MASK(0,8)},
	{"CMT_CMD1_MB_SHIFT", CMT_CMD1_MB_SHIFT, SHIFT(0)},
	{"CMT_CMD1_MB_VALUE", CMT_CMD1_MB(1), SHIFT_VALUE(0)},
	{"CMT_CMD2_MB_MASK", CMT_CMD2_MB_MASK, MASK(0,8)},
	{"CMT_CMD2_MB_SHIFT", CMT_CMD2_MB_SHIFT, SHIFT(0)},
	{"CMT_CMD2_MB_VALUE", CMT_CMD2_MB(1), SHIFT_VALUE(0)},
	{"CMT_CMD3_SB_MASK", CMT_CMD3_SB_MASK, MASK(0,8)},
	{"CMT_CMD3_SB_SHIFT", CMT_CMD3_SB_SHIFT, SHIFT(0)},
	{"CMT_CMD3_SB_VALUE", CMT_CMD3_SB(1), SHIFT_VALUE(0)},
	{"CMT_CMD4_SB_MASK", CMT_CMD4_SB_MASK, MASK(0,8)},
	{"CMT_CMD4_SB_SHIFT", CMT_CMD4_SB_SHIFT, SHIFT(0)},
	{"CMT_CMD4_SB_VALUE", CMT_CMD4_SB(1), SHIFT_VALUE(0)},
	{"MPU_CESR_VLD_MASK", MPU_CESR_VLD_MASK, MASK(0,1)},
	{"MPU_CESR_VLD_SHIFT", MPU_CESR_VLD_SHIFT, SHIFT(0)},
	{"MPU_WORD_VLD_MASK", MPU_WORD_VLD_MASK, MASK(0,1)},
	{"MPU_WORD_VLD_SHIFT", MPU_WORD_VLD_SHIFT, SHIFT(0)},
	{"MPU_CESR_NRGD_MASK", MPU_CESR_NRGD_MASK, MASK(8,4)},
	{"MPU_CESR_NRGD_SHIFT", MPU_CESR_NRGD_SHIFT, SHIFT(8)},
	{"MPU_CESR_NRGD_VALUE", MPU_CESR_NRGD(1), SHIFT_VALUE(8)},
	{"MPU_CESR_NSP_MASK", MPU_CESR_NSP_MASK, MASK(12,4)},
	{"MPU_CESR_NSP_SHIFT", MPU_CESR_NSP_SHIFT, SHIFT(12)},
	{"MPU_CESR_NSP_VALUE", MPU_CESR_NSP(1), SHIFT_VALUE(12)},
	{"MPU_CESR_HRL_MASK", MPU_CESR_HRL_MASK, MASK(16,4)},
	{"MPU_CESR_HRL_SHIFT", MPU_CESR_HRL_SHIFT, SHIFT(16)},
	{"MPU_CESR_HRL_VALUE", MPU_CESR_HRL(1), SHIFT_VALUE(16)},
	{"MPU_EAR_EADDR_MASK", MPU_EAR_EADDR_MASK, MASK(0,32)},
	{"MPU_EAR_EADDR_SHIFT", MPU_EAR_EADDR_SHIFT, SHIFT(0)},
	{"MPU_EAR_EADDR_VALUE", MPU_EAR_EADDR(1), SHIFT_VALUE(0)},
	{"MPU_EDR_ERW_MASK", MPU_EDR_ERW_MASK, MASK(0,1)},
	{"MPU_EDR_ERW_SHIFT", MPU_EDR_ERW_SHIFT, SHIFT(0)},
	{"MPU_EDR_EATTR_MASK", MPU_EDR_EATTR_MASK, MASK(1,3)},
	{"MPU_EDR_EATTR_SHIFT", MPU_EDR_EATTR_SHIFT, SHIFT(1)},
	{"MPU_EDR_EATTR_VALUE", MPU_EDR_EATTR(1), SHIFT_VALUE(1)},
	{"MPU_EDR_EMN_MASK", MPU_EDR_EMN_MASK, MASK(4,4)},
	{"MPU_EDR_EMN_SHIFT", MPU_EDR_EMN_SHIFT, SHIFT(4)},
	{"MPU_EDR_EMN_VALUE", MPU_EDR_EMN(1), SHIFT_VALUE(4)},
	{"MPU_EDR_EPID_MASK", MPU_EDR_EPID_MASK, MASK(8,8)},
	{"MPU_EDR_EPID_SHIFT", MPU_EDR_EPID_SHIFT, SHIFT(8)},
	{"MPU_EDR_EPID_VALUE", MPU_EDR_EPID(1), SHIFT_VALUE(8)},
	{"MPU_EDR_EACD_MASK", MPU_EDR_EACD_MASK, MASK(16,16)},
	{"MPU_EDR_EACD_SHIFT", MPU_EDR_EACD_SHIFT, SHIFT(16)},
	{"MPU_EDR_EACD_VALUE", MPU_EDR_EACD(1), SHIFT_VALUE(16)},
	{"MPU_WORD_SRTADDR_MASK", MPU_WORD_SRTADDR_MASK, MASK(5,27)},
	{"MPU_WORD_SRTADDR_SHIFT", MPU_WORD_SRTADDR_SHIFT, SHIFT(5)},
	{"MPU_WORD_SRTADDR_VALUE", MPU_WORD_SRTADDR(1), SHIFT_VALUE(5)},
	{"MPU_WORD_ENDADDR_MASK", MPU_WORD_ENDADDR_MASK, MASK(5,27)},
	{"MPU_WORD_ENDADDR_SHIFT", MPU_WORD_ENDADDR_SHIFT, SHIFT(5)},
	{"MPU_WORD_ENDADDR_VALUE", MPU_WORD_ENDADDR(1), SHIFT_VALUE(5)},
	{"MPU_WORD_M0UM_MASK", MPU_WORD_M0UM_MASK, MASK(0,3)},
	{"MPU_WORD_M0UM_SHIFT", MPU_WORD_M0UM_SHIFT, SHIFT(0)},
	{"MPU_WORD_M0UM_VALUE", MPU_WORD_M0UM(1), SHIFT_VALUE(0)},
	{"MPU_RGDAAC_M0UM_MASK", MPU_RGDAAC_M0UM_MASK, MASK(0,3)},
	{"MPU_RGDAAC_M0UM_SHIFT", MPU_RGDAAC_M0UM_SHIFT, SHIFT(0)},
	{"MPU_RGDAAC_M0UM_VALUE", MPU_RGDAAC_M0UM(1), SHIFT_VALUE(0)},
	{"MPU_WORD_M0SM_MASK", MPU_WORD_M0SM_MASK, MASK(3,2)},
	{"MPU_WORD_M0SM_SHIFT", MPU_WORD_M0SM_SHIFT, SHIFT(3)},
	{"MPU_WORD_M0SM_VALUE", MPU_WORD_M0SM(1), SHIFT_VALUE(3)},
	{"MPU_RGDAAC_M0SM_MASK", MPU_RGDAAC_M0SM_MASK, MASK(3,2)},
	{"MPU_RGDAAC_M0SM_SHIFT", MPU_RGDAAC_M0SM_SHIFT, SHIFT(3)},
	{"MPU_RGDAAC_M0SM_VALUE", MPU_RGDAAC_M0SM(1), SHIFT_VALUE(3)},
	{"MPU_WORD_M0PE_MASK", MPU_WORD_M0PE_MASK, MASK(5,1)},
	{"MPU_WORD_M0PE_SHIFT", MPU_WORD_M0PE_SHIFT, SHIFT(5)},
	{"MPU_RGDAAC_M0PE_MASK", MPU_RGDAAC_M0PE_MASK, MASK(5,1)},
	{"MPU_RGDAAC_M0PE_SHIFT", MPU_RGDAAC_M0PE_SHIFT, SHIFT(5)},
	{"MPU_WORD_M1UM_MASK", MPU_WORD_M1UM_MASK, MASK(6,3)},
	{"MPU_WORD_M1UM_SHIFT", MPU_WORD_M1UM_SHIFT, SHIFT(6)},
	{"MPU_WORD_M1UM_VALUE", MPU_WORD_M1UM(1), SHIFT_VALUE(6)},
	{"MPU_RGDAAC_M1UM_MASK", MPU_RGDAAC_M1UM_MASK, MASK(6,3)},
	{"MPU_RGDAAC_M1UM_SHIFT", MPU_RGDAAC_M1UM_SHIFT, SHIFT(6)},
	{"MPU_RGDAAC_M1UM_VALUE", MPU_RGDAAC_M1UM(1), SHIFT_VALUE(6)},
	{"MPU_WORD_M1SM_MASK", MPU_WORD_M1SM_MASK, MASK(9,2)},
	{"MPU_WORD_M1SM_SHIFT", MPU_WORD_M1SM_SHIFT, SHIFT(9)},
	{"MPU_WORD_M1SM_VALUE", MPU_WORD_M1SM(1), SHIFT_VALUE(9)},
	{"MPU_RGDAAC_M1SM_MASK", MPU_RGDAAC_M1SM_MASK, MASK(9,2)},
	{"MPU_RGDAAC_M1SM_SHIFT", MPU_RGDAAC_M1SM_SHIFT, SHIFT(9)},
	{"MPU_RGDAAC_M1SM_VALUE", MPU_RGDAAC_M1SM(1), SHIFT_VALUE(9)},
	{"MPU_WORD_M1PE_MASK", MPU_WORD_M1PE_MASK, MASK(11,1)},
	{"MPU_WORD_M1PE_SHIFT", MPU_WORD_M1PE_SHIFT, SHIFT(11)},
	{"MPU_RGDAAC_M1PE_MASK", MPU_RGDAAC_M1PE_MASK, MASK(11,1)},
	{"MPU_RGDAAC_M1PE_SHIFT", MPU_RGDAAC_M1PE_SHIFT, SHIFT(11)},
	{"MPU_WORD_M2UM_MASK", MPU_WORD_M2UM_MASK, MASK(12,3)},
	{"MPU_WORD_M2UM_SHIFT", MPU_WORD_M2UM_SHIFT, SHIFT(12)},
	{"MPU_WORD_M2UM_VALUE", MPU_WORD_M2UM(1), SHIFT_VALUE(12)},
	{"MPU_RGDAAC_M2UM_MASK", MPU_RGDAAC_M2UM_MASK, MASK(12,3)},
	{"MPU_RGDAAC_M2UM_SHIFT", MPU_RGDAAC_M2UM_SHIFT, SHIFT(12)},
	{"MPU_RGDAAC_M2UM_VALUE", MPU_RGDAAC_M2UM(1), SHIFT_VALUE(12)},
	{"MPU_WORD_M2SM_MASK", MPU_WORD_M2SM_MASK, MASK(15,2)},
	{"MPU_WORD_M2SM_SHIFT", MPU_WORD_M2SM_SHIFT, SHIFT(15)},
	{"MPU_WORD_M2SM_VALUE", MPU_WORD_M2SM(1), SHIFT_VALUE(15)},
	{"MPU_RGDAAC_M2SM_MASK", MPU_RGDAAC_M2SM_MASK, MASK(15,2)},
	{"MPU_RGDAAC_M2SM_SHIFT", MPU_RGDAAC_M2SM_SHIFT, SHIFT(15)},
	{"MPU_RGDAAC_M2SM_VALUE", MPU_RGDAAC_M2SM(1), SHIFT_VALUE(15)},
	{"MPU_WORD_M2PE_MASK", MPU_WORD_M2PE_MASK, MASK(17,1)},
	{"MPU_WORD_M2PE_SHIFT", MPU_WORD_M2PE_SHIFT, SHIFT(17)},
	{"MPU_RGDAAC_M2PE_MASK", MPU_RGDAAC_M2PE_MASK, MASK(17,1)},
	{"MPU_RGDAAC_M2PE_SHIFT", MPU_RGDAAC_M2PE_SHIFT, SHIFT(17)},
	{"MPU_WORD_M3UM_MASK", MPU_WORD_M3UM_MASK, MASK(18,3)},
	{"MPU_WORD_M3UM_SHIFT", MPU_WORD_M3UM_SHIFT, SHIFT(18)},
	{"MPU_WORD_M3UM_VALUE", MPU_WORD_M3UM(1), SHIFT_VALUE(18)},
	{"MPU_RGDAAC_M3UM_MASK", MPU_RGDAAC_M3UM_MASK, MASK(18,3)},
	{"MPU_RGDAAC_M3UM_SHIFT", MPU_RGDAAC_M3UM_SHIFT, SHIFT(18)},
	{"MPU_RGDAAC_M3UM_VALUE", MPU_RGDAAC_M3UM(1), SHIFT_VALUE(18)},
	{"MPU_WORD_M3SM_MASK", MPU_WORD_M3SM_MASK, MASK(21,2)},
	{"MPU_WORD_M3SM_SHIFT", MPU_WORD_M3SM_SHIFT, SHIFT(21)},
	{"MPU_WORD_M3SM_VALUE", MPU_WORD_M3SM(1), SHIFT_VALUE(21)},
	{"MPU_RGDAAC_M3SM_MASK", MPU_RGDAAC_M3SM_MASK, MASK(21,2)},
	{"MPU_RGDAAC_M3SM_SHIFT", MPU_RGDAAC_M3SM_SHIFT, SHIFT(21)},
	{"MPU_RGDAAC_M3SM_VALUE", MPU_RGDAAC_M3SM(1), SHIFT_VALUE(21)},
	{"MPU_WORD_M3PE_MASK", MPU_WORD_M3PE_MASK, MASK(23,1)},
	{"MPU_WORD_M3PE_SHIFT", MPU_WORD_M3PE_SHIFT, SHIFT(23)},
	{"MPU_RGDAAC_M3PE_MASK", MPU_RGDAAC_M3PE_MASK, MASK(23,1)},
	{"MPU_RGDAAC_M3PE_SHIFT", MPU_RGDAAC_M3PE_SHIFT, SHIFT(23)},
	{"MPU_WORD_M4WE_MASK", MPU_WORD_M4WE_MASK, MASK(24,1)},
	{"MPU_WORD_M4WE_SHIFT", MPU_WORD_M4WE_SHIFT, SHIFT(24)},
	{"MPU_RGDAAC_M4WE_MASK", MPU_RGDAAC_M4WE_MASK, MASK(24,1)},
	{"MPU_RGDAAC_M4WE_SHIFT", MPU_RGDAAC_M4WE_SHIFT, SHIFT(24)},
	{"MPU_WORD_M4RE_MASK", MPU_WORD_M4RE_MASK, MASK(25,1)},
	{"MPU_WORD_M4RE_SHIFT", MPU_WORD_M4RE_SHIFT, SHIFT(25)},
	{"MPU_RGDAAC_M4RE_MASK", MPU_RGDAAC_M4RE_MASK, MASK(25,1)},
	{"MPU_RGDAAC_M4RE_SHIFT", MPU_RGDAAC_M4RE_SHIFT, SHIFT(25)},
	{"MPU_WORD_M5WE_MASK", MPU_WORD_M5WE_MASK, MASK(26,1)},
	{"MPU_WORD_M5WE_SHIFT", MPU_WORD_M5WE_SHIFT, SHIFT(26)},
	{"MPU_RGDAAC_M5WE_MASK", MPU_RGDAAC_M5WE_MASK, MASK(26,1)},
	{"MPU_RGDAAC_M5WE_SHIFT", MPU_RGDAAC_M5WE_SHIFT, SHIFT(26)},
	{"MPU_WORD_M5RE_MASK", MPU_WORD_M5RE_MASK, MASK(27,1)},
	{"MPU_WORD_M5RE_SHIFT", MPU_WORD_M5RE_SHIFT, SHIFT(27)},
	{"MPU_RGDAAC_M5RE_MASK", MPU_RGDAAC_M5RE_MASK, MASK(27,1)},
	{"MPU_RGDAAC_M5RE_SHIFT", MPU_RGDAAC_M5RE_SHIFT, SHIFT(27)},
	{"MPU_WORD_M6WE_MASK", MPU_WORD_M6WE_MASK, MASK(28,1)},
	{"MPU_WORD_M6WE_SHIFT", MPU_WORD_M6WE_SHIFT, SHIFT(28)},
	{"MPU_RGDAAC_M6WE_MASK", MPU_RGDAAC_M6WE_MASK, MASK(28,1)},
	{"MPU_RGDAAC_M6WE_SHIFT", MPU_RGDAAC_M6WE_SHIFT, SHIFT(28)},
	{"MPU_WORD_M6RE_MASK", MPU_WORD_M6RE_MASK, MASK(29,1)},
	{"MPU_WORD_M6RE_SHIFT", MPU_WORD_M6RE_SHIFT, SHIFT(29)},
	{"MPU_RGDAAC_M6RE_MASK", MPU_RGDAAC_M6RE_MASK, MASK(29,1)},
	{"MPU_RGDAAC_M6RE_SHIFT", MPU_RGDAAC_M6RE_SHIFT, SHIFT(29)},
	{"MPU_WORD_M7WE_MASK", MPU_WORD_M7WE_MASK, MASK(30,1)},
	{"MPU_WORD_M7WE_SHIFT", MPU_WORD_M7WE_SHIFT, SHIFT(30)},
	{"MPU_RGDAAC_M7WE_MASK", MPU_RGDAAC_M7WE_MASK, MASK(30,1)},
	{"MPU_RGDAAC_M7WE_SHIFT", MPU_RGDAAC_M7WE_SHIFT, SHIFT(30)},
	{"MPU_WORD_M7RE_MASK", MPU_WORD_M7RE_MASK, MASK(31,1)},
	{"MPU_WORD_M7RE_SHIFT", MPU_WORD_M7RE_SHIFT, SHIFT(31)},
	{"MPU_RGDAAC_M7RE_MASK", MPU_RGDAAC_M7RE_MASK, MASK(31,1)},
	{"MPU_RGDAAC_M7RE_SHIFT", MPU_RGDAAC_M7RE_SHIFT, SHIFT(31)},
	{"MPU_WORD_PIDMASK_MASK", MPU_WORD_PIDMASK_MASK, MASK(16,8)},
	{"MPU_WORD_PIDMASK_SHIFT", MPU_WORD_PIDMASK_SHIFT, SHIFT(16)},
	{"MPU_WORD_PIDMASK_VALUE", MPU_WORD_PIDMASK(1), SHIFT_VALUE(16)},
	{"MPU_WORD_PID_MASK", MPU_WORD_PID_MASK, MASK(24,8)},
	{"MPU_WORD_PID_SHIFT", MPU_WORD_PID_SHIFT, SHIFT(24)},
	{"MPU_WORD_PID_VALUE", MPU_WORD_PID(1), SHIFT_VALUE(24)},
	{"MPU_CESR_SPERR_MASK", MPU_CESR_SPERR_MASK, MASK(27,5)},
	{"MPU_CESR_SPERR_SHIFT", MPU_CESR_SPERR_SHIFT, SHIFT(27)},
	{"MPU_CESR_SPERR_VALUE", MPU_CESR_SPERR(1), SHIFT_VALUE(27)},
	{"MCG_C1_IREFSTEN_MASK", MCG_C1_IREFSTEN_MASK, MASK(0,1)},
	{"MCG_C1_IREFSTEN_SHIFT", MCG_C1_IREFSTEN_SHIFT, SHIFT(0)},
	{"MCG_C1_IRCLKEN_MASK", MCG_C1_IRCLKEN_MASK, MASK(1,1)},
	{"MCG_C1_IRCLKEN_SHIFT", MCG_C1_IRCLKEN_SHIFT, SHIFT(1)},
	{"MCG_C1_IREFS_MASK", MCG_C1_IREFS_MASK, MASK(2,1)},
	{"MCG_C1_IREFS_SHIFT", MCG_C1_IREFS_SHIFT, SHIFT(2)},
	{"MCG_C1_CLKS_MASK", MCG_C1_CLKS_MASK, MASK(6,2)},
	{"MCG_C1_CLKS_SHIFT", MCG_C1_CLKS_SHIFT, SHIFT(6)},
	{"MCG_C1_CLKS_VALUE", MCG_C1_CLKS(1), SHIFT_VALUE(6)},
	{"MCG_C3_SCTRIM_MASK", MCG_C3_SCTRIM_MASK, MASK(0,8)},
	{"MCG_C3_SCTRIM_SHIFT", MCG_C3_SCTRIM_SHIFT, SHIFT(0)},
	{"MCG_C3_SCTRIM_VALUE", MCG_C3_SCTRIM(1), SHIFT_VALUE(0)},
	{"MCG_C4_SCFTRIM_MASK", MCG_C4_SCFTRIM_MASK, MASK(0,1)},
	{"MCG_C4_SCFTRIM_SHIFT", MCG_C4_SCFTRIM_SHIFT, SHIFT(0)},
	{"MCG_S_CLKST_MASK", MCG_S_CLKST_MASK, MASK(2,2)},
	{"MCG_S_CLKST_SHIFT", MCG_S_CLKST_SHIFT, SHIFT(2)},
	{"MCG_S_CLKST_VALUE", MCG_S_CLKST(1), SHIFT_VALUE(2)},
	{"MCG_S_IREFST_MASK", MCG_S_IREFST_MASK, MASK(4,1)},
	{"MCG_S_IREFST_SHIFT", MCG_S_IREFST_SHIFT, SHIFT(4)},
	{"MCG_C1_FRDIV_MASK", MCG_C1_FRDIV_MASK, MASK(3,3)},
	{"MCG_C1_FRDIV_SHIFT", MCG_C1_FRDIV_SHIFT, SHIFT(3)},
	{"MCG_C1_FRDIV_VALUE", MCG_C1_FRDIV(1), SHIFT_VALUE(3)},
	{"MCG_C2_IRCS_MASK", MCG_C2_IRCS_MASK, MASK(0,1)},
	{"MCG_C2_IRCS_SHIFT", MCG_C2_IRCS_SHIFT, SHIFT(0)},
	{"MCG_C2_LP_MASK", MCG_C2_LP_MASK, MASK(1,1)},
	{"MCG_C2_LP_SHIFT", MCG_C2_LP_SHIFT, SHIFT(1)},
	{"MCG_C2_LOCRE0_MASK", MCG_C2_LOCRE0_MASK, MASK(7,1)},
	{"MCG_C2_LOCRE0_SHIFT", MCG_C2_LOCRE0_SHIFT, SHIFT(7)},
	{"MCG_C4_FCTRIM_MASK", MCG_C4_FCTRIM_MASK, MASK(1,4)},
	{"MCG_C4_FCTRIM_SHIFT", MCG_C4_FCTRIM_SHIFT, SHIFT(1)},
	{"MCG_C4_FCTRIM_VALUE", MCG_C4_FCTRIM(1), SHIFT_VALUE(1)},
	{"MCG_C4_DRST_DRS_MASK", MCG_C4_DRST_DRS_MASK, MASK(5,2)},
	{"MCG_C4_DRST_DRS_SHIFT", MCG_C4_DRST_DRS_SHIFT, SHIFT(5)},
	{"MCG_C4_DRST_DRS_VALUE", MCG_C4_DRST_DRS(1), SHIFT_VALUE(5)},
	{"MCG_C4_DMX32_MASK", MCG_C4_DMX32_MASK, MASK(7,1)},
	{"MCG_C4_DMX32_SHIFT", MCG_C4_DMX32_SHIFT, SHIFT(7)},
	{"MCG_C5_PLLSTEN0_MASK", MCG_C5_PLLSTEN0_MASK, MASK(5,1)},
	{"MCG_C5_PLLSTEN0_SHIFT", MCG_C5_PLLSTEN0_SHIFT, SHIFT(5)},
	{"MCG_C5_PLLCLKEN0_MASK", MCG_C5_PLLCLKEN0_MASK, MASK(6,1)},
	{"MCG_C5_PLLCLKEN0_SHIFT", MCG_C5_PLLCLKEN0_SHIFT, SHIFT(6)},
	{"MCG_C6_CME0_MASK", MCG_C6_CME0_MASK, MASK(5,1)},
	{"MCG_C6_CME0_SHIFT", MCG_C6_CME0_SHIFT, SHIFT(5)},
	{"MCG_C6_PLLS_MASK", MCG_C6_PLLS_MASK, MASK(6,1)},
	{"MCG_C6_PLLS_SHIFT", MCG_C6_PLLS_SHIFT, SHIFT(6)},
	{"MCG_C6_LOLIE0_MASK", MCG_C6_LOLIE0_MASK, MASK(7,1)},
	{"MCG_C6_LOLIE0_SHIFT", MCG_C6_LOLIE0_SHIFT, SHIFT(7)},
	{"MCG_S_IRCST_MASK", MCG_S_IRCST_MASK, MASK(0,1)},
	{"MCG_S_IRCST_SHIFT", MCG_S_IRCST_SHIFT, SHIFT(0)},
	{"MCG_S_OSCINIT0_MASK", MCG_S_OSCINIT0_MASK, MASK(1,1)},
	{"MCG_S_OSCINIT0_SHIFT", MCG_S_OSCINIT0_SHIFT, SHIFT(1)},
	{"MCG_S_PLLST_MASK", MCG_S_PLLST_MASK, MASK(5,1)},
	{"MCG_S_PLLST_SHIFT", MCG_S_PLLST_SHIFT, SHIFT(5)},
	{"MCG_S_LOCK0_MASK", MCG_S_LOCK0_MASK, MASK(6,1)},
	{"MCG_S_LOCK0_SHIFT", MCG_S_LOCK0_SHIFT, SHIFT(6)},
	{"MCG_S_LOLS0_MASK", MCG_S_LOLS0_MASK, MASK(7,1)},
	{"MCG_S_LOLS0_SHIFT", MCG_S_LOLS0_SHIFT, SHIFT(7)},
	{"MCG_SC_LOCS0_MASK", MCG_SC_LOCS0_MASK, MASK(0,1)},
	{"MCG_SC_LOCS0_SHIFT", MCG_SC_LOCS0_SHIFT, SHIFT(0)},
	{"MCG_SC_FCRDIV_MASK", MCG_SC_FCRDIV_MASK, MASK(1,3)},
	{"MCG_SC_FCRDIV_SHIFT", MCG_SC_FCRDIV_SHIFT, SHIFT(1)},
	{"MCG_SC_FCRDIV_VALUE", MCG_SC_FCRDIV(1), SHIFT_VALUE(1)},
	{"MCG_SC_FLTPRSRV_MASK", MCG_SC_FLTPRSRV_MASK, MASK(4,1)},
	{"MCG_SC_FLTPRSRV_SHIFT", MCG_SC_FLTPRSRV_SHIFT, SHIFT(4)},
	{"MCG_SC_ATMF_MASK", MCG_SC_ATMF_MASK, MASK(5,1)},
	{"MCG_SC_ATMF_SHIFT", MCG_SC_ATMF_SHIFT, SHIFT(5)},
	{"MCG_SC_ATMS_MASK", MCG_SC_ATMS_MASK, MASK(6,1)},
	{"MCG_SC_ATMS_SHIFT", MCG_SC_ATMS_SHIFT, SHIFT(6)},
	{"MCG_SC_ATME_MASK", MCG_SC_ATME_MASK, MASK(7,1)},
	{"MCG_SC_ATME_SHIFT", MCG_SC_ATME_SHIFT, SHIFT(7)},
	{"MCG_ATCVH_ATCVH_MASK", MCG_ATCVH_ATCVH_MASK, MASK(0,8)},
	{"MCG_ATCVH_ATCVH_SHIFT", MCG_ATCVH_ATCVH_SHIFT, SHIFT(0)},
	{"MCG_ATCVH_ATCVH_VALUE", MCG_ATCVH_ATCVH(1), SHIFT_VALUE(0)},
	{"MCG_ATCVL_ATCVL_MASK", MCG_ATCVL_ATCVL_MASK, MASK(0,8)},
	{"MCG_ATCVL_ATCVL_SHIFT", MCG_ATCVL_ATCVL_SHIFT, SHIFT(0)},
	{"MCG_ATCVL_ATCVL_VALUE", MCG_ATCVL_ATCVL(1), SHIFT_VALUE(0)},
	{"MCG_C8_LOCS1_MASK", MCG_C8_LOCS1_MASK, MASK(0,1)},
	{"MCG_C8_LOCS1_SHIFT", MCG_C8_LOCS1_SHIFT, SHIFT(0)},
	{"MCG_C8_CME1_MASK", MCG_C8_CME1_MASK, MASK(5,1)},
	{"MCG_C8_CME1_SHIFT", MCG_C8_CME1_SHIFT, SHIFT(5)},
	{"MCG_C8_LOLRE_MASK", MCG_C8_LOLRE_MASK, MASK(6,1)},
	{"MCG_C8_LOLRE_SHIFT", MCG_C8_LOLRE_SHIFT, SHIFT(6)},
	{"MCG_C8_LOCRE1_MASK", MCG_C8_LOCRE1_MASK, MASK(7,1)},
	{"MCG_C8_LOCRE1_SHIFT", MCG_C8_LOCRE1_SHIFT, SHIFT(7)},
	{"MCG_C2_EREFS_MASK", MCG_C2_EREFS_MASK, MASK(2,1)},
	{"MCG_C2_EREFS_SHIFT", MCG_C2_EREFS_SHIFT, SHIFT(2)},
	{"MCG_C2_HGO_MASK", MCG_C2_HGO_MASK, MASK(3,1)},
	{"MCG_C2_HGO_SHIFT", MCG_C2_HGO_SHIFT, SHIFT(3)},
	{"MCG_C2_RANGE_MASK", MCG_C2_RANGE_MASK, MASK(4,2)},
	{"MCG_C2_RANGE_SHIFT", MCG_C2_RANGE_SHIFT, SHIFT(4)},
	{"MCG_C2_RANGE_VALUE", MCG_C2_RANGE(1), SHIFT_VALUE(4)},
	{"MCG_C2_FCFTRIM_MASK", MCG_C2_FCFTRIM_MASK, MASK(6,1)},
	{"MCG_C2_FCFTRIM_SHIFT", MCG_C2_FCFTRIM_SHIFT, SHIFT(6)},
	{"MCG_C5_PRDIV0_MASK", MCG_C5_PRDIV0_MASK, MASK(0,5)},
	{"MCG_C5_PRDIV0_SHIFT", MCG_C5_PRDIV0_SHIFT, SHIFT(0)},
	{"MCG_C5_PRDIV0_VALUE", MCG_C5_PRDIV0(1), SHIFT_VALUE(0)},
	{"MCG_C6_VDIV0_MASK", MCG_C6_VDIV0_MASK, MASK(0,5)},
	{"MCG_C6_VDIV0_SHIFT", MCG_C6_VDIV0_SHIFT, SHIFT(0)},
	{"MCG_C6_VDIV0_VALUE", MCG_C6_VDIV0(1), SHIFT_VALUE(0)},
	{"MCG_C7_OSCSEL_MASK", MCG_C7_OSCSEL_MASK, MASK(0,2)},
	{"MCG_C7_OSCSEL_SHIFT", MCG_C7_OSCSEL_SHIFT, SHIFT(0)},
	{"MCG_C7_OSCSEL_VALUE", MCG_C7_OSCSEL(1), SHIFT_VALUE(0)},
	{"FMC_PFAPR_M0AP_MASK", FMC_PFAPR_M0AP_MASK, MASK(0,2)},
	{"FMC_PFAPR_M0AP_SHIFT", FMC_PFAPR_M0AP_SHIFT, SHIFT(0)},
	{"FMC_PFAPR_M0AP_VALUE", FMC_PFAPR_M0AP(1), SHIFT_VALUE(0)},
	{"FMC_PFAPR_M1AP_MASK", FMC_PFAPR_M1AP_MASK, MASK(2,2)},
	{"FMC_PFAPR_M1AP_SHIFT", FMC_PFAPR_M1AP_SHIFT, SHIFT(2)},
	{"FMC_PFAPR_M1AP_VALUE", FMC_PFAPR_M1AP(1), SHIFT_VALUE(2)},
	{"FMC_PFAPR_M2AP_MASK", FMC_PFAPR_M2AP_MASK, MASK(4,2)},
	{"FMC_PFAPR_M2AP_SHIFT", FMC_PFAPR_M2AP_SHIFT, SHIFT(4)},
	{"FMC_PFAPR_M2AP_VALUE", FMC_PFAPR_M2AP(1), SHIFT_VALUE(4)},
	{"FMC_PFAPR_M3AP_MASK", FMC_PFAPR_M3AP_MASK, MASK(6,2)},
	{"FMC_PFAPR_M3AP_SHIFT", FMC_PFAPR_M3AP_SHIFT, SHIFT(6)},
	{"FMC_PFAPR_M3AP_VALUE", FMC_PFAPR_M3AP(1), SHIFT_VALUE(6)},
	{"FMC_PFAPR_M0PFD_MASK", FMC_PFAPR_M0PFD_MASK, MASK(16,1)},
	{"FMC_PFAPR_M0PFD_SHIFT", FMC_PFAPR_M0PFD_SHIFT, SHIFT(16)},
	{"FMC_PFAPR_M1PFD_MASK", FMC_PFAPR_M1PFD_MASK, MASK(17,1)},
	{"FMC_PFAPR_M1PFD_SHIFT", FMC_PFAPR_M1PFD_SHIFT, SHIFT(17)},
	{"FMC_PFAPR_M2PFD_MASK", FMC_PFAPR_M2PFD_MASK, MASK(18,1)},
	{"FMC_PFAPR_M2PFD_SHIFT", FMC_PFAPR_M2PFD_SHIFT, SHIFT(18)},
	{"FMC_PFAPR_M3PFD_MASK", FMC_PFAPR_M3PFD_MASK, MASK(19,1)},
	{"FMC_PFAPR_M3PFD_SHIFT", FMC_PFAPR_M3PFD_SHIFT, SHIFT(19)},
	{"FMC_PFB0CR_B0SEBE_MASK", FMC_PFB0CR_B0SEBE_MASK, MASK(0,1)},
	{"FMC_PFB0CR_B0SEBE_SHIFT", FMC_PFB0CR_B0SEBE_SHIFT, SHIFT(0)},
	{"FMC_PFB0CR_B0IPE_MASK", FMC_PFB0CR_B0IPE_MASK, MASK(1,1)},
	{"FMC_PFB0CR_B0IPE_SHIFT", FMC_PFB0CR_B0IPE_SHIFT, SHIFT(1)},
	{"FMC_PFB0CR_B0DPE_MASK", FMC_PFB0CR_B0DPE_MASK, MASK(2,1)},
	{"FMC_PFB0CR_B0DPE_SHIFT", FMC_PFB0CR_B0DPE_SHIFT, SHIFT(2)},
	{"FMC_PFB0CR_B0ICE_MASK", FMC_PFB0CR_B0ICE_MASK, MASK(3,1)},
	{"FMC_PFB0CR_B0ICE_SHIFT", FMC_PFB0CR_B0ICE_SHIFT, SHIFT(3)},
	{"FMC_PFB0CR_B0DCE_MASK", FMC_PFB0CR_B0DCE_MASK, MASK(4,1)},
	{"FMC_PFB0CR_B0DCE_SHIFT", FMC_PFB0CR_B0DCE_SHIFT, SHIFT(4)},
	{"FMC_PFB0CR_CRC_MASK", FMC_PFB0CR_CRC_MASK, MASK(5,3)},
	{"FMC_PFB0CR_CRC_SHIFT", FMC_PFB0CR_CRC_SHIFT, SHIFT(5)},
	{"FMC_PFB0CR_CRC_VALUE", FMC_PFB0CR_CRC(1), SHIFT_VALUE(5)},
	{"FMC_PFB0CR_B0MW_MASK", FMC_PFB0CR_B0MW_MASK, MASK(17,2)},
	{"FMC_PFB0CR_B0MW_SHIFT", FMC_PFB0CR_B0MW_SHIFT, SHIFT(17)},
	{"FMC_PFB0CR_B0MW_VALUE", FMC_PFB0CR_B0MW(1), SHIFT_VALUE(17)},
	{"FMC_PFB0CR_S_B_INV_MASK", FMC_PFB0CR_S_B_INV_MASK, MASK(19,1)},
	{"FMC_PFB0CR_S_B_INV_SHIFT", FMC_PFB0CR_S_B_INV_SHIFT, SHIFT(19)},
	{"FMC_PFB0CR_CINV_WAY_MASK", FMC_PFB0CR_CINV_WAY_MASK, MASK(20,4)},
	{"FMC_PFB0CR_CINV_WAY_SHIFT", FMC_PFB0CR_CINV_WAY_SHIFT, SHIFT(20)},
	{"FMC_PFB0CR_CINV_WAY_VALUE", FMC_PFB0CR_CINV_WAY(1), SHIFT_VALUE(20)},
	{"FMC_PFB0CR_CLCK_WAY_MASK", FMC_PFB0CR_CLCK_WAY_MASK, MASK(24,4)},
	{"FMC_PFB0CR_CLCK_WAY_SHIFT", FMC_PFB0CR_CLCK_WAY_SHIFT, SHIFT(24)},
	{"FMC_PFB0CR_CLCK_WAY_VALUE", FMC_PFB0CR_CLCK_WAY(1), SHIFT_VALUE(24)},
	{"FMC_PFB0CR_B0RWSC_MASK", FMC_PFB0CR_B0RWSC_MASK, MASK(28,4)},
	{"FMC_PFB0CR_B0RWSC_SHIFT", FMC_PFB0CR_B0RWSC_SHIFT, SHIFT(28)},
	{"FMC_PFB0CR_B0RWSC_VALUE", FMC_PFB0CR_B0RWSC(1), SHIFT_VALUE(28)},
	{"FMC_TAGVDW0S_valid_MASK", FMC_TAGVDW0S_valid_MASK, MASK(0,1)},
	{"FMC_TAGVDW0S_valid_SHIFT", FMC_TAGVDW0S_valid_SHIFT, SHIFT(0)},
	{"FMC_TAGVDW1S_valid_MASK", FMC_TAGVDW1S_valid_MASK, MASK(0,1)},
	{"FMC_TAGVDW1S_valid_SHIFT", FMC_TAGVDW1S_valid_SHIFT, SHIFT(0)},
	{"FMC_TAGVDW2S_valid_MASK", FMC_TAGVDW2S_valid_MASK, MASK(0,1)},
	{"FMC_TAGVDW2S_valid_SHIFT", FMC_TAGVDW2S_valid_SHIFT, SHIFT(0)},
	{"FMC_TAGVDW3S_valid_MASK", FMC_TAGVDW3S_valid_MASK, MASK(0,1)},
	{"FMC_TAGVDW3S_valid_SHIFT", FMC_TAGVDW3S_valid_SHIFT, SHIFT(0)},
	{"FMC_DATA_U_DATA_MASK", FMC_DATA_U_DATA_MASK, MASK(0,32)},
	{"FMC_DATA_U_DATA_SHIFT", FMC_DATA_U_DATA_SHIFT, SHIFT(0)},
	{"FMC_DATA_U_DATA_VALUE", FMC_DATA_U_DATA(1), SHIFT_VALUE(0)},
	{"FMC_DATA_L_DATA_MASK", FMC_DATA_L_DATA_MASK, MASK(0,32)},
	{"FMC_DATA_L_DATA_SHIFT", FMC_DATA_L_DATA_SHIFT, SHIFT(0)},
	{"FMC_DATA_L_DATA_VALUE", FMC_DATA_L_DATA(1), SHIFT_VALUE(0)},
	{"FMC_PFAPR_M4AP_MASK", FMC_PFAPR_M4AP_MASK, MASK(8,2)},
	{"FMC_PFAPR_M4AP_SHIFT", FMC_PFAPR_M4AP_SHIFT, SHIFT(8)},
	{"FMC_PFAPR_M4AP_VALUE", FMC_PFAPR_M4AP(1), SHIFT_VALUE(8)},
	{"FMC_PFAPR_M5AP_MASK", FMC_PFAPR_M5AP_MASK, MASK(10,2)},
	{"FMC_PFAPR_M5AP_SHIFT", FMC_PFAPR_M5AP_SHIFT, SHIFT(10)},
	{"FMC_PFAPR_M5AP_VALUE", FMC_PFAPR_M5AP(1), SHIFT_VALUE(10)},
	{"FMC_PFAPR_M6AP_MASK", FMC_PFAPR_M6AP_MASK, MASK(12,2)},
	{"FMC_PFAPR_M6AP_SHIFT", FMC_PFAPR_M6AP_SHIFT, SHIFT(12)},
	{"FMC_PFAPR_M6AP_VALUE", FMC_PFAPR_M6AP(1), SHIFT_VALUE(12)},
	{"FMC_PFAPR_M7AP_MASK", FMC_PFAPR_M7AP_MASK, MASK(14,2)},
	{"FMC_PFAPR_M7AP_SHIFT", FMC_PFAPR_M7AP_SHIFT, SHIFT(14)},
	{"FMC_PFAPR_M7AP_VALUE", FMC_PFAPR_M7AP(1), SHIFT_VALUE(14)},
	{"FMC_PFAPR_M4PFD_MASK", FMC_PFAPR_M4PFD_MASK, MASK(20,1)},
	{"FMC_PFAPR_M4PFD_SHIFT", FMC_PFAPR_M4PFD_SHIFT, SHIFT(20)},
	{"FMC_PFAPR_M5PFD_MASK", FMC_PFAPR_M5PFD_MASK, MASK(21,1)},
	{"FMC_PFAPR_M5PFD_SHIFT", FMC_PFAPR_M5PFD_SHIFT, SHIFT(21)},
	{"FMC_PFAPR_M6PFD_MASK", FMC_PFAPR_M6PFD_MASK, MASK(22,1)},
	{"FMC_PFAPR_M6PFD_SHIFT", FMC_PFAPR_M6PFD_SHIFT, SHIFT(22)},
	{"FMC_PFAPR_M7PFD_MASK", FMC_PFAPR_M7PFD_MASK, MASK(23,1)},
	{"FMC_PFAPR_M7PFD_SHIFT", FMC_PFAPR_M7PFD_SHIFT, SHIFT(23)},
	{"FMC_PFB1CR_B1SEBE_MASK", FMC_PFB1CR_B1SEBE_MASK, MASK(0,1)},
	{"FMC_PFB1CR_B1SEBE_SHIFT", FMC_PFB1CR_B1SEBE_SHIFT, SHIFT(0)},
	{"FMC_PFB1CR_B1IPE_MASK", FMC_PFB1CR_B1IPE_MASK, MASK(1,1)},
	{"FMC_PFB1CR_B1IPE_SHIFT", FMC_PFB1CR_B1IPE_SHIFT, SHIFT(1)},
	{"FMC_PFB1CR_B1DPE_MASK", FMC_PFB1CR_B1DPE_MASK, MASK(2,1)},
	{"FMC_PFB1CR_B1DPE_SHIFT", FMC_PFB1CR_B1DPE_SHIFT, SHIFT(2)},
	{"FMC_PFB1CR_B1ICE_MASK", FMC_PFB1CR_B1ICE_MASK, MASK(3,1)},
	{"FMC_PFB1CR_B1ICE_SHIFT", FMC_PFB1CR_B1ICE_SHIFT, SHIFT(3)},
	{"FMC_PFB1CR_B1DCE_MASK", FMC_PFB1CR_B1DCE_MASK, MASK(4,1)},
	{"FMC_PFB1CR_B1DCE_SHIFT", FMC_PFB1CR_B1DCE_SHIFT, SHIFT(4)},
	{"FMC_PFB1CR_B1MW_MASK", FMC_PFB1CR_B1MW_MASK, MASK(17,2)},
	{"FMC_PFB1CR_B1MW_SHIFT", FMC_PFB1CR_B1MW_SHIFT, SHIFT(17)},
	{"FMC_PFB1CR_B1MW_VALUE", FMC_PFB1CR_B1MW(1), SHIFT_VALUE(17)},
	{"FMC_PFB1CR_B1RWSC_MASK", FMC_PFB1CR_B1RWSC_MASK, MASK(28,4)},
	{"FMC_PFB1CR_B1RWSC_SHIFT", FMC_PFB1CR_B1RWSC_SHIFT, SHIFT(28)},
	{"FMC_PFB1CR_B1RWSC_VALUE", FMC_PFB1CR_B1RWSC(1), SHIFT_VALUE(28)},
	{"FMC_TAGVDW0S_tag_MASK", FMC_TAGVDW0S_tag_MASK, MASK(5,14)},
	{"FMC_TAGVDW0S_tag_SHIFT", FMC_TAGVDW0S_tag_SHIFT, SHIFT(5)},
	{"FMC_TAGVDW0S_tag_VALUE", FMC_TAGVDW0S_tag(1), SHIFT_VALUE(5)},
	{"FMC_TAGVDW1S_tag_MASK", FMC_TAGVDW1S_tag_MASK, MASK(5,14)},
	{"FMC_TAGVDW1S_tag_SHIFT", FMC_TAGVDW1S_tag_SHIFT, SHIFT(5)},
	{"FMC_TAGVDW1S_tag_VALUE", FMC_TAGVDW1S_tag(1), SHIFT_VALUE(5)},
	{"FMC_TAGVDW2S_tag_MASK", FMC_TAGVDW2S_tag_MASK, MASK(5,14)},
	{"FMC_TAGVDW2S_tag_SHIFT", FMC_TAGVDW2S_tag_SHIFT, SHIFT(5)},
	{"FMC_TAGVDW2S_tag_VALUE", FMC_TAGVDW2S_tag(1), SHIFT_VALUE(5)},
	{"FMC_TAGVDW3S_tag_MASK", FMC_TAGVDW3S_tag_MASK, MASK(5,14)},
	{"FMC_TAGVDW3S_tag_SHIFT", FMC_TAGVDW3S_tag_SHIFT, SHIFT(5)},
	{"FMC_TAGVDW3S_tag_VALUE", FMC_TAGVDW3S_tag(1), SHIFT_VALUE(5)},
	{"DMA_CR_EDBG_MASK", DMA_CR_EDBG_MASK, MASK(1,1)},
	{"DMA_CR_EDBG_SHIFT", DMA_CR_EDBG_SHIFT, SHIFT(1)},
	{"DMA_CR_ERCA_MASK", DMA_CR_ERCA_MASK, MASK(2,1)},
	{"DMA_CR_ERCA_SHIFT", DMA_CR_ERCA_SHIFT, SHIFT(2)},
	{"DMA_CR_HOE_MASK", DMA_CR_HOE_MASK, MASK(4,1)},
	{"DMA_CR_HOE_SHIFT", DMA_CR_HOE_SHIFT, SHIFT(4)},
	{"DMA_CR_HALT_MASK", DMA_CR_HALT_MASK, MASK(5,1)},
	{"DMA_CR_HALT_SHIFT", DMA_CR_HALT_SHIFT, SHIFT(5)},
	{"DMA_CR_CLM_MASK", DMA_CR_CLM_MASK, MASK(6,1)},
	{"DMA_CR_CLM_SHIFT", DMA_CR_CLM_SHIFT, SHIFT(6)},
	{"DMA_CR_EMLM_MASK", DMA_CR_EMLM_MASK, MASK(7,1)},
	{"DMA_CR_EMLM_SHIFT", DMA_CR_EMLM_SHIFT, SHIFT(7)},
	{"DMA_CR_ECX_MASK", DMA_CR_ECX_MASK, MASK(16,1)},
	{"DMA_CR_ECX_SHIFT", DMA_CR_ECX_SHIFT, SHIFT(16)},
	{"DMA_CR_CX_MASK", DMA_CR_CX_MASK, MASK(17,1)},
	{"DMA_CR_CX_SHIFT", DMA_CR_CX_SHIFT, SHIFT(17)},
	{"DMA_ES_DBE_MASK", DMA_ES_DBE_MASK, MASK(0,1)},
	{"DMA_ES_DBE_SHIFT", DMA_ES_DBE_SHIFT, SHIFT(0)},
	{"DMA_ES_SBE_MASK", DMA_ES_SBE_MASK, MASK(1,1)},
	{"DMA_ES_SBE_SHIFT", DMA_ES_SBE_SHIFT, SHIFT(1)},
	{"DMA_ES_SGE_MASK", DMA_ES_SGE_MASK, MASK(2,1)},
	{"DMA_ES_SGE_SHIFT", DMA_ES_SGE_SHIFT, SHIFT(2)},
	{"DMA_ES_NCE_MASK", DMA_ES_NCE_MASK, MASK(3,1)},
	{"DMA_ES_NCE_SHIFT", DMA_ES_NCE_SHIFT, SHIFT(3)},
	{"DMA_ES_DOE_MASK", DMA_ES_DOE_MASK, MASK(4,1)},
	{"DMA_ES_DOE_SHIFT", DMA_ES_DOE_SHIFT, SHIFT(4)},
	{"DMA_ES_DAE_MASK", DMA_ES_DAE_MASK, MASK(5,1)},
	{"DMA_ES_DAE_SHIFT", DMA_ES_DAE_SHIFT, SHIFT(5)},
	{"DMA_ES_SOE_MASK", DMA_ES_SOE_MASK, MASK(6,1)},
	{"DMA_ES_SOE_SHIFT", DMA_ES_SOE_SHIFT, SHIFT(6)},
	{"DMA_ES_SAE_MASK", DMA_ES_SAE_MASK, MASK(7,1)},
	{"DMA_ES_SAE_SHIFT", DMA_ES_SAE_SHIFT, SHIFT(7)},
	{"DMA_ES_ERRCHN_MASK", DMA_ES_ERRCHN_MASK, MASK(8,4)},
	{"DMA_ES_ERRCHN_SHIFT", DMA_ES_ERRCHN_SHIFT, SHIFT(8)},
	{"DMA_ES_ERRCHN_VALUE", DMA_ES_ERRCHN(1), SHIFT_VALUE(8)},
	{"DMA_ES_CPE_MASK", DMA_ES_CPE_MASK, MASK(14,1)},
	{"DMA_ES_CPE_SHIFT", DMA_ES_CPE_SHIFT, SHIFT(14)},
	{"DMA_ES_ECX_MASK", DMA_ES_ECX_MASK, MASK(16,1)},
	{"DMA_ES_ECX_SHIFT", DMA_ES_ECX_SHIFT, SHIFT(16)},
	{"DMA_ES_VLD_MASK", DMA_ES_VLD_MASK, MASK(31,1)},
	{"DMA_ES_VLD_SHIFT", DMA_ES_VLD_SHIFT, SHIFT(31)},
	{"DMA_ERQ_ERQ0_MASK", DMA_ERQ_ERQ0_MASK, MASK(0,1)},
	{"DMA_ERQ_ERQ0_SHIFT", DMA_ERQ_ERQ0_SHIFT, SHIFT(0)},
	{"DMA_ERQ_ERQ1_MASK", DMA_ERQ_ERQ1_MASK, MASK(1,1)},
	{"DMA_ERQ_ERQ1_SHIFT", DMA_ERQ_ERQ1_SHIFT, SHIFT(1)},
	{"DMA_ERQ_ERQ2_MASK", DMA_ERQ_ERQ2_MASK, MASK(2,1)},
	{"DMA_ERQ_ERQ2_SHIFT", DMA_ERQ_ERQ2_SHIFT, SHIFT(2)},
	{"DMA_ERQ_ERQ3_MASK", DMA_ERQ_ERQ3_MASK, MASK(3,1)},
	{"DMA_ERQ_ERQ3_SHIFT", DMA_ERQ_ERQ3_SHIFT, SHIFT(3)},
	{"DMA_ERQ_ERQ4_MASK", DMA_ERQ_ERQ4_MASK, MASK(4,1)},
	{"DMA_ERQ_ERQ4_SHIFT", DMA_ERQ_ERQ4_SHIFT, SHIFT(4)},
	{"DMA_ERQ_ERQ5_MASK", DMA_ERQ_ERQ5_MASK, MASK(5,1)},
	{"DMA_ERQ_ERQ5_SHIFT", DMA_ERQ_ERQ5_SHIFT, SHIFT(5)},
	{"DMA_ERQ_ERQ6_MASK", DMA_ERQ_ERQ6_MASK, MASK(6,1)},
	{"DMA_ERQ_ERQ6_SHIFT", DMA_ERQ_ERQ6_SHIFT, SHIFT(6)},
	{"DMA_ERQ_ERQ7_MASK", DMA_ERQ_ERQ7_MASK, MASK(7,1)},
	{"DMA_ERQ_ERQ7_SHIFT", DMA_ERQ_ERQ7_SHIFT, SHIFT(7)},
	{"DMA_ERQ_ERQ8_MASK", DMA_ERQ_ERQ8_MASK, MASK(8,1)},
	{"DMA_ERQ_ERQ8_SHIFT", DMA_ERQ_ERQ8_SHIFT, SHIFT(8)},
	{"DMA_ERQ_ERQ9_MASK", DMA_ERQ_ERQ9_MASK, MASK(9,1)},
	{"DMA_ERQ_ERQ9_SHIFT", DMA_ERQ_ERQ9_SHIFT, SHIFT(9)},
	{"DMA_ERQ_ERQ10_MASK", DMA_ERQ_ERQ10_MASK, MASK(10,1)},
	{"DMA_ERQ_ERQ10_SHIFT", DMA_ERQ_ERQ10_SHIFT, SHIFT(10)},
	{"DMA_ERQ_ERQ11_MASK", DMA_ERQ_ERQ11_MASK, MASK(11,1)},
	{"DMA_ERQ_ERQ11_SHIFT", DMA_ERQ_ERQ11_SHIFT, SHIFT(11)},
	{"DMA_ERQ_ERQ12_MASK", DMA_ERQ_ERQ12_MASK, MASK(12,1)},
	{"DMA_ERQ_ERQ12_SHIFT", DMA_ERQ_ERQ12_SHIFT, SHIFT(12)},
	{"DMA_ERQ_ERQ13_MASK", DMA_ERQ_ERQ13_MASK, MASK(13,1)},
	{"DMA_ERQ_ERQ13_SHIFT", DMA_ERQ_ERQ13_SHIFT, SHIFT(13)},
	{"DMA_ERQ_ERQ14_MASK", DMA_ERQ_ERQ14_MASK, MASK(14,1)},
	{"DMA_ERQ_ERQ14_SHIFT", DMA_ERQ_ERQ14_SHIFT, SHIFT(14)},
	{"DMA_ERQ_ERQ15_MASK", DMA_ERQ_ERQ15_MASK, MASK(15,1)},
	{"DMA_ERQ_ERQ15_SHIFT", DMA_ERQ_ERQ15_SHIFT, SHIFT(15)},
	{"DMA_EEI_EEI0_MASK", DMA_EEI_EEI0_MASK, MASK(0,1)},
	{"DMA_EEI_EEI0_SHIFT", DMA_EEI_EEI0_SHIFT, SHIFT(0)},
	{"DMA_EEI_EEI1_MASK", DMA_EEI_EEI1_MASK, MASK(1,1)},
	{"DMA_EEI_EEI1_SHIFT", DMA_EEI_EEI1_SHIFT, SHIFT(1)},
	{"DMA_EEI_EEI2_MASK", DMA_EEI_EEI2_MASK, MASK(2,1)},
	{"DMA_EEI_EEI2_SHIFT", DMA_EEI_EEI2_SHIFT, SHIFT(2)},
	{"DMA_EEI_EEI3_MASK", DMA_EEI_EEI3_MASK, MASK(3,1)},
	{"DMA_EEI_EEI3_SHIFT", DMA_EEI_EEI3_SHIFT, SHIFT(3)},
	{"DMA_EEI_EEI4_MASK", DMA_EEI_EEI4_MASK, MASK(4,1)},
	{"DMA_EEI_EEI4_SHIFT", DMA_EEI_EEI4_SHIFT, SHIFT(4)},
	{"DMA_EEI_EEI5_MASK", DMA_EEI_EEI5_MASK, MASK(5,1)},
	{"DMA_EEI_EEI5_SHIFT", DMA_EEI_EEI5_SHIFT, SHIFT(5)},
	{"DMA_EEI_EEI6_MASK", DMA_EEI_EEI6_MASK, MASK(6,1)},
	{"DMA_EEI_EEI6_SHIFT", DMA_EEI_EEI6_SHIFT, SHIFT(6)},
	{"DMA_EEI_EEI7_MASK", DMA_EEI_EEI7_MASK, MASK(7,1)},
	{"DMA_EEI_EEI7_SHIFT", DMA_EEI_EEI7_SHIFT, SHIFT(7)},
	{"DMA_EEI_EEI8_MASK", DMA_EEI_EEI8_MASK, MASK(8,1)},
	{"DMA_EEI_EEI8_SHIFT", DMA_EEI_EEI8_SHIFT, SHIFT(8)},
	{"DMA_EEI_EEI9_MASK", DMA_EEI_EEI9_MASK, MASK(9,1)},
	{"DMA_EEI_EEI9_SHIFT", DMA_EEI_EEI9_SHIFT, SHIFT(9)},
	{"DMA_EEI_EEI10_MASK", DMA_EEI_EEI10_MASK, MASK(10,1)},
	{"DMA_EEI_EEI10_SHIFT", DMA_EEI_EEI10_SHIFT, SHIFT(10)},
	{"DMA_EEI_EEI11_MASK", DMA_EEI_EEI11_MASK, MASK(11,1)},
	{"DMA_EEI_EEI11_SHIFT", DMA_EEI_EEI11_SHIFT, SHIFT(11)},
	{"DMA_EEI_EEI12_MASK", DMA_EEI_EEI12_MASK, MASK(12,1)},
	{"DMA_EEI_EEI12_SHIFT", DMA_EEI_EEI12_SHIFT, SHIFT(12)},
	{"DMA_EEI_EEI13_MASK", DMA_EEI_EEI13_MASK, MASK(13,1)},
	{"DMA_EEI_EEI13_SHIFT", DMA_EEI_EEI13_SHIFT, SHIFT(13)},
	{"DMA_EEI_EEI14_MASK", DMA_EEI_EEI14_MASK, MASK(14,1)},
	{"DMA_EEI_EEI14_SHIFT", DMA_EEI_EEI14_SHIFT, SHIFT(14)},
	{"DMA_EEI_EEI15_MASK", DMA_EEI_EEI15_MASK, MASK(15,1)},
	{"DMA_EEI_EEI15_SHIFT", DMA_EEI_EEI15_SHIFT, SHIFT(15)},
	{"DMA_CEEI_CEEI_MASK", DMA_CEEI_CEEI_MASK, MASK(0,4)},
	{"DMA_CEEI_CEEI_SHIFT", DMA_CEEI_CEEI_SHIFT, SHIFT(0)},
	{"DMA_CEEI_CEEI_VALUE", DMA_CEEI_CEEI(1), SHIFT_VALUE(0)},
	{"DMA_CEEI_CAEE_MASK", DMA_CEEI_CAEE_MASK, MASK(6,1)},
	{"DMA_CEEI_CAEE_SHIFT", DMA_CEEI_CAEE_SHIFT, SHIFT(6)},
	{"DMA_CEEI_NOP_MASK", DMA_CEEI_NOP_MASK, MASK(7,1)},
	{"DMA_CEEI_NOP_SHIFT", DMA_CEEI_NOP_SHIFT, SHIFT(7)},
	{"DMA_SEEI_NOP_MASK", DMA_SEEI_NOP_MASK, MASK(7,1)},
	{"DMA_SEEI_NOP_SHIFT", DMA_SEEI_NOP_SHIFT, SHIFT(7)},
	{"DMA_CERQ_NOP_MASK", DMA_CERQ_NOP_MASK, MASK(7,1)},
	{"DMA_CERQ_NOP_SHIFT", DMA_CERQ_NOP_SHIFT, SHIFT(7)},
	{"DMA_SERQ_NOP_MASK", DMA_SERQ_NOP_MASK, MASK(7,1)},
	{"DMA_SERQ_NOP_SHIFT", DMA_SERQ_NOP_SHIFT, SHIFT(7)},
	{"DMA_CDNE_NOP_MASK", DMA_CDNE_NOP_MASK, MASK(7,1)},
	{"DMA_CDNE_NOP_SHIFT", DMA_CDNE_NOP_SHIFT, SHIFT(7)},
	{"DMA_SSRT_NOP_MASK", DMA_SSRT_NOP_MASK, MASK(7,1)},
	{"DMA_SSRT_NOP_SHIFT", DMA_SSRT_NOP_SHIFT, SHIFT(7)},
	{"DMA_CERR_NOP_MASK", DMA_CERR_NOP_MASK, MASK(7,1)},
	{"DMA_CERR_NOP_SHIFT", DMA_CERR_NOP_SHIFT, SHIFT(7)},
	{"DMA_CINT_NOP_MASK", DMA_CINT_NOP_MASK, MASK(7,1)},
	{"DMA_CINT_NOP_SHIFT", DMA_CINT_NOP_SHIFT, SHIFT(7)},
	{"DMA_SEEI_SEEI_MASK", DMA_SEEI_SEEI_MASK, MASK(0,4)},
	{"DMA_SEEI_SEEI_SHIFT", DMA_SEEI_SEEI_SHIFT, SHIFT(0)},
	{"DMA_SEEI_SEEI_VALUE", DMA_SEEI_SEEI(1), SHIFT_VALUE(0)},
	{"DMA_SEEI_SAEE_MASK", DMA_SEEI_SAEE_MASK, MASK(6,1)},
	{"DMA_SEEI_SAEE_SHIFT", DMA_SEEI_SAEE_SHIFT, SHIFT(6)},
	{"DMA_CERQ_CERQ_MASK", DMA_CERQ_CERQ_MASK, MASK(0,4)},
	{"DMA_CERQ_CERQ_SHIFT", DMA_CERQ_CERQ_SHIFT, SHIFT(0)},
	{"DMA_CERQ_CERQ_VALUE", DMA_CERQ_CERQ(1), SHIFT_VALUE(0)},
	{"DMA_CERQ_CAER_MASK", DMA_CERQ_CAER_MASK, MASK(6,1)},
	{"DMA_CERQ_CAER_SHIFT", DMA_CERQ_CAER_SHIFT, SHIFT(6)},
	{"DMA_SERQ_SERQ_MASK", DMA_SERQ_SERQ_MASK, MASK(0,4)},
	{"DMA_SERQ_SERQ_SHIFT", DMA_SERQ_SERQ_SHIFT, SHIFT(0)},
	{"DMA_SERQ_SERQ_VALUE", DMA_SERQ_SERQ(1), SHIFT_VALUE(0)},
	{"DMA_SERQ_SAER_MASK", DMA_SERQ_SAER_MASK, MASK(6,1)},
	{"DMA_SERQ_SAER_SHIFT", DMA_SERQ_SAER_SHIFT, SHIFT(6)},
	{"DMA_CDNE_CDNE_MASK", DMA_CDNE_CDNE_MASK, MASK(0,4)},
	{"DMA_CDNE_CDNE_SHIFT", DMA_CDNE_CDNE_SHIFT, SHIFT(0)},
	{"DMA_CDNE_CDNE_VALUE", DMA_CDNE_CDNE(1), SHIFT_VALUE(0)},
	{"DMA_CDNE_CADN_MASK", DMA_CDNE_CADN_MASK, MASK(6,1)},
	{"DMA_CDNE_CADN_SHIFT", DMA_CDNE_CADN_SHIFT, SHIFT(6)},
	{"DMA_SSRT_SSRT_MASK", DMA_SSRT_SSRT_MASK, MASK(0,4)},
	{"DMA_SSRT_SSRT_SHIFT", DMA_SSRT_SSRT_SHIFT, SHIFT(0)},
	{"DMA_SSRT_SSRT_VALUE", DMA_SSRT_SSRT(1), SHIFT_VALUE(0)},
	{"DMA_SSRT_SAST_MASK", DMA_SSRT_SAST_MASK, MASK(6,1)},
	{"DMA_SSRT_SAST_SHIFT", DMA_SSRT_SAST_SHIFT, SHIFT(6)},
	{"DMA_CERR_CERR_MASK", DMA_CERR_CERR_MASK, MASK(0,4)},
	{"DMA_CERR_CERR_SHIFT", DMA_CERR_CERR_SHIFT, SHIFT(0)},
	{"DMA_CERR_CERR_VALUE", DMA_CERR_CERR(1), SHIFT_VALUE(0)},
	{"DMA_CERR_CAEI_MASK", DMA_CERR_CAEI_MASK, MASK(6,1)},
	{"DMA_CERR_CAEI_SHIFT", DMA_CERR_CAEI_SHIFT, SHIFT(6)},
	{"DMA_CINT_CINT_MASK", DMA_CINT_CINT_MASK, MASK(0,4)},
	{"DMA_CINT_CINT_SHIFT", DMA_CINT_CINT_SHIFT, SHIFT(0)},
	{"DMA_CINT_CINT_VALUE", DMA_CINT_CINT(1), SHIFT_VALUE(0)},
	{"DMA_CINT_CAIR_MASK", DMA_CINT_CAIR_MASK, MASK(6,1)},
	{"DMA_CINT_CAIR_SHIFT", DMA_CINT_CAIR_SHIFT, SHIFT(6)},
	{"DMA_INT_INT0_MASK", DMA_INT_INT0_MASK, MASK(0,1)},
	{"DMA_INT_INT0_SHIFT", DMA_INT_INT0_SHIFT, SHIFT(0)},
	{"DMA_INT_INT1_MASK", DMA_INT_INT1_MASK, MASK(1,1)},
	{"DMA_INT_INT1_SHIFT", DMA_INT_INT1_SHIFT, SHIFT(1)},
	{"DMA_INT_INT2_MASK", DMA_INT_INT2_MASK, MASK(2,1)},
	{"DMA_INT_INT2_SHIFT", DMA_INT_INT2_SHIFT, SHIFT(2)},
	{"DMA_INT_INT3_MASK", DMA_INT_INT3_MASK, MASK(3,1)},
	{"DMA_INT_INT3_SHIFT", DMA_INT_INT3_SHIFT, SHIFT(3)},
	{"DMA_INT_INT4_MASK", DMA_INT_INT4_MASK, MASK(4,1)},
	{"DMA_INT_INT4_SHIFT", DMA_INT_INT4_SHIFT, SHIFT(4)},
	{"DMA_INT_INT5_MASK", DMA_INT_INT5_MASK, MASK(5,1)},
	{"DMA_INT_INT5_SHIFT", DMA_INT_INT5_SHIFT, SHIFT(5)},
	{"DMA_INT_INT6_MASK", DMA_INT_INT6_MASK, MASK(6,1)},
	{"DMA_INT_INT6_SHIFT", DMA_INT_INT6_SHIFT, SHIFT(6)},
	{"DMA_INT_INT7_MASK", DMA_INT_INT7_MASK, MASK(7,1)},
	{"DMA_INT_INT7_SHIFT", DMA_INT_INT7_SHIFT, SHIFT(7)},
	{"DMA_INT_INT8_MASK", DMA_INT_INT8_MASK, MASK(8,1)},
	{"DMA_INT_INT8_SHIFT", DMA_INT_INT8_SHIFT, SHIFT(8)},
	{"DMA_INT_INT9_MASK", DMA_INT_INT9_MASK, MASK(9,1)},
	{"DMA_INT_INT9_SHIFT", DMA_INT_INT9_SHIFT, SHIFT(9)},
	{"DMA_INT_INT10_MASK", DMA_INT_INT10_MASK, MASK(10,1)},
	{"DMA_INT_INT10_SHIFT", DMA_INT_INT10_SHIFT, SHIFT(10)},
	{"DMA_INT_INT11_MASK", DMA_INT_INT11_MASK, MASK(11,1)},
	{"DMA_INT_INT11_SHIFT", DMA_INT_INT11_SHIFT, SHIFT(11)},
	{"DMA_INT_INT12_MASK", DMA_INT_INT12_MASK, MASK(12,1)},
	{"DMA_INT_INT12_SHIFT", DMA_INT_INT12_SHIFT, SHIFT(12)},
	{"DMA_INT_INT13_MASK", DMA_INT_INT13_MASK, MASK(13,1)},
	{"DMA_INT_INT13_SHIFT", DMA_INT_INT13_SHIFT, SHIFT(13)},
	{"DMA_INT_INT14_MASK", DMA_INT_INT14_MASK, MASK(14,1)},
	{"DMA_INT_INT14_SHIFT", DMA_INT_INT14_SHIFT, SHIFT(14)},
	{"DMA_INT_INT15_MASK", DMA_INT_INT15_MASK, MASK(15,1)},
	{"DMA_INT_INT15_SHIFT", DMA_INT_INT15_SHIFT, SHIFT(15)},
	{"DMA_ERR_ERR0_MASK", DMA_ERR_ERR0_MASK, MASK(0,1)},
	{"DMA_ERR_ERR0_SHIFT", DMA_ERR_ERR0_SHIFT, SHIFT(0)},
	{"DMA_ERR_ERR1_MASK", DMA_ERR_ERR1_MASK, MASK(1,1)},
	{"DMA_ERR_ERR1_SHIFT", DMA_ERR_ERR1_SHIFT, SHIFT(1)},
	{"DMA_ERR_ERR2_MASK", DMA_ERR_ERR2_MASK, MASK(2,1)},
	{"DMA_ERR_ERR2_SHIFT", DMA_ERR_ERR2_SHIFT, SHIFT(2)},
	{"DMA_ERR_ERR3_MASK", DMA_ERR_ERR3_MASK, MASK(3,1)},
	{"DMA_ERR_ERR3_SHIFT", DMA_ERR_ERR3_SHIFT, SHIFT(3)},
	{"DMA_ERR_ERR4_MASK", DMA_ERR_ERR4_MASK, MASK(4,1)},
	{"DMA_ERR_ERR4_SHIFT", DMA_ERR_ERR4_SHIFT, SHIFT(4)},
	{"DMA_ERR_ERR5_MASK", DMA_ERR_ERR5_MASK, MASK(5,1)},
	{"DMA_ERR_ERR5_SHIFT", DMA_ERR_ERR5_SHIFT, SHIFT(5)},
	{"DMA_ERR_ERR6_MASK", DMA_ERR_ERR6_MASK, MASK(6,1)},
	{"DMA_ERR_ERR6_SHIFT", DMA_ERR_ERR6_SHIFT, SHIFT(6)},
	{"DMA_ERR_ERR7_MASK", DMA_ERR_ERR7_MASK, MASK(7,1)},
	{"DMA_ERR_ERR7_SHIFT", DMA_ERR_ERR7_SHIFT, SHIFT(7)},
	{"DMA_ERR_ERR8_MASK", DMA_ERR_ERR8_MASK, MASK(8,1)},
	{"DMA_ERR_ERR8_SHIFT", DMA_ERR_ERR8_SHIFT, SHIFT(8)},
	{"DMA_ERR_ERR9_MASK", DMA_ERR_ERR9_MASK, MASK(9,1)},
	{"DMA_ERR_ERR9_SHIFT", DMA_ERR_ERR9_SHIFT, SHIFT(9)},
	{"DMA_ERR_ERR10_MASK", DMA_ERR_ERR10_MASK, MASK(10,1)},
	{"DMA_ERR_ERR10_SHIFT", DMA_ERR_ERR10_SHIFT, SHIFT(10)},
	{"DMA_ERR_ERR11_MASK", DMA_ERR_ERR11_MASK, MASK(11,1)},
	{"DMA_ERR_ERR11_SHIFT", DMA_ERR_ERR11_SHIFT, SHIFT(11)},
	{"DMA_ERR_ERR12_MASK", DMA_ERR_ERR12_MASK, MASK(12,1)},
	{"DMA_ERR_ERR12_SHIFT", DMA_ERR_ERR12_SHIFT, SHIFT(12)},
	{"DMA_ERR_ERR13_MASK", DMA_ERR_ERR13_MASK, MASK(13,1)},
	{"DMA_ERR_ERR13_SHIFT", DMA_ERR_ERR13_SHIFT, SHIFT(13)},
	{"DMA_ERR_ERR14_MASK", DMA_ERR_ERR14_MASK, MASK(14,1)},
	{"DMA_ERR_ERR14_SHIFT", DMA_ERR_ERR14_SHIFT, SHIFT(14)},
	{"DMA_ERR_ERR15_MASK", DMA_ERR_ERR15_MASK, MASK(15,1)},
	{"DMA_ERR_ERR15_SHIFT", DMA_ERR_ERR15_SHIFT, SHIFT(15)},
	{"DMA_HRS_HRS0_MASK", DMA_HRS_HRS0_MASK, MASK(0,1)},
	{"DMA_HRS_HRS0_SHIFT", DMA_HRS_HRS0_SHIFT, SHIFT(0)},
	{"DMA_HRS_HRS1_MASK", DMA_HRS_HRS1_MASK, MASK(1,1)},
	{"DMA_HRS_HRS1_SHIFT", DMA_HRS_HRS1_SHIFT, SHIFT(1)},
	{"DMA_HRS_HRS2_MASK", DMA_HRS_HRS2_MASK, MASK(2,1)},
	{"DMA_HRS_HRS2_SHIFT", DMA_HRS_HRS2_SHIFT, SHIFT(2)},
	{"DMA_HRS_HRS3_MASK", DMA_HRS_HRS3_MASK, MASK(3,1)},
	{"DMA_HRS_HRS3_SHIFT", DMA_HRS_HRS3_SHIFT, SHIFT(3)},
	{"DMA_HRS_HRS4_MASK", DMA_HRS_HRS4_MASK, MASK(4,1)},
	{"DMA_HRS_HRS4_SHIFT", DMA_HRS_HRS4_SHIFT, SHIFT(4)},
	{"DMA_HRS_HRS5_MASK", DMA_HRS_HRS5_MASK, MASK(5,1)},
	{"DMA_HRS_HRS5_SHIFT", DMA_HRS_HRS5_SHIFT, SHIFT(5)},
	{"DMA_HRS_HRS6_MASK", DMA_HRS_HRS6_MASK, MASK(6,1)},
	{"DMA_HRS_HRS6_SHIFT", DMA_HRS_HRS6_SHIFT, SHIFT(6)},
	{"DMA_HRS_HRS7_MASK", DMA_HRS_HRS7_MASK, MASK(7,1)},
	{"DMA_HRS_HRS7_SHIFT", DMA_HRS_HRS7_SHIFT, SHIFT(7)},
	{"DMA_HRS_HRS8_MASK", DMA_HRS_HRS8_MASK, MASK(8,1)},
	{"DMA_HRS_HRS8_SHIFT", DMA_HRS_HRS8_SHIFT, SHIFT(8)},
	{"DMA_HRS_HRS9_MASK", DMA_HRS_HRS9_MASK, MASK(9,1)},
	{"DMA_HRS_HRS9_SHIFT", DMA_HRS_HRS9_SHIFT, SHIFT(9)},
	{"DMA_HRS_HRS10_MASK", DMA_HRS_HRS10_MASK, MASK(10,1)},
	{"DMA_HRS_HRS10_SHIFT", DMA_HRS_HRS10_SHIFT, SHIFT(10)},
	{"DMA_HRS_HRS11_MASK", DMA_HRS_HRS11_MASK, MASK(11,1)},
	{"DMA_HRS_HRS11_SHIFT", DMA_HRS_HRS11_SHIFT, SHIFT(11)},
	{"DMA_HRS_HRS12_MASK", DMA_HRS_HRS12_MASK, MASK(12,1)},
	{"DMA_HRS_HRS12_SHIFT", DMA_HRS_HRS12_SHIFT, SHIFT(12)},
	{"DMA_HRS_HRS13_MASK", DMA_HRS_HRS13_MASK, MASK(13,1)},
	{"DMA_HRS_HRS13_SHIFT", DMA_HRS_HRS13_SHIFT, SHIFT(13)},
	{"DMA_HRS_HRS14_MASK", DMA_HRS_HRS14_MASK, MASK(14,1)},
	{"DMA_HRS_HRS14_SHIFT", DMA_HRS_HRS14_SHIFT, SHIFT(14)},
	{"DMA_HRS_HRS15_MASK", DMA_HRS_HRS15_MASK, MASK(15,1)},
	{"DMA_HRS_HRS15_SHIFT", DMA_HRS_HRS15_SHIFT, SHIFT(15)},
	{"DMA_DCHPRI3_CHPRI_MASK", DMA_DCHPRI3_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI3_CHPRI_SHIFT", DMA_DCHPRI3_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI3_CHPRI_VALUE", DMA_DCHPRI3_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI2_CHPRI_MASK", DMA_DCHPRI2_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI2_CHPRI_SHIFT", DMA_DCHPRI2_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI2_CHPRI_VALUE", DMA_DCHPRI2_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI1_CHPRI_MASK", DMA_DCHPRI1_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI1_CHPRI_SHIFT", DMA_DCHPRI1_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI1_CHPRI_VALUE", DMA_DCHPRI1_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI0_CHPRI_MASK", DMA_DCHPRI0_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI0_CHPRI_SHIFT", DMA_DCHPRI0_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI0_CHPRI_VALUE", DMA_DCHPRI0_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI7_CHPRI_MASK", DMA_DCHPRI7_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI7_CHPRI_SHIFT", DMA_DCHPRI7_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI7_CHPRI_VALUE", DMA_DCHPRI7_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI6_CHPRI_MASK", DMA_DCHPRI6_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI6_CHPRI_SHIFT", DMA_DCHPRI6_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI6_CHPRI_VALUE", DMA_DCHPRI6_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI5_CHPRI_MASK", DMA_DCHPRI5_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI5_CHPRI_SHIFT", DMA_DCHPRI5_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI5_CHPRI_VALUE", DMA_DCHPRI5_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI4_CHPRI_MASK", DMA_DCHPRI4_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI4_CHPRI_SHIFT", DMA_DCHPRI4_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI4_CHPRI_VALUE", DMA_DCHPRI4_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI11_CHPRI_MASK", DMA_DCHPRI11_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI11_CHPRI_SHIFT", DMA_DCHPRI11_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI11_CHPRI_VALUE", DMA_DCHPRI11_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI10_CHPRI_MASK", DMA_DCHPRI10_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI10_CHPRI_SHIFT", DMA_DCHPRI10_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI10_CHPRI_VALUE", DMA_DCHPRI10_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI9_CHPRI_MASK", DMA_DCHPRI9_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI9_CHPRI_SHIFT", DMA_DCHPRI9_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI9_CHPRI_VALUE", DMA_DCHPRI9_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI8_CHPRI_MASK", DMA_DCHPRI8_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI8_CHPRI_SHIFT", DMA_DCHPRI8_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI8_CHPRI_VALUE", DMA_DCHPRI8_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI15_CHPRI_MASK", DMA_DCHPRI15_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI15_CHPRI_SHIFT", DMA_DCHPRI15_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI15_CHPRI_VALUE", DMA_DCHPRI15_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI14_CHPRI_MASK", DMA_DCHPRI14_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI14_CHPRI_SHIFT", DMA_DCHPRI14_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI14_CHPRI_VALUE", DMA_DCHPRI14_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI13_CHPRI_MASK", DMA_DCHPRI13_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI13_CHPRI_SHIFT", DMA_DCHPRI13_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI13_CHPRI_VALUE", DMA_DCHPRI13_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI12_CHPRI_MASK", DMA_DCHPRI12_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI12_CHPRI_SHIFT", DMA_DCHPRI12_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI12_CHPRI_VALUE", DMA_DCHPRI12_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI3_DPA_MASK", DMA_DCHPRI3_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI3_DPA_SHIFT", DMA_DCHPRI3_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI2_DPA_MASK", DMA_DCHPRI2_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI2_DPA_SHIFT", DMA_DCHPRI2_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI1_DPA_MASK", DMA_DCHPRI1_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI1_DPA_SHIFT", DMA_DCHPRI1_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI0_DPA_MASK", DMA_DCHPRI0_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI0_DPA_SHIFT", DMA_DCHPRI0_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI7_DPA_MASK", DMA_DCHPRI7_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI7_DPA_SHIFT", DMA_DCHPRI7_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI6_DPA_MASK", DMA_DCHPRI6_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI6_DPA_SHIFT", DMA_DCHPRI6_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI5_DPA_MASK", DMA_DCHPRI5_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI5_DPA_SHIFT", DMA_DCHPRI5_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI4_DPA_MASK", DMA_DCHPRI4_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI4_DPA_SHIFT", DMA_DCHPRI4_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI11_DPA_MASK", DMA_DCHPRI11_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI11_DPA_SHIFT", DMA_DCHPRI11_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI10_DPA_MASK", DMA_DCHPRI10_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI10_DPA_SHIFT", DMA_DCHPRI10_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI9_DPA_MASK", DMA_DCHPRI9_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI9_DPA_SHIFT", DMA_DCHPRI9_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI8_DPA_MASK", DMA_DCHPRI8_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI8_DPA_SHIFT", DMA_DCHPRI8_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI15_DPA_MASK", DMA_DCHPRI15_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI15_DPA_SHIFT", DMA_DCHPRI15_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI14_DPA_MASK", DMA_DCHPRI14_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI14_DPA_SHIFT", DMA_DCHPRI14_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI13_DPA_MASK", DMA_DCHPRI13_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI13_DPA_SHIFT", DMA_DCHPRI13_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI12_DPA_MASK", DMA_DCHPRI12_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI12_DPA_SHIFT", DMA_DCHPRI12_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI3_ECP_MASK", DMA_DCHPRI3_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI3_ECP_SHIFT", DMA_DCHPRI3_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI2_ECP_MASK", DMA_DCHPRI2_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI2_ECP_SHIFT", DMA_DCHPRI2_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI1_ECP_MASK", DMA_DCHPRI1_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI1_ECP_SHIFT", DMA_DCHPRI1_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI0_ECP_MASK", DMA_DCHPRI0_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI0_ECP_SHIFT", DMA_DCHPRI0_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI7_ECP_MASK", DMA_DCHPRI7_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI7_ECP_SHIFT", DMA_DCHPRI7_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI6_ECP_MASK", DMA_DCHPRI6_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI6_ECP_SHIFT", DMA_DCHPRI6_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI5_ECP_MASK", DMA_DCHPRI5_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI5_ECP_SHIFT", DMA_DCHPRI5_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI4_ECP_MASK", DMA_DCHPRI4_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI4_ECP_SHIFT", DMA_DCHPRI4_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI11_ECP_MASK", DMA_DCHPRI11_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI11_ECP_SHIFT", DMA_DCHPRI11_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI10_ECP_MASK", DMA_DCHPRI10_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI10_ECP_SHIFT", DMA_DCHPRI10_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI9_ECP_MASK", DMA_DCHPRI9_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI9_ECP_SHIFT", DMA_DCHPRI9_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI8_ECP_MASK", DMA_DCHPRI8_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI8_ECP_SHIFT", DMA_DCHPRI8_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI15_ECP_MASK", DMA_DCHPRI15_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI15_ECP_SHIFT", DMA_DCHPRI15_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI14_ECP_MASK", DMA_DCHPRI14_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI14_ECP_SHIFT", DMA_DCHPRI14_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI13_ECP_MASK", DMA_DCHPRI13_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI13_ECP_SHIFT", DMA_DCHPRI13_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI12_ECP_MASK", DMA_DCHPRI12_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI12_ECP_SHIFT", DMA_DCHPRI12_ECP_SHIFT, SHIFT(7)},
	{"DMA_SADDR_SADDR_MASK", DMA_SADDR_SADDR_MASK, MASK(0,32)},
	{"DMA_SADDR_SADDR_SHIFT", DMA_SADDR_SADDR_SHIFT, SHIFT(0)},
	{"DMA_SADDR_SADDR_VALUE", DMA_SADDR_SADDR(1), SHIFT_VALUE(0)},
	{"DMA_SOFF_SOFF_MASK", DMA_SOFF_SOFF_MASK, MASK(0,16)},
	{"DMA_SOFF_SOFF_SHIFT", DMA_SOFF_SOFF_SHIFT, SHIFT(0)},
	{"DMA_SOFF_SOFF_VALUE", DMA_SOFF_SOFF(1), SHIFT_VALUE(0)},
	{"DMA_ATTR_DSIZE_MASK", DMA_ATTR_DSIZE_MASK, MASK(0,3)},
	{"DMA_ATTR_DSIZE_SHIFT", DMA_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{"DMA_ATTR_DSIZE_VALUE", DMA_ATTR_DSIZE(1), SHIFT_VALUE(0)},
	{"DMA_ATTR_DMOD_MASK", DMA_ATTR_DMOD_MASK, MASK(3,5)},
	{"DMA_ATTR_DMOD_SHIFT", DMA_ATTR_DMOD_SHIFT, SHIFT(3)},
	{"DMA_ATTR_DMOD_VALUE", DMA_ATTR_DMOD(1), SHIFT_VALUE(3)},
	{"DMA_ATTR_SSIZE_MASK", DMA_ATTR_SSIZE_MASK, MASK(8,3)},
	{"DMA_ATTR_SSIZE_SHIFT", DMA_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{"DMA_ATTR_SSIZE_VALUE", DMA_ATTR_SSIZE(1), SHIFT_VALUE(8)},
	{"DMA_ATTR_SMOD_MASK", DMA_ATTR_SMOD_MASK, MASK(11,5)},
	{"DMA_ATTR_SMOD_SHIFT", DMA_ATTR_SMOD_SHIFT, SHIFT(11)},
	{"DMA_ATTR_SMOD_VALUE", DMA_ATTR_SMOD(1), SHIFT_VALUE(11)},
	{"DMA_NBYTES_MLOFFYES_NBYTES_MASK", DMA_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{"DMA_NBYTES_MLOFFYES_NBYTES_SHIFT", DMA_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{"DMA_NBYTES_MLOFFYES_NBYTES_VALUE", DMA_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)},
	{"DMA_NBYTES_MLOFFYES_MLOFF_MASK", DMA_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{"DMA_NBYTES_MLOFFYES_MLOFF_SHIFT", DMA_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{"DMA_NBYTES_MLOFFYES_MLOFF_VALUE", DMA_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)},
	{"DMA_NBYTES_MLOFFYES_DMLOE_MASK", DMA_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{"DMA_NBYTES_MLOFFYES_DMLOE_SHIFT", DMA_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{"DMA_NBYTES_MLOFFNO_DMLOE_MASK", DMA_NBYTES_MLOFFNO_DMLOE_MASK, MASK(30,1)},
	{"DMA_NBYTES_MLOFFNO_DMLOE_SHIFT", DMA_NBYTES_MLOFFNO_DMLOE_SHIFT, SHIFT(30)},
	{"DMA_NBYTES_MLOFFYES_SMLOE_MASK", DMA_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{"DMA_NBYTES_MLOFFYES_SMLOE_SHIFT", DMA_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{"DMA_NBYTES_MLOFFNO_SMLOE_MASK", DMA_NBYTES_MLOFFNO_SMLOE_MASK, MASK(31,1)},
	{"DMA_NBYTES_MLOFFNO_SMLOE_SHIFT", DMA_NBYTES_MLOFFNO_SMLOE_SHIFT, SHIFT(31)},
	{"DMA_NBYTES_MLOFFNO_NBYTES_MASK", DMA_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{"DMA_NBYTES_MLOFFNO_NBYTES_SHIFT", DMA_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{"DMA_NBYTES_MLOFFNO_NBYTES_VALUE", DMA_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)},
	{"DMA_NBYTES_MLNO_NBYTES_MASK", DMA_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{"DMA_NBYTES_MLNO_NBYTES_SHIFT", DMA_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{"DMA_NBYTES_MLNO_NBYTES_VALUE", DMA_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)},
	{"DMA_SLAST_SLAST_MASK", DMA_SLAST_SLAST_MASK, MASK(0,32)},
	{"DMA_SLAST_SLAST_SHIFT", DMA_SLAST_SLAST_SHIFT, SHIFT(0)},
	{"DMA_SLAST_SLAST_VALUE", DMA_SLAST_SLAST(1), SHIFT_VALUE(0)},
	{"DMA_DADDR_DADDR_MASK", DMA_DADDR_DADDR_MASK, MASK(0,32)},
	{"DMA_DADDR_DADDR_SHIFT", DMA_DADDR_DADDR_SHIFT, SHIFT(0)},
	{"DMA_DADDR_DADDR_VALUE", DMA_DADDR_DADDR(1), SHIFT_VALUE(0)},
	{"DMA_DOFF_DOFF_MASK", DMA_DOFF_DOFF_MASK, MASK(0,16)},
	{"DMA_DOFF_DOFF_SHIFT", DMA_DOFF_DOFF_SHIFT, SHIFT(0)},
	{"DMA_DOFF_DOFF_VALUE", DMA_DOFF_DOFF(1), SHIFT_VALUE(0)},
	{"DMA_CITER_ELINKYES_CITER_MASK", DMA_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{"DMA_CITER_ELINKYES_CITER_SHIFT", DMA_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{"DMA_CITER_ELINKYES_CITER_VALUE", DMA_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)},
	{"DMA_CITER_ELINKYES_LINKCH_MASK", DMA_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{"DMA_CITER_ELINKYES_LINKCH_SHIFT", DMA_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{"DMA_CITER_ELINKYES_LINKCH_VALUE", DMA_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)},
	{"DMA_BITER_ELINKYES_LINKCH_MASK", DMA_BITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{"DMA_BITER_ELINKYES_LINKCH_SHIFT", DMA_BITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{"DMA_BITER_ELINKYES_LINKCH_VALUE", DMA_BITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)},
	{"DMA_CITER_ELINKYES_ELINK_MASK", DMA_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{"DMA_CITER_ELINKYES_ELINK_SHIFT", DMA_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{"DMA_CITER_ELINKNO_ELINK_MASK", DMA_CITER_ELINKNO_ELINK_MASK, MASK(15,1)},
	{"DMA_CITER_ELINKNO_ELINK_SHIFT", DMA_CITER_ELINKNO_ELINK_SHIFT, SHIFT(15)},
	{"DMA_CITER_ELINKNO_CITER_MASK", DMA_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{"DMA_CITER_ELINKNO_CITER_SHIFT", DMA_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{"DMA_CITER_ELINKNO_CITER_VALUE", DMA_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)},
	{"DMA_DLAST_SGA_DLASTSGA_MASK", DMA_DLAST_SGA_DLASTSGA_MASK, MASK(0,32)},
	{"DMA_DLAST_SGA_DLASTSGA_SHIFT", DMA_DLAST_SGA_DLASTSGA_SHIFT, SHIFT(0)},
	{"DMA_DLAST_SGA_DLASTSGA_VALUE", DMA_DLAST_SGA_DLASTSGA(1), SHIFT_VALUE(0)},
	{"DMA_CSR_START_MASK", DMA_CSR_START_MASK, MASK(0,1)},
	{"DMA_CSR_START_SHIFT", DMA_CSR_START_SHIFT, SHIFT(0)},
	{"DMA_CSR_INTMAJOR_MASK", DMA_CSR_INTMAJOR_MASK, MASK(1,1)},
	{"DMA_CSR_INTMAJOR_SHIFT", DMA_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{"DMA_CSR_INTHALF_MASK", DMA_CSR_INTHALF_MASK, MASK(2,1)},
	{"DMA_CSR_INTHALF_SHIFT", DMA_CSR_INTHALF_SHIFT, SHIFT(2)},
	{"DMA_CSR_DREQ_MASK", DMA_CSR_DREQ_MASK, MASK(3,1)},
	{"DMA_CSR_DREQ_SHIFT", DMA_CSR_DREQ_SHIFT, SHIFT(3)},
	{"DMA_CSR_ESG_MASK", DMA_CSR_ESG_MASK, MASK(4,1)},
	{"DMA_CSR_ESG_SHIFT", DMA_CSR_ESG_SHIFT, SHIFT(4)},
	{"DMA_CSR_MAJORELINK_MASK", DMA_CSR_MAJORELINK_MASK, MASK(5,1)},
	{"DMA_CSR_MAJORELINK_SHIFT", DMA_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{"DMA_CSR_ACTIVE_MASK", DMA_CSR_ACTIVE_MASK, MASK(6,1)},
	{"DMA_CSR_ACTIVE_SHIFT", DMA_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{"DMA_CSR_DONE_MASK", DMA_CSR_DONE_MASK, MASK(7,1)},
	{"DMA_CSR_DONE_SHIFT", DMA_CSR_DONE_SHIFT, SHIFT(7)},
	{"DMA_CSR_MAJORLINKCH_MASK", DMA_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{"DMA_CSR_MAJORLINKCH_SHIFT", DMA_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{"DMA_CSR_MAJORLINKCH_VALUE", DMA_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)},
	{"DMA_CSR_BWC_MASK", DMA_CSR_BWC_MASK, MASK(14,2)},
	{"DMA_CSR_BWC_SHIFT", DMA_CSR_BWC_SHIFT, SHIFT(14)},
	{"DMA_CSR_BWC_VALUE", DMA_CSR_BWC(1), SHIFT_VALUE(14)},
	{"DMA_BITER_ELINKYES_BITER_MASK", DMA_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{"DMA_BITER_ELINKYES_BITER_SHIFT", DMA_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{"DMA_BITER_ELINKYES_BITER_VALUE", DMA_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)},
	{"DMA_BITER_ELINKYES_ELINK_MASK", DMA_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{"DMA_BITER_ELINKYES_ELINK_SHIFT", DMA_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{"DMA_BITER_ELINKNO_ELINK_MASK", DMA_BITER_ELINKNO_ELINK_MASK, MASK(15,1)},
	{"DMA_BITER_ELINKNO_ELINK_SHIFT", DMA_BITER_ELINKNO_ELINK_SHIFT, SHIFT(15)},
	{"DMA_BITER_ELINKNO_BITER_MASK", DMA_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{"DMA_BITER_ELINKNO_BITER_SHIFT", DMA_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{"DMA_BITER_ELINKNO_BITER_VALUE", DMA_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)},
	{"CAN0_MCR_MAXMB_MASK", CAN0_MCR_MAXMB_MASK, MASK(0,7)},
	{"CAN0_MCR_MAXMB_SHIFT", CAN0_MCR_MAXMB_SHIFT, SHIFT(0)},
	{"CAN0_MCR_MAXMB_VALUE", CAN0_MCR_MAXMB(1), SHIFT_VALUE(0)},
	{"CAN0_MCR_IDAM_MASK", CAN0_MCR_IDAM_MASK, MASK(8,2)},
	{"CAN0_MCR_IDAM_SHIFT", CAN0_MCR_IDAM_SHIFT, SHIFT(8)},
	{"CAN0_MCR_IDAM_VALUE", CAN0_MCR_IDAM(1), SHIFT_VALUE(8)},
	{"CAN0_MCR_AEN_MASK", CAN0_MCR_AEN_MASK, MASK(12,1)},
	{"CAN0_MCR_AEN_SHIFT", CAN0_MCR_AEN_SHIFT, SHIFT(12)},
	{"CAN0_MCR_LPRIOEN_MASK", CAN0_MCR_LPRIOEN_MASK, MASK(13,1)},
	{"CAN0_MCR_LPRIOEN_SHIFT", CAN0_MCR_LPRIOEN_SHIFT, SHIFT(13)},
	{"CAN0_MCR_IRMQ_MASK", CAN0_MCR_IRMQ_MASK, MASK(16,1)},
	{"CAN0_MCR_IRMQ_SHIFT", CAN0_MCR_IRMQ_SHIFT, SHIFT(16)},
	{"CAN0_MCR_SRXDIS_MASK", CAN0_MCR_SRXDIS_MASK, MASK(17,1)},
	{"CAN0_MCR_SRXDIS_SHIFT", CAN0_MCR_SRXDIS_SHIFT, SHIFT(17)},
	{"CAN0_MCR_WAKSRC_MASK", CAN0_MCR_WAKSRC_MASK, MASK(19,1)},
	{"CAN0_MCR_WAKSRC_SHIFT", CAN0_MCR_WAKSRC_SHIFT, SHIFT(19)},
	{"CAN0_MCR_LPMACK_MASK", CAN0_MCR_LPMACK_MASK, MASK(20,1)},
	{"CAN0_MCR_LPMACK_SHIFT", CAN0_MCR_LPMACK_SHIFT, SHIFT(20)},
	{"CAN0_MCR_WRNEN_MASK", CAN0_MCR_WRNEN_MASK, MASK(21,1)},
	{"CAN0_MCR_WRNEN_SHIFT", CAN0_MCR_WRNEN_SHIFT, SHIFT(21)},
	{"CAN0_MCR_SLFWAK_MASK", CAN0_MCR_SLFWAK_MASK, MASK(22,1)},
	{"CAN0_MCR_SLFWAK_SHIFT", CAN0_MCR_SLFWAK_SHIFT, SHIFT(22)},
	{"CAN0_MCR_SUPV_MASK", CAN0_MCR_SUPV_MASK, MASK(23,1)},
	{"CAN0_MCR_SUPV_SHIFT", CAN0_MCR_SUPV_SHIFT, SHIFT(23)},
	{"CAN0_MCR_FRZACK_MASK", CAN0_MCR_FRZACK_MASK, MASK(24,1)},
	{"CAN0_MCR_FRZACK_SHIFT", CAN0_MCR_FRZACK_SHIFT, SHIFT(24)},
	{"CAN0_MCR_SOFTRST_MASK", CAN0_MCR_SOFTRST_MASK, MASK(25,1)},
	{"CAN0_MCR_SOFTRST_SHIFT", CAN0_MCR_SOFTRST_SHIFT, SHIFT(25)},
	{"CAN0_MCR_WAKMSK_MASK", CAN0_MCR_WAKMSK_MASK, MASK(26,1)},
	{"CAN0_MCR_WAKMSK_SHIFT", CAN0_MCR_WAKMSK_SHIFT, SHIFT(26)},
	{"CAN0_MCR_NOTRDY_MASK", CAN0_MCR_NOTRDY_MASK, MASK(27,1)},
	{"CAN0_MCR_NOTRDY_SHIFT", CAN0_MCR_NOTRDY_SHIFT, SHIFT(27)},
	{"CAN0_MCR_HALT_MASK", CAN0_MCR_HALT_MASK, MASK(28,1)},
	{"CAN0_MCR_HALT_SHIFT", CAN0_MCR_HALT_SHIFT, SHIFT(28)},
	{"CAN0_MCR_RFEN_MASK", CAN0_MCR_RFEN_MASK, MASK(29,1)},
	{"CAN0_MCR_RFEN_SHIFT", CAN0_MCR_RFEN_SHIFT, SHIFT(29)},
	{"CAN0_MCR_FRZ_MASK", CAN0_MCR_FRZ_MASK, MASK(30,1)},
	{"CAN0_MCR_FRZ_SHIFT", CAN0_MCR_FRZ_SHIFT, SHIFT(30)},
	{"CAN0_MCR_MDIS_MASK", CAN0_MCR_MDIS_MASK, MASK(31,1)},
	{"CAN0_MCR_MDIS_SHIFT", CAN0_MCR_MDIS_SHIFT, SHIFT(31)},
	{"CAN0_CTRL1_PROPSEG_MASK", CAN0_CTRL1_PROPSEG_MASK, MASK(0,3)},
	{"CAN0_CTRL1_PROPSEG_SHIFT", CAN0_CTRL1_PROPSEG_SHIFT, SHIFT(0)},
	{"CAN0_CTRL1_PROPSEG_VALUE", CAN0_CTRL1_PROPSEG(1), SHIFT_VALUE(0)},
	{"CAN0_CTRL1_LOM_MASK", CAN0_CTRL1_LOM_MASK, MASK(3,1)},
	{"CAN0_CTRL1_LOM_SHIFT", CAN0_CTRL1_LOM_SHIFT, SHIFT(3)},
	{"CAN0_CTRL1_LBUF_MASK", CAN0_CTRL1_LBUF_MASK, MASK(4,1)},
	{"CAN0_CTRL1_LBUF_SHIFT", CAN0_CTRL1_LBUF_SHIFT, SHIFT(4)},
	{"CAN0_CTRL1_TSYN_MASK", CAN0_CTRL1_TSYN_MASK, MASK(5,1)},
	{"CAN0_CTRL1_TSYN_SHIFT", CAN0_CTRL1_TSYN_SHIFT, SHIFT(5)},
	{"CAN0_CTRL1_BOFFREC_MASK", CAN0_CTRL1_BOFFREC_MASK, MASK(6,1)},
	{"CAN0_CTRL1_BOFFREC_SHIFT", CAN0_CTRL1_BOFFREC_SHIFT, SHIFT(6)},
	{"CAN0_CTRL1_SMP_MASK", CAN0_CTRL1_SMP_MASK, MASK(7,1)},
	{"CAN0_CTRL1_SMP_SHIFT", CAN0_CTRL1_SMP_SHIFT, SHIFT(7)},
	{"CAN0_CTRL1_RWRNMSK_MASK", CAN0_CTRL1_RWRNMSK_MASK, MASK(10,1)},
	{"CAN0_CTRL1_RWRNMSK_SHIFT", CAN0_CTRL1_RWRNMSK_SHIFT, SHIFT(10)},
	{"CAN0_CTRL1_TWRNMSK_MASK", CAN0_CTRL1_TWRNMSK_MASK, MASK(11,1)},
	{"CAN0_CTRL1_TWRNMSK_SHIFT", CAN0_CTRL1_TWRNMSK_SHIFT, SHIFT(11)},
	{"CAN0_CTRL1_LPB_MASK", CAN0_CTRL1_LPB_MASK, MASK(12,1)},
	{"CAN0_CTRL1_LPB_SHIFT", CAN0_CTRL1_LPB_SHIFT, SHIFT(12)},
	{"CAN0_CTRL1_CLKSRC_MASK", CAN0_CTRL1_CLKSRC_MASK, MASK(13,1)},
	{"CAN0_CTRL1_CLKSRC_SHIFT", CAN0_CTRL1_CLKSRC_SHIFT, SHIFT(13)},
	{"CAN0_CTRL1_ERRMSK_MASK", CAN0_CTRL1_ERRMSK_MASK, MASK(14,1)},
	{"CAN0_CTRL1_ERRMSK_SHIFT", CAN0_CTRL1_ERRMSK_SHIFT, SHIFT(14)},
	{"CAN0_CTRL1_BOFFMSK_MASK", CAN0_CTRL1_BOFFMSK_MASK, MASK(15,1)},
	{"CAN0_CTRL1_BOFFMSK_SHIFT", CAN0_CTRL1_BOFFMSK_SHIFT, SHIFT(15)},
	{"CAN0_CTRL1_PSEG2_MASK", CAN0_CTRL1_PSEG2_MASK, MASK(16,3)},
	{"CAN0_CTRL1_PSEG2_SHIFT", CAN0_CTRL1_PSEG2_SHIFT, SHIFT(16)},
	{"CAN0_CTRL1_PSEG2_VALUE", CAN0_CTRL1_PSEG2(1), SHIFT_VALUE(16)},
	{"CAN0_CTRL1_PSEG1_MASK", CAN0_CTRL1_PSEG1_MASK, MASK(19,3)},
	{"CAN0_CTRL1_PSEG1_SHIFT", CAN0_CTRL1_PSEG1_SHIFT, SHIFT(19)},
	{"CAN0_CTRL1_PSEG1_VALUE", CAN0_CTRL1_PSEG1(1), SHIFT_VALUE(19)},
	{"CAN0_CTRL1_RJW_MASK", CAN0_CTRL1_RJW_MASK, MASK(22,2)},
	{"CAN0_CTRL1_RJW_SHIFT", CAN0_CTRL1_RJW_SHIFT, SHIFT(22)},
	{"CAN0_CTRL1_RJW_VALUE", CAN0_CTRL1_RJW(1), SHIFT_VALUE(22)},
	{"CAN0_CTRL1_PRESDIV_MASK", CAN0_CTRL1_PRESDIV_MASK, MASK(24,8)},
	{"CAN0_CTRL1_PRESDIV_SHIFT", CAN0_CTRL1_PRESDIV_SHIFT, SHIFT(24)},
	{"CAN0_CTRL1_PRESDIV_VALUE", CAN0_CTRL1_PRESDIV(1), SHIFT_VALUE(24)},
	{"CAN0_TIMER_TIMER_MASK", CAN0_TIMER_TIMER_MASK, MASK(0,16)},
	{"CAN0_TIMER_TIMER_SHIFT", CAN0_TIMER_TIMER_SHIFT, SHIFT(0)},
	{"CAN0_TIMER_TIMER_VALUE", CAN0_TIMER_TIMER(1), SHIFT_VALUE(0)},
	{"CAN0_RXMGMASK_MG_MASK", CAN0_RXMGMASK_MG_MASK, MASK(0,32)},
	{"CAN0_RXMGMASK_MG_SHIFT", CAN0_RXMGMASK_MG_SHIFT, SHIFT(0)},
	{"CAN0_RXMGMASK_MG_VALUE", CAN0_RXMGMASK_MG(1), SHIFT_VALUE(0)},
	{"CAN0_RX14MASK_RX14M_MASK", CAN0_RX14MASK_RX14M_MASK, MASK(0,32)},
	{"CAN0_RX14MASK_RX14M_SHIFT", CAN0_RX14MASK_RX14M_SHIFT, SHIFT(0)},
	{"CAN0_RX14MASK_RX14M_VALUE", CAN0_RX14MASK_RX14M(1), SHIFT_VALUE(0)},
	{"CAN0_RX15MASK_RX15M_MASK", CAN0_RX15MASK_RX15M_MASK, MASK(0,32)},
	{"CAN0_RX15MASK_RX15M_SHIFT", CAN0_RX15MASK_RX15M_SHIFT, SHIFT(0)},
	{"CAN0_RX15MASK_RX15M_VALUE", CAN0_RX15MASK_RX15M(1), SHIFT_VALUE(0)},
	{"CAN0_ECR_TXERRCNT_MASK", CAN0_ECR_TXERRCNT_MASK, MASK(0,8)},
	{"CAN0_ECR_TXERRCNT_SHIFT", CAN0_ECR_TXERRCNT_SHIFT, SHIFT(0)},
	{"CAN0_ECR_TXERRCNT_VALUE", CAN0_ECR_TXERRCNT(1), SHIFT_VALUE(0)},
	{"CAN0_ECR_RXERRCNT_MASK", CAN0_ECR_RXERRCNT_MASK, MASK(8,8)},
	{"CAN0_ECR_RXERRCNT_SHIFT", CAN0_ECR_RXERRCNT_SHIFT, SHIFT(8)},
	{"CAN0_ECR_RXERRCNT_VALUE", CAN0_ECR_RXERRCNT(1), SHIFT_VALUE(8)},
	{"CAN0_ESR1_WAKINT_MASK", CAN0_ESR1_WAKINT_MASK, MASK(0,1)},
	{"CAN0_ESR1_WAKINT_SHIFT", CAN0_ESR1_WAKINT_SHIFT, SHIFT(0)},
	{"CAN0_ESR1_ERRINT_MASK", CAN0_ESR1_ERRINT_MASK, MASK(1,1)},
	{"CAN0_ESR1_ERRINT_SHIFT", CAN0_ESR1_ERRINT_SHIFT, SHIFT(1)},
	{"CAN0_ESR1_BOFFINT_MASK", CAN0_ESR1_BOFFINT_MASK, MASK(2,1)},
	{"CAN0_ESR1_BOFFINT_SHIFT", CAN0_ESR1_BOFFINT_SHIFT, SHIFT(2)},
	{"CAN0_ESR1_RX_MASK", CAN0_ESR1_RX_MASK, MASK(3,1)},
	{"CAN0_ESR1_RX_SHIFT", CAN0_ESR1_RX_SHIFT, SHIFT(3)},
	{"CAN0_ESR1_FLTCONF_MASK", CAN0_ESR1_FLTCONF_MASK, MASK(4,2)},
	{"CAN0_ESR1_FLTCONF_SHIFT", CAN0_ESR1_FLTCONF_SHIFT, SHIFT(4)},
	{"CAN0_ESR1_FLTCONF_VALUE", CAN0_ESR1_FLTCONF(1), SHIFT_VALUE(4)},
	{"CAN0_ESR1_TX_MASK", CAN0_ESR1_TX_MASK, MASK(6,1)},
	{"CAN0_ESR1_TX_SHIFT", CAN0_ESR1_TX_SHIFT, SHIFT(6)},
	{"CAN0_ESR1_IDLE_MASK", CAN0_ESR1_IDLE_MASK, MASK(7,1)},
	{"CAN0_ESR1_IDLE_SHIFT", CAN0_ESR1_IDLE_SHIFT, SHIFT(7)},
	{"CAN0_ESR1_RXWRN_MASK", CAN0_ESR1_RXWRN_MASK, MASK(8,1)},
	{"CAN0_ESR1_RXWRN_SHIFT", CAN0_ESR1_RXWRN_SHIFT, SHIFT(8)},
	{"CAN0_ESR1_TXWRN_MASK", CAN0_ESR1_TXWRN_MASK, MASK(9,1)},
	{"CAN0_ESR1_TXWRN_SHIFT", CAN0_ESR1_TXWRN_SHIFT, SHIFT(9)},
	{"CAN0_ESR1_STFERR_MASK", CAN0_ESR1_STFERR_MASK, MASK(10,1)},
	{"CAN0_ESR1_STFERR_SHIFT", CAN0_ESR1_STFERR_SHIFT, SHIFT(10)},
	{"CAN0_ESR1_FRMERR_MASK", CAN0_ESR1_FRMERR_MASK, MASK(11,1)},
	{"CAN0_ESR1_FRMERR_SHIFT", CAN0_ESR1_FRMERR_SHIFT, SHIFT(11)},
	{"CAN0_ESR1_CRCERR_MASK", CAN0_ESR1_CRCERR_MASK, MASK(12,1)},
	{"CAN0_ESR1_CRCERR_SHIFT", CAN0_ESR1_CRCERR_SHIFT, SHIFT(12)},
	{"CAN0_ESR1_ACKERR_MASK", CAN0_ESR1_ACKERR_MASK, MASK(13,1)},
	{"CAN0_ESR1_ACKERR_SHIFT", CAN0_ESR1_ACKERR_SHIFT, SHIFT(13)},
	{"CAN0_ESR1_BIT0ERR_MASK", CAN0_ESR1_BIT0ERR_MASK, MASK(14,1)},
	{"CAN0_ESR1_BIT0ERR_SHIFT", CAN0_ESR1_BIT0ERR_SHIFT, SHIFT(14)},
	{"CAN0_ESR1_BIT1ERR_MASK", CAN0_ESR1_BIT1ERR_MASK, MASK(15,1)},
	{"CAN0_ESR1_BIT1ERR_SHIFT", CAN0_ESR1_BIT1ERR_SHIFT, SHIFT(15)},
	{"CAN0_ESR1_RWRNINT_MASK", CAN0_ESR1_RWRNINT_MASK, MASK(16,1)},
	{"CAN0_ESR1_RWRNINT_SHIFT", CAN0_ESR1_RWRNINT_SHIFT, SHIFT(16)},
	{"CAN0_ESR1_TWRNINT_MASK", CAN0_ESR1_TWRNINT_MASK, MASK(17,1)},
	{"CAN0_ESR1_TWRNINT_SHIFT", CAN0_ESR1_TWRNINT_SHIFT, SHIFT(17)},
	{"CAN0_ESR1_SYNCH_MASK", CAN0_ESR1_SYNCH_MASK, MASK(18,1)},
	{"CAN0_ESR1_SYNCH_SHIFT", CAN0_ESR1_SYNCH_SHIFT, SHIFT(18)},
	{"CAN0_IMASK1_BUFLM_MASK", CAN0_IMASK1_BUFLM_MASK, MASK(0,32)},
	{"CAN0_IMASK1_BUFLM_SHIFT", CAN0_IMASK1_BUFLM_SHIFT, SHIFT(0)},
	{"CAN0_IMASK1_BUFLM_VALUE", CAN0_IMASK1_BUFLM(1), SHIFT_VALUE(0)},
	{"CAN0_IFLAG1_BUF0I_MASK", CAN0_IFLAG1_BUF0I_MASK, MASK(0,1)},
	{"CAN0_IFLAG1_BUF0I_SHIFT", CAN0_IFLAG1_BUF0I_SHIFT, SHIFT(0)},
	{"CAN0_IFLAG1_BUF4TO1I_MASK", CAN0_IFLAG1_BUF4TO1I_MASK, MASK(1,4)},
	{"CAN0_IFLAG1_BUF4TO1I_SHIFT", CAN0_IFLAG1_BUF4TO1I_SHIFT, SHIFT(1)},
	{"CAN0_IFLAG1_BUF4TO1I_VALUE", CAN0_IFLAG1_BUF4TO1I(1), SHIFT_VALUE(1)},
	{"CAN0_IFLAG1_BUF5I_MASK", CAN0_IFLAG1_BUF5I_MASK, MASK(5,1)},
	{"CAN0_IFLAG1_BUF5I_SHIFT", CAN0_IFLAG1_BUF5I_SHIFT, SHIFT(5)},
	{"CAN0_IFLAG1_BUF6I_MASK", CAN0_IFLAG1_BUF6I_MASK, MASK(6,1)},
	{"CAN0_IFLAG1_BUF6I_SHIFT", CAN0_IFLAG1_BUF6I_SHIFT, SHIFT(6)},
	{"CAN0_IFLAG1_BUF7I_MASK", CAN0_IFLAG1_BUF7I_MASK, MASK(7,1)},
	{"CAN0_IFLAG1_BUF7I_SHIFT", CAN0_IFLAG1_BUF7I_SHIFT, SHIFT(7)},
	{"CAN0_IFLAG1_BUF31TO8I_MASK", CAN0_IFLAG1_BUF31TO8I_MASK, MASK(8,24)},
	{"CAN0_IFLAG1_BUF31TO8I_SHIFT", CAN0_IFLAG1_BUF31TO8I_SHIFT, SHIFT(8)},
	{"CAN0_IFLAG1_BUF31TO8I_VALUE", CAN0_IFLAG1_BUF31TO8I(1), SHIFT_VALUE(8)},
	{"CAN0_CTRL2_EACEN_MASK", CAN0_CTRL2_EACEN_MASK, MASK(16,1)},
	{"CAN0_CTRL2_EACEN_SHIFT", CAN0_CTRL2_EACEN_SHIFT, SHIFT(16)},
	{"CAN0_CTRL2_RRS_MASK", CAN0_CTRL2_RRS_MASK, MASK(17,1)},
	{"CAN0_CTRL2_RRS_SHIFT", CAN0_CTRL2_RRS_SHIFT, SHIFT(17)},
	{"CAN0_CTRL2_MRP_MASK", CAN0_CTRL2_MRP_MASK, MASK(18,1)},
	{"CAN0_CTRL2_MRP_SHIFT", CAN0_CTRL2_MRP_SHIFT, SHIFT(18)},
	{"CAN0_CTRL2_TASD_MASK", CAN0_CTRL2_TASD_MASK, MASK(19,5)},
	{"CAN0_CTRL2_TASD_SHIFT", CAN0_CTRL2_TASD_SHIFT, SHIFT(19)},
	{"CAN0_CTRL2_TASD_VALUE", CAN0_CTRL2_TASD(1), SHIFT_VALUE(19)},
	{"CAN0_CTRL2_RFFN_MASK", CAN0_CTRL2_RFFN_MASK, MASK(24,4)},
	{"CAN0_CTRL2_RFFN_SHIFT", CAN0_CTRL2_RFFN_SHIFT, SHIFT(24)},
	{"CAN0_CTRL2_RFFN_VALUE", CAN0_CTRL2_RFFN(1), SHIFT_VALUE(24)},
	{"CAN0_CTRL2_WRMFRZ_MASK", CAN0_CTRL2_WRMFRZ_MASK, MASK(28,1)},
	{"CAN0_CTRL2_WRMFRZ_SHIFT", CAN0_CTRL2_WRMFRZ_SHIFT, SHIFT(28)},
	{"CAN0_ESR2_IMB_MASK", CAN0_ESR2_IMB_MASK, MASK(13,1)},
	{"CAN0_ESR2_IMB_SHIFT", CAN0_ESR2_IMB_SHIFT, SHIFT(13)},
	{"CAN0_ESR2_VPS_MASK", CAN0_ESR2_VPS_MASK, MASK(14,1)},
	{"CAN0_ESR2_VPS_SHIFT", CAN0_ESR2_VPS_SHIFT, SHIFT(14)},
	{"CAN0_ESR2_LPTM_MASK", CAN0_ESR2_LPTM_MASK, MASK(16,7)},
	{"CAN0_ESR2_LPTM_SHIFT", CAN0_ESR2_LPTM_SHIFT, SHIFT(16)},
	{"CAN0_ESR2_LPTM_VALUE", CAN0_ESR2_LPTM(1), SHIFT_VALUE(16)},
	{"CAN0_CRCR_TXCRC_MASK", CAN0_CRCR_TXCRC_MASK, MASK(0,15)},
	{"CAN0_CRCR_TXCRC_SHIFT", CAN0_CRCR_TXCRC_SHIFT, SHIFT(0)},
	{"CAN0_CRCR_TXCRC_VALUE", CAN0_CRCR_TXCRC(1), SHIFT_VALUE(0)},
	{"CAN0_CRCR_MBCRC_MASK", CAN0_CRCR_MBCRC_MASK, MASK(16,7)},
	{"CAN0_CRCR_MBCRC_SHIFT", CAN0_CRCR_MBCRC_SHIFT, SHIFT(16)},
	{"CAN0_CRCR_MBCRC_VALUE", CAN0_CRCR_MBCRC(1), SHIFT_VALUE(16)},
	{"CAN0_RXFGMASK_FGM_MASK", CAN0_RXFGMASK_FGM_MASK, MASK(0,32)},
	{"CAN0_RXFGMASK_FGM_SHIFT", CAN0_RXFGMASK_FGM_SHIFT, SHIFT(0)},
	{"CAN0_RXFGMASK_FGM_VALUE", CAN0_RXFGMASK_FGM(1), SHIFT_VALUE(0)},
	{"CAN0_RXFIR_IDHIT_MASK", CAN0_RXFIR_IDHIT_MASK, MASK(0,9)},
	{"CAN0_RXFIR_IDHIT_SHIFT", CAN0_RXFIR_IDHIT_SHIFT, SHIFT(0)},
	{"CAN0_RXFIR_IDHIT_VALUE", CAN0_RXFIR_IDHIT(1), SHIFT_VALUE(0)},
	{"CAN0_CS0_TIME_STAMP_MASK", CAN0_CS0_TIME_STAMP_MASK, MASK(0,16)},
	{"CAN0_CS0_TIME_STAMP_SHIFT", CAN0_CS0_TIME_STAMP_SHIFT, SHIFT(0)},
	{"CAN0_CS0_TIME_STAMP_VALUE", CAN0_CS0_TIME_STAMP(1), SHIFT_VALUE(0)},
	{"CAN0_CS1_TIME_STAMP_MASK", CAN0_CS1_TIME_STAMP_MASK, MASK(0,16)},
	{"CAN0_CS1_TIME_STAMP_SHIFT", CAN0_CS1_TIME_STAMP_SHIFT, SHIFT(0)},
	{"CAN0_CS1_TIME_STAMP_VALUE", CAN0_CS1_TIME_STAMP(1), SHIFT_VALUE(0)},
	{"CAN0_CS2_TIME_STAMP_MASK", CAN0_CS2_TIME_STAMP_MASK, MASK(0,16)},
	{"CAN0_CS2_TIME_STAMP_SHIFT", CAN0_CS2_TIME_STAMP_SHIFT, SHIFT(0)},
	{"CAN0_CS2_TIME_STAMP_VALUE", CAN0_CS2_TIME_STAMP(1), SHIFT_VALUE(0)},
	{"CAN0_CS3_TIME_STAMP_MASK", CAN0_CS3_TIME_STAMP_MASK, MASK(0,16)},
	{"CAN0_CS3_TIME_STAMP_SHIFT", CAN0_CS3_TIME_STAMP_SHIFT, SHIFT(0)},
	{"CAN0_CS3_TIME_STAMP_VALUE", CAN0_CS3_TIME_STAMP(1), SHIFT_VALUE(0)},
	{"CAN0_CS4_TIME_STAMP_MASK", CAN0_CS4_TIME_STAMP_MASK, MASK(0,16)},
	{"CAN0_CS4_TIME_STAMP_SHIFT", CAN0_CS4_TIME_STAMP_SHIFT, SHIFT(0)},
	{"CAN0_CS4_TIME_STAMP_VALUE", CAN0_CS4_TIME_STAMP(1), SHIFT_VALUE(0)},
	{"CAN0_CS5_TIME_STAMP_MASK", CAN0_CS5_TIME_STAMP_MASK, MASK(0,16)},
	{"CAN0_CS5_TIME_STAMP_SHIFT", CAN0_CS5_TIME_STAMP_SHIFT, SHIFT(0)},
	{"CAN0_CS5_TIME_STAMP_VALUE", CAN0_CS5_TIME_STAMP(1), SHIFT_VALUE(0)},
	{"CAN0_CS6_TIME_STAMP_MASK", CAN0_CS6_TIME_STAMP_MASK, MASK(0,16)},
	{"CAN0_CS6_TIME_STAMP_SHIFT", CAN0_CS6_TIME_STAMP_SHIFT, SHIFT(0)},
	{"CAN0_CS6_TIME_STAMP_VALUE", CAN0_CS6_TIME_STAMP(1), SHIFT_VALUE(0)},
	{"CAN0_CS7_TIME_STAMP_MASK", CAN0_CS7_TIME_STAMP_MASK, MASK(0,16)},
	{"CAN0_CS7_TIME_STAMP_SHIFT", CAN0_CS7_TIME_STAMP_SHIFT, SHIFT(0)},
	{"CAN0_CS7_TIME_STAMP_VALUE", CAN0_CS7_TIME_STAMP(1), SHIFT_VALUE(0)},
	{"CAN0_CS8_TIME_STAMP_MASK", CAN0_CS8_TIME_STAMP_MASK, MASK(0,16)},
	{"CAN0_CS8_TIME_STAMP_SHIFT", CAN0_CS8_TIME_STAMP_SHIFT, SHIFT(0)},
	{"CAN0_CS8_TIME_STAMP_VALUE", CAN0_CS8_TIME_STAMP(1), SHIFT_VALUE(0)},
	{"CAN0_CS9_TIME_STAMP_MASK", CAN0_CS9_TIME_STAMP_MASK, MASK(0,16)},
	{"CAN0_CS9_TIME_STAMP_SHIFT", CAN0_CS9_TIME_STAMP_SHIFT, SHIFT(0)},
	{"CAN0_CS9_TIME_STAMP_VALUE", CAN0_CS9_TIME_STAMP(1), SHIFT_VALUE(0)},
	{"CAN0_CS10_TIME_STAMP_MASK", CAN0_CS10_TIME_STAMP_MASK, MASK(0,16)},
	{"CAN0_CS10_TIME_STAMP_SHIFT", CAN0_CS10_TIME_STAMP_SHIFT, SHIFT(0)},
	{"CAN0_CS10_TIME_STAMP_VALUE", CAN0_CS10_TIME_STAMP(1), SHIFT_VALUE(0)},
	{"CAN0_CS11_TIME_STAMP_MASK", CAN0_CS11_TIME_STAMP_MASK, MASK(0,16)},
	{"CAN0_CS11_TIME_STAMP_SHIFT", CAN0_CS11_TIME_STAMP_SHIFT, SHIFT(0)},
	{"CAN0_CS11_TIME_STAMP_VALUE", CAN0_CS11_TIME_STAMP(1), SHIFT_VALUE(0)},
	{"CAN0_CS12_TIME_STAMP_MASK", CAN0_CS12_TIME_STAMP_MASK, MASK(0,16)},
	{"CAN0_CS12_TIME_STAMP_SHIFT", CAN0_CS12_TIME_STAMP_SHIFT, SHIFT(0)},
	{"CAN0_CS12_TIME_STAMP_VALUE", CAN0_CS12_TIME_STAMP(1), SHIFT_VALUE(0)},
	{"CAN0_CS13_TIME_STAMP_MASK", CAN0_CS13_TIME_STAMP_MASK, MASK(0,16)},
	{"CAN0_CS13_TIME_STAMP_SHIFT", CAN0_CS13_TIME_STAMP_SHIFT, SHIFT(0)},
	{"CAN0_CS13_TIME_STAMP_VALUE", CAN0_CS13_TIME_STAMP(1), SHIFT_VALUE(0)},
	{"CAN0_CS14_TIME_STAMP_MASK", CAN0_CS14_TIME_STAMP_MASK, MASK(0,16)},
	{"CAN0_CS14_TIME_STAMP_SHIFT", CAN0_CS14_TIME_STAMP_SHIFT, SHIFT(0)},
	{"CAN0_CS14_TIME_STAMP_VALUE", CAN0_CS14_TIME_STAMP(1), SHIFT_VALUE(0)},
	{"CAN0_CS15_TIME_STAMP_MASK", CAN0_CS15_TIME_STAMP_MASK, MASK(0,16)},
	{"CAN0_CS15_TIME_STAMP_SHIFT", CAN0_CS15_TIME_STAMP_SHIFT, SHIFT(0)},
	{"CAN0_CS15_TIME_STAMP_VALUE", CAN0_CS15_TIME_STAMP(1), SHIFT_VALUE(0)},
	{"CAN0_CS0_DLC_MASK", CAN0_CS0_DLC_MASK, MASK(16,4)},
	{"CAN0_CS0_DLC_SHIFT", CAN0_CS0_DLC_SHIFT, SHIFT(16)},
	{"CAN0_CS0_DLC_VALUE", CAN0_CS0_DLC(1), SHIFT_VALUE(16)},
	{"CAN0_CS1_DLC_MASK", CAN0_CS1_DLC_MASK, MASK(16,4)},
	{"CAN0_CS1_DLC_SHIFT", CAN0_CS1_DLC_SHIFT, SHIFT(16)},
	{"CAN0_CS1_DLC_VALUE", CAN0_CS1_DLC(1), SHIFT_VALUE(16)},
	{"CAN0_CS2_DLC_MASK", CAN0_CS2_DLC_MASK, MASK(16,4)},
	{"CAN0_CS2_DLC_SHIFT", CAN0_CS2_DLC_SHIFT, SHIFT(16)},
	{"CAN0_CS2_DLC_VALUE", CAN0_CS2_DLC(1), SHIFT_VALUE(16)},
	{"CAN0_CS3_DLC_MASK", CAN0_CS3_DLC_MASK, MASK(16,4)},
	{"CAN0_CS3_DLC_SHIFT", CAN0_CS3_DLC_SHIFT, SHIFT(16)},
	{"CAN0_CS3_DLC_VALUE", CAN0_CS3_DLC(1), SHIFT_VALUE(16)},
	{"CAN0_CS4_DLC_MASK", CAN0_CS4_DLC_MASK, MASK(16,4)},
	{"CAN0_CS4_DLC_SHIFT", CAN0_CS4_DLC_SHIFT, SHIFT(16)},
	{"CAN0_CS4_DLC_VALUE", CAN0_CS4_DLC(1), SHIFT_VALUE(16)},
	{"CAN0_CS5_DLC_MASK", CAN0_CS5_DLC_MASK, MASK(16,4)},
	{"CAN0_CS5_DLC_SHIFT", CAN0_CS5_DLC_SHIFT, SHIFT(16)},
	{"CAN0_CS5_DLC_VALUE", CAN0_CS5_DLC(1), SHIFT_VALUE(16)},
	{"CAN0_CS6_DLC_MASK", CAN0_CS6_DLC_MASK, MASK(16,4)},
	{"CAN0_CS6_DLC_SHIFT", CAN0_CS6_DLC_SHIFT, SHIFT(16)},
	{"CAN0_CS6_DLC_VALUE", CAN0_CS6_DLC(1), SHIFT_VALUE(16)},
	{"CAN0_CS7_DLC_MASK", CAN0_CS7_DLC_MASK, MASK(16,4)},
	{"CAN0_CS7_DLC_SHIFT", CAN0_CS7_DLC_SHIFT, SHIFT(16)},
	{"CAN0_CS7_DLC_VALUE", CAN0_CS7_DLC(1), SHIFT_VALUE(16)},
	{"CAN0_CS8_DLC_MASK", CAN0_CS8_DLC_MASK, MASK(16,4)},
	{"CAN0_CS8_DLC_SHIFT", CAN0_CS8_DLC_SHIFT, SHIFT(16)},
	{"CAN0_CS8_DLC_VALUE", CAN0_CS8_DLC(1), SHIFT_VALUE(16)},
	{"CAN0_CS9_DLC_MASK", CAN0_CS9_DLC_MASK, MASK(16,4)},
	{"CAN0_CS9_DLC_SHIFT", CAN0_CS9_DLC_SHIFT, SHIFT(16)},
	{"CAN0_CS9_DLC_VALUE", CAN0_CS9_DLC(1), SHIFT_VALUE(16)},
	{"CAN0_CS10_DLC_MASK", CAN0_CS10_DLC_MASK, MASK(16,4)},
	{"CAN0_CS10_DLC_SHIFT", CAN0_CS10_DLC_SHIFT, SHIFT(16)},
	{"CAN0_CS10_DLC_VALUE", CAN0_CS10_DLC(1), SHIFT_VALUE(16)},
	{"CAN0_CS11_DLC_MASK", CAN0_CS11_DLC_MASK, MASK(16,4)},
	{"CAN0_CS11_DLC_SHIFT", CAN0_CS11_DLC_SHIFT, SHIFT(16)},
	{"CAN0_CS11_DLC_VALUE", CAN0_CS11_DLC(1), SHIFT_VALUE(16)},
	{"CAN0_CS12_DLC_MASK", CAN0_CS12_DLC_MASK, MASK(16,4)},
	{"CAN0_CS12_DLC_SHIFT", CAN0_CS12_DLC_SHIFT, SHIFT(16)},
	{"CAN0_CS12_DLC_VALUE", CAN0_CS12_DLC(1), SHIFT_VALUE(16)},
	{"CAN0_CS13_DLC_MASK", CAN0_CS13_DLC_MASK, MASK(16,4)},
	{"CAN0_CS13_DLC_SHIFT", CAN0_CS13_DLC_SHIFT, SHIFT(16)},
	{"CAN0_CS13_DLC_VALUE", CAN0_CS13_DLC(1), SHIFT_VALUE(16)},
	{"CAN0_CS14_DLC_MASK", CAN0_CS14_DLC_MASK, MASK(16,4)},
	{"CAN0_CS14_DLC_SHIFT", CAN0_CS14_DLC_SHIFT, SHIFT(16)},
	{"CAN0_CS14_DLC_VALUE", CAN0_CS14_DLC(1), SHIFT_VALUE(16)},
	{"CAN0_CS15_DLC_MASK", CAN0_CS15_DLC_MASK, MASK(16,4)},
	{"CAN0_CS15_DLC_SHIFT", CAN0_CS15_DLC_SHIFT, SHIFT(16)},
	{"CAN0_CS15_DLC_VALUE", CAN0_CS15_DLC(1), SHIFT_VALUE(16)},
	{"CAN0_CS0_RTR_MASK", CAN0_CS0_RTR_MASK, MASK(20,1)},
	{"CAN0_CS0_RTR_SHIFT", CAN0_CS0_RTR_SHIFT, SHIFT(20)},
	{"CAN0_CS1_RTR_MASK", CAN0_CS1_RTR_MASK, MASK(20,1)},
	{"CAN0_CS1_RTR_SHIFT", CAN0_CS1_RTR_SHIFT, SHIFT(20)},
	{"CAN0_CS2_RTR_MASK", CAN0_CS2_RTR_MASK, MASK(20,1)},
	{"CAN0_CS2_RTR_SHIFT", CAN0_CS2_RTR_SHIFT, SHIFT(20)},
	{"CAN0_CS3_RTR_MASK", CAN0_CS3_RTR_MASK, MASK(20,1)},
	{"CAN0_CS3_RTR_SHIFT", CAN0_CS3_RTR_SHIFT, SHIFT(20)},
	{"CAN0_CS4_RTR_MASK", CAN0_CS4_RTR_MASK, MASK(20,1)},
	{"CAN0_CS4_RTR_SHIFT", CAN0_CS4_RTR_SHIFT, SHIFT(20)},
	{"CAN0_CS5_RTR_MASK", CAN0_CS5_RTR_MASK, MASK(20,1)},
	{"CAN0_CS5_RTR_SHIFT", CAN0_CS5_RTR_SHIFT, SHIFT(20)},
	{"CAN0_CS6_RTR_MASK", CAN0_CS6_RTR_MASK, MASK(20,1)},
	{"CAN0_CS6_RTR_SHIFT", CAN0_CS6_RTR_SHIFT, SHIFT(20)},
	{"CAN0_CS7_RTR_MASK", CAN0_CS7_RTR_MASK, MASK(20,1)},
	{"CAN0_CS7_RTR_SHIFT", CAN0_CS7_RTR_SHIFT, SHIFT(20)},
	{"CAN0_CS8_RTR_MASK", CAN0_CS8_RTR_MASK, MASK(20,1)},
	{"CAN0_CS8_RTR_SHIFT", CAN0_CS8_RTR_SHIFT, SHIFT(20)},
	{"CAN0_CS9_RTR_MASK", CAN0_CS9_RTR_MASK, MASK(20,1)},
	{"CAN0_CS9_RTR_SHIFT", CAN0_CS9_RTR_SHIFT, SHIFT(20)},
	{"CAN0_CS10_RTR_MASK", CAN0_CS10_RTR_MASK, MASK(20,1)},
	{"CAN0_CS10_RTR_SHIFT", CAN0_CS10_RTR_SHIFT, SHIFT(20)},
	{"CAN0_CS11_RTR_MASK", CAN0_CS11_RTR_MASK, MASK(20,1)},
	{"CAN0_CS11_RTR_SHIFT", CAN0_CS11_RTR_SHIFT, SHIFT(20)},
	{"CAN0_CS12_RTR_MASK", CAN0_CS12_RTR_MASK, MASK(20,1)},
	{"CAN0_CS12_RTR_SHIFT", CAN0_CS12_RTR_SHIFT, SHIFT(20)},
	{"CAN0_CS13_RTR_MASK", CAN0_CS13_RTR_MASK, MASK(20,1)},
	{"CAN0_CS13_RTR_SHIFT", CAN0_CS13_RTR_SHIFT, SHIFT(20)},
	{"CAN0_CS14_RTR_MASK", CAN0_CS14_RTR_MASK, MASK(20,1)},
	{"CAN0_CS14_RTR_SHIFT", CAN0_CS14_RTR_SHIFT, SHIFT(20)},
	{"CAN0_CS15_RTR_MASK", CAN0_CS15_RTR_MASK, MASK(20,1)},
	{"CAN0_CS15_RTR_SHIFT", CAN0_CS15_RTR_SHIFT, SHIFT(20)},
	{"CAN0_CS0_IDE_MASK", CAN0_CS0_IDE_MASK, MASK(21,1)},
	{"CAN0_CS0_IDE_SHIFT", CAN0_CS0_IDE_SHIFT, SHIFT(21)},
	{"CAN0_CS1_IDE_MASK", CAN0_CS1_IDE_MASK, MASK(21,1)},
	{"CAN0_CS1_IDE_SHIFT", CAN0_CS1_IDE_SHIFT, SHIFT(21)},
	{"CAN0_CS2_IDE_MASK", CAN0_CS2_IDE_MASK, MASK(21,1)},
	{"CAN0_CS2_IDE_SHIFT", CAN0_CS2_IDE_SHIFT, SHIFT(21)},
	{"CAN0_CS3_IDE_MASK", CAN0_CS3_IDE_MASK, MASK(21,1)},
	{"CAN0_CS3_IDE_SHIFT", CAN0_CS3_IDE_SHIFT, SHIFT(21)},
	{"CAN0_CS4_IDE_MASK", CAN0_CS4_IDE_MASK, MASK(21,1)},
	{"CAN0_CS4_IDE_SHIFT", CAN0_CS4_IDE_SHIFT, SHIFT(21)},
	{"CAN0_CS5_IDE_MASK", CAN0_CS5_IDE_MASK, MASK(21,1)},
	{"CAN0_CS5_IDE_SHIFT", CAN0_CS5_IDE_SHIFT, SHIFT(21)},
	{"CAN0_CS6_IDE_MASK", CAN0_CS6_IDE_MASK, MASK(21,1)},
	{"CAN0_CS6_IDE_SHIFT", CAN0_CS6_IDE_SHIFT, SHIFT(21)},
	{"CAN0_CS7_IDE_MASK", CAN0_CS7_IDE_MASK, MASK(21,1)},
	{"CAN0_CS7_IDE_SHIFT", CAN0_CS7_IDE_SHIFT, SHIFT(21)},
	{"CAN0_CS8_IDE_MASK", CAN0_CS8_IDE_MASK, MASK(21,1)},
	{"CAN0_CS8_IDE_SHIFT", CAN0_CS8_IDE_SHIFT, SHIFT(21)},
	{"CAN0_CS9_IDE_MASK", CAN0_CS9_IDE_MASK, MASK(21,1)},
	{"CAN0_CS9_IDE_SHIFT", CAN0_CS9_IDE_SHIFT, SHIFT(21)},
	{"CAN0_CS10_IDE_MASK", CAN0_CS10_IDE_MASK, MASK(21,1)},
	{"CAN0_CS10_IDE_SHIFT", CAN0_CS10_IDE_SHIFT, SHIFT(21)},
	{"CAN0_CS11_IDE_MASK", CAN0_CS11_IDE_MASK, MASK(21,1)},
	{"CAN0_CS11_IDE_SHIFT", CAN0_CS11_IDE_SHIFT, SHIFT(21)},
	{"CAN0_CS12_IDE_MASK", CAN0_CS12_IDE_MASK, MASK(21,1)},
	{"CAN0_CS12_IDE_SHIFT", CAN0_CS12_IDE_SHIFT, SHIFT(21)},
	{"CAN0_CS13_IDE_MASK", CAN0_CS13_IDE_MASK, MASK(21,1)},
	{"CAN0_CS13_IDE_SHIFT", CAN0_CS13_IDE_SHIFT, SHIFT(21)},
	{"CAN0_CS14_IDE_MASK", CAN0_CS14_IDE_MASK, MASK(21,1)},
	{"CAN0_CS14_IDE_SHIFT", CAN0_CS14_IDE_SHIFT, SHIFT(21)},
	{"CAN0_CS15_IDE_MASK", CAN0_CS15_IDE_MASK, MASK(21,1)},
	{"CAN0_CS15_IDE_SHIFT", CAN0_CS15_IDE_SHIFT, SHIFT(21)},
	{"CAN0_CS0_SRR_MASK", CAN0_CS0_SRR_MASK, MASK(22,1)},
	{"CAN0_CS0_SRR_SHIFT", CAN0_CS0_SRR_SHIFT, SHIFT(22)},
	{"CAN0_CS1_SRR_MASK", CAN0_CS1_SRR_MASK, MASK(22,1)},
	{"CAN0_CS1_SRR_SHIFT", CAN0_CS1_SRR_SHIFT, SHIFT(22)},
	{"CAN0_CS2_SRR_MASK", CAN0_CS2_SRR_MASK, MASK(22,1)},
	{"CAN0_CS2_SRR_SHIFT", CAN0_CS2_SRR_SHIFT, SHIFT(22)},
	{"CAN0_CS3_SRR_MASK", CAN0_CS3_SRR_MASK, MASK(22,1)},
	{"CAN0_CS3_SRR_SHIFT", CAN0_CS3_SRR_SHIFT, SHIFT(22)},
	{"CAN0_CS4_SRR_MASK", CAN0_CS4_SRR_MASK, MASK(22,1)},
	{"CAN0_CS4_SRR_SHIFT", CAN0_CS4_SRR_SHIFT, SHIFT(22)},
	{"CAN0_CS5_SRR_MASK", CAN0_CS5_SRR_MASK, MASK(22,1)},
	{"CAN0_CS5_SRR_SHIFT", CAN0_CS5_SRR_SHIFT, SHIFT(22)},
	{"CAN0_CS6_SRR_MASK", CAN0_CS6_SRR_MASK, MASK(22,1)},
	{"CAN0_CS6_SRR_SHIFT", CAN0_CS6_SRR_SHIFT, SHIFT(22)},
	{"CAN0_CS7_SRR_MASK", CAN0_CS7_SRR_MASK, MASK(22,1)},
	{"CAN0_CS7_SRR_SHIFT", CAN0_CS7_SRR_SHIFT, SHIFT(22)},
	{"CAN0_CS8_SRR_MASK", CAN0_CS8_SRR_MASK, MASK(22,1)},
	{"CAN0_CS8_SRR_SHIFT", CAN0_CS8_SRR_SHIFT, SHIFT(22)},
	{"CAN0_CS9_SRR_MASK", CAN0_CS9_SRR_MASK, MASK(22,1)},
	{"CAN0_CS9_SRR_SHIFT", CAN0_CS9_SRR_SHIFT, SHIFT(22)},
	{"CAN0_CS10_SRR_MASK", CAN0_CS10_SRR_MASK, MASK(22,1)},
	{"CAN0_CS10_SRR_SHIFT", CAN0_CS10_SRR_SHIFT, SHIFT(22)},
	{"CAN0_CS11_SRR_MASK", CAN0_CS11_SRR_MASK, MASK(22,1)},
	{"CAN0_CS11_SRR_SHIFT", CAN0_CS11_SRR_SHIFT, SHIFT(22)},
	{"CAN0_CS12_SRR_MASK", CAN0_CS12_SRR_MASK, MASK(22,1)},
	{"CAN0_CS12_SRR_SHIFT", CAN0_CS12_SRR_SHIFT, SHIFT(22)},
	{"CAN0_CS13_SRR_MASK", CAN0_CS13_SRR_MASK, MASK(22,1)},
	{"CAN0_CS13_SRR_SHIFT", CAN0_CS13_SRR_SHIFT, SHIFT(22)},
	{"CAN0_CS14_SRR_MASK", CAN0_CS14_SRR_MASK, MASK(22,1)},
	{"CAN0_CS14_SRR_SHIFT", CAN0_CS14_SRR_SHIFT, SHIFT(22)},
	{"CAN0_CS15_SRR_MASK", CAN0_CS15_SRR_MASK, MASK(22,1)},
	{"CAN0_CS15_SRR_SHIFT", CAN0_CS15_SRR_SHIFT, SHIFT(22)},
	{"CAN0_CS0_CODE_MASK", CAN0_CS0_CODE_MASK, MASK(24,4)},
	{"CAN0_CS0_CODE_SHIFT", CAN0_CS0_CODE_SHIFT, SHIFT(24)},
	{"CAN0_CS0_CODE_VALUE", CAN0_CS0_CODE(1), SHIFT_VALUE(24)},
	{"CAN0_CS1_CODE_MASK", CAN0_CS1_CODE_MASK, MASK(24,4)},
	{"CAN0_CS1_CODE_SHIFT", CAN0_CS1_CODE_SHIFT, SHIFT(24)},
	{"CAN0_CS1_CODE_VALUE", CAN0_CS1_CODE(1), SHIFT_VALUE(24)},
	{"CAN0_CS2_CODE_MASK", CAN0_CS2_CODE_MASK, MASK(24,4)},
	{"CAN0_CS2_CODE_SHIFT", CAN0_CS2_CODE_SHIFT, SHIFT(24)},
	{"CAN0_CS2_CODE_VALUE", CAN0_CS2_CODE(1), SHIFT_VALUE(24)},
	{"CAN0_CS3_CODE_MASK", CAN0_CS3_CODE_MASK, MASK(24,4)},
	{"CAN0_CS3_CODE_SHIFT", CAN0_CS3_CODE_SHIFT, SHIFT(24)},
	{"CAN0_CS3_CODE_VALUE", CAN0_CS3_CODE(1), SHIFT_VALUE(24)},
	{"CAN0_CS4_CODE_MASK", CAN0_CS4_CODE_MASK, MASK(24,4)},
	{"CAN0_CS4_CODE_SHIFT", CAN0_CS4_CODE_SHIFT, SHIFT(24)},
	{"CAN0_CS4_CODE_VALUE", CAN0_CS4_CODE(1), SHIFT_VALUE(24)},
	{"CAN0_CS5_CODE_MASK", CAN0_CS5_CODE_MASK, MASK(24,4)},
	{"CAN0_CS5_CODE_SHIFT", CAN0_CS5_CODE_SHIFT, SHIFT(24)},
	{"CAN0_CS5_CODE_VALUE", CAN0_CS5_CODE(1), SHIFT_VALUE(24)},
	{"CAN0_CS6_CODE_MASK", CAN0_CS6_CODE_MASK, MASK(24,4)},
	{"CAN0_CS6_CODE_SHIFT", CAN0_CS6_CODE_SHIFT, SHIFT(24)},
	{"CAN0_CS6_CODE_VALUE", CAN0_CS6_CODE(1), SHIFT_VALUE(24)},
	{"CAN0_CS7_CODE_MASK", CAN0_CS7_CODE_MASK, MASK(24,4)},
	{"CAN0_CS7_CODE_SHIFT", CAN0_CS7_CODE_SHIFT, SHIFT(24)},
	{"CAN0_CS7_CODE_VALUE", CAN0_CS7_CODE(1), SHIFT_VALUE(24)},
	{"CAN0_CS8_CODE_MASK", CAN0_CS8_CODE_MASK, MASK(24,4)},
	{"CAN0_CS8_CODE_SHIFT", CAN0_CS8_CODE_SHIFT, SHIFT(24)},
	{"CAN0_CS8_CODE_VALUE", CAN0_CS8_CODE(1), SHIFT_VALUE(24)},
	{"CAN0_CS9_CODE_MASK", CAN0_CS9_CODE_MASK, MASK(24,4)},
	{"CAN0_CS9_CODE_SHIFT", CAN0_CS9_CODE_SHIFT, SHIFT(24)},
	{"CAN0_CS9_CODE_VALUE", CAN0_CS9_CODE(1), SHIFT_VALUE(24)},
	{"CAN0_CS10_CODE_MASK", CAN0_CS10_CODE_MASK, MASK(24,4)},
	{"CAN0_CS10_CODE_SHIFT", CAN0_CS10_CODE_SHIFT, SHIFT(24)},
	{"CAN0_CS10_CODE_VALUE", CAN0_CS10_CODE(1), SHIFT_VALUE(24)},
	{"CAN0_CS11_CODE_MASK", CAN0_CS11_CODE_MASK, MASK(24,4)},
	{"CAN0_CS11_CODE_SHIFT", CAN0_CS11_CODE_SHIFT, SHIFT(24)},
	{"CAN0_CS11_CODE_VALUE", CAN0_CS11_CODE(1), SHIFT_VALUE(24)},
	{"CAN0_CS12_CODE_MASK", CAN0_CS12_CODE_MASK, MASK(24,4)},
	{"CAN0_CS12_CODE_SHIFT", CAN0_CS12_CODE_SHIFT, SHIFT(24)},
	{"CAN0_CS12_CODE_VALUE", CAN0_CS12_CODE(1), SHIFT_VALUE(24)},
	{"CAN0_CS13_CODE_MASK", CAN0_CS13_CODE_MASK, MASK(24,4)},
	{"CAN0_CS13_CODE_SHIFT", CAN0_CS13_CODE_SHIFT, SHIFT(24)},
	{"CAN0_CS13_CODE_VALUE", CAN0_CS13_CODE(1), SHIFT_VALUE(24)},
	{"CAN0_CS14_CODE_MASK", CAN0_CS14_CODE_MASK, MASK(24,4)},
	{"CAN0_CS14_CODE_SHIFT", CAN0_CS14_CODE_SHIFT, SHIFT(24)},
	{"CAN0_CS14_CODE_VALUE", CAN0_CS14_CODE(1), SHIFT_VALUE(24)},
	{"CAN0_CS15_CODE_MASK", CAN0_CS15_CODE_MASK, MASK(24,4)},
	{"CAN0_CS15_CODE_SHIFT", CAN0_CS15_CODE_SHIFT, SHIFT(24)},
	{"CAN0_CS15_CODE_VALUE", CAN0_CS15_CODE(1), SHIFT_VALUE(24)},
	{"CAN0_ID0_EXT_MASK", CAN0_ID0_EXT_MASK, MASK(0,18)},
	{"CAN0_ID0_EXT_SHIFT", CAN0_ID0_EXT_SHIFT, SHIFT(0)},
	{"CAN0_ID0_EXT_VALUE", CAN0_ID0_EXT(1), SHIFT_VALUE(0)},
	{"CAN0_ID1_EXT_MASK", CAN0_ID1_EXT_MASK, MASK(0,18)},
	{"CAN0_ID1_EXT_SHIFT", CAN0_ID1_EXT_SHIFT, SHIFT(0)},
	{"CAN0_ID1_EXT_VALUE", CAN0_ID1_EXT(1), SHIFT_VALUE(0)},
	{"CAN0_ID2_EXT_MASK", CAN0_ID2_EXT_MASK, MASK(0,18)},
	{"CAN0_ID2_EXT_SHIFT", CAN0_ID2_EXT_SHIFT, SHIFT(0)},
	{"CAN0_ID2_EXT_VALUE", CAN0_ID2_EXT(1), SHIFT_VALUE(0)},
	{"CAN0_ID3_EXT_MASK", CAN0_ID3_EXT_MASK, MASK(0,18)},
	{"CAN0_ID3_EXT_SHIFT", CAN0_ID3_EXT_SHIFT, SHIFT(0)},
	{"CAN0_ID3_EXT_VALUE", CAN0_ID3_EXT(1), SHIFT_VALUE(0)},
	{"CAN0_ID4_EXT_MASK", CAN0_ID4_EXT_MASK, MASK(0,18)},
	{"CAN0_ID4_EXT_SHIFT", CAN0_ID4_EXT_SHIFT, SHIFT(0)},
	{"CAN0_ID4_EXT_VALUE", CAN0_ID4_EXT(1), SHIFT_VALUE(0)},
	{"CAN0_ID5_EXT_MASK", CAN0_ID5_EXT_MASK, MASK(0,18)},
	{"CAN0_ID5_EXT_SHIFT", CAN0_ID5_EXT_SHIFT, SHIFT(0)},
	{"CAN0_ID5_EXT_VALUE", CAN0_ID5_EXT(1), SHIFT_VALUE(0)},
	{"CAN0_ID6_EXT_MASK", CAN0_ID6_EXT_MASK, MASK(0,18)},
	{"CAN0_ID6_EXT_SHIFT", CAN0_ID6_EXT_SHIFT, SHIFT(0)},
	{"CAN0_ID6_EXT_VALUE", CAN0_ID6_EXT(1), SHIFT_VALUE(0)},
	{"CAN0_ID7_EXT_MASK", CAN0_ID7_EXT_MASK, MASK(0,18)},
	{"CAN0_ID7_EXT_SHIFT", CAN0_ID7_EXT_SHIFT, SHIFT(0)},
	{"CAN0_ID7_EXT_VALUE", CAN0_ID7_EXT(1), SHIFT_VALUE(0)},
	{"CAN0_ID8_EXT_MASK", CAN0_ID8_EXT_MASK, MASK(0,18)},
	{"CAN0_ID8_EXT_SHIFT", CAN0_ID8_EXT_SHIFT, SHIFT(0)},
	{"CAN0_ID8_EXT_VALUE", CAN0_ID8_EXT(1), SHIFT_VALUE(0)},
	{"CAN0_ID9_EXT_MASK", CAN0_ID9_EXT_MASK, MASK(0,18)},
	{"CAN0_ID9_EXT_SHIFT", CAN0_ID9_EXT_SHIFT, SHIFT(0)},
	{"CAN0_ID9_EXT_VALUE", CAN0_ID9_EXT(1), SHIFT_VALUE(0)},
	{"CAN0_ID10_EXT_MASK", CAN0_ID10_EXT_MASK, MASK(0,18)},
	{"CAN0_ID10_EXT_SHIFT", CAN0_ID10_EXT_SHIFT, SHIFT(0)},
	{"CAN0_ID10_EXT_VALUE", CAN0_ID10_EXT(1), SHIFT_VALUE(0)},
	{"CAN0_ID11_EXT_MASK", CAN0_ID11_EXT_MASK, MASK(0,18)},
	{"CAN0_ID11_EXT_SHIFT", CAN0_ID11_EXT_SHIFT, SHIFT(0)},
	{"CAN0_ID11_EXT_VALUE", CAN0_ID11_EXT(1), SHIFT_VALUE(0)},
	{"CAN0_ID12_EXT_MASK", CAN0_ID12_EXT_MASK, MASK(0,18)},
	{"CAN0_ID12_EXT_SHIFT", CAN0_ID12_EXT_SHIFT, SHIFT(0)},
	{"CAN0_ID12_EXT_VALUE", CAN0_ID12_EXT(1), SHIFT_VALUE(0)},
	{"CAN0_ID13_EXT_MASK", CAN0_ID13_EXT_MASK, MASK(0,18)},
	{"CAN0_ID13_EXT_SHIFT", CAN0_ID13_EXT_SHIFT, SHIFT(0)},
	{"CAN0_ID13_EXT_VALUE", CAN0_ID13_EXT(1), SHIFT_VALUE(0)},
	{"CAN0_ID14_EXT_MASK", CAN0_ID14_EXT_MASK, MASK(0,18)},
	{"CAN0_ID14_EXT_SHIFT", CAN0_ID14_EXT_SHIFT, SHIFT(0)},
	{"CAN0_ID14_EXT_VALUE", CAN0_ID14_EXT(1), SHIFT_VALUE(0)},
	{"CAN0_ID15_EXT_MASK", CAN0_ID15_EXT_MASK, MASK(0,18)},
	{"CAN0_ID15_EXT_SHIFT", CAN0_ID15_EXT_SHIFT, SHIFT(0)},
	{"CAN0_ID15_EXT_VALUE", CAN0_ID15_EXT(1), SHIFT_VALUE(0)},
	{"CAN0_ID0_STD_MASK", CAN0_ID0_STD_MASK, MASK(18,11)},
	{"CAN0_ID0_STD_SHIFT", CAN0_ID0_STD_SHIFT, SHIFT(18)},
	{"CAN0_ID0_STD_VALUE", CAN0_ID0_STD(1), SHIFT_VALUE(18)},
	{"CAN0_ID1_STD_MASK", CAN0_ID1_STD_MASK, MASK(18,11)},
	{"CAN0_ID1_STD_SHIFT", CAN0_ID1_STD_SHIFT, SHIFT(18)},
	{"CAN0_ID1_STD_VALUE", CAN0_ID1_STD(1), SHIFT_VALUE(18)},
	{"CAN0_ID2_STD_MASK", CAN0_ID2_STD_MASK, MASK(18,11)},
	{"CAN0_ID2_STD_SHIFT", CAN0_ID2_STD_SHIFT, SHIFT(18)},
	{"CAN0_ID2_STD_VALUE", CAN0_ID2_STD(1), SHIFT_VALUE(18)},
	{"CAN0_ID3_STD_MASK", CAN0_ID3_STD_MASK, MASK(18,11)},
	{"CAN0_ID3_STD_SHIFT", CAN0_ID3_STD_SHIFT, SHIFT(18)},
	{"CAN0_ID3_STD_VALUE", CAN0_ID3_STD(1), SHIFT_VALUE(18)},
	{"CAN0_ID4_STD_MASK", CAN0_ID4_STD_MASK, MASK(18,11)},
	{"CAN0_ID4_STD_SHIFT", CAN0_ID4_STD_SHIFT, SHIFT(18)},
	{"CAN0_ID4_STD_VALUE", CAN0_ID4_STD(1), SHIFT_VALUE(18)},
	{"CAN0_ID5_STD_MASK", CAN0_ID5_STD_MASK, MASK(18,11)},
	{"CAN0_ID5_STD_SHIFT", CAN0_ID5_STD_SHIFT, SHIFT(18)},
	{"CAN0_ID5_STD_VALUE", CAN0_ID5_STD(1), SHIFT_VALUE(18)},
	{"CAN0_ID6_STD_MASK", CAN0_ID6_STD_MASK, MASK(18,11)},
	{"CAN0_ID6_STD_SHIFT", CAN0_ID6_STD_SHIFT, SHIFT(18)},
	{"CAN0_ID6_STD_VALUE", CAN0_ID6_STD(1), SHIFT_VALUE(18)},
	{"CAN0_ID7_STD_MASK", CAN0_ID7_STD_MASK, MASK(18,11)},
	{"CAN0_ID7_STD_SHIFT", CAN0_ID7_STD_SHIFT, SHIFT(18)},
	{"CAN0_ID7_STD_VALUE", CAN0_ID7_STD(1), SHIFT_VALUE(18)},
	{"CAN0_ID8_STD_MASK", CAN0_ID8_STD_MASK, MASK(18,11)},
	{"CAN0_ID8_STD_SHIFT", CAN0_ID8_STD_SHIFT, SHIFT(18)},
	{"CAN0_ID8_STD_VALUE", CAN0_ID8_STD(1), SHIFT_VALUE(18)},
	{"CAN0_ID9_STD_MASK", CAN0_ID9_STD_MASK, MASK(18,11)},
	{"CAN0_ID9_STD_SHIFT", CAN0_ID9_STD_SHIFT, SHIFT(18)},
	{"CAN0_ID9_STD_VALUE", CAN0_ID9_STD(1), SHIFT_VALUE(18)},
	{"CAN0_ID10_STD_MASK", CAN0_ID10_STD_MASK, MASK(18,11)},
	{"CAN0_ID10_STD_SHIFT", CAN0_ID10_STD_SHIFT, SHIFT(18)},
	{"CAN0_ID10_STD_VALUE", CAN0_ID10_STD(1), SHIFT_VALUE(18)},
	{"CAN0_ID11_STD_MASK", CAN0_ID11_STD_MASK, MASK(18,11)},
	{"CAN0_ID11_STD_SHIFT", CAN0_ID11_STD_SHIFT, SHIFT(18)},
	{"CAN0_ID11_STD_VALUE", CAN0_ID11_STD(1), SHIFT_VALUE(18)},
	{"CAN0_ID12_STD_MASK", CAN0_ID12_STD_MASK, MASK(18,11)},
	{"CAN0_ID12_STD_SHIFT", CAN0_ID12_STD_SHIFT, SHIFT(18)},
	{"CAN0_ID12_STD_VALUE", CAN0_ID12_STD(1), SHIFT_VALUE(18)},
	{"CAN0_ID13_STD_MASK", CAN0_ID13_STD_MASK, MASK(18,11)},
	{"CAN0_ID13_STD_SHIFT", CAN0_ID13_STD_SHIFT, SHIFT(18)},
	{"CAN0_ID13_STD_VALUE", CAN0_ID13_STD(1), SHIFT_VALUE(18)},
	{"CAN0_ID14_STD_MASK", CAN0_ID14_STD_MASK, MASK(18,11)},
	{"CAN0_ID14_STD_SHIFT", CAN0_ID14_STD_SHIFT, SHIFT(18)},
	{"CAN0_ID14_STD_VALUE", CAN0_ID14_STD(1), SHIFT_VALUE(18)},
	{"CAN0_ID15_STD_MASK", CAN0_ID15_STD_MASK, MASK(18,11)},
	{"CAN0_ID15_STD_SHIFT", CAN0_ID15_STD_SHIFT, SHIFT(18)},
	{"CAN0_ID15_STD_VALUE", CAN0_ID15_STD(1), SHIFT_VALUE(18)},
	{"CAN0_ID0_PRIO_MASK", CAN0_ID0_PRIO_MASK, MASK(29,3)},
	{"CAN0_ID0_PRIO_SHIFT", CAN0_ID0_PRIO_SHIFT, SHIFT(29)},
	{"CAN0_ID0_PRIO_VALUE", CAN0_ID0_PRIO(1), SHIFT_VALUE(29)},
	{"CAN0_ID1_PRIO_MASK", CAN0_ID1_PRIO_MASK, MASK(29,3)},
	{"CAN0_ID1_PRIO_SHIFT", CAN0_ID1_PRIO_SHIFT, SHIFT(29)},
	{"CAN0_ID1_PRIO_VALUE", CAN0_ID1_PRIO(1), SHIFT_VALUE(29)},
	{"CAN0_ID2_PRIO_MASK", CAN0_ID2_PRIO_MASK, MASK(29,3)},
	{"CAN0_ID2_PRIO_SHIFT", CAN0_ID2_PRIO_SHIFT, SHIFT(29)},
	{"CAN0_ID2_PRIO_VALUE", CAN0_ID2_PRIO(1), SHIFT_VALUE(29)},
	{"CAN0_ID3_PRIO_MASK", CAN0_ID3_PRIO_MASK, MASK(29,3)},
	{"CAN0_ID3_PRIO_SHIFT", CAN0_ID3_PRIO_SHIFT, SHIFT(29)},
	{"CAN0_ID3_PRIO_VALUE", CAN0_ID3_PRIO(1), SHIFT_VALUE(29)},
	{"CAN0_ID4_PRIO_MASK", CAN0_ID4_PRIO_MASK, MASK(29,3)},
	{"CAN0_ID4_PRIO_SHIFT", CAN0_ID4_PRIO_SHIFT, SHIFT(29)},
	{"CAN0_ID4_PRIO_VALUE", CAN0_ID4_PRIO(1), SHIFT_VALUE(29)},
	{"CAN0_ID5_PRIO_MASK", CAN0_ID5_PRIO_MASK, MASK(29,3)},
	{"CAN0_ID5_PRIO_SHIFT", CAN0_ID5_PRIO_SHIFT, SHIFT(29)},
	{"CAN0_ID5_PRIO_VALUE", CAN0_ID5_PRIO(1), SHIFT_VALUE(29)},
	{"CAN0_ID6_PRIO_MASK", CAN0_ID6_PRIO_MASK, MASK(29,3)},
	{"CAN0_ID6_PRIO_SHIFT", CAN0_ID6_PRIO_SHIFT, SHIFT(29)},
	{"CAN0_ID6_PRIO_VALUE", CAN0_ID6_PRIO(1), SHIFT_VALUE(29)},
	{"CAN0_ID7_PRIO_MASK", CAN0_ID7_PRIO_MASK, MASK(29,3)},
	{"CAN0_ID7_PRIO_SHIFT", CAN0_ID7_PRIO_SHIFT, SHIFT(29)},
	{"CAN0_ID7_PRIO_VALUE", CAN0_ID7_PRIO(1), SHIFT_VALUE(29)},
	{"CAN0_ID8_PRIO_MASK", CAN0_ID8_PRIO_MASK, MASK(29,3)},
	{"CAN0_ID8_PRIO_SHIFT", CAN0_ID8_PRIO_SHIFT, SHIFT(29)},
	{"CAN0_ID8_PRIO_VALUE", CAN0_ID8_PRIO(1), SHIFT_VALUE(29)},
	{"CAN0_ID9_PRIO_MASK", CAN0_ID9_PRIO_MASK, MASK(29,3)},
	{"CAN0_ID9_PRIO_SHIFT", CAN0_ID9_PRIO_SHIFT, SHIFT(29)},
	{"CAN0_ID9_PRIO_VALUE", CAN0_ID9_PRIO(1), SHIFT_VALUE(29)},
	{"CAN0_ID10_PRIO_MASK", CAN0_ID10_PRIO_MASK, MASK(29,3)},
	{"CAN0_ID10_PRIO_SHIFT", CAN0_ID10_PRIO_SHIFT, SHIFT(29)},
	{"CAN0_ID10_PRIO_VALUE", CAN0_ID10_PRIO(1), SHIFT_VALUE(29)},
	{"CAN0_ID11_PRIO_MASK", CAN0_ID11_PRIO_MASK, MASK(29,3)},
	{"CAN0_ID11_PRIO_SHIFT", CAN0_ID11_PRIO_SHIFT, SHIFT(29)},
	{"CAN0_ID11_PRIO_VALUE", CAN0_ID11_PRIO(1), SHIFT_VALUE(29)},
	{"CAN0_ID12_PRIO_MASK", CAN0_ID12_PRIO_MASK, MASK(29,3)},
	{"CAN0_ID12_PRIO_SHIFT", CAN0_ID12_PRIO_SHIFT, SHIFT(29)},
	{"CAN0_ID12_PRIO_VALUE", CAN0_ID12_PRIO(1), SHIFT_VALUE(29)},
	{"CAN0_ID13_PRIO_MASK", CAN0_ID13_PRIO_MASK, MASK(29,3)},
	{"CAN0_ID13_PRIO_SHIFT", CAN0_ID13_PRIO_SHIFT, SHIFT(29)},
	{"CAN0_ID13_PRIO_VALUE", CAN0_ID13_PRIO(1), SHIFT_VALUE(29)},
	{"CAN0_ID14_PRIO_MASK", CAN0_ID14_PRIO_MASK, MASK(29,3)},
	{"CAN0_ID14_PRIO_SHIFT", CAN0_ID14_PRIO_SHIFT, SHIFT(29)},
	{"CAN0_ID14_PRIO_VALUE", CAN0_ID14_PRIO(1), SHIFT_VALUE(29)},
	{"CAN0_ID15_PRIO_MASK", CAN0_ID15_PRIO_MASK, MASK(29,3)},
	{"CAN0_ID15_PRIO_SHIFT", CAN0_ID15_PRIO_SHIFT, SHIFT(29)},
	{"CAN0_ID15_PRIO_VALUE", CAN0_ID15_PRIO(1), SHIFT_VALUE(29)},
	{"CAN0_WORD00_DATA_BYTE_3_MASK", CAN0_WORD00_DATA_BYTE_3_MASK, MASK(0,8)},
	{"CAN0_WORD00_DATA_BYTE_3_SHIFT", CAN0_WORD00_DATA_BYTE_3_SHIFT, SHIFT(0)},
	{"CAN0_WORD00_DATA_BYTE_3_VALUE", CAN0_WORD00_DATA_BYTE_3(1), SHIFT_VALUE(0)},
	{"CAN0_WORD01_DATA_BYTE_3_MASK", CAN0_WORD01_DATA_BYTE_3_MASK, MASK(0,8)},
	{"CAN0_WORD01_DATA_BYTE_3_SHIFT", CAN0_WORD01_DATA_BYTE_3_SHIFT, SHIFT(0)},
	{"CAN0_WORD01_DATA_BYTE_3_VALUE", CAN0_WORD01_DATA_BYTE_3(1), SHIFT_VALUE(0)},
	{"CAN0_WORD02_DATA_BYTE_3_MASK", CAN0_WORD02_DATA_BYTE_3_MASK, MASK(0,8)},
	{"CAN0_WORD02_DATA_BYTE_3_SHIFT", CAN0_WORD02_DATA_BYTE_3_SHIFT, SHIFT(0)},
	{"CAN0_WORD02_DATA_BYTE_3_VALUE", CAN0_WORD02_DATA_BYTE_3(1), SHIFT_VALUE(0)},
	{"CAN0_WORD03_DATA_BYTE_3_MASK", CAN0_WORD03_DATA_BYTE_3_MASK, MASK(0,8)},
	{"CAN0_WORD03_DATA_BYTE_3_SHIFT", CAN0_WORD03_DATA_BYTE_3_SHIFT, SHIFT(0)},
	{"CAN0_WORD03_DATA_BYTE_3_VALUE", CAN0_WORD03_DATA_BYTE_3(1), SHIFT_VALUE(0)},
	{"CAN0_WORD04_DATA_BYTE_3_MASK", CAN0_WORD04_DATA_BYTE_3_MASK, MASK(0,8)},
	{"CAN0_WORD04_DATA_BYTE_3_SHIFT", CAN0_WORD04_DATA_BYTE_3_SHIFT, SHIFT(0)},
	{"CAN0_WORD04_DATA_BYTE_3_VALUE", CAN0_WORD04_DATA_BYTE_3(1), SHIFT_VALUE(0)},
	{"CAN0_WORD05_DATA_BYTE_3_MASK", CAN0_WORD05_DATA_BYTE_3_MASK, MASK(0,8)},
	{"CAN0_WORD05_DATA_BYTE_3_SHIFT", CAN0_WORD05_DATA_BYTE_3_SHIFT, SHIFT(0)},
	{"CAN0_WORD05_DATA_BYTE_3_VALUE", CAN0_WORD05_DATA_BYTE_3(1), SHIFT_VALUE(0)},
	{"CAN0_WORD06_DATA_BYTE_3_MASK", CAN0_WORD06_DATA_BYTE_3_MASK, MASK(0,8)},
	{"CAN0_WORD06_DATA_BYTE_3_SHIFT", CAN0_WORD06_DATA_BYTE_3_SHIFT, SHIFT(0)},
	{"CAN0_WORD06_DATA_BYTE_3_VALUE", CAN0_WORD06_DATA_BYTE_3(1), SHIFT_VALUE(0)},
	{"CAN0_WORD07_DATA_BYTE_3_MASK", CAN0_WORD07_DATA_BYTE_3_MASK, MASK(0,8)},
	{"CAN0_WORD07_DATA_BYTE_3_SHIFT", CAN0_WORD07_DATA_BYTE_3_SHIFT, SHIFT(0)},
	{"CAN0_WORD07_DATA_BYTE_3_VALUE", CAN0_WORD07_DATA_BYTE_3(1), SHIFT_VALUE(0)},
	{"CAN0_WORD08_DATA_BYTE_3_MASK", CAN0_WORD08_DATA_BYTE_3_MASK, MASK(0,8)},
	{"CAN0_WORD08_DATA_BYTE_3_SHIFT", CAN0_WORD08_DATA_BYTE_3_SHIFT, SHIFT(0)},
	{"CAN0_WORD08_DATA_BYTE_3_VALUE", CAN0_WORD08_DATA_BYTE_3(1), SHIFT_VALUE(0)},
	{"CAN0_WORD09_DATA_BYTE_3_MASK", CAN0_WORD09_DATA_BYTE_3_MASK, MASK(0,8)},
	{"CAN0_WORD09_DATA_BYTE_3_SHIFT", CAN0_WORD09_DATA_BYTE_3_SHIFT, SHIFT(0)},
	{"CAN0_WORD09_DATA_BYTE_3_VALUE", CAN0_WORD09_DATA_BYTE_3(1), SHIFT_VALUE(0)},
	{"CAN0_WORD010_DATA_BYTE_3_MASK", CAN0_WORD010_DATA_BYTE_3_MASK, MASK(0,8)},
	{"CAN0_WORD010_DATA_BYTE_3_SHIFT", CAN0_WORD010_DATA_BYTE_3_SHIFT, SHIFT(0)},
	{"CAN0_WORD010_DATA_BYTE_3_VALUE", CAN0_WORD010_DATA_BYTE_3(1), SHIFT_VALUE(0)},
	{"CAN0_WORD011_DATA_BYTE_3_MASK", CAN0_WORD011_DATA_BYTE_3_MASK, MASK(0,8)},
	{"CAN0_WORD011_DATA_BYTE_3_SHIFT", CAN0_WORD011_DATA_BYTE_3_SHIFT, SHIFT(0)},
	{"CAN0_WORD011_DATA_BYTE_3_VALUE", CAN0_WORD011_DATA_BYTE_3(1), SHIFT_VALUE(0)},
	{"CAN0_WORD012_DATA_BYTE_3_MASK", CAN0_WORD012_DATA_BYTE_3_MASK, MASK(0,8)},
	{"CAN0_WORD012_DATA_BYTE_3_SHIFT", CAN0_WORD012_DATA_BYTE_3_SHIFT, SHIFT(0)},
	{"CAN0_WORD012_DATA_BYTE_3_VALUE", CAN0_WORD012_DATA_BYTE_3(1), SHIFT_VALUE(0)},
	{"CAN0_WORD013_DATA_BYTE_3_MASK", CAN0_WORD013_DATA_BYTE_3_MASK, MASK(0,8)},
	{"CAN0_WORD013_DATA_BYTE_3_SHIFT", CAN0_WORD013_DATA_BYTE_3_SHIFT, SHIFT(0)},
	{"CAN0_WORD013_DATA_BYTE_3_VALUE", CAN0_WORD013_DATA_BYTE_3(1), SHIFT_VALUE(0)},
	{"CAN0_WORD014_DATA_BYTE_3_MASK", CAN0_WORD014_DATA_BYTE_3_MASK, MASK(0,8)},
	{"CAN0_WORD014_DATA_BYTE_3_SHIFT", CAN0_WORD014_DATA_BYTE_3_SHIFT, SHIFT(0)},
	{"CAN0_WORD014_DATA_BYTE_3_VALUE", CAN0_WORD014_DATA_BYTE_3(1), SHIFT_VALUE(0)},
	{"CAN0_WORD015_DATA_BYTE_3_MASK", CAN0_WORD015_DATA_BYTE_3_MASK, MASK(0,8)},
	{"CAN0_WORD015_DATA_BYTE_3_SHIFT", CAN0_WORD015_DATA_BYTE_3_SHIFT, SHIFT(0)},
	{"CAN0_WORD015_DATA_BYTE_3_VALUE", CAN0_WORD015_DATA_BYTE_3(1), SHIFT_VALUE(0)},
	{"CAN0_WORD00_DATA_BYTE_2_MASK", CAN0_WORD00_DATA_BYTE_2_MASK, MASK(8,8)},
	{"CAN0_WORD00_DATA_BYTE_2_SHIFT", CAN0_WORD00_DATA_BYTE_2_SHIFT, SHIFT(8)},
	{"CAN0_WORD00_DATA_BYTE_2_VALUE", CAN0_WORD00_DATA_BYTE_2(1), SHIFT_VALUE(8)},
	{"CAN0_WORD01_DATA_BYTE_2_MASK", CAN0_WORD01_DATA_BYTE_2_MASK, MASK(8,8)},
	{"CAN0_WORD01_DATA_BYTE_2_SHIFT", CAN0_WORD01_DATA_BYTE_2_SHIFT, SHIFT(8)},
	{"CAN0_WORD01_DATA_BYTE_2_VALUE", CAN0_WORD01_DATA_BYTE_2(1), SHIFT_VALUE(8)},
	{"CAN0_WORD02_DATA_BYTE_2_MASK", CAN0_WORD02_DATA_BYTE_2_MASK, MASK(8,8)},
	{"CAN0_WORD02_DATA_BYTE_2_SHIFT", CAN0_WORD02_DATA_BYTE_2_SHIFT, SHIFT(8)},
	{"CAN0_WORD02_DATA_BYTE_2_VALUE", CAN0_WORD02_DATA_BYTE_2(1), SHIFT_VALUE(8)},
	{"CAN0_WORD03_DATA_BYTE_2_MASK", CAN0_WORD03_DATA_BYTE_2_MASK, MASK(8,8)},
	{"CAN0_WORD03_DATA_BYTE_2_SHIFT", CAN0_WORD03_DATA_BYTE_2_SHIFT, SHIFT(8)},
	{"CAN0_WORD03_DATA_BYTE_2_VALUE", CAN0_WORD03_DATA_BYTE_2(1), SHIFT_VALUE(8)},
	{"CAN0_WORD04_DATA_BYTE_2_MASK", CAN0_WORD04_DATA_BYTE_2_MASK, MASK(8,8)},
	{"CAN0_WORD04_DATA_BYTE_2_SHIFT", CAN0_WORD04_DATA_BYTE_2_SHIFT, SHIFT(8)},
	{"CAN0_WORD04_DATA_BYTE_2_VALUE", CAN0_WORD04_DATA_BYTE_2(1), SHIFT_VALUE(8)},
	{"CAN0_WORD05_DATA_BYTE_2_MASK", CAN0_WORD05_DATA_BYTE_2_MASK, MASK(8,8)},
	{"CAN0_WORD05_DATA_BYTE_2_SHIFT", CAN0_WORD05_DATA_BYTE_2_SHIFT, SHIFT(8)},
	{"CAN0_WORD05_DATA_BYTE_2_VALUE", CAN0_WORD05_DATA_BYTE_2(1), SHIFT_VALUE(8)},
	{"CAN0_WORD06_DATA_BYTE_2_MASK", CAN0_WORD06_DATA_BYTE_2_MASK, MASK(8,8)},
	{"CAN0_WORD06_DATA_BYTE_2_SHIFT", CAN0_WORD06_DATA_BYTE_2_SHIFT, SHIFT(8)},
	{"CAN0_WORD06_DATA_BYTE_2_VALUE", CAN0_WORD06_DATA_BYTE_2(1), SHIFT_VALUE(8)},
	{"CAN0_WORD07_DATA_BYTE_2_MASK", CAN0_WORD07_DATA_BYTE_2_MASK, MASK(8,8)},
	{"CAN0_WORD07_DATA_BYTE_2_SHIFT", CAN0_WORD07_DATA_BYTE_2_SHIFT, SHIFT(8)},
	{"CAN0_WORD07_DATA_BYTE_2_VALUE", CAN0_WORD07_DATA_BYTE_2(1), SHIFT_VALUE(8)},
	{"CAN0_WORD08_DATA_BYTE_2_MASK", CAN0_WORD08_DATA_BYTE_2_MASK, MASK(8,8)},
	{"CAN0_WORD08_DATA_BYTE_2_SHIFT", CAN0_WORD08_DATA_BYTE_2_SHIFT, SHIFT(8)},
	{"CAN0_WORD08_DATA_BYTE_2_VALUE", CAN0_WORD08_DATA_BYTE_2(1), SHIFT_VALUE(8)},
	{"CAN0_WORD09_DATA_BYTE_2_MASK", CAN0_WORD09_DATA_BYTE_2_MASK, MASK(8,8)},
	{"CAN0_WORD09_DATA_BYTE_2_SHIFT", CAN0_WORD09_DATA_BYTE_2_SHIFT, SHIFT(8)},
	{"CAN0_WORD09_DATA_BYTE_2_VALUE", CAN0_WORD09_DATA_BYTE_2(1), SHIFT_VALUE(8)},
	{"CAN0_WORD010_DATA_BYTE_2_MASK", CAN0_WORD010_DATA_BYTE_2_MASK, MASK(8,8)},
	{"CAN0_WORD010_DATA_BYTE_2_SHIFT", CAN0_WORD010_DATA_BYTE_2_SHIFT, SHIFT(8)},
	{"CAN0_WORD010_DATA_BYTE_2_VALUE", CAN0_WORD010_DATA_BYTE_2(1), SHIFT_VALUE(8)},
	{"CAN0_WORD011_DATA_BYTE_2_MASK", CAN0_WORD011_DATA_BYTE_2_MASK, MASK(8,8)},
	{"CAN0_WORD011_DATA_BYTE_2_SHIFT", CAN0_WORD011_DATA_BYTE_2_SHIFT, SHIFT(8)},
	{"CAN0_WORD011_DATA_BYTE_2_VALUE", CAN0_WORD011_DATA_BYTE_2(1), SHIFT_VALUE(8)},
	{"CAN0_WORD012_DATA_BYTE_2_MASK", CAN0_WORD012_DATA_BYTE_2_MASK, MASK(8,8)},
	{"CAN0_WORD012_DATA_BYTE_2_SHIFT", CAN0_WORD012_DATA_BYTE_2_SHIFT, SHIFT(8)},
	{"CAN0_WORD012_DATA_BYTE_2_VALUE", CAN0_WORD012_DATA_BYTE_2(1), SHIFT_VALUE(8)},
	{"CAN0_WORD013_DATA_BYTE_2_MASK", CAN0_WORD013_DATA_BYTE_2_MASK, MASK(8,8)},
	{"CAN0_WORD013_DATA_BYTE_2_SHIFT", CAN0_WORD013_DATA_BYTE_2_SHIFT, SHIFT(8)},
	{"CAN0_WORD013_DATA_BYTE_2_VALUE", CAN0_WORD013_DATA_BYTE_2(1), SHIFT_VALUE(8)},
	{"CAN0_WORD014_DATA_BYTE_2_MASK", CAN0_WORD014_DATA_BYTE_2_MASK, MASK(8,8)},
	{"CAN0_WORD014_DATA_BYTE_2_SHIFT", CAN0_WORD014_DATA_BYTE_2_SHIFT, SHIFT(8)},
	{"CAN0_WORD014_DATA_BYTE_2_VALUE", CAN0_WORD014_DATA_BYTE_2(1), SHIFT_VALUE(8)},
	{"CAN0_WORD015_DATA_BYTE_2_MASK", CAN0_WORD015_DATA_BYTE_2_MASK, MASK(8,8)},
	{"CAN0_WORD015_DATA_BYTE_2_SHIFT", CAN0_WORD015_DATA_BYTE_2_SHIFT, SHIFT(8)},
	{"CAN0_WORD015_DATA_BYTE_2_VALUE", CAN0_WORD015_DATA_BYTE_2(1), SHIFT_VALUE(8)},
	{"CAN0_WORD00_DATA_BYTE_1_MASK", CAN0_WORD00_DATA_BYTE_1_MASK, MASK(16,8)},
	{"CAN0_WORD00_DATA_BYTE_1_SHIFT", CAN0_WORD00_DATA_BYTE_1_SHIFT, SHIFT(16)},
	{"CAN0_WORD00_DATA_BYTE_1_VALUE", CAN0_WORD00_DATA_BYTE_1(1), SHIFT_VALUE(16)},
	{"CAN0_WORD01_DATA_BYTE_1_MASK", CAN0_WORD01_DATA_BYTE_1_MASK, MASK(16,8)},
	{"CAN0_WORD01_DATA_BYTE_1_SHIFT", CAN0_WORD01_DATA_BYTE_1_SHIFT, SHIFT(16)},
	{"CAN0_WORD01_DATA_BYTE_1_VALUE", CAN0_WORD01_DATA_BYTE_1(1), SHIFT_VALUE(16)},
	{"CAN0_WORD02_DATA_BYTE_1_MASK", CAN0_WORD02_DATA_BYTE_1_MASK, MASK(16,8)},
	{"CAN0_WORD02_DATA_BYTE_1_SHIFT", CAN0_WORD02_DATA_BYTE_1_SHIFT, SHIFT(16)},
	{"CAN0_WORD02_DATA_BYTE_1_VALUE", CAN0_WORD02_DATA_BYTE_1(1), SHIFT_VALUE(16)},
	{"CAN0_WORD03_DATA_BYTE_1_MASK", CAN0_WORD03_DATA_BYTE_1_MASK, MASK(16,8)},
	{"CAN0_WORD03_DATA_BYTE_1_SHIFT", CAN0_WORD03_DATA_BYTE_1_SHIFT, SHIFT(16)},
	{"CAN0_WORD03_DATA_BYTE_1_VALUE", CAN0_WORD03_DATA_BYTE_1(1), SHIFT_VALUE(16)},
	{"CAN0_WORD04_DATA_BYTE_1_MASK", CAN0_WORD04_DATA_BYTE_1_MASK, MASK(16,8)},
	{"CAN0_WORD04_DATA_BYTE_1_SHIFT", CAN0_WORD04_DATA_BYTE_1_SHIFT, SHIFT(16)},
	{"CAN0_WORD04_DATA_BYTE_1_VALUE", CAN0_WORD04_DATA_BYTE_1(1), SHIFT_VALUE(16)},
	{"CAN0_WORD05_DATA_BYTE_1_MASK", CAN0_WORD05_DATA_BYTE_1_MASK, MASK(16,8)},
	{"CAN0_WORD05_DATA_BYTE_1_SHIFT", CAN0_WORD05_DATA_BYTE_1_SHIFT, SHIFT(16)},
	{"CAN0_WORD05_DATA_BYTE_1_VALUE", CAN0_WORD05_DATA_BYTE_1(1), SHIFT_VALUE(16)},
	{"CAN0_WORD06_DATA_BYTE_1_MASK", CAN0_WORD06_DATA_BYTE_1_MASK, MASK(16,8)},
	{"CAN0_WORD06_DATA_BYTE_1_SHIFT", CAN0_WORD06_DATA_BYTE_1_SHIFT, SHIFT(16)},
	{"CAN0_WORD06_DATA_BYTE_1_VALUE", CAN0_WORD06_DATA_BYTE_1(1), SHIFT_VALUE(16)},
	{"CAN0_WORD07_DATA_BYTE_1_MASK", CAN0_WORD07_DATA_BYTE_1_MASK, MASK(16,8)},
	{"CAN0_WORD07_DATA_BYTE_1_SHIFT", CAN0_WORD07_DATA_BYTE_1_SHIFT, SHIFT(16)},
	{"CAN0_WORD07_DATA_BYTE_1_VALUE", CAN0_WORD07_DATA_BYTE_1(1), SHIFT_VALUE(16)},
	{"CAN0_WORD08_DATA_BYTE_1_MASK", CAN0_WORD08_DATA_BYTE_1_MASK, MASK(16,8)},
	{"CAN0_WORD08_DATA_BYTE_1_SHIFT", CAN0_WORD08_DATA_BYTE_1_SHIFT, SHIFT(16)},
	{"CAN0_WORD08_DATA_BYTE_1_VALUE", CAN0_WORD08_DATA_BYTE_1(1), SHIFT_VALUE(16)},
	{"CAN0_WORD09_DATA_BYTE_1_MASK", CAN0_WORD09_DATA_BYTE_1_MASK, MASK(16,8)},
	{"CAN0_WORD09_DATA_BYTE_1_SHIFT", CAN0_WORD09_DATA_BYTE_1_SHIFT, SHIFT(16)},
	{"CAN0_WORD09_DATA_BYTE_1_VALUE", CAN0_WORD09_DATA_BYTE_1(1), SHIFT_VALUE(16)},
	{"CAN0_WORD010_DATA_BYTE_1_MASK", CAN0_WORD010_DATA_BYTE_1_MASK, MASK(16,8)},
	{"CAN0_WORD010_DATA_BYTE_1_SHIFT", CAN0_WORD010_DATA_BYTE_1_SHIFT, SHIFT(16)},
	{"CAN0_WORD010_DATA_BYTE_1_VALUE", CAN0_WORD010_DATA_BYTE_1(1), SHIFT_VALUE(16)},
	{"CAN0_WORD011_DATA_BYTE_1_MASK", CAN0_WORD011_DATA_BYTE_1_MASK, MASK(16,8)},
	{"CAN0_WORD011_DATA_BYTE_1_SHIFT", CAN0_WORD011_DATA_BYTE_1_SHIFT, SHIFT(16)},
	{"CAN0_WORD011_DATA_BYTE_1_VALUE", CAN0_WORD011_DATA_BYTE_1(1), SHIFT_VALUE(16)},
	{"CAN0_WORD012_DATA_BYTE_1_MASK", CAN0_WORD012_DATA_BYTE_1_MASK, MASK(16,8)},
	{"CAN0_WORD012_DATA_BYTE_1_SHIFT", CAN0_WORD012_DATA_BYTE_1_SHIFT, SHIFT(16)},
	{"CAN0_WORD012_DATA_BYTE_1_VALUE", CAN0_WORD012_DATA_BYTE_1(1), SHIFT_VALUE(16)},
	{"CAN0_WORD013_DATA_BYTE_1_MASK", CAN0_WORD013_DATA_BYTE_1_MASK, MASK(16,8)},
	{"CAN0_WORD013_DATA_BYTE_1_SHIFT", CAN0_WORD013_DATA_BYTE_1_SHIFT, SHIFT(16)},
	{"CAN0_WORD013_DATA_BYTE_1_VALUE", CAN0_WORD013_DATA_BYTE_1(1), SHIFT_VALUE(16)},
	{"CAN0_WORD014_DATA_BYTE_1_MASK", CAN0_WORD014_DATA_BYTE_1_MASK, MASK(16,8)},
	{"CAN0_WORD014_DATA_BYTE_1_SHIFT", CAN0_WORD014_DATA_BYTE_1_SHIFT, SHIFT(16)},
	{"CAN0_WORD014_DATA_BYTE_1_VALUE", CAN0_WORD014_DATA_BYTE_1(1), SHIFT_VALUE(16)},
	{"CAN0_WORD015_DATA_BYTE_1_MASK", CAN0_WORD015_DATA_BYTE_1_MASK, MASK(16,8)},
	{"CAN0_WORD015_DATA_BYTE_1_SHIFT", CAN0_WORD015_DATA_BYTE_1_SHIFT, SHIFT(16)},
	{"CAN0_WORD015_DATA_BYTE_1_VALUE", CAN0_WORD015_DATA_BYTE_1(1), SHIFT_VALUE(16)},
	{"CAN0_WORD00_DATA_BYTE_0_MASK", CAN0_WORD00_DATA_BYTE_0_MASK, MASK(24,8)},
	{"CAN0_WORD00_DATA_BYTE_0_SHIFT", CAN0_WORD00_DATA_BYTE_0_SHIFT, SHIFT(24)},
	{"CAN0_WORD00_DATA_BYTE_0_VALUE", CAN0_WORD00_DATA_BYTE_0(1), SHIFT_VALUE(24)},
	{"CAN0_WORD01_DATA_BYTE_0_MASK", CAN0_WORD01_DATA_BYTE_0_MASK, MASK(24,8)},
	{"CAN0_WORD01_DATA_BYTE_0_SHIFT", CAN0_WORD01_DATA_BYTE_0_SHIFT, SHIFT(24)},
	{"CAN0_WORD01_DATA_BYTE_0_VALUE", CAN0_WORD01_DATA_BYTE_0(1), SHIFT_VALUE(24)},
	{"CAN0_WORD02_DATA_BYTE_0_MASK", CAN0_WORD02_DATA_BYTE_0_MASK, MASK(24,8)},
	{"CAN0_WORD02_DATA_BYTE_0_SHIFT", CAN0_WORD02_DATA_BYTE_0_SHIFT, SHIFT(24)},
	{"CAN0_WORD02_DATA_BYTE_0_VALUE", CAN0_WORD02_DATA_BYTE_0(1), SHIFT_VALUE(24)},
	{"CAN0_WORD03_DATA_BYTE_0_MASK", CAN0_WORD03_DATA_BYTE_0_MASK, MASK(24,8)},
	{"CAN0_WORD03_DATA_BYTE_0_SHIFT", CAN0_WORD03_DATA_BYTE_0_SHIFT, SHIFT(24)},
	{"CAN0_WORD03_DATA_BYTE_0_VALUE", CAN0_WORD03_DATA_BYTE_0(1), SHIFT_VALUE(24)},
	{"CAN0_WORD04_DATA_BYTE_0_MASK", CAN0_WORD04_DATA_BYTE_0_MASK, MASK(24,8)},
	{"CAN0_WORD04_DATA_BYTE_0_SHIFT", CAN0_WORD04_DATA_BYTE_0_SHIFT, SHIFT(24)},
	{"CAN0_WORD04_DATA_BYTE_0_VALUE", CAN0_WORD04_DATA_BYTE_0(1), SHIFT_VALUE(24)},
	{"CAN0_WORD05_DATA_BYTE_0_MASK", CAN0_WORD05_DATA_BYTE_0_MASK, MASK(24,8)},
	{"CAN0_WORD05_DATA_BYTE_0_SHIFT", CAN0_WORD05_DATA_BYTE_0_SHIFT, SHIFT(24)},
	{"CAN0_WORD05_DATA_BYTE_0_VALUE", CAN0_WORD05_DATA_BYTE_0(1), SHIFT_VALUE(24)},
	{"CAN0_WORD06_DATA_BYTE_0_MASK", CAN0_WORD06_DATA_BYTE_0_MASK, MASK(24,8)},
	{"CAN0_WORD06_DATA_BYTE_0_SHIFT", CAN0_WORD06_DATA_BYTE_0_SHIFT, SHIFT(24)},
	{"CAN0_WORD06_DATA_BYTE_0_VALUE", CAN0_WORD06_DATA_BYTE_0(1), SHIFT_VALUE(24)},
	{"CAN0_WORD07_DATA_BYTE_0_MASK", CAN0_WORD07_DATA_BYTE_0_MASK, MASK(24,8)},
	{"CAN0_WORD07_DATA_BYTE_0_SHIFT", CAN0_WORD07_DATA_BYTE_0_SHIFT, SHIFT(24)},
	{"CAN0_WORD07_DATA_BYTE_0_VALUE", CAN0_WORD07_DATA_BYTE_0(1), SHIFT_VALUE(24)},
	{"CAN0_WORD08_DATA_BYTE_0_MASK", CAN0_WORD08_DATA_BYTE_0_MASK, MASK(24,8)},
	{"CAN0_WORD08_DATA_BYTE_0_SHIFT", CAN0_WORD08_DATA_BYTE_0_SHIFT, SHIFT(24)},
	{"CAN0_WORD08_DATA_BYTE_0_VALUE", CAN0_WORD08_DATA_BYTE_0(1), SHIFT_VALUE(24)},
	{"CAN0_WORD09_DATA_BYTE_0_MASK", CAN0_WORD09_DATA_BYTE_0_MASK, MASK(24,8)},
	{"CAN0_WORD09_DATA_BYTE_0_SHIFT", CAN0_WORD09_DATA_BYTE_0_SHIFT, SHIFT(24)},
	{"CAN0_WORD09_DATA_BYTE_0_VALUE", CAN0_WORD09_DATA_BYTE_0(1), SHIFT_VALUE(24)},
	{"CAN0_WORD010_DATA_BYTE_0_MASK", CAN0_WORD010_DATA_BYTE_0_MASK, MASK(24,8)},
	{"CAN0_WORD010_DATA_BYTE_0_SHIFT", CAN0_WORD010_DATA_BYTE_0_SHIFT, SHIFT(24)},
	{"CAN0_WORD010_DATA_BYTE_0_VALUE", CAN0_WORD010_DATA_BYTE_0(1), SHIFT_VALUE(24)},
	{"CAN0_WORD011_DATA_BYTE_0_MASK", CAN0_WORD011_DATA_BYTE_0_MASK, MASK(24,8)},
	{"CAN0_WORD011_DATA_BYTE_0_SHIFT", CAN0_WORD011_DATA_BYTE_0_SHIFT, SHIFT(24)},
	{"CAN0_WORD011_DATA_BYTE_0_VALUE", CAN0_WORD011_DATA_BYTE_0(1), SHIFT_VALUE(24)},
	{"CAN0_WORD012_DATA_BYTE_0_MASK", CAN0_WORD012_DATA_BYTE_0_MASK, MASK(24,8)},
	{"CAN0_WORD012_DATA_BYTE_0_SHIFT", CAN0_WORD012_DATA_BYTE_0_SHIFT, SHIFT(24)},
	{"CAN0_WORD012_DATA_BYTE_0_VALUE", CAN0_WORD012_DATA_BYTE_0(1), SHIFT_VALUE(24)},
	{"CAN0_WORD013_DATA_BYTE_0_MASK", CAN0_WORD013_DATA_BYTE_0_MASK, MASK(24,8)},
	{"CAN0_WORD013_DATA_BYTE_0_SHIFT", CAN0_WORD013_DATA_BYTE_0_SHIFT, SHIFT(24)},
	{"CAN0_WORD013_DATA_BYTE_0_VALUE", CAN0_WORD013_DATA_BYTE_0(1), SHIFT_VALUE(24)},
	{"CAN0_WORD014_DATA_BYTE_0_MASK", CAN0_WORD014_DATA_BYTE_0_MASK, MASK(24,8)},
	{"CAN0_WORD014_DATA_BYTE_0_SHIFT", CAN0_WORD014_DATA_BYTE_0_SHIFT, SHIFT(24)},
	{"CAN0_WORD014_DATA_BYTE_0_VALUE", CAN0_WORD014_DATA_BYTE_0(1), SHIFT_VALUE(24)},
	{"CAN0_WORD015_DATA_BYTE_0_MASK", CAN0_WORD015_DATA_BYTE_0_MASK, MASK(24,8)},
	{"CAN0_WORD015_DATA_BYTE_0_SHIFT", CAN0_WORD015_DATA_BYTE_0_SHIFT, SHIFT(24)},
	{"CAN0_WORD015_DATA_BYTE_0_VALUE", CAN0_WORD015_DATA_BYTE_0(1), SHIFT_VALUE(24)},
	{"CAN0_WORD10_DATA_BYTE_7_MASK", CAN0_WORD10_DATA_BYTE_7_MASK, MASK(0,8)},
	{"CAN0_WORD10_DATA_BYTE_7_SHIFT", CAN0_WORD10_DATA_BYTE_7_SHIFT, SHIFT(0)},
	{"CAN0_WORD10_DATA_BYTE_7_VALUE", CAN0_WORD10_DATA_BYTE_7(1), SHIFT_VALUE(0)},
	{"CAN0_WORD11_DATA_BYTE_7_MASK", CAN0_WORD11_DATA_BYTE_7_MASK, MASK(0,8)},
	{"CAN0_WORD11_DATA_BYTE_7_SHIFT", CAN0_WORD11_DATA_BYTE_7_SHIFT, SHIFT(0)},
	{"CAN0_WORD11_DATA_BYTE_7_VALUE", CAN0_WORD11_DATA_BYTE_7(1), SHIFT_VALUE(0)},
	{"CAN0_WORD12_DATA_BYTE_7_MASK", CAN0_WORD12_DATA_BYTE_7_MASK, MASK(0,8)},
	{"CAN0_WORD12_DATA_BYTE_7_SHIFT", CAN0_WORD12_DATA_BYTE_7_SHIFT, SHIFT(0)},
	{"CAN0_WORD12_DATA_BYTE_7_VALUE", CAN0_WORD12_DATA_BYTE_7(1), SHIFT_VALUE(0)},
	{"CAN0_WORD13_DATA_BYTE_7_MASK", CAN0_WORD13_DATA_BYTE_7_MASK, MASK(0,8)},
	{"CAN0_WORD13_DATA_BYTE_7_SHIFT", CAN0_WORD13_DATA_BYTE_7_SHIFT, SHIFT(0)},
	{"CAN0_WORD13_DATA_BYTE_7_VALUE", CAN0_WORD13_DATA_BYTE_7(1), SHIFT_VALUE(0)},
	{"CAN0_WORD14_DATA_BYTE_7_MASK", CAN0_WORD14_DATA_BYTE_7_MASK, MASK(0,8)},
	{"CAN0_WORD14_DATA_BYTE_7_SHIFT", CAN0_WORD14_DATA_BYTE_7_SHIFT, SHIFT(0)},
	{"CAN0_WORD14_DATA_BYTE_7_VALUE", CAN0_WORD14_DATA_BYTE_7(1), SHIFT_VALUE(0)},
	{"CAN0_WORD15_DATA_BYTE_7_MASK", CAN0_WORD15_DATA_BYTE_7_MASK, MASK(0,8)},
	{"CAN0_WORD15_DATA_BYTE_7_SHIFT", CAN0_WORD15_DATA_BYTE_7_SHIFT, SHIFT(0)},
	{"CAN0_WORD15_DATA_BYTE_7_VALUE", CAN0_WORD15_DATA_BYTE_7(1), SHIFT_VALUE(0)},
	{"CAN0_WORD16_DATA_BYTE_7_MASK", CAN0_WORD16_DATA_BYTE_7_MASK, MASK(0,8)},
	{"CAN0_WORD16_DATA_BYTE_7_SHIFT", CAN0_WORD16_DATA_BYTE_7_SHIFT, SHIFT(0)},
	{"CAN0_WORD16_DATA_BYTE_7_VALUE", CAN0_WORD16_DATA_BYTE_7(1), SHIFT_VALUE(0)},
	{"CAN0_WORD17_DATA_BYTE_7_MASK", CAN0_WORD17_DATA_BYTE_7_MASK, MASK(0,8)},
	{"CAN0_WORD17_DATA_BYTE_7_SHIFT", CAN0_WORD17_DATA_BYTE_7_SHIFT, SHIFT(0)},
	{"CAN0_WORD17_DATA_BYTE_7_VALUE", CAN0_WORD17_DATA_BYTE_7(1), SHIFT_VALUE(0)},
	{"CAN0_WORD18_DATA_BYTE_7_MASK", CAN0_WORD18_DATA_BYTE_7_MASK, MASK(0,8)},
	{"CAN0_WORD18_DATA_BYTE_7_SHIFT", CAN0_WORD18_DATA_BYTE_7_SHIFT, SHIFT(0)},
	{"CAN0_WORD18_DATA_BYTE_7_VALUE", CAN0_WORD18_DATA_BYTE_7(1), SHIFT_VALUE(0)},
	{"CAN0_WORD19_DATA_BYTE_7_MASK", CAN0_WORD19_DATA_BYTE_7_MASK, MASK(0,8)},
	{"CAN0_WORD19_DATA_BYTE_7_SHIFT", CAN0_WORD19_DATA_BYTE_7_SHIFT, SHIFT(0)},
	{"CAN0_WORD19_DATA_BYTE_7_VALUE", CAN0_WORD19_DATA_BYTE_7(1), SHIFT_VALUE(0)},
	{"CAN0_WORD110_DATA_BYTE_7_MASK", CAN0_WORD110_DATA_BYTE_7_MASK, MASK(0,8)},
	{"CAN0_WORD110_DATA_BYTE_7_SHIFT", CAN0_WORD110_DATA_BYTE_7_SHIFT, SHIFT(0)},
	{"CAN0_WORD110_DATA_BYTE_7_VALUE", CAN0_WORD110_DATA_BYTE_7(1), SHIFT_VALUE(0)},
	{"CAN0_WORD111_DATA_BYTE_7_MASK", CAN0_WORD111_DATA_BYTE_7_MASK, MASK(0,8)},
	{"CAN0_WORD111_DATA_BYTE_7_SHIFT", CAN0_WORD111_DATA_BYTE_7_SHIFT, SHIFT(0)},
	{"CAN0_WORD111_DATA_BYTE_7_VALUE", CAN0_WORD111_DATA_BYTE_7(1), SHIFT_VALUE(0)},
	{"CAN0_WORD112_DATA_BYTE_7_MASK", CAN0_WORD112_DATA_BYTE_7_MASK, MASK(0,8)},
	{"CAN0_WORD112_DATA_BYTE_7_SHIFT", CAN0_WORD112_DATA_BYTE_7_SHIFT, SHIFT(0)},
	{"CAN0_WORD112_DATA_BYTE_7_VALUE", CAN0_WORD112_DATA_BYTE_7(1), SHIFT_VALUE(0)},
	{"CAN0_WORD113_DATA_BYTE_7_MASK", CAN0_WORD113_DATA_BYTE_7_MASK, MASK(0,8)},
	{"CAN0_WORD113_DATA_BYTE_7_SHIFT", CAN0_WORD113_DATA_BYTE_7_SHIFT, SHIFT(0)},
	{"CAN0_WORD113_DATA_BYTE_7_VALUE", CAN0_WORD113_DATA_BYTE_7(1), SHIFT_VALUE(0)},
	{"CAN0_WORD114_DATA_BYTE_7_MASK", CAN0_WORD114_DATA_BYTE_7_MASK, MASK(0,8)},
	{"CAN0_WORD114_DATA_BYTE_7_SHIFT", CAN0_WORD114_DATA_BYTE_7_SHIFT, SHIFT(0)},
	{"CAN0_WORD114_DATA_BYTE_7_VALUE", CAN0_WORD114_DATA_BYTE_7(1), SHIFT_VALUE(0)},
	{"CAN0_WORD115_DATA_BYTE_7_MASK", CAN0_WORD115_DATA_BYTE_7_MASK, MASK(0,8)},
	{"CAN0_WORD115_DATA_BYTE_7_SHIFT", CAN0_WORD115_DATA_BYTE_7_SHIFT, SHIFT(0)},
	{"CAN0_WORD115_DATA_BYTE_7_VALUE", CAN0_WORD115_DATA_BYTE_7(1), SHIFT_VALUE(0)},
	{"CAN0_WORD10_DATA_BYTE_6_MASK", CAN0_WORD10_DATA_BYTE_6_MASK, MASK(8,8)},
	{"CAN0_WORD10_DATA_BYTE_6_SHIFT", CAN0_WORD10_DATA_BYTE_6_SHIFT, SHIFT(8)},
	{"CAN0_WORD10_DATA_BYTE_6_VALUE", CAN0_WORD10_DATA_BYTE_6(1), SHIFT_VALUE(8)},
	{"CAN0_WORD11_DATA_BYTE_6_MASK", CAN0_WORD11_DATA_BYTE_6_MASK, MASK(8,8)},
	{"CAN0_WORD11_DATA_BYTE_6_SHIFT", CAN0_WORD11_DATA_BYTE_6_SHIFT, SHIFT(8)},
	{"CAN0_WORD11_DATA_BYTE_6_VALUE", CAN0_WORD11_DATA_BYTE_6(1), SHIFT_VALUE(8)},
	{"CAN0_WORD12_DATA_BYTE_6_MASK", CAN0_WORD12_DATA_BYTE_6_MASK, MASK(8,8)},
	{"CAN0_WORD12_DATA_BYTE_6_SHIFT", CAN0_WORD12_DATA_BYTE_6_SHIFT, SHIFT(8)},
	{"CAN0_WORD12_DATA_BYTE_6_VALUE", CAN0_WORD12_DATA_BYTE_6(1), SHIFT_VALUE(8)},
	{"CAN0_WORD13_DATA_BYTE_6_MASK", CAN0_WORD13_DATA_BYTE_6_MASK, MASK(8,8)},
	{"CAN0_WORD13_DATA_BYTE_6_SHIFT", CAN0_WORD13_DATA_BYTE_6_SHIFT, SHIFT(8)},
	{"CAN0_WORD13_DATA_BYTE_6_VALUE", CAN0_WORD13_DATA_BYTE_6(1), SHIFT_VALUE(8)},
	{"CAN0_WORD14_DATA_BYTE_6_MASK", CAN0_WORD14_DATA_BYTE_6_MASK, MASK(8,8)},
	{"CAN0_WORD14_DATA_BYTE_6_SHIFT", CAN0_WORD14_DATA_BYTE_6_SHIFT, SHIFT(8)},
	{"CAN0_WORD14_DATA_BYTE_6_VALUE", CAN0_WORD14_DATA_BYTE_6(1), SHIFT_VALUE(8)},
	{"CAN0_WORD15_DATA_BYTE_6_MASK", CAN0_WORD15_DATA_BYTE_6_MASK, MASK(8,8)},
	{"CAN0_WORD15_DATA_BYTE_6_SHIFT", CAN0_WORD15_DATA_BYTE_6_SHIFT, SHIFT(8)},
	{"CAN0_WORD15_DATA_BYTE_6_VALUE", CAN0_WORD15_DATA_BYTE_6(1), SHIFT_VALUE(8)},
	{"CAN0_WORD16_DATA_BYTE_6_MASK", CAN0_WORD16_DATA_BYTE_6_MASK, MASK(8,8)},
	{"CAN0_WORD16_DATA_BYTE_6_SHIFT", CAN0_WORD16_DATA_BYTE_6_SHIFT, SHIFT(8)},
	{"CAN0_WORD16_DATA_BYTE_6_VALUE", CAN0_WORD16_DATA_BYTE_6(1), SHIFT_VALUE(8)},
	{"CAN0_WORD17_DATA_BYTE_6_MASK", CAN0_WORD17_DATA_BYTE_6_MASK, MASK(8,8)},
	{"CAN0_WORD17_DATA_BYTE_6_SHIFT", CAN0_WORD17_DATA_BYTE_6_SHIFT, SHIFT(8)},
	{"CAN0_WORD17_DATA_BYTE_6_VALUE", CAN0_WORD17_DATA_BYTE_6(1), SHIFT_VALUE(8)},
	{"CAN0_WORD18_DATA_BYTE_6_MASK", CAN0_WORD18_DATA_BYTE_6_MASK, MASK(8,8)},
	{"CAN0_WORD18_DATA_BYTE_6_SHIFT", CAN0_WORD18_DATA_BYTE_6_SHIFT, SHIFT(8)},
	{"CAN0_WORD18_DATA_BYTE_6_VALUE", CAN0_WORD18_DATA_BYTE_6(1), SHIFT_VALUE(8)},
	{"CAN0_WORD19_DATA_BYTE_6_MASK", CAN0_WORD19_DATA_BYTE_6_MASK, MASK(8,8)},
	{"CAN0_WORD19_DATA_BYTE_6_SHIFT", CAN0_WORD19_DATA_BYTE_6_SHIFT, SHIFT(8)},
	{"CAN0_WORD19_DATA_BYTE_6_VALUE", CAN0_WORD19_DATA_BYTE_6(1), SHIFT_VALUE(8)},
	{"CAN0_WORD110_DATA_BYTE_6_MASK", CAN0_WORD110_DATA_BYTE_6_MASK, MASK(8,8)},
	{"CAN0_WORD110_DATA_BYTE_6_SHIFT", CAN0_WORD110_DATA_BYTE_6_SHIFT, SHIFT(8)},
	{"CAN0_WORD110_DATA_BYTE_6_VALUE", CAN0_WORD110_DATA_BYTE_6(1), SHIFT_VALUE(8)},
	{"CAN0_WORD111_DATA_BYTE_6_MASK", CAN0_WORD111_DATA_BYTE_6_MASK, MASK(8,8)},
	{"CAN0_WORD111_DATA_BYTE_6_SHIFT", CAN0_WORD111_DATA_BYTE_6_SHIFT, SHIFT(8)},
	{"CAN0_WORD111_DATA_BYTE_6_VALUE", CAN0_WORD111_DATA_BYTE_6(1), SHIFT_VALUE(8)},
	{"CAN0_WORD112_DATA_BYTE_6_MASK", CAN0_WORD112_DATA_BYTE_6_MASK, MASK(8,8)},
	{"CAN0_WORD112_DATA_BYTE_6_SHIFT", CAN0_WORD112_DATA_BYTE_6_SHIFT, SHIFT(8)},
	{"CAN0_WORD112_DATA_BYTE_6_VALUE", CAN0_WORD112_DATA_BYTE_6(1), SHIFT_VALUE(8)},
	{"CAN0_WORD113_DATA_BYTE_6_MASK", CAN0_WORD113_DATA_BYTE_6_MASK, MASK(8,8)},
	{"CAN0_WORD113_DATA_BYTE_6_SHIFT", CAN0_WORD113_DATA_BYTE_6_SHIFT, SHIFT(8)},
	{"CAN0_WORD113_DATA_BYTE_6_VALUE", CAN0_WORD113_DATA_BYTE_6(1), SHIFT_VALUE(8)},
	{"CAN0_WORD114_DATA_BYTE_6_MASK", CAN0_WORD114_DATA_BYTE_6_MASK, MASK(8,8)},
	{"CAN0_WORD114_DATA_BYTE_6_SHIFT", CAN0_WORD114_DATA_BYTE_6_SHIFT, SHIFT(8)},
	{"CAN0_WORD114_DATA_BYTE_6_VALUE", CAN0_WORD114_DATA_BYTE_6(1), SHIFT_VALUE(8)},
	{"CAN0_WORD115_DATA_BYTE_6_MASK", CAN0_WORD115_DATA_BYTE_6_MASK, MASK(8,8)},
	{"CAN0_WORD115_DATA_BYTE_6_SHIFT", CAN0_WORD115_DATA_BYTE_6_SHIFT, SHIFT(8)},
	{"CAN0_WORD115_DATA_BYTE_6_VALUE", CAN0_WORD115_DATA_BYTE_6(1), SHIFT_VALUE(8)},
	{"CAN0_WORD10_DATA_BYTE_5_MASK", CAN0_WORD10_DATA_BYTE_5_MASK, MASK(16,8)},
	{"CAN0_WORD10_DATA_BYTE_5_SHIFT", CAN0_WORD10_DATA_BYTE_5_SHIFT, SHIFT(16)},
	{"CAN0_WORD10_DATA_BYTE_5_VALUE", CAN0_WORD10_DATA_BYTE_5(1), SHIFT_VALUE(16)},
	{"CAN0_WORD11_DATA_BYTE_5_MASK", CAN0_WORD11_DATA_BYTE_5_MASK, MASK(16,8)},
	{"CAN0_WORD11_DATA_BYTE_5_SHIFT", CAN0_WORD11_DATA_BYTE_5_SHIFT, SHIFT(16)},
	{"CAN0_WORD11_DATA_BYTE_5_VALUE", CAN0_WORD11_DATA_BYTE_5(1), SHIFT_VALUE(16)},
	{"CAN0_WORD12_DATA_BYTE_5_MASK", CAN0_WORD12_DATA_BYTE_5_MASK, MASK(16,8)},
	{"CAN0_WORD12_DATA_BYTE_5_SHIFT", CAN0_WORD12_DATA_BYTE_5_SHIFT, SHIFT(16)},
	{"CAN0_WORD12_DATA_BYTE_5_VALUE", CAN0_WORD12_DATA_BYTE_5(1), SHIFT_VALUE(16)},
	{"CAN0_WORD13_DATA_BYTE_5_MASK", CAN0_WORD13_DATA_BYTE_5_MASK, MASK(16,8)},
	{"CAN0_WORD13_DATA_BYTE_5_SHIFT", CAN0_WORD13_DATA_BYTE_5_SHIFT, SHIFT(16)},
	{"CAN0_WORD13_DATA_BYTE_5_VALUE", CAN0_WORD13_DATA_BYTE_5(1), SHIFT_VALUE(16)},
	{"CAN0_WORD14_DATA_BYTE_5_MASK", CAN0_WORD14_DATA_BYTE_5_MASK, MASK(16,8)},
	{"CAN0_WORD14_DATA_BYTE_5_SHIFT", CAN0_WORD14_DATA_BYTE_5_SHIFT, SHIFT(16)},
	{"CAN0_WORD14_DATA_BYTE_5_VALUE", CAN0_WORD14_DATA_BYTE_5(1), SHIFT_VALUE(16)},
	{"CAN0_WORD15_DATA_BYTE_5_MASK", CAN0_WORD15_DATA_BYTE_5_MASK, MASK(16,8)},
	{"CAN0_WORD15_DATA_BYTE_5_SHIFT", CAN0_WORD15_DATA_BYTE_5_SHIFT, SHIFT(16)},
	{"CAN0_WORD15_DATA_BYTE_5_VALUE", CAN0_WORD15_DATA_BYTE_5(1), SHIFT_VALUE(16)},
	{"CAN0_WORD16_DATA_BYTE_5_MASK", CAN0_WORD16_DATA_BYTE_5_MASK, MASK(16,8)},
	{"CAN0_WORD16_DATA_BYTE_5_SHIFT", CAN0_WORD16_DATA_BYTE_5_SHIFT, SHIFT(16)},
	{"CAN0_WORD16_DATA_BYTE_5_VALUE", CAN0_WORD16_DATA_BYTE_5(1), SHIFT_VALUE(16)},
	{"CAN0_WORD17_DATA_BYTE_5_MASK", CAN0_WORD17_DATA_BYTE_5_MASK, MASK(16,8)},
	{"CAN0_WORD17_DATA_BYTE_5_SHIFT", CAN0_WORD17_DATA_BYTE_5_SHIFT, SHIFT(16)},
	{"CAN0_WORD17_DATA_BYTE_5_VALUE", CAN0_WORD17_DATA_BYTE_5(1), SHIFT_VALUE(16)},
	{"CAN0_WORD18_DATA_BYTE_5_MASK", CAN0_WORD18_DATA_BYTE_5_MASK, MASK(16,8)},
	{"CAN0_WORD18_DATA_BYTE_5_SHIFT", CAN0_WORD18_DATA_BYTE_5_SHIFT, SHIFT(16)},
	{"CAN0_WORD18_DATA_BYTE_5_VALUE", CAN0_WORD18_DATA_BYTE_5(1), SHIFT_VALUE(16)},
	{"CAN0_WORD19_DATA_BYTE_5_MASK", CAN0_WORD19_DATA_BYTE_5_MASK, MASK(16,8)},
	{"CAN0_WORD19_DATA_BYTE_5_SHIFT", CAN0_WORD19_DATA_BYTE_5_SHIFT, SHIFT(16)},
	{"CAN0_WORD19_DATA_BYTE_5_VALUE", CAN0_WORD19_DATA_BYTE_5(1), SHIFT_VALUE(16)},
	{"CAN0_WORD110_DATA_BYTE_5_MASK", CAN0_WORD110_DATA_BYTE_5_MASK, MASK(16,8)},
	{"CAN0_WORD110_DATA_BYTE_5_SHIFT", CAN0_WORD110_DATA_BYTE_5_SHIFT, SHIFT(16)},
	{"CAN0_WORD110_DATA_BYTE_5_VALUE", CAN0_WORD110_DATA_BYTE_5(1), SHIFT_VALUE(16)},
	{"CAN0_WORD111_DATA_BYTE_5_MASK", CAN0_WORD111_DATA_BYTE_5_MASK, MASK(16,8)},
	{"CAN0_WORD111_DATA_BYTE_5_SHIFT", CAN0_WORD111_DATA_BYTE_5_SHIFT, SHIFT(16)},
	{"CAN0_WORD111_DATA_BYTE_5_VALUE", CAN0_WORD111_DATA_BYTE_5(1), SHIFT_VALUE(16)},
	{"CAN0_WORD112_DATA_BYTE_5_MASK", CAN0_WORD112_DATA_BYTE_5_MASK, MASK(16,8)},
	{"CAN0_WORD112_DATA_BYTE_5_SHIFT", CAN0_WORD112_DATA_BYTE_5_SHIFT, SHIFT(16)},
	{"CAN0_WORD112_DATA_BYTE_5_VALUE", CAN0_WORD112_DATA_BYTE_5(1), SHIFT_VALUE(16)},
	{"CAN0_WORD113_DATA_BYTE_5_MASK", CAN0_WORD113_DATA_BYTE_5_MASK, MASK(16,8)},
	{"CAN0_WORD113_DATA_BYTE_5_SHIFT", CAN0_WORD113_DATA_BYTE_5_SHIFT, SHIFT(16)},
	{"CAN0_WORD113_DATA_BYTE_5_VALUE", CAN0_WORD113_DATA_BYTE_5(1), SHIFT_VALUE(16)},
	{"CAN0_WORD114_DATA_BYTE_5_MASK", CAN0_WORD114_DATA_BYTE_5_MASK, MASK(16,8)},
	{"CAN0_WORD114_DATA_BYTE_5_SHIFT", CAN0_WORD114_DATA_BYTE_5_SHIFT, SHIFT(16)},
	{"CAN0_WORD114_DATA_BYTE_5_VALUE", CAN0_WORD114_DATA_BYTE_5(1), SHIFT_VALUE(16)},
	{"CAN0_WORD115_DATA_BYTE_5_MASK", CAN0_WORD115_DATA_BYTE_5_MASK, MASK(16,8)},
	{"CAN0_WORD115_DATA_BYTE_5_SHIFT", CAN0_WORD115_DATA_BYTE_5_SHIFT, SHIFT(16)},
	{"CAN0_WORD115_DATA_BYTE_5_VALUE", CAN0_WORD115_DATA_BYTE_5(1), SHIFT_VALUE(16)},
	{"CAN0_WORD10_DATA_BYTE_4_MASK", CAN0_WORD10_DATA_BYTE_4_MASK, MASK(24,8)},
	{"CAN0_WORD10_DATA_BYTE_4_SHIFT", CAN0_WORD10_DATA_BYTE_4_SHIFT, SHIFT(24)},
	{"CAN0_WORD10_DATA_BYTE_4_VALUE", CAN0_WORD10_DATA_BYTE_4(1), SHIFT_VALUE(24)},
	{"CAN0_WORD11_DATA_BYTE_4_MASK", CAN0_WORD11_DATA_BYTE_4_MASK, MASK(24,8)},
	{"CAN0_WORD11_DATA_BYTE_4_SHIFT", CAN0_WORD11_DATA_BYTE_4_SHIFT, SHIFT(24)},
	{"CAN0_WORD11_DATA_BYTE_4_VALUE", CAN0_WORD11_DATA_BYTE_4(1), SHIFT_VALUE(24)},
	{"CAN0_WORD12_DATA_BYTE_4_MASK", CAN0_WORD12_DATA_BYTE_4_MASK, MASK(24,8)},
	{"CAN0_WORD12_DATA_BYTE_4_SHIFT", CAN0_WORD12_DATA_BYTE_4_SHIFT, SHIFT(24)},
	{"CAN0_WORD12_DATA_BYTE_4_VALUE", CAN0_WORD12_DATA_BYTE_4(1), SHIFT_VALUE(24)},
	{"CAN0_WORD13_DATA_BYTE_4_MASK", CAN0_WORD13_DATA_BYTE_4_MASK, MASK(24,8)},
	{"CAN0_WORD13_DATA_BYTE_4_SHIFT", CAN0_WORD13_DATA_BYTE_4_SHIFT, SHIFT(24)},
	{"CAN0_WORD13_DATA_BYTE_4_VALUE", CAN0_WORD13_DATA_BYTE_4(1), SHIFT_VALUE(24)},
	{"CAN0_WORD14_DATA_BYTE_4_MASK", CAN0_WORD14_DATA_BYTE_4_MASK, MASK(24,8)},
	{"CAN0_WORD14_DATA_BYTE_4_SHIFT", CAN0_WORD14_DATA_BYTE_4_SHIFT, SHIFT(24)},
	{"CAN0_WORD14_DATA_BYTE_4_VALUE", CAN0_WORD14_DATA_BYTE_4(1), SHIFT_VALUE(24)},
	{"CAN0_WORD15_DATA_BYTE_4_MASK", CAN0_WORD15_DATA_BYTE_4_MASK, MASK(24,8)},
	{"CAN0_WORD15_DATA_BYTE_4_SHIFT", CAN0_WORD15_DATA_BYTE_4_SHIFT, SHIFT(24)},
	{"CAN0_WORD15_DATA_BYTE_4_VALUE", CAN0_WORD15_DATA_BYTE_4(1), SHIFT_VALUE(24)},
	{"CAN0_WORD16_DATA_BYTE_4_MASK", CAN0_WORD16_DATA_BYTE_4_MASK, MASK(24,8)},
	{"CAN0_WORD16_DATA_BYTE_4_SHIFT", CAN0_WORD16_DATA_BYTE_4_SHIFT, SHIFT(24)},
	{"CAN0_WORD16_DATA_BYTE_4_VALUE", CAN0_WORD16_DATA_BYTE_4(1), SHIFT_VALUE(24)},
	{"CAN0_WORD17_DATA_BYTE_4_MASK", CAN0_WORD17_DATA_BYTE_4_MASK, MASK(24,8)},
	{"CAN0_WORD17_DATA_BYTE_4_SHIFT", CAN0_WORD17_DATA_BYTE_4_SHIFT, SHIFT(24)},
	{"CAN0_WORD17_DATA_BYTE_4_VALUE", CAN0_WORD17_DATA_BYTE_4(1), SHIFT_VALUE(24)},
	{"CAN0_WORD18_DATA_BYTE_4_MASK", CAN0_WORD18_DATA_BYTE_4_MASK, MASK(24,8)},
	{"CAN0_WORD18_DATA_BYTE_4_SHIFT", CAN0_WORD18_DATA_BYTE_4_SHIFT, SHIFT(24)},
	{"CAN0_WORD18_DATA_BYTE_4_VALUE", CAN0_WORD18_DATA_BYTE_4(1), SHIFT_VALUE(24)},
	{"CAN0_WORD19_DATA_BYTE_4_MASK", CAN0_WORD19_DATA_BYTE_4_MASK, MASK(24,8)},
	{"CAN0_WORD19_DATA_BYTE_4_SHIFT", CAN0_WORD19_DATA_BYTE_4_SHIFT, SHIFT(24)},
	{"CAN0_WORD19_DATA_BYTE_4_VALUE", CAN0_WORD19_DATA_BYTE_4(1), SHIFT_VALUE(24)},
	{"CAN0_WORD110_DATA_BYTE_4_MASK", CAN0_WORD110_DATA_BYTE_4_MASK, MASK(24,8)},
	{"CAN0_WORD110_DATA_BYTE_4_SHIFT", CAN0_WORD110_DATA_BYTE_4_SHIFT, SHIFT(24)},
	{"CAN0_WORD110_DATA_BYTE_4_VALUE", CAN0_WORD110_DATA_BYTE_4(1), SHIFT_VALUE(24)},
	{"CAN0_WORD111_DATA_BYTE_4_MASK", CAN0_WORD111_DATA_BYTE_4_MASK, MASK(24,8)},
	{"CAN0_WORD111_DATA_BYTE_4_SHIFT", CAN0_WORD111_DATA_BYTE_4_SHIFT, SHIFT(24)},
	{"CAN0_WORD111_DATA_BYTE_4_VALUE", CAN0_WORD111_DATA_BYTE_4(1), SHIFT_VALUE(24)},
	{"CAN0_WORD112_DATA_BYTE_4_MASK", CAN0_WORD112_DATA_BYTE_4_MASK, MASK(24,8)},
	{"CAN0_WORD112_DATA_BYTE_4_SHIFT", CAN0_WORD112_DATA_BYTE_4_SHIFT, SHIFT(24)},
	{"CAN0_WORD112_DATA_BYTE_4_VALUE", CAN0_WORD112_DATA_BYTE_4(1), SHIFT_VALUE(24)},
	{"CAN0_WORD113_DATA_BYTE_4_MASK", CAN0_WORD113_DATA_BYTE_4_MASK, MASK(24,8)},
	{"CAN0_WORD113_DATA_BYTE_4_SHIFT", CAN0_WORD113_DATA_BYTE_4_SHIFT, SHIFT(24)},
	{"CAN0_WORD113_DATA_BYTE_4_VALUE", CAN0_WORD113_DATA_BYTE_4(1), SHIFT_VALUE(24)},
	{"CAN0_WORD114_DATA_BYTE_4_MASK", CAN0_WORD114_DATA_BYTE_4_MASK, MASK(24,8)},
	{"CAN0_WORD114_DATA_BYTE_4_SHIFT", CAN0_WORD114_DATA_BYTE_4_SHIFT, SHIFT(24)},
	{"CAN0_WORD114_DATA_BYTE_4_VALUE", CAN0_WORD114_DATA_BYTE_4(1), SHIFT_VALUE(24)},
	{"CAN0_WORD115_DATA_BYTE_4_MASK", CAN0_WORD115_DATA_BYTE_4_MASK, MASK(24,8)},
	{"CAN0_WORD115_DATA_BYTE_4_SHIFT", CAN0_WORD115_DATA_BYTE_4_SHIFT, SHIFT(24)},
	{"CAN0_WORD115_DATA_BYTE_4_VALUE", CAN0_WORD115_DATA_BYTE_4(1), SHIFT_VALUE(24)},
	{"CAN0_RXIMR_MI_MASK", CAN0_RXIMR_MI_MASK, MASK(0,32)},
	{"CAN0_RXIMR_MI_SHIFT", CAN0_RXIMR_MI_SHIFT, SHIFT(0)},
	{"CAN0_RXIMR_MI_VALUE", CAN0_RXIMR_MI(1), SHIFT_VALUE(0)},
	{"DMAMUX_CHCFG_SOURCE_MASK", DMAMUX_CHCFG_SOURCE_MASK, MASK(0,6)},
	{"DMAMUX_CHCFG_SOURCE_SHIFT", DMAMUX_CHCFG_SOURCE_SHIFT, SHIFT(0)},
	{"DMAMUX_CHCFG_SOURCE_VALUE", DMAMUX_CHCFG_SOURCE(1), SHIFT_VALUE(0)},
	{"DMAMUX_CHCFG_TRIG_MASK", DMAMUX_CHCFG_TRIG_MASK, MASK(6,1)},
	{"DMAMUX_CHCFG_TRIG_SHIFT", DMAMUX_CHCFG_TRIG_SHIFT, SHIFT(6)},
	{"DMAMUX_CHCFG_ENBL_MASK", DMAMUX_CHCFG_ENBL_MASK, MASK(7,1)},
	{"DMAMUX_CHCFG_ENBL_SHIFT", DMAMUX_CHCFG_ENBL_SHIFT, SHIFT(7)},
	{"PDB_SC_LDOK_MASK", PDB_SC_LDOK_MASK, MASK(0,1)},
	{"PDB_SC_LDOK_SHIFT", PDB_SC_LDOK_SHIFT, SHIFT(0)},
	{"PDB_SC_CONT_MASK", PDB_SC_CONT_MASK, MASK(1,1)},
	{"PDB_SC_CONT_SHIFT", PDB_SC_CONT_SHIFT, SHIFT(1)},
	{"PDB_SC_MULT_MASK", PDB_SC_MULT_MASK, MASK(2,2)},
	{"PDB_SC_MULT_SHIFT", PDB_SC_MULT_SHIFT, SHIFT(2)},
	{"PDB_SC_MULT_VALUE", PDB_SC_MULT(1), SHIFT_VALUE(2)},
	{"PDB_SC_PDBIE_MASK", PDB_SC_PDBIE_MASK, MASK(5,1)},
	{"PDB_SC_PDBIE_SHIFT", PDB_SC_PDBIE_SHIFT, SHIFT(5)},
	{"PDB_SC_PDBIF_MASK", PDB_SC_PDBIF_MASK, MASK(6,1)},
	{"PDB_SC_PDBIF_SHIFT", PDB_SC_PDBIF_SHIFT, SHIFT(6)},
	{"PDB_SC_PDBEN_MASK", PDB_SC_PDBEN_MASK, MASK(7,1)},
	{"PDB_SC_PDBEN_SHIFT", PDB_SC_PDBEN_SHIFT, SHIFT(7)},
	{"PDB_SC_TRGSEL_MASK", PDB_SC_TRGSEL_MASK, MASK(8,4)},
	{"PDB_SC_TRGSEL_SHIFT", PDB_SC_TRGSEL_SHIFT, SHIFT(8)},
	{"PDB_SC_TRGSEL_VALUE", PDB_SC_TRGSEL(1), SHIFT_VALUE(8)},
	{"PDB_SC_PRESCALER_MASK", PDB_SC_PRESCALER_MASK, MASK(12,3)},
	{"PDB_SC_PRESCALER_SHIFT", PDB_SC_PRESCALER_SHIFT, SHIFT(12)},
	{"PDB_SC_PRESCALER_VALUE", PDB_SC_PRESCALER(1), SHIFT_VALUE(12)},
	{"PDB_SC_DMAEN_MASK", PDB_SC_DMAEN_MASK, MASK(15,1)},
	{"PDB_SC_DMAEN_SHIFT", PDB_SC_DMAEN_SHIFT, SHIFT(15)},
	{"PDB_SC_SWTRIG_MASK", PDB_SC_SWTRIG_MASK, MASK(16,1)},
	{"PDB_SC_SWTRIG_SHIFT", PDB_SC_SWTRIG_SHIFT, SHIFT(16)},
	{"PDB_SC_PDBEIE_MASK", PDB_SC_PDBEIE_MASK, MASK(17,1)},
	{"PDB_SC_PDBEIE_SHIFT", PDB_SC_PDBEIE_SHIFT, SHIFT(17)},
	{"PDB_SC_LDMOD_MASK", PDB_SC_LDMOD_MASK, MASK(18,2)},
	{"PDB_SC_LDMOD_SHIFT", PDB_SC_LDMOD_SHIFT, SHIFT(18)},
	{"PDB_SC_LDMOD_VALUE", PDB_SC_LDMOD(1), SHIFT_VALUE(18)},
	{"PDB_MOD_MOD_MASK", PDB_MOD_MOD_MASK, MASK(0,16)},
	{"PDB_MOD_MOD_SHIFT", PDB_MOD_MOD_SHIFT, SHIFT(0)},
	{"PDB_MOD_MOD_VALUE", PDB_MOD_MOD(1), SHIFT_VALUE(0)},
	{"PDB_CNT_CNT_MASK", PDB_CNT_CNT_MASK, MASK(0,16)},
	{"PDB_CNT_CNT_SHIFT", PDB_CNT_CNT_SHIFT, SHIFT(0)},
	{"PDB_CNT_CNT_VALUE", PDB_CNT_CNT(1), SHIFT_VALUE(0)},
	{"PDB_IDLY_IDLY_MASK", PDB_IDLY_IDLY_MASK, MASK(0,16)},
	{"PDB_IDLY_IDLY_SHIFT", PDB_IDLY_IDLY_SHIFT, SHIFT(0)},
	{"PDB_IDLY_IDLY_VALUE", PDB_IDLY_IDLY(1), SHIFT_VALUE(0)},
	{"PDB_C1_EN_MASK", PDB_C1_EN_MASK, MASK(0,8)},
	{"PDB_C1_EN_SHIFT", PDB_C1_EN_SHIFT, SHIFT(0)},
	{"PDB_C1_EN_VALUE", PDB_C1_EN(1), SHIFT_VALUE(0)},
	{"PDB_C1_TOS_MASK", PDB_C1_TOS_MASK, MASK(8,8)},
	{"PDB_C1_TOS_SHIFT", PDB_C1_TOS_SHIFT, SHIFT(8)},
	{"PDB_C1_TOS_VALUE", PDB_C1_TOS(1), SHIFT_VALUE(8)},
	{"PDB_C1_BB_MASK", PDB_C1_BB_MASK, MASK(16,8)},
	{"PDB_C1_BB_SHIFT", PDB_C1_BB_SHIFT, SHIFT(16)},
	{"PDB_C1_BB_VALUE", PDB_C1_BB(1), SHIFT_VALUE(16)},
	{"PDB_S_ERR_MASK", PDB_S_ERR_MASK, MASK(0,8)},
	{"PDB_S_ERR_SHIFT", PDB_S_ERR_SHIFT, SHIFT(0)},
	{"PDB_S_ERR_VALUE", PDB_S_ERR(1), SHIFT_VALUE(0)},
	{"PDB_S_CF_MASK", PDB_S_CF_MASK, MASK(16,8)},
	{"PDB_S_CF_SHIFT", PDB_S_CF_SHIFT, SHIFT(16)},
	{"PDB_S_CF_VALUE", PDB_S_CF(1), SHIFT_VALUE(16)},
	{"PDB_DLY_DLY_MASK", PDB_DLY_DLY_MASK, MASK(0,16)},
	{"PDB_DLY_DLY_SHIFT", PDB_DLY_DLY_SHIFT, SHIFT(0)},
	{"PDB_DLY_DLY_VALUE", PDB_DLY_DLY(1), SHIFT_VALUE(0)},
	{"PDB_POEN_POEN_MASK", PDB_POEN_POEN_MASK, MASK(0,8)},
	{"PDB_POEN_POEN_SHIFT", PDB_POEN_POEN_SHIFT, SHIFT(0)},
	{"PDB_POEN_POEN_VALUE", PDB_POEN_POEN(1), SHIFT_VALUE(0)},
	{"PDB_PODLY_DLY2_MASK", PDB_PODLY_DLY2_MASK, MASK(0,16)},
	{"PDB_PODLY_DLY2_SHIFT", PDB_PODLY_DLY2_SHIFT, SHIFT(0)},
	{"PDB_PODLY_DLY2_VALUE", PDB_PODLY_DLY2(1), SHIFT_VALUE(0)},
	{"PDB_PODLY_DLY1_MASK", PDB_PODLY_DLY1_MASK, MASK(16,16)},
	{"PDB_PODLY_DLY1_SHIFT", PDB_PODLY_DLY1_SHIFT, SHIFT(16)},
	{"PDB_PODLY_DLY1_VALUE", PDB_PODLY_DLY1(1), SHIFT_VALUE(16)},
	{"PDB_DACINTC_TOE_MASK", PDB_DACINTC_TOE_MASK, MASK(0,1)},
	{"PDB_DACINTC_TOE_SHIFT", PDB_DACINTC_TOE_SHIFT, SHIFT(0)},
	{"PDB_DACINTC_EXT_MASK", PDB_DACINTC_EXT_MASK, MASK(1,1)},
	{"PDB_DACINTC_EXT_SHIFT", PDB_DACINTC_EXT_SHIFT, SHIFT(1)},
	{"PDB_DACINT_INT_MASK", PDB_DACINT_INT_MASK, MASK(0,16)},
	{"PDB_DACINT_INT_SHIFT", PDB_DACINT_INT_SHIFT, SHIFT(0)},
	{"PDB_DACINT_INT_VALUE", PDB_DACINT_INT(1), SHIFT_VALUE(0)},
	{"SDHC_XFERTYP_DMAEN_MASK", SDHC_XFERTYP_DMAEN_MASK, MASK(0,1)},
	{"SDHC_XFERTYP_DMAEN_SHIFT", SDHC_XFERTYP_DMAEN_SHIFT, SHIFT(0)},
	{"SDHC_DSADDR_DSADDR_MASK", SDHC_DSADDR_DSADDR_MASK, MASK(2,30)},
	{"SDHC_DSADDR_DSADDR_SHIFT", SDHC_DSADDR_DSADDR_SHIFT, SHIFT(2)},
	{"SDHC_DSADDR_DSADDR_VALUE", SDHC_DSADDR_DSADDR(1), SHIFT_VALUE(2)},
	{"SDHC_BLKATTR_BLKSIZE_MASK", SDHC_BLKATTR_BLKSIZE_MASK, MASK(0,13)},
	{"SDHC_BLKATTR_BLKSIZE_SHIFT", SDHC_BLKATTR_BLKSIZE_SHIFT, SHIFT(0)},
	{"SDHC_BLKATTR_BLKSIZE_VALUE", SDHC_BLKATTR_BLKSIZE(1), SHIFT_VALUE(0)},
	{"SDHC_BLKATTR_BLKCNT_MASK", SDHC_BLKATTR_BLKCNT_MASK, MASK(16,16)},
	{"SDHC_BLKATTR_BLKCNT_SHIFT", SDHC_BLKATTR_BLKCNT_SHIFT, SHIFT(16)},
	{"SDHC_BLKATTR_BLKCNT_VALUE", SDHC_BLKATTR_BLKCNT(1), SHIFT_VALUE(16)},
	{"SDHC_CMDARG_CMDARG_MASK", SDHC_CMDARG_CMDARG_MASK, MASK(0,32)},
	{"SDHC_CMDARG_CMDARG_SHIFT", SDHC_CMDARG_CMDARG_SHIFT, SHIFT(0)},
	{"SDHC_CMDARG_CMDARG_VALUE", SDHC_CMDARG_CMDARG(1), SHIFT_VALUE(0)},
	{"SDHC_XFERTYP_BCEN_MASK", SDHC_XFERTYP_BCEN_MASK, MASK(1,1)},
	{"SDHC_XFERTYP_BCEN_SHIFT", SDHC_XFERTYP_BCEN_SHIFT, SHIFT(1)},
	{"SDHC_XFERTYP_AC12EN_MASK", SDHC_XFERTYP_AC12EN_MASK, MASK(2,1)},
	{"SDHC_XFERTYP_AC12EN_SHIFT", SDHC_XFERTYP_AC12EN_SHIFT, SHIFT(2)},
	{"SDHC_XFERTYP_DTDSEL_MASK", SDHC_XFERTYP_DTDSEL_MASK, MASK(4,1)},
	{"SDHC_XFERTYP_DTDSEL_SHIFT", SDHC_XFERTYP_DTDSEL_SHIFT, SHIFT(4)},
	{"SDHC_XFERTYP_MSBSEL_MASK", SDHC_XFERTYP_MSBSEL_MASK, MASK(5,1)},
	{"SDHC_XFERTYP_MSBSEL_SHIFT", SDHC_XFERTYP_MSBSEL_SHIFT, SHIFT(5)},
	{"SDHC_XFERTYP_RSPTYP_MASK", SDHC_XFERTYP_RSPTYP_MASK, MASK(16,2)},
	{"SDHC_XFERTYP_RSPTYP_SHIFT", SDHC_XFERTYP_RSPTYP_SHIFT, SHIFT(16)},
	{"SDHC_XFERTYP_RSPTYP_VALUE", SDHC_XFERTYP_RSPTYP(1), SHIFT_VALUE(16)},
	{"SDHC_XFERTYP_CCCEN_MASK", SDHC_XFERTYP_CCCEN_MASK, MASK(19,1)},
	{"SDHC_XFERTYP_CCCEN_SHIFT", SDHC_XFERTYP_CCCEN_SHIFT, SHIFT(19)},
	{"SDHC_XFERTYP_CICEN_MASK", SDHC_XFERTYP_CICEN_MASK, MASK(20,1)},
	{"SDHC_XFERTYP_CICEN_SHIFT", SDHC_XFERTYP_CICEN_SHIFT, SHIFT(20)},
	{"SDHC_XFERTYP_DPSEL_MASK", SDHC_XFERTYP_DPSEL_MASK, MASK(21,1)},
	{"SDHC_XFERTYP_DPSEL_SHIFT", SDHC_XFERTYP_DPSEL_SHIFT, SHIFT(21)},
	{"SDHC_XFERTYP_CMDTYP_MASK", SDHC_XFERTYP_CMDTYP_MASK, MASK(22,2)},
	{"SDHC_XFERTYP_CMDTYP_SHIFT", SDHC_XFERTYP_CMDTYP_SHIFT, SHIFT(22)},
	{"SDHC_XFERTYP_CMDTYP_VALUE", SDHC_XFERTYP_CMDTYP(1), SHIFT_VALUE(22)},
	{"SDHC_XFERTYP_CMDINX_MASK", SDHC_XFERTYP_CMDINX_MASK, MASK(24,6)},
	{"SDHC_XFERTYP_CMDINX_SHIFT", SDHC_XFERTYP_CMDINX_SHIFT, SHIFT(24)},
	{"SDHC_XFERTYP_CMDINX_VALUE", SDHC_XFERTYP_CMDINX(1), SHIFT_VALUE(24)},
	{"SDHC_CMDRSP0_CMDRSP0_MASK", SDHC_CMDRSP0_CMDRSP0_MASK, MASK(0,32)},
	{"SDHC_CMDRSP0_CMDRSP0_SHIFT", SDHC_CMDRSP0_CMDRSP0_SHIFT, SHIFT(0)},
	{"SDHC_CMDRSP0_CMDRSP0_VALUE", SDHC_CMDRSP0_CMDRSP0(1), SHIFT_VALUE(0)},
	{"SDHC_CMDRSP1_CMDRSP1_MASK", SDHC_CMDRSP1_CMDRSP1_MASK, MASK(0,32)},
	{"SDHC_CMDRSP1_CMDRSP1_SHIFT", SDHC_CMDRSP1_CMDRSP1_SHIFT, SHIFT(0)},
	{"SDHC_CMDRSP1_CMDRSP1_VALUE", SDHC_CMDRSP1_CMDRSP1(1), SHIFT_VALUE(0)},
	{"SDHC_CMDRSP2_CMDRSP2_MASK", SDHC_CMDRSP2_CMDRSP2_MASK, MASK(0,32)},
	{"SDHC_CMDRSP2_CMDRSP2_SHIFT", SDHC_CMDRSP2_CMDRSP2_SHIFT, SHIFT(0)},
	{"SDHC_CMDRSP2_CMDRSP2_VALUE", SDHC_CMDRSP2_CMDRSP2(1), SHIFT_VALUE(0)},
	{"SDHC_CMDRSP3_CMDRSP3_MASK", SDHC_CMDRSP3_CMDRSP3_MASK, MASK(0,32)},
	{"SDHC_CMDRSP3_CMDRSP3_SHIFT", SDHC_CMDRSP3_CMDRSP3_SHIFT, SHIFT(0)},
	{"SDHC_CMDRSP3_CMDRSP3_VALUE", SDHC_CMDRSP3_CMDRSP3(1), SHIFT_VALUE(0)},
	{"SDHC_DATPORT_DATCONT_MASK", SDHC_DATPORT_DATCONT_MASK, MASK(0,32)},
	{"SDHC_DATPORT_DATCONT_SHIFT", SDHC_DATPORT_DATCONT_SHIFT, SHIFT(0)},
	{"SDHC_DATPORT_DATCONT_VALUE", SDHC_DATPORT_DATCONT(1), SHIFT_VALUE(0)},
	{"SDHC_PRSSTAT_CIHB_MASK", SDHC_PRSSTAT_CIHB_MASK, MASK(0,1)},
	{"SDHC_PRSSTAT_CIHB_SHIFT", SDHC_PRSSTAT_CIHB_SHIFT, SHIFT(0)},
	{"SDHC_PRSSTAT_CDIHB_MASK", SDHC_PRSSTAT_CDIHB_MASK, MASK(1,1)},
	{"SDHC_PRSSTAT_CDIHB_SHIFT", SDHC_PRSSTAT_CDIHB_SHIFT, SHIFT(1)},
	{"SDHC_PRSSTAT_DLA_MASK", SDHC_PRSSTAT_DLA_MASK, MASK(2,1)},
	{"SDHC_PRSSTAT_DLA_SHIFT", SDHC_PRSSTAT_DLA_SHIFT, SHIFT(2)},
	{"SDHC_PRSSTAT_SDSTB_MASK", SDHC_PRSSTAT_SDSTB_MASK, MASK(3,1)},
	{"SDHC_PRSSTAT_SDSTB_SHIFT", SDHC_PRSSTAT_SDSTB_SHIFT, SHIFT(3)},
	{"SDHC_PRSSTAT_IPGOFF_MASK", SDHC_PRSSTAT_IPGOFF_MASK, MASK(4,1)},
	{"SDHC_PRSSTAT_IPGOFF_SHIFT", SDHC_PRSSTAT_IPGOFF_SHIFT, SHIFT(4)},
	{"SDHC_PRSSTAT_HCKOFF_MASK", SDHC_PRSSTAT_HCKOFF_MASK, MASK(5,1)},
	{"SDHC_PRSSTAT_HCKOFF_SHIFT", SDHC_PRSSTAT_HCKOFF_SHIFT, SHIFT(5)},
	{"SDHC_PRSSTAT_PEROFF_MASK", SDHC_PRSSTAT_PEROFF_MASK, MASK(6,1)},
	{"SDHC_PRSSTAT_PEROFF_SHIFT", SDHC_PRSSTAT_PEROFF_SHIFT, SHIFT(6)},
	{"SDHC_PRSSTAT_SDOFF_MASK", SDHC_PRSSTAT_SDOFF_MASK, MASK(7,1)},
	{"SDHC_PRSSTAT_SDOFF_SHIFT", SDHC_PRSSTAT_SDOFF_SHIFT, SHIFT(7)},
	{"SDHC_PRSSTAT_WTA_MASK", SDHC_PRSSTAT_WTA_MASK, MASK(8,1)},
	{"SDHC_PRSSTAT_WTA_SHIFT", SDHC_PRSSTAT_WTA_SHIFT, SHIFT(8)},
	{"SDHC_PRSSTAT_RTA_MASK", SDHC_PRSSTAT_RTA_MASK, MASK(9,1)},
	{"SDHC_PRSSTAT_RTA_SHIFT", SDHC_PRSSTAT_RTA_SHIFT, SHIFT(9)},
	{"SDHC_PRSSTAT_BWEN_MASK", SDHC_PRSSTAT_BWEN_MASK, MASK(10,1)},
	{"SDHC_PRSSTAT_BWEN_SHIFT", SDHC_PRSSTAT_BWEN_SHIFT, SHIFT(10)},
	{"SDHC_PRSSTAT_BREN_MASK", SDHC_PRSSTAT_BREN_MASK, MASK(11,1)},
	{"SDHC_PRSSTAT_BREN_SHIFT", SDHC_PRSSTAT_BREN_SHIFT, SHIFT(11)},
	{"SDHC_PRSSTAT_CINS_MASK", SDHC_PRSSTAT_CINS_MASK, MASK(16,1)},
	{"SDHC_PRSSTAT_CINS_SHIFT", SDHC_PRSSTAT_CINS_SHIFT, SHIFT(16)},
	{"SDHC_PRSSTAT_CLSL_MASK", SDHC_PRSSTAT_CLSL_MASK, MASK(23,1)},
	{"SDHC_PRSSTAT_CLSL_SHIFT", SDHC_PRSSTAT_CLSL_SHIFT, SHIFT(23)},
	{"SDHC_PRSSTAT_DLSL_MASK", SDHC_PRSSTAT_DLSL_MASK, MASK(24,8)},
	{"SDHC_PRSSTAT_DLSL_SHIFT", SDHC_PRSSTAT_DLSL_SHIFT, SHIFT(24)},
	{"SDHC_PRSSTAT_DLSL_VALUE", SDHC_PRSSTAT_DLSL(1), SHIFT_VALUE(24)},
	{"SDHC_PROCTL_LCTL_MASK", SDHC_PROCTL_LCTL_MASK, MASK(0,1)},
	{"SDHC_PROCTL_LCTL_SHIFT", SDHC_PROCTL_LCTL_SHIFT, SHIFT(0)},
	{"SDHC_PROCTL_DTW_MASK", SDHC_PROCTL_DTW_MASK, MASK(1,2)},
	{"SDHC_PROCTL_DTW_SHIFT", SDHC_PROCTL_DTW_SHIFT, SHIFT(1)},
	{"SDHC_PROCTL_DTW_VALUE", SDHC_PROCTL_DTW(1), SHIFT_VALUE(1)},
	{"SDHC_PROCTL_D3CD_MASK", SDHC_PROCTL_D3CD_MASK, MASK(3,1)},
	{"SDHC_PROCTL_D3CD_SHIFT", SDHC_PROCTL_D3CD_SHIFT, SHIFT(3)},
	{"SDHC_PROCTL_EMODE_MASK", SDHC_PROCTL_EMODE_MASK, MASK(4,2)},
	{"SDHC_PROCTL_EMODE_SHIFT", SDHC_PROCTL_EMODE_SHIFT, SHIFT(4)},
	{"SDHC_PROCTL_EMODE_VALUE", SDHC_PROCTL_EMODE(1), SHIFT_VALUE(4)},
	{"SDHC_PROCTL_CDTL_MASK", SDHC_PROCTL_CDTL_MASK, MASK(6,1)},
	{"SDHC_PROCTL_CDTL_SHIFT", SDHC_PROCTL_CDTL_SHIFT, SHIFT(6)},
	{"SDHC_PROCTL_CDSS_MASK", SDHC_PROCTL_CDSS_MASK, MASK(7,1)},
	{"SDHC_PROCTL_CDSS_SHIFT", SDHC_PROCTL_CDSS_SHIFT, SHIFT(7)},
	{"SDHC_PROCTL_DMAS_MASK", SDHC_PROCTL_DMAS_MASK, MASK(8,2)},
	{"SDHC_PROCTL_DMAS_SHIFT", SDHC_PROCTL_DMAS_SHIFT, SHIFT(8)},
	{"SDHC_PROCTL_DMAS_VALUE", SDHC_PROCTL_DMAS(1), SHIFT_VALUE(8)},
	{"SDHC_PROCTL_SABGREQ_MASK", SDHC_PROCTL_SABGREQ_MASK, MASK(16,1)},
	{"SDHC_PROCTL_SABGREQ_SHIFT", SDHC_PROCTL_SABGREQ_SHIFT, SHIFT(16)},
	{"SDHC_PROCTL_CREQ_MASK", SDHC_PROCTL_CREQ_MASK, MASK(17,1)},
	{"SDHC_PROCTL_CREQ_SHIFT", SDHC_PROCTL_CREQ_SHIFT, SHIFT(17)},
	{"SDHC_PROCTL_RWCTL_MASK", SDHC_PROCTL_RWCTL_MASK, MASK(18,1)},
	{"SDHC_PROCTL_RWCTL_SHIFT", SDHC_PROCTL_RWCTL_SHIFT, SHIFT(18)},
	{"SDHC_PROCTL_IABG_MASK", SDHC_PROCTL_IABG_MASK, MASK(19,1)},
	{"SDHC_PROCTL_IABG_SHIFT", SDHC_PROCTL_IABG_SHIFT, SHIFT(19)},
	{"SDHC_PROCTL_WECINT_MASK", SDHC_PROCTL_WECINT_MASK, MASK(24,1)},
	{"SDHC_PROCTL_WECINT_SHIFT", SDHC_PROCTL_WECINT_SHIFT, SHIFT(24)},
	{"SDHC_PROCTL_WECINS_MASK", SDHC_PROCTL_WECINS_MASK, MASK(25,1)},
	{"SDHC_PROCTL_WECINS_SHIFT", SDHC_PROCTL_WECINS_SHIFT, SHIFT(25)},
	{"SDHC_PROCTL_WECRM_MASK", SDHC_PROCTL_WECRM_MASK, MASK(26,1)},
	{"SDHC_PROCTL_WECRM_SHIFT", SDHC_PROCTL_WECRM_SHIFT, SHIFT(26)},
	{"SDHC_SYSCTL_IPGEN_MASK", SDHC_SYSCTL_IPGEN_MASK, MASK(0,1)},
	{"SDHC_SYSCTL_IPGEN_SHIFT", SDHC_SYSCTL_IPGEN_SHIFT, SHIFT(0)},
	{"SDHC_SYSCTL_HCKEN_MASK", SDHC_SYSCTL_HCKEN_MASK, MASK(1,1)},
	{"SDHC_SYSCTL_HCKEN_SHIFT", SDHC_SYSCTL_HCKEN_SHIFT, SHIFT(1)},
	{"SDHC_SYSCTL_PEREN_MASK", SDHC_SYSCTL_PEREN_MASK, MASK(2,1)},
	{"SDHC_SYSCTL_PEREN_SHIFT", SDHC_SYSCTL_PEREN_SHIFT, SHIFT(2)},
	{"SDHC_SYSCTL_SDCLKEN_MASK", SDHC_SYSCTL_SDCLKEN_MASK, MASK(3,1)},
	{"SDHC_SYSCTL_SDCLKEN_SHIFT", SDHC_SYSCTL_SDCLKEN_SHIFT, SHIFT(3)},
	{"SDHC_SYSCTL_DVS_MASK", SDHC_SYSCTL_DVS_MASK, MASK(4,4)},
	{"SDHC_SYSCTL_DVS_SHIFT", SDHC_SYSCTL_DVS_SHIFT, SHIFT(4)},
	{"SDHC_SYSCTL_DVS_VALUE", SDHC_SYSCTL_DVS(1), SHIFT_VALUE(4)},
	{"SDHC_SYSCTL_SDCLKFS_MASK", SDHC_SYSCTL_SDCLKFS_MASK, MASK(8,8)},
	{"SDHC_SYSCTL_SDCLKFS_SHIFT", SDHC_SYSCTL_SDCLKFS_SHIFT, SHIFT(8)},
	{"SDHC_SYSCTL_SDCLKFS_VALUE", SDHC_SYSCTL_SDCLKFS(1), SHIFT_VALUE(8)},
	{"SDHC_SYSCTL_DTOCV_MASK", SDHC_SYSCTL_DTOCV_MASK, MASK(16,4)},
	{"SDHC_SYSCTL_DTOCV_SHIFT", SDHC_SYSCTL_DTOCV_SHIFT, SHIFT(16)},
	{"SDHC_SYSCTL_DTOCV_VALUE", SDHC_SYSCTL_DTOCV(1), SHIFT_VALUE(16)},
	{"SDHC_SYSCTL_RSTA_MASK", SDHC_SYSCTL_RSTA_MASK, MASK(24,1)},
	{"SDHC_SYSCTL_RSTA_SHIFT", SDHC_SYSCTL_RSTA_SHIFT, SHIFT(24)},
	{"SDHC_SYSCTL_RSTC_MASK", SDHC_SYSCTL_RSTC_MASK, MASK(25,1)},
	{"SDHC_SYSCTL_RSTC_SHIFT", SDHC_SYSCTL_RSTC_SHIFT, SHIFT(25)},
	{"SDHC_SYSCTL_RSTD_MASK", SDHC_SYSCTL_RSTD_MASK, MASK(26,1)},
	{"SDHC_SYSCTL_RSTD_SHIFT", SDHC_SYSCTL_RSTD_SHIFT, SHIFT(26)},
	{"SDHC_SYSCTL_INITA_MASK", SDHC_SYSCTL_INITA_MASK, MASK(27,1)},
	{"SDHC_SYSCTL_INITA_SHIFT", SDHC_SYSCTL_INITA_SHIFT, SHIFT(27)},
	{"SDHC_IRQSTAT_CC_MASK", SDHC_IRQSTAT_CC_MASK, MASK(0,1)},
	{"SDHC_IRQSTAT_CC_SHIFT", SDHC_IRQSTAT_CC_SHIFT, SHIFT(0)},
	{"SDHC_IRQSTAT_TC_MASK", SDHC_IRQSTAT_TC_MASK, MASK(1,1)},
	{"SDHC_IRQSTAT_TC_SHIFT", SDHC_IRQSTAT_TC_SHIFT, SHIFT(1)},
	{"SDHC_IRQSTAT_BGE_MASK", SDHC_IRQSTAT_BGE_MASK, MASK(2,1)},
	{"SDHC_IRQSTAT_BGE_SHIFT", SDHC_IRQSTAT_BGE_SHIFT, SHIFT(2)},
	{"SDHC_IRQSTAT_DINT_MASK", SDHC_IRQSTAT_DINT_MASK, MASK(3,1)},
	{"SDHC_IRQSTAT_DINT_SHIFT", SDHC_IRQSTAT_DINT_SHIFT, SHIFT(3)},
	{"SDHC_IRQSTAT_BWR_MASK", SDHC_IRQSTAT_BWR_MASK, MASK(4,1)},
	{"SDHC_IRQSTAT_BWR_SHIFT", SDHC_IRQSTAT_BWR_SHIFT, SHIFT(4)},
	{"SDHC_IRQSTAT_BRR_MASK", SDHC_IRQSTAT_BRR_MASK, MASK(5,1)},
	{"SDHC_IRQSTAT_BRR_SHIFT", SDHC_IRQSTAT_BRR_SHIFT, SHIFT(5)},
	{"SDHC_IRQSTAT_CINS_MASK", SDHC_IRQSTAT_CINS_MASK, MASK(6,1)},
	{"SDHC_IRQSTAT_CINS_SHIFT", SDHC_IRQSTAT_CINS_SHIFT, SHIFT(6)},
	{"SDHC_IRQSTAT_CRM_MASK", SDHC_IRQSTAT_CRM_MASK, MASK(7,1)},
	{"SDHC_IRQSTAT_CRM_SHIFT", SDHC_IRQSTAT_CRM_SHIFT, SHIFT(7)},
	{"SDHC_IRQSTAT_CINT_MASK", SDHC_IRQSTAT_CINT_MASK, MASK(8,1)},
	{"SDHC_IRQSTAT_CINT_SHIFT", SDHC_IRQSTAT_CINT_SHIFT, SHIFT(8)},
	{"SDHC_IRQSTAT_CTOE_MASK", SDHC_IRQSTAT_CTOE_MASK, MASK(16,1)},
	{"SDHC_IRQSTAT_CTOE_SHIFT", SDHC_IRQSTAT_CTOE_SHIFT, SHIFT(16)},
	{"SDHC_IRQSTAT_CCE_MASK", SDHC_IRQSTAT_CCE_MASK, MASK(17,1)},
	{"SDHC_IRQSTAT_CCE_SHIFT", SDHC_IRQSTAT_CCE_SHIFT, SHIFT(17)},
	{"SDHC_IRQSTAT_CEBE_MASK", SDHC_IRQSTAT_CEBE_MASK, MASK(18,1)},
	{"SDHC_IRQSTAT_CEBE_SHIFT", SDHC_IRQSTAT_CEBE_SHIFT, SHIFT(18)},
	{"SDHC_IRQSTAT_CIE_MASK", SDHC_IRQSTAT_CIE_MASK, MASK(19,1)},
	{"SDHC_IRQSTAT_CIE_SHIFT", SDHC_IRQSTAT_CIE_SHIFT, SHIFT(19)},
	{"SDHC_IRQSTAT_DTOE_MASK", SDHC_IRQSTAT_DTOE_MASK, MASK(20,1)},
	{"SDHC_IRQSTAT_DTOE_SHIFT", SDHC_IRQSTAT_DTOE_SHIFT, SHIFT(20)},
	{"SDHC_IRQSTAT_DCE_MASK", SDHC_IRQSTAT_DCE_MASK, MASK(21,1)},
	{"SDHC_IRQSTAT_DCE_SHIFT", SDHC_IRQSTAT_DCE_SHIFT, SHIFT(21)},
	{"SDHC_IRQSTAT_DEBE_MASK", SDHC_IRQSTAT_DEBE_MASK, MASK(22,1)},
	{"SDHC_IRQSTAT_DEBE_SHIFT", SDHC_IRQSTAT_DEBE_SHIFT, SHIFT(22)},
	{"SDHC_IRQSTAT_AC12E_MASK", SDHC_IRQSTAT_AC12E_MASK, MASK(24,1)},
	{"SDHC_IRQSTAT_AC12E_SHIFT", SDHC_IRQSTAT_AC12E_SHIFT, SHIFT(24)},
	{"SDHC_IRQSTAT_DMAE_MASK", SDHC_IRQSTAT_DMAE_MASK, MASK(28,1)},
	{"SDHC_IRQSTAT_DMAE_SHIFT", SDHC_IRQSTAT_DMAE_SHIFT, SHIFT(28)},
	{"SDHC_IRQSTATEN_CCSEN_MASK", SDHC_IRQSTATEN_CCSEN_MASK, MASK(0,1)},
	{"SDHC_IRQSTATEN_CCSEN_SHIFT", SDHC_IRQSTATEN_CCSEN_SHIFT, SHIFT(0)},
	{"SDHC_IRQSTATEN_TCSEN_MASK", SDHC_IRQSTATEN_TCSEN_MASK, MASK(1,1)},
	{"SDHC_IRQSTATEN_TCSEN_SHIFT", SDHC_IRQSTATEN_TCSEN_SHIFT, SHIFT(1)},
	{"SDHC_IRQSTATEN_BGESEN_MASK", SDHC_IRQSTATEN_BGESEN_MASK, MASK(2,1)},
	{"SDHC_IRQSTATEN_BGESEN_SHIFT", SDHC_IRQSTATEN_BGESEN_SHIFT, SHIFT(2)},
	{"SDHC_IRQSTATEN_DINTSEN_MASK", SDHC_IRQSTATEN_DINTSEN_MASK, MASK(3,1)},
	{"SDHC_IRQSTATEN_DINTSEN_SHIFT", SDHC_IRQSTATEN_DINTSEN_SHIFT, SHIFT(3)},
	{"SDHC_IRQSTATEN_BWRSEN_MASK", SDHC_IRQSTATEN_BWRSEN_MASK, MASK(4,1)},
	{"SDHC_IRQSTATEN_BWRSEN_SHIFT", SDHC_IRQSTATEN_BWRSEN_SHIFT, SHIFT(4)},
	{"SDHC_IRQSTATEN_BRRSEN_MASK", SDHC_IRQSTATEN_BRRSEN_MASK, MASK(5,1)},
	{"SDHC_IRQSTATEN_BRRSEN_SHIFT", SDHC_IRQSTATEN_BRRSEN_SHIFT, SHIFT(5)},
	{"SDHC_IRQSTATEN_CINSEN_MASK", SDHC_IRQSTATEN_CINSEN_MASK, MASK(6,1)},
	{"SDHC_IRQSTATEN_CINSEN_SHIFT", SDHC_IRQSTATEN_CINSEN_SHIFT, SHIFT(6)},
	{"SDHC_IRQSTATEN_CRMSEN_MASK", SDHC_IRQSTATEN_CRMSEN_MASK, MASK(7,1)},
	{"SDHC_IRQSTATEN_CRMSEN_SHIFT", SDHC_IRQSTATEN_CRMSEN_SHIFT, SHIFT(7)},
	{"SDHC_IRQSTATEN_CINTSEN_MASK", SDHC_IRQSTATEN_CINTSEN_MASK, MASK(8,1)},
	{"SDHC_IRQSTATEN_CINTSEN_SHIFT", SDHC_IRQSTATEN_CINTSEN_SHIFT, SHIFT(8)},
	{"SDHC_IRQSTATEN_CTOESEN_MASK", SDHC_IRQSTATEN_CTOESEN_MASK, MASK(16,1)},
	{"SDHC_IRQSTATEN_CTOESEN_SHIFT", SDHC_IRQSTATEN_CTOESEN_SHIFT, SHIFT(16)},
	{"SDHC_IRQSTATEN_CCESEN_MASK", SDHC_IRQSTATEN_CCESEN_MASK, MASK(17,1)},
	{"SDHC_IRQSTATEN_CCESEN_SHIFT", SDHC_IRQSTATEN_CCESEN_SHIFT, SHIFT(17)},
	{"SDHC_IRQSTATEN_CEBESEN_MASK", SDHC_IRQSTATEN_CEBESEN_MASK, MASK(18,1)},
	{"SDHC_IRQSTATEN_CEBESEN_SHIFT", SDHC_IRQSTATEN_CEBESEN_SHIFT, SHIFT(18)},
	{"SDHC_IRQSTATEN_CIESEN_MASK", SDHC_IRQSTATEN_CIESEN_MASK, MASK(19,1)},
	{"SDHC_IRQSTATEN_CIESEN_SHIFT", SDHC_IRQSTATEN_CIESEN_SHIFT, SHIFT(19)},
	{"SDHC_IRQSTATEN_DTOESEN_MASK", SDHC_IRQSTATEN_DTOESEN_MASK, MASK(20,1)},
	{"SDHC_IRQSTATEN_DTOESEN_SHIFT", SDHC_IRQSTATEN_DTOESEN_SHIFT, SHIFT(20)},
	{"SDHC_IRQSTATEN_DCESEN_MASK", SDHC_IRQSTATEN_DCESEN_MASK, MASK(21,1)},
	{"SDHC_IRQSTATEN_DCESEN_SHIFT", SDHC_IRQSTATEN_DCESEN_SHIFT, SHIFT(21)},
	{"SDHC_IRQSTATEN_DEBESEN_MASK", SDHC_IRQSTATEN_DEBESEN_MASK, MASK(22,1)},
	{"SDHC_IRQSTATEN_DEBESEN_SHIFT", SDHC_IRQSTATEN_DEBESEN_SHIFT, SHIFT(22)},
	{"SDHC_IRQSTATEN_AC12ESEN_MASK", SDHC_IRQSTATEN_AC12ESEN_MASK, MASK(24,1)},
	{"SDHC_IRQSTATEN_AC12ESEN_SHIFT", SDHC_IRQSTATEN_AC12ESEN_SHIFT, SHIFT(24)},
	{"SDHC_IRQSTATEN_DMAESEN_MASK", SDHC_IRQSTATEN_DMAESEN_MASK, MASK(28,1)},
	{"SDHC_IRQSTATEN_DMAESEN_SHIFT", SDHC_IRQSTATEN_DMAESEN_SHIFT, SHIFT(28)},
	{"SDHC_IRQSIGEN_CCIEN_MASK", SDHC_IRQSIGEN_CCIEN_MASK, MASK(0,1)},
	{"SDHC_IRQSIGEN_CCIEN_SHIFT", SDHC_IRQSIGEN_CCIEN_SHIFT, SHIFT(0)},
	{"SDHC_IRQSIGEN_TCIEN_MASK", SDHC_IRQSIGEN_TCIEN_MASK, MASK(1,1)},
	{"SDHC_IRQSIGEN_TCIEN_SHIFT", SDHC_IRQSIGEN_TCIEN_SHIFT, SHIFT(1)},
	{"SDHC_IRQSIGEN_BGEIEN_MASK", SDHC_IRQSIGEN_BGEIEN_MASK, MASK(2,1)},
	{"SDHC_IRQSIGEN_BGEIEN_SHIFT", SDHC_IRQSIGEN_BGEIEN_SHIFT, SHIFT(2)},
	{"SDHC_IRQSIGEN_DINTIEN_MASK", SDHC_IRQSIGEN_DINTIEN_MASK, MASK(3,1)},
	{"SDHC_IRQSIGEN_DINTIEN_SHIFT", SDHC_IRQSIGEN_DINTIEN_SHIFT, SHIFT(3)},
	{"SDHC_IRQSIGEN_BWRIEN_MASK", SDHC_IRQSIGEN_BWRIEN_MASK, MASK(4,1)},
	{"SDHC_IRQSIGEN_BWRIEN_SHIFT", SDHC_IRQSIGEN_BWRIEN_SHIFT, SHIFT(4)},
	{"SDHC_IRQSIGEN_BRRIEN_MASK", SDHC_IRQSIGEN_BRRIEN_MASK, MASK(5,1)},
	{"SDHC_IRQSIGEN_BRRIEN_SHIFT", SDHC_IRQSIGEN_BRRIEN_SHIFT, SHIFT(5)},
	{"SDHC_IRQSIGEN_CINSIEN_MASK", SDHC_IRQSIGEN_CINSIEN_MASK, MASK(6,1)},
	{"SDHC_IRQSIGEN_CINSIEN_SHIFT", SDHC_IRQSIGEN_CINSIEN_SHIFT, SHIFT(6)},
	{"SDHC_IRQSIGEN_CRMIEN_MASK", SDHC_IRQSIGEN_CRMIEN_MASK, MASK(7,1)},
	{"SDHC_IRQSIGEN_CRMIEN_SHIFT", SDHC_IRQSIGEN_CRMIEN_SHIFT, SHIFT(7)},
	{"SDHC_IRQSIGEN_CINTIEN_MASK", SDHC_IRQSIGEN_CINTIEN_MASK, MASK(8,1)},
	{"SDHC_IRQSIGEN_CINTIEN_SHIFT", SDHC_IRQSIGEN_CINTIEN_SHIFT, SHIFT(8)},
	{"SDHC_IRQSIGEN_CTOEIEN_MASK", SDHC_IRQSIGEN_CTOEIEN_MASK, MASK(16,1)},
	{"SDHC_IRQSIGEN_CTOEIEN_SHIFT", SDHC_IRQSIGEN_CTOEIEN_SHIFT, SHIFT(16)},
	{"SDHC_IRQSIGEN_CCEIEN_MASK", SDHC_IRQSIGEN_CCEIEN_MASK, MASK(17,1)},
	{"SDHC_IRQSIGEN_CCEIEN_SHIFT", SDHC_IRQSIGEN_CCEIEN_SHIFT, SHIFT(17)},
	{"SDHC_IRQSIGEN_CEBEIEN_MASK", SDHC_IRQSIGEN_CEBEIEN_MASK, MASK(18,1)},
	{"SDHC_IRQSIGEN_CEBEIEN_SHIFT", SDHC_IRQSIGEN_CEBEIEN_SHIFT, SHIFT(18)},
	{"SDHC_IRQSIGEN_CIEIEN_MASK", SDHC_IRQSIGEN_CIEIEN_MASK, MASK(19,1)},
	{"SDHC_IRQSIGEN_CIEIEN_SHIFT", SDHC_IRQSIGEN_CIEIEN_SHIFT, SHIFT(19)},
	{"SDHC_IRQSIGEN_DTOEIEN_MASK", SDHC_IRQSIGEN_DTOEIEN_MASK, MASK(20,1)},
	{"SDHC_IRQSIGEN_DTOEIEN_SHIFT", SDHC_IRQSIGEN_DTOEIEN_SHIFT, SHIFT(20)},
	{"SDHC_IRQSIGEN_DCEIEN_MASK", SDHC_IRQSIGEN_DCEIEN_MASK, MASK(21,1)},
	{"SDHC_IRQSIGEN_DCEIEN_SHIFT", SDHC_IRQSIGEN_DCEIEN_SHIFT, SHIFT(21)},
	{"SDHC_IRQSIGEN_DEBEIEN_MASK", SDHC_IRQSIGEN_DEBEIEN_MASK, MASK(22,1)},
	{"SDHC_IRQSIGEN_DEBEIEN_SHIFT", SDHC_IRQSIGEN_DEBEIEN_SHIFT, SHIFT(22)},
	{"SDHC_IRQSIGEN_AC12EIEN_MASK", SDHC_IRQSIGEN_AC12EIEN_MASK, MASK(24,1)},
	{"SDHC_IRQSIGEN_AC12EIEN_SHIFT", SDHC_IRQSIGEN_AC12EIEN_SHIFT, SHIFT(24)},
	{"SDHC_IRQSIGEN_DMAEIEN_MASK", SDHC_IRQSIGEN_DMAEIEN_MASK, MASK(28,1)},
	{"SDHC_IRQSIGEN_DMAEIEN_SHIFT", SDHC_IRQSIGEN_DMAEIEN_SHIFT, SHIFT(28)},
	{"SDHC_AC12ERR_AC12NE_MASK", SDHC_AC12ERR_AC12NE_MASK, MASK(0,1)},
	{"SDHC_AC12ERR_AC12NE_SHIFT", SDHC_AC12ERR_AC12NE_SHIFT, SHIFT(0)},
	{"SDHC_AC12ERR_AC12TOE_MASK", SDHC_AC12ERR_AC12TOE_MASK, MASK(1,1)},
	{"SDHC_AC12ERR_AC12TOE_SHIFT", SDHC_AC12ERR_AC12TOE_SHIFT, SHIFT(1)},
	{"SDHC_AC12ERR_AC12EBE_MASK", SDHC_AC12ERR_AC12EBE_MASK, MASK(2,1)},
	{"SDHC_AC12ERR_AC12EBE_SHIFT", SDHC_AC12ERR_AC12EBE_SHIFT, SHIFT(2)},
	{"SDHC_AC12ERR_AC12CE_MASK", SDHC_AC12ERR_AC12CE_MASK, MASK(3,1)},
	{"SDHC_AC12ERR_AC12CE_SHIFT", SDHC_AC12ERR_AC12CE_SHIFT, SHIFT(3)},
	{"SDHC_AC12ERR_AC12IE_MASK", SDHC_AC12ERR_AC12IE_MASK, MASK(4,1)},
	{"SDHC_AC12ERR_AC12IE_SHIFT", SDHC_AC12ERR_AC12IE_SHIFT, SHIFT(4)},
	{"SDHC_AC12ERR_CNIBAC12E_MASK", SDHC_AC12ERR_CNIBAC12E_MASK, MASK(7,1)},
	{"SDHC_AC12ERR_CNIBAC12E_SHIFT", SDHC_AC12ERR_CNIBAC12E_SHIFT, SHIFT(7)},
	{"SDHC_HTCAPBLT_MBL_MASK", SDHC_HTCAPBLT_MBL_MASK, MASK(16,3)},
	{"SDHC_HTCAPBLT_MBL_SHIFT", SDHC_HTCAPBLT_MBL_SHIFT, SHIFT(16)},
	{"SDHC_HTCAPBLT_MBL_VALUE", SDHC_HTCAPBLT_MBL(1), SHIFT_VALUE(16)},
	{"SDHC_HTCAPBLT_ADMAS_MASK", SDHC_HTCAPBLT_ADMAS_MASK, MASK(20,1)},
	{"SDHC_HTCAPBLT_ADMAS_SHIFT", SDHC_HTCAPBLT_ADMAS_SHIFT, SHIFT(20)},
	{"SDHC_HTCAPBLT_HSS_MASK", SDHC_HTCAPBLT_HSS_MASK, MASK(21,1)},
	{"SDHC_HTCAPBLT_HSS_SHIFT", SDHC_HTCAPBLT_HSS_SHIFT, SHIFT(21)},
	{"SDHC_HTCAPBLT_DMAS_MASK", SDHC_HTCAPBLT_DMAS_MASK, MASK(22,1)},
	{"SDHC_HTCAPBLT_DMAS_SHIFT", SDHC_HTCAPBLT_DMAS_SHIFT, SHIFT(22)},
	{"SDHC_HTCAPBLT_SRS_MASK", SDHC_HTCAPBLT_SRS_MASK, MASK(23,1)},
	{"SDHC_HTCAPBLT_SRS_SHIFT", SDHC_HTCAPBLT_SRS_SHIFT, SHIFT(23)},
	{"SDHC_HTCAPBLT_VS33_MASK", SDHC_HTCAPBLT_VS33_MASK, MASK(24,1)},
	{"SDHC_HTCAPBLT_VS33_SHIFT", SDHC_HTCAPBLT_VS33_SHIFT, SHIFT(24)},
	{"SDHC_WML_RDWML_MASK", SDHC_WML_RDWML_MASK, MASK(0,8)},
	{"SDHC_WML_RDWML_SHIFT", SDHC_WML_RDWML_SHIFT, SHIFT(0)},
	{"SDHC_WML_RDWML_VALUE", SDHC_WML_RDWML(1), SHIFT_VALUE(0)},
	{"SDHC_WML_WRWML_MASK", SDHC_WML_WRWML_MASK, MASK(16,8)},
	{"SDHC_WML_WRWML_SHIFT", SDHC_WML_WRWML_SHIFT, SHIFT(16)},
	{"SDHC_WML_WRWML_VALUE", SDHC_WML_WRWML(1), SHIFT_VALUE(16)},
	{"SDHC_FEVT_AC12NE_MASK", SDHC_FEVT_AC12NE_MASK, MASK(0,1)},
	{"SDHC_FEVT_AC12NE_SHIFT", SDHC_FEVT_AC12NE_SHIFT, SHIFT(0)},
	{"SDHC_FEVT_AC12TOE_MASK", SDHC_FEVT_AC12TOE_MASK, MASK(1,1)},
	{"SDHC_FEVT_AC12TOE_SHIFT", SDHC_FEVT_AC12TOE_SHIFT, SHIFT(1)},
	{"SDHC_FEVT_AC12CE_MASK", SDHC_FEVT_AC12CE_MASK, MASK(2,1)},
	{"SDHC_FEVT_AC12CE_SHIFT", SDHC_FEVT_AC12CE_SHIFT, SHIFT(2)},
	{"SDHC_FEVT_AC12EBE_MASK", SDHC_FEVT_AC12EBE_MASK, MASK(3,1)},
	{"SDHC_FEVT_AC12EBE_SHIFT", SDHC_FEVT_AC12EBE_SHIFT, SHIFT(3)},
	{"SDHC_FEVT_AC12IE_MASK", SDHC_FEVT_AC12IE_MASK, MASK(4,1)},
	{"SDHC_FEVT_AC12IE_SHIFT", SDHC_FEVT_AC12IE_SHIFT, SHIFT(4)},
	{"SDHC_FEVT_CNIBAC12E_MASK", SDHC_FEVT_CNIBAC12E_MASK, MASK(7,1)},
	{"SDHC_FEVT_CNIBAC12E_SHIFT", SDHC_FEVT_CNIBAC12E_SHIFT, SHIFT(7)},
	{"SDHC_FEVT_CTOE_MASK", SDHC_FEVT_CTOE_MASK, MASK(16,1)},
	{"SDHC_FEVT_CTOE_SHIFT", SDHC_FEVT_CTOE_SHIFT, SHIFT(16)},
	{"SDHC_FEVT_CCE_MASK", SDHC_FEVT_CCE_MASK, MASK(17,1)},
	{"SDHC_FEVT_CCE_SHIFT", SDHC_FEVT_CCE_SHIFT, SHIFT(17)},
	{"SDHC_FEVT_CEBE_MASK", SDHC_FEVT_CEBE_MASK, MASK(18,1)},
	{"SDHC_FEVT_CEBE_SHIFT", SDHC_FEVT_CEBE_SHIFT, SHIFT(18)},
	{"SDHC_FEVT_CIE_MASK", SDHC_FEVT_CIE_MASK, MASK(19,1)},
	{"SDHC_FEVT_CIE_SHIFT", SDHC_FEVT_CIE_SHIFT, SHIFT(19)},
	{"SDHC_FEVT_DTOE_MASK", SDHC_FEVT_DTOE_MASK, MASK(20,1)},
	{"SDHC_FEVT_DTOE_SHIFT", SDHC_FEVT_DTOE_SHIFT, SHIFT(20)},
	{"SDHC_FEVT_DCE_MASK", SDHC_FEVT_DCE_MASK, MASK(21,1)},
	{"SDHC_FEVT_DCE_SHIFT", SDHC_FEVT_DCE_SHIFT, SHIFT(21)},
	{"SDHC_FEVT_DEBE_MASK", SDHC_FEVT_DEBE_MASK, MASK(22,1)},
	{"SDHC_FEVT_DEBE_SHIFT", SDHC_FEVT_DEBE_SHIFT, SHIFT(22)},
	{"SDHC_FEVT_AC12E_MASK", SDHC_FEVT_AC12E_MASK, MASK(24,1)},
	{"SDHC_FEVT_AC12E_SHIFT", SDHC_FEVT_AC12E_SHIFT, SHIFT(24)},
	{"SDHC_FEVT_DMAE_MASK", SDHC_FEVT_DMAE_MASK, MASK(28,1)},
	{"SDHC_FEVT_DMAE_SHIFT", SDHC_FEVT_DMAE_SHIFT, SHIFT(28)},
	{"SDHC_FEVT_CINT_MASK", SDHC_FEVT_CINT_MASK, MASK(31,1)},
	{"SDHC_FEVT_CINT_SHIFT", SDHC_FEVT_CINT_SHIFT, SHIFT(31)},
	{"SDHC_ADMAES_ADMAES_MASK", SDHC_ADMAES_ADMAES_MASK, MASK(0,2)},
	{"SDHC_ADMAES_ADMAES_SHIFT", SDHC_ADMAES_ADMAES_SHIFT, SHIFT(0)},
	{"SDHC_ADMAES_ADMAES_VALUE", SDHC_ADMAES_ADMAES(1), SHIFT_VALUE(0)},
	{"SDHC_ADMAES_ADMALME_MASK", SDHC_ADMAES_ADMALME_MASK, MASK(2,1)},
	{"SDHC_ADMAES_ADMALME_SHIFT", SDHC_ADMAES_ADMALME_SHIFT, SHIFT(2)},
	{"SDHC_ADMAES_ADMADCE_MASK", SDHC_ADMAES_ADMADCE_MASK, MASK(3,1)},
	{"SDHC_ADMAES_ADMADCE_SHIFT", SDHC_ADMAES_ADMADCE_SHIFT, SHIFT(3)},
	{"SDHC_ADSADDR_ADSADDR_MASK", SDHC_ADSADDR_ADSADDR_MASK, MASK(2,30)},
	{"SDHC_ADSADDR_ADSADDR_SHIFT", SDHC_ADSADDR_ADSADDR_SHIFT, SHIFT(2)},
	{"SDHC_ADSADDR_ADSADDR_VALUE", SDHC_ADSADDR_ADSADDR(1), SHIFT_VALUE(2)},
	{"SDHC_VENDOR_EXTDMAEN_MASK", SDHC_VENDOR_EXTDMAEN_MASK, MASK(0,1)},
	{"SDHC_VENDOR_EXTDMAEN_SHIFT", SDHC_VENDOR_EXTDMAEN_SHIFT, SHIFT(0)},
	{"SDHC_VENDOR_EXBLKNU_MASK", SDHC_VENDOR_EXBLKNU_MASK, MASK(1,1)},
	{"SDHC_VENDOR_EXBLKNU_SHIFT", SDHC_VENDOR_EXBLKNU_SHIFT, SHIFT(1)},
	{"SDHC_VENDOR_INTSTVAL_MASK", SDHC_VENDOR_INTSTVAL_MASK, MASK(16,8)},
	{"SDHC_VENDOR_INTSTVAL_SHIFT", SDHC_VENDOR_INTSTVAL_SHIFT, SHIFT(16)},
	{"SDHC_VENDOR_INTSTVAL_VALUE", SDHC_VENDOR_INTSTVAL(1), SHIFT_VALUE(16)},
	{"SDHC_MMCBOOT_DTOCVACK_MASK", SDHC_MMCBOOT_DTOCVACK_MASK, MASK(0,4)},
	{"SDHC_MMCBOOT_DTOCVACK_SHIFT", SDHC_MMCBOOT_DTOCVACK_SHIFT, SHIFT(0)},
	{"SDHC_MMCBOOT_DTOCVACK_VALUE", SDHC_MMCBOOT_DTOCVACK(1), SHIFT_VALUE(0)},
	{"SDHC_MMCBOOT_BOOTACK_MASK", SDHC_MMCBOOT_BOOTACK_MASK, MASK(4,1)},
	{"SDHC_MMCBOOT_BOOTACK_SHIFT", SDHC_MMCBOOT_BOOTACK_SHIFT, SHIFT(4)},
	{"SDHC_MMCBOOT_BOOTMODE_MASK", SDHC_MMCBOOT_BOOTMODE_MASK, MASK(5,1)},
	{"SDHC_MMCBOOT_BOOTMODE_SHIFT", SDHC_MMCBOOT_BOOTMODE_SHIFT, SHIFT(5)},
	{"SDHC_MMCBOOT_BOOTEN_MASK", SDHC_MMCBOOT_BOOTEN_MASK, MASK(6,1)},
	{"SDHC_MMCBOOT_BOOTEN_SHIFT", SDHC_MMCBOOT_BOOTEN_SHIFT, SHIFT(6)},
	{"SDHC_MMCBOOT_AUTOSABGEN_MASK", SDHC_MMCBOOT_AUTOSABGEN_MASK, MASK(7,1)},
	{"SDHC_MMCBOOT_AUTOSABGEN_SHIFT", SDHC_MMCBOOT_AUTOSABGEN_SHIFT, SHIFT(7)},
	{"SDHC_MMCBOOT_BOOTBLKCNT_MASK", SDHC_MMCBOOT_BOOTBLKCNT_MASK, MASK(16,16)},
	{"SDHC_MMCBOOT_BOOTBLKCNT_SHIFT", SDHC_MMCBOOT_BOOTBLKCNT_SHIFT, SHIFT(16)},
	{"SDHC_MMCBOOT_BOOTBLKCNT_VALUE", SDHC_MMCBOOT_BOOTBLKCNT(1), SHIFT_VALUE(16)},
	{"SDHC_HOSTVER_SVN_MASK", SDHC_HOSTVER_SVN_MASK, MASK(0,8)},
	{"SDHC_HOSTVER_SVN_SHIFT", SDHC_HOSTVER_SVN_SHIFT, SHIFT(0)},
	{"SDHC_HOSTVER_SVN_VALUE", SDHC_HOSTVER_SVN(1), SHIFT_VALUE(0)},
	{"SDHC_HOSTVER_VVN_MASK", SDHC_HOSTVER_VVN_MASK, MASK(8,8)},
	{"SDHC_HOSTVER_VVN_SHIFT", SDHC_HOSTVER_VVN_SHIFT, SHIFT(8)},
	{"SDHC_HOSTVER_VVN_VALUE", SDHC_HOSTVER_VVN(1), SHIFT_VALUE(8)},
	{"OSC_CR_SC16P_MASK", OSC_CR_SC16P_MASK, MASK(0,1)},
	{"OSC_CR_SC16P_SHIFT", OSC_CR_SC16P_SHIFT, SHIFT(0)},
	{"OSC_CR_SC8P_MASK", OSC_CR_SC8P_MASK, MASK(1,1)},
	{"OSC_CR_SC8P_SHIFT", OSC_CR_SC8P_SHIFT, SHIFT(1)},
	{"OSC_CR_SC4P_MASK", OSC_CR_SC4P_MASK, MASK(2,1)},
	{"OSC_CR_SC4P_SHIFT", OSC_CR_SC4P_SHIFT, SHIFT(2)},
	{"OSC_CR_SC2P_MASK", OSC_CR_SC2P_MASK, MASK(3,1)},
	{"OSC_CR_SC2P_SHIFT", OSC_CR_SC2P_SHIFT, SHIFT(3)},
	{"OSC_CR_EREFSTEN_MASK", OSC_CR_EREFSTEN_MASK, MASK(5,1)},
	{"OSC_CR_EREFSTEN_SHIFT", OSC_CR_EREFSTEN_SHIFT, SHIFT(5)},
	{"OSC_CR_ERCLKEN_MASK", OSC_CR_ERCLKEN_MASK, MASK(7,1)},
	{"OSC_CR_ERCLKEN_SHIFT", OSC_CR_ERCLKEN_SHIFT, SHIFT(7)},
	{"I2S_TCSR_FRDE_MASK", I2S_TCSR_FRDE_MASK, MASK(0,1)},
	{"I2S_TCSR_FRDE_SHIFT", I2S_TCSR_FRDE_SHIFT, SHIFT(0)},
	{"I2S_RCSR_FRDE_MASK", I2S_RCSR_FRDE_MASK, MASK(0,1)},
	{"I2S_RCSR_FRDE_SHIFT", I2S_RCSR_FRDE_SHIFT, SHIFT(0)},
	{"I2S_TCSR_FWDE_MASK", I2S_TCSR_FWDE_MASK, MASK(1,1)},
	{"I2S_TCSR_FWDE_SHIFT", I2S_TCSR_FWDE_SHIFT, SHIFT(1)},
	{"I2S_RCSR_FWDE_MASK", I2S_RCSR_FWDE_MASK, MASK(1,1)},
	{"I2S_RCSR_FWDE_SHIFT", I2S_RCSR_FWDE_SHIFT, SHIFT(1)},
	{"I2S_TCSR_FRIE_MASK", I2S_TCSR_FRIE_MASK, MASK(8,1)},
	{"I2S_TCSR_FRIE_SHIFT", I2S_TCSR_FRIE_SHIFT, SHIFT(8)},
	{"I2S_RCSR_FRIE_MASK", I2S_RCSR_FRIE_MASK, MASK(8,1)},
	{"I2S_RCSR_FRIE_SHIFT", I2S_RCSR_FRIE_SHIFT, SHIFT(8)},
	{"I2S_TCSR_FWIE_MASK", I2S_TCSR_FWIE_MASK, MASK(9,1)},
	{"I2S_TCSR_FWIE_SHIFT", I2S_TCSR_FWIE_SHIFT, SHIFT(9)},
	{"I2S_RCSR_FWIE_MASK", I2S_RCSR_FWIE_MASK, MASK(9,1)},
	{"I2S_RCSR_FWIE_SHIFT", I2S_RCSR_FWIE_SHIFT, SHIFT(9)},
	{"I2S_TCSR_FEIE_MASK", I2S_TCSR_FEIE_MASK, MASK(10,1)},
	{"I2S_TCSR_FEIE_SHIFT", I2S_TCSR_FEIE_SHIFT, SHIFT(10)},
	{"I2S_RCSR_FEIE_MASK", I2S_RCSR_FEIE_MASK, MASK(10,1)},
	{"I2S_RCSR_FEIE_SHIFT", I2S_RCSR_FEIE_SHIFT, SHIFT(10)},
	{"I2S_TCSR_SEIE_MASK", I2S_TCSR_SEIE_MASK, MASK(11,1)},
	{"I2S_TCSR_SEIE_SHIFT", I2S_TCSR_SEIE_SHIFT, SHIFT(11)},
	{"I2S_RCSR_SEIE_MASK", I2S_RCSR_SEIE_MASK, MASK(11,1)},
	{"I2S_RCSR_SEIE_SHIFT", I2S_RCSR_SEIE_SHIFT, SHIFT(11)},
	{"I2S_TCSR_WSIE_MASK", I2S_TCSR_WSIE_MASK, MASK(12,1)},
	{"I2S_TCSR_WSIE_SHIFT", I2S_TCSR_WSIE_SHIFT, SHIFT(12)},
	{"I2S_RCSR_WSIE_MASK", I2S_RCSR_WSIE_MASK, MASK(12,1)},
	{"I2S_RCSR_WSIE_SHIFT", I2S_RCSR_WSIE_SHIFT, SHIFT(12)},
	{"I2S_TCSR_FRF_MASK", I2S_TCSR_FRF_MASK, MASK(16,1)},
	{"I2S_TCSR_FRF_SHIFT", I2S_TCSR_FRF_SHIFT, SHIFT(16)},
	{"I2S_RCSR_FRF_MASK", I2S_RCSR_FRF_MASK, MASK(16,1)},
	{"I2S_RCSR_FRF_SHIFT", I2S_RCSR_FRF_SHIFT, SHIFT(16)},
	{"I2S_TCSR_FWF_MASK", I2S_TCSR_FWF_MASK, MASK(17,1)},
	{"I2S_TCSR_FWF_SHIFT", I2S_TCSR_FWF_SHIFT, SHIFT(17)},
	{"I2S_RCSR_FWF_MASK", I2S_RCSR_FWF_MASK, MASK(17,1)},
	{"I2S_RCSR_FWF_SHIFT", I2S_RCSR_FWF_SHIFT, SHIFT(17)},
	{"I2S_TCSR_FEF_MASK", I2S_TCSR_FEF_MASK, MASK(18,1)},
	{"I2S_TCSR_FEF_SHIFT", I2S_TCSR_FEF_SHIFT, SHIFT(18)},
	{"I2S_RCSR_FEF_MASK", I2S_RCSR_FEF_MASK, MASK(18,1)},
	{"I2S_RCSR_FEF_SHIFT", I2S_RCSR_FEF_SHIFT, SHIFT(18)},
	{"I2S_TCSR_SEF_MASK", I2S_TCSR_SEF_MASK, MASK(19,1)},
	{"I2S_TCSR_SEF_SHIFT", I2S_TCSR_SEF_SHIFT, SHIFT(19)},
	{"I2S_RCSR_SEF_MASK", I2S_RCSR_SEF_MASK, MASK(19,1)},
	{"I2S_RCSR_SEF_SHIFT", I2S_RCSR_SEF_SHIFT, SHIFT(19)},
	{"I2S_TCSR_WSF_MASK", I2S_TCSR_WSF_MASK, MASK(20,1)},
	{"I2S_TCSR_WSF_SHIFT", I2S_TCSR_WSF_SHIFT, SHIFT(20)},
	{"I2S_RCSR_WSF_MASK", I2S_RCSR_WSF_MASK, MASK(20,1)},
	{"I2S_RCSR_WSF_SHIFT", I2S_RCSR_WSF_SHIFT, SHIFT(20)},
	{"I2S_TCSR_SR_MASK", I2S_TCSR_SR_MASK, MASK(24,1)},
	{"I2S_TCSR_SR_SHIFT", I2S_TCSR_SR_SHIFT, SHIFT(24)},
	{"I2S_RCSR_SR_MASK", I2S_RCSR_SR_MASK, MASK(24,1)},
	{"I2S_RCSR_SR_SHIFT", I2S_RCSR_SR_SHIFT, SHIFT(24)},
	{"I2S_TCSR_FR_MASK", I2S_TCSR_FR_MASK, MASK(25,1)},
	{"I2S_TCSR_FR_SHIFT", I2S_TCSR_FR_SHIFT, SHIFT(25)},
	{"I2S_RCSR_FR_MASK", I2S_RCSR_FR_MASK, MASK(25,1)},
	{"I2S_RCSR_FR_SHIFT", I2S_RCSR_FR_SHIFT, SHIFT(25)},
	{"I2S_TCSR_BCE_MASK", I2S_TCSR_BCE_MASK, MASK(28,1)},
	{"I2S_TCSR_BCE_SHIFT", I2S_TCSR_BCE_SHIFT, SHIFT(28)},
	{"I2S_RCSR_BCE_MASK", I2S_RCSR_BCE_MASK, MASK(28,1)},
	{"I2S_RCSR_BCE_SHIFT", I2S_RCSR_BCE_SHIFT, SHIFT(28)},
	{"I2S_TCSR_DBGE_MASK", I2S_TCSR_DBGE_MASK, MASK(29,1)},
	{"I2S_TCSR_DBGE_SHIFT", I2S_TCSR_DBGE_SHIFT, SHIFT(29)},
	{"I2S_RCSR_DBGE_MASK", I2S_RCSR_DBGE_MASK, MASK(29,1)},
	{"I2S_RCSR_DBGE_SHIFT", I2S_RCSR_DBGE_SHIFT, SHIFT(29)},
	{"I2S_TCSR_STOPE_MASK", I2S_TCSR_STOPE_MASK, MASK(30,1)},
	{"I2S_TCSR_STOPE_SHIFT", I2S_TCSR_STOPE_SHIFT, SHIFT(30)},
	{"I2S_RCSR_STOPE_MASK", I2S_RCSR_STOPE_MASK, MASK(30,1)},
	{"I2S_RCSR_STOPE_SHIFT", I2S_RCSR_STOPE_SHIFT, SHIFT(30)},
	{"I2S_TCSR_TE_MASK", I2S_TCSR_TE_MASK, MASK(31,1)},
	{"I2S_TCSR_TE_SHIFT", I2S_TCSR_TE_SHIFT, SHIFT(31)},
	{"I2S_TCR1_TFW_MASK", I2S_TCR1_TFW_MASK, MASK(0,3)},
	{"I2S_TCR1_TFW_SHIFT", I2S_TCR1_TFW_SHIFT, SHIFT(0)},
	{"I2S_TCR1_TFW_VALUE", I2S_TCR1_TFW(1), SHIFT_VALUE(0)},
	{"I2S_TCR2_DIV_MASK", I2S_TCR2_DIV_MASK, MASK(0,8)},
	{"I2S_TCR2_DIV_SHIFT", I2S_TCR2_DIV_SHIFT, SHIFT(0)},
	{"I2S_TCR2_DIV_VALUE", I2S_TCR2_DIV(1), SHIFT_VALUE(0)},
	{"I2S_RCR2_DIV_MASK", I2S_RCR2_DIV_MASK, MASK(0,8)},
	{"I2S_RCR2_DIV_SHIFT", I2S_RCR2_DIV_SHIFT, SHIFT(0)},
	{"I2S_RCR2_DIV_VALUE", I2S_RCR2_DIV(1), SHIFT_VALUE(0)},
	{"I2S_TCR2_BCD_MASK", I2S_TCR2_BCD_MASK, MASK(24,1)},
	{"I2S_TCR2_BCD_SHIFT", I2S_TCR2_BCD_SHIFT, SHIFT(24)},
	{"I2S_RCR2_BCD_MASK", I2S_RCR2_BCD_MASK, MASK(24,1)},
	{"I2S_RCR2_BCD_SHIFT", I2S_RCR2_BCD_SHIFT, SHIFT(24)},
	{"I2S_TCR2_BCP_MASK", I2S_TCR2_BCP_MASK, MASK(25,1)},
	{"I2S_TCR2_BCP_SHIFT", I2S_TCR2_BCP_SHIFT, SHIFT(25)},
	{"I2S_RCR2_BCP_MASK", I2S_RCR2_BCP_MASK, MASK(25,1)},
	{"I2S_RCR2_BCP_SHIFT", I2S_RCR2_BCP_SHIFT, SHIFT(25)},
	{"I2S_TCR2_MSEL_MASK", I2S_TCR2_MSEL_MASK, MASK(26,2)},
	{"I2S_TCR2_MSEL_SHIFT", I2S_TCR2_MSEL_SHIFT, SHIFT(26)},
	{"I2S_TCR2_MSEL_VALUE", I2S_TCR2_MSEL(1), SHIFT_VALUE(26)},
	{"I2S_RCR2_MSEL_MASK", I2S_RCR2_MSEL_MASK, MASK(26,2)},
	{"I2S_RCR2_MSEL_SHIFT", I2S_RCR2_MSEL_SHIFT, SHIFT(26)},
	{"I2S_RCR2_MSEL_VALUE", I2S_RCR2_MSEL(1), SHIFT_VALUE(26)},
	{"I2S_TCR2_BCI_MASK", I2S_TCR2_BCI_MASK, MASK(28,1)},
	{"I2S_TCR2_BCI_SHIFT", I2S_TCR2_BCI_SHIFT, SHIFT(28)},
	{"I2S_RCR2_BCI_MASK", I2S_RCR2_BCI_MASK, MASK(28,1)},
	{"I2S_RCR2_BCI_SHIFT", I2S_RCR2_BCI_SHIFT, SHIFT(28)},
	{"I2S_TCR2_BCS_MASK", I2S_TCR2_BCS_MASK, MASK(29,1)},
	{"I2S_TCR2_BCS_SHIFT", I2S_TCR2_BCS_SHIFT, SHIFT(29)},
	{"I2S_RCR2_BCS_MASK", I2S_RCR2_BCS_MASK, MASK(29,1)},
	{"I2S_RCR2_BCS_SHIFT", I2S_RCR2_BCS_SHIFT, SHIFT(29)},
	{"I2S_TCR2_SYNC_MASK", I2S_TCR2_SYNC_MASK, MASK(30,2)},
	{"I2S_TCR2_SYNC_SHIFT", I2S_TCR2_SYNC_SHIFT, SHIFT(30)},
	{"I2S_TCR2_SYNC_VALUE", I2S_TCR2_SYNC(1), SHIFT_VALUE(30)},
	{"I2S_RCR2_SYNC_MASK", I2S_RCR2_SYNC_MASK, MASK(30,2)},
	{"I2S_RCR2_SYNC_SHIFT", I2S_RCR2_SYNC_SHIFT, SHIFT(30)},
	{"I2S_RCR2_SYNC_VALUE", I2S_RCR2_SYNC(1), SHIFT_VALUE(30)},
	{"I2S_TCR3_WDFL_MASK", I2S_TCR3_WDFL_MASK, MASK(0,5)},
	{"I2S_TCR3_WDFL_SHIFT", I2S_TCR3_WDFL_SHIFT, SHIFT(0)},
	{"I2S_TCR3_WDFL_VALUE", I2S_TCR3_WDFL(1), SHIFT_VALUE(0)},
	{"I2S_RCR3_WDFL_MASK", I2S_RCR3_WDFL_MASK, MASK(0,5)},
	{"I2S_RCR3_WDFL_SHIFT", I2S_RCR3_WDFL_SHIFT, SHIFT(0)},
	{"I2S_RCR3_WDFL_VALUE", I2S_RCR3_WDFL(1), SHIFT_VALUE(0)},
	{"I2S_TCR3_TCE_MASK", I2S_TCR3_TCE_MASK, MASK(16,2)},
	{"I2S_TCR3_TCE_SHIFT", I2S_TCR3_TCE_SHIFT, SHIFT(16)},
	{"I2S_TCR3_TCE_VALUE", I2S_TCR3_TCE(1), SHIFT_VALUE(16)},
	{"I2S_TCR4_FSD_MASK", I2S_TCR4_FSD_MASK, MASK(0,1)},
	{"I2S_TCR4_FSD_SHIFT", I2S_TCR4_FSD_SHIFT, SHIFT(0)},
	{"I2S_RCR4_FSD_MASK", I2S_RCR4_FSD_MASK, MASK(0,1)},
	{"I2S_RCR4_FSD_SHIFT", I2S_RCR4_FSD_SHIFT, SHIFT(0)},
	{"I2S_TCR4_FSP_MASK", I2S_TCR4_FSP_MASK, MASK(1,1)},
	{"I2S_TCR4_FSP_SHIFT", I2S_TCR4_FSP_SHIFT, SHIFT(1)},
	{"I2S_RCR4_FSP_MASK", I2S_RCR4_FSP_MASK, MASK(1,1)},
	{"I2S_RCR4_FSP_SHIFT", I2S_RCR4_FSP_SHIFT, SHIFT(1)},
	{"I2S_TCR4_FSE_MASK", I2S_TCR4_FSE_MASK, MASK(3,1)},
	{"I2S_TCR4_FSE_SHIFT", I2S_TCR4_FSE_SHIFT, SHIFT(3)},
	{"I2S_RCR4_FSE_MASK", I2S_RCR4_FSE_MASK, MASK(3,1)},
	{"I2S_RCR4_FSE_SHIFT", I2S_RCR4_FSE_SHIFT, SHIFT(3)},
	{"I2S_TCR4_MF_MASK", I2S_TCR4_MF_MASK, MASK(4,1)},
	{"I2S_TCR4_MF_SHIFT", I2S_TCR4_MF_SHIFT, SHIFT(4)},
	{"I2S_RCR4_MF_MASK", I2S_RCR4_MF_MASK, MASK(4,1)},
	{"I2S_RCR4_MF_SHIFT", I2S_RCR4_MF_SHIFT, SHIFT(4)},
	{"I2S_TCR4_SYWD_MASK", I2S_TCR4_SYWD_MASK, MASK(8,5)},
	{"I2S_TCR4_SYWD_SHIFT", I2S_TCR4_SYWD_SHIFT, SHIFT(8)},
	{"I2S_TCR4_SYWD_VALUE", I2S_TCR4_SYWD(1), SHIFT_VALUE(8)},
	{"I2S_RCR4_SYWD_MASK", I2S_RCR4_SYWD_MASK, MASK(8,5)},
	{"I2S_RCR4_SYWD_SHIFT", I2S_RCR4_SYWD_SHIFT, SHIFT(8)},
	{"I2S_RCR4_SYWD_VALUE", I2S_RCR4_SYWD(1), SHIFT_VALUE(8)},
	{"I2S_TCR4_FRSZ_MASK", I2S_TCR4_FRSZ_MASK, MASK(16,5)},
	{"I2S_TCR4_FRSZ_SHIFT", I2S_TCR4_FRSZ_SHIFT, SHIFT(16)},
	{"I2S_TCR4_FRSZ_VALUE", I2S_TCR4_FRSZ(1), SHIFT_VALUE(16)},
	{"I2S_RCR4_FRSZ_MASK", I2S_RCR4_FRSZ_MASK, MASK(16,5)},
	{"I2S_RCR4_FRSZ_SHIFT", I2S_RCR4_FRSZ_SHIFT, SHIFT(16)},
	{"I2S_RCR4_FRSZ_VALUE", I2S_RCR4_FRSZ(1), SHIFT_VALUE(16)},
	{"I2S_TCR5_FBT_MASK", I2S_TCR5_FBT_MASK, MASK(8,5)},
	{"I2S_TCR5_FBT_SHIFT", I2S_TCR5_FBT_SHIFT, SHIFT(8)},
	{"I2S_TCR5_FBT_VALUE", I2S_TCR5_FBT(1), SHIFT_VALUE(8)},
	{"I2S_RCR5_FBT_MASK", I2S_RCR5_FBT_MASK, MASK(8,5)},
	{"I2S_RCR5_FBT_SHIFT", I2S_RCR5_FBT_SHIFT, SHIFT(8)},
	{"I2S_RCR5_FBT_VALUE", I2S_RCR5_FBT(1), SHIFT_VALUE(8)},
	{"I2S_TCR5_W0W_MASK", I2S_TCR5_W0W_MASK, MASK(16,5)},
	{"I2S_TCR5_W0W_SHIFT", I2S_TCR5_W0W_SHIFT, SHIFT(16)},
	{"I2S_TCR5_W0W_VALUE", I2S_TCR5_W0W(1), SHIFT_VALUE(16)},
	{"I2S_RCR5_W0W_MASK", I2S_RCR5_W0W_MASK, MASK(16,5)},
	{"I2S_RCR5_W0W_SHIFT", I2S_RCR5_W0W_SHIFT, SHIFT(16)},
	{"I2S_RCR5_W0W_VALUE", I2S_RCR5_W0W(1), SHIFT_VALUE(16)},
	{"I2S_TCR5_WNW_MASK", I2S_TCR5_WNW_MASK, MASK(24,5)},
	{"I2S_TCR5_WNW_SHIFT", I2S_TCR5_WNW_SHIFT, SHIFT(24)},
	{"I2S_TCR5_WNW_VALUE", I2S_TCR5_WNW(1), SHIFT_VALUE(24)},
	{"I2S_RCR5_WNW_MASK", I2S_RCR5_WNW_MASK, MASK(24,5)},
	{"I2S_RCR5_WNW_SHIFT", I2S_RCR5_WNW_SHIFT, SHIFT(24)},
	{"I2S_RCR5_WNW_VALUE", I2S_RCR5_WNW(1), SHIFT_VALUE(24)},
	{"I2S_TDR_TDR_MASK", I2S_TDR_TDR_MASK, MASK(0,32)},
	{"I2S_TDR_TDR_SHIFT", I2S_TDR_TDR_SHIFT, SHIFT(0)},
	{"I2S_TDR_TDR_VALUE", I2S_TDR_TDR(1), SHIFT_VALUE(0)},
	{"I2S_TFR_RFP_MASK", I2S_TFR_RFP_MASK, MASK(0,4)},
	{"I2S_TFR_RFP_SHIFT", I2S_TFR_RFP_SHIFT, SHIFT(0)},
	{"I2S_TFR_RFP_VALUE", I2S_TFR_RFP(1), SHIFT_VALUE(0)},
	{"I2S_RFR_RFP_MASK", I2S_RFR_RFP_MASK, MASK(0,4)},
	{"I2S_RFR_RFP_SHIFT", I2S_RFR_RFP_SHIFT, SHIFT(0)},
	{"I2S_RFR_RFP_VALUE", I2S_RFR_RFP(1), SHIFT_VALUE(0)},
	{"I2S_TFR_WFP_MASK", I2S_TFR_WFP_MASK, MASK(16,4)},
	{"I2S_TFR_WFP_SHIFT", I2S_TFR_WFP_SHIFT, SHIFT(16)},
	{"I2S_TFR_WFP_VALUE", I2S_TFR_WFP(1), SHIFT_VALUE(16)},
	{"I2S_RFR_WFP_MASK", I2S_RFR_WFP_MASK, MASK(16,4)},
	{"I2S_RFR_WFP_SHIFT", I2S_RFR_WFP_SHIFT, SHIFT(16)},
	{"I2S_RFR_WFP_VALUE", I2S_RFR_WFP(1), SHIFT_VALUE(16)},
	{"I2S_TMR_TWM_MASK", I2S_TMR_TWM_MASK, MASK(0,32)},
	{"I2S_TMR_TWM_SHIFT", I2S_TMR_TWM_SHIFT, SHIFT(0)},
	{"I2S_TMR_TWM_VALUE", I2S_TMR_TWM(1), SHIFT_VALUE(0)},
	{"I2S_RCSR_RE_MASK", I2S_RCSR_RE_MASK, MASK(31,1)},
	{"I2S_RCSR_RE_SHIFT", I2S_RCSR_RE_SHIFT, SHIFT(31)},
	{"I2S_RCR1_RFW_MASK", I2S_RCR1_RFW_MASK, MASK(0,3)},
	{"I2S_RCR1_RFW_SHIFT", I2S_RCR1_RFW_SHIFT, SHIFT(0)},
	{"I2S_RCR1_RFW_VALUE", I2S_RCR1_RFW(1), SHIFT_VALUE(0)},
	{"I2S_RCR3_RCE_MASK", I2S_RCR3_RCE_MASK, MASK(16,2)},
	{"I2S_RCR3_RCE_SHIFT", I2S_RCR3_RCE_SHIFT, SHIFT(16)},
	{"I2S_RCR3_RCE_VALUE", I2S_RCR3_RCE(1), SHIFT_VALUE(16)},
	{"I2S_RDR_RDR_MASK", I2S_RDR_RDR_MASK, MASK(0,32)},
	{"I2S_RDR_RDR_SHIFT", I2S_RDR_RDR_SHIFT, SHIFT(0)},
	{"I2S_RDR_RDR_VALUE", I2S_RDR_RDR(1), SHIFT_VALUE(0)},
	{"I2S_RMR_RWM_MASK", I2S_RMR_RWM_MASK, MASK(0,32)},
	{"I2S_RMR_RWM_SHIFT", I2S_RMR_RWM_SHIFT, SHIFT(0)},
	{"I2S_RMR_RWM_VALUE", I2S_RMR_RWM(1), SHIFT_VALUE(0)},
	{"I2S_MCR_MICS_MASK", I2S_MCR_MICS_MASK, MASK(24,2)},
	{"I2S_MCR_MICS_SHIFT", I2S_MCR_MICS_SHIFT, SHIFT(24)},
	{"I2S_MCR_MICS_VALUE", I2S_MCR_MICS(1), SHIFT_VALUE(24)},
	{"I2S_MCR_MOE_MASK", I2S_MCR_MOE_MASK, MASK(30,1)},
	{"I2S_MCR_MOE_SHIFT", I2S_MCR_MOE_SHIFT, SHIFT(30)},
	{"I2S_MCR_DUF_MASK", I2S_MCR_DUF_MASK, MASK(31,1)},
	{"I2S_MCR_DUF_SHIFT", I2S_MCR_DUF_SHIFT, SHIFT(31)},
	{"I2S_MDR_DIVIDE_MASK", I2S_MDR_DIVIDE_MASK, MASK(0,12)},
	{"I2S_MDR_DIVIDE_SHIFT", I2S_MDR_DIVIDE_SHIFT, SHIFT(0)},
	{"I2S_MDR_DIVIDE_VALUE", I2S_MDR_DIVIDE(1), SHIFT_VALUE(0)},
	{"I2S_MDR_FRACT_MASK", I2S_MDR_FRACT_MASK, MASK(12,8)},
	{"I2S_MDR_FRACT_SHIFT", I2S_MDR_FRACT_SHIFT, SHIFT(12)},
	{"I2S_MDR_FRACT_VALUE", I2S_MDR_FRACT(1), SHIFT_VALUE(12)},
	{"CRC_DATALL_DATALL_MASK", CRC_DATALL_DATALL_MASK, MASK(0,8)},
	{"CRC_DATALL_DATALL_SHIFT", CRC_DATALL_DATALL_SHIFT, SHIFT(0)},
	{"CRC_DATALL_DATALL_VALUE", CRC_DATALL_DATALL(1), SHIFT_VALUE(0)},
	{"CRC_DATA_LL_MASK", CRC_DATA_LL_MASK, MASK(0,8)},
	{"CRC_DATA_LL_SHIFT", CRC_DATA_LL_SHIFT, SHIFT(0)},
	{"CRC_DATA_LL_VALUE", CRC_DATA_LL(1), SHIFT_VALUE(0)},
	{"CRC_DATA_LU_MASK", CRC_DATA_LU_MASK, MASK(8,8)},
	{"CRC_DATA_LU_SHIFT", CRC_DATA_LU_SHIFT, SHIFT(8)},
	{"CRC_DATA_LU_VALUE", CRC_DATA_LU(1), SHIFT_VALUE(8)},
	{"CRC_DATA_HL_MASK", CRC_DATA_HL_MASK, MASK(16,8)},
	{"CRC_DATA_HL_SHIFT", CRC_DATA_HL_SHIFT, SHIFT(16)},
	{"CRC_DATA_HL_VALUE", CRC_DATA_HL(1), SHIFT_VALUE(16)},
	{"CRC_DATA_HU_MASK", CRC_DATA_HU_MASK, MASK(24,8)},
	{"CRC_DATA_HU_SHIFT", CRC_DATA_HU_SHIFT, SHIFT(24)},
	{"CRC_DATA_HU_VALUE", CRC_DATA_HU(1), SHIFT_VALUE(24)},
	{"CRC_DATAL_DATAL_MASK", CRC_DATAL_DATAL_MASK, MASK(0,16)},
	{"CRC_DATAL_DATAL_SHIFT", CRC_DATAL_DATAL_SHIFT, SHIFT(0)},
	{"CRC_DATAL_DATAL_VALUE", CRC_DATAL_DATAL(1), SHIFT_VALUE(0)},
	{"CRC_DATALU_DATALU_MASK", CRC_DATALU_DATALU_MASK, MASK(0,8)},
	{"CRC_DATALU_DATALU_SHIFT", CRC_DATALU_DATALU_SHIFT, SHIFT(0)},
	{"CRC_DATALU_DATALU_VALUE", CRC_DATALU_DATALU(1), SHIFT_VALUE(0)},
	{"CRC_DATAHL_DATAHL_MASK", CRC_DATAHL_DATAHL_MASK, MASK(0,8)},
	{"CRC_DATAHL_DATAHL_SHIFT", CRC_DATAHL_DATAHL_SHIFT, SHIFT(0)},
	{"CRC_DATAHL_DATAHL_VALUE", CRC_DATAHL_DATAHL(1), SHIFT_VALUE(0)},
	{"CRC_DATAH_DATAH_MASK", CRC_DATAH_DATAH_MASK, MASK(0,16)},
	{"CRC_DATAH_DATAH_SHIFT", CRC_DATAH_DATAH_SHIFT, SHIFT(0)},
	{"CRC_DATAH_DATAH_VALUE", CRC_DATAH_DATAH(1), SHIFT_VALUE(0)},
	{"CRC_DATAHU_DATAHU_MASK", CRC_DATAHU_DATAHU_MASK, MASK(0,8)},
	{"CRC_DATAHU_DATAHU_SHIFT", CRC_DATAHU_DATAHU_SHIFT, SHIFT(0)},
	{"CRC_DATAHU_DATAHU_VALUE", CRC_DATAHU_DATAHU(1), SHIFT_VALUE(0)},
	{"CRC_GPOLY_LOW_MASK", CRC_GPOLY_LOW_MASK, MASK(0,16)},
	{"CRC_GPOLY_LOW_SHIFT", CRC_GPOLY_LOW_SHIFT, SHIFT(0)},
	{"CRC_GPOLY_LOW_VALUE", CRC_GPOLY_LOW(1), SHIFT_VALUE(0)},
	{"CRC_GPOLY_HIGH_MASK", CRC_GPOLY_HIGH_MASK, MASK(16,16)},
	{"CRC_GPOLY_HIGH_SHIFT", CRC_GPOLY_HIGH_SHIFT, SHIFT(16)},
	{"CRC_GPOLY_HIGH_VALUE", CRC_GPOLY_HIGH(1), SHIFT_VALUE(16)},
	{"CRC_GPOLYLL_GPOLYLL_MASK", CRC_GPOLYLL_GPOLYLL_MASK, MASK(0,8)},
	{"CRC_GPOLYLL_GPOLYLL_SHIFT", CRC_GPOLYLL_GPOLYLL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYLL_GPOLYLL_VALUE", CRC_GPOLYLL_GPOLYLL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYL_GPOLYL_MASK", CRC_GPOLYL_GPOLYL_MASK, MASK(0,16)},
	{"CRC_GPOLYL_GPOLYL_SHIFT", CRC_GPOLYL_GPOLYL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYL_GPOLYL_VALUE", CRC_GPOLYL_GPOLYL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYLU_GPOLYLU_MASK", CRC_GPOLYLU_GPOLYLU_MASK, MASK(0,8)},
	{"CRC_GPOLYLU_GPOLYLU_SHIFT", CRC_GPOLYLU_GPOLYLU_SHIFT, SHIFT(0)},
	{"CRC_GPOLYLU_GPOLYLU_VALUE", CRC_GPOLYLU_GPOLYLU(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYH_GPOLYH_MASK", CRC_GPOLYH_GPOLYH_MASK, MASK(0,16)},
	{"CRC_GPOLYH_GPOLYH_SHIFT", CRC_GPOLYH_GPOLYH_SHIFT, SHIFT(0)},
	{"CRC_GPOLYH_GPOLYH_VALUE", CRC_GPOLYH_GPOLYH(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYHL_GPOLYHL_MASK", CRC_GPOLYHL_GPOLYHL_MASK, MASK(0,8)},
	{"CRC_GPOLYHL_GPOLYHL_SHIFT", CRC_GPOLYHL_GPOLYHL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYHL_GPOLYHL_VALUE", CRC_GPOLYHL_GPOLYHL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYHU_GPOLYHU_MASK", CRC_GPOLYHU_GPOLYHU_MASK, MASK(0,8)},
	{"CRC_GPOLYHU_GPOLYHU_SHIFT", CRC_GPOLYHU_GPOLYHU_SHIFT, SHIFT(0)},
	{"CRC_GPOLYHU_GPOLYHU_VALUE", CRC_GPOLYHU_GPOLYHU(1), SHIFT_VALUE(0)},
	{"CRC_CTRL_TCRC_MASK", CRC_CTRL_TCRC_MASK, MASK(24,1)},
	{"CRC_CTRL_TCRC_SHIFT", CRC_CTRL_TCRC_SHIFT, SHIFT(24)},
	{"CRC_CTRL_WAS_MASK", CRC_CTRL_WAS_MASK, MASK(25,1)},
	{"CRC_CTRL_WAS_SHIFT", CRC_CTRL_WAS_SHIFT, SHIFT(25)},
	{"CRC_CTRL_FXOR_MASK", CRC_CTRL_FXOR_MASK, MASK(26,1)},
	{"CRC_CTRL_FXOR_SHIFT", CRC_CTRL_FXOR_SHIFT, SHIFT(26)},
	{"CRC_CTRL_TOTR_MASK", CRC_CTRL_TOTR_MASK, MASK(28,2)},
	{"CRC_CTRL_TOTR_SHIFT", CRC_CTRL_TOTR_SHIFT, SHIFT(28)},
	{"CRC_CTRL_TOTR_VALUE", CRC_CTRL_TOTR(1), SHIFT_VALUE(28)},
	{"CRC_CTRL_TOT_MASK", CRC_CTRL_TOT_MASK, MASK(30,2)},
	{"CRC_CTRL_TOT_SHIFT", CRC_CTRL_TOT_SHIFT, SHIFT(30)},
	{"CRC_CTRL_TOT_VALUE", CRC_CTRL_TOT(1), SHIFT_VALUE(30)},
	{"CRC_CTRLHU_TCRC_MASK", CRC_CTRLHU_TCRC_MASK, MASK(0,1)},
	{"CRC_CTRLHU_TCRC_SHIFT", CRC_CTRLHU_TCRC_SHIFT, SHIFT(0)},
	{"CRC_CTRLHU_WAS_MASK", CRC_CTRLHU_WAS_MASK, MASK(1,1)},
	{"CRC_CTRLHU_WAS_SHIFT", CRC_CTRLHU_WAS_SHIFT, SHIFT(1)},
	{"CRC_CTRLHU_FXOR_MASK", CRC_CTRLHU_FXOR_MASK, MASK(2,1)},
	{"CRC_CTRLHU_FXOR_SHIFT", CRC_CTRLHU_FXOR_SHIFT, SHIFT(2)},
	{"CRC_CTRLHU_TOTR_MASK", CRC_CTRLHU_TOTR_MASK, MASK(4,2)},
	{"CRC_CTRLHU_TOTR_SHIFT", CRC_CTRLHU_TOTR_SHIFT, SHIFT(4)},
	{"CRC_CTRLHU_TOTR_VALUE", CRC_CTRLHU_TOTR(1), SHIFT_VALUE(4)},
	{"CRC_CTRLHU_TOT_MASK", CRC_CTRLHU_TOT_MASK, MASK(6,2)},
	{"CRC_CTRLHU_TOT_SHIFT", CRC_CTRLHU_TOT_SHIFT, SHIFT(6)},
	{"CRC_CTRLHU_TOT_VALUE", CRC_CTRLHU_TOT(1), SHIFT_VALUE(6)},
	{"USBDCD_CONTROL_IACK_MASK", USBDCD_CONTROL_IACK_MASK, MASK(0,1)},
	{"USBDCD_CONTROL_IACK_SHIFT", USBDCD_CONTROL_IACK_SHIFT, SHIFT(0)},
	{"USBDCD_CONTROL_IF_MASK", USBDCD_CONTROL_IF_MASK, MASK(8,1)},
	{"USBDCD_CONTROL_IF_SHIFT", USBDCD_CONTROL_IF_SHIFT, SHIFT(8)},
	{"USBDCD_CONTROL_IE_MASK", USBDCD_CONTROL_IE_MASK, MASK(16,1)},
	{"USBDCD_CONTROL_IE_SHIFT", USBDCD_CONTROL_IE_SHIFT, SHIFT(16)},
	{"USBDCD_CONTROL_BC12_MASK", USBDCD_CONTROL_BC12_MASK, MASK(17,1)},
	{"USBDCD_CONTROL_BC12_SHIFT", USBDCD_CONTROL_BC12_SHIFT, SHIFT(17)},
	{"USBDCD_CONTROL_START_MASK", USBDCD_CONTROL_START_MASK, MASK(24,1)},
	{"USBDCD_CONTROL_START_SHIFT", USBDCD_CONTROL_START_SHIFT, SHIFT(24)},
	{"USBDCD_CONTROL_SR_MASK", USBDCD_CONTROL_SR_MASK, MASK(25,1)},
	{"USBDCD_CONTROL_SR_SHIFT", USBDCD_CONTROL_SR_SHIFT, SHIFT(25)},
	{"USBDCD_CLOCK_CLOCK_UNIT_MASK", USBDCD_CLOCK_CLOCK_UNIT_MASK, MASK(0,1)},
	{"USBDCD_CLOCK_CLOCK_UNIT_SHIFT", USBDCD_CLOCK_CLOCK_UNIT_SHIFT, SHIFT(0)},
	{"USBDCD_CLOCK_CLOCK_SPEED_MASK", USBDCD_CLOCK_CLOCK_SPEED_MASK, MASK(2,10)},
	{"USBDCD_CLOCK_CLOCK_SPEED_SHIFT", USBDCD_CLOCK_CLOCK_SPEED_SHIFT, SHIFT(2)},
	{"USBDCD_CLOCK_CLOCK_SPEED_VALUE", USBDCD_CLOCK_CLOCK_SPEED(1), SHIFT_VALUE(2)},
	{"USBDCD_STATUS_SEQ_RES_MASK", USBDCD_STATUS_SEQ_RES_MASK, MASK(16,2)},
	{"USBDCD_STATUS_SEQ_RES_SHIFT", USBDCD_STATUS_SEQ_RES_SHIFT, SHIFT(16)},
	{"USBDCD_STATUS_SEQ_RES_VALUE", USBDCD_STATUS_SEQ_RES(1), SHIFT_VALUE(16)},
	{"USBDCD_STATUS_SEQ_STAT_MASK", USBDCD_STATUS_SEQ_STAT_MASK, MASK(18,2)},
	{"USBDCD_STATUS_SEQ_STAT_SHIFT", USBDCD_STATUS_SEQ_STAT_SHIFT, SHIFT(18)},
	{"USBDCD_STATUS_SEQ_STAT_VALUE", USBDCD_STATUS_SEQ_STAT(1), SHIFT_VALUE(18)},
	{"USBDCD_STATUS_ERR_MASK", USBDCD_STATUS_ERR_MASK, MASK(20,1)},
	{"USBDCD_STATUS_ERR_SHIFT", USBDCD_STATUS_ERR_SHIFT, SHIFT(20)},
	{"USBDCD_STATUS_TO_MASK", USBDCD_STATUS_TO_MASK, MASK(21,1)},
	{"USBDCD_STATUS_TO_SHIFT", USBDCD_STATUS_TO_SHIFT, SHIFT(21)},
	{"USBDCD_STATUS_ACTIVE_MASK", USBDCD_STATUS_ACTIVE_MASK, MASK(22,1)},
	{"USBDCD_STATUS_ACTIVE_SHIFT", USBDCD_STATUS_ACTIVE_SHIFT, SHIFT(22)},
	{"USBDCD_TIMER0_TUNITCON_MASK", USBDCD_TIMER0_TUNITCON_MASK, MASK(0,12)},
	{"USBDCD_TIMER0_TUNITCON_SHIFT", USBDCD_TIMER0_TUNITCON_SHIFT, SHIFT(0)},
	{"USBDCD_TIMER0_TUNITCON_VALUE", USBDCD_TIMER0_TUNITCON(1), SHIFT_VALUE(0)},
	{"USBDCD_TIMER0_TSEQ_INIT_MASK", USBDCD_TIMER0_TSEQ_INIT_MASK, MASK(16,10)},
	{"USBDCD_TIMER0_TSEQ_INIT_SHIFT", USBDCD_TIMER0_TSEQ_INIT_SHIFT, SHIFT(16)},
	{"USBDCD_TIMER0_TSEQ_INIT_VALUE", USBDCD_TIMER0_TSEQ_INIT(1), SHIFT_VALUE(16)},
	{"USBDCD_TIMER1_TVDPSRC_ON_MASK", USBDCD_TIMER1_TVDPSRC_ON_MASK, MASK(0,10)},
	{"USBDCD_TIMER1_TVDPSRC_ON_SHIFT", USBDCD_TIMER1_TVDPSRC_ON_SHIFT, SHIFT(0)},
	{"USBDCD_TIMER1_TVDPSRC_ON_VALUE", USBDCD_TIMER1_TVDPSRC_ON(1), SHIFT_VALUE(0)},
	{"USBDCD_TIMER1_TDCD_DBNC_MASK", USBDCD_TIMER1_TDCD_DBNC_MASK, MASK(16,10)},
	{"USBDCD_TIMER1_TDCD_DBNC_SHIFT", USBDCD_TIMER1_TDCD_DBNC_SHIFT, SHIFT(16)},
	{"USBDCD_TIMER1_TDCD_DBNC_VALUE", USBDCD_TIMER1_TDCD_DBNC(1), SHIFT_VALUE(16)},
	{"USBDCD_TIMER2_BC11_CHECK_DM_MASK", USBDCD_TIMER2_BC11_CHECK_DM_MASK, MASK(0,4)},
	{"USBDCD_TIMER2_BC11_CHECK_DM_SHIFT", USBDCD_TIMER2_BC11_CHECK_DM_SHIFT, SHIFT(0)},
	{"USBDCD_TIMER2_BC11_CHECK_DM_VALUE", USBDCD_TIMER2_BC11_CHECK_DM(1), SHIFT_VALUE(0)},
	{"USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK", USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK, MASK(16,10)},
	{"USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT", USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT, SHIFT(16)},
	{"USBDCD_TIMER2_BC11_TVDPSRC_CON_VALUE", USBDCD_TIMER2_BC11_TVDPSRC_CON(1), SHIFT_VALUE(16)},
	{"USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK", USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK, MASK(0,10)},
	{"USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT", USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT, SHIFT(0)},
	{"USBDCD_TIMER2_BC12_TVDMSRC_ON_VALUE", USBDCD_TIMER2_BC12_TVDMSRC_ON(1), SHIFT_VALUE(0)},
	{"USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK", USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK, MASK(16,10)},
	{"USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT", USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT, SHIFT(16)},
	{"USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_VALUE", USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD(1), SHIFT_VALUE(16)},
	{"ADC_SC1_ADCH_MASK", ADC_SC1_ADCH_MASK, MASK(0,5)},
	{"ADC_SC1_ADCH_SHIFT", ADC_SC1_ADCH_SHIFT, SHIFT(0)},
	{"ADC_SC1_ADCH_VALUE", ADC_SC1_ADCH(1), SHIFT_VALUE(0)},
	{"ADC_SC1_DIFF_MASK", ADC_SC1_DIFF_MASK, MASK(5,1)},
	{"ADC_SC1_DIFF_SHIFT", ADC_SC1_DIFF_SHIFT, SHIFT(5)},
	{"ADC_SC1_AIEN_MASK", ADC_SC1_AIEN_MASK, MASK(6,1)},
	{"ADC_SC1_AIEN_SHIFT", ADC_SC1_AIEN_SHIFT, SHIFT(6)},
	{"ADC_SC1_COCO_MASK", ADC_SC1_COCO_MASK, MASK(7,1)},
	{"ADC_SC1_COCO_SHIFT", ADC_SC1_COCO_SHIFT, SHIFT(7)},
	{"ADC_CFG1_ADICLK_MASK", ADC_CFG1_ADICLK_MASK, MASK(0,2)},
	{"ADC_CFG1_ADICLK_SHIFT", ADC_CFG1_ADICLK_SHIFT, SHIFT(0)},
	{"ADC_CFG1_ADICLK_VALUE", ADC_CFG1_ADICLK(1), SHIFT_VALUE(0)},
	{"ADC_CFG1_MODE_MASK", ADC_CFG1_MODE_MASK, MASK(2,2)},
	{"ADC_CFG1_MODE_SHIFT", ADC_CFG1_MODE_SHIFT, SHIFT(2)},
	{"ADC_CFG1_MODE_VALUE", ADC_CFG1_MODE(1), SHIFT_VALUE(2)},
	{"ADC_CFG1_ADLSMP_MASK", ADC_CFG1_ADLSMP_MASK, MASK(4,1)},
	{"ADC_CFG1_ADLSMP_SHIFT", ADC_CFG1_ADLSMP_SHIFT, SHIFT(4)},
	{"ADC_CFG1_ADIV_MASK", ADC_CFG1_ADIV_MASK, MASK(5,2)},
	{"ADC_CFG1_ADIV_SHIFT", ADC_CFG1_ADIV_SHIFT, SHIFT(5)},
	{"ADC_CFG1_ADIV_VALUE", ADC_CFG1_ADIV(1), SHIFT_VALUE(5)},
	{"ADC_CFG1_ADLPC_MASK", ADC_CFG1_ADLPC_MASK, MASK(7,1)},
	{"ADC_CFG1_ADLPC_SHIFT", ADC_CFG1_ADLPC_SHIFT, SHIFT(7)},
	{"ADC_CFG2_ADLSTS_MASK", ADC_CFG2_ADLSTS_MASK, MASK(0,2)},
	{"ADC_CFG2_ADLSTS_SHIFT", ADC_CFG2_ADLSTS_SHIFT, SHIFT(0)},
	{"ADC_CFG2_ADLSTS_VALUE", ADC_CFG2_ADLSTS(1), SHIFT_VALUE(0)},
	{"ADC_CFG2_ADHSC_MASK", ADC_CFG2_ADHSC_MASK, MASK(2,1)},
	{"ADC_CFG2_ADHSC_SHIFT", ADC_CFG2_ADHSC_SHIFT, SHIFT(2)},
	{"ADC_CFG2_ADACKEN_MASK", ADC_CFG2_ADACKEN_MASK, MASK(3,1)},
	{"ADC_CFG2_ADACKEN_SHIFT", ADC_CFG2_ADACKEN_SHIFT, SHIFT(3)},
	{"ADC_CFG2_MUXSEL_MASK", ADC_CFG2_MUXSEL_MASK, MASK(4,1)},
	{"ADC_CFG2_MUXSEL_SHIFT", ADC_CFG2_MUXSEL_SHIFT, SHIFT(4)},
	{"ADC_R_D_MASK", ADC_R_D_MASK, MASK(0,16)},
	{"ADC_R_D_SHIFT", ADC_R_D_SHIFT, SHIFT(0)},
	{"ADC_R_D_VALUE", ADC_R_D(1), SHIFT_VALUE(0)},
	{"ADC_CV1_CV_MASK", ADC_CV1_CV_MASK, MASK(0,16)},
	{"ADC_CV1_CV_SHIFT", ADC_CV1_CV_SHIFT, SHIFT(0)},
	{"ADC_CV1_CV_VALUE", ADC_CV1_CV(1), SHIFT_VALUE(0)},
	{"ADC_CV2_CV_MASK", ADC_CV2_CV_MASK, MASK(0,16)},
	{"ADC_CV2_CV_SHIFT", ADC_CV2_CV_SHIFT, SHIFT(0)},
	{"ADC_CV2_CV_VALUE", ADC_CV2_CV(1), SHIFT_VALUE(0)},
	{"ADC_SC2_REFSEL_MASK", ADC_SC2_REFSEL_MASK, MASK(0,2)},
	{"ADC_SC2_REFSEL_SHIFT", ADC_SC2_REFSEL_SHIFT, SHIFT(0)},
	{"ADC_SC2_REFSEL_VALUE", ADC_SC2_REFSEL(1), SHIFT_VALUE(0)},
	{"ADC_SC2_DMAEN_MASK", ADC_SC2_DMAEN_MASK, MASK(2,1)},
	{"ADC_SC2_DMAEN_SHIFT", ADC_SC2_DMAEN_SHIFT, SHIFT(2)},
	{"ADC_SC2_ACREN_MASK", ADC_SC2_ACREN_MASK, MASK(3,1)},
	{"ADC_SC2_ACREN_SHIFT", ADC_SC2_ACREN_SHIFT, SHIFT(3)},
	{"ADC_SC2_ACFGT_MASK", ADC_SC2_ACFGT_MASK, MASK(4,1)},
	{"ADC_SC2_ACFGT_SHIFT", ADC_SC2_ACFGT_SHIFT, SHIFT(4)},
	{"ADC_SC2_ACFE_MASK", ADC_SC2_ACFE_MASK, MASK(5,1)},
	{"ADC_SC2_ACFE_SHIFT", ADC_SC2_ACFE_SHIFT, SHIFT(5)},
	{"ADC_SC2_ADTRG_MASK", ADC_SC2_ADTRG_MASK, MASK(6,1)},
	{"ADC_SC2_ADTRG_SHIFT", ADC_SC2_ADTRG_SHIFT, SHIFT(6)},
	{"ADC_SC2_ADACT_MASK", ADC_SC2_ADACT_MASK, MASK(7,1)},
	{"ADC_SC2_ADACT_SHIFT", ADC_SC2_ADACT_SHIFT, SHIFT(7)},
	{"ADC_SC3_AVGS_MASK", ADC_SC3_AVGS_MASK, MASK(0,2)},
	{"ADC_SC3_AVGS_SHIFT", ADC_SC3_AVGS_SHIFT, SHIFT(0)},
	{"ADC_SC3_AVGS_VALUE", ADC_SC3_AVGS(1), SHIFT_VALUE(0)},
	{"ADC_SC3_AVGE_MASK", ADC_SC3_AVGE_MASK, MASK(2,1)},
	{"ADC_SC3_AVGE_SHIFT", ADC_SC3_AVGE_SHIFT, SHIFT(2)},
	{"ADC_SC3_ADCO_MASK", ADC_SC3_ADCO_MASK, MASK(3,1)},
	{"ADC_SC3_ADCO_SHIFT", ADC_SC3_ADCO_SHIFT, SHIFT(3)},
	{"ADC_SC3_CALF_MASK", ADC_SC3_CALF_MASK, MASK(6,1)},
	{"ADC_SC3_CALF_SHIFT", ADC_SC3_CALF_SHIFT, SHIFT(6)},
	{"ADC_SC3_CAL_MASK", ADC_SC3_CAL_MASK, MASK(7,1)},
	{"ADC_SC3_CAL_SHIFT", ADC_SC3_CAL_SHIFT, SHIFT(7)},
	{"ADC_OFS_OFS_MASK", ADC_OFS_OFS_MASK, MASK(0,16)},
	{"ADC_OFS_OFS_SHIFT", ADC_OFS_OFS_SHIFT, SHIFT(0)},
	{"ADC_OFS_OFS_VALUE", ADC_OFS_OFS(1), SHIFT_VALUE(0)},
	{"ADC_PG_PG_MASK", ADC_PG_PG_MASK, MASK(0,16)},
	{"ADC_PG_PG_SHIFT", ADC_PG_PG_SHIFT, SHIFT(0)},
	{"ADC_PG_PG_VALUE", ADC_PG_PG(1), SHIFT_VALUE(0)},
	{"ADC_MG_MG_MASK", ADC_MG_MG_MASK, MASK(0,16)},
	{"ADC_MG_MG_SHIFT", ADC_MG_MG_SHIFT, SHIFT(0)},
	{"ADC_MG_MG_VALUE", ADC_MG_MG(1), SHIFT_VALUE(0)},
	{"ADC_CLPD_CLPD_MASK", ADC_CLPD_CLPD_MASK, MASK(0,6)},
	{"ADC_CLPD_CLPD_SHIFT", ADC_CLPD_CLPD_SHIFT, SHIFT(0)},
	{"ADC_CLPD_CLPD_VALUE", ADC_CLPD_CLPD(1), SHIFT_VALUE(0)},
	{"ADC_CLPS_CLPS_MASK", ADC_CLPS_CLPS_MASK, MASK(0,6)},
	{"ADC_CLPS_CLPS_SHIFT", ADC_CLPS_CLPS_SHIFT, SHIFT(0)},
	{"ADC_CLPS_CLPS_VALUE", ADC_CLPS_CLPS(1), SHIFT_VALUE(0)},
	{"ADC_CLP4_CLP4_MASK", ADC_CLP4_CLP4_MASK, MASK(0,10)},
	{"ADC_CLP4_CLP4_SHIFT", ADC_CLP4_CLP4_SHIFT, SHIFT(0)},
	{"ADC_CLP4_CLP4_VALUE", ADC_CLP4_CLP4(1), SHIFT_VALUE(0)},
	{"ADC_CLP3_CLP3_MASK", ADC_CLP3_CLP3_MASK, MASK(0,9)},
	{"ADC_CLP3_CLP3_SHIFT", ADC_CLP3_CLP3_SHIFT, SHIFT(0)},
	{"ADC_CLP3_CLP3_VALUE", ADC_CLP3_CLP3(1), SHIFT_VALUE(0)},
	{"ADC_CLP2_CLP2_MASK", ADC_CLP2_CLP2_MASK, MASK(0,8)},
	{"ADC_CLP2_CLP2_SHIFT", ADC_CLP2_CLP2_SHIFT, SHIFT(0)},
	{"ADC_CLP2_CLP2_VALUE", ADC_CLP2_CLP2(1), SHIFT_VALUE(0)},
	{"ADC_CLP1_CLP1_MASK", ADC_CLP1_CLP1_MASK, MASK(0,7)},
	{"ADC_CLP1_CLP1_SHIFT", ADC_CLP1_CLP1_SHIFT, SHIFT(0)},
	{"ADC_CLP1_CLP1_VALUE", ADC_CLP1_CLP1(1), SHIFT_VALUE(0)},
	{"ADC_CLP0_CLP0_MASK", ADC_CLP0_CLP0_MASK, MASK(0,6)},
	{"ADC_CLP0_CLP0_SHIFT", ADC_CLP0_CLP0_SHIFT, SHIFT(0)},
	{"ADC_CLP0_CLP0_VALUE", ADC_CLP0_CLP0(1), SHIFT_VALUE(0)},
	{"ADC_CLMD_CLMD_MASK", ADC_CLMD_CLMD_MASK, MASK(0,6)},
	{"ADC_CLMD_CLMD_SHIFT", ADC_CLMD_CLMD_SHIFT, SHIFT(0)},
	{"ADC_CLMD_CLMD_VALUE", ADC_CLMD_CLMD(1), SHIFT_VALUE(0)},
	{"ADC_CLMS_CLMS_MASK", ADC_CLMS_CLMS_MASK, MASK(0,6)},
	{"ADC_CLMS_CLMS_SHIFT", ADC_CLMS_CLMS_SHIFT, SHIFT(0)},
	{"ADC_CLMS_CLMS_VALUE", ADC_CLMS_CLMS(1), SHIFT_VALUE(0)},
	{"ADC_CLM4_CLM4_MASK", ADC_CLM4_CLM4_MASK, MASK(0,10)},
	{"ADC_CLM4_CLM4_SHIFT", ADC_CLM4_CLM4_SHIFT, SHIFT(0)},
	{"ADC_CLM4_CLM4_VALUE", ADC_CLM4_CLM4(1), SHIFT_VALUE(0)},
	{"ADC_CLM3_CLM3_MASK", ADC_CLM3_CLM3_MASK, MASK(0,9)},
	{"ADC_CLM3_CLM3_SHIFT", ADC_CLM3_CLM3_SHIFT, SHIFT(0)},
	{"ADC_CLM3_CLM3_VALUE", ADC_CLM3_CLM3(1), SHIFT_VALUE(0)},
	{"ADC_CLM2_CLM2_MASK", ADC_CLM2_CLM2_MASK, MASK(0,8)},
	{"ADC_CLM2_CLM2_SHIFT", ADC_CLM2_CLM2_SHIFT, SHIFT(0)},
	{"ADC_CLM2_CLM2_VALUE", ADC_CLM2_CLM2(1), SHIFT_VALUE(0)},
	{"ADC_CLM1_CLM1_MASK", ADC_CLM1_CLM1_MASK, MASK(0,7)},
	{"ADC_CLM1_CLM1_SHIFT", ADC_CLM1_CLM1_SHIFT, SHIFT(0)},
	{"ADC_CLM1_CLM1_VALUE", ADC_CLM1_CLM1(1), SHIFT_VALUE(0)},
	{"ADC_CLM0_CLM0_MASK", ADC_CLM0_CLM0_MASK, MASK(0,6)},
	{"ADC_CLM0_CLM0_SHIFT", ADC_CLM0_CLM0_SHIFT, SHIFT(0)},
	{"ADC_CLM0_CLM0_VALUE", ADC_CLM0_CLM0(1), SHIFT_VALUE(0)},
	{"AIPS_PACRA_TP7_MASK", AIPS_PACRA_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRA_TP7_SHIFT", AIPS_PACRA_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRB_TP7_MASK", AIPS_PACRB_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRB_TP7_SHIFT", AIPS_PACRB_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRC_TP7_MASK", AIPS_PACRC_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRC_TP7_SHIFT", AIPS_PACRC_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRD_TP7_MASK", AIPS_PACRD_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRD_TP7_SHIFT", AIPS_PACRD_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRE_TP7_MASK", AIPS_PACRE_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRE_TP7_SHIFT", AIPS_PACRE_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRF_TP7_MASK", AIPS_PACRF_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRF_TP7_SHIFT", AIPS_PACRF_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRG_TP7_MASK", AIPS_PACRG_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRG_TP7_SHIFT", AIPS_PACRG_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRH_TP7_MASK", AIPS_PACRH_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRH_TP7_SHIFT", AIPS_PACRH_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRI_TP7_MASK", AIPS_PACRI_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRI_TP7_SHIFT", AIPS_PACRI_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRJ_TP7_MASK", AIPS_PACRJ_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRJ_TP7_SHIFT", AIPS_PACRJ_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRK_TP7_MASK", AIPS_PACRK_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRK_TP7_SHIFT", AIPS_PACRK_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRL_TP7_MASK", AIPS_PACRL_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRL_TP7_SHIFT", AIPS_PACRL_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRM_TP7_MASK", AIPS_PACRM_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRM_TP7_SHIFT", AIPS_PACRM_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRN_TP7_MASK", AIPS_PACRN_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRN_TP7_SHIFT", AIPS_PACRN_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRO_TP7_MASK", AIPS_PACRO_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRO_TP7_SHIFT", AIPS_PACRO_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRP_TP7_MASK", AIPS_PACRP_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRP_TP7_SHIFT", AIPS_PACRP_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRA_WP7_MASK", AIPS_PACRA_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRA_WP7_SHIFT", AIPS_PACRA_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRB_WP7_MASK", AIPS_PACRB_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRB_WP7_SHIFT", AIPS_PACRB_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRC_WP7_MASK", AIPS_PACRC_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRC_WP7_SHIFT", AIPS_PACRC_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRD_WP7_MASK", AIPS_PACRD_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRD_WP7_SHIFT", AIPS_PACRD_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRE_WP7_MASK", AIPS_PACRE_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRE_WP7_SHIFT", AIPS_PACRE_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRF_WP7_MASK", AIPS_PACRF_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRF_WP7_SHIFT", AIPS_PACRF_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRG_WP7_MASK", AIPS_PACRG_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRG_WP7_SHIFT", AIPS_PACRG_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRH_WP7_MASK", AIPS_PACRH_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRH_WP7_SHIFT", AIPS_PACRH_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRI_WP7_MASK", AIPS_PACRI_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRI_WP7_SHIFT", AIPS_PACRI_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRJ_WP7_MASK", AIPS_PACRJ_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRJ_WP7_SHIFT", AIPS_PACRJ_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRK_WP7_MASK", AIPS_PACRK_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRK_WP7_SHIFT", AIPS_PACRK_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRL_WP7_MASK", AIPS_PACRL_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRL_WP7_SHIFT", AIPS_PACRL_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRM_WP7_MASK", AIPS_PACRM_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRM_WP7_SHIFT", AIPS_PACRM_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRN_WP7_MASK", AIPS_PACRN_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRN_WP7_SHIFT", AIPS_PACRN_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRO_WP7_MASK", AIPS_PACRO_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRO_WP7_SHIFT", AIPS_PACRO_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRP_WP7_MASK", AIPS_PACRP_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRP_WP7_SHIFT", AIPS_PACRP_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRA_SP7_MASK", AIPS_PACRA_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRA_SP7_SHIFT", AIPS_PACRA_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRB_SP7_MASK", AIPS_PACRB_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRB_SP7_SHIFT", AIPS_PACRB_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRC_SP7_MASK", AIPS_PACRC_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRC_SP7_SHIFT", AIPS_PACRC_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRD_SP7_MASK", AIPS_PACRD_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRD_SP7_SHIFT", AIPS_PACRD_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRE_SP7_MASK", AIPS_PACRE_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRE_SP7_SHIFT", AIPS_PACRE_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRF_SP7_MASK", AIPS_PACRF_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRF_SP7_SHIFT", AIPS_PACRF_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRG_SP7_MASK", AIPS_PACRG_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRG_SP7_SHIFT", AIPS_PACRG_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRH_SP7_MASK", AIPS_PACRH_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRH_SP7_SHIFT", AIPS_PACRH_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRI_SP7_MASK", AIPS_PACRI_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRI_SP7_SHIFT", AIPS_PACRI_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRJ_SP7_MASK", AIPS_PACRJ_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRJ_SP7_SHIFT", AIPS_PACRJ_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRK_SP7_MASK", AIPS_PACRK_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRK_SP7_SHIFT", AIPS_PACRK_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRL_SP7_MASK", AIPS_PACRL_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRL_SP7_SHIFT", AIPS_PACRL_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRM_SP7_MASK", AIPS_PACRM_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRM_SP7_SHIFT", AIPS_PACRM_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRN_SP7_MASK", AIPS_PACRN_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRN_SP7_SHIFT", AIPS_PACRN_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRO_SP7_MASK", AIPS_PACRO_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRO_SP7_SHIFT", AIPS_PACRO_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRP_SP7_MASK", AIPS_PACRP_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRP_SP7_SHIFT", AIPS_PACRP_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRA_TP6_MASK", AIPS_PACRA_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRA_TP6_SHIFT", AIPS_PACRA_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRB_TP6_MASK", AIPS_PACRB_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRB_TP6_SHIFT", AIPS_PACRB_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRC_TP6_MASK", AIPS_PACRC_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRC_TP6_SHIFT", AIPS_PACRC_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRD_TP6_MASK", AIPS_PACRD_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRD_TP6_SHIFT", AIPS_PACRD_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRE_TP6_MASK", AIPS_PACRE_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRE_TP6_SHIFT", AIPS_PACRE_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRF_TP6_MASK", AIPS_PACRF_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRF_TP6_SHIFT", AIPS_PACRF_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRG_TP6_MASK", AIPS_PACRG_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRG_TP6_SHIFT", AIPS_PACRG_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRH_TP6_MASK", AIPS_PACRH_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRH_TP6_SHIFT", AIPS_PACRH_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRI_TP6_MASK", AIPS_PACRI_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRI_TP6_SHIFT", AIPS_PACRI_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRJ_TP6_MASK", AIPS_PACRJ_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRJ_TP6_SHIFT", AIPS_PACRJ_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRK_TP6_MASK", AIPS_PACRK_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRK_TP6_SHIFT", AIPS_PACRK_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRL_TP6_MASK", AIPS_PACRL_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRL_TP6_SHIFT", AIPS_PACRL_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRM_TP6_MASK", AIPS_PACRM_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRM_TP6_SHIFT", AIPS_PACRM_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRN_TP6_MASK", AIPS_PACRN_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRN_TP6_SHIFT", AIPS_PACRN_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRO_TP6_MASK", AIPS_PACRO_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRO_TP6_SHIFT", AIPS_PACRO_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRP_TP6_MASK", AIPS_PACRP_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRP_TP6_SHIFT", AIPS_PACRP_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRA_WP6_MASK", AIPS_PACRA_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRA_WP6_SHIFT", AIPS_PACRA_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRB_WP6_MASK", AIPS_PACRB_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRB_WP6_SHIFT", AIPS_PACRB_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRC_WP6_MASK", AIPS_PACRC_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRC_WP6_SHIFT", AIPS_PACRC_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRD_WP6_MASK", AIPS_PACRD_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRD_WP6_SHIFT", AIPS_PACRD_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRE_WP6_MASK", AIPS_PACRE_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRE_WP6_SHIFT", AIPS_PACRE_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRF_WP6_MASK", AIPS_PACRF_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRF_WP6_SHIFT", AIPS_PACRF_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRG_WP6_MASK", AIPS_PACRG_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRG_WP6_SHIFT", AIPS_PACRG_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRH_WP6_MASK", AIPS_PACRH_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRH_WP6_SHIFT", AIPS_PACRH_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRI_WP6_MASK", AIPS_PACRI_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRI_WP6_SHIFT", AIPS_PACRI_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRJ_WP6_MASK", AIPS_PACRJ_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRJ_WP6_SHIFT", AIPS_PACRJ_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRK_WP6_MASK", AIPS_PACRK_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRK_WP6_SHIFT", AIPS_PACRK_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRL_WP6_MASK", AIPS_PACRL_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRL_WP6_SHIFT", AIPS_PACRL_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRM_WP6_MASK", AIPS_PACRM_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRM_WP6_SHIFT", AIPS_PACRM_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRN_WP6_MASK", AIPS_PACRN_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRN_WP6_SHIFT", AIPS_PACRN_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRO_WP6_MASK", AIPS_PACRO_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRO_WP6_SHIFT", AIPS_PACRO_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRP_WP6_MASK", AIPS_PACRP_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRP_WP6_SHIFT", AIPS_PACRP_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRA_SP6_MASK", AIPS_PACRA_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRA_SP6_SHIFT", AIPS_PACRA_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRB_SP6_MASK", AIPS_PACRB_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRB_SP6_SHIFT", AIPS_PACRB_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRC_SP6_MASK", AIPS_PACRC_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRC_SP6_SHIFT", AIPS_PACRC_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRD_SP6_MASK", AIPS_PACRD_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRD_SP6_SHIFT", AIPS_PACRD_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRE_SP6_MASK", AIPS_PACRE_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRE_SP6_SHIFT", AIPS_PACRE_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRF_SP6_MASK", AIPS_PACRF_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRF_SP6_SHIFT", AIPS_PACRF_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRG_SP6_MASK", AIPS_PACRG_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRG_SP6_SHIFT", AIPS_PACRG_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRH_SP6_MASK", AIPS_PACRH_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRH_SP6_SHIFT", AIPS_PACRH_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRI_SP6_MASK", AIPS_PACRI_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRI_SP6_SHIFT", AIPS_PACRI_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRJ_SP6_MASK", AIPS_PACRJ_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRJ_SP6_SHIFT", AIPS_PACRJ_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRK_SP6_MASK", AIPS_PACRK_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRK_SP6_SHIFT", AIPS_PACRK_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRL_SP6_MASK", AIPS_PACRL_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRL_SP6_SHIFT", AIPS_PACRL_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRM_SP6_MASK", AIPS_PACRM_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRM_SP6_SHIFT", AIPS_PACRM_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRN_SP6_MASK", AIPS_PACRN_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRN_SP6_SHIFT", AIPS_PACRN_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRO_SP6_MASK", AIPS_PACRO_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRO_SP6_SHIFT", AIPS_PACRO_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRP_SP6_MASK", AIPS_PACRP_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRP_SP6_SHIFT", AIPS_PACRP_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRA_TP5_MASK", AIPS_PACRA_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRA_TP5_SHIFT", AIPS_PACRA_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRB_TP5_MASK", AIPS_PACRB_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRB_TP5_SHIFT", AIPS_PACRB_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRC_TP5_MASK", AIPS_PACRC_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRC_TP5_SHIFT", AIPS_PACRC_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRD_TP5_MASK", AIPS_PACRD_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRD_TP5_SHIFT", AIPS_PACRD_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRE_TP5_MASK", AIPS_PACRE_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRE_TP5_SHIFT", AIPS_PACRE_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRF_TP5_MASK", AIPS_PACRF_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRF_TP5_SHIFT", AIPS_PACRF_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRG_TP5_MASK", AIPS_PACRG_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRG_TP5_SHIFT", AIPS_PACRG_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRH_TP5_MASK", AIPS_PACRH_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRH_TP5_SHIFT", AIPS_PACRH_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRI_TP5_MASK", AIPS_PACRI_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRI_TP5_SHIFT", AIPS_PACRI_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRJ_TP5_MASK", AIPS_PACRJ_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRJ_TP5_SHIFT", AIPS_PACRJ_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRK_TP5_MASK", AIPS_PACRK_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRK_TP5_SHIFT", AIPS_PACRK_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRL_TP5_MASK", AIPS_PACRL_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRL_TP5_SHIFT", AIPS_PACRL_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRM_TP5_MASK", AIPS_PACRM_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRM_TP5_SHIFT", AIPS_PACRM_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRN_TP5_MASK", AIPS_PACRN_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRN_TP5_SHIFT", AIPS_PACRN_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRO_TP5_MASK", AIPS_PACRO_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRO_TP5_SHIFT", AIPS_PACRO_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRP_TP5_MASK", AIPS_PACRP_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRP_TP5_SHIFT", AIPS_PACRP_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRA_WP5_MASK", AIPS_PACRA_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRA_WP5_SHIFT", AIPS_PACRA_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRB_WP5_MASK", AIPS_PACRB_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRB_WP5_SHIFT", AIPS_PACRB_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRC_WP5_MASK", AIPS_PACRC_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRC_WP5_SHIFT", AIPS_PACRC_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRD_WP5_MASK", AIPS_PACRD_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRD_WP5_SHIFT", AIPS_PACRD_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRE_WP5_MASK", AIPS_PACRE_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRE_WP5_SHIFT", AIPS_PACRE_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRF_WP5_MASK", AIPS_PACRF_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRF_WP5_SHIFT", AIPS_PACRF_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRG_WP5_MASK", AIPS_PACRG_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRG_WP5_SHIFT", AIPS_PACRG_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRH_WP5_MASK", AIPS_PACRH_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRH_WP5_SHIFT", AIPS_PACRH_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRI_WP5_MASK", AIPS_PACRI_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRI_WP5_SHIFT", AIPS_PACRI_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRJ_WP5_MASK", AIPS_PACRJ_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRJ_WP5_SHIFT", AIPS_PACRJ_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRK_WP5_MASK", AIPS_PACRK_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRK_WP5_SHIFT", AIPS_PACRK_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRL_WP5_MASK", AIPS_PACRL_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRL_WP5_SHIFT", AIPS_PACRL_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRM_WP5_MASK", AIPS_PACRM_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRM_WP5_SHIFT", AIPS_PACRM_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRN_WP5_MASK", AIPS_PACRN_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRN_WP5_SHIFT", AIPS_PACRN_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRO_WP5_MASK", AIPS_PACRO_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRO_WP5_SHIFT", AIPS_PACRO_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRP_WP5_MASK", AIPS_PACRP_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRP_WP5_SHIFT", AIPS_PACRP_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRA_SP5_MASK", AIPS_PACRA_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRA_SP5_SHIFT", AIPS_PACRA_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRB_SP5_MASK", AIPS_PACRB_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRB_SP5_SHIFT", AIPS_PACRB_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRC_SP5_MASK", AIPS_PACRC_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRC_SP5_SHIFT", AIPS_PACRC_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRD_SP5_MASK", AIPS_PACRD_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRD_SP5_SHIFT", AIPS_PACRD_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRE_SP5_MASK", AIPS_PACRE_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRE_SP5_SHIFT", AIPS_PACRE_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRF_SP5_MASK", AIPS_PACRF_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRF_SP5_SHIFT", AIPS_PACRF_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRG_SP5_MASK", AIPS_PACRG_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRG_SP5_SHIFT", AIPS_PACRG_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRH_SP5_MASK", AIPS_PACRH_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRH_SP5_SHIFT", AIPS_PACRH_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRI_SP5_MASK", AIPS_PACRI_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRI_SP5_SHIFT", AIPS_PACRI_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRJ_SP5_MASK", AIPS_PACRJ_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRJ_SP5_SHIFT", AIPS_PACRJ_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRK_SP5_MASK", AIPS_PACRK_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRK_SP5_SHIFT", AIPS_PACRK_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRL_SP5_MASK", AIPS_PACRL_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRL_SP5_SHIFT", AIPS_PACRL_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRM_SP5_MASK", AIPS_PACRM_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRM_SP5_SHIFT", AIPS_PACRM_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRN_SP5_MASK", AIPS_PACRN_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRN_SP5_SHIFT", AIPS_PACRN_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRO_SP5_MASK", AIPS_PACRO_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRO_SP5_SHIFT", AIPS_PACRO_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRP_SP5_MASK", AIPS_PACRP_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRP_SP5_SHIFT", AIPS_PACRP_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRA_TP4_MASK", AIPS_PACRA_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRA_TP4_SHIFT", AIPS_PACRA_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRB_TP4_MASK", AIPS_PACRB_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRB_TP4_SHIFT", AIPS_PACRB_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRC_TP4_MASK", AIPS_PACRC_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRC_TP4_SHIFT", AIPS_PACRC_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRD_TP4_MASK", AIPS_PACRD_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRD_TP4_SHIFT", AIPS_PACRD_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRE_TP4_MASK", AIPS_PACRE_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRE_TP4_SHIFT", AIPS_PACRE_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRF_TP4_MASK", AIPS_PACRF_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRF_TP4_SHIFT", AIPS_PACRF_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRG_TP4_MASK", AIPS_PACRG_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRG_TP4_SHIFT", AIPS_PACRG_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRH_TP4_MASK", AIPS_PACRH_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRH_TP4_SHIFT", AIPS_PACRH_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRI_TP4_MASK", AIPS_PACRI_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRI_TP4_SHIFT", AIPS_PACRI_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRJ_TP4_MASK", AIPS_PACRJ_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRJ_TP4_SHIFT", AIPS_PACRJ_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRK_TP4_MASK", AIPS_PACRK_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRK_TP4_SHIFT", AIPS_PACRK_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRL_TP4_MASK", AIPS_PACRL_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRL_TP4_SHIFT", AIPS_PACRL_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRM_TP4_MASK", AIPS_PACRM_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRM_TP4_SHIFT", AIPS_PACRM_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRN_TP4_MASK", AIPS_PACRN_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRN_TP4_SHIFT", AIPS_PACRN_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRO_TP4_MASK", AIPS_PACRO_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRO_TP4_SHIFT", AIPS_PACRO_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRP_TP4_MASK", AIPS_PACRP_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRP_TP4_SHIFT", AIPS_PACRP_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRA_WP4_MASK", AIPS_PACRA_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRA_WP4_SHIFT", AIPS_PACRA_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRB_WP4_MASK", AIPS_PACRB_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRB_WP4_SHIFT", AIPS_PACRB_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRC_WP4_MASK", AIPS_PACRC_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRC_WP4_SHIFT", AIPS_PACRC_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRD_WP4_MASK", AIPS_PACRD_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRD_WP4_SHIFT", AIPS_PACRD_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRE_WP4_MASK", AIPS_PACRE_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRE_WP4_SHIFT", AIPS_PACRE_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRF_WP4_MASK", AIPS_PACRF_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRF_WP4_SHIFT", AIPS_PACRF_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRG_WP4_MASK", AIPS_PACRG_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRG_WP4_SHIFT", AIPS_PACRG_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRH_WP4_MASK", AIPS_PACRH_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRH_WP4_SHIFT", AIPS_PACRH_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRI_WP4_MASK", AIPS_PACRI_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRI_WP4_SHIFT", AIPS_PACRI_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRJ_WP4_MASK", AIPS_PACRJ_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRJ_WP4_SHIFT", AIPS_PACRJ_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRK_WP4_MASK", AIPS_PACRK_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRK_WP4_SHIFT", AIPS_PACRK_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRL_WP4_MASK", AIPS_PACRL_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRL_WP4_SHIFT", AIPS_PACRL_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRM_WP4_MASK", AIPS_PACRM_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRM_WP4_SHIFT", AIPS_PACRM_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRN_WP4_MASK", AIPS_PACRN_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRN_WP4_SHIFT", AIPS_PACRN_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRO_WP4_MASK", AIPS_PACRO_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRO_WP4_SHIFT", AIPS_PACRO_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRP_WP4_MASK", AIPS_PACRP_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRP_WP4_SHIFT", AIPS_PACRP_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRA_SP4_MASK", AIPS_PACRA_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRA_SP4_SHIFT", AIPS_PACRA_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRB_SP4_MASK", AIPS_PACRB_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRB_SP4_SHIFT", AIPS_PACRB_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRC_SP4_MASK", AIPS_PACRC_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRC_SP4_SHIFT", AIPS_PACRC_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRD_SP4_MASK", AIPS_PACRD_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRD_SP4_SHIFT", AIPS_PACRD_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRE_SP4_MASK", AIPS_PACRE_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRE_SP4_SHIFT", AIPS_PACRE_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRF_SP4_MASK", AIPS_PACRF_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRF_SP4_SHIFT", AIPS_PACRF_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRG_SP4_MASK", AIPS_PACRG_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRG_SP4_SHIFT", AIPS_PACRG_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRH_SP4_MASK", AIPS_PACRH_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRH_SP4_SHIFT", AIPS_PACRH_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRI_SP4_MASK", AIPS_PACRI_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRI_SP4_SHIFT", AIPS_PACRI_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRJ_SP4_MASK", AIPS_PACRJ_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRJ_SP4_SHIFT", AIPS_PACRJ_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRK_SP4_MASK", AIPS_PACRK_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRK_SP4_SHIFT", AIPS_PACRK_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRL_SP4_MASK", AIPS_PACRL_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRL_SP4_SHIFT", AIPS_PACRL_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRM_SP4_MASK", AIPS_PACRM_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRM_SP4_SHIFT", AIPS_PACRM_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRN_SP4_MASK", AIPS_PACRN_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRN_SP4_SHIFT", AIPS_PACRN_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRO_SP4_MASK", AIPS_PACRO_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRO_SP4_SHIFT", AIPS_PACRO_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRP_SP4_MASK", AIPS_PACRP_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRP_SP4_SHIFT", AIPS_PACRP_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRA_TP3_MASK", AIPS_PACRA_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRA_TP3_SHIFT", AIPS_PACRA_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRB_TP3_MASK", AIPS_PACRB_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRB_TP3_SHIFT", AIPS_PACRB_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRC_TP3_MASK", AIPS_PACRC_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRC_TP3_SHIFT", AIPS_PACRC_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRD_TP3_MASK", AIPS_PACRD_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRD_TP3_SHIFT", AIPS_PACRD_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRE_TP3_MASK", AIPS_PACRE_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRE_TP3_SHIFT", AIPS_PACRE_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRF_TP3_MASK", AIPS_PACRF_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRF_TP3_SHIFT", AIPS_PACRF_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRG_TP3_MASK", AIPS_PACRG_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRG_TP3_SHIFT", AIPS_PACRG_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRH_TP3_MASK", AIPS_PACRH_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRH_TP3_SHIFT", AIPS_PACRH_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRI_TP3_MASK", AIPS_PACRI_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRI_TP3_SHIFT", AIPS_PACRI_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRJ_TP3_MASK", AIPS_PACRJ_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRJ_TP3_SHIFT", AIPS_PACRJ_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRK_TP3_MASK", AIPS_PACRK_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRK_TP3_SHIFT", AIPS_PACRK_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRL_TP3_MASK", AIPS_PACRL_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRL_TP3_SHIFT", AIPS_PACRL_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRM_TP3_MASK", AIPS_PACRM_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRM_TP3_SHIFT", AIPS_PACRM_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRN_TP3_MASK", AIPS_PACRN_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRN_TP3_SHIFT", AIPS_PACRN_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRO_TP3_MASK", AIPS_PACRO_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRO_TP3_SHIFT", AIPS_PACRO_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRP_TP3_MASK", AIPS_PACRP_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRP_TP3_SHIFT", AIPS_PACRP_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRA_WP3_MASK", AIPS_PACRA_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRA_WP3_SHIFT", AIPS_PACRA_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRB_WP3_MASK", AIPS_PACRB_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRB_WP3_SHIFT", AIPS_PACRB_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRC_WP3_MASK", AIPS_PACRC_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRC_WP3_SHIFT", AIPS_PACRC_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRD_WP3_MASK", AIPS_PACRD_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRD_WP3_SHIFT", AIPS_PACRD_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRE_WP3_MASK", AIPS_PACRE_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRE_WP3_SHIFT", AIPS_PACRE_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRF_WP3_MASK", AIPS_PACRF_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRF_WP3_SHIFT", AIPS_PACRF_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRG_WP3_MASK", AIPS_PACRG_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRG_WP3_SHIFT", AIPS_PACRG_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRH_WP3_MASK", AIPS_PACRH_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRH_WP3_SHIFT", AIPS_PACRH_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRI_WP3_MASK", AIPS_PACRI_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRI_WP3_SHIFT", AIPS_PACRI_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRJ_WP3_MASK", AIPS_PACRJ_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRJ_WP3_SHIFT", AIPS_PACRJ_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRK_WP3_MASK", AIPS_PACRK_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRK_WP3_SHIFT", AIPS_PACRK_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRL_WP3_MASK", AIPS_PACRL_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRL_WP3_SHIFT", AIPS_PACRL_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRM_WP3_MASK", AIPS_PACRM_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRM_WP3_SHIFT", AIPS_PACRM_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRN_WP3_MASK", AIPS_PACRN_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRN_WP3_SHIFT", AIPS_PACRN_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRO_WP3_MASK", AIPS_PACRO_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRO_WP3_SHIFT", AIPS_PACRO_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRP_WP3_MASK", AIPS_PACRP_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRP_WP3_SHIFT", AIPS_PACRP_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRA_SP3_MASK", AIPS_PACRA_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRA_SP3_SHIFT", AIPS_PACRA_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRB_SP3_MASK", AIPS_PACRB_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRB_SP3_SHIFT", AIPS_PACRB_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRC_SP3_MASK", AIPS_PACRC_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRC_SP3_SHIFT", AIPS_PACRC_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRD_SP3_MASK", AIPS_PACRD_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRD_SP3_SHIFT", AIPS_PACRD_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRE_SP3_MASK", AIPS_PACRE_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRE_SP3_SHIFT", AIPS_PACRE_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRF_SP3_MASK", AIPS_PACRF_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRF_SP3_SHIFT", AIPS_PACRF_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRG_SP3_MASK", AIPS_PACRG_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRG_SP3_SHIFT", AIPS_PACRG_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRH_SP3_MASK", AIPS_PACRH_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRH_SP3_SHIFT", AIPS_PACRH_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRI_SP3_MASK", AIPS_PACRI_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRI_SP3_SHIFT", AIPS_PACRI_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRJ_SP3_MASK", AIPS_PACRJ_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRJ_SP3_SHIFT", AIPS_PACRJ_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRK_SP3_MASK", AIPS_PACRK_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRK_SP3_SHIFT", AIPS_PACRK_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRL_SP3_MASK", AIPS_PACRL_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRL_SP3_SHIFT", AIPS_PACRL_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRM_SP3_MASK", AIPS_PACRM_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRM_SP3_SHIFT", AIPS_PACRM_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRN_SP3_MASK", AIPS_PACRN_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRN_SP3_SHIFT", AIPS_PACRN_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRO_SP3_MASK", AIPS_PACRO_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRO_SP3_SHIFT", AIPS_PACRO_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRP_SP3_MASK", AIPS_PACRP_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRP_SP3_SHIFT", AIPS_PACRP_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRA_TP2_MASK", AIPS_PACRA_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRA_TP2_SHIFT", AIPS_PACRA_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRB_TP2_MASK", AIPS_PACRB_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRB_TP2_SHIFT", AIPS_PACRB_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRC_TP2_MASK", AIPS_PACRC_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRC_TP2_SHIFT", AIPS_PACRC_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRD_TP2_MASK", AIPS_PACRD_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRD_TP2_SHIFT", AIPS_PACRD_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRE_TP2_MASK", AIPS_PACRE_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRE_TP2_SHIFT", AIPS_PACRE_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRF_TP2_MASK", AIPS_PACRF_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRF_TP2_SHIFT", AIPS_PACRF_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRG_TP2_MASK", AIPS_PACRG_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRG_TP2_SHIFT", AIPS_PACRG_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRH_TP2_MASK", AIPS_PACRH_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRH_TP2_SHIFT", AIPS_PACRH_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRI_TP2_MASK", AIPS_PACRI_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRI_TP2_SHIFT", AIPS_PACRI_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRJ_TP2_MASK", AIPS_PACRJ_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRJ_TP2_SHIFT", AIPS_PACRJ_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRK_TP2_MASK", AIPS_PACRK_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRK_TP2_SHIFT", AIPS_PACRK_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRL_TP2_MASK", AIPS_PACRL_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRL_TP2_SHIFT", AIPS_PACRL_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRM_TP2_MASK", AIPS_PACRM_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRM_TP2_SHIFT", AIPS_PACRM_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRN_TP2_MASK", AIPS_PACRN_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRN_TP2_SHIFT", AIPS_PACRN_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRO_TP2_MASK", AIPS_PACRO_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRO_TP2_SHIFT", AIPS_PACRO_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRP_TP2_MASK", AIPS_PACRP_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRP_TP2_SHIFT", AIPS_PACRP_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRA_WP2_MASK", AIPS_PACRA_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRA_WP2_SHIFT", AIPS_PACRA_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRB_WP2_MASK", AIPS_PACRB_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRB_WP2_SHIFT", AIPS_PACRB_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRC_WP2_MASK", AIPS_PACRC_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRC_WP2_SHIFT", AIPS_PACRC_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRD_WP2_MASK", AIPS_PACRD_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRD_WP2_SHIFT", AIPS_PACRD_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRE_WP2_MASK", AIPS_PACRE_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRE_WP2_SHIFT", AIPS_PACRE_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRF_WP2_MASK", AIPS_PACRF_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRF_WP2_SHIFT", AIPS_PACRF_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRG_WP2_MASK", AIPS_PACRG_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRG_WP2_SHIFT", AIPS_PACRG_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRH_WP2_MASK", AIPS_PACRH_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRH_WP2_SHIFT", AIPS_PACRH_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRI_WP2_MASK", AIPS_PACRI_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRI_WP2_SHIFT", AIPS_PACRI_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRJ_WP2_MASK", AIPS_PACRJ_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRJ_WP2_SHIFT", AIPS_PACRJ_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRK_WP2_MASK", AIPS_PACRK_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRK_WP2_SHIFT", AIPS_PACRK_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRL_WP2_MASK", AIPS_PACRL_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRL_WP2_SHIFT", AIPS_PACRL_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRM_WP2_MASK", AIPS_PACRM_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRM_WP2_SHIFT", AIPS_PACRM_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRN_WP2_MASK", AIPS_PACRN_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRN_WP2_SHIFT", AIPS_PACRN_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRO_WP2_MASK", AIPS_PACRO_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRO_WP2_SHIFT", AIPS_PACRO_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRP_WP2_MASK", AIPS_PACRP_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRP_WP2_SHIFT", AIPS_PACRP_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRA_SP2_MASK", AIPS_PACRA_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRA_SP2_SHIFT", AIPS_PACRA_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRB_SP2_MASK", AIPS_PACRB_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRB_SP2_SHIFT", AIPS_PACRB_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRC_SP2_MASK", AIPS_PACRC_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRC_SP2_SHIFT", AIPS_PACRC_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRD_SP2_MASK", AIPS_PACRD_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRD_SP2_SHIFT", AIPS_PACRD_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRE_SP2_MASK", AIPS_PACRE_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRE_SP2_SHIFT", AIPS_PACRE_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRF_SP2_MASK", AIPS_PACRF_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRF_SP2_SHIFT", AIPS_PACRF_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRG_SP2_MASK", AIPS_PACRG_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRG_SP2_SHIFT", AIPS_PACRG_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRH_SP2_MASK", AIPS_PACRH_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRH_SP2_SHIFT", AIPS_PACRH_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRI_SP2_MASK", AIPS_PACRI_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRI_SP2_SHIFT", AIPS_PACRI_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRJ_SP2_MASK", AIPS_PACRJ_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRJ_SP2_SHIFT", AIPS_PACRJ_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRK_SP2_MASK", AIPS_PACRK_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRK_SP2_SHIFT", AIPS_PACRK_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRL_SP2_MASK", AIPS_PACRL_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRL_SP2_SHIFT", AIPS_PACRL_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRM_SP2_MASK", AIPS_PACRM_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRM_SP2_SHIFT", AIPS_PACRM_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRN_SP2_MASK", AIPS_PACRN_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRN_SP2_SHIFT", AIPS_PACRN_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRO_SP2_MASK", AIPS_PACRO_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRO_SP2_SHIFT", AIPS_PACRO_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRP_SP2_MASK", AIPS_PACRP_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRP_SP2_SHIFT", AIPS_PACRP_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRA_TP1_MASK", AIPS_PACRA_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRA_TP1_SHIFT", AIPS_PACRA_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRB_TP1_MASK", AIPS_PACRB_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRB_TP1_SHIFT", AIPS_PACRB_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRC_TP1_MASK", AIPS_PACRC_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRC_TP1_SHIFT", AIPS_PACRC_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRD_TP1_MASK", AIPS_PACRD_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRD_TP1_SHIFT", AIPS_PACRD_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRE_TP1_MASK", AIPS_PACRE_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRE_TP1_SHIFT", AIPS_PACRE_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRF_TP1_MASK", AIPS_PACRF_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRF_TP1_SHIFT", AIPS_PACRF_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRG_TP1_MASK", AIPS_PACRG_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRG_TP1_SHIFT", AIPS_PACRG_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRH_TP1_MASK", AIPS_PACRH_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRH_TP1_SHIFT", AIPS_PACRH_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRI_TP1_MASK", AIPS_PACRI_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRI_TP1_SHIFT", AIPS_PACRI_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRJ_TP1_MASK", AIPS_PACRJ_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRJ_TP1_SHIFT", AIPS_PACRJ_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRK_TP1_MASK", AIPS_PACRK_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRK_TP1_SHIFT", AIPS_PACRK_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRL_TP1_MASK", AIPS_PACRL_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRL_TP1_SHIFT", AIPS_PACRL_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRM_TP1_MASK", AIPS_PACRM_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRM_TP1_SHIFT", AIPS_PACRM_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRN_TP1_MASK", AIPS_PACRN_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRN_TP1_SHIFT", AIPS_PACRN_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRO_TP1_MASK", AIPS_PACRO_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRO_TP1_SHIFT", AIPS_PACRO_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRP_TP1_MASK", AIPS_PACRP_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRP_TP1_SHIFT", AIPS_PACRP_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRU_TP1_MASK", AIPS_PACRU_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRU_TP1_SHIFT", AIPS_PACRU_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRA_WP1_MASK", AIPS_PACRA_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRA_WP1_SHIFT", AIPS_PACRA_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRB_WP1_MASK", AIPS_PACRB_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRB_WP1_SHIFT", AIPS_PACRB_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRC_WP1_MASK", AIPS_PACRC_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRC_WP1_SHIFT", AIPS_PACRC_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRD_WP1_MASK", AIPS_PACRD_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRD_WP1_SHIFT", AIPS_PACRD_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRE_WP1_MASK", AIPS_PACRE_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRE_WP1_SHIFT", AIPS_PACRE_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRF_WP1_MASK", AIPS_PACRF_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRF_WP1_SHIFT", AIPS_PACRF_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRG_WP1_MASK", AIPS_PACRG_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRG_WP1_SHIFT", AIPS_PACRG_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRH_WP1_MASK", AIPS_PACRH_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRH_WP1_SHIFT", AIPS_PACRH_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRI_WP1_MASK", AIPS_PACRI_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRI_WP1_SHIFT", AIPS_PACRI_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRJ_WP1_MASK", AIPS_PACRJ_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRJ_WP1_SHIFT", AIPS_PACRJ_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRK_WP1_MASK", AIPS_PACRK_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRK_WP1_SHIFT", AIPS_PACRK_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRL_WP1_MASK", AIPS_PACRL_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRL_WP1_SHIFT", AIPS_PACRL_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRM_WP1_MASK", AIPS_PACRM_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRM_WP1_SHIFT", AIPS_PACRM_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRN_WP1_MASK", AIPS_PACRN_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRN_WP1_SHIFT", AIPS_PACRN_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRO_WP1_MASK", AIPS_PACRO_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRO_WP1_SHIFT", AIPS_PACRO_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRP_WP1_MASK", AIPS_PACRP_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRP_WP1_SHIFT", AIPS_PACRP_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRU_WP1_MASK", AIPS_PACRU_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRU_WP1_SHIFT", AIPS_PACRU_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRA_SP1_MASK", AIPS_PACRA_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRA_SP1_SHIFT", AIPS_PACRA_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRB_SP1_MASK", AIPS_PACRB_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRB_SP1_SHIFT", AIPS_PACRB_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRC_SP1_MASK", AIPS_PACRC_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRC_SP1_SHIFT", AIPS_PACRC_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRD_SP1_MASK", AIPS_PACRD_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRD_SP1_SHIFT", AIPS_PACRD_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRE_SP1_MASK", AIPS_PACRE_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRE_SP1_SHIFT", AIPS_PACRE_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRF_SP1_MASK", AIPS_PACRF_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRF_SP1_SHIFT", AIPS_PACRF_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRG_SP1_MASK", AIPS_PACRG_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRG_SP1_SHIFT", AIPS_PACRG_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRH_SP1_MASK", AIPS_PACRH_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRH_SP1_SHIFT", AIPS_PACRH_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRI_SP1_MASK", AIPS_PACRI_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRI_SP1_SHIFT", AIPS_PACRI_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRJ_SP1_MASK", AIPS_PACRJ_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRJ_SP1_SHIFT", AIPS_PACRJ_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRK_SP1_MASK", AIPS_PACRK_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRK_SP1_SHIFT", AIPS_PACRK_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRL_SP1_MASK", AIPS_PACRL_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRL_SP1_SHIFT", AIPS_PACRL_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRM_SP1_MASK", AIPS_PACRM_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRM_SP1_SHIFT", AIPS_PACRM_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRN_SP1_MASK", AIPS_PACRN_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRN_SP1_SHIFT", AIPS_PACRN_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRO_SP1_MASK", AIPS_PACRO_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRO_SP1_SHIFT", AIPS_PACRO_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRP_SP1_MASK", AIPS_PACRP_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRP_SP1_SHIFT", AIPS_PACRP_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRU_SP1_MASK", AIPS_PACRU_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRU_SP1_SHIFT", AIPS_PACRU_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRA_TP0_MASK", AIPS_PACRA_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRA_TP0_SHIFT", AIPS_PACRA_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRB_TP0_MASK", AIPS_PACRB_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRB_TP0_SHIFT", AIPS_PACRB_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRC_TP0_MASK", AIPS_PACRC_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRC_TP0_SHIFT", AIPS_PACRC_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRD_TP0_MASK", AIPS_PACRD_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRD_TP0_SHIFT", AIPS_PACRD_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRE_TP0_MASK", AIPS_PACRE_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRE_TP0_SHIFT", AIPS_PACRE_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRF_TP0_MASK", AIPS_PACRF_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRF_TP0_SHIFT", AIPS_PACRF_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRG_TP0_MASK", AIPS_PACRG_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRG_TP0_SHIFT", AIPS_PACRG_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRH_TP0_MASK", AIPS_PACRH_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRH_TP0_SHIFT", AIPS_PACRH_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRI_TP0_MASK", AIPS_PACRI_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRI_TP0_SHIFT", AIPS_PACRI_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRJ_TP0_MASK", AIPS_PACRJ_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRJ_TP0_SHIFT", AIPS_PACRJ_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRK_TP0_MASK", AIPS_PACRK_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRK_TP0_SHIFT", AIPS_PACRK_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRL_TP0_MASK", AIPS_PACRL_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRL_TP0_SHIFT", AIPS_PACRL_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRM_TP0_MASK", AIPS_PACRM_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRM_TP0_SHIFT", AIPS_PACRM_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRN_TP0_MASK", AIPS_PACRN_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRN_TP0_SHIFT", AIPS_PACRN_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRO_TP0_MASK", AIPS_PACRO_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRO_TP0_SHIFT", AIPS_PACRO_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRP_TP0_MASK", AIPS_PACRP_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRP_TP0_SHIFT", AIPS_PACRP_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRU_TP0_MASK", AIPS_PACRU_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRU_TP0_SHIFT", AIPS_PACRU_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRA_WP0_MASK", AIPS_PACRA_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRA_WP0_SHIFT", AIPS_PACRA_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRB_WP0_MASK", AIPS_PACRB_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRB_WP0_SHIFT", AIPS_PACRB_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRC_WP0_MASK", AIPS_PACRC_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRC_WP0_SHIFT", AIPS_PACRC_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRD_WP0_MASK", AIPS_PACRD_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRD_WP0_SHIFT", AIPS_PACRD_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRE_WP0_MASK", AIPS_PACRE_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRE_WP0_SHIFT", AIPS_PACRE_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRF_WP0_MASK", AIPS_PACRF_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRF_WP0_SHIFT", AIPS_PACRF_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRG_WP0_MASK", AIPS_PACRG_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRG_WP0_SHIFT", AIPS_PACRG_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRH_WP0_MASK", AIPS_PACRH_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRH_WP0_SHIFT", AIPS_PACRH_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRI_WP0_MASK", AIPS_PACRI_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRI_WP0_SHIFT", AIPS_PACRI_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRJ_WP0_MASK", AIPS_PACRJ_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRJ_WP0_SHIFT", AIPS_PACRJ_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRK_WP0_MASK", AIPS_PACRK_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRK_WP0_SHIFT", AIPS_PACRK_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRL_WP0_MASK", AIPS_PACRL_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRL_WP0_SHIFT", AIPS_PACRL_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRM_WP0_MASK", AIPS_PACRM_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRM_WP0_SHIFT", AIPS_PACRM_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRN_WP0_MASK", AIPS_PACRN_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRN_WP0_SHIFT", AIPS_PACRN_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRO_WP0_MASK", AIPS_PACRO_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRO_WP0_SHIFT", AIPS_PACRO_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRP_WP0_MASK", AIPS_PACRP_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRP_WP0_SHIFT", AIPS_PACRP_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRU_WP0_MASK", AIPS_PACRU_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRU_WP0_SHIFT", AIPS_PACRU_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRA_SP0_MASK", AIPS_PACRA_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRA_SP0_SHIFT", AIPS_PACRA_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRB_SP0_MASK", AIPS_PACRB_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRB_SP0_SHIFT", AIPS_PACRB_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRC_SP0_MASK", AIPS_PACRC_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRC_SP0_SHIFT", AIPS_PACRC_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRD_SP0_MASK", AIPS_PACRD_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRD_SP0_SHIFT", AIPS_PACRD_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRE_SP0_MASK", AIPS_PACRE_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRE_SP0_SHIFT", AIPS_PACRE_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRF_SP0_MASK", AIPS_PACRF_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRF_SP0_SHIFT", AIPS_PACRF_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRG_SP0_MASK", AIPS_PACRG_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRG_SP0_SHIFT", AIPS_PACRG_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRH_SP0_MASK", AIPS_PACRH_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRH_SP0_SHIFT", AIPS_PACRH_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRI_SP0_MASK", AIPS_PACRI_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRI_SP0_SHIFT", AIPS_PACRI_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRJ_SP0_MASK", AIPS_PACRJ_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRJ_SP0_SHIFT", AIPS_PACRJ_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRK_SP0_MASK", AIPS_PACRK_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRK_SP0_SHIFT", AIPS_PACRK_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRL_SP0_MASK", AIPS_PACRL_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRL_SP0_SHIFT", AIPS_PACRL_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRM_SP0_MASK", AIPS_PACRM_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRM_SP0_SHIFT", AIPS_PACRM_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRN_SP0_MASK", AIPS_PACRN_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRN_SP0_SHIFT", AIPS_PACRN_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRO_SP0_MASK", AIPS_PACRO_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRO_SP0_SHIFT", AIPS_PACRO_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRP_SP0_MASK", AIPS_PACRP_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRP_SP0_SHIFT", AIPS_PACRP_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRU_SP0_MASK", AIPS_PACRU_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRU_SP0_SHIFT", AIPS_PACRU_SP0_SHIFT, SHIFT(30)},
	{"AIPS_MPRA_MPL5_MASK", AIPS_MPRA_MPL5_MASK, MASK(8,1)},
	{"AIPS_MPRA_MPL5_SHIFT", AIPS_MPRA_MPL5_SHIFT, SHIFT(8)},
	{"AIPS_MPRA_MTW5_MASK", AIPS_MPRA_MTW5_MASK, MASK(9,1)},
	{"AIPS_MPRA_MTW5_SHIFT", AIPS_MPRA_MTW5_SHIFT, SHIFT(9)},
	{"AIPS_MPRA_MTR5_MASK", AIPS_MPRA_MTR5_MASK, MASK(10,1)},
	{"AIPS_MPRA_MTR5_SHIFT", AIPS_MPRA_MTR5_SHIFT, SHIFT(10)},
	{"AIPS_MPRA_MPL4_MASK", AIPS_MPRA_MPL4_MASK, MASK(12,1)},
	{"AIPS_MPRA_MPL4_SHIFT", AIPS_MPRA_MPL4_SHIFT, SHIFT(12)},
	{"AIPS_MPRA_MTW4_MASK", AIPS_MPRA_MTW4_MASK, MASK(13,1)},
	{"AIPS_MPRA_MTW4_SHIFT", AIPS_MPRA_MTW4_SHIFT, SHIFT(13)},
	{"AIPS_MPRA_MTR4_MASK", AIPS_MPRA_MTR4_MASK, MASK(14,1)},
	{"AIPS_MPRA_MTR4_SHIFT", AIPS_MPRA_MTR4_SHIFT, SHIFT(14)},
	{"AIPS_MPRA_MPL3_MASK", AIPS_MPRA_MPL3_MASK, MASK(16,1)},
	{"AIPS_MPRA_MPL3_SHIFT", AIPS_MPRA_MPL3_SHIFT, SHIFT(16)},
	{"AIPS_MPRA_MTW3_MASK", AIPS_MPRA_MTW3_MASK, MASK(17,1)},
	{"AIPS_MPRA_MTW3_SHIFT", AIPS_MPRA_MTW3_SHIFT, SHIFT(17)},
	{"AIPS_MPRA_MTR3_MASK", AIPS_MPRA_MTR3_MASK, MASK(18,1)},
	{"AIPS_MPRA_MTR3_SHIFT", AIPS_MPRA_MTR3_SHIFT, SHIFT(18)},
	{"AIPS_MPRA_MPL2_MASK", AIPS_MPRA_MPL2_MASK, MASK(20,1)},
	{"AIPS_MPRA_MPL2_SHIFT", AIPS_MPRA_MPL2_SHIFT, SHIFT(20)},
	{"AIPS_MPRA_MTW2_MASK", AIPS_MPRA_MTW2_MASK, MASK(21,1)},
	{"AIPS_MPRA_MTW2_SHIFT", AIPS_MPRA_MTW2_SHIFT, SHIFT(21)},
	{"AIPS_MPRA_MTR2_MASK", AIPS_MPRA_MTR2_MASK, MASK(22,1)},
	{"AIPS_MPRA_MTR2_SHIFT", AIPS_MPRA_MTR2_SHIFT, SHIFT(22)},
	{"AIPS_MPRA_MPL1_MASK", AIPS_MPRA_MPL1_MASK, MASK(24,1)},
	{"AIPS_MPRA_MPL1_SHIFT", AIPS_MPRA_MPL1_SHIFT, SHIFT(24)},
	{"AIPS_MPRA_MTW1_MASK", AIPS_MPRA_MTW1_MASK, MASK(25,1)},
	{"AIPS_MPRA_MTW1_SHIFT", AIPS_MPRA_MTW1_SHIFT, SHIFT(25)},
	{"AIPS_MPRA_MTR1_MASK", AIPS_MPRA_MTR1_MASK, MASK(26,1)},
	{"AIPS_MPRA_MTR1_SHIFT", AIPS_MPRA_MTR1_SHIFT, SHIFT(26)},
	{"AIPS_MPRA_MPL0_MASK", AIPS_MPRA_MPL0_MASK, MASK(28,1)},
	{"AIPS_MPRA_MPL0_SHIFT", AIPS_MPRA_MPL0_SHIFT, SHIFT(28)},
	{"AIPS_MPRA_MTW0_MASK", AIPS_MPRA_MTW0_MASK, MASK(29,1)},
	{"AIPS_MPRA_MTW0_SHIFT", AIPS_MPRA_MTW0_SHIFT, SHIFT(29)},
	{"AIPS_MPRA_MTR0_MASK", AIPS_MPRA_MTR0_MASK, MASK(30,1)},
	{"AIPS_MPRA_MTR0_SHIFT", AIPS_MPRA_MTR0_SHIFT, SHIFT(30)},
	{"CMP_DACCR_DACEN_MASK", CMP_DACCR_DACEN_MASK, MASK(7,1)},
	{"CMP_DACCR_DACEN_SHIFT", CMP_DACCR_DACEN_SHIFT, SHIFT(7)},
	{"CMP_CR0_HYSTCTR_MASK", CMP_CR0_HYSTCTR_MASK, MASK(0,2)},
	{"CMP_CR0_HYSTCTR_SHIFT", CMP_CR0_HYSTCTR_SHIFT, SHIFT(0)},
	{"CMP_CR0_HYSTCTR_VALUE", CMP_CR0_HYSTCTR(1), SHIFT_VALUE(0)},
	{"CMP_CR0_FILTER_CNT_MASK", CMP_CR0_FILTER_CNT_MASK, MASK(4,3)},
	{"CMP_CR0_FILTER_CNT_SHIFT", CMP_CR0_FILTER_CNT_SHIFT, SHIFT(4)},
	{"CMP_CR0_FILTER_CNT_VALUE", CMP_CR0_FILTER_CNT(1), SHIFT_VALUE(4)},
	{"CMP_CR1_EN_MASK", CMP_CR1_EN_MASK, MASK(0,1)},
	{"CMP_CR1_EN_SHIFT", CMP_CR1_EN_SHIFT, SHIFT(0)},
	{"CMP_CR1_OPE_MASK", CMP_CR1_OPE_MASK, MASK(1,1)},
	{"CMP_CR1_OPE_SHIFT", CMP_CR1_OPE_SHIFT, SHIFT(1)},
	{"CMP_CR1_COS_MASK", CMP_CR1_COS_MASK, MASK(2,1)},
	{"CMP_CR1_COS_SHIFT", CMP_CR1_COS_SHIFT, SHIFT(2)},
	{"CMP_CR1_INV_MASK", CMP_CR1_INV_MASK, MASK(3,1)},
	{"CMP_CR1_INV_SHIFT", CMP_CR1_INV_SHIFT, SHIFT(3)},
	{"CMP_CR1_PMODE_MASK", CMP_CR1_PMODE_MASK, MASK(4,1)},
	{"CMP_CR1_PMODE_SHIFT", CMP_CR1_PMODE_SHIFT, SHIFT(4)},
	{"CMP_CR1_WE_MASK", CMP_CR1_WE_MASK, MASK(6,1)},
	{"CMP_CR1_WE_SHIFT", CMP_CR1_WE_SHIFT, SHIFT(6)},
	{"CMP_CR1_SE_MASK", CMP_CR1_SE_MASK, MASK(7,1)},
	{"CMP_CR1_SE_SHIFT", CMP_CR1_SE_SHIFT, SHIFT(7)},
	{"CMP_FPR_FILT_PER_MASK", CMP_FPR_FILT_PER_MASK, MASK(0,8)},
	{"CMP_FPR_FILT_PER_SHIFT", CMP_FPR_FILT_PER_SHIFT, SHIFT(0)},
	{"CMP_FPR_FILT_PER_VALUE", CMP_FPR_FILT_PER(1), SHIFT_VALUE(0)},
	{"CMP_SCR_COUT_MASK", CMP_SCR_COUT_MASK, MASK(0,1)},
	{"CMP_SCR_COUT_SHIFT", CMP_SCR_COUT_SHIFT, SHIFT(0)},
	{"CMP_SCR_CFF_MASK", CMP_SCR_CFF_MASK, MASK(1,1)},
	{"CMP_SCR_CFF_SHIFT", CMP_SCR_CFF_SHIFT, SHIFT(1)},
	{"CMP_SCR_CFR_MASK", CMP_SCR_CFR_MASK, MASK(2,1)},
	{"CMP_SCR_CFR_SHIFT", CMP_SCR_CFR_SHIFT, SHIFT(2)},
	{"CMP_SCR_IEF_MASK", CMP_SCR_IEF_MASK, MASK(3,1)},
	{"CMP_SCR_IEF_SHIFT", CMP_SCR_IEF_SHIFT, SHIFT(3)},
	{"CMP_SCR_IER_MASK", CMP_SCR_IER_MASK, MASK(4,1)},
	{"CMP_SCR_IER_SHIFT", CMP_SCR_IER_SHIFT, SHIFT(4)},
	{"CMP_SCR_DMAEN_MASK", CMP_SCR_DMAEN_MASK, MASK(6,1)},
	{"CMP_SCR_DMAEN_SHIFT", CMP_SCR_DMAEN_SHIFT, SHIFT(6)},
	{"CMP_DACCR_VOSEL_MASK", CMP_DACCR_VOSEL_MASK, MASK(0,6)},
	{"CMP_DACCR_VOSEL_SHIFT", CMP_DACCR_VOSEL_SHIFT, SHIFT(0)},
	{"CMP_DACCR_VOSEL_VALUE", CMP_DACCR_VOSEL(1), SHIFT_VALUE(0)},
	{"CMP_DACCR_VRSEL_MASK", CMP_DACCR_VRSEL_MASK, MASK(6,1)},
	{"CMP_DACCR_VRSEL_SHIFT", CMP_DACCR_VRSEL_SHIFT, SHIFT(6)},
	{"CMP_MUXCR_MSEL_MASK", CMP_MUXCR_MSEL_MASK, MASK(0,3)},
	{"CMP_MUXCR_MSEL_SHIFT", CMP_MUXCR_MSEL_SHIFT, SHIFT(0)},
	{"CMP_MUXCR_MSEL_VALUE", CMP_MUXCR_MSEL(1), SHIFT_VALUE(0)},
	{"CMP_MUXCR_PSEL_MASK", CMP_MUXCR_PSEL_MASK, MASK(3,3)},
	{"CMP_MUXCR_PSEL_SHIFT", CMP_MUXCR_PSEL_SHIFT, SHIFT(3)},
	{"CMP_MUXCR_PSEL_VALUE", CMP_MUXCR_PSEL(1), SHIFT_VALUE(3)},
	{"CMP_MUXCR_PSTM_MASK", CMP_MUXCR_PSTM_MASK, MASK(7,1)},
	{"CMP_MUXCR_PSTM_SHIFT", CMP_MUXCR_PSTM_SHIFT, SHIFT(7)},
	{"DAC_C0_DACEN_MASK", DAC_C0_DACEN_MASK, MASK(7,1)},
	{"DAC_C0_DACEN_SHIFT", DAC_C0_DACEN_SHIFT, SHIFT(7)},
	{"DAC_SR_DACBFRPBF_MASK", DAC_SR_DACBFRPBF_MASK, MASK(0,1)},
	{"DAC_SR_DACBFRPBF_SHIFT", DAC_SR_DACBFRPBF_SHIFT, SHIFT(0)},
	{"DAC_SR_DACBFRPTF_MASK", DAC_SR_DACBFRPTF_MASK, MASK(1,1)},
	{"DAC_SR_DACBFRPTF_SHIFT", DAC_SR_DACBFRPTF_SHIFT, SHIFT(1)},
	{"DAC_SR_DACBFWMF_MASK", DAC_SR_DACBFWMF_MASK, MASK(2,1)},
	{"DAC_SR_DACBFWMF_SHIFT", DAC_SR_DACBFWMF_SHIFT, SHIFT(2)},
	{"DAC_C0_DACBBIEN_MASK", DAC_C0_DACBBIEN_MASK, MASK(0,1)},
	{"DAC_C0_DACBBIEN_SHIFT", DAC_C0_DACBBIEN_SHIFT, SHIFT(0)},
	{"DAC_C0_DACBTIEN_MASK", DAC_C0_DACBTIEN_MASK, MASK(1,1)},
	{"DAC_C0_DACBTIEN_SHIFT", DAC_C0_DACBTIEN_SHIFT, SHIFT(1)},
	{"DAC_C0_DACBWIEN_MASK", DAC_C0_DACBWIEN_MASK, MASK(2,1)},
	{"DAC_C0_DACBWIEN_SHIFT", DAC_C0_DACBWIEN_SHIFT, SHIFT(2)},
	{"DAC_C0_LPEN_MASK", DAC_C0_LPEN_MASK, MASK(3,1)},
	{"DAC_C0_LPEN_SHIFT", DAC_C0_LPEN_SHIFT, SHIFT(3)},
	{"DAC_C0_DACSWTRG_MASK", DAC_C0_DACSWTRG_MASK, MASK(4,1)},
	{"DAC_C0_DACSWTRG_SHIFT", DAC_C0_DACSWTRG_SHIFT, SHIFT(4)},
	{"DAC_C0_DACTRGSEL_MASK", DAC_C0_DACTRGSEL_MASK, MASK(5,1)},
	{"DAC_C0_DACTRGSEL_SHIFT", DAC_C0_DACTRGSEL_SHIFT, SHIFT(5)},
	{"DAC_C0_DACRFS_MASK", DAC_C0_DACRFS_MASK, MASK(6,1)},
	{"DAC_C0_DACRFS_SHIFT", DAC_C0_DACRFS_SHIFT, SHIFT(6)},
	{"DAC_C1_DACBFEN_MASK", DAC_C1_DACBFEN_MASK, MASK(0,1)},
	{"DAC_C1_DACBFEN_SHIFT", DAC_C1_DACBFEN_SHIFT, SHIFT(0)},
	{"DAC_C1_DACBFMD_MASK", DAC_C1_DACBFMD_MASK, MASK(1,2)},
	{"DAC_C1_DACBFMD_SHIFT", DAC_C1_DACBFMD_SHIFT, SHIFT(1)},
	{"DAC_C1_DACBFMD_VALUE", DAC_C1_DACBFMD(1), SHIFT_VALUE(1)},
	{"DAC_C1_DACBFWM_MASK", DAC_C1_DACBFWM_MASK, MASK(3,2)},
	{"DAC_C1_DACBFWM_SHIFT", DAC_C1_DACBFWM_SHIFT, SHIFT(3)},
	{"DAC_C1_DACBFWM_VALUE", DAC_C1_DACBFWM(1), SHIFT_VALUE(3)},
	{"DAC_C1_DMAEN_MASK", DAC_C1_DMAEN_MASK, MASK(7,1)},
	{"DAC_C1_DMAEN_SHIFT", DAC_C1_DMAEN_SHIFT, SHIFT(7)},
	{"DAC_C2_DACBFUP_MASK", DAC_C2_DACBFUP_MASK, MASK(0,4)},
	{"DAC_C2_DACBFUP_SHIFT", DAC_C2_DACBFUP_SHIFT, SHIFT(0)},
	{"DAC_C2_DACBFUP_VALUE", DAC_C2_DACBFUP(1), SHIFT_VALUE(0)},
	{"DAC_C2_DACBFRP_MASK", DAC_C2_DACBFRP_MASK, MASK(4,4)},
	{"DAC_C2_DACBFRP_SHIFT", DAC_C2_DACBFRP_SHIFT, SHIFT(4)},
	{"DAC_C2_DACBFRP_VALUE", DAC_C2_DACBFRP(1), SHIFT_VALUE(4)},
	{"DAC_DATL_DATA0_MASK", DAC_DATL_DATA0_MASK, MASK(0,8)},
	{"DAC_DATL_DATA0_SHIFT", DAC_DATL_DATA0_SHIFT, SHIFT(0)},
	{"DAC_DATL_DATA0_VALUE", DAC_DATL_DATA0(1), SHIFT_VALUE(0)},
	{"DAC_DATH_DATA1_MASK", DAC_DATH_DATA1_MASK, MASK(0,4)},
	{"DAC_DATH_DATA1_SHIFT", DAC_DATH_DATA1_SHIFT, SHIFT(0)},
	{"DAC_DATH_DATA1_VALUE", DAC_DATH_DATA1(1), SHIFT_VALUE(0)},
	{"FTM_SC_PS_MASK", FTM_SC_PS_MASK, MASK(0,3)},
	{"FTM_SC_PS_SHIFT", FTM_SC_PS_SHIFT, SHIFT(0)},
	{"FTM_SC_PS_VALUE", FTM_SC_PS(1), SHIFT_VALUE(0)},
	{"FTM_SC_CLKS_MASK", FTM_SC_CLKS_MASK, MASK(3,2)},
	{"FTM_SC_CLKS_SHIFT", FTM_SC_CLKS_SHIFT, SHIFT(3)},
	{"FTM_SC_CLKS_VALUE", FTM_SC_CLKS(1), SHIFT_VALUE(3)},
	{"FTM_SC_CPWMS_MASK", FTM_SC_CPWMS_MASK, MASK(5,1)},
	{"FTM_SC_CPWMS_SHIFT", FTM_SC_CPWMS_SHIFT, SHIFT(5)},
	{"FTM_SC_TOIE_MASK", FTM_SC_TOIE_MASK, MASK(6,1)},
	{"FTM_SC_TOIE_SHIFT", FTM_SC_TOIE_SHIFT, SHIFT(6)},
	{"FTM_SC_TOF_MASK", FTM_SC_TOF_MASK, MASK(7,1)},
	{"FTM_SC_TOF_SHIFT", FTM_SC_TOF_SHIFT, SHIFT(7)},
	{"FTM_CNT_COUNT_MASK", FTM_CNT_COUNT_MASK, MASK(0,16)},
	{"FTM_CNT_COUNT_SHIFT", FTM_CNT_COUNT_SHIFT, SHIFT(0)},
	{"FTM_CNT_COUNT_VALUE", FTM_CNT_COUNT(1), SHIFT_VALUE(0)},
	{"FTM_MOD_MOD_MASK", FTM_MOD_MOD_MASK, MASK(0,16)},
	{"FTM_MOD_MOD_SHIFT", FTM_MOD_MOD_SHIFT, SHIFT(0)},
	{"FTM_MOD_MOD_VALUE", FTM_MOD_MOD(1), SHIFT_VALUE(0)},
	{"FTM_CnSC_ELSA_MASK", FTM_CnSC_ELSA_MASK, MASK(2,1)},
	{"FTM_CnSC_ELSA_SHIFT", FTM_CnSC_ELSA_SHIFT, SHIFT(2)},
	{"FTM_CnSC_ELSB_MASK", FTM_CnSC_ELSB_MASK, MASK(3,1)},
	{"FTM_CnSC_ELSB_SHIFT", FTM_CnSC_ELSB_SHIFT, SHIFT(3)},
	{"FTM_CnSC_MSA_MASK", FTM_CnSC_MSA_MASK, MASK(4,1)},
	{"FTM_CnSC_MSA_SHIFT", FTM_CnSC_MSA_SHIFT, SHIFT(4)},
	{"FTM_CnSC_MSB_MASK", FTM_CnSC_MSB_MASK, MASK(5,1)},
	{"FTM_CnSC_MSB_SHIFT", FTM_CnSC_MSB_SHIFT, SHIFT(5)},
	{"FTM_CnSC_CHIE_MASK", FTM_CnSC_CHIE_MASK, MASK(6,1)},
	{"FTM_CnSC_CHIE_SHIFT", FTM_CnSC_CHIE_SHIFT, SHIFT(6)},
	{"FTM_CnSC_CHF_MASK", FTM_CnSC_CHF_MASK, MASK(7,1)},
	{"FTM_CnSC_CHF_SHIFT", FTM_CnSC_CHF_SHIFT, SHIFT(7)},
	{"FTM_CnV_VAL_MASK", FTM_CnV_VAL_MASK, MASK(0,16)},
	{"FTM_CnV_VAL_SHIFT", FTM_CnV_VAL_SHIFT, SHIFT(0)},
	{"FTM_CnV_VAL_VALUE", FTM_CnV_VAL(1), SHIFT_VALUE(0)},
	{"FTM_EXTTRIG_INITTRIGEN_MASK", FTM_EXTTRIG_INITTRIGEN_MASK, MASK(6,1)},
	{"FTM_EXTTRIG_INITTRIGEN_SHIFT", FTM_EXTTRIG_INITTRIGEN_SHIFT, SHIFT(6)},
	{"FTM_CnSC_DMA_MASK", FTM_CnSC_DMA_MASK, MASK(0,1)},
	{"FTM_CnSC_DMA_SHIFT", FTM_CnSC_DMA_SHIFT, SHIFT(0)},
	{"FTM_STATUS_CH0F_MASK", FTM_STATUS_CH0F_MASK, MASK(0,1)},
	{"FTM_STATUS_CH0F_SHIFT", FTM_STATUS_CH0F_SHIFT, SHIFT(0)},
	{"FTM_STATUS_CH1F_MASK", FTM_STATUS_CH1F_MASK, MASK(1,1)},
	{"FTM_STATUS_CH1F_SHIFT", FTM_STATUS_CH1F_SHIFT, SHIFT(1)},
	{"FTM_STATUS_CH2F_MASK", FTM_STATUS_CH2F_MASK, MASK(2,1)},
	{"FTM_STATUS_CH2F_SHIFT", FTM_STATUS_CH2F_SHIFT, SHIFT(2)},
	{"FTM_STATUS_CH3F_MASK", FTM_STATUS_CH3F_MASK, MASK(3,1)},
	{"FTM_STATUS_CH3F_SHIFT", FTM_STATUS_CH3F_SHIFT, SHIFT(3)},
	{"FTM_STATUS_CH4F_MASK", FTM_STATUS_CH4F_MASK, MASK(4,1)},
	{"FTM_STATUS_CH4F_SHIFT", FTM_STATUS_CH4F_SHIFT, SHIFT(4)},
	{"FTM_STATUS_CH5F_MASK", FTM_STATUS_CH5F_MASK, MASK(5,1)},
	{"FTM_STATUS_CH5F_SHIFT", FTM_STATUS_CH5F_SHIFT, SHIFT(5)},
	{"FTM_POL_POL0_MASK", FTM_POL_POL0_MASK, MASK(0,1)},
	{"FTM_POL_POL0_SHIFT", FTM_POL_POL0_SHIFT, SHIFT(0)},
	{"FTM_POL_POL1_MASK", FTM_POL_POL1_MASK, MASK(1,1)},
	{"FTM_POL_POL1_SHIFT", FTM_POL_POL1_SHIFT, SHIFT(1)},
	{"FTM_POL_POL2_MASK", FTM_POL_POL2_MASK, MASK(2,1)},
	{"FTM_POL_POL2_SHIFT", FTM_POL_POL2_SHIFT, SHIFT(2)},
	{"FTM_POL_POL3_MASK", FTM_POL_POL3_MASK, MASK(3,1)},
	{"FTM_POL_POL3_SHIFT", FTM_POL_POL3_SHIFT, SHIFT(3)},
	{"FTM_POL_POL5_MASK", FTM_POL_POL5_MASK, MASK(5,1)},
	{"FTM_POL_POL5_SHIFT", FTM_POL_POL5_SHIFT, SHIFT(5)},
	{"FTM_CONF_GTBEEN_MASK", FTM_CONF_GTBEEN_MASK, MASK(9,1)},
	{"FTM_CONF_GTBEEN_SHIFT", FTM_CONF_GTBEEN_SHIFT, SHIFT(9)},
	{"FTM_CNTIN_INIT_MASK", FTM_CNTIN_INIT_MASK, MASK(0,16)},
	{"FTM_CNTIN_INIT_SHIFT", FTM_CNTIN_INIT_SHIFT, SHIFT(0)},
	{"FTM_CNTIN_INIT_VALUE", FTM_CNTIN_INIT(1), SHIFT_VALUE(0)},
	{"FTM_STATUS_CH6F_MASK", FTM_STATUS_CH6F_MASK, MASK(6,1)},
	{"FTM_STATUS_CH6F_SHIFT", FTM_STATUS_CH6F_SHIFT, SHIFT(6)},
	{"FTM_STATUS_CH7F_MASK", FTM_STATUS_CH7F_MASK, MASK(7,1)},
	{"FTM_STATUS_CH7F_SHIFT", FTM_STATUS_CH7F_SHIFT, SHIFT(7)},
	{"FTM_MODE_FTMEN_MASK", FTM_MODE_FTMEN_MASK, MASK(0,1)},
	{"FTM_MODE_FTMEN_SHIFT", FTM_MODE_FTMEN_SHIFT, SHIFT(0)},
	{"FTM_MODE_INIT_MASK", FTM_MODE_INIT_MASK, MASK(1,1)},
	{"FTM_MODE_INIT_SHIFT", FTM_MODE_INIT_SHIFT, SHIFT(1)},
	{"FTM_MODE_WPDIS_MASK", FTM_MODE_WPDIS_MASK, MASK(2,1)},
	{"FTM_MODE_WPDIS_SHIFT", FTM_MODE_WPDIS_SHIFT, SHIFT(2)},
	{"FTM_MODE_PWMSYNC_MASK", FTM_MODE_PWMSYNC_MASK, MASK(3,1)},
	{"FTM_MODE_PWMSYNC_SHIFT", FTM_MODE_PWMSYNC_SHIFT, SHIFT(3)},
	{"FTM_MODE_CAPTEST_MASK", FTM_MODE_CAPTEST_MASK, MASK(4,1)},
	{"FTM_MODE_CAPTEST_SHIFT", FTM_MODE_CAPTEST_SHIFT, SHIFT(4)},
	{"FTM_MODE_FAULTM_MASK", FTM_MODE_FAULTM_MASK, MASK(5,2)},
	{"FTM_MODE_FAULTM_SHIFT", FTM_MODE_FAULTM_SHIFT, SHIFT(5)},
	{"FTM_MODE_FAULTM_VALUE", FTM_MODE_FAULTM(1), SHIFT_VALUE(5)},
	{"FTM_MODE_FAULTIE_MASK", FTM_MODE_FAULTIE_MASK, MASK(7,1)},
	{"FTM_MODE_FAULTIE_SHIFT", FTM_MODE_FAULTIE_SHIFT, SHIFT(7)},
	{"FTM_SYNC_CNTMIN_MASK", FTM_SYNC_CNTMIN_MASK, MASK(0,1)},
	{"FTM_SYNC_CNTMIN_SHIFT", FTM_SYNC_CNTMIN_SHIFT, SHIFT(0)},
	{"FTM_SYNC_CNTMAX_MASK", FTM_SYNC_CNTMAX_MASK, MASK(1,1)},
	{"FTM_SYNC_CNTMAX_SHIFT", FTM_SYNC_CNTMAX_SHIFT, SHIFT(1)},
	{"FTM_SYNC_REINIT_MASK", FTM_SYNC_REINIT_MASK, MASK(2,1)},
	{"FTM_SYNC_REINIT_SHIFT", FTM_SYNC_REINIT_SHIFT, SHIFT(2)},
	{"FTM_SYNC_SYNCHOM_MASK", FTM_SYNC_SYNCHOM_MASK, MASK(3,1)},
	{"FTM_SYNC_SYNCHOM_SHIFT", FTM_SYNC_SYNCHOM_SHIFT, SHIFT(3)},
	{"FTM_SYNC_TRIG0_MASK", FTM_SYNC_TRIG0_MASK, MASK(4,1)},
	{"FTM_SYNC_TRIG0_SHIFT", FTM_SYNC_TRIG0_SHIFT, SHIFT(4)},
	{"FTM_SYNC_TRIG1_MASK", FTM_SYNC_TRIG1_MASK, MASK(5,1)},
	{"FTM_SYNC_TRIG1_SHIFT", FTM_SYNC_TRIG1_SHIFT, SHIFT(5)},
	{"FTM_SYNC_TRIG2_MASK", FTM_SYNC_TRIG2_MASK, MASK(6,1)},
	{"FTM_SYNC_TRIG2_SHIFT", FTM_SYNC_TRIG2_SHIFT, SHIFT(6)},
	{"FTM_SYNC_SWSYNC_MASK", FTM_SYNC_SWSYNC_MASK, MASK(7,1)},
	{"FTM_SYNC_SWSYNC_SHIFT", FTM_SYNC_SWSYNC_SHIFT, SHIFT(7)},
	{"FTM_OUTINIT_CH0OI_MASK", FTM_OUTINIT_CH0OI_MASK, MASK(0,1)},
	{"FTM_OUTINIT_CH0OI_SHIFT", FTM_OUTINIT_CH0OI_SHIFT, SHIFT(0)},
	{"FTM_OUTINIT_CH1OI_MASK", FTM_OUTINIT_CH1OI_MASK, MASK(1,1)},
	{"FTM_OUTINIT_CH1OI_SHIFT", FTM_OUTINIT_CH1OI_SHIFT, SHIFT(1)},
	{"FTM_OUTINIT_CH2OI_MASK", FTM_OUTINIT_CH2OI_MASK, MASK(2,1)},
	{"FTM_OUTINIT_CH2OI_SHIFT", FTM_OUTINIT_CH2OI_SHIFT, SHIFT(2)},
	{"FTM_OUTINIT_CH3OI_MASK", FTM_OUTINIT_CH3OI_MASK, MASK(3,1)},
	{"FTM_OUTINIT_CH3OI_SHIFT", FTM_OUTINIT_CH3OI_SHIFT, SHIFT(3)},
	{"FTM_OUTINIT_CH4OI_MASK", FTM_OUTINIT_CH4OI_MASK, MASK(4,1)},
	{"FTM_OUTINIT_CH4OI_SHIFT", FTM_OUTINIT_CH4OI_SHIFT, SHIFT(4)},
	{"FTM_OUTINIT_CH5OI_MASK", FTM_OUTINIT_CH5OI_MASK, MASK(5,1)},
	{"FTM_OUTINIT_CH5OI_SHIFT", FTM_OUTINIT_CH5OI_SHIFT, SHIFT(5)},
	{"FTM_OUTINIT_CH6OI_MASK", FTM_OUTINIT_CH6OI_MASK, MASK(6,1)},
	{"FTM_OUTINIT_CH6OI_SHIFT", FTM_OUTINIT_CH6OI_SHIFT, SHIFT(6)},
	{"FTM_OUTINIT_CH7OI_MASK", FTM_OUTINIT_CH7OI_MASK, MASK(7,1)},
	{"FTM_OUTINIT_CH7OI_SHIFT", FTM_OUTINIT_CH7OI_SHIFT, SHIFT(7)},
	{"FTM_OUTMASK_CH0OM_MASK", FTM_OUTMASK_CH0OM_MASK, MASK(0,1)},
	{"FTM_OUTMASK_CH0OM_SHIFT", FTM_OUTMASK_CH0OM_SHIFT, SHIFT(0)},
	{"FTM_OUTMASK_CH1OM_MASK", FTM_OUTMASK_CH1OM_MASK, MASK(1,1)},
	{"FTM_OUTMASK_CH1OM_SHIFT", FTM_OUTMASK_CH1OM_SHIFT, SHIFT(1)},
	{"FTM_OUTMASK_CH2OM_MASK", FTM_OUTMASK_CH2OM_MASK, MASK(2,1)},
	{"FTM_OUTMASK_CH2OM_SHIFT", FTM_OUTMASK_CH2OM_SHIFT, SHIFT(2)},
	{"FTM_OUTMASK_CH3OM_MASK", FTM_OUTMASK_CH3OM_MASK, MASK(3,1)},
	{"FTM_OUTMASK_CH3OM_SHIFT", FTM_OUTMASK_CH3OM_SHIFT, SHIFT(3)},
	{"FTM_OUTMASK_CH4OM_MASK", FTM_OUTMASK_CH4OM_MASK, MASK(4,1)},
	{"FTM_OUTMASK_CH4OM_SHIFT", FTM_OUTMASK_CH4OM_SHIFT, SHIFT(4)},
	{"FTM_OUTMASK_CH5OM_MASK", FTM_OUTMASK_CH5OM_MASK, MASK(5,1)},
	{"FTM_OUTMASK_CH5OM_SHIFT", FTM_OUTMASK_CH5OM_SHIFT, SHIFT(5)},
	{"FTM_OUTMASK_CH6OM_MASK", FTM_OUTMASK_CH6OM_MASK, MASK(6,1)},
	{"FTM_OUTMASK_CH6OM_SHIFT", FTM_OUTMASK_CH6OM_SHIFT, SHIFT(6)},
	{"FTM_OUTMASK_CH7OM_MASK", FTM_OUTMASK_CH7OM_MASK, MASK(7,1)},
	{"FTM_OUTMASK_CH7OM_SHIFT", FTM_OUTMASK_CH7OM_SHIFT, SHIFT(7)},
	{"FTM_COMBINE_COMBINE0_MASK", FTM_COMBINE_COMBINE0_MASK, MASK(0,1)},
	{"FTM_COMBINE_COMBINE0_SHIFT", FTM_COMBINE_COMBINE0_SHIFT, SHIFT(0)},
	{"FTM_COMBINE_COMP0_MASK", FTM_COMBINE_COMP0_MASK, MASK(1,1)},
	{"FTM_COMBINE_COMP0_SHIFT", FTM_COMBINE_COMP0_SHIFT, SHIFT(1)},
	{"FTM_COMBINE_DECAPEN0_MASK", FTM_COMBINE_DECAPEN0_MASK, MASK(2,1)},
	{"FTM_COMBINE_DECAPEN0_SHIFT", FTM_COMBINE_DECAPEN0_SHIFT, SHIFT(2)},
	{"FTM_COMBINE_DECAP0_MASK", FTM_COMBINE_DECAP0_MASK, MASK(3,1)},
	{"FTM_COMBINE_DECAP0_SHIFT", FTM_COMBINE_DECAP0_SHIFT, SHIFT(3)},
	{"FTM_COMBINE_DTEN0_MASK", FTM_COMBINE_DTEN0_MASK, MASK(4,1)},
	{"FTM_COMBINE_DTEN0_SHIFT", FTM_COMBINE_DTEN0_SHIFT, SHIFT(4)},
	{"FTM_COMBINE_SYNCEN0_MASK", FTM_COMBINE_SYNCEN0_MASK, MASK(5,1)},
	{"FTM_COMBINE_SYNCEN0_SHIFT", FTM_COMBINE_SYNCEN0_SHIFT, SHIFT(5)},
	{"FTM_COMBINE_FAULTEN0_MASK", FTM_COMBINE_FAULTEN0_MASK, MASK(6,1)},
	{"FTM_COMBINE_FAULTEN0_SHIFT", FTM_COMBINE_FAULTEN0_SHIFT, SHIFT(6)},
	{"FTM_COMBINE_COMBINE1_MASK", FTM_COMBINE_COMBINE1_MASK, MASK(8,1)},
	{"FTM_COMBINE_COMBINE1_SHIFT", FTM_COMBINE_COMBINE1_SHIFT, SHIFT(8)},
	{"FTM_COMBINE_COMP1_MASK", FTM_COMBINE_COMP1_MASK, MASK(9,1)},
	{"FTM_COMBINE_COMP1_SHIFT", FTM_COMBINE_COMP1_SHIFT, SHIFT(9)},
	{"FTM_COMBINE_DECAPEN1_MASK", FTM_COMBINE_DECAPEN1_MASK, MASK(10,1)},
	{"FTM_COMBINE_DECAPEN1_SHIFT", FTM_COMBINE_DECAPEN1_SHIFT, SHIFT(10)},
	{"FTM_COMBINE_DECAP1_MASK", FTM_COMBINE_DECAP1_MASK, MASK(11,1)},
	{"FTM_COMBINE_DECAP1_SHIFT", FTM_COMBINE_DECAP1_SHIFT, SHIFT(11)},
	{"FTM_COMBINE_DTEN1_MASK", FTM_COMBINE_DTEN1_MASK, MASK(12,1)},
	{"FTM_COMBINE_DTEN1_SHIFT", FTM_COMBINE_DTEN1_SHIFT, SHIFT(12)},
	{"FTM_COMBINE_SYNCEN1_MASK", FTM_COMBINE_SYNCEN1_MASK, MASK(13,1)},
	{"FTM_COMBINE_SYNCEN1_SHIFT", FTM_COMBINE_SYNCEN1_SHIFT, SHIFT(13)},
	{"FTM_COMBINE_FAULTEN1_MASK", FTM_COMBINE_FAULTEN1_MASK, MASK(14,1)},
	{"FTM_COMBINE_FAULTEN1_SHIFT", FTM_COMBINE_FAULTEN1_SHIFT, SHIFT(14)},
	{"FTM_COMBINE_COMBINE2_MASK", FTM_COMBINE_COMBINE2_MASK, MASK(16,1)},
	{"FTM_COMBINE_COMBINE2_SHIFT", FTM_COMBINE_COMBINE2_SHIFT, SHIFT(16)},
	{"FTM_COMBINE_COMP2_MASK", FTM_COMBINE_COMP2_MASK, MASK(17,1)},
	{"FTM_COMBINE_COMP2_SHIFT", FTM_COMBINE_COMP2_SHIFT, SHIFT(17)},
	{"FTM_COMBINE_DECAPEN2_MASK", FTM_COMBINE_DECAPEN2_MASK, MASK(18,1)},
	{"FTM_COMBINE_DECAPEN2_SHIFT", FTM_COMBINE_DECAPEN2_SHIFT, SHIFT(18)},
	{"FTM_COMBINE_DECAP2_MASK", FTM_COMBINE_DECAP2_MASK, MASK(19,1)},
	{"FTM_COMBINE_DECAP2_SHIFT", FTM_COMBINE_DECAP2_SHIFT, SHIFT(19)},
	{"FTM_COMBINE_DTEN2_MASK", FTM_COMBINE_DTEN2_MASK, MASK(20,1)},
	{"FTM_COMBINE_DTEN2_SHIFT", FTM_COMBINE_DTEN2_SHIFT, SHIFT(20)},
	{"FTM_COMBINE_SYNCEN2_MASK", FTM_COMBINE_SYNCEN2_MASK, MASK(21,1)},
	{"FTM_COMBINE_SYNCEN2_SHIFT", FTM_COMBINE_SYNCEN2_SHIFT, SHIFT(21)},
	{"FTM_COMBINE_FAULTEN2_MASK", FTM_COMBINE_FAULTEN2_MASK, MASK(22,1)},
	{"FTM_COMBINE_FAULTEN2_SHIFT", FTM_COMBINE_FAULTEN2_SHIFT, SHIFT(22)},
	{"FTM_COMBINE_COMBINE3_MASK", FTM_COMBINE_COMBINE3_MASK, MASK(24,1)},
	{"FTM_COMBINE_COMBINE3_SHIFT", FTM_COMBINE_COMBINE3_SHIFT, SHIFT(24)},
	{"FTM_COMBINE_COMP3_MASK", FTM_COMBINE_COMP3_MASK, MASK(25,1)},
	{"FTM_COMBINE_COMP3_SHIFT", FTM_COMBINE_COMP3_SHIFT, SHIFT(25)},
	{"FTM_COMBINE_DECAPEN3_MASK", FTM_COMBINE_DECAPEN3_MASK, MASK(26,1)},
	{"FTM_COMBINE_DECAPEN3_SHIFT", FTM_COMBINE_DECAPEN3_SHIFT, SHIFT(26)},
	{"FTM_COMBINE_DECAP3_MASK", FTM_COMBINE_DECAP3_MASK, MASK(27,1)},
	{"FTM_COMBINE_DECAP3_SHIFT", FTM_COMBINE_DECAP3_SHIFT, SHIFT(27)},
	{"FTM_COMBINE_DTEN3_MASK", FTM_COMBINE_DTEN3_MASK, MASK(28,1)},
	{"FTM_COMBINE_DTEN3_SHIFT", FTM_COMBINE_DTEN3_SHIFT, SHIFT(28)},
	{"FTM_COMBINE_SYNCEN3_MASK", FTM_COMBINE_SYNCEN3_MASK, MASK(29,1)},
	{"FTM_COMBINE_SYNCEN3_SHIFT", FTM_COMBINE_SYNCEN3_SHIFT, SHIFT(29)},
	{"FTM_COMBINE_FAULTEN3_MASK", FTM_COMBINE_FAULTEN3_MASK, MASK(30,1)},
	{"FTM_COMBINE_FAULTEN3_SHIFT", FTM_COMBINE_FAULTEN3_SHIFT, SHIFT(30)},
	{"FTM_DEADTIME_DTVAL_MASK", FTM_DEADTIME_DTVAL_MASK, MASK(0,6)},
	{"FTM_DEADTIME_DTVAL_SHIFT", FTM_DEADTIME_DTVAL_SHIFT, SHIFT(0)},
	{"FTM_DEADTIME_DTVAL_VALUE", FTM_DEADTIME_DTVAL(1), SHIFT_VALUE(0)},
	{"FTM_DEADTIME_DTPS_MASK", FTM_DEADTIME_DTPS_MASK, MASK(6,2)},
	{"FTM_DEADTIME_DTPS_SHIFT", FTM_DEADTIME_DTPS_SHIFT, SHIFT(6)},
	{"FTM_DEADTIME_DTPS_VALUE", FTM_DEADTIME_DTPS(1), SHIFT_VALUE(6)},
	{"FTM_EXTTRIG_CH2TRIG_MASK", FTM_EXTTRIG_CH2TRIG_MASK, MASK(0,1)},
	{"FTM_EXTTRIG_CH2TRIG_SHIFT", FTM_EXTTRIG_CH2TRIG_SHIFT, SHIFT(0)},
	{"FTM_EXTTRIG_CH3TRIG_MASK", FTM_EXTTRIG_CH3TRIG_MASK, MASK(1,1)},
	{"FTM_EXTTRIG_CH3TRIG_SHIFT", FTM_EXTTRIG_CH3TRIG_SHIFT, SHIFT(1)},
	{"FTM_EXTTRIG_CH4TRIG_MASK", FTM_EXTTRIG_CH4TRIG_MASK, MASK(2,1)},
	{"FTM_EXTTRIG_CH4TRIG_SHIFT", FTM_EXTTRIG_CH4TRIG_SHIFT, SHIFT(2)},
	{"FTM_EXTTRIG_CH5TRIG_MASK", FTM_EXTTRIG_CH5TRIG_MASK, MASK(3,1)},
	{"FTM_EXTTRIG_CH5TRIG_SHIFT", FTM_EXTTRIG_CH5TRIG_SHIFT, SHIFT(3)},
	{"FTM_EXTTRIG_CH0TRIG_MASK", FTM_EXTTRIG_CH0TRIG_MASK, MASK(4,1)},
	{"FTM_EXTTRIG_CH0TRIG_SHIFT", FTM_EXTTRIG_CH0TRIG_SHIFT, SHIFT(4)},
	{"FTM_EXTTRIG_CH1TRIG_MASK", FTM_EXTTRIG_CH1TRIG_MASK, MASK(5,1)},
	{"FTM_EXTTRIG_CH1TRIG_SHIFT", FTM_EXTTRIG_CH1TRIG_SHIFT, SHIFT(5)},
	{"FTM_EXTTRIG_TRIGF_MASK", FTM_EXTTRIG_TRIGF_MASK, MASK(7,1)},
	{"FTM_EXTTRIG_TRIGF_SHIFT", FTM_EXTTRIG_TRIGF_SHIFT, SHIFT(7)},
	{"FTM_POL_POL4_MASK", FTM_POL_POL4_MASK, MASK(4,1)},
	{"FTM_POL_POL4_SHIFT", FTM_POL_POL4_SHIFT, SHIFT(4)},
	{"FTM_POL_POL6_MASK", FTM_POL_POL6_MASK, MASK(6,1)},
	{"FTM_POL_POL6_SHIFT", FTM_POL_POL6_SHIFT, SHIFT(6)},
	{"FTM_POL_POL7_MASK", FTM_POL_POL7_MASK, MASK(7,1)},
	{"FTM_POL_POL7_SHIFT", FTM_POL_POL7_SHIFT, SHIFT(7)},
	{"FTM_FMS_FAULTF0_MASK", FTM_FMS_FAULTF0_MASK, MASK(0,1)},
	{"FTM_FMS_FAULTF0_SHIFT", FTM_FMS_FAULTF0_SHIFT, SHIFT(0)},
	{"FTM_FMS_FAULTF1_MASK", FTM_FMS_FAULTF1_MASK, MASK(1,1)},
	{"FTM_FMS_FAULTF1_SHIFT", FTM_FMS_FAULTF1_SHIFT, SHIFT(1)},
	{"FTM_FMS_FAULTF2_MASK", FTM_FMS_FAULTF2_MASK, MASK(2,1)},
	{"FTM_FMS_FAULTF2_SHIFT", FTM_FMS_FAULTF2_SHIFT, SHIFT(2)},
	{"FTM_FMS_FAULTF3_MASK", FTM_FMS_FAULTF3_MASK, MASK(3,1)},
	{"FTM_FMS_FAULTF3_SHIFT", FTM_FMS_FAULTF3_SHIFT, SHIFT(3)},
	{"FTM_FMS_FAULTIN_MASK", FTM_FMS_FAULTIN_MASK, MASK(5,1)},
	{"FTM_FMS_FAULTIN_SHIFT", FTM_FMS_FAULTIN_SHIFT, SHIFT(5)},
	{"FTM_FMS_WPEN_MASK", FTM_FMS_WPEN_MASK, MASK(6,1)},
	{"FTM_FMS_WPEN_SHIFT", FTM_FMS_WPEN_SHIFT, SHIFT(6)},
	{"FTM_FMS_FAULTF_MASK", FTM_FMS_FAULTF_MASK, MASK(7,1)},
	{"FTM_FMS_FAULTF_SHIFT", FTM_FMS_FAULTF_SHIFT, SHIFT(7)},
	{"FTM_FILTER_CH0FVAL_MASK", FTM_FILTER_CH0FVAL_MASK, MASK(0,4)},
	{"FTM_FILTER_CH0FVAL_SHIFT", FTM_FILTER_CH0FVAL_SHIFT, SHIFT(0)},
	{"FTM_FILTER_CH0FVAL_VALUE", FTM_FILTER_CH0FVAL(1), SHIFT_VALUE(0)},
	{"FTM_FILTER_CH1FVAL_MASK", FTM_FILTER_CH1FVAL_MASK, MASK(4,4)},
	{"FTM_FILTER_CH1FVAL_SHIFT", FTM_FILTER_CH1FVAL_SHIFT, SHIFT(4)},
	{"FTM_FILTER_CH1FVAL_VALUE", FTM_FILTER_CH1FVAL(1), SHIFT_VALUE(4)},
	{"FTM_FILTER_CH2FVAL_MASK", FTM_FILTER_CH2FVAL_MASK, MASK(8,4)},
	{"FTM_FILTER_CH2FVAL_SHIFT", FTM_FILTER_CH2FVAL_SHIFT, SHIFT(8)},
	{"FTM_FILTER_CH2FVAL_VALUE", FTM_FILTER_CH2FVAL(1), SHIFT_VALUE(8)},
	{"FTM_FILTER_CH3FVAL_MASK", FTM_FILTER_CH3FVAL_MASK, MASK(12,4)},
	{"FTM_FILTER_CH3FVAL_SHIFT", FTM_FILTER_CH3FVAL_SHIFT, SHIFT(12)},
	{"FTM_FILTER_CH3FVAL_VALUE", FTM_FILTER_CH3FVAL(1), SHIFT_VALUE(12)},
	{"FTM_FLTCTRL_FAULT0EN_MASK", FTM_FLTCTRL_FAULT0EN_MASK, MASK(0,1)},
	{"FTM_FLTCTRL_FAULT0EN_SHIFT", FTM_FLTCTRL_FAULT0EN_SHIFT, SHIFT(0)},
	{"FTM_FLTCTRL_FAULT1EN_MASK", FTM_FLTCTRL_FAULT1EN_MASK, MASK(1,1)},
	{"FTM_FLTCTRL_FAULT1EN_SHIFT", FTM_FLTCTRL_FAULT1EN_SHIFT, SHIFT(1)},
	{"FTM_FLTCTRL_FAULT2EN_MASK", FTM_FLTCTRL_FAULT2EN_MASK, MASK(2,1)},
	{"FTM_FLTCTRL_FAULT2EN_SHIFT", FTM_FLTCTRL_FAULT2EN_SHIFT, SHIFT(2)},
	{"FTM_FLTCTRL_FAULT3EN_MASK", FTM_FLTCTRL_FAULT3EN_MASK, MASK(3,1)},
	{"FTM_FLTCTRL_FAULT3EN_SHIFT", FTM_FLTCTRL_FAULT3EN_SHIFT, SHIFT(3)},
	{"FTM_FLTCTRL_FFLTR0EN_MASK", FTM_FLTCTRL_FFLTR0EN_MASK, MASK(4,1)},
	{"FTM_FLTCTRL_FFLTR0EN_SHIFT", FTM_FLTCTRL_FFLTR0EN_SHIFT, SHIFT(4)},
	{"FTM_FLTCTRL_FFLTR1EN_MASK", FTM_FLTCTRL_FFLTR1EN_MASK, MASK(5,1)},
	{"FTM_FLTCTRL_FFLTR1EN_SHIFT", FTM_FLTCTRL_FFLTR1EN_SHIFT, SHIFT(5)},
	{"FTM_FLTCTRL_FFLTR2EN_MASK", FTM_FLTCTRL_FFLTR2EN_MASK, MASK(6,1)},
	{"FTM_FLTCTRL_FFLTR2EN_SHIFT", FTM_FLTCTRL_FFLTR2EN_SHIFT, SHIFT(6)},
	{"FTM_FLTCTRL_FFLTR3EN_MASK", FTM_FLTCTRL_FFLTR3EN_MASK, MASK(7,1)},
	{"FTM_FLTCTRL_FFLTR3EN_SHIFT", FTM_FLTCTRL_FFLTR3EN_SHIFT, SHIFT(7)},
	{"FTM_FLTCTRL_FFVAL_MASK", FTM_FLTCTRL_FFVAL_MASK, MASK(8,4)},
	{"FTM_FLTCTRL_FFVAL_SHIFT", FTM_FLTCTRL_FFVAL_SHIFT, SHIFT(8)},
	{"FTM_FLTCTRL_FFVAL_VALUE", FTM_FLTCTRL_FFVAL(1), SHIFT_VALUE(8)},
	{"FTM_QDCTRL_QUADEN_MASK", FTM_QDCTRL_QUADEN_MASK, MASK(0,1)},
	{"FTM_QDCTRL_QUADEN_SHIFT", FTM_QDCTRL_QUADEN_SHIFT, SHIFT(0)},
	{"FTM_QDCTRL_TOFDIR_MASK", FTM_QDCTRL_TOFDIR_MASK, MASK(1,1)},
	{"FTM_QDCTRL_TOFDIR_SHIFT", FTM_QDCTRL_TOFDIR_SHIFT, SHIFT(1)},
	{"FTM_QDCTRL_QUADIR_MASK", FTM_QDCTRL_QUADIR_MASK, MASK(2,1)},
	{"FTM_QDCTRL_QUADIR_SHIFT", FTM_QDCTRL_QUADIR_SHIFT, SHIFT(2)},
	{"FTM_QDCTRL_QUADMODE_MASK", FTM_QDCTRL_QUADMODE_MASK, MASK(3,1)},
	{"FTM_QDCTRL_QUADMODE_SHIFT", FTM_QDCTRL_QUADMODE_SHIFT, SHIFT(3)},
	{"FTM_QDCTRL_PHBPOL_MASK", FTM_QDCTRL_PHBPOL_MASK, MASK(4,1)},
	{"FTM_QDCTRL_PHBPOL_SHIFT", FTM_QDCTRL_PHBPOL_SHIFT, SHIFT(4)},
	{"FTM_QDCTRL_PHAPOL_MASK", FTM_QDCTRL_PHAPOL_MASK, MASK(5,1)},
	{"FTM_QDCTRL_PHAPOL_SHIFT", FTM_QDCTRL_PHAPOL_SHIFT, SHIFT(5)},
	{"FTM_QDCTRL_PHBFLTREN_MASK", FTM_QDCTRL_PHBFLTREN_MASK, MASK(6,1)},
	{"FTM_QDCTRL_PHBFLTREN_SHIFT", FTM_QDCTRL_PHBFLTREN_SHIFT, SHIFT(6)},
	{"FTM_QDCTRL_PHAFLTREN_MASK", FTM_QDCTRL_PHAFLTREN_MASK, MASK(7,1)},
	{"FTM_QDCTRL_PHAFLTREN_SHIFT", FTM_QDCTRL_PHAFLTREN_SHIFT, SHIFT(7)},
	{"FTM_CONF_NUMTOF_MASK", FTM_CONF_NUMTOF_MASK, MASK(0,5)},
	{"FTM_CONF_NUMTOF_SHIFT", FTM_CONF_NUMTOF_SHIFT, SHIFT(0)},
	{"FTM_CONF_NUMTOF_VALUE", FTM_CONF_NUMTOF(1), SHIFT_VALUE(0)},
	{"FTM_CONF_BDMMODE_MASK", FTM_CONF_BDMMODE_MASK, MASK(6,2)},
	{"FTM_CONF_BDMMODE_SHIFT", FTM_CONF_BDMMODE_SHIFT, SHIFT(6)},
	{"FTM_CONF_BDMMODE_VALUE", FTM_CONF_BDMMODE(1), SHIFT_VALUE(6)},
	{"FTM_CONF_GTBEOUT_MASK", FTM_CONF_GTBEOUT_MASK, MASK(10,1)},
	{"FTM_CONF_GTBEOUT_SHIFT", FTM_CONF_GTBEOUT_SHIFT, SHIFT(10)},
	{"FTM_FLTPOL_FLT0POL_MASK", FTM_FLTPOL_FLT0POL_MASK, MASK(0,1)},
	{"FTM_FLTPOL_FLT0POL_SHIFT", FTM_FLTPOL_FLT0POL_SHIFT, SHIFT(0)},
	{"FTM_FLTPOL_FLT1POL_MASK", FTM_FLTPOL_FLT1POL_MASK, MASK(1,1)},
	{"FTM_FLTPOL_FLT1POL_SHIFT", FTM_FLTPOL_FLT1POL_SHIFT, SHIFT(1)},
	{"FTM_FLTPOL_FLT2POL_MASK", FTM_FLTPOL_FLT2POL_MASK, MASK(2,1)},
	{"FTM_FLTPOL_FLT2POL_SHIFT", FTM_FLTPOL_FLT2POL_SHIFT, SHIFT(2)},
	{"FTM_FLTPOL_FLT3POL_MASK", FTM_FLTPOL_FLT3POL_MASK, MASK(3,1)},
	{"FTM_FLTPOL_FLT3POL_SHIFT", FTM_FLTPOL_FLT3POL_SHIFT, SHIFT(3)},
	{"FTM_SYNCONF_HWTRIGMODE_MASK", FTM_SYNCONF_HWTRIGMODE_MASK, MASK(0,1)},
	{"FTM_SYNCONF_HWTRIGMODE_SHIFT", FTM_SYNCONF_HWTRIGMODE_SHIFT, SHIFT(0)},
	{"FTM_SYNCONF_CNTINC_MASK", FTM_SYNCONF_CNTINC_MASK, MASK(2,1)},
	{"FTM_SYNCONF_CNTINC_SHIFT", FTM_SYNCONF_CNTINC_SHIFT, SHIFT(2)},
	{"FTM_SYNCONF_INVC_MASK", FTM_SYNCONF_INVC_MASK, MASK(4,1)},
	{"FTM_SYNCONF_INVC_SHIFT", FTM_SYNCONF_INVC_SHIFT, SHIFT(4)},
	{"FTM_SYNCONF_SWOC_MASK", FTM_SYNCONF_SWOC_MASK, MASK(5,1)},
	{"FTM_SYNCONF_SWOC_SHIFT", FTM_SYNCONF_SWOC_SHIFT, SHIFT(5)},
	{"FTM_SYNCONF_SYNCMODE_MASK", FTM_SYNCONF_SYNCMODE_MASK, MASK(7,1)},
	{"FTM_SYNCONF_SYNCMODE_SHIFT", FTM_SYNCONF_SYNCMODE_SHIFT, SHIFT(7)},
	{"FTM_SYNCONF_SWRSTCNT_MASK", FTM_SYNCONF_SWRSTCNT_MASK, MASK(8,1)},
	{"FTM_SYNCONF_SWRSTCNT_SHIFT", FTM_SYNCONF_SWRSTCNT_SHIFT, SHIFT(8)},
	{"FTM_SYNCONF_SWWRBUF_MASK", FTM_SYNCONF_SWWRBUF_MASK, MASK(9,1)},
	{"FTM_SYNCONF_SWWRBUF_SHIFT", FTM_SYNCONF_SWWRBUF_SHIFT, SHIFT(9)},
	{"FTM_SYNCONF_SWOM_MASK", FTM_SYNCONF_SWOM_MASK, MASK(10,1)},
	{"FTM_SYNCONF_SWOM_SHIFT", FTM_SYNCONF_SWOM_SHIFT, SHIFT(10)},
	{"FTM_SYNCONF_SWINVC_MASK", FTM_SYNCONF_SWINVC_MASK, MASK(11,1)},
	{"FTM_SYNCONF_SWINVC_SHIFT", FTM_SYNCONF_SWINVC_SHIFT, SHIFT(11)},
	{"FTM_SYNCONF_SWSOC_MASK", FTM_SYNCONF_SWSOC_MASK, MASK(12,1)},
	{"FTM_SYNCONF_SWSOC_SHIFT", FTM_SYNCONF_SWSOC_SHIFT, SHIFT(12)},
	{"FTM_SYNCONF_HWRSTCNT_MASK", FTM_SYNCONF_HWRSTCNT_MASK, MASK(16,1)},
	{"FTM_SYNCONF_HWRSTCNT_SHIFT", FTM_SYNCONF_HWRSTCNT_SHIFT, SHIFT(16)},
	{"FTM_SYNCONF_HWWRBUF_MASK", FTM_SYNCONF_HWWRBUF_MASK, MASK(17,1)},
	{"FTM_SYNCONF_HWWRBUF_SHIFT", FTM_SYNCONF_HWWRBUF_SHIFT, SHIFT(17)},
	{"FTM_SYNCONF_HWOM_MASK", FTM_SYNCONF_HWOM_MASK, MASK(18,1)},
	{"FTM_SYNCONF_HWOM_SHIFT", FTM_SYNCONF_HWOM_SHIFT, SHIFT(18)},
	{"FTM_SYNCONF_HWINVC_MASK", FTM_SYNCONF_HWINVC_MASK, MASK(19,1)},
	{"FTM_SYNCONF_HWINVC_SHIFT", FTM_SYNCONF_HWINVC_SHIFT, SHIFT(19)},
	{"FTM_SYNCONF_HWSOC_MASK", FTM_SYNCONF_HWSOC_MASK, MASK(20,1)},
	{"FTM_SYNCONF_HWSOC_SHIFT", FTM_SYNCONF_HWSOC_SHIFT, SHIFT(20)},
	{"FTM_INVCTRL_INV0EN_MASK", FTM_INVCTRL_INV0EN_MASK, MASK(0,1)},
	{"FTM_INVCTRL_INV0EN_SHIFT", FTM_INVCTRL_INV0EN_SHIFT, SHIFT(0)},
	{"FTM_INVCTRL_INV1EN_MASK", FTM_INVCTRL_INV1EN_MASK, MASK(1,1)},
	{"FTM_INVCTRL_INV1EN_SHIFT", FTM_INVCTRL_INV1EN_SHIFT, SHIFT(1)},
	{"FTM_INVCTRL_INV2EN_MASK", FTM_INVCTRL_INV2EN_MASK, MASK(2,1)},
	{"FTM_INVCTRL_INV2EN_SHIFT", FTM_INVCTRL_INV2EN_SHIFT, SHIFT(2)},
	{"FTM_INVCTRL_INV3EN_MASK", FTM_INVCTRL_INV3EN_MASK, MASK(3,1)},
	{"FTM_INVCTRL_INV3EN_SHIFT", FTM_INVCTRL_INV3EN_SHIFT, SHIFT(3)},
	{"FTM_SWOCTRL_CH0OC_MASK", FTM_SWOCTRL_CH0OC_MASK, MASK(0,1)},
	{"FTM_SWOCTRL_CH0OC_SHIFT", FTM_SWOCTRL_CH0OC_SHIFT, SHIFT(0)},
	{"FTM_SWOCTRL_CH1OC_MASK", FTM_SWOCTRL_CH1OC_MASK, MASK(1,1)},
	{"FTM_SWOCTRL_CH1OC_SHIFT", FTM_SWOCTRL_CH1OC_SHIFT, SHIFT(1)},
	{"FTM_SWOCTRL_CH2OC_MASK", FTM_SWOCTRL_CH2OC_MASK, MASK(2,1)},
	{"FTM_SWOCTRL_CH2OC_SHIFT", FTM_SWOCTRL_CH2OC_SHIFT, SHIFT(2)},
	{"FTM_SWOCTRL_CH3OC_MASK", FTM_SWOCTRL_CH3OC_MASK, MASK(3,1)},
	{"FTM_SWOCTRL_CH3OC_SHIFT", FTM_SWOCTRL_CH3OC_SHIFT, SHIFT(3)},
	{"FTM_SWOCTRL_CH4OC_MASK", FTM_SWOCTRL_CH4OC_MASK, MASK(4,1)},
	{"FTM_SWOCTRL_CH4OC_SHIFT", FTM_SWOCTRL_CH4OC_SHIFT, SHIFT(4)},
	{"FTM_SWOCTRL_CH5OC_MASK", FTM_SWOCTRL_CH5OC_MASK, MASK(5,1)},
	{"FTM_SWOCTRL_CH5OC_SHIFT", FTM_SWOCTRL_CH5OC_SHIFT, SHIFT(5)},
	{"FTM_SWOCTRL_CH6OC_MASK", FTM_SWOCTRL_CH6OC_MASK, MASK(6,1)},
	{"FTM_SWOCTRL_CH6OC_SHIFT", FTM_SWOCTRL_CH6OC_SHIFT, SHIFT(6)},
	{"FTM_SWOCTRL_CH7OC_MASK", FTM_SWOCTRL_CH7OC_MASK, MASK(7,1)},
	{"FTM_SWOCTRL_CH7OC_SHIFT", FTM_SWOCTRL_CH7OC_SHIFT, SHIFT(7)},
	{"FTM_SWOCTRL_CH0OCV_MASK", FTM_SWOCTRL_CH0OCV_MASK, MASK(8,1)},
	{"FTM_SWOCTRL_CH0OCV_SHIFT", FTM_SWOCTRL_CH0OCV_SHIFT, SHIFT(8)},
	{"FTM_SWOCTRL_CH1OCV_MASK", FTM_SWOCTRL_CH1OCV_MASK, MASK(9,1)},
	{"FTM_SWOCTRL_CH1OCV_SHIFT", FTM_SWOCTRL_CH1OCV_SHIFT, SHIFT(9)},
	{"FTM_SWOCTRL_CH2OCV_MASK", FTM_SWOCTRL_CH2OCV_MASK, MASK(10,1)},
	{"FTM_SWOCTRL_CH2OCV_SHIFT", FTM_SWOCTRL_CH2OCV_SHIFT, SHIFT(10)},
	{"FTM_SWOCTRL_CH3OCV_MASK", FTM_SWOCTRL_CH3OCV_MASK, MASK(11,1)},
	{"FTM_SWOCTRL_CH3OCV_SHIFT", FTM_SWOCTRL_CH3OCV_SHIFT, SHIFT(11)},
	{"FTM_SWOCTRL_CH4OCV_MASK", FTM_SWOCTRL_CH4OCV_MASK, MASK(12,1)},
	{"FTM_SWOCTRL_CH4OCV_SHIFT", FTM_SWOCTRL_CH4OCV_SHIFT, SHIFT(12)},
	{"FTM_SWOCTRL_CH5OCV_MASK", FTM_SWOCTRL_CH5OCV_MASK, MASK(13,1)},
	{"FTM_SWOCTRL_CH5OCV_SHIFT", FTM_SWOCTRL_CH5OCV_SHIFT, SHIFT(13)},
	{"FTM_SWOCTRL_CH6OCV_MASK", FTM_SWOCTRL_CH6OCV_MASK, MASK(14,1)},
	{"FTM_SWOCTRL_CH6OCV_SHIFT", FTM_SWOCTRL_CH6OCV_SHIFT, SHIFT(14)},
	{"FTM_SWOCTRL_CH7OCV_MASK", FTM_SWOCTRL_CH7OCV_MASK, MASK(15,1)},
	{"FTM_SWOCTRL_CH7OCV_SHIFT", FTM_SWOCTRL_CH7OCV_SHIFT, SHIFT(15)},
	{"FTM_PWMLOAD_CH0SEL_MASK", FTM_PWMLOAD_CH0SEL_MASK, MASK(0,1)},
	{"FTM_PWMLOAD_CH0SEL_SHIFT", FTM_PWMLOAD_CH0SEL_SHIFT, SHIFT(0)},
	{"FTM_PWMLOAD_CH1SEL_MASK", FTM_PWMLOAD_CH1SEL_MASK, MASK(1,1)},
	{"FTM_PWMLOAD_CH1SEL_SHIFT", FTM_PWMLOAD_CH1SEL_SHIFT, SHIFT(1)},
	{"FTM_PWMLOAD_CH2SEL_MASK", FTM_PWMLOAD_CH2SEL_MASK, MASK(2,1)},
	{"FTM_PWMLOAD_CH2SEL_SHIFT", FTM_PWMLOAD_CH2SEL_SHIFT, SHIFT(2)},
	{"FTM_PWMLOAD_CH3SEL_MASK", FTM_PWMLOAD_CH3SEL_MASK, MASK(3,1)},
	{"FTM_PWMLOAD_CH3SEL_SHIFT", FTM_PWMLOAD_CH3SEL_SHIFT, SHIFT(3)},
	{"FTM_PWMLOAD_CH4SEL_MASK", FTM_PWMLOAD_CH4SEL_MASK, MASK(4,1)},
	{"FTM_PWMLOAD_CH4SEL_SHIFT", FTM_PWMLOAD_CH4SEL_SHIFT, SHIFT(4)},
	{"FTM_PWMLOAD_CH5SEL_MASK", FTM_PWMLOAD_CH5SEL_MASK, MASK(5,1)},
	{"FTM_PWMLOAD_CH5SEL_SHIFT", FTM_PWMLOAD_CH5SEL_SHIFT, SHIFT(5)},
	{"FTM_PWMLOAD_CH6SEL_MASK", FTM_PWMLOAD_CH6SEL_MASK, MASK(6,1)},
	{"FTM_PWMLOAD_CH6SEL_SHIFT", FTM_PWMLOAD_CH6SEL_SHIFT, SHIFT(6)},
	{"FTM_PWMLOAD_CH7SEL_MASK", FTM_PWMLOAD_CH7SEL_MASK, MASK(7,1)},
	{"FTM_PWMLOAD_CH7SEL_SHIFT", FTM_PWMLOAD_CH7SEL_SHIFT, SHIFT(7)},
	{"FTM_PWMLOAD_LDOK_MASK", FTM_PWMLOAD_LDOK_MASK, MASK(9,1)},
	{"FTM_PWMLOAD_LDOK_SHIFT", FTM_PWMLOAD_LDOK_SHIFT, SHIFT(9)},
	{"GPIO_PDOR_PDO_MASK", GPIO_PDOR_PDO_MASK, MASK(0,32)},
	{"GPIO_PDOR_PDO_SHIFT", GPIO_PDOR_PDO_SHIFT, SHIFT(0)},
	{"GPIO_PDOR_PDO_VALUE", GPIO_PDOR_PDO(1), SHIFT_VALUE(0)},
	{"GPIO_PSOR_PTSO_MASK", GPIO_PSOR_PTSO_MASK, MASK(0,32)},
	{"GPIO_PSOR_PTSO_SHIFT", GPIO_PSOR_PTSO_SHIFT, SHIFT(0)},
	{"GPIO_PSOR_PTSO_VALUE", GPIO_PSOR_PTSO(1), SHIFT_VALUE(0)},
	{"GPIO_PCOR_PTCO_MASK", GPIO_PCOR_PTCO_MASK, MASK(0,32)},
	{"GPIO_PCOR_PTCO_SHIFT", GPIO_PCOR_PTCO_SHIFT, SHIFT(0)},
	{"GPIO_PCOR_PTCO_VALUE", GPIO_PCOR_PTCO(1), SHIFT_VALUE(0)},
	{"GPIO_PTOR_PTTO_MASK", GPIO_PTOR_PTTO_MASK, MASK(0,32)},
	{"GPIO_PTOR_PTTO_SHIFT", GPIO_PTOR_PTTO_SHIFT, SHIFT(0)},
	{"GPIO_PTOR_PTTO_VALUE", GPIO_PTOR_PTTO(1), SHIFT_VALUE(0)},
	{"GPIO_PDIR_PDI_MASK", GPIO_PDIR_PDI_MASK, MASK(0,32)},
	{"GPIO_PDIR_PDI_SHIFT", GPIO_PDIR_PDI_SHIFT, SHIFT(0)},
	{"GPIO_PDIR_PDI_VALUE", GPIO_PDIR_PDI(1), SHIFT_VALUE(0)},
	{"GPIO_PDDR_PDD_MASK", GPIO_PDDR_PDD_MASK, MASK(0,32)},
	{"GPIO_PDDR_PDD_SHIFT", GPIO_PDDR_PDD_SHIFT, SHIFT(0)},
	{"GPIO_PDDR_PDD_VALUE", GPIO_PDDR_PDD(1), SHIFT_VALUE(0)},
	{"I2C_A1_AD_MASK", I2C_A1_AD_MASK, MASK(1,7)},
	{"I2C_A1_AD_SHIFT", I2C_A1_AD_SHIFT, SHIFT(1)},
	{"I2C_A1_AD_VALUE", I2C_A1_AD(1), SHIFT_VALUE(1)},
	{"I2C_F_ICR_MASK", I2C_F_ICR_MASK, MASK(0,6)},
	{"I2C_F_ICR_SHIFT", I2C_F_ICR_SHIFT, SHIFT(0)},
	{"I2C_F_ICR_VALUE", I2C_F_ICR(1), SHIFT_VALUE(0)},
	{"I2C_F_MULT_MASK", I2C_F_MULT_MASK, MASK(6,2)},
	{"I2C_F_MULT_SHIFT", I2C_F_MULT_SHIFT, SHIFT(6)},
	{"I2C_F_MULT_VALUE", I2C_F_MULT(1), SHIFT_VALUE(6)},
	{"I2C_C1_WUEN_MASK", I2C_C1_WUEN_MASK, MASK(1,1)},
	{"I2C_C1_WUEN_SHIFT", I2C_C1_WUEN_SHIFT, SHIFT(1)},
	{"I2C_C1_RSTA_MASK", I2C_C1_RSTA_MASK, MASK(2,1)},
	{"I2C_C1_RSTA_SHIFT", I2C_C1_RSTA_SHIFT, SHIFT(2)},
	{"I2C_C1_TXAK_MASK", I2C_C1_TXAK_MASK, MASK(3,1)},
	{"I2C_C1_TXAK_SHIFT", I2C_C1_TXAK_SHIFT, SHIFT(3)},
	{"I2C_C1_TX_MASK", I2C_C1_TX_MASK, MASK(4,1)},
	{"I2C_C1_TX_SHIFT", I2C_C1_TX_SHIFT, SHIFT(4)},
	{"I2C_C1_MST_MASK", I2C_C1_MST_MASK, MASK(5,1)},
	{"I2C_C1_MST_SHIFT", I2C_C1_MST_SHIFT, SHIFT(5)},
	{"I2C_C1_IICIE_MASK", I2C_C1_IICIE_MASK, MASK(6,1)},
	{"I2C_C1_IICIE_SHIFT", I2C_C1_IICIE_SHIFT, SHIFT(6)},
	{"I2C_C1_IICEN_MASK", I2C_C1_IICEN_MASK, MASK(7,1)},
	{"I2C_C1_IICEN_SHIFT", I2C_C1_IICEN_SHIFT, SHIFT(7)},
	{"I2C_S_RXAK_MASK", I2C_S_RXAK_MASK, MASK(0,1)},
	{"I2C_S_RXAK_SHIFT", I2C_S_RXAK_SHIFT, SHIFT(0)},
	{"I2C_S_IICIF_MASK", I2C_S_IICIF_MASK, MASK(1,1)},
	{"I2C_S_IICIF_SHIFT", I2C_S_IICIF_SHIFT, SHIFT(1)},
	{"I2C_S_SRW_MASK", I2C_S_SRW_MASK, MASK(2,1)},
	{"I2C_S_SRW_SHIFT", I2C_S_SRW_SHIFT, SHIFT(2)},
	{"I2C_S_RAM_MASK", I2C_S_RAM_MASK, MASK(3,1)},
	{"I2C_S_RAM_SHIFT", I2C_S_RAM_SHIFT, SHIFT(3)},
	{"I2C_S_ARBL_MASK", I2C_S_ARBL_MASK, MASK(4,1)},
	{"I2C_S_ARBL_SHIFT", I2C_S_ARBL_SHIFT, SHIFT(4)},
	{"I2C_S_BUSY_MASK", I2C_S_BUSY_MASK, MASK(5,1)},
	{"I2C_S_BUSY_SHIFT", I2C_S_BUSY_SHIFT, SHIFT(5)},
	{"I2C_S_IAAS_MASK", I2C_S_IAAS_MASK, MASK(6,1)},
	{"I2C_S_IAAS_SHIFT", I2C_S_IAAS_SHIFT, SHIFT(6)},
	{"I2C_S_TCF_MASK", I2C_S_TCF_MASK, MASK(7,1)},
	{"I2C_S_TCF_SHIFT", I2C_S_TCF_SHIFT, SHIFT(7)},
	{"I2C_D_DATA_MASK", I2C_D_DATA_MASK, MASK(0,8)},
	{"I2C_D_DATA_SHIFT", I2C_D_DATA_SHIFT, SHIFT(0)},
	{"I2C_D_DATA_VALUE", I2C_D_DATA(1), SHIFT_VALUE(0)},
	{"I2C_C2_AD_MASK", I2C_C2_AD_MASK, MASK(0,3)},
	{"I2C_C2_AD_SHIFT", I2C_C2_AD_SHIFT, SHIFT(0)},
	{"I2C_C2_AD_VALUE", I2C_C2_AD(1), SHIFT_VALUE(0)},
	{"I2C_C2_RMEN_MASK", I2C_C2_RMEN_MASK, MASK(3,1)},
	{"I2C_C2_RMEN_SHIFT", I2C_C2_RMEN_SHIFT, SHIFT(3)},
	{"I2C_C2_SBRC_MASK", I2C_C2_SBRC_MASK, MASK(4,1)},
	{"I2C_C2_SBRC_SHIFT", I2C_C2_SBRC_SHIFT, SHIFT(4)},
	{"I2C_C2_ADEXT_MASK", I2C_C2_ADEXT_MASK, MASK(6,1)},
	{"I2C_C2_ADEXT_SHIFT", I2C_C2_ADEXT_SHIFT, SHIFT(6)},
	{"I2C_C2_GCAEN_MASK", I2C_C2_GCAEN_MASK, MASK(7,1)},
	{"I2C_C2_GCAEN_SHIFT", I2C_C2_GCAEN_SHIFT, SHIFT(7)},
	{"I2C_FLT_FLT_MASK", I2C_FLT_FLT_MASK, MASK(0,4)},
	{"I2C_FLT_FLT_SHIFT", I2C_FLT_FLT_SHIFT, SHIFT(0)},
	{"I2C_FLT_FLT_VALUE", I2C_FLT_FLT(1), SHIFT_VALUE(0)},
	{"I2C_FLT_STARTF_MASK", I2C_FLT_STARTF_MASK, MASK(4,1)},
	{"I2C_FLT_STARTF_SHIFT", I2C_FLT_STARTF_SHIFT, SHIFT(4)},
	{"I2C_FLT_SSIE_MASK", I2C_FLT_SSIE_MASK, MASK(5,1)},
	{"I2C_FLT_SSIE_SHIFT", I2C_FLT_SSIE_SHIFT, SHIFT(5)},
	{"I2C_FLT_STOPF_MASK", I2C_FLT_STOPF_MASK, MASK(6,1)},
	{"I2C_FLT_STOPF_SHIFT", I2C_FLT_STOPF_SHIFT, SHIFT(6)},
	{"I2C_FLT_SHEN_MASK", I2C_FLT_SHEN_MASK, MASK(7,1)},
	{"I2C_FLT_SHEN_SHIFT", I2C_FLT_SHEN_SHIFT, SHIFT(7)},
	{"I2C_RA_RAD_MASK", I2C_RA_RAD_MASK, MASK(1,7)},
	{"I2C_RA_RAD_SHIFT", I2C_RA_RAD_SHIFT, SHIFT(1)},
	{"I2C_RA_RAD_VALUE", I2C_RA_RAD(1), SHIFT_VALUE(1)},
	{"I2C_SMB_SHTF2IE_MASK", I2C_SMB_SHTF2IE_MASK, MASK(0,1)},
	{"I2C_SMB_SHTF2IE_SHIFT", I2C_SMB_SHTF2IE_SHIFT, SHIFT(0)},
	{"I2C_SMB_SHTF2_MASK", I2C_SMB_SHTF2_MASK, MASK(1,1)},
	{"I2C_SMB_SHTF2_SHIFT", I2C_SMB_SHTF2_SHIFT, SHIFT(1)},
	{"I2C_SMB_SHTF1_MASK", I2C_SMB_SHTF1_MASK, MASK(2,1)},
	{"I2C_SMB_SHTF1_SHIFT", I2C_SMB_SHTF1_SHIFT, SHIFT(2)},
	{"I2C_SMB_SLTF_MASK", I2C_SMB_SLTF_MASK, MASK(3,1)},
	{"I2C_SMB_SLTF_SHIFT", I2C_SMB_SLTF_SHIFT, SHIFT(3)},
	{"I2C_SMB_TCKSEL_MASK", I2C_SMB_TCKSEL_MASK, MASK(4,1)},
	{"I2C_SMB_TCKSEL_SHIFT", I2C_SMB_TCKSEL_SHIFT, SHIFT(4)},
	{"I2C_SMB_SIICAEN_MASK", I2C_SMB_SIICAEN_MASK, MASK(5,1)},
	{"I2C_SMB_SIICAEN_SHIFT", I2C_SMB_SIICAEN_SHIFT, SHIFT(5)},
	{"I2C_SMB_ALERTEN_MASK", I2C_SMB_ALERTEN_MASK, MASK(6,1)},
	{"I2C_SMB_ALERTEN_SHIFT", I2C_SMB_ALERTEN_SHIFT, SHIFT(6)},
	{"I2C_SMB_FACK_MASK", I2C_SMB_FACK_MASK, MASK(7,1)},
	{"I2C_SMB_FACK_SHIFT", I2C_SMB_FACK_SHIFT, SHIFT(7)},
	{"I2C_A2_SAD_MASK", I2C_A2_SAD_MASK, MASK(1,7)},
	{"I2C_A2_SAD_SHIFT", I2C_A2_SAD_SHIFT, SHIFT(1)},
	{"I2C_A2_SAD_VALUE", I2C_A2_SAD(1), SHIFT_VALUE(1)},
	{"I2C_C1_DMAEN_MASK", I2C_C1_DMAEN_MASK, MASK(0,1)},
	{"I2C_C1_DMAEN_SHIFT", I2C_C1_DMAEN_SHIFT, SHIFT(0)},
	{"I2C_C2_HDRS_MASK", I2C_C2_HDRS_MASK, MASK(5,1)},
	{"I2C_C2_HDRS_SHIFT", I2C_C2_HDRS_SHIFT, SHIFT(5)},
	{"I2C_SLTH_SSLT_MASK", I2C_SLTH_SSLT_MASK, MASK(0,8)},
	{"I2C_SLTH_SSLT_SHIFT", I2C_SLTH_SSLT_SHIFT, SHIFT(0)},
	{"I2C_SLTH_SSLT_VALUE", I2C_SLTH_SSLT(1), SHIFT_VALUE(0)},
	{"I2C_SLTL_SSLT_MASK", I2C_SLTL_SSLT_MASK, MASK(0,8)},
	{"I2C_SLTL_SSLT_SHIFT", I2C_SLTL_SSLT_SHIFT, SHIFT(0)},
	{"I2C_SLTL_SSLT_VALUE", I2C_SLTL_SSLT(1), SHIFT_VALUE(0)},
	{"PORT_PCR_PS_MASK", PORT_PCR_PS_MASK, MASK(0,1)},
	{"PORT_PCR_PS_SHIFT", PORT_PCR_PS_SHIFT, SHIFT(0)},
	{"PORT_PCR_PE_MASK", PORT_PCR_PE_MASK, MASK(1,1)},
	{"PORT_PCR_PE_SHIFT", PORT_PCR_PE_SHIFT, SHIFT(1)},
	{"PORT_PCR_SRE_MASK", PORT_PCR_SRE_MASK, MASK(2,1)},
	{"PORT_PCR_SRE_SHIFT", PORT_PCR_SRE_SHIFT, SHIFT(2)},
	{"PORT_PCR_PFE_MASK", PORT_PCR_PFE_MASK, MASK(4,1)},
	{"PORT_PCR_PFE_SHIFT", PORT_PCR_PFE_SHIFT, SHIFT(4)},
	{"PORT_PCR_DSE_MASK", PORT_PCR_DSE_MASK, MASK(6,1)},
	{"PORT_PCR_DSE_SHIFT", PORT_PCR_DSE_SHIFT, SHIFT(6)},
	{"PORT_PCR_MUX_MASK", PORT_PCR_MUX_MASK, MASK(8,3)},
	{"PORT_PCR_MUX_SHIFT", PORT_PCR_MUX_SHIFT, SHIFT(8)},
	{"PORT_PCR_MUX_VALUE", PORT_PCR_MUX(1), SHIFT_VALUE(8)},
	{"PORT_PCR_IRQC_MASK", PORT_PCR_IRQC_MASK, MASK(16,4)},
	{"PORT_PCR_IRQC_SHIFT", PORT_PCR_IRQC_SHIFT, SHIFT(16)},
	{"PORT_PCR_IRQC_VALUE", PORT_PCR_IRQC(1), SHIFT_VALUE(16)},
	{"PORT_PCR_ISF_MASK", PORT_PCR_ISF_MASK, MASK(24,1)},
	{"PORT_PCR_ISF_SHIFT", PORT_PCR_ISF_SHIFT, SHIFT(24)},
	{"PORT_GPCLR_GPWD_MASK", PORT_GPCLR_GPWD_MASK, MASK(0,16)},
	{"PORT_GPCLR_GPWD_SHIFT", PORT_GPCLR_GPWD_SHIFT, SHIFT(0)},
	{"PORT_GPCLR_GPWD_VALUE", PORT_GPCLR_GPWD(1), SHIFT_VALUE(0)},
	{"PORT_GPCHR_GPWD_MASK", PORT_GPCHR_GPWD_MASK, MASK(0,16)},
	{"PORT_GPCHR_GPWD_SHIFT", PORT_GPCHR_GPWD_SHIFT, SHIFT(0)},
	{"PORT_GPCHR_GPWD_VALUE", PORT_GPCHR_GPWD(1), SHIFT_VALUE(0)},
	{"PORT_GPCLR_GPWE_MASK", PORT_GPCLR_GPWE_MASK, MASK(16,16)},
	{"PORT_GPCLR_GPWE_SHIFT", PORT_GPCLR_GPWE_SHIFT, SHIFT(16)},
	{"PORT_GPCLR_GPWE_VALUE", PORT_GPCLR_GPWE(1), SHIFT_VALUE(16)},
	{"PORT_GPCHR_GPWE_MASK", PORT_GPCHR_GPWE_MASK, MASK(16,16)},
	{"PORT_GPCHR_GPWE_SHIFT", PORT_GPCHR_GPWE_SHIFT, SHIFT(16)},
	{"PORT_GPCHR_GPWE_VALUE", PORT_GPCHR_GPWE(1), SHIFT_VALUE(16)},
	{"PORT_ISFR_ISF_MASK", PORT_ISFR_ISF_MASK, MASK(0,32)},
	{"PORT_ISFR_ISF_SHIFT", PORT_ISFR_ISF_SHIFT, SHIFT(0)},
	{"PORT_ISFR_ISF_VALUE", PORT_ISFR_ISF(1), SHIFT_VALUE(0)},
	{"PORT_PCR_LK_MASK", PORT_PCR_LK_MASK, MASK(15,1)},
	{"PORT_PCR_LK_SHIFT", PORT_PCR_LK_SHIFT, SHIFT(15)},
	{"PORT_DFER_DFE_MASK", PORT_DFER_DFE_MASK, MASK(0,32)},
	{"PORT_DFER_DFE_SHIFT", PORT_DFER_DFE_SHIFT, SHIFT(0)},
	{"PORT_DFER_DFE_VALUE", PORT_DFER_DFE(1), SHIFT_VALUE(0)},
	{"PORT_DFCR_CS_MASK", PORT_DFCR_CS_MASK, MASK(0,1)},
	{"PORT_DFCR_CS_SHIFT", PORT_DFCR_CS_SHIFT, SHIFT(0)},
	{"PORT_DFWR_FILT_MASK", PORT_DFWR_FILT_MASK, MASK(0,5)},
	{"PORT_DFWR_FILT_SHIFT", PORT_DFWR_FILT_SHIFT, SHIFT(0)},
	{"PORT_DFWR_FILT_VALUE", PORT_DFWR_FILT(1), SHIFT_VALUE(0)},
	{"PORT_PCR_ODE_MASK", PORT_PCR_ODE_MASK, MASK(5,1)},
	{"PORT_PCR_ODE_SHIFT", PORT_PCR_ODE_SHIFT, SHIFT(5)},
	{"SPI_MCR_HALT_MASK", SPI_MCR_HALT_MASK, MASK(0,1)},
	{"SPI_MCR_HALT_SHIFT", SPI_MCR_HALT_SHIFT, SHIFT(0)},
	{"SPI_MCR_SMPL_PT_MASK", SPI_MCR_SMPL_PT_MASK, MASK(8,2)},
	{"SPI_MCR_SMPL_PT_SHIFT", SPI_MCR_SMPL_PT_SHIFT, SHIFT(8)},
	{"SPI_MCR_SMPL_PT_VALUE", SPI_MCR_SMPL_PT(1), SHIFT_VALUE(8)},
	{"SPI_MCR_CLR_TXF_MASK", SPI_MCR_CLR_TXF_MASK, MASK(11,1)},
	{"SPI_MCR_CLR_TXF_SHIFT", SPI_MCR_CLR_TXF_SHIFT, SHIFT(11)},
	{"SPI_MCR_DIS_RXF_MASK", SPI_MCR_DIS_RXF_MASK, MASK(12,1)},
	{"SPI_MCR_DIS_RXF_SHIFT", SPI_MCR_DIS_RXF_SHIFT, SHIFT(12)},
	{"SPI_MCR_DIS_TXF_MASK", SPI_MCR_DIS_TXF_MASK, MASK(13,1)},
	{"SPI_MCR_DIS_TXF_SHIFT", SPI_MCR_DIS_TXF_SHIFT, SHIFT(13)},
	{"SPI_MCR_MDIS_MASK", SPI_MCR_MDIS_MASK, MASK(14,1)},
	{"SPI_MCR_MDIS_SHIFT", SPI_MCR_MDIS_SHIFT, SHIFT(14)},
	{"SPI_MCR_DOZE_MASK", SPI_MCR_DOZE_MASK, MASK(15,1)},
	{"SPI_MCR_DOZE_SHIFT", SPI_MCR_DOZE_SHIFT, SHIFT(15)},
	{"SPI_MCR_PCSIS_MASK", SPI_MCR_PCSIS_MASK, MASK(16,6)},
	{"SPI_MCR_PCSIS_SHIFT", SPI_MCR_PCSIS_SHIFT, SHIFT(16)},
	{"SPI_MCR_PCSIS_VALUE", SPI_MCR_PCSIS(1), SHIFT_VALUE(16)},
	{"SPI_MCR_ROOE_MASK", SPI_MCR_ROOE_MASK, MASK(24,1)},
	{"SPI_MCR_ROOE_SHIFT", SPI_MCR_ROOE_SHIFT, SHIFT(24)},
	{"SPI_MCR_PCSSE_MASK", SPI_MCR_PCSSE_MASK, MASK(25,1)},
	{"SPI_MCR_PCSSE_SHIFT", SPI_MCR_PCSSE_SHIFT, SHIFT(25)},
	{"SPI_MCR_MTFE_MASK", SPI_MCR_MTFE_MASK, MASK(26,1)},
	{"SPI_MCR_MTFE_SHIFT", SPI_MCR_MTFE_SHIFT, SHIFT(26)},
	{"SPI_MCR_FRZ_MASK", SPI_MCR_FRZ_MASK, MASK(27,1)},
	{"SPI_MCR_FRZ_SHIFT", SPI_MCR_FRZ_SHIFT, SHIFT(27)},
	{"SPI_MCR_DCONF_MASK", SPI_MCR_DCONF_MASK, MASK(28,2)},
	{"SPI_MCR_DCONF_SHIFT", SPI_MCR_DCONF_SHIFT, SHIFT(28)},
	{"SPI_MCR_DCONF_VALUE", SPI_MCR_DCONF(1), SHIFT_VALUE(28)},
	{"SPI_MCR_CONT_SCKE_MASK", SPI_MCR_CONT_SCKE_MASK, MASK(30,1)},
	{"SPI_MCR_CONT_SCKE_SHIFT", SPI_MCR_CONT_SCKE_SHIFT, SHIFT(30)},
	{"SPI_MCR_MSTR_MASK", SPI_MCR_MSTR_MASK, MASK(31,1)},
	{"SPI_MCR_MSTR_SHIFT", SPI_MCR_MSTR_SHIFT, SHIFT(31)},
	{"SPI_TCR_SPI_TCNT_MASK", SPI_TCR_SPI_TCNT_MASK, MASK(16,16)},
	{"SPI_TCR_SPI_TCNT_SHIFT", SPI_TCR_SPI_TCNT_SHIFT, SHIFT(16)},
	{"SPI_TCR_SPI_TCNT_VALUE", SPI_TCR_SPI_TCNT(1), SHIFT_VALUE(16)},
	{"SPI_CTAR_SLAVE_CPHA_MASK", SPI_CTAR_SLAVE_CPHA_MASK, MASK(25,1)},
	{"SPI_CTAR_SLAVE_CPHA_SHIFT", SPI_CTAR_SLAVE_CPHA_SHIFT, SHIFT(25)},
	{"SPI_CTAR_CPHA_MASK", SPI_CTAR_CPHA_MASK, MASK(25,1)},
	{"SPI_CTAR_CPHA_SHIFT", SPI_CTAR_CPHA_SHIFT, SHIFT(25)},
	{"SPI_CTAR_SLAVE_CPOL_MASK", SPI_CTAR_SLAVE_CPOL_MASK, MASK(26,1)},
	{"SPI_CTAR_SLAVE_CPOL_SHIFT", SPI_CTAR_SLAVE_CPOL_SHIFT, SHIFT(26)},
	{"SPI_CTAR_CPOL_MASK", SPI_CTAR_CPOL_MASK, MASK(26,1)},
	{"SPI_CTAR_CPOL_SHIFT", SPI_CTAR_CPOL_SHIFT, SHIFT(26)},
	{"SPI_CTAR_SLAVE_FMSZ_MASK", SPI_CTAR_SLAVE_FMSZ_MASK, MASK(27,5)},
	{"SPI_CTAR_SLAVE_FMSZ_SHIFT", SPI_CTAR_SLAVE_FMSZ_SHIFT, SHIFT(27)},
	{"SPI_CTAR_SLAVE_FMSZ_VALUE", SPI_CTAR_SLAVE_FMSZ(1), SHIFT_VALUE(27)},
	{"SPI_CTAR_BR_MASK", SPI_CTAR_BR_MASK, MASK(0,4)},
	{"SPI_CTAR_BR_SHIFT", SPI_CTAR_BR_SHIFT, SHIFT(0)},
	{"SPI_CTAR_BR_VALUE", SPI_CTAR_BR(1), SHIFT_VALUE(0)},
	{"SPI_CTAR_DT_MASK", SPI_CTAR_DT_MASK, MASK(4,4)},
	{"SPI_CTAR_DT_SHIFT", SPI_CTAR_DT_SHIFT, SHIFT(4)},
	{"SPI_CTAR_DT_VALUE", SPI_CTAR_DT(1), SHIFT_VALUE(4)},
	{"SPI_CTAR_ASC_MASK", SPI_CTAR_ASC_MASK, MASK(8,4)},
	{"SPI_CTAR_ASC_SHIFT", SPI_CTAR_ASC_SHIFT, SHIFT(8)},
	{"SPI_CTAR_ASC_VALUE", SPI_CTAR_ASC(1), SHIFT_VALUE(8)},
	{"SPI_CTAR_CSSCK_MASK", SPI_CTAR_CSSCK_MASK, MASK(12,4)},
	{"SPI_CTAR_CSSCK_SHIFT", SPI_CTAR_CSSCK_SHIFT, SHIFT(12)},
	{"SPI_CTAR_CSSCK_VALUE", SPI_CTAR_CSSCK(1), SHIFT_VALUE(12)},
	{"SPI_CTAR_PBR_MASK", SPI_CTAR_PBR_MASK, MASK(16,2)},
	{"SPI_CTAR_PBR_SHIFT", SPI_CTAR_PBR_SHIFT, SHIFT(16)},
	{"SPI_CTAR_PBR_VALUE", SPI_CTAR_PBR(1), SHIFT_VALUE(16)},
	{"SPI_CTAR_PDT_MASK", SPI_CTAR_PDT_MASK, MASK(18,2)},
	{"SPI_CTAR_PDT_SHIFT", SPI_CTAR_PDT_SHIFT, SHIFT(18)},
	{"SPI_CTAR_PDT_VALUE", SPI_CTAR_PDT(1), SHIFT_VALUE(18)},
	{"SPI_CTAR_PASC_MASK", SPI_CTAR_PASC_MASK, MASK(20,2)},
	{"SPI_CTAR_PASC_SHIFT", SPI_CTAR_PASC_SHIFT, SHIFT(20)},
	{"SPI_CTAR_PASC_VALUE", SPI_CTAR_PASC(1), SHIFT_VALUE(20)},
	{"SPI_CTAR_PCSSCK_MASK", SPI_CTAR_PCSSCK_MASK, MASK(22,2)},
	{"SPI_CTAR_PCSSCK_SHIFT", SPI_CTAR_PCSSCK_SHIFT, SHIFT(22)},
	{"SPI_CTAR_PCSSCK_VALUE", SPI_CTAR_PCSSCK(1), SHIFT_VALUE(22)},
	{"SPI_CTAR_LSBFE_MASK", SPI_CTAR_LSBFE_MASK, MASK(24,1)},
	{"SPI_CTAR_LSBFE_SHIFT", SPI_CTAR_LSBFE_SHIFT, SHIFT(24)},
	{"SPI_CTAR_FMSZ_MASK", SPI_CTAR_FMSZ_MASK, MASK(27,4)},
	{"SPI_CTAR_FMSZ_SHIFT", SPI_CTAR_FMSZ_SHIFT, SHIFT(27)},
	{"SPI_CTAR_FMSZ_VALUE", SPI_CTAR_FMSZ(1), SHIFT_VALUE(27)},
	{"SPI_CTAR_DBR_MASK", SPI_CTAR_DBR_MASK, MASK(31,1)},
	{"SPI_CTAR_DBR_SHIFT", SPI_CTAR_DBR_SHIFT, SHIFT(31)},
	{"SPI_SR_POPNXTPTR_MASK", SPI_SR_POPNXTPTR_MASK, MASK(0,4)},
	{"SPI_SR_POPNXTPTR_SHIFT", SPI_SR_POPNXTPTR_SHIFT, SHIFT(0)},
	{"SPI_SR_POPNXTPTR_VALUE", SPI_SR_POPNXTPTR(1), SHIFT_VALUE(0)},
	{"SPI_SR_RXCTR_MASK", SPI_SR_RXCTR_MASK, MASK(4,4)},
	{"SPI_SR_RXCTR_SHIFT", SPI_SR_RXCTR_SHIFT, SHIFT(4)},
	{"SPI_SR_RXCTR_VALUE", SPI_SR_RXCTR(1), SHIFT_VALUE(4)},
	{"SPI_SR_TXNXTPTR_MASK", SPI_SR_TXNXTPTR_MASK, MASK(8,4)},
	{"SPI_SR_TXNXTPTR_SHIFT", SPI_SR_TXNXTPTR_SHIFT, SHIFT(8)},
	{"SPI_SR_TXNXTPTR_VALUE", SPI_SR_TXNXTPTR(1), SHIFT_VALUE(8)},
	{"SPI_SR_TXCTR_MASK", SPI_SR_TXCTR_MASK, MASK(12,4)},
	{"SPI_SR_TXCTR_SHIFT", SPI_SR_TXCTR_SHIFT, SHIFT(12)},
	{"SPI_SR_TXCTR_VALUE", SPI_SR_TXCTR(1), SHIFT_VALUE(12)},
	{"SPI_SR_RFDF_MASK", SPI_SR_RFDF_MASK, MASK(17,1)},
	{"SPI_SR_RFDF_SHIFT", SPI_SR_RFDF_SHIFT, SHIFT(17)},
	{"SPI_SR_RFOF_MASK", SPI_SR_RFOF_MASK, MASK(19,1)},
	{"SPI_SR_RFOF_SHIFT", SPI_SR_RFOF_SHIFT, SHIFT(19)},
	{"SPI_SR_TFFF_MASK", SPI_SR_TFFF_MASK, MASK(25,1)},
	{"SPI_SR_TFFF_SHIFT", SPI_SR_TFFF_SHIFT, SHIFT(25)},
	{"SPI_SR_TFUF_MASK", SPI_SR_TFUF_MASK, MASK(27,1)},
	{"SPI_SR_TFUF_SHIFT", SPI_SR_TFUF_SHIFT, SHIFT(27)},
	{"SPI_SR_EOQF_MASK", SPI_SR_EOQF_MASK, MASK(28,1)},
	{"SPI_SR_EOQF_SHIFT", SPI_SR_EOQF_SHIFT, SHIFT(28)},
	{"SPI_SR_TXRXS_MASK", SPI_SR_TXRXS_MASK, MASK(30,1)},
	{"SPI_SR_TXRXS_SHIFT", SPI_SR_TXRXS_SHIFT, SHIFT(30)},
	{"SPI_SR_TCF_MASK", SPI_SR_TCF_MASK, MASK(31,1)},
	{"SPI_SR_TCF_SHIFT", SPI_SR_TCF_SHIFT, SHIFT(31)},
	{"SPI_RSER_RFDF_DIRS_MASK", SPI_RSER_RFDF_DIRS_MASK, MASK(16,1)},
	{"SPI_RSER_RFDF_DIRS_SHIFT", SPI_RSER_RFDF_DIRS_SHIFT, SHIFT(16)},
	{"SPI_RSER_RFDF_RE_MASK", SPI_RSER_RFDF_RE_MASK, MASK(17,1)},
	{"SPI_RSER_RFDF_RE_SHIFT", SPI_RSER_RFDF_RE_SHIFT, SHIFT(17)},
	{"SPI_RSER_RFOF_RE_MASK", SPI_RSER_RFOF_RE_MASK, MASK(19,1)},
	{"SPI_RSER_RFOF_RE_SHIFT", SPI_RSER_RFOF_RE_SHIFT, SHIFT(19)},
	{"SPI_RSER_TFFF_DIRS_MASK", SPI_RSER_TFFF_DIRS_MASK, MASK(24,1)},
	{"SPI_RSER_TFFF_DIRS_SHIFT", SPI_RSER_TFFF_DIRS_SHIFT, SHIFT(24)},
	{"SPI_RSER_TFFF_RE_MASK", SPI_RSER_TFFF_RE_MASK, MASK(25,1)},
	{"SPI_RSER_TFFF_RE_SHIFT", SPI_RSER_TFFF_RE_SHIFT, SHIFT(25)},
	{"SPI_RSER_TFUF_RE_MASK", SPI_RSER_TFUF_RE_MASK, MASK(27,1)},
	{"SPI_RSER_TFUF_RE_SHIFT", SPI_RSER_TFUF_RE_SHIFT, SHIFT(27)},
	{"SPI_RSER_EOQF_RE_MASK", SPI_RSER_EOQF_RE_MASK, MASK(28,1)},
	{"SPI_RSER_EOQF_RE_SHIFT", SPI_RSER_EOQF_RE_SHIFT, SHIFT(28)},
	{"SPI_RSER_TCF_RE_MASK", SPI_RSER_TCF_RE_MASK, MASK(31,1)},
	{"SPI_RSER_TCF_RE_SHIFT", SPI_RSER_TCF_RE_SHIFT, SHIFT(31)},
	{"SPI_PUSHR_TXDATA_MASK", SPI_PUSHR_TXDATA_MASK, MASK(0,16)},
	{"SPI_PUSHR_TXDATA_SHIFT", SPI_PUSHR_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_PUSHR_TXDATA_VALUE", SPI_PUSHR_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_PUSHR_PCS_MASK", SPI_PUSHR_PCS_MASK, MASK(16,6)},
	{"SPI_PUSHR_PCS_SHIFT", SPI_PUSHR_PCS_SHIFT, SHIFT(16)},
	{"SPI_PUSHR_PCS_VALUE", SPI_PUSHR_PCS(1), SHIFT_VALUE(16)},
	{"SPI_PUSHR_CTCNT_MASK", SPI_PUSHR_CTCNT_MASK, MASK(26,1)},
	{"SPI_PUSHR_CTCNT_SHIFT", SPI_PUSHR_CTCNT_SHIFT, SHIFT(26)},
	{"SPI_PUSHR_EOQ_MASK", SPI_PUSHR_EOQ_MASK, MASK(27,1)},
	{"SPI_PUSHR_EOQ_SHIFT", SPI_PUSHR_EOQ_SHIFT, SHIFT(27)},
	{"SPI_PUSHR_CTAS_MASK", SPI_PUSHR_CTAS_MASK, MASK(28,3)},
	{"SPI_PUSHR_CTAS_SHIFT", SPI_PUSHR_CTAS_SHIFT, SHIFT(28)},
	{"SPI_PUSHR_CTAS_VALUE", SPI_PUSHR_CTAS(1), SHIFT_VALUE(28)},
	{"SPI_PUSHR_CONT_MASK", SPI_PUSHR_CONT_MASK, MASK(31,1)},
	{"SPI_PUSHR_CONT_SHIFT", SPI_PUSHR_CONT_SHIFT, SHIFT(31)},
	{"SPI_PUSHR_SLAVE_TXDATA_MASK", SPI_PUSHR_SLAVE_TXDATA_MASK, MASK(0,32)},
	{"SPI_PUSHR_SLAVE_TXDATA_SHIFT", SPI_PUSHR_SLAVE_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_PUSHR_SLAVE_TXDATA_VALUE", SPI_PUSHR_SLAVE_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_POPR_RXDATA_MASK", SPI_POPR_RXDATA_MASK, MASK(0,32)},
	{"SPI_POPR_RXDATA_SHIFT", SPI_POPR_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_POPR_RXDATA_VALUE", SPI_POPR_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR0_TXDATA_MASK", SPI_TXFR0_TXDATA_MASK, MASK(0,16)},
	{"SPI_TXFR0_TXDATA_SHIFT", SPI_TXFR0_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_TXFR0_TXDATA_VALUE", SPI_TXFR0_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR1_TXDATA_MASK", SPI_TXFR1_TXDATA_MASK, MASK(0,16)},
	{"SPI_TXFR1_TXDATA_SHIFT", SPI_TXFR1_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_TXFR1_TXDATA_VALUE", SPI_TXFR1_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR2_TXDATA_MASK", SPI_TXFR2_TXDATA_MASK, MASK(0,16)},
	{"SPI_TXFR2_TXDATA_SHIFT", SPI_TXFR2_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_TXFR2_TXDATA_VALUE", SPI_TXFR2_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR3_TXDATA_MASK", SPI_TXFR3_TXDATA_MASK, MASK(0,16)},
	{"SPI_TXFR3_TXDATA_SHIFT", SPI_TXFR3_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_TXFR3_TXDATA_VALUE", SPI_TXFR3_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR0_TXCMD_TXDATA_MASK", SPI_TXFR0_TXCMD_TXDATA_MASK, MASK(16,16)},
	{"SPI_TXFR0_TXCMD_TXDATA_SHIFT", SPI_TXFR0_TXCMD_TXDATA_SHIFT, SHIFT(16)},
	{"SPI_TXFR0_TXCMD_TXDATA_VALUE", SPI_TXFR0_TXCMD_TXDATA(1), SHIFT_VALUE(16)},
	{"SPI_TXFR1_TXCMD_TXDATA_MASK", SPI_TXFR1_TXCMD_TXDATA_MASK, MASK(16,16)},
	{"SPI_TXFR1_TXCMD_TXDATA_SHIFT", SPI_TXFR1_TXCMD_TXDATA_SHIFT, SHIFT(16)},
	{"SPI_TXFR1_TXCMD_TXDATA_VALUE", SPI_TXFR1_TXCMD_TXDATA(1), SHIFT_VALUE(16)},
	{"SPI_TXFR2_TXCMD_TXDATA_MASK", SPI_TXFR2_TXCMD_TXDATA_MASK, MASK(16,16)},
	{"SPI_TXFR2_TXCMD_TXDATA_SHIFT", SPI_TXFR2_TXCMD_TXDATA_SHIFT, SHIFT(16)},
	{"SPI_TXFR2_TXCMD_TXDATA_VALUE", SPI_TXFR2_TXCMD_TXDATA(1), SHIFT_VALUE(16)},
	{"SPI_TXFR3_TXCMD_TXDATA_MASK", SPI_TXFR3_TXCMD_TXDATA_MASK, MASK(16,16)},
	{"SPI_TXFR3_TXCMD_TXDATA_SHIFT", SPI_TXFR3_TXCMD_TXDATA_SHIFT, SHIFT(16)},
	{"SPI_TXFR3_TXCMD_TXDATA_VALUE", SPI_TXFR3_TXCMD_TXDATA(1), SHIFT_VALUE(16)},
	{"SPI_RXFR0_RXDATA_MASK", SPI_RXFR0_RXDATA_MASK, MASK(0,32)},
	{"SPI_RXFR0_RXDATA_SHIFT", SPI_RXFR0_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_RXFR0_RXDATA_VALUE", SPI_RXFR0_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_RXFR1_RXDATA_MASK", SPI_RXFR1_RXDATA_MASK, MASK(0,32)},
	{"SPI_RXFR1_RXDATA_SHIFT", SPI_RXFR1_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_RXFR1_RXDATA_VALUE", SPI_RXFR1_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_RXFR2_RXDATA_MASK", SPI_RXFR2_RXDATA_MASK, MASK(0,32)},
	{"SPI_RXFR2_RXDATA_SHIFT", SPI_RXFR2_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_RXFR2_RXDATA_VALUE", SPI_RXFR2_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_RXFR3_RXDATA_MASK", SPI_RXFR3_RXDATA_MASK, MASK(0,32)},
	{"SPI_RXFR3_RXDATA_SHIFT", SPI_RXFR3_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_RXFR3_RXDATA_VALUE", SPI_RXFR3_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_MCR_CLR_RXF_MASK", SPI_MCR_CLR_RXF_MASK, MASK(10,1)},
	{"SPI_MCR_CLR_RXF_SHIFT", SPI_MCR_CLR_RXF_SHIFT, SHIFT(10)},
	{"UART_BDH_SBNS_MASK", UART_BDH_SBNS_MASK, MASK(5,1)},
	{"UART_BDH_SBNS_SHIFT", UART_BDH_SBNS_SHIFT, SHIFT(5)},
	{"UART_C1_PT_MASK", UART_C1_PT_MASK, MASK(0,1)},
	{"UART_C1_PT_SHIFT", UART_C1_PT_SHIFT, SHIFT(0)},
	{"UART_C1_PE_MASK", UART_C1_PE_MASK, MASK(1,1)},
	{"UART_C1_PE_SHIFT", UART_C1_PE_SHIFT, SHIFT(1)},
	{"UART_C1_ILT_MASK", UART_C1_ILT_MASK, MASK(2,1)},
	{"UART_C1_ILT_SHIFT", UART_C1_ILT_SHIFT, SHIFT(2)},
	{"UART_C1_WAKE_MASK", UART_C1_WAKE_MASK, MASK(3,1)},
	{"UART_C1_WAKE_SHIFT", UART_C1_WAKE_SHIFT, SHIFT(3)},
	{"UART_C1_M_MASK", UART_C1_M_MASK, MASK(4,1)},
	{"UART_C1_M_SHIFT", UART_C1_M_SHIFT, SHIFT(4)},
	{"UART_C1_RSRC_MASK", UART_C1_RSRC_MASK, MASK(5,1)},
	{"UART_C1_RSRC_SHIFT", UART_C1_RSRC_SHIFT, SHIFT(5)},
	{"UART_C1_UARTSWAI_MASK", UART_C1_UARTSWAI_MASK, MASK(6,1)},
	{"UART_C1_UARTSWAI_SHIFT", UART_C1_UARTSWAI_SHIFT, SHIFT(6)},
	{"UART_C1_LOOPS_MASK", UART_C1_LOOPS_MASK, MASK(7,1)},
	{"UART_C1_LOOPS_SHIFT", UART_C1_LOOPS_SHIFT, SHIFT(7)},
	{"UART_C2_SBK_MASK", UART_C2_SBK_MASK, MASK(0,1)},
	{"UART_C2_SBK_SHIFT", UART_C2_SBK_SHIFT, SHIFT(0)},
	{"UART_C2_RWU_MASK", UART_C2_RWU_MASK, MASK(1,1)},
	{"UART_C2_RWU_SHIFT", UART_C2_RWU_SHIFT, SHIFT(1)},
	{"UART_C2_RE_MASK", UART_C2_RE_MASK, MASK(2,1)},
	{"UART_C2_RE_SHIFT", UART_C2_RE_SHIFT, SHIFT(2)},
	{"UART_C2_TE_MASK", UART_C2_TE_MASK, MASK(3,1)},
	{"UART_C2_TE_SHIFT", UART_C2_TE_SHIFT, SHIFT(3)},
	{"UART_S1_PF_MASK", UART_S1_PF_MASK, MASK(0,1)},
	{"UART_S1_PF_SHIFT", UART_S1_PF_SHIFT, SHIFT(0)},
	{"UART_S1_FE_MASK", UART_S1_FE_MASK, MASK(1,1)},
	{"UART_S1_FE_SHIFT", UART_S1_FE_SHIFT, SHIFT(1)},
	{"UART_S1_NF_MASK", UART_S1_NF_MASK, MASK(2,1)},
	{"UART_S1_NF_SHIFT", UART_S1_NF_SHIFT, SHIFT(2)},
	{"UART_S1_OR_MASK", UART_S1_OR_MASK, MASK(3,1)},
	{"UART_S1_OR_SHIFT", UART_S1_OR_SHIFT, SHIFT(3)},
	{"UART_S1_IDLE_MASK", UART_S1_IDLE_MASK, MASK(4,1)},
	{"UART_S1_IDLE_SHIFT", UART_S1_IDLE_SHIFT, SHIFT(4)},
	{"UART_S1_RDRF_MASK", UART_S1_RDRF_MASK, MASK(5,1)},
	{"UART_S1_RDRF_SHIFT", UART_S1_RDRF_SHIFT, SHIFT(5)},
	{"UART_S1_TDRE_MASK", UART_S1_TDRE_MASK, MASK(7,1)},
	{"UART_S1_TDRE_SHIFT", UART_S1_TDRE_SHIFT, SHIFT(7)},
	{"UART_S2_RAF_MASK", UART_S2_RAF_MASK, MASK(0,1)},
	{"UART_S2_RAF_SHIFT", UART_S2_RAF_SHIFT, SHIFT(0)},
	{"UART_S2_LBKDE_MASK", UART_S2_LBKDE_MASK, MASK(1,1)},
	{"UART_S2_LBKDE_SHIFT", UART_S2_LBKDE_SHIFT, SHIFT(1)},
	{"UART_S2_RXINV_MASK", UART_S2_RXINV_MASK, MASK(4,1)},
	{"UART_S2_RXINV_SHIFT", UART_S2_RXINV_SHIFT, SHIFT(4)},
	{"UART_S2_RXEDGIF_MASK", UART_S2_RXEDGIF_MASK, MASK(6,1)},
	{"UART_S2_RXEDGIF_SHIFT", UART_S2_RXEDGIF_SHIFT, SHIFT(6)},
	{"UART_S2_LBKDIF_MASK", UART_S2_LBKDIF_MASK, MASK(7,1)},
	{"UART_S2_LBKDIF_SHIFT", UART_S2_LBKDIF_SHIFT, SHIFT(7)},
	{"UART_C3_PEIE_MASK", UART_C3_PEIE_MASK, MASK(0,1)},
	{"UART_C3_PEIE_SHIFT", UART_C3_PEIE_SHIFT, SHIFT(0)},
	{"UART_C3_FEIE_MASK", UART_C3_FEIE_MASK, MASK(1,1)},
	{"UART_C3_FEIE_SHIFT", UART_C3_FEIE_SHIFT, SHIFT(1)},
	{"UART_C3_NEIE_MASK", UART_C3_NEIE_MASK, MASK(2,1)},
	{"UART_C3_NEIE_SHIFT", UART_C3_NEIE_SHIFT, SHIFT(2)},
	{"UART_BDH_SBR_MASK", UART_BDH_SBR_MASK, MASK(0,5)},
	{"UART_BDH_SBR_SHIFT", UART_BDH_SBR_SHIFT, SHIFT(0)},
	{"UART_BDH_SBR_VALUE", UART_BDH_SBR(1), SHIFT_VALUE(0)},
	{"UART_BDH_RXEDGIE_MASK", UART_BDH_RXEDGIE_MASK, MASK(6,1)},
	{"UART_BDH_RXEDGIE_SHIFT", UART_BDH_RXEDGIE_SHIFT, SHIFT(6)},
	{"UART_BDL_SBR_MASK", UART_BDL_SBR_MASK, MASK(0,8)},
	{"UART_BDL_SBR_SHIFT", UART_BDL_SBR_SHIFT, SHIFT(0)},
	{"UART_BDL_SBR_VALUE", UART_BDL_SBR(1), SHIFT_VALUE(0)},
	{"UART_C2_RIE_MASK", UART_C2_RIE_MASK, MASK(5,1)},
	{"UART_C2_RIE_SHIFT", UART_C2_RIE_SHIFT, SHIFT(5)},
	{"UART_C2_TIE_MASK", UART_C2_TIE_MASK, MASK(7,1)},
	{"UART_C2_TIE_SHIFT", UART_C2_TIE_SHIFT, SHIFT(7)},
	{"UART_S1_TC_MASK", UART_S1_TC_MASK, MASK(6,1)},
	{"UART_S1_TC_SHIFT", UART_S1_TC_SHIFT, SHIFT(6)},
	{"UART_S2_BRK13_MASK", UART_S2_BRK13_MASK, MASK(2,1)},
	{"UART_S2_BRK13_SHIFT", UART_S2_BRK13_SHIFT, SHIFT(2)},
	{"UART_S2_RWUID_MASK", UART_S2_RWUID_MASK, MASK(3,1)},
	{"UART_S2_RWUID_SHIFT", UART_S2_RWUID_SHIFT, SHIFT(3)},
	{"UART_S2_MSBF_MASK", UART_S2_MSBF_MASK, MASK(5,1)},
	{"UART_S2_MSBF_SHIFT", UART_S2_MSBF_SHIFT, SHIFT(5)},
	{"UART_C3_ORIE_MASK", UART_C3_ORIE_MASK, MASK(3,1)},
	{"UART_C3_ORIE_SHIFT", UART_C3_ORIE_SHIFT, SHIFT(3)},
	{"UART_C3_TXINV_MASK", UART_C3_TXINV_MASK, MASK(4,1)},
	{"UART_C3_TXINV_SHIFT", UART_C3_TXINV_SHIFT, SHIFT(4)},
	{"UART_C3_TXDIR_MASK", UART_C3_TXDIR_MASK, MASK(5,1)},
	{"UART_C3_TXDIR_SHIFT", UART_C3_TXDIR_SHIFT, SHIFT(5)},
	{"UART_C3_T8_MASK", UART_C3_T8_MASK, MASK(6,1)},
	{"UART_C3_T8_SHIFT", UART_C3_T8_SHIFT, SHIFT(6)},
	{"UART_C3_R8_MASK", UART_C3_R8_MASK, MASK(7,1)},
	{"UART_C3_R8_SHIFT", UART_C3_R8_SHIFT, SHIFT(7)},
	{"UART_D_RT_MASK", UART_D_RT_MASK, MASK(0,8)},
	{"UART_D_RT_SHIFT", UART_D_RT_SHIFT, SHIFT(0)},
	{"UART_D_RT_VALUE", UART_D_RT(1), SHIFT_VALUE(0)},
	{"UART_MA1_MA_MASK", UART_MA1_MA_MASK, MASK(0,8)},
	{"UART_MA1_MA_SHIFT", UART_MA1_MA_SHIFT, SHIFT(0)},
	{"UART_MA1_MA_VALUE", UART_MA1_MA(1), SHIFT_VALUE(0)},
	{"UART_MA2_MA_MASK", UART_MA2_MA_MASK, MASK(0,8)},
	{"UART_MA2_MA_SHIFT", UART_MA2_MA_SHIFT, SHIFT(0)},
	{"UART_MA2_MA_VALUE", UART_MA2_MA(1), SHIFT_VALUE(0)},
	{"UART_C4_BRFA_MASK", UART_C4_BRFA_MASK, MASK(0,5)},
	{"UART_C4_BRFA_SHIFT", UART_C4_BRFA_SHIFT, SHIFT(0)},
	{"UART_C4_BRFA_VALUE", UART_C4_BRFA(1), SHIFT_VALUE(0)},
	{"UART_C4_M10_MASK", UART_C4_M10_MASK, MASK(5,1)},
	{"UART_C4_M10_SHIFT", UART_C4_M10_SHIFT, SHIFT(5)},
	{"UART_C4_MAEN2_MASK", UART_C4_MAEN2_MASK, MASK(6,1)},
	{"UART_C4_MAEN2_SHIFT", UART_C4_MAEN2_SHIFT, SHIFT(6)},
	{"UART_C4_MAEN1_MASK", UART_C4_MAEN1_MASK, MASK(7,1)},
	{"UART_C4_MAEN1_SHIFT", UART_C4_MAEN1_SHIFT, SHIFT(7)},
	{"UART_C5_RDMAS_MASK", UART_C5_RDMAS_MASK, MASK(5,1)},
	{"UART_C5_RDMAS_SHIFT", UART_C5_RDMAS_SHIFT, SHIFT(5)},
	{"UART_C5_TDMAS_MASK", UART_C5_TDMAS_MASK, MASK(7,1)},
	{"UART_C5_TDMAS_SHIFT", UART_C5_TDMAS_SHIFT, SHIFT(7)},
	{"UART_ED_PARITYE_MASK", UART_ED_PARITYE_MASK, MASK(6,1)},
	{"UART_ED_PARITYE_SHIFT", UART_ED_PARITYE_SHIFT, SHIFT(6)},
	{"UART_ED_NOISY_MASK", UART_ED_NOISY_MASK, MASK(7,1)},
	{"UART_ED_NOISY_SHIFT", UART_ED_NOISY_SHIFT, SHIFT(7)},
	{"UART_MODEM_TXCTSE_MASK", UART_MODEM_TXCTSE_MASK, MASK(0,1)},
	{"UART_MODEM_TXCTSE_SHIFT", UART_MODEM_TXCTSE_SHIFT, SHIFT(0)},
	{"UART_MODEM_TXRTSE_MASK", UART_MODEM_TXRTSE_MASK, MASK(1,1)},
	{"UART_MODEM_TXRTSE_SHIFT", UART_MODEM_TXRTSE_SHIFT, SHIFT(1)},
	{"UART_MODEM_TXRTSPOL_MASK", UART_MODEM_TXRTSPOL_MASK, MASK(2,1)},
	{"UART_MODEM_TXRTSPOL_SHIFT", UART_MODEM_TXRTSPOL_SHIFT, SHIFT(2)},
	{"UART_MODEM_RXRTSE_MASK", UART_MODEM_RXRTSE_MASK, MASK(3,1)},
	{"UART_MODEM_RXRTSE_SHIFT", UART_MODEM_RXRTSE_SHIFT, SHIFT(3)},
	{"UART_IR_TNP_MASK", UART_IR_TNP_MASK, MASK(0,2)},
	{"UART_IR_TNP_SHIFT", UART_IR_TNP_SHIFT, SHIFT(0)},
	{"UART_IR_TNP_VALUE", UART_IR_TNP(1), SHIFT_VALUE(0)},
	{"UART_IR_IREN_MASK", UART_IR_IREN_MASK, MASK(2,1)},
	{"UART_IR_IREN_SHIFT", UART_IR_IREN_SHIFT, SHIFT(2)},
	{"UART_PFIFO_RXFIFOSIZE_MASK", UART_PFIFO_RXFIFOSIZE_MASK, MASK(0,3)},
	{"UART_PFIFO_RXFIFOSIZE_SHIFT", UART_PFIFO_RXFIFOSIZE_SHIFT, SHIFT(0)},
	{"UART_PFIFO_RXFIFOSIZE_VALUE", UART_PFIFO_RXFIFOSIZE(1), SHIFT_VALUE(0)},
	{"UART_PFIFO_RXFE_MASK", UART_PFIFO_RXFE_MASK, MASK(3,1)},
	{"UART_PFIFO_RXFE_SHIFT", UART_PFIFO_RXFE_SHIFT, SHIFT(3)},
	{"UART_PFIFO_TXFIFOSIZE_MASK", UART_PFIFO_TXFIFOSIZE_MASK, MASK(4,3)},
	{"UART_PFIFO_TXFIFOSIZE_SHIFT", UART_PFIFO_TXFIFOSIZE_SHIFT, SHIFT(4)},
	{"UART_PFIFO_TXFIFOSIZE_VALUE", UART_PFIFO_TXFIFOSIZE(1), SHIFT_VALUE(4)},
	{"UART_PFIFO_TXFE_MASK", UART_PFIFO_TXFE_MASK, MASK(7,1)},
	{"UART_PFIFO_TXFE_SHIFT", UART_PFIFO_TXFE_SHIFT, SHIFT(7)},
	{"UART_CFIFO_RXUFE_MASK", UART_CFIFO_RXUFE_MASK, MASK(0,1)},
	{"UART_CFIFO_RXUFE_SHIFT", UART_CFIFO_RXUFE_SHIFT, SHIFT(0)},
	{"UART_CFIFO_TXOFE_MASK", UART_CFIFO_TXOFE_MASK, MASK(1,1)},
	{"UART_CFIFO_TXOFE_SHIFT", UART_CFIFO_TXOFE_SHIFT, SHIFT(1)},
	{"UART_CFIFO_RXOFE_MASK", UART_CFIFO_RXOFE_MASK, MASK(2,1)},
	{"UART_CFIFO_RXOFE_SHIFT", UART_CFIFO_RXOFE_SHIFT, SHIFT(2)},
	{"UART_CFIFO_RXFLUSH_MASK", UART_CFIFO_RXFLUSH_MASK, MASK(6,1)},
	{"UART_CFIFO_RXFLUSH_SHIFT", UART_CFIFO_RXFLUSH_SHIFT, SHIFT(6)},
	{"UART_CFIFO_TXFLUSH_MASK", UART_CFIFO_TXFLUSH_MASK, MASK(7,1)},
	{"UART_CFIFO_TXFLUSH_SHIFT", UART_CFIFO_TXFLUSH_SHIFT, SHIFT(7)},
	{"UART_SFIFO_RXUF_MASK", UART_SFIFO_RXUF_MASK, MASK(0,1)},
	{"UART_SFIFO_RXUF_SHIFT", UART_SFIFO_RXUF_SHIFT, SHIFT(0)},
	{"UART_SFIFO_TXOF_MASK", UART_SFIFO_TXOF_MASK, MASK(1,1)},
	{"UART_SFIFO_TXOF_SHIFT", UART_SFIFO_TXOF_SHIFT, SHIFT(1)},
	{"UART_SFIFO_RXOF_MASK", UART_SFIFO_RXOF_MASK, MASK(2,1)},
	{"UART_SFIFO_RXOF_SHIFT", UART_SFIFO_RXOF_SHIFT, SHIFT(2)},
	{"UART_SFIFO_RXEMPT_MASK", UART_SFIFO_RXEMPT_MASK, MASK(6,1)},
	{"UART_SFIFO_RXEMPT_SHIFT", UART_SFIFO_RXEMPT_SHIFT, SHIFT(6)},
	{"UART_SFIFO_TXEMPT_MASK", UART_SFIFO_TXEMPT_MASK, MASK(7,1)},
	{"UART_SFIFO_TXEMPT_SHIFT", UART_SFIFO_TXEMPT_SHIFT, SHIFT(7)},
	{"UART_TWFIFO_TXWATER_MASK", UART_TWFIFO_TXWATER_MASK, MASK(0,8)},
	{"UART_TWFIFO_TXWATER_SHIFT", UART_TWFIFO_TXWATER_SHIFT, SHIFT(0)},
	{"UART_TWFIFO_TXWATER_VALUE", UART_TWFIFO_TXWATER(1), SHIFT_VALUE(0)},
	{"UART_TCFIFO_TXCOUNT_MASK", UART_TCFIFO_TXCOUNT_MASK, MASK(0,8)},
	{"UART_TCFIFO_TXCOUNT_SHIFT", UART_TCFIFO_TXCOUNT_SHIFT, SHIFT(0)},
	{"UART_TCFIFO_TXCOUNT_VALUE", UART_TCFIFO_TXCOUNT(1), SHIFT_VALUE(0)},
	{"UART_RWFIFO_RXWATER_MASK", UART_RWFIFO_RXWATER_MASK, MASK(0,8)},
	{"UART_RWFIFO_RXWATER_SHIFT", UART_RWFIFO_RXWATER_SHIFT, SHIFT(0)},
	{"UART_RWFIFO_RXWATER_VALUE", UART_RWFIFO_RXWATER(1), SHIFT_VALUE(0)},
	{"UART_RCFIFO_RXCOUNT_MASK", UART_RCFIFO_RXCOUNT_MASK, MASK(0,8)},
	{"UART_RCFIFO_RXCOUNT_SHIFT", UART_RCFIFO_RXCOUNT_SHIFT, SHIFT(0)},
	{"UART_RCFIFO_RXCOUNT_VALUE", UART_RCFIFO_RXCOUNT(1), SHIFT_VALUE(0)},
	{"UART_C7816_ISO_7816E_MASK", UART_C7816_ISO_7816E_MASK, MASK(0,1)},
	{"UART_C7816_ISO_7816E_SHIFT", UART_C7816_ISO_7816E_SHIFT, SHIFT(0)},
	{"UART_C7816_TTYPE_MASK", UART_C7816_TTYPE_MASK, MASK(1,1)},
	{"UART_C7816_TTYPE_SHIFT", UART_C7816_TTYPE_SHIFT, SHIFT(1)},
	{"UART_C7816_INIT_MASK", UART_C7816_INIT_MASK, MASK(2,1)},
	{"UART_C7816_INIT_SHIFT", UART_C7816_INIT_SHIFT, SHIFT(2)},
	{"UART_C7816_ANACK_MASK", UART_C7816_ANACK_MASK, MASK(3,1)},
	{"UART_C7816_ANACK_SHIFT", UART_C7816_ANACK_SHIFT, SHIFT(3)},
	{"UART_C7816_ONACK_MASK", UART_C7816_ONACK_MASK, MASK(4,1)},
	{"UART_C7816_ONACK_SHIFT", UART_C7816_ONACK_SHIFT, SHIFT(4)},
	{"UART_IE7816_RXTE_MASK", UART_IE7816_RXTE_MASK, MASK(0,1)},
	{"UART_IE7816_RXTE_SHIFT", UART_IE7816_RXTE_SHIFT, SHIFT(0)},
	{"UART_IE7816_TXTE_MASK", UART_IE7816_TXTE_MASK, MASK(1,1)},
	{"UART_IE7816_TXTE_SHIFT", UART_IE7816_TXTE_SHIFT, SHIFT(1)},
	{"UART_IE7816_GTVE_MASK", UART_IE7816_GTVE_MASK, MASK(2,1)},
	{"UART_IE7816_GTVE_SHIFT", UART_IE7816_GTVE_SHIFT, SHIFT(2)},
	{"UART_IE7816_INITDE_MASK", UART_IE7816_INITDE_MASK, MASK(4,1)},
	{"UART_IE7816_INITDE_SHIFT", UART_IE7816_INITDE_SHIFT, SHIFT(4)},
	{"UART_IE7816_BWTE_MASK", UART_IE7816_BWTE_MASK, MASK(5,1)},
	{"UART_IE7816_BWTE_SHIFT", UART_IE7816_BWTE_SHIFT, SHIFT(5)},
	{"UART_IE7816_CWTE_MASK", UART_IE7816_CWTE_MASK, MASK(6,1)},
	{"UART_IE7816_CWTE_SHIFT", UART_IE7816_CWTE_SHIFT, SHIFT(6)},
	{"UART_IE7816_WTE_MASK", UART_IE7816_WTE_MASK, MASK(7,1)},
	{"UART_IE7816_WTE_SHIFT", UART_IE7816_WTE_SHIFT, SHIFT(7)},
	{"UART_IS7816_RXT_MASK", UART_IS7816_RXT_MASK, MASK(0,1)},
	{"UART_IS7816_RXT_SHIFT", UART_IS7816_RXT_SHIFT, SHIFT(0)},
	{"UART_IS7816_TXT_MASK", UART_IS7816_TXT_MASK, MASK(1,1)},
	{"UART_IS7816_TXT_SHIFT", UART_IS7816_TXT_SHIFT, SHIFT(1)},
	{"UART_IS7816_GTV_MASK", UART_IS7816_GTV_MASK, MASK(2,1)},
	{"UART_IS7816_GTV_SHIFT", UART_IS7816_GTV_SHIFT, SHIFT(2)},
	{"UART_IS7816_INITD_MASK", UART_IS7816_INITD_MASK, MASK(4,1)},
	{"UART_IS7816_INITD_SHIFT", UART_IS7816_INITD_SHIFT, SHIFT(4)},
	{"UART_IS7816_BWT_MASK", UART_IS7816_BWT_MASK, MASK(5,1)},
	{"UART_IS7816_BWT_SHIFT", UART_IS7816_BWT_SHIFT, SHIFT(5)},
	{"UART_IS7816_CWT_MASK", UART_IS7816_CWT_MASK, MASK(6,1)},
	{"UART_IS7816_CWT_SHIFT", UART_IS7816_CWT_SHIFT, SHIFT(6)},
	{"UART_IS7816_WT_MASK", UART_IS7816_WT_MASK, MASK(7,1)},
	{"UART_IS7816_WT_SHIFT", UART_IS7816_WT_SHIFT, SHIFT(7)},
	{"UART_WN7816_GTN_MASK", UART_WN7816_GTN_MASK, MASK(0,8)},
	{"UART_WN7816_GTN_SHIFT", UART_WN7816_GTN_SHIFT, SHIFT(0)},
	{"UART_WN7816_GTN_VALUE", UART_WN7816_GTN(1), SHIFT_VALUE(0)},
	{"UART_WF7816_GTFD_MASK", UART_WF7816_GTFD_MASK, MASK(0,8)},
	{"UART_WF7816_GTFD_SHIFT", UART_WF7816_GTFD_SHIFT, SHIFT(0)},
	{"UART_WF7816_GTFD_VALUE", UART_WF7816_GTFD(1), SHIFT_VALUE(0)},
	{"UART_ET7816_RXTHRESHOLD_MASK", UART_ET7816_RXTHRESHOLD_MASK, MASK(0,4)},
	{"UART_ET7816_RXTHRESHOLD_SHIFT", UART_ET7816_RXTHRESHOLD_SHIFT, SHIFT(0)},
	{"UART_ET7816_RXTHRESHOLD_VALUE", UART_ET7816_RXTHRESHOLD(1), SHIFT_VALUE(0)},
	{"UART_ET7816_TXTHRESHOLD_MASK", UART_ET7816_TXTHRESHOLD_MASK, MASK(4,4)},
	{"UART_ET7816_TXTHRESHOLD_SHIFT", UART_ET7816_TXTHRESHOLD_SHIFT, SHIFT(4)},
	{"UART_ET7816_TXTHRESHOLD_VALUE", UART_ET7816_TXTHRESHOLD(1), SHIFT_VALUE(4)},
	{"UART_TL7816_TLEN_MASK", UART_TL7816_TLEN_MASK, MASK(0,8)},
	{"UART_TL7816_TLEN_SHIFT", UART_TL7816_TLEN_SHIFT, SHIFT(0)},
	{"UART_TL7816_TLEN_VALUE", UART_TL7816_TLEN(1), SHIFT_VALUE(0)},
	{"UART_WP7816T0_WI_MASK", UART_WP7816T0_WI_MASK, MASK(0,8)},
	{"UART_WP7816T0_WI_SHIFT", UART_WP7816T0_WI_SHIFT, SHIFT(0)},
	{"UART_WP7816T0_WI_VALUE", UART_WP7816T0_WI(1), SHIFT_VALUE(0)},
	{"UART_WP7816T1_BWI_MASK", UART_WP7816T1_BWI_MASK, MASK(0,4)},
	{"UART_WP7816T1_BWI_SHIFT", UART_WP7816T1_BWI_SHIFT, SHIFT(0)},
	{"UART_WP7816T1_BWI_VALUE", UART_WP7816T1_BWI(1), SHIFT_VALUE(0)},
	{"UART_WP7816T1_CWI_MASK", UART_WP7816T1_CWI_MASK, MASK(4,4)},
	{"UART_WP7816T1_CWI_SHIFT", UART_WP7816T1_CWI_SHIFT, SHIFT(4)},
	{"UART_WP7816T1_CWI_VALUE", UART_WP7816T1_CWI(1), SHIFT_VALUE(4)},
	{"UART_BDH_LBKDIE_MASK", UART_BDH_LBKDIE_MASK, MASK(7,1)},
	{"UART_BDH_LBKDIE_SHIFT", UART_BDH_LBKDIE_SHIFT, SHIFT(7)},
	{"UART_C2_ILIE_MASK", UART_C2_ILIE_MASK, MASK(4,1)},
	{"UART_C2_ILIE_SHIFT", UART_C2_ILIE_SHIFT, SHIFT(4)},
	{"UART_C2_TCIE_MASK", UART_C2_TCIE_MASK, MASK(6,1)},
	{"UART_C2_TCIE_SHIFT", UART_C2_TCIE_SHIFT, SHIFT(6)},
	{"UART_C5_LBKDDMAS_MASK", UART_C5_LBKDDMAS_MASK, MASK(3,1)},
	{"UART_C5_LBKDDMAS_SHIFT", UART_C5_LBKDDMAS_SHIFT, SHIFT(3)},
	{"UART_C5_ILDMAS_MASK", UART_C5_ILDMAS_MASK, MASK(4,1)},
	{"UART_C5_ILDMAS_SHIFT", UART_C5_ILDMAS_SHIFT, SHIFT(4)},
	{"UART_C5_TCDMAS_MASK", UART_C5_TCDMAS_MASK, MASK(6,1)},
	{"UART_C5_TCDMAS_SHIFT", UART_C5_TCDMAS_SHIFT, SHIFT(6)}
};