INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/project_2/project_2.srcs/sources_1/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/lab4_4_matrix/lab4_4_matrix.srcs/sources_1/new/matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/project_2/project_2.srcs/sources_1/new/single_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/lab4_4_matrix/lab4_4_matrix.srcs/sources_1/new/stimulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/lab4_4_matrix/lab4_4_matrix.srcs/sources_1/new/tb_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_matrix
