var searchData=
[
  ['registers_20_28for_20f42xx_20or_20f43xx_20only_29',['Registers (for F42xx or F43xx only)',['../../stm32f4/html/group__crypto__defines__registers.html',1,'']]],
  ['registers_20_28generic_29',['Registers (Generic)',['../../stm32f4/html/group__crypto__registers__gen.html',1,'']]],
  ['r0',['r0',['../../cm3/html/structscb__exception__stack__frame.html#ae7ebc5fa67cc65d5039f8f978e3a2062',1,'scb_exception_stack_frame']]],
  ['r1',['r1',['../../cm3/html/structscb__exception__stack__frame.html#a9fea68a34dc0a9d385390205092162e9',1,'scb_exception_stack_frame']]],
  ['r12',['r12',['../../cm3/html/structscb__exception__stack__frame.html#a0e6126588086c406b720b3961bda7311',1,'scb_exception_stack_frame']]],
  ['r2',['r2',['../../cm3/html/structscb__exception__stack__frame.html#ac38c8c267ebaa36b9e8114e0c8da6b33',1,'scb_exception_stack_frame']]],
  ['r3',['r3',['../../cm3/html/structscb__exception__stack__frame.html#a974713f74276b9c27efaf8dd8e066784',1,'scb_exception_stack_frame']]],
  ['rcc_2ec',['rcc.c',['../../stm32f1/html/rcc_8c.html',1,'(Global Namespace)'],['../../stm32f4/html/rcc_8c.html',1,'(Global Namespace)'],['../../lm4f/html/rcc_8c.html',1,'(Global Namespace)']]],
  ['rcc_2eh',['rcc.h',['../../stm32f1/html/rcc_8h.html',1,'(Global Namespace)'],['../../stm32f4/html/rcc_8h.html',1,'(Global Namespace)'],['../../lm4f/html/rcc_8h.html',1,'(Global Namespace)']]],
  ['rcc_5facmp0',['RCC_ACMP0',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7cab043d91156620faf65bd2e7ba3b4892f',1,]]],
  ['rcc_5fadc0',['RCC_ADC0',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7cae2455d48a21d53fe277cd3c5adf24d0c',1,]]],
  ['rcc_5fadc1',['RCC_ADC1',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a81b9534841bd60ff16455a28481d7a14',1,'RCC_ADC1()(Global Namespace)'],['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca81b9534841bd60ff16455a28481d7a14',1,'RCC_ADC1()(Global Namespace)']]],
  ['rcc_5fadc2',['RCC_ADC2',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a777ad0506337d6e993f2806a9c6e6e67',1,]]],
  ['rcc_5fadc3',['RCC_ADC3',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa6241e9482735ceb39aac86fcf16181a',1,]]],
  ['rcc_5fafio',['RCC_AFIO',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a68345b3ee59e805471c4580e1cc011fa',1,]]],
  ['rcc_5fahbenr_20enable_20values',['RCC_AHBENR enable values',['../../stm32f1/html/group__rcc__ahbenr__en.html',1,'']]],
  ['rcc_5fahbrstr_20reset_20values',['RCC_AHBRSTR reset values',['../../stm32f1/html/group__rcc__ahbrstr__rst.html',1,'']]],
  ['rcc_5fapb1enr_20enable_20values',['RCC_APB1ENR enable values',['../../stm32f1/html/group__rcc__apb1enr__en.html',1,'']]],
  ['rcc_5fapb1rstr_20reset_20values',['RCC_APB1RSTR reset values',['../../stm32f1/html/group__rcc__apb1rstr__rst.html',1,'']]],
  ['rcc_5fapb2enr_20enable_20values',['RCC_APB2ENR enable values',['../../stm32f1/html/group__rcc__apb2enr__en.html',1,'']]],
  ['rcc_5fapb2rstr_20reset_20values',['RCC_APB2RSTR reset values',['../../stm32f1/html/group__rcc__apb2rstr__rst.html',1,'']]],
  ['rcc_5fbackupdomain_5freset',['rcc_backupdomain_reset',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gaa02e63deae78644c393004fb900fe584',1,'rcc_backupdomain_reset(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gaa02e63deae78644c393004fb900fe584',1,'rcc_backupdomain_reset(void)(Global Namespace)']]],
  ['rcc_5fbkp',['RCC_BKP',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af5ce5f48d1a40ea29eaacc30c623e048',1,]]],
  ['rcc_5fcan',['RCC_CAN',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a103d2ed58a3babf641fbe9a3654ab534',1,]]],
  ['rcc_5fcan0',['RCC_CAN0',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7cab58916255b8946d66b0cf6a7c7ee18ae',1,]]],
  ['rcc_5fcan1',['RCC_CAN1',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a61b240aefa01d614e06844f5b5943dc9',1,'RCC_CAN1()(Global Namespace)'],['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca61b240aefa01d614e06844f5b5943dc9',1,'RCC_CAN1()(Global Namespace)']]],
  ['rcc_5fcan2',['RCC_CAN2',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a29d2eb8498d986928d42dd05ca0eefbc',1,]]],
  ['rcc_5fcec',['RCC_CEC',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7',1,]]],
  ['rcc_20adc_20clock_20prescaler_20enable_20values',['RCC ADC clock prescaler enable values',['../../stm32f1/html/group__rcc__cfgr__adcpre.html',1,'']]],
  ['rcc_5fcfgr_20ahb_20prescale_20factors',['RCC_CFGR AHB prescale Factors',['../../stm32f1/html/group__rcc__cfgr__ahbpre.html',1,'']]],
  ['rcc_5fcfgr_20apb1_20prescale_20factors',['RCC_CFGR APB1 prescale Factors',['../../stm32f1/html/group__rcc__cfgr__apb1pre.html',1,'']]],
  ['rcc_5fcfgr_20apb2_20prescale_20factors',['RCC_CFGR APB2 prescale Factors',['../../stm32f1/html/group__rcc__cfgr__apb2pre.html',1,'']]],
  ['rcc_5fcfgr_20microcontroller_20clock_20output_20source',['RCC_CFGR Microcontroller Clock Output Source',['../../stm32f1/html/group__rcc__cfgr__co.html',1,'']]],
  ['rcc_5fcfgr_20hse_20divider_20for_20pll',['RCC_CFGR HSE Divider for PLL',['../../stm32f1/html/group__rcc__cfgr__hsepre.html',1,'']]],
  ['rcc_5fcfgr_20pll_20clock_20source',['RCC_CFGR PLL Clock Source',['../../stm32f1/html/group__rcc__cfgr__pcs.html',1,'']]],
  ['rcc_5fcfgr_20pll_20multiplication_20factor',['RCC_CFGR PLL Multiplication Factor',['../../stm32f1/html/group__rcc__cfgr__pmf.html',1,'']]],
  ['rcc_5fcfgr_20system_20clock_20selection',['RCC_CFGR System Clock Selection',['../../stm32f1/html/group__rcc__cfgr__scs.html',1,'']]],
  ['rcc_5fcfgr_20usb_20prescale_20factors',['RCC_CFGR USB prescale Factors',['../../stm32f1/html/group__rcc__cfgr__usbpre.html',1,'']]],
  ['rcc_5fchange_5fpll_5fdivisor',['rcc_change_pll_divisor',['../../lm4f/html/group__rcc__defines.html#ga70fca8e561f7e2b2b7062c22d85419b4',1,'rcc_change_pll_divisor(uint8_t plldiv400)(Global Namespace)'],['../../lm4f/html/group__rcc__high__level.html#ga1c5a8dbbc0a6bac380b0041962075269',1,'rcc_change_pll_divisor(uint8_t pll_div400)(Global Namespace)']]],
  ['rcc_5fclock_5fsetup_5fhse_5f3v3',['rcc_clock_setup_hse_3v3',['../../stm32f4/html/group__rcc__file.html#ga85e0da920f4567f343a9b812df7a5687',1,]]],
  ['rcc_5fclock_5fsetup_5fin_5fhse_5f12mhz_5fout_5f72mhz',['rcc_clock_setup_in_hse_12mhz_out_72mhz',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gae6012c8bf33f8cfa406a37ef88e9a47b',1,'rcc_clock_setup_in_hse_12mhz_out_72mhz(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b',1,'rcc_clock_setup_in_hse_12mhz_out_72mhz(void)(Global Namespace)']]],
  ['rcc_5fclock_5fsetup_5fin_5fhse_5f16mhz_5fout_5f72mhz',['rcc_clock_setup_in_hse_16mhz_out_72mhz',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gaec148e144431957a5a0dff4d3ce581b1',1,'rcc_clock_setup_in_hse_16mhz_out_72mhz(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1',1,'rcc_clock_setup_in_hse_16mhz_out_72mhz(void)(Global Namespace)']]],
  ['rcc_5fclock_5fsetup_5fin_5fhse_5f25mhz_5fout_5f72mhz',['rcc_clock_setup_in_hse_25mhz_out_72mhz',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gae61f5759a5cbcd628e873e951ade7f1b',1,'rcc_clock_setup_in_hse_25mhz_out_72mhz(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b',1,'rcc_clock_setup_in_hse_25mhz_out_72mhz(void)(Global Namespace)']]],
  ['rcc_5fclock_5fsetup_5fin_5fhse_5f8mhz_5fout_5f24mhz',['rcc_clock_setup_in_hse_8mhz_out_24mhz',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga2a1d0a3e6272c2268ed5b560fb37262c',1,'rcc_clock_setup_in_hse_8mhz_out_24mhz(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c',1,'rcc_clock_setup_in_hse_8mhz_out_24mhz(void)(Global Namespace)']]],
  ['rcc_5fclock_5fsetup_5fin_5fhse_5f8mhz_5fout_5f72mhz',['rcc_clock_setup_in_hse_8mhz_out_72mhz',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga7de5e411afdd8f22d01d91613acfc844',1,'rcc_clock_setup_in_hse_8mhz_out_72mhz(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844',1,'rcc_clock_setup_in_hse_8mhz_out_72mhz(void)(Global Namespace)']]],
  ['rcc_5fclock_5fsetup_5fin_5fhsi_5fout_5f24mhz',['rcc_clock_setup_in_hsi_out_24mhz',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga63c14a3f3ed2799c6ad21564f97d0e99',1,'rcc_clock_setup_in_hsi_out_24mhz(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99',1,'rcc_clock_setup_in_hsi_out_24mhz(void)(Global Namespace)']]],
  ['rcc_5fclock_5fsetup_5fin_5fhsi_5fout_5f48mhz',['rcc_clock_setup_in_hsi_out_48mhz',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gadd6354a9a1404b23b5baa00b51b03cc2',1,'rcc_clock_setup_in_hsi_out_48mhz(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2',1,'rcc_clock_setup_in_hsi_out_48mhz(void)(Global Namespace)']]],
  ['rcc_5fclock_5fsetup_5fin_5fhsi_5fout_5f64mhz',['rcc_clock_setup_in_hsi_out_64mhz',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gae75d09f5953c113b10c266937e0d36a7',1,'rcc_clock_setup_in_hsi_out_64mhz(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7',1,'rcc_clock_setup_in_hsi_out_64mhz(void)(Global Namespace)']]],
  ['rcc_5fcommon_5fall_2ec',['rcc_common_all.c',['../../stm32f1/html/rcc__common__all_8c.html',1,'(Global Namespace)'],['../../stm32f4/html/rcc__common__all_8c.html',1,'(Global Namespace)']]],
  ['rcc_5fcommon_5fall_2eh',['rcc_common_all.h',['../../stm32f1/html/rcc__common__all_8h.html',1,'(Global Namespace)'],['../../stm32f4/html/rcc__common__all_8h.html',1,'(Global Namespace)']]],
  ['rcc_5fconfigure_5fxtal',['rcc_configure_xtal',['../../lm4f/html/group__rcc__defines.html#gad6494301cc49e87210fe3e6234c6698c',1,'rcc_configure_xtal(enum xtal_t xtal)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga2cd8f194ad903834c78212a0eeb05aa4',1,'rcc_configure_xtal(enum xtal_t xtal)(Global Namespace)']]],
  ['rcc_5fcrc',['RCC_CRC',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346',1,]]],
  ['rcc_5fcss_5fdisable',['rcc_css_disable',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void)(Global Namespace)']]],
  ['rcc_5fcss_5fenable',['rcc_css_enable',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void)(Global Namespace)']]],
  ['rcc_5fcss_5fint_5fclear',['rcc_css_int_clear',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void)(Global Namespace)']]],
  ['rcc_5fcss_5fint_5fflag',['rcc_css_int_flag',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void)(Global Namespace)']]],
  ['rcc_5fdac',['RCC_DAC',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48adbda7bdfe6f47cc2b36f5ea78d9b56d4',1,]]],
  ['reset_20and_20clock_20control',['Reset and Clock Control',['../../lm4f/html/group__rcc__defines.html',1,'']]],
  ['rcc_5fdisable_5finteral_5fosc',['rcc_disable_interal_osc',['../../lm4f/html/group__rcc__defines.html#ga25df4f03d0154ac5b09b875dad1226e0',1,'rcc_disable_interal_osc(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga25df4f03d0154ac5b09b875dad1226e0',1,'rcc_disable_interal_osc(void)(Global Namespace)']]],
  ['rcc_5fdisable_5fmain_5fosc',['rcc_disable_main_osc',['../../lm4f/html/group__rcc__defines.html#ga5f536734177d63215d1494e6dea715d0',1,'rcc_disable_main_osc(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga5f536734177d63215d1494e6dea715d0',1,'rcc_disable_main_osc(void)(Global Namespace)']]],
  ['rcc_5fdma',['RCC_DMA',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca3ae8e2842eb2835ad420db68142cb4d3',1,]]],
  ['rcc_5fdma1',['RCC_DMA1',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546',1,]]],
  ['rcc_5fdma2',['RCC_DMA2',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468',1,]]],
  ['rcc_5feeprom0',['RCC_EEPROM0',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca8b25367eed70bf66750893969395d9c4',1,]]],
  ['rcc_5fenable_5finteral_5fosc',['rcc_enable_interal_osc',['../../lm4f/html/group__rcc__defines.html#ga191546fa4ded6cb6d3c753e0de255464',1,'rcc_enable_interal_osc(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga191546fa4ded6cb6d3c753e0de255464',1,'rcc_enable_interal_osc(void)(Global Namespace)']]],
  ['rcc_5fenable_5fmain_5fosc',['rcc_enable_main_osc',['../../lm4f/html/group__rcc__defines.html#gafc653bc7b616053515e1fd4aeb54f972',1,'rcc_enable_main_osc(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#gafc653bc7b616053515e1fd4aeb54f972',1,'rcc_enable_main_osc(void)(Global Namespace)']]],
  ['rcc_5fenable_5frcc2',['rcc_enable_rcc2',['../../lm4f/html/group__rcc__defines.html#gae166a674c8b6592adea0ff77c1e009e9',1,'rcc_enable_rcc2(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#gae166a674c8b6592adea0ff77c1e009e9',1,'rcc_enable_rcc2(void)(Global Namespace)']]],
  ['rcc_5fethmac',['RCC_ETHMAC',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab92887f75603288e1a12139abdd36d39',1,]]],
  ['rcc_5fethmacrx',['RCC_ETHMACRX',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a68cdb36631234ebcd7e04bf58e2edd3b',1,]]],
  ['rcc_5fethmactx',['RCC_ETHMACTX',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a9e811d3598fe9084d0ffd18cda24daae',1,]]],
  ['rcc',['RCC',['../../stm32f4/html/group__rcc__file.html',1,'']]],
  ['rcc_5ffltf',['RCC_FLTF',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8c99d9dde06648a740f4b14f3f62ce1e',1,]]],
  ['rcc_5ffsmc',['RCC_FSMC',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a14682a077f8b751228b73025036856b0',1,]]],
  ['rcc_5fget_5fsystem_5fclock_5ffrequency',['rcc_get_system_clock_frequency',['../../lm4f/html/group__rcc__defines.html#ga14ed842866228082443acad62da172f4',1,'rcc_get_system_clock_frequency(void)(Global Namespace)'],['../../lm4f/html/group__rcc__high__level.html#ga14ed842866228082443acad62da172f4',1,'rcc_get_system_clock_frequency(void)(Global Namespace)']]],
  ['rcc_5fgpioa',['RCC_GPIOA',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680',1,'RCC_GPIOA()(Global Namespace)'],['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca3679ad09af8988bc42fbb91d3f4dc680',1,'RCC_GPIOA()(Global Namespace)']]],
  ['rcc_5fgpiob',['RCC_GPIOB',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c',1,'RCC_GPIOB()(Global Namespace)'],['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7cabe0e8ee9db293583511579bffd694b6c',1,'RCC_GPIOB()(Global Namespace)']]],
  ['rcc_5fgpioc',['RCC_GPIOC',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea',1,'RCC_GPIOC()(Global Namespace)'],['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7caca99d40a98c0cccaa8dd4a5eb8422dea',1,'RCC_GPIOC()(Global Namespace)']]],
  ['rcc_5fgpiod',['RCC_GPIOD',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e',1,'RCC_GPIOD()(Global Namespace)'],['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7cade83c8caa918ccda0766791076460d1e',1,'RCC_GPIOD()(Global Namespace)']]],
  ['rcc_5fgpioe',['RCC_GPIOE',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779',1,'RCC_GPIOE()(Global Namespace)'],['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7caecccb0767e9ec411349051aa5f055779',1,'RCC_GPIOE()(Global Namespace)']]],
  ['rcc_5fgpiof',['RCC_GPIOF',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4',1,'RCC_GPIOF()(Global Namespace)'],['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7cac2a10a31a77eac6a9e5ef9b59397abf4',1,'RCC_GPIOF()(Global Namespace)']]],
  ['rcc_5fgpiog',['RCC_GPIOG',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5db55f45d23bd84c2e4b9a36c7cdb57e',1,'RCC_GPIOG()(Global Namespace)'],['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca5db55f45d23bd84c2e4b9a36c7cdb57e',1,'RCC_GPIOG()(Global Namespace)']]],
  ['rcc_5fgpioh',['RCC_GPIOH',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca600bd6f61da0eaed2c2f8fdf49fbb9c9',1,]]],
  ['rcc_5fgpioj',['RCC_GPIOJ',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca102cef7c361f0abf6978c4f8d0dc9fdf',1,]]],
  ['rcc_5fgpiok',['RCC_GPIOK',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca4d57a22df2e2953d15d9d6cf17452368',1,]]],
  ['rcc_5fgpiol',['RCC_GPIOL',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca348b6ea39fc7fa98a87655fdc6a502c2',1,]]],
  ['rcc_5fgpiom',['RCC_GPIOM',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7caa58410e8cbf0f1d4225ee31127bd3cc2',1,]]],
  ['rcc_5fgpion',['RCC_GPION',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7cac669e50f84467592773b50cb4939b1db',1,]]],
  ['rcc_5fgpiop',['RCC_GPIOP',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7caded2683ae4d5dc85648ce717abed5b4f',1,]]],
  ['rcc_5fgpioq',['RCC_GPIOQ',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca58f20fdf421eb45995d87dcfbacd7167',1,]]],
  ['rcc_5fhib',['RCC_HIB',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7cacadf3729d36aff283a6b995c50d07a9b',1,]]],
  ['rcc_5fi2c0',['RCC_I2C0',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca8811f698225b6f22675835384d7cdbc5',1,]]],
  ['rcc_5fi2c1',['RCC_I2C1',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0',1,'RCC_I2C1()(Global Namespace)'],['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca7611e5aa9f71a5ecd6f466dc090533f0',1,'RCC_I2C1()(Global Namespace)']]],
  ['rcc_5fi2c2',['RCC_I2C2',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a',1,'RCC_I2C2()(Global Namespace)'],['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7caba410e2e71ca9f59b76176672c9b1e4a',1,'RCC_I2C2()(Global Namespace)']]],
  ['rcc_5fi2c3',['RCC_I2C3',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7caead627335ffc92260faac70ef409eff7',1,]]],
  ['rcc_5fi2c4',['RCC_I2C4',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca84f22df0eedbb2ba90bc26bcb7d4da8b',1,]]],
  ['rcc_5fi2c5',['RCC_I2C5',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7cac6e02b50494884bcceba6b24a9c26778',1,]]],
  ['rcc_5fosc',['rcc_osc',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354',1,]]],
  ['rcc_5fosc_5fbypass_5fdisable',['rcc_osc_bypass_disable',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e',1,'rcc_osc_bypass_disable(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga5fbe4bc4ca1447fff06e4490f655367e',1,'rcc_osc_bypass_disable(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga5fbe4bc4ca1447fff06e4490f655367e',1,'rcc_osc_bypass_disable(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fosc_5fbypass_5fenable',['rcc_osc_bypass_enable',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270',1,'rcc_osc_bypass_enable(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga3bccfeb2f4364e18997cbd88e2476270',1,'rcc_osc_bypass_enable(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga3bccfeb2f4364e18997cbd88e2476270',1,'rcc_osc_bypass_enable(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fosc_5foff',['rcc_osc_off',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20',1,'rcc_osc_off(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga89d079556639549018fbd8d66cf5fc20',1,'rcc_osc_off(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20',1,'rcc_osc_off(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fosc_5fon',['rcc_osc_on',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97',1,'rcc_osc_on(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97',1,'rcc_osc_on(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97',1,'rcc_osc_on(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fosc_5fready_5fint_5fclear',['rcc_osc_ready_int_clear',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga1c96c4bce0fe924171980aa993d2a0af',1,'rcc_osc_ready_int_clear(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga1c96c4bce0fe924171980aa993d2a0af',1,'rcc_osc_ready_int_clear(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga1c96c4bce0fe924171980aa993d2a0af',1,'rcc_osc_ready_int_clear(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fosc_5fready_5fint_5fdisable',['rcc_osc_ready_int_disable',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga7f7d1d31caae583cd72443e35885902b',1,'rcc_osc_ready_int_disable(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga7f7d1d31caae583cd72443e35885902b',1,'rcc_osc_ready_int_disable(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga7f7d1d31caae583cd72443e35885902b',1,'rcc_osc_ready_int_disable(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fosc_5fready_5fint_5fenable',['rcc_osc_ready_int_enable',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga6507734e493649ea262e10a511581d67',1,'rcc_osc_ready_int_enable(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga6507734e493649ea262e10a511581d67',1,'rcc_osc_ready_int_enable(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga6507734e493649ea262e10a511581d67',1,'rcc_osc_ready_int_enable(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fosc_5fready_5fint_5fflag',['rcc_osc_ready_int_flag',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga01c3b6e7aee2cee13506e3f555539008',1,'rcc_osc_ready_int_flag(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga01c3b6e7aee2cee13506e3f555539008',1,'rcc_osc_ready_int_flag(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga01c3b6e7aee2cee13506e3f555539008',1,'rcc_osc_ready_int_flag(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fotgfs',['RCC_OTGFS',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af11d38142f46991ffecaa2ca735778b0',1,]]],
  ['rcc_5fperiph_5fclken',['rcc_periph_clken',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga54c7db24941f636ee238833c481ada48',1,]]],
  ['rcc_5fperiph_5frst',['rcc_periph_rst',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718',1,]]],
  ['rcc_5fpll_5fbypass_5fdisable',['rcc_pll_bypass_disable',['../../lm4f/html/group__rcc__defines.html#gabbbe68ef690e48ae19d4ff04e69cc9c3',1,'rcc_pll_bypass_disable(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#gabbbe68ef690e48ae19d4ff04e69cc9c3',1,'rcc_pll_bypass_disable(void)(Global Namespace)']]],
  ['rcc_5fpll_5fbypass_5fenable',['rcc_pll_bypass_enable',['../../lm4f/html/group__rcc__defines.html#ga269054cc63981ae593e6820de2fe76b1',1,'rcc_pll_bypass_enable(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga269054cc63981ae593e6820de2fe76b1',1,'rcc_pll_bypass_enable(void)(Global Namespace)']]],
  ['rcc_5fpll_5foff',['rcc_pll_off',['../../lm4f/html/group__rcc__defines.html#ga31217830e7f538e902e8b157e2715428',1,'rcc_pll_off(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga31217830e7f538e902e8b157e2715428',1,'rcc_pll_off(void)(Global Namespace)']]],
  ['rcc_5fpll_5fon',['rcc_pll_on',['../../lm4f/html/group__rcc__defines.html#gaf58b85261f65604132b67d3567c2b0c3',1,'rcc_pll_on(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#gaf58b85261f65604132b67d3567c2b0c3',1,'rcc_pll_on(void)(Global Namespace)']]],
  ['rcc_5fppre1_5ffrequency',['rcc_ppre1_frequency',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga71455852cfe7420e0c33a63e0e09c4e5',1,'rcc_ppre1_frequency()(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga71455852cfe7420e0c33a63e0e09c4e5',1,'rcc_ppre1_frequency()(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga71455852cfe7420e0c33a63e0e09c4e5',1,'rcc_ppre1_frequency()(Global Namespace)']]],
  ['rcc_5fppre2_5ffrequency',['rcc_ppre2_frequency',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gae9ac2772ba7880c2a2941d8a7150c477',1,'rcc_ppre2_frequency()(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gae9ac2772ba7880c2a2941d8a7150c477',1,'rcc_ppre2_frequency()(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#gae9ac2772ba7880c2a2941d8a7150c477',1,'rcc_ppre2_frequency()(Global Namespace)']]],
  ['rcc_5fpwm0',['RCC_PWM0',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca5f8590f1bd8c06757c2ec264263d681a',1,]]],
  ['rcc_5fpwm1',['RCC_PWM1',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca170fd02a576cd3e58beba221c63b995e',1,]]],
  ['rcc_5fpwr',['RCC_PWR',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b',1,]]],
  ['rcc_5fqei0',['RCC_QEI0',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7caeacbf3016e47c9eb8042554666b3bcad',1,]]],
  ['rcc_5fqei1',['RCC_QEI1',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca0d25bd38b9d39e34504c068a85a66c45',1,]]],
  ['rcc_5fsdio',['RCC_SDIO',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1df9684e164cf1ce919d187c0dde60d3',1,]]],
  ['rcc_5fset_5fadcpre',['rcc_set_adcpre',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga190cb3bbb95d687334d00e15bfab5b56',1,'rcc_set_adcpre(uint32_t adcpre)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56',1,'rcc_set_adcpre(uint32_t adcpre)(Global Namespace)']]],
  ['rcc_5fset_5fhpre',['rcc_set_hpre',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b',1,'rcc_set_hpre(uint32_t hpre)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b',1,'rcc_set_hpre(uint32_t hpre)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b',1,'rcc_set_hpre(uint32_t hpre)(Global Namespace)']]],
  ['rcc_5fset_5fmain_5fpll_5fhse',['rcc_set_main_pll_hse',['../../stm32f4/html/group__rcc__file.html#gac9cad56153485b68efc5c3b444beddd4',1,]]],
  ['rcc_5fset_5fmain_5fpll_5fhsi',['rcc_set_main_pll_hsi',['../../stm32f4/html/group__rcc__file.html#gacfad289e21cd0d348cf2a765ce702aff',1,]]],
  ['rcc_5fset_5fmco',['rcc_set_mco',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gaccfc4aa94152abb68e0d5ad473adbf53',1,'rcc_set_mco(uint32_t mcosrc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gaccfc4aa94152abb68e0d5ad473adbf53',1,'rcc_set_mco(uint32_t mcosrc)(Global Namespace)']]],
  ['rcc_5fset_5fosc_5fsource',['rcc_set_osc_source',['../../lm4f/html/group__rcc__defines.html#ga6acaa4f857ca454c3f90f579091b3246',1,'rcc_set_osc_source(enum osc_src src)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga6acaa4f857ca454c3f90f579091b3246',1,'rcc_set_osc_source(enum osc_src src)(Global Namespace)']]],
  ['rcc_5fset_5fpll2_5fmultiplication_5ffactor',['rcc_set_pll2_multiplication_factor',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga648726dbed9b010d181306103c9eb51c',1,'rcc_set_pll2_multiplication_factor(uint32_t mul)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga648726dbed9b010d181306103c9eb51c',1,'rcc_set_pll2_multiplication_factor(uint32_t mul)(Global Namespace)']]],
  ['rcc_5fset_5fpll3_5fmultiplication_5ffactor',['rcc_set_pll3_multiplication_factor',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga548fdeeacbf0c2199b0851a8c71ff872',1,'rcc_set_pll3_multiplication_factor(uint32_t mul)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga548fdeeacbf0c2199b0851a8c71ff872',1,'rcc_set_pll3_multiplication_factor(uint32_t mul)(Global Namespace)']]],
  ['rcc_5fset_5fpll_5fdivisor',['rcc_set_pll_divisor',['../../lm4f/html/group__rcc__defines.html#ga104041e1468a0fc62d6c584a25859053',1,'rcc_set_pll_divisor(uint8_t div400)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga104041e1468a0fc62d6c584a25859053',1,'rcc_set_pll_divisor(uint8_t div400)(Global Namespace)']]],
  ['rcc_5fset_5fpll_5fmultiplication_5ffactor',['rcc_set_pll_multiplication_factor',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga93f0715a42904d8c70bc7d1c862cf89f',1,'rcc_set_pll_multiplication_factor(uint32_t mul)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f',1,'rcc_set_pll_multiplication_factor(uint32_t mul)(Global Namespace)']]],
  ['rcc_5fset_5fpll_5fsource',['rcc_set_pll_source',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf',1,'rcc_set_pll_source(uint32_t pllsrc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf',1,'rcc_set_pll_source(uint32_t pllsrc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf',1,'rcc_set_pll_source(uint32_t pllsrc)(Global Namespace)']]],
  ['rcc_5fset_5fpllxtpre',['rcc_set_pllxtpre',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gae307406af5f22597be382a3eecc7b54b',1,'rcc_set_pllxtpre(uint32_t pllxtpre)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gae307406af5f22597be382a3eecc7b54b',1,'rcc_set_pllxtpre(uint32_t pllxtpre)(Global Namespace)']]],
  ['rcc_5fset_5fppre1',['rcc_set_ppre1',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1',1,'rcc_set_ppre1(uint32_t ppre1)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1',1,'rcc_set_ppre1(uint32_t ppre1)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1',1,'rcc_set_ppre1(uint32_t ppre1)(Global Namespace)']]],
  ['rcc_5fset_5fppre2',['rcc_set_ppre2',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gac40c9478480f3a44c381c15482a563cd',1,'rcc_set_ppre2(uint32_t ppre2)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd',1,'rcc_set_ppre2(uint32_t ppre2)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd',1,'rcc_set_ppre2(uint32_t ppre2)(Global Namespace)']]],
  ['rcc_5fset_5fprediv1',['rcc_set_prediv1',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga3002a6fe10a813069b1d13c98c0a6da7',1,'rcc_set_prediv1(uint32_t prediv)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga3002a6fe10a813069b1d13c98c0a6da7',1,'rcc_set_prediv1(uint32_t prediv)(Global Namespace)']]],
  ['rcc_5fset_5fprediv1_5fsource',['rcc_set_prediv1_source',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga2ce7e31318695e354e955004c0050a85',1,'rcc_set_prediv1_source(uint32_t rccsrc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga2ce7e31318695e354e955004c0050a85',1,'rcc_set_prediv1_source(uint32_t rccsrc)(Global Namespace)']]],
  ['rcc_5fset_5fprediv2',['rcc_set_prediv2',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga3a206a5322c1c6f7737654e13a01c6b8',1,'rcc_set_prediv2(uint32_t prediv)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga3a206a5322c1c6f7737654e13a01c6b8',1,'rcc_set_prediv2(uint32_t prediv)(Global Namespace)']]],
  ['rcc_5fset_5fpwm_5fdivisor',['rcc_set_pwm_divisor',['../../lm4f/html/group__rcc__defines.html#gad9dea6bb566a5d6079037f41cc3d1c62',1,'rcc_set_pwm_divisor(enum pwm_clkdiv div)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#gad9dea6bb566a5d6079037f41cc3d1c62',1,'rcc_set_pwm_divisor(enum pwm_clkdiv div)(Global Namespace)']]],
  ['rcc_5fset_5frtcpre',['rcc_set_rtcpre',['../../stm32f4/html/group__rcc__file.html#ga63aa2b3fb8156ad6b6d2b08d4fe8f12e',1,]]],
  ['rcc_5fset_5fsysclk_5fsource',['rcc_set_sysclk_source',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36',1,'rcc_set_sysclk_source(uint32_t clk)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36',1,'rcc_set_sysclk_source(uint32_t clk)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36',1,'rcc_set_sysclk_source(uint32_t clk)(Global Namespace)']]],
  ['rcc_5fset_5fusbpre',['rcc_set_usbpre',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gad434015520b42043657d7478f8308c37',1,'rcc_set_usbpre(uint32_t usbpre)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gad434015520b42043657d7478f8308c37',1,'rcc_set_usbpre(uint32_t usbpre)(Global Namespace)']]],
  ['rcc_5fspi1',['RCC_SPI1',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953',1,]]],
  ['rcc_5fspi2',['RCC_SPI2',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c',1,]]],
  ['rcc_5fspi3',['RCC_SPI3',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952',1,]]],
  ['rcc_5fsram',['RCC_SRAM',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7de81948facbcf4690488d21bc3d6cab',1,]]],
  ['rcc_5fssi0',['RCC_SSI0',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca26b4e2ab32dc0600d8b4c0a8446b2ce4',1,]]],
  ['rcc_5fssi1',['RCC_SSI1',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca0ea40540a8ae621bd6b037313f141b01',1,]]],
  ['rcc_5fssi2',['RCC_SSI2',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca6c202eaad688d9b50a10dba5849167af',1,]]],
  ['rcc_5fssi3',['RCC_SSI3',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca0deb692bbeba86e74a775a6421dc0575',1,]]],
  ['rcc_5fsysclk_5fconfig',['rcc_sysclk_config',['../../lm4f/html/group__rcc__defines.html#ga94e682bdf26bde662afb76403acdd227',1,'rcc_sysclk_config(enum osc_src src, enum xtal_t xtal, uint8_t pll_div400)(Global Namespace)'],['../../lm4f/html/group__rcc__high__level.html#ga94e682bdf26bde662afb76403acdd227',1,'rcc_sysclk_config(enum osc_src src, enum xtal_t xtal, uint8_t pll_div400)(Global Namespace)']]],
  ['rcc_5fsystem_5fclock_5fsource',['rcc_system_clock_source',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7',1,'rcc_system_clock_source(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga3373359648b1677ac49d2fe86bff99b7',1,'rcc_system_clock_source(void)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga3373359648b1677ac49d2fe86bff99b7',1,'rcc_system_clock_source(void)(Global Namespace)']]],
  ['rcc_5ftim1',['RCC_TIM1',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e',1,]]],
  ['rcc_5ftim10',['RCC_TIM10',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6023464e8d05064abba394b800100198',1,]]],
  ['rcc_5ftim11',['RCC_TIM11',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afdfa75bcb6a2c9c90db9ec4460ebff1e',1,]]],
  ['rcc_5ftim12',['RCC_TIM12',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa6a4aed50fc2fb9a4ecd4a6dc655652d',1,]]],
  ['rcc_5ftim13',['RCC_TIM13',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7e33c22a28dde91ac18e1df1b2c3e097',1,]]],
  ['rcc_5ftim14',['RCC_TIM14',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709',1,]]],
  ['rcc_5ftim15',['RCC_TIM15',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5',1,]]],
  ['rcc_5ftim16',['RCC_TIM16',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e',1,]]],
  ['rcc_5ftim17',['RCC_TIM17',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3',1,]]],
  ['rcc_5ftim2',['RCC_TIM2',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6',1,]]],
  ['rcc_5ftim3',['RCC_TIM3',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf',1,]]],
  ['rcc_5ftim4',['RCC_TIM4',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7605ac255d1f7e3fd0c21907b17bba66',1,]]],
  ['rcc_5ftim5',['RCC_TIM5',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aac4c56a3d869baf25b0434beed0e9ff5',1,]]],
  ['rcc_5ftim6',['RCC_TIM6',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69',1,]]],
  ['rcc_5ftim7',['RCC_TIM7',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb',1,]]],
  ['rcc_5ftim8',['RCC_TIM8',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a04b8e39ee8c4a6c9e662349b1b45f0b4',1,]]],
  ['rcc_5ftim9',['RCC_TIM9',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1080e5712f2404522fd82852ea3c655a',1,]]],
  ['rcc_5ftimer0',['RCC_TIMER0',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7caa6ee7be0a28b7b0863ffa3036d6348d0',1,]]],
  ['rcc_5ftimer1',['RCC_TIMER1',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca41d26b0f1d712fd1b5e4907ec6c003bd',1,]]],
  ['rcc_5ftimer2',['RCC_TIMER2',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca0cbcdf4908b061573cc0c4755c7a63cf',1,]]],
  ['rcc_5ftimer3',['RCC_TIMER3',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca8cd23ab393b1e48df121992f01aeda8b',1,]]],
  ['rcc_5ftimer4',['RCC_TIMER4',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca2ebf4a17f114d0755d56c70270296856',1,]]],
  ['rcc_5ftimer5',['RCC_TIMER5',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca742bb71633532784defb27bc08929131',1,]]],
  ['rcc_5fuart0',['RCC_UART0',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7caa9acb07259a107f34fb9bc1465318358',1,]]],
  ['rcc_5fuart1',['RCC_UART1',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca5114880810642497fb718a780cb97199',1,]]],
  ['rcc_5fuart2',['RCC_UART2',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca7e1da0d80c6c33928981ad95122fbb4a',1,]]],
  ['rcc_5fuart3',['RCC_UART3',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7cab8b4af332d6573bfa11f678c012a6a30',1,]]],
  ['rcc_5fuart4',['RCC_UART4',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acddaf98763a8dc6edf0b69c983becfd7',1,'RCC_UART4()(Global Namespace)'],['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7cacddaf98763a8dc6edf0b69c983becfd7',1,'RCC_UART4()(Global Namespace)']]],
  ['rcc_5fuart5',['RCC_UART5',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0d7a994107ab9af33f9bdbda74ec4685',1,'RCC_UART5()(Global Namespace)'],['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca0d7a994107ab9af33f9bdbda74ec4685',1,'RCC_UART5()(Global Namespace)']]],
  ['rcc_5fuart6',['RCC_UART6',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7cac1d0755185366f087db203361eee488c',1,]]],
  ['rcc_5fuart7',['RCC_UART7',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7cab404d28f5b889694df6aacd5c5ee204b',1,]]],
  ['rcc_5fusart1',['RCC_USART1',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8',1,]]],
  ['rcc_5fusart2',['RCC_USART2',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b',1,]]],
  ['rcc_5fusart3',['RCC_USART3',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155',1,]]],
  ['rcc_5fusb',['RCC_USB',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793',1,]]],
  ['rcc_5fusb0',['RCC_USB0',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca5363c94212e95049b036c487eff3e1d0',1,]]],
  ['rcc_5fusb_5fpll_5foff',['rcc_usb_pll_off',['../../lm4f/html/group__rcc__defines.html#ga68c7027c77c2a1a0d6d202e191c1baf5',1,'rcc_usb_pll_off(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga68c7027c77c2a1a0d6d202e191c1baf5',1,'rcc_usb_pll_off(void)(Global Namespace)']]],
  ['rcc_5fusb_5fpll_5fon',['rcc_usb_pll_on',['../../lm4f/html/group__rcc__defines.html#gae31973474f6d00125a57784e84230c86',1,'rcc_usb_pll_on(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#gae31973474f6d00125a57784e84230c86',1,'rcc_usb_pll_on(void)(Global Namespace)']]],
  ['rcc_5fwait_5ffor_5fosc_5fready',['rcc_wait_for_osc_ready',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa',1,'rcc_wait_for_osc_ready(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa',1,'rcc_wait_for_osc_ready(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa',1,'rcc_wait_for_osc_ready(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fwait_5ffor_5fpll_5fready',['rcc_wait_for_pll_ready',['../../lm4f/html/group__rcc__defines.html#ga0f5f3bea5dbfde10760a9cd775951a51',1,'rcc_wait_for_pll_ready(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga0f5f3bea5dbfde10760a9cd775951a51',1,'rcc_wait_for_pll_ready(void)(Global Namespace)']]],
  ['rcc_5fwait_5ffor_5fsysclk_5fstatus',['rcc_wait_for_sysclk_status',['../../stm32f4/html/group__rcc__file.html#gaa768e6d3787b02f6dc93c8392b879ef7',1,]]],
  ['rcc_5fwd0',['RCC_WD0',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca4ed4b9759029811b3e6649cd52b061e1',1,]]],
  ['rcc_5fwd1',['RCC_WD1',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca3da71e1dd5031a1ef729ae46b721442a',1,]]],
  ['rcc_5fwtimer0',['RCC_WTIMER0',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca6383fd9f173243f9c552c63443a28f02',1,]]],
  ['rcc_5fwtimer1',['RCC_WTIMER1',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca359d9e637ee81970457b6f2ad8ecf612',1,]]],
  ['rcc_5fwtimer2',['RCC_WTIMER2',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca43c053c8a36d6ced3001bbc1181aa31e',1,]]],
  ['rcc_5fwtimer3',['RCC_WTIMER3',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7ca6f8b1e2b9dce0bff8e294821af562aab',1,]]],
  ['rcc_5fwtimer4',['RCC_WTIMER4',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7caffb993127d5ad7ff814afd0b5e41bb67',1,]]],
  ['rcc_5fwtimer5',['RCC_WTIMER5',['../../lm4f/html/group__systemcontrol__defines.html#gga216f3c694b4491151311f37062d17d7cab7be18f91861ada479d141a71cdc4a73',1,]]],
  ['rcc_5fwwdg',['RCC_WWDG',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514',1,]]],
  ['reg',['REG',['../../lpc43xx/html/structsgpio__t.html#a150218bd4e87065da36474bacbd1d140',1,'sgpio_t']]],
  ['reg_5fss',['REG_SS',['../../lpc43xx/html/structsgpio__t.html#aac0bbd8c71be0fbabb39abbf0f4cf173',1,'sgpio_t']]],
  ['res0',['RES0',['../../lpc43xx/html/structsgpio__t.html#a5c7701aa99295e334058bcfc5909248b',1,'sgpio_t']]],
  ['res1',['RES1',['../../lpc43xx/html/structsgpio__t.html#a987eb771d7900e8d445c3cc4d7311b95',1,'sgpio_t']]],
  ['res2',['RES2',['../../lpc43xx/html/structsgpio__t.html#a8d9bead6848eb08748b14899d84c37c7',1,'sgpio_t']]],
  ['res3',['RES3',['../../lpc43xx/html/structsgpio__t.html#a921ba365a89a1210135d64558a36439f',1,'sgpio_t']]],
  ['reserved_5fx001c',['reserved_x001c',['../../cm3/html/structvector__table__t.html#a6578b9135633f588aee27e73367546e9',1,'vector_table_t']]],
  ['reserved_5fx0034',['reserved_x0034',['../../cm3/html/structvector__table__t.html#aed397ae787125497ae9869cbe2673500',1,'vector_table_t']]],
  ['reset',['reset',['../../cm3/html/structvector__table__t.html#adc4942c678a88cab8494a58f80428077',1,'vector_table_t']]],
  ['reset_5fhandler',['reset_handler',['../../cm3/html/group__CM3__nvic__defines.html#gaa13f582a41a6b190667d0ecd9c31072f',1,]]],
  ['rgu_2eh',['rgu.h',['../../lpc43xx/html/rgu_8h.html',1,'']]],
  ['reset_20generation_20unit_20defines',['Reset Generation Unit Defines',['../../lpc43xx/html/group__rgu__defines.html',1,'']]],
  ['right12',['RIGHT12',['../../stm32f1/html/group__dac__defines.html#gga3f15c2d8c2dcfbc06b58b09e4c2d7b3cad408f5668e25f95a1de8445228d5c815',1,'RIGHT12()(Global Namespace)'],['../../stm32f4/html/group__dac__defines.html#gga3f15c2d8c2dcfbc06b58b09e4c2d7b3cad408f5668e25f95a1de8445228d5c815',1,'RIGHT12()(Global Namespace)']]],
  ['right8',['RIGHT8',['../../stm32f1/html/group__dac__defines.html#gga3f15c2d8c2dcfbc06b58b09e4c2d7b3ca30397d5f6477c6e6281797ef363c43d9',1,'RIGHT8()(Global Namespace)'],['../../stm32f4/html/group__dac__defines.html#gga3f15c2d8c2dcfbc06b58b09e4c2d7b3ca30397d5f6477c6e6281797ef363c43d9',1,'RIGHT8()(Global Namespace)']]],
  ['ritimer_2eh',['ritimer.h',['../../lpc43xx/html/ritimer_8h.html',1,'']]],
  ['repetitive_20interrupt_20timer_20defines',['Repetitive Interrupt Timer Defines',['../../lpc43xx/html/group__ritimer__defines.html',1,'']]],
  ['rng_2eh',['rng.h',['../../stm32f4/html/rng_8h.html',1,'']]],
  ['rng_5fcommon_5ff24_2eh',['rng_common_f24.h',['../../stm32f4/html/rng__common__f24_8h.html',1,'']]],
  ['rst_5fadc1',['RST_ADC1',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a49afbde70605d4da05d71727d5ce33bf',1,]]],
  ['rst_5fadc2',['RST_ADC2',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a287b0f48e26a03c4171f26c2b7f9c21a',1,]]],
  ['rst_5fadc3',['RST_ADC3',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a42c6c021ecd4a466e8265505ce527efd',1,]]],
  ['rst_5fafio',['RST_AFIO',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a925aae13d2f35f9073264f2e0710b7f9',1,]]],
  ['rst_5fbkp',['RST_BKP',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a94354fbf0c2f97795b770c6389dedcf9',1,]]],
  ['rst_5fcan',['RST_CAN',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa2e28f01ba83fc92884b9fafc9de413b',1,]]],
  ['rst_5fcan1',['RST_CAN1',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ac69e521b2ffa74210da31d7ea0f11b75',1,]]],
  ['rst_5fcan2',['RST_CAN2',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a35b98b94389d1e5928c882b9320eab',1,]]],
  ['rst_5fcec',['RST_CEC',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a',1,]]],
  ['rst_5fdac',['RST_DAC',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a90b3f78831d25a6f6291744bc0eabd45',1,]]],
  ['rst_5fethmac',['RST_ETHMAC',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a83c81184087f13efd80f2a498d4ae275',1,]]],
  ['rst_5fgpioa',['RST_GPIOA',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5',1,]]],
  ['rst_5fgpiob',['RST_GPIOB',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26',1,]]],
  ['rst_5fgpioc',['RST_GPIOC',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208',1,]]],
  ['rst_5fgpiod',['RST_GPIOD',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e',1,]]],
  ['rst_5fgpioe',['RST_GPIOE',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b',1,]]],
  ['rst_5fgpiof',['RST_GPIOF',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb',1,]]],
  ['rst_5fgpiog',['RST_GPIOG',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a3f01ba2712eceec7b7dca34c9e261a4d',1,]]],
  ['rst_5fi2c1',['RST_I2C1',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae',1,]]],
  ['rst_5fi2c2',['RST_I2C2',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8',1,]]],
  ['rst_5fotgfs',['RST_OTGFS',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af8091fb612cbbee46d5c161e23c6c93a',1,]]],
  ['rst_5fpwr',['RST_PWR',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044',1,]]],
  ['rst_5fspi1',['RST_SPI1',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc',1,]]],
  ['rst_5fspi2',['RST_SPI2',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe',1,]]],
  ['rst_5fspi3',['RST_SPI3',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8',1,]]],
  ['rst_5ftim1',['RST_TIM1',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf',1,]]],
  ['rst_5ftim10',['RST_TIM10',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7d8a4872c50c02f19764a20d6a649ec0',1,]]],
  ['rst_5ftim11',['RST_TIM11',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af8d64dfed0d3f86ac59970a1bca110ba',1,]]],
  ['rst_5ftim12',['RST_TIM12',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7c9f088db1db27834777eceb0592f8f4',1,]]],
  ['rst_5ftim13',['RST_TIM13',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a955bf101b2ffaa7c39dfad28a8e742f1',1,]]],
  ['rst_5ftim14',['RST_TIM14',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247',1,]]],
  ['rst_5ftim15',['RST_TIM15',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2',1,]]],
  ['rst_5ftim16',['RST_TIM16',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5',1,]]],
  ['rst_5ftim17',['RST_TIM17',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e',1,]]],
  ['rst_5ftim2',['RST_TIM2',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304',1,]]],
  ['rst_5ftim3',['RST_TIM3',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3',1,]]],
  ['rst_5ftim4',['RST_TIM4',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa94b0829d2505a3d916a3b7bb8e95361',1,]]],
  ['rst_5ftim5',['RST_TIM5',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aac5933e47e7e98b7096193edfe4bf08a',1,]]],
  ['rst_5ftim6',['RST_TIM6',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a',1,]]],
  ['rst_5ftim7',['RST_TIM7',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa',1,]]],
  ['rst_5ftim8',['RST_TIM8',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6e18446cb73c6b9518ba4045f16e9231',1,]]],
  ['rst_5ftim9',['RST_TIM9',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6bdfc0080866294c7abbe0a905b1c0f0',1,]]],
  ['rst_5fuart4',['RST_UART4',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6db8b2fc3c699ae1b93d0e7e04b16265',1,]]],
  ['rst_5fuart5',['RST_UART5',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab1495852f5070c5924815d26636035f2',1,]]],
  ['rst_5fusart1',['RST_USART1',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1',1,]]],
  ['rst_5fusart2',['RST_USART2',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24',1,]]],
  ['rst_5fusart3',['RST_USART3',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da',1,]]],
  ['rst_5fusb',['RST_USB',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c',1,]]],
  ['rst_5fwwdg',['RST_WWDG',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ad38183e2f4809aa13b2c149b9158cdb1',1,]]],
  ['rtc_2ec',['rtc.c',['../../stm32f1/html/rtc_8c.html',1,'(Global Namespace)'],['../../stm32f4/html/rtc_8c.html',1,'(Global Namespace)']]],
  ['rtc_2eh',['rtc.h',['../../stm32f1/html/rtc_8h.html',1,'(Global Namespace)'],['../../stm32f4/html/rtc_8h.html',1,'(Global Namespace)']]],
  ['rtc_5fclear_5fwakeup_5fflag',['rtc_clear_wakeup_flag',['../../stm32f1/html/group__rtc__defines.html#gaf12d879a95330d644ab2ec4490004de5',1,'rtc_clear_wakeup_flag(void)(Global Namespace)'],['../../stm32f1/html/group__rtc__file.html#gaf12d879a95330d644ab2ec4490004de5',1,'rtc_clear_wakeup_flag(void)(Global Namespace)']]],
  ['rtc_5fcommon_5fl1f024_2ec',['rtc_common_l1f024.c',['../../stm32f1/html/rtc__common__l1f024_8c.html',1,'(Global Namespace)'],['../../stm32f4/html/rtc__common__l1f024_8c.html',1,'(Global Namespace)']]],
  ['rtc_5fcommon_5fl1f024_2eh',['rtc_common_l1f024.h',['../../stm32f1/html/rtc__common__l1f024_8h.html',1,'(Global Namespace)'],['../../stm32f4/html/rtc__common__l1f024_8h.html',1,'(Global Namespace)']]],
  ['rtc_20defines',['RTC Defines',['../../stm32f1/html/group__rtc__defines.html',1,'']]],
  ['rtc',['RTC',['../../stm32f1/html/group__rtc__file.html',1,'']]],
  ['rtc_5flock',['rtc_lock',['../../stm32f1/html/group__rtc__defines.html#ga3e70e56710b30885a46bae6e88a36f9b',1,'rtc_lock(void)(Global Namespace)'],['../../stm32f1/html/group__rtc__file.html#ga3e70e56710b30885a46bae6e88a36f9b',1,'rtc_lock(void)(Global Namespace)']]],
  ['rtc_5fset_5fprescaler',['rtc_set_prescaler',['../../stm32f1/html/group__rtc__defines.html#ga7c05857df37f0631153fdb9893df5c00',1,'rtc_set_prescaler(uint32_t sync, uint32_t async)(Global Namespace)'],['../../stm32f1/html/group__rtc__file.html#ga7c05857df37f0631153fdb9893df5c00',1,'rtc_set_prescaler(uint32_t sync, uint32_t async)(Global Namespace)']]],
  ['rtc_5fset_5fwakeup_5ftime',['rtc_set_wakeup_time',['../../stm32f1/html/group__rtc__defines.html#gacffca2b1f3a82b3f82923e9ab14f004f',1,'rtc_set_wakeup_time(uint16_t wkup_time, uint8_t rtc_cr_wucksel)(Global Namespace)'],['../../stm32f1/html/group__rtc__file.html#gacffca2b1f3a82b3f82923e9ab14f004f',1,'rtc_set_wakeup_time(uint16_t wkup_time, uint8_t rtc_cr_wucksel)(Global Namespace)']]],
  ['rtc_5funlock',['rtc_unlock',['../../stm32f1/html/group__rtc__defines.html#ga25813ce258a0d4d2865ec883fea0175b',1,'rtc_unlock(void)(Global Namespace)'],['../../stm32f1/html/group__rtc__file.html#ga25813ce258a0d4d2865ec883fea0175b',1,'rtc_unlock(void)(Global Namespace)']]],
  ['rtc_5fwait_5ffor_5fsynchro',['rtc_wait_for_synchro',['../../stm32f1/html/group__rtc__defines.html#ga28b448062099ceb6ab758b85d1ddb785',1,'rtc_wait_for_synchro(void)(Global Namespace)'],['../../stm32f1/html/group__rtc__file.html#ga28b448062099ceb6ab758b85d1ddb785',1,'rtc_wait_for_synchro(void)(Global Namespace)']]],
  ['rcc',['RCC',['../../stm32f1/html/group__STM32F1xx-rcc-file.html',1,'']]],
  ['rcc_20defines',['RCC Defines',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html',1,'']]]
];
