Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win64) Build 881834 Fri Apr  4 14:15:54 MDT 2014
| Date         : Sat Feb 21 11:16:58 2015
| Host         : AMANJIT running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file ov7670_top_timing_summary_routed.rpt -pb ov7670_top_timing_summary_routed.pb
| Design       : ov7670_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 75 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 31 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 905 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 177 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.578        0.000                      0                  832        0.076        0.000                      0                  832        3.000        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     4  
  clk_out1_clk_wiz_0         17.277        0.000                      0                   25        0.261        0.000                      0                   25        9.500        0.000                       0                    27  
  clk_out2_clk_wiz_0         31.603        0.000                      0                  756        0.179        0.000                      0                  756       19.500        0.000                       0                   154  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     4  
  clk_out1_clk_wiz_0_1       17.279        0.000                      0                   25        0.261        0.000                      0                   25        9.500        0.000                       0                    27  
  clk_out2_clk_wiz_0_1       31.605        0.000                      0                  756        0.179        0.000                      0                  756       19.500        0.000                       0                   154  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         17.277        0.000                      0                   25        0.171        0.000                      0                   25  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         31.603        0.000                      0                  756        0.076        0.000                      0                  756  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       17.277        0.000                      0                   25        0.171        0.000                      0                   25  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       31.603        0.000                      0                  756        0.076        0.000                      0                  756  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0         15.578        0.000                      0                   51        0.218        0.000                      0                   51  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0         15.578        0.000                      0                   51        0.218        0.000                      0                   51  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1       15.580        0.000                      0                   51        0.221        0.000                      0                   51  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1       15.580        0.000                      0                   51        0.221        0.000                      0                   51  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   PLLE2_ADV_X1Y2  u_clock/inst/plle2_adv_inst/CLKFBOUT
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y2  u_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y2  u_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y2  u_clock/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.277ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.704ns (26.672%)  route 1.935ns (73.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.040 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          1.696    -2.351    btn_debounce/clk50
    SLICE_X1Y120                                                      r  btn_debounce/c_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.456    -1.895 r  btn_debounce/c_reg[20]/Q
                         net (fo=2, routed)           1.136    -0.759    btn_debounce/c_reg[20]
    SLICE_X0Y120         LUT6 (Prop_lut6_I1_O)        0.124    -0.635 r  btn_debounce/o_i_4/O
                         net (fo=1, routed)           0.800     0.164    btn_debounce/n_0_o_i_4
    SLICE_X0Y118         LUT5 (Prop_lut5_I3_O)        0.124     0.288 r  btn_debounce/o_i_1/O
                         net (fo=1, routed)           0.000     0.288    btn_debounce/n_0_o_i_1
    SLICE_X0Y118         FDRE                                         r  btn_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ
                         net (fo=0)                   0.000    20.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          1.579    18.040    btn_debounce/clk50
    SLICE_X0Y118                                                      r  btn_debounce/o_reg/C
                         clock pessimism             -0.413    17.627    
                         clock uncertainty           -0.091    17.536    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)        0.029    17.565    btn_debounce/o_reg
  -------------------------------------------------------------------
                         required time                         17.565    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                 17.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.520    btn_debounce/clk50
    SLICE_X1Y117                                                      r  btn_debounce/c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  btn_debounce/c_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.262    btn_debounce/c_reg[11]
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.154 r  btn_debounce/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    btn_debounce/n_4_c_reg[8]_i_1
    SLICE_X1Y117         FDRE                                         r  btn_debounce/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.289    btn_debounce/clk50
    SLICE_X1Y117                                                      r  btn_debounce/c_reg[11]/C
                         clock pessimism             -0.231    -0.520    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.105    -0.415    btn_debounce/c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { u_clock/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y17  u_clock/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y2  u_clock/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X1Y115    btn_debounce/c_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X1Y115    btn_debounce/c_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.603ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.580ns (7.556%)  route 7.096ns (92.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 38.084 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         1.807    -2.240    Inst_vga/I1
    SLICE_X37Y154                                                     r  Inst_vga/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  Inst_vga/address_reg[16]/Q
                         net (fo=38, routed)          6.307     4.523    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X82Y113        LUT5 (Prop_lut5_I0_O)        0.124     4.647 r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.789     5.436    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10
    RAMB36_X3Y21         RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ
                         net (fo=0)                   0.000    40.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         1.623    38.084    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y21                                                      r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501    37.584    
                         clock uncertainty           -0.102    37.482    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.039    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                 31.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 IIC/u_I2C_Controller/SD_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/u_I2C_Controller/SD_COUNTER_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.500%)  route 0.127ns (40.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         0.591    -0.521    IIC/u_I2C_Controller/I1
    SLICE_X7Y117                                                      r  IIC/u_I2C_Controller/SD_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  IIC/u_I2C_Controller/SD_COUNTER_reg[3]/Q
                         net (fo=38, routed)          0.127    -0.254    IIC/u_I2C_Controller/SD_COUNTER_reg__0[3]
    SLICE_X6Y117         LUT6 (Prop_lut6_I3_O)        0.045    -0.209 r  IIC/u_I2C_Controller/SD_COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    IIC/u_I2C_Controller/p_0_in[4]
    SLICE_X6Y117         FDCE                                         r  IIC/u_I2C_Controller/SD_COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         0.860    -0.292    IIC/u_I2C_Controller/I1
    SLICE_X6Y117                                                      r  IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
                         clock pessimism             -0.216    -0.508    
    SLICE_X6Y117         FDCE (Hold_fdce_C_D)         0.121    -0.387    IIC/u_I2C_Controller/SD_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { u_clock/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X1Y32    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000   40.000  120.000  PLLE2_ADV_X1Y2  u_clock/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X4Y123    IIC/LUT_INDEX_reg_rep[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X4Y123    IIC/LUT_INDEX_reg_rep[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { u_clock/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     10.000  7.845   BUFGCTRL_X0Y18  u_clock/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y2  u_clock/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   PLLE2_ADV_X1Y2  u_clock/inst/plle2_adv_inst/CLKFBOUT
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y2  u_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y2  u_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y2  u_clock/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.279ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.704ns (26.672%)  route 1.935ns (73.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.040 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          1.696    -2.351    btn_debounce/clk50
    SLICE_X1Y120                                                      r  btn_debounce/c_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.456    -1.895 r  btn_debounce/c_reg[20]/Q
                         net (fo=2, routed)           1.136    -0.759    btn_debounce/c_reg[20]
    SLICE_X0Y120         LUT6 (Prop_lut6_I1_O)        0.124    -0.635 r  btn_debounce/o_i_4/O
                         net (fo=1, routed)           0.800     0.164    btn_debounce/n_0_o_i_4
    SLICE_X0Y118         LUT5 (Prop_lut5_I3_O)        0.124     0.288 r  btn_debounce/o_i_1/O
                         net (fo=1, routed)           0.000     0.288    btn_debounce/n_0_o_i_1
    SLICE_X0Y118         FDRE                                         r  btn_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ
                         net (fo=0)                   0.000    20.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          1.579    18.040    btn_debounce/clk50
    SLICE_X0Y118                                                      r  btn_debounce/o_reg/C
                         clock pessimism             -0.413    17.627    
                         clock uncertainty           -0.089    17.538    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)        0.029    17.567    btn_debounce/o_reg
  -------------------------------------------------------------------
                         required time                         17.567    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                 17.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.520    btn_debounce/clk50
    SLICE_X1Y117                                                      r  btn_debounce/c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  btn_debounce/c_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.262    btn_debounce/c_reg[11]
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.154 r  btn_debounce/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    btn_debounce/n_4_c_reg[8]_i_1
    SLICE_X1Y117         FDRE                                         r  btn_debounce/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.289    btn_debounce/clk50
    SLICE_X1Y117                                                      r  btn_debounce/c_reg[11]/C
                         clock pessimism             -0.231    -0.520    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.105    -0.415    btn_debounce/c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { u_clock/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y17  u_clock/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y2  u_clock/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X1Y115    btn_debounce/c_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X1Y115    btn_debounce/c_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.605ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.580ns (7.556%)  route 7.096ns (92.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 38.084 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         1.807    -2.240    Inst_vga/I1
    SLICE_X37Y154                                                     r  Inst_vga/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  Inst_vga/address_reg[16]/Q
                         net (fo=38, routed)          6.307     4.523    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X82Y113        LUT5 (Prop_lut5_I0_O)        0.124     4.647 r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.789     5.436    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10
    RAMB36_X3Y21         RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ
                         net (fo=0)                   0.000    40.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         1.623    38.084    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y21                                                      r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501    37.584    
                         clock uncertainty           -0.099    37.484    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.041    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.041    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                 31.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 IIC/u_I2C_Controller/SD_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/u_I2C_Controller/SD_COUNTER_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.500%)  route 0.127ns (40.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         0.591    -0.521    IIC/u_I2C_Controller/I1
    SLICE_X7Y117                                                      r  IIC/u_I2C_Controller/SD_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  IIC/u_I2C_Controller/SD_COUNTER_reg[3]/Q
                         net (fo=38, routed)          0.127    -0.254    IIC/u_I2C_Controller/SD_COUNTER_reg__0[3]
    SLICE_X6Y117         LUT6 (Prop_lut6_I3_O)        0.045    -0.209 r  IIC/u_I2C_Controller/SD_COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    IIC/u_I2C_Controller/p_0_in[4]
    SLICE_X6Y117         FDCE                                         r  IIC/u_I2C_Controller/SD_COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         0.860    -0.292    IIC/u_I2C_Controller/I1
    SLICE_X6Y117                                                      r  IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
                         clock pessimism             -0.216    -0.508    
    SLICE_X6Y117         FDCE (Hold_fdce_C_D)         0.121    -0.387    IIC/u_I2C_Controller/SD_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform:           { 0 20 }
Period:             40.000
Sources:            { u_clock/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X1Y32    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000   40.000  120.000  PLLE2_ADV_X1Y2  u_clock/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X4Y123    IIC/LUT_INDEX_reg_rep[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X4Y123    IIC/LUT_INDEX_reg_rep[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { u_clock/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     10.000  7.845   BUFGCTRL_X0Y18  u_clock/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y2  u_clock/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.277ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.704ns (26.672%)  route 1.935ns (73.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.040 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          1.696    -2.351    btn_debounce/clk50
    SLICE_X1Y120                                                      r  btn_debounce/c_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.456    -1.895 r  btn_debounce/c_reg[20]/Q
                         net (fo=2, routed)           1.136    -0.759    btn_debounce/c_reg[20]
    SLICE_X0Y120         LUT6 (Prop_lut6_I1_O)        0.124    -0.635 r  btn_debounce/o_i_4/O
                         net (fo=1, routed)           0.800     0.164    btn_debounce/n_0_o_i_4
    SLICE_X0Y118         LUT5 (Prop_lut5_I3_O)        0.124     0.288 r  btn_debounce/o_i_1/O
                         net (fo=1, routed)           0.000     0.288    btn_debounce/n_0_o_i_1
    SLICE_X0Y118         FDRE                                         r  btn_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ
                         net (fo=0)                   0.000    20.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          1.579    18.040    btn_debounce/clk50
    SLICE_X0Y118                                                      r  btn_debounce/o_reg/C
                         clock pessimism             -0.413    17.627    
                         clock uncertainty           -0.091    17.536    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)        0.029    17.565    btn_debounce/o_reg
  -------------------------------------------------------------------
                         required time                         17.565    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                 17.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.520    btn_debounce/clk50
    SLICE_X1Y117                                                      r  btn_debounce/c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  btn_debounce/c_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.262    btn_debounce/c_reg[11]
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.154 r  btn_debounce/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    btn_debounce/n_4_c_reg[8]_i_1
    SLICE_X1Y117         FDRE                                         r  btn_debounce/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.289    btn_debounce/clk50
    SLICE_X1Y117                                                      r  btn_debounce/c_reg[11]/C
                         clock pessimism             -0.231    -0.520    
                         clock uncertainty            0.091    -0.429    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.105    -0.324    btn_debounce/c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.603ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.580ns (7.556%)  route 7.096ns (92.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 38.084 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         1.807    -2.240    Inst_vga/I1
    SLICE_X37Y154                                                     r  Inst_vga/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  Inst_vga/address_reg[16]/Q
                         net (fo=38, routed)          6.307     4.523    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X82Y113        LUT5 (Prop_lut5_I0_O)        0.124     4.647 r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.789     5.436    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10
    RAMB36_X3Y21         RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ
                         net (fo=0)                   0.000    40.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         1.623    38.084    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y21                                                      r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501    37.584    
                         clock uncertainty           -0.102    37.482    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.039    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                 31.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 IIC/u_I2C_Controller/SD_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/u_I2C_Controller/SD_COUNTER_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.500%)  route 0.127ns (40.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         0.591    -0.521    IIC/u_I2C_Controller/I1
    SLICE_X7Y117                                                      r  IIC/u_I2C_Controller/SD_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  IIC/u_I2C_Controller/SD_COUNTER_reg[3]/Q
                         net (fo=38, routed)          0.127    -0.254    IIC/u_I2C_Controller/SD_COUNTER_reg__0[3]
    SLICE_X6Y117         LUT6 (Prop_lut6_I3_O)        0.045    -0.209 r  IIC/u_I2C_Controller/SD_COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    IIC/u_I2C_Controller/p_0_in[4]
    SLICE_X6Y117         FDCE                                         r  IIC/u_I2C_Controller/SD_COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         0.860    -0.292    IIC/u_I2C_Controller/I1
    SLICE_X6Y117                                                      r  IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
                         clock pessimism             -0.216    -0.508    
                         clock uncertainty            0.102    -0.406    
    SLICE_X6Y117         FDCE (Hold_fdce_C_D)         0.121    -0.285    IIC/u_I2C_Controller/SD_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.277ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.704ns (26.672%)  route 1.935ns (73.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.040 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          1.696    -2.351    btn_debounce/clk50
    SLICE_X1Y120                                                      r  btn_debounce/c_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.456    -1.895 r  btn_debounce/c_reg[20]/Q
                         net (fo=2, routed)           1.136    -0.759    btn_debounce/c_reg[20]
    SLICE_X0Y120         LUT6 (Prop_lut6_I1_O)        0.124    -0.635 r  btn_debounce/o_i_4/O
                         net (fo=1, routed)           0.800     0.164    btn_debounce/n_0_o_i_4
    SLICE_X0Y118         LUT5 (Prop_lut5_I3_O)        0.124     0.288 r  btn_debounce/o_i_1/O
                         net (fo=1, routed)           0.000     0.288    btn_debounce/n_0_o_i_1
    SLICE_X0Y118         FDRE                                         r  btn_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ
                         net (fo=0)                   0.000    20.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          1.579    18.040    btn_debounce/clk50
    SLICE_X0Y118                                                      r  btn_debounce/o_reg/C
                         clock pessimism             -0.413    17.627    
                         clock uncertainty           -0.091    17.536    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)        0.029    17.565    btn_debounce/o_reg
  -------------------------------------------------------------------
                         required time                         17.565    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                 17.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.520    btn_debounce/clk50
    SLICE_X1Y117                                                      r  btn_debounce/c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  btn_debounce/c_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.262    btn_debounce/c_reg[11]
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.154 r  btn_debounce/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    btn_debounce/n_4_c_reg[8]_i_1
    SLICE_X1Y117         FDRE                                         r  btn_debounce/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.289    btn_debounce/clk50
    SLICE_X1Y117                                                      r  btn_debounce/c_reg[11]/C
                         clock pessimism             -0.231    -0.520    
                         clock uncertainty            0.091    -0.429    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.105    -0.324    btn_debounce/c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.603ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.580ns (7.556%)  route 7.096ns (92.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 38.084 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         1.807    -2.240    Inst_vga/I1
    SLICE_X37Y154                                                     r  Inst_vga/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  Inst_vga/address_reg[16]/Q
                         net (fo=38, routed)          6.307     4.523    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X82Y113        LUT5 (Prop_lut5_I0_O)        0.124     4.647 r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.789     5.436    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10
    RAMB36_X3Y21         RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ
                         net (fo=0)                   0.000    40.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         1.623    38.084    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y21                                                      r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501    37.584    
                         clock uncertainty           -0.102    37.482    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.039    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                 31.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 IIC/u_I2C_Controller/SD_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/u_I2C_Controller/SD_COUNTER_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.500%)  route 0.127ns (40.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         0.591    -0.521    IIC/u_I2C_Controller/I1
    SLICE_X7Y117                                                      r  IIC/u_I2C_Controller/SD_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  IIC/u_I2C_Controller/SD_COUNTER_reg[3]/Q
                         net (fo=38, routed)          0.127    -0.254    IIC/u_I2C_Controller/SD_COUNTER_reg__0[3]
    SLICE_X6Y117         LUT6 (Prop_lut6_I3_O)        0.045    -0.209 r  IIC/u_I2C_Controller/SD_COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    IIC/u_I2C_Controller/p_0_in[4]
    SLICE_X6Y117         FDCE                                         r  IIC/u_I2C_Controller/SD_COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         0.860    -0.292    IIC/u_I2C_Controller/I1
    SLICE_X6Y117                                                      r  IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
                         clock pessimism             -0.216    -0.508    
                         clock uncertainty            0.102    -0.406    
    SLICE_X6Y117         FDCE (Hold_fdce_C_D)         0.121    -0.285    IIC/u_I2C_Controller/SD_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.578ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg_rep[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.592ns  (logic 0.456ns (12.697%)  route 3.136ns (87.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 38.033 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns = ( 17.651 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ
                         net (fo=0)                   0.000    20.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    15.953 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          1.698    17.651    btn_debounce/clk50
    SLICE_X0Y118                                                      r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    18.107 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          3.136    21.242    IIC/o
    SLICE_X4Y123         FDCE                                         f  IIC/LUT_INDEX_reg_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ
                         net (fo=0)                   0.000    40.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         1.572    38.033    IIC/I1
    SLICE_X4Y123                                                      r  IIC/LUT_INDEX_reg_rep[3]/C
                         clock pessimism             -0.586    37.447    
                         clock uncertainty           -0.222    37.225    
    SLICE_X4Y123         FDCE (Recov_fdce_C_CLR)     -0.405    36.820    IIC/LUT_INDEX_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         36.820    
                         arrival time                         -21.242    
  -------------------------------------------------------------------
                         slack                                 15.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.644%)  route 0.510ns (78.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    btn_debounce/clk50
    SLICE_X0Y118                                                      r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          0.510     0.130    IIC/o
    SLICE_X10Y118        FDCE                                         f  IIC/mI2C_CLK_DIV_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         0.831    -0.321    IIC/I1
    SLICE_X10Y118                                                     r  IIC/mI2C_CLK_DIV_reg[10]/C
                         clock pessimism              0.079    -0.243    
                         clock uncertainty            0.222    -0.021    
    SLICE_X10Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.088    IIC/mI2C_CLK_DIV_reg[10]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.578ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg_rep[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.592ns  (logic 0.456ns (12.697%)  route 3.136ns (87.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 38.033 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns = ( 17.651 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ
                         net (fo=0)                   0.000    20.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    15.953 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          1.698    17.651    btn_debounce/clk50
    SLICE_X0Y118                                                      r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    18.107 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          3.136    21.242    IIC/o
    SLICE_X4Y123         FDCE                                         f  IIC/LUT_INDEX_reg_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ
                         net (fo=0)                   0.000    40.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         1.572    38.033    IIC/I1
    SLICE_X4Y123                                                      r  IIC/LUT_INDEX_reg_rep[3]/C
                         clock pessimism             -0.586    37.447    
                         clock uncertainty           -0.222    37.225    
    SLICE_X4Y123         FDCE (Recov_fdce_C_CLR)     -0.405    36.820    IIC/LUT_INDEX_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         36.820    
                         arrival time                         -21.242    
  -------------------------------------------------------------------
                         slack                                 15.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.644%)  route 0.510ns (78.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    btn_debounce/clk50
    SLICE_X0Y118                                                      r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          0.510     0.130    IIC/o
    SLICE_X10Y118        FDCE                                         f  IIC/mI2C_CLK_DIV_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         0.831    -0.321    IIC/I1
    SLICE_X10Y118                                                     r  IIC/mI2C_CLK_DIV_reg[10]/C
                         clock pessimism              0.079    -0.243    
                         clock uncertainty            0.222    -0.021    
    SLICE_X10Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.088    IIC/mI2C_CLK_DIV_reg[10]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.580ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg_rep[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.592ns  (logic 0.456ns (12.697%)  route 3.136ns (87.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 38.033 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns = ( 17.651 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ
                         net (fo=0)                   0.000    20.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    15.953 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          1.698    17.651    btn_debounce/clk50
    SLICE_X0Y118                                                      r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    18.107 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          3.136    21.242    IIC/o
    SLICE_X4Y123         FDCE                                         f  IIC/LUT_INDEX_reg_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ
                         net (fo=0)                   0.000    40.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         1.572    38.033    IIC/I1
    SLICE_X4Y123                                                      r  IIC/LUT_INDEX_reg_rep[3]/C
                         clock pessimism             -0.586    37.447    
                         clock uncertainty           -0.219    37.228    
    SLICE_X4Y123         FDCE (Recov_fdce_C_CLR)     -0.405    36.823    IIC/LUT_INDEX_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         36.823    
                         arrival time                         -21.242    
  -------------------------------------------------------------------
                         slack                                 15.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.644%)  route 0.510ns (78.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    btn_debounce/clk50
    SLICE_X0Y118                                                      r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          0.510     0.130    IIC/o
    SLICE_X10Y118        FDCE                                         f  IIC/mI2C_CLK_DIV_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         0.831    -0.321    IIC/I1
    SLICE_X10Y118                                                     r  IIC/mI2C_CLK_DIV_reg[10]/C
                         clock pessimism              0.079    -0.243    
                         clock uncertainty            0.219    -0.023    
    SLICE_X10Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.090    IIC/mI2C_CLK_DIV_reg[10]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.221    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.580ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg_rep[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.592ns  (logic 0.456ns (12.697%)  route 3.136ns (87.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 38.033 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns = ( 17.651 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ
                         net (fo=0)                   0.000    20.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    15.953 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          1.698    17.651    btn_debounce/clk50
    SLICE_X0Y118                                                      r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    18.107 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          3.136    21.242    IIC/o
    SLICE_X4Y123         FDCE                                         f  IIC/LUT_INDEX_reg_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ
                         net (fo=0)                   0.000    40.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         1.572    38.033    IIC/I1
    SLICE_X4Y123                                                      r  IIC/LUT_INDEX_reg_rep[3]/C
                         clock pessimism             -0.586    37.447    
                         clock uncertainty           -0.219    37.228    
    SLICE_X4Y123         FDCE (Recov_fdce_C_CLR)     -0.405    36.823    IIC/LUT_INDEX_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         36.823    
                         arrival time                         -21.242    
  -------------------------------------------------------------------
                         slack                                 15.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.644%)  route 0.510ns (78.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  u_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    u_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clock/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.521    btn_debounce/clk50
    SLICE_X0Y118                                                      r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          0.510     0.130    IIC/o
    SLICE_X10Y118        FDCE                                         f  IIC/mI2C_CLK_DIV_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    u_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  u_clock/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    u_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clock/inst/clkout2_buf/O
                         net (fo=153, routed)         0.831    -0.321    IIC/I1
    SLICE_X10Y118                                                     r  IIC/mI2C_CLK_DIV_reg[10]/C
                         clock pessimism              0.079    -0.243    
                         clock uncertainty            0.219    -0.023    
    SLICE_X10Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.090    IIC/mI2C_CLK_DIV_reg[10]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.221    





