// Seed: 3357656780
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  assign module_1.id_7 = 0;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd64
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout supply1 id_7;
  output logic [7:0] id_6;
  input wire id_5;
  input wire id_4;
  input wire _id_3;
  output wire id_2;
  input wire id_1;
  always id_6[id_3] = id_3;
  id_8 :
  assert property (@(posedge (id_1)) 1)
  else;
  logic [-1  &  1 : id_3  -  1] id_9;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_7,
      id_8,
      id_8,
      id_7,
      id_8,
      id_5,
      id_7
  );
endmodule
