--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc7z010,clg400,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                        | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)       | Phase  |
------------+------------+------------+------------+------------+------------------------+--------+
CLR         |    3.565(R)|      SLOW  |   -1.845(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
SW_B        |    4.760(R)|      SLOW  |   -1.460(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
SW_C        |    4.650(R)|      SLOW  |   -1.702(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
SW_D        |    5.555(R)|      SLOW  |   -1.835(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
SW_E        |    4.729(R)|      SLOW  |   -1.536(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
SW_F        |    5.079(R)|      SLOW  |   -1.622(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
SW_G        |    4.876(R)|      SLOW  |   -1.668(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
SW_H        |    5.281(R)|      SLOW  |   -1.728(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
------------+------------+------------+------------+------------+------------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                        | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)       | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------+--------+
A           |         4.971(R)|      SLOW  |         1.477(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
B           |         5.100(R)|      SLOW  |         1.533(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
C           |         5.149(R)|      SLOW  |         1.526(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
D           |         5.421(R)|      SLOW  |         1.684(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
E           |         4.984(R)|      SLOW  |         1.464(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
F           |         4.707(R)|      SLOW  |         1.315(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
G           |         5.193(R)|      SLOW  |         1.571(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
SEL0        |         4.876(R)|      SLOW  |         1.413(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
SEL1        |         4.757(R)|      SLOW  |         1.350(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
SEL2        |         4.772(R)|      SLOW  |         1.360(R)|      FAST  |XLXI_42/SYSTEM/clk_10MHz|   0.000|
------------+-----------------+------------+-----------------+------------+------------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.936|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Feb 29 10:41:44 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4941 MB



