{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741706541750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741706541750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 11:22:21 2025 " "Processing started: Tue Mar 11 11:22:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741706541750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1741706541750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VaribleFilter -c variable_lowpass_filter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off VaribleFilter -c variable_lowpass_filter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1741706541750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1741706542599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1741706542599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variable_lowpass_filter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file variable_lowpass_filter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 variable_lowpass_filter_tb " "Found entity 1: variable_lowpass_filter_tb" {  } { { "variable_lowpass_filter_tb.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/variable_lowpass_filter_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741706549179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741706549179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variable_lowpass_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file variable_lowpass_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 variable_lowpass_filter " "Found entity 1: variable_lowpass_filter" {  } { { "variable_lowpass_filter.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/variable_lowpass_filter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741706549179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741706549179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinewave.sv 1 1 " "Found 1 design units, including 1 entities, in source file sinewave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SineWave " "Found entity 1: SineWave" {  } { { "SineWave.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/SineWave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741706549198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741706549198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file rc_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rc_generator " "Found entity 1: rc_generator" {  } { { "rc_generator.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/rc_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741706549198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741706549198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNT count counter.sv(2) " "Verilog HDL Declaration information at counter.sv(2): object \"COUNT\" differs only in case from object \"count\" in the same scope" {  } { { "counter.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/counter.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1741706549214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741706549214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741706549214 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "coefficient_calculator.sv(20) " "Verilog HDL information at coefficient_calculator.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "coefficient_calculator.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/coefficient_calculator.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1741706549214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coefficient_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file coefficient_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coefficient_calculator " "Found entity 1: coefficient_calculator" {  } { { "coefficient_calculator.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/coefficient_calculator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741706549214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741706549214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "variable_lowpass_filter " "Elaborating entity \"variable_lowpass_filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1741706549245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 variable_lowpass_filter.sv(26) " "Verilog HDL assignment warning at variable_lowpass_filter.sv(26): truncated value with size 32 to match size of target (16)" {  } { { "variable_lowpass_filter.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/variable_lowpass_filter.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741706549261 "|variable_lowpass_filter"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741706549345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 11:22:29 2025 " "Processing ended: Tue Mar 11 11:22:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741706549345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741706549345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741706549345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741706549345 ""}
