Optimized and QSYS-implemented version of CCIP-ASYNC

CHANNEL	 |  HDR_WIDTH  |  DATA_WIDTH   |  VALID_WIDTH  |  TOTAL_WIDTH
----------------------------------------------------------------------
  C0Tx   |    74       |               |      1        |      75      
  C1Tx   |    80       |     512       |      1        |     593      
  C2Tx   |     9       |      64       |      1        |      74       
  C0Rx   |    28       |     512       |      3        |     543               
  C1Rx   |    28       |               |      1        |      29      
----------------------------------------------------------------------

Please consider the code as-is and of limited production quality.

Design changes
--------------
Tue May  3 09:52:19 PDT 2016 =>
- Optimization build started, depth set to 256-deep


