TimeQuest Timing Analyzer report for aquisition
Mon Jul 18 14:51:30 2016
Quartus II Version 10.1 Build 153 11/29/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'state_q.MEASURE_MODE_START_MEASURE'
 13. Slow Model Setup: 'rdclk'
 14. Slow Model Setup: 'gen_sample_clk'
 15. Slow Model Setup: 'state_q.MEASURE_MODE_SEND_TO_FIFO_1'
 16. Slow Model Hold: 'clk'
 17. Slow Model Hold: 'state_q.MEASURE_MODE_SEND_TO_FIFO_1'
 18. Slow Model Hold: 'rdclk'
 19. Slow Model Hold: 'gen_sample_clk'
 20. Slow Model Hold: 'state_q.MEASURE_MODE_START_MEASURE'
 21. Slow Model Recovery: 'rdclk'
 22. Slow Model Removal: 'rdclk'
 23. Slow Model Minimum Pulse Width: 'clk'
 24. Slow Model Minimum Pulse Width: 'rdclk'
 25. Slow Model Minimum Pulse Width: 'gen_sample_clk'
 26. Slow Model Minimum Pulse Width: 'state_q.MEASURE_MODE_SEND_TO_FIFO_1'
 27. Slow Model Minimum Pulse Width: 'state_q.MEASURE_MODE_START_MEASURE'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'clk'
 38. Fast Model Setup: 'state_q.MEASURE_MODE_START_MEASURE'
 39. Fast Model Setup: 'rdclk'
 40. Fast Model Setup: 'gen_sample_clk'
 41. Fast Model Setup: 'state_q.MEASURE_MODE_SEND_TO_FIFO_1'
 42. Fast Model Hold: 'clk'
 43. Fast Model Hold: 'rdclk'
 44. Fast Model Hold: 'gen_sample_clk'
 45. Fast Model Hold: 'state_q.MEASURE_MODE_SEND_TO_FIFO_1'
 46. Fast Model Hold: 'state_q.MEASURE_MODE_START_MEASURE'
 47. Fast Model Recovery: 'rdclk'
 48. Fast Model Removal: 'rdclk'
 49. Fast Model Minimum Pulse Width: 'clk'
 50. Fast Model Minimum Pulse Width: 'rdclk'
 51. Fast Model Minimum Pulse Width: 'gen_sample_clk'
 52. Fast Model Minimum Pulse Width: 'state_q.MEASURE_MODE_SEND_TO_FIFO_1'
 53. Fast Model Minimum Pulse Width: 'state_q.MEASURE_MODE_START_MEASURE'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 10.1 Build 153 11/29/2010 SJ Full Version ;
; Revision Name      ; aquisition                                        ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C5T144C6                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; aquisition.sdc ; OK     ; Mon Jul 18 14:51:27 2016 ;
+----------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; Clock Name                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; clk                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                 ;
; gen_sample_clk                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { gen_sample_clk }                      ;
; rdclk                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rdclk }                               ;
; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { state_q.MEASURE_MODE_SEND_TO_FIFO_1 } ;
; state_q.MEASURE_MODE_START_MEASURE  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { state_q.MEASURE_MODE_START_MEASURE }  ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                               ;
+------------+-----------------+----------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name     ; Note                                                  ;
+------------+-----------------+----------------+-------------------------------------------------------+
; 157.6 MHz  ; 157.6 MHz       ; clk            ;                                                       ;
; 247.22 MHz ; 210.08 MHz      ; rdclk          ; limit due to high minimum pulse width violation (tch) ;
; 316.06 MHz ; 260.01 MHz      ; gen_sample_clk ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+----------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow Model Setup Summary                                     ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -5.345 ; -920.168      ;
; state_q.MEASURE_MODE_START_MEASURE  ; -3.582 ; -3.582        ;
; rdclk                               ; -3.045 ; -123.464      ;
; gen_sample_clk                      ; -2.164 ; -7.014        ;
; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.978 ; -12.970       ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow Model Hold Summary                                      ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -2.224 ; -19.934       ;
; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.091 ; -0.457        ;
; rdclk                               ; 0.391  ; 0.000         ;
; gen_sample_clk                      ; 0.642  ; 0.000         ;
; state_q.MEASURE_MODE_START_MEASURE  ; 3.504  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; rdclk ; -0.948 ; -8.748        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; rdclk ; 1.535 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                       ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -1.880 ; -501.420      ;
; rdclk                               ; -1.880 ; -139.420      ;
; gen_sample_clk                      ; -1.423 ; -31.306       ;
; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500  ; 0.000         ;
; state_q.MEASURE_MODE_START_MEASURE  ; 0.500  ; 0.000         ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                         ;
+--------+----------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.345 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[25] ; clk          ; clk         ; 1.000        ; 0.017      ; 6.398      ;
; -5.312 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[25] ; clk          ; clk         ; 1.000        ; 0.020      ; 6.368      ;
; -5.242 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[23] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.276      ;
; -5.217 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[25] ; clk          ; clk         ; 1.000        ; 0.017      ; 6.270      ;
; -5.181 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[19] ; adc_read:dev_adc_read|result_integrator_2_q[25] ; clk          ; clk         ; 1.000        ; 0.020      ; 6.237      ;
; -5.147 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[23] ; clk          ; clk         ; 1.000        ; -0.005     ; 6.178      ;
; -5.114 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[2]  ; adc_read:dev_adc_read|result_integrator_1_q[25] ; clk          ; clk         ; 1.000        ; 0.017      ; 6.167      ;
; -5.111 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[19] ; adc_read:dev_adc_read|result_integrator_2_q[23] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.145      ;
; -5.079 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[20] ; adc_read:dev_adc_read|result_integrator_2_q[25] ; clk          ; clk         ; 1.000        ; 0.020      ; 6.135      ;
; -5.075 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[3]  ; adc_read:dev_adc_read|result_integrator_1_q[25] ; clk          ; clk         ; 1.000        ; 0.017      ; 6.128      ;
; -5.039 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[21] ; adc_read:dev_adc_read|result_integrator_2_q[25] ; clk          ; clk         ; 1.000        ; 0.020      ; 6.095      ;
; -5.019 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[23] ; clk          ; clk         ; 1.000        ; -0.005     ; 6.050      ;
; -5.009 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[20] ; adc_read:dev_adc_read|result_integrator_2_q[23] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.043      ;
; -4.992 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[24] ; clk          ; clk         ; 1.000        ; -0.007     ; 6.021      ;
; -4.973 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[4]  ; adc_read:dev_adc_read|result_integrator_1_q[25] ; clk          ; clk         ; 1.000        ; 0.017      ; 6.026      ;
; -4.969 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[21] ; adc_read:dev_adc_read|result_integrator_2_q[23] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.003      ;
; -4.940 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[24] ; clk          ; clk         ; 1.000        ; -0.010     ; 5.966      ;
; -4.937 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[22] ; adc_read:dev_adc_read|result_integrator_2_q[25] ; clk          ; clk         ; 1.000        ; 0.020      ; 5.993      ;
; -4.933 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[5]  ; adc_read:dev_adc_read|result_integrator_1_q[25] ; clk          ; clk         ; 1.000        ; 0.017      ; 5.986      ;
; -4.932 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[20] ; clk          ; clk         ; 1.000        ; -0.001     ; 5.967      ;
; -4.916 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[2]  ; adc_read:dev_adc_read|result_integrator_1_q[23] ; clk          ; clk         ; 1.000        ; -0.005     ; 5.947      ;
; -4.897 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[23] ; adc_read:dev_adc_read|result_integrator_2_q[25] ; clk          ; clk         ; 1.000        ; 0.020      ; 5.953      ;
; -4.877 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[3]  ; adc_read:dev_adc_read|result_integrator_1_q[23] ; clk          ; clk         ; 1.000        ; -0.005     ; 5.908      ;
; -4.867 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[22] ; adc_read:dev_adc_read|result_integrator_2_q[23] ; clk          ; clk         ; 1.000        ; -0.002     ; 5.901      ;
; -4.861 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[19] ; adc_read:dev_adc_read|result_integrator_2_q[24] ; clk          ; clk         ; 1.000        ; -0.007     ; 5.890      ;
; -4.849 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[19] ; clk          ; clk         ; 1.000        ; -0.002     ; 5.883      ;
; -4.827 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[6]  ; adc_read:dev_adc_read|result_integrator_1_q[25] ; clk          ; clk         ; 1.000        ; 0.017      ; 5.880      ;
; -4.827 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[23] ; adc_read:dev_adc_read|result_integrator_2_q[23] ; clk          ; clk         ; 1.000        ; -0.002     ; 5.861      ;
; -4.820 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[26] ; clk          ; clk         ; 1.000        ; -0.006     ; 5.850      ;
; -4.819 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[22] ; clk          ; clk         ; 1.000        ; -0.027     ; 5.828      ;
; -4.812 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[24] ; clk          ; clk         ; 1.000        ; -0.010     ; 5.838      ;
; -4.801 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[19] ; adc_read:dev_adc_read|result_integrator_2_q[20] ; clk          ; clk         ; 1.000        ; -0.001     ; 5.836      ;
; -4.791 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[24] ; adc_read:dev_adc_read|result_integrator_2_q[25] ; clk          ; clk         ; 1.000        ; 0.020      ; 5.847      ;
; -4.777 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[19] ; clk          ; clk         ; 1.000        ; -0.005     ; 5.808      ;
; -4.775 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[4]  ; adc_read:dev_adc_read|result_integrator_1_q[23] ; clk          ; clk         ; 1.000        ; -0.005     ; 5.806      ;
; -4.759 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[20] ; adc_read:dev_adc_read|result_integrator_2_q[24] ; clk          ; clk         ; 1.000        ; -0.007     ; 5.788      ;
; -4.756 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[7]  ; adc_read:dev_adc_read|result_integrator_1_q[25] ; clk          ; clk         ; 1.000        ; 0.017      ; 5.809      ;
; -4.735 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[5]  ; adc_read:dev_adc_read|result_integrator_1_q[23] ; clk          ; clk         ; 1.000        ; -0.005     ; 5.766      ;
; -4.721 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[24] ; adc_read:dev_adc_read|result_integrator_2_q[23] ; clk          ; clk         ; 1.000        ; -0.002     ; 5.755      ;
; -4.720 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[25] ; adc_read:dev_adc_read|result_integrator_2_q[25] ; clk          ; clk         ; 1.000        ; 0.020      ; 5.776      ;
; -4.719 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[21] ; adc_read:dev_adc_read|result_integrator_2_q[24] ; clk          ; clk         ; 1.000        ; -0.007     ; 5.748      ;
; -4.718 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[19] ; adc_read:dev_adc_read|result_integrator_2_q[19] ; clk          ; clk         ; 1.000        ; -0.002     ; 5.752      ;
; -4.709 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[2]  ; adc_read:dev_adc_read|result_integrator_1_q[24] ; clk          ; clk         ; 1.000        ; -0.010     ; 5.735      ;
; -4.702 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[21] ; clk          ; clk         ; 1.000        ; -0.007     ; 5.731      ;
; -4.702 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[8]  ; adc_read:dev_adc_read|result_integrator_1_q[25] ; clk          ; clk         ; 1.000        ; 0.017      ; 5.755      ;
; -4.699 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[20] ; adc_read:dev_adc_read|result_integrator_2_q[20] ; clk          ; clk         ; 1.000        ; -0.001     ; 5.734      ;
; -4.692 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[26] ; clk          ; clk         ; 1.000        ; -0.006     ; 5.722      ;
; -4.691 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[22] ; clk          ; clk         ; 1.000        ; -0.027     ; 5.700      ;
; -4.686 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[17] ; clk          ; clk         ; 1.000        ; -0.025     ; 5.697      ;
; -4.677 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[27] ; clk          ; clk         ; 1.000        ; -0.006     ; 5.707      ;
; -4.670 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[3]  ; adc_read:dev_adc_read|result_integrator_1_q[24] ; clk          ; clk         ; 1.000        ; -0.010     ; 5.696      ;
; -4.666 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[26] ; adc_read:dev_adc_read|result_integrator_2_q[25] ; clk          ; clk         ; 1.000        ; 0.020      ; 5.722      ;
; -4.659 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[21] ; adc_read:dev_adc_read|result_integrator_2_q[20] ; clk          ; clk         ; 1.000        ; -0.001     ; 5.694      ;
; -4.650 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[25] ; adc_read:dev_adc_read|result_integrator_2_q[23] ; clk          ; clk         ; 1.000        ; -0.002     ; 5.684      ;
; -4.649 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[21] ; clk          ; clk         ; 1.000        ; -0.010     ; 5.675      ;
; -4.649 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[19] ; clk          ; clk         ; 1.000        ; -0.005     ; 5.680      ;
; -4.631 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[26] ; clk          ; clk         ; 1.000        ; -0.015     ; 5.652      ;
; -4.629 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[6]  ; adc_read:dev_adc_read|result_integrator_1_q[23] ; clk          ; clk         ; 1.000        ; -0.005     ; 5.660      ;
; -4.620 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[16] ; clk          ; clk         ; 1.000        ; -0.001     ; 5.655      ;
; -4.617 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[22] ; adc_read:dev_adc_read|result_integrator_2_q[24] ; clk          ; clk         ; 1.000        ; -0.007     ; 5.646      ;
; -4.616 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[20] ; adc_read:dev_adc_read|result_integrator_2_q[19] ; clk          ; clk         ; 1.000        ; -0.002     ; 5.650      ;
; -4.610 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[20] ; clk          ; clk         ; 1.000        ; -0.010     ; 5.636      ;
; -4.603 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[22] ; clk          ; clk         ; 1.000        ; -0.024     ; 5.615      ;
; -4.596 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[26] ; adc_read:dev_adc_read|result_integrator_2_q[23] ; clk          ; clk         ; 1.000        ; -0.002     ; 5.630      ;
; -4.589 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[15] ; adc_read:dev_adc_read|result_integrator_1_q[25] ; clk          ; clk         ; 1.000        ; 0.002      ; 5.627      ;
; -4.589 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[2]  ; adc_read:dev_adc_read|result_integrator_1_q[26] ; clk          ; clk         ; 1.000        ; -0.006     ; 5.619      ;
; -4.588 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[2]  ; adc_read:dev_adc_read|result_integrator_1_q[22] ; clk          ; clk         ; 1.000        ; -0.027     ; 5.597      ;
; -4.577 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[23] ; adc_read:dev_adc_read|result_integrator_2_q[24] ; clk          ; clk         ; 1.000        ; -0.007     ; 5.606      ;
; -4.576 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[21] ; adc_read:dev_adc_read|result_integrator_2_q[19] ; clk          ; clk         ; 1.000        ; -0.002     ; 5.610      ;
; -4.571 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[19] ; adc_read:dev_adc_read|result_integrator_2_q[21] ; clk          ; clk         ; 1.000        ; -0.007     ; 5.600      ;
; -4.568 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[4]  ; adc_read:dev_adc_read|result_integrator_1_q[24] ; clk          ; clk         ; 1.000        ; -0.010     ; 5.594      ;
; -4.558 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[7]  ; adc_read:dev_adc_read|result_integrator_1_q[23] ; clk          ; clk         ; 1.000        ; -0.005     ; 5.589      ;
; -4.558 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[17] ; clk          ; clk         ; 1.000        ; -0.025     ; 5.569      ;
; -4.557 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[22] ; adc_read:dev_adc_read|result_integrator_2_q[20] ; clk          ; clk         ; 1.000        ; -0.001     ; 5.592      ;
; -4.552 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[16] ; clk          ; clk         ; 1.000        ; -0.004     ; 5.584      ;
; -4.550 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[3]  ; adc_read:dev_adc_read|result_integrator_1_q[26] ; clk          ; clk         ; 1.000        ; -0.006     ; 5.580      ;
; -4.549 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[3]  ; adc_read:dev_adc_read|result_integrator_1_q[22] ; clk          ; clk         ; 1.000        ; -0.027     ; 5.558      ;
; -4.549 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[27] ; clk          ; clk         ; 1.000        ; -0.006     ; 5.579      ;
; -4.546 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[2]  ; adc_read:dev_adc_read|result_integrator_1_q[19] ; clk          ; clk         ; 1.000        ; -0.005     ; 5.577      ;
; -4.533 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[16] ; adc_read:dev_adc_read|result_integrator_1_q[25] ; clk          ; clk         ; 1.000        ; 0.002      ; 5.571      ;
; -4.528 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[5]  ; adc_read:dev_adc_read|result_integrator_1_q[24] ; clk          ; clk         ; 1.000        ; -0.010     ; 5.554      ;
; -4.527 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[9]  ; adc_read:dev_adc_read|result_integrator_1_q[25] ; clk          ; clk         ; 1.000        ; 0.023      ; 5.586      ;
; -4.521 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[21] ; clk          ; clk         ; 1.000        ; -0.010     ; 5.547      ;
; -4.517 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[23] ; adc_read:dev_adc_read|result_integrator_2_q[20] ; clk          ; clk         ; 1.000        ; -0.001     ; 5.552      ;
; -4.512 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[27] ; clk          ; clk         ; 1.000        ; -0.015     ; 5.533      ;
; -4.507 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[3]  ; adc_read:dev_adc_read|result_integrator_1_q[19] ; clk          ; clk         ; 1.000        ; -0.005     ; 5.538      ;
; -4.504 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[8]  ; adc_read:dev_adc_read|result_integrator_1_q[23] ; clk          ; clk         ; 1.000        ; -0.005     ; 5.535      ;
; -4.500 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[19] ; adc_read:dev_adc_read|result_integrator_2_q[26] ; clk          ; clk         ; 1.000        ; -0.015     ; 5.521      ;
; -4.497 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[10] ; adc_read:dev_adc_read|result_integrator_1_q[25] ; clk          ; clk         ; 1.000        ; 0.023      ; 5.556      ;
; -4.492 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[33] ; adc_read:dev_adc_read|result_integrator_2_q[25] ; clk          ; clk         ; 1.000        ; 0.008      ; 5.536      ;
; -4.491 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[27] ; adc_read:dev_adc_read|result_integrator_2_q[25] ; clk          ; clk         ; 1.000        ; 0.035      ; 5.562      ;
; -4.489 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[19] ; adc_read:dev_adc_read|result_integrator_2_q[16] ; clk          ; clk         ; 1.000        ; -0.001     ; 5.524      ;
; -4.483 ; adc_read:dev_adc_read|result_integrator_1_q[1]                 ; adc_read:dev_adc_read|result_integrator_1_q[25] ; clk          ; clk         ; 1.000        ; 0.018      ; 5.537      ;
; -4.482 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[20] ; clk          ; clk         ; 1.000        ; -0.010     ; 5.508      ;
; -4.477 ; adc_read:dev_adc_read|result_integrator_2_q[0]                 ; adc_read:dev_adc_read|result_integrator_2_q[25] ; clk          ; clk         ; 1.000        ; 0.018      ; 5.531      ;
; -4.474 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[22] ; adc_read:dev_adc_read|result_integrator_2_q[19] ; clk          ; clk         ; 1.000        ; -0.002     ; 5.508      ;
; -4.473 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[18] ; clk          ; clk         ; 1.000        ; -0.021     ; 5.488      ;
; -4.472 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[19] ; adc_read:dev_adc_read|result_integrator_2_q[22] ; clk          ; clk         ; 1.000        ; -0.024     ; 5.484      ;
; -4.471 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[14] ; clk          ; clk         ; 1.000        ; -0.018     ; 5.489      ;
; -4.471 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[24] ; adc_read:dev_adc_read|result_integrator_2_q[24] ; clk          ; clk         ; 1.000        ; -0.007     ; 5.500      ;
+--------+----------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'state_q.MEASURE_MODE_START_MEASURE'                                                                                  ;
+--------+---------------+-------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node           ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+-------------------+--------------+------------------------------------+--------------+------------+------------+
; -3.582 ; mode_reg_q[1] ; adc_read_diapason ; clk          ; state_q.MEASURE_MODE_START_MEASURE ; 0.500        ; -1.751     ; 1.347      ;
; -3.576 ; mode_reg_q[0] ; adc_read_diapason ; clk          ; state_q.MEASURE_MODE_START_MEASURE ; 0.500        ; -1.748     ; 1.344      ;
; -3.488 ; mode_reg_q[2] ; adc_read_diapason ; clk          ; state_q.MEASURE_MODE_START_MEASURE ; 0.500        ; -1.751     ; 1.253      ;
+--------+---------------+-------------------+--------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'rdclk'                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[0]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[1]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[2]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[3]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[4]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[5]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[6]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[7]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[8]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[9]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[10]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[11]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[12]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[13]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[14]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[15]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[16]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[17]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[18]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[19]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[20]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[21]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[22]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.045 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[23]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 4.040      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[0]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[1]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[2]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[3]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[4]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[5]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[6]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[7]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[8]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[9]                           ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[10]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[11]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[12]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[13]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[14]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[15]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[16]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[17]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[18]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[19]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[20]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[21]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[22]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -3.000 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[23]                          ; rdclk        ; rdclk       ; 1.000        ; 0.030      ; 3.995      ;
; -2.963 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; rdclk        ; rdclk       ; 1.000        ; 0.083      ; 4.011      ;
; -2.963 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; rdclk        ; rdclk       ; 1.000        ; 0.083      ; 4.011      ;
; -2.963 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; rdclk        ; rdclk       ; 1.000        ; 0.083      ; 4.011      ;
; -2.963 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; rdclk        ; rdclk       ; 1.000        ; 0.083      ; 4.011      ;
; -2.963 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; rdclk        ; rdclk       ; 1.000        ; 0.083      ; 4.011      ;
; -2.918 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; rdclk        ; rdclk       ; 1.000        ; 0.083      ; 3.966      ;
; -2.918 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; rdclk        ; rdclk       ; 1.000        ; 0.083      ; 3.966      ;
; -2.918 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; rdclk        ; rdclk       ; 1.000        ; 0.083      ; 3.966      ;
; -2.918 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; rdclk        ; rdclk       ; 1.000        ; 0.083      ; 3.966      ;
; -2.918 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; rdclk        ; rdclk       ; 1.000        ; 0.083      ; 3.966      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[0]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[1]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[2]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[3]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[4]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[5]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[6]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[7]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[8]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[9]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[10]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[11]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[12]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[13]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[14]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[15]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[16]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[17]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[18]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[19]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[20]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[21]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[22]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.893 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[23]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.876      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[0]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[1]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[2]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[3]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[4]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[5]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[6]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[7]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[8]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[9]                           ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[10]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[11]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[12]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[13]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[14]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[15]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[16]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
; -2.861 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[17]                          ; rdclk        ; rdclk       ; 1.000        ; 0.018      ; 3.844      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'gen_sample_clk'                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.026     ; 3.103      ;
; -0.380 ; sin_gen:dev_sin_gen|cnt[6]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ; clk            ; gen_sample_clk ; 1.000        ; 0.348      ; 1.693      ;
; -0.142 ; sin_gen:dev_sin_gen|cnt[5]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ; clk            ; gen_sample_clk ; 1.000        ; 0.348      ; 1.455      ;
; 0.042  ; sin_gen:dev_sin_gen|cnt[7]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ; clk            ; gen_sample_clk ; 1.000        ; 0.348      ; 1.271      ;
; 0.082  ; sin_gen:dev_sin_gen|cnt[0]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ; clk            ; gen_sample_clk ; 1.000        ; 0.348      ; 1.231      ;
; 0.082  ; sin_gen:dev_sin_gen|cnt[3]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ; clk            ; gen_sample_clk ; 1.000        ; 0.348      ; 1.231      ;
; 0.082  ; sin_gen:dev_sin_gen|cnt[4]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ; clk            ; gen_sample_clk ; 1.000        ; 0.348      ; 1.231      ;
; 0.083  ; sin_gen:dev_sin_gen|cnt[2]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ; clk            ; gen_sample_clk ; 1.000        ; 0.348      ; 1.230      ;
; 0.089  ; sin_gen:dev_sin_gen|cnt[1]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ; clk            ; gen_sample_clk ; 1.000        ; 0.348      ; 1.224      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'state_q.MEASURE_MODE_SEND_TO_FIFO_1'                                                                                                          ;
+--------+----------------------------------------+------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node          ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------+--------------+-------------------------------------+--------------+------------+------------+
; -0.978 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[14] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.721      ; 2.060      ;
; -0.970 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[9]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.693      ; 2.218      ;
; -0.961 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[13] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.692      ; 2.207      ;
; -0.951 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[6]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.591      ; 2.184      ;
; -0.903 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[7]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.552      ; 2.126      ;
; -0.895 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[15] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.552      ; 2.122      ;
; -0.886 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[9]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.693      ; 2.134      ;
; -0.877 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[13] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.692      ; 2.123      ;
; -0.851 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[14] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.721      ; 1.933      ;
; -0.842 ; adc_read:dev_adc_read|data_out_1_q[14] ; fifo_data_in[14] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.996      ; 2.199      ;
; -0.827 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[6]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.591      ; 2.060      ;
; -0.819 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[12] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.553      ; 2.028      ;
; -0.783 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[10] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.721      ; 2.054      ;
; -0.766 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[15] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.552      ; 1.993      ;
; -0.763 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[11] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.673      ; 1.991      ;
; -0.763 ; adc_read:dev_adc_read|data_out_2_q[17] ; fifo_data_in[17] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.946      ; 2.227      ;
; -0.747 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[7]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.552      ; 1.970      ;
; -0.712 ; adc_read:dev_adc_read|data_out_1_q[5]  ; fifo_data_in[5]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.946      ; 2.208      ;
; -0.655 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[8]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.554      ; 1.884      ;
; -0.654 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[10] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.721      ; 1.925      ;
; -0.644 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[12] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.553      ; 1.853      ;
; -0.632 ; adc_read:dev_adc_read|data_out_1_q[17] ; fifo_data_in[17] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.946      ; 2.096      ;
; -0.607 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[11] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.673      ; 1.835      ;
; -0.607 ; adc_read:dev_adc_read|data_out_2_q[5]  ; fifo_data_in[5]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.946      ; 2.103      ;
; -0.596 ; adc_read:dev_adc_read|data_out_2_q[13] ; fifo_data_in[13] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.945      ; 2.095      ;
; -0.591 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[16] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.539      ; 1.806      ;
; -0.542 ; adc_read:dev_adc_read|data_out_1_q[3]  ; fifo_data_in[3]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.868      ; 2.049      ;
; -0.536 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[16] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.539      ; 1.751      ;
; -0.530 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[3]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.595      ; 1.764      ;
; -0.483 ; adc_read:dev_adc_read|data_out_1_q[0]  ; fifo_data_in[0]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.865      ; 2.162      ;
; -0.478 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[8]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.554      ; 1.707      ;
; -0.463 ; adc_read:dev_adc_read|data_out_1_q[4]  ; fifo_data_in[4]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.864      ; 1.983      ;
; -0.447 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[17] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.693      ; 1.658      ;
; -0.441 ; adc_read:dev_adc_read|data_out_1_q[1]  ; fifo_data_in[1]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.871      ; 2.107      ;
; -0.440 ; adc_read:dev_adc_read|data_out_2_q[3]  ; fifo_data_in[3]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.868      ; 1.947      ;
; -0.364 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[5]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.693      ; 1.607      ;
; -0.328 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[0]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.596      ; 1.738      ;
; -0.319 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[3]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.595      ; 1.553      ;
; -0.311 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[4]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.595      ; 1.562      ;
; -0.297 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[2]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.597      ; 1.708      ;
; -0.290 ; adc_read:dev_adc_read|data_out_2_q[0]  ; fifo_data_in[0]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.865      ; 1.969      ;
; -0.286 ; adc_read:dev_adc_read|data_out_2_q[4]  ; fifo_data_in[4]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.864      ; 1.806      ;
; -0.273 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[1]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.596      ; 1.664      ;
; -0.238 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[17] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.693      ; 1.449      ;
; -0.206 ; adc_read:dev_adc_read|data_out_1_q[12] ; fifo_data_in[12] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.822      ; 1.684      ;
; -0.169 ; adc_read:dev_adc_read|data_out_2_q[12] ; fifo_data_in[12] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.822      ; 1.647      ;
; -0.166 ; adc_read:dev_adc_read|data_out_1_q[2]  ; fifo_data_in[2]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.872      ; 1.852      ;
; -0.160 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[5]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.693      ; 1.403      ;
; -0.157 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[1]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.596      ; 1.548      ;
; -0.087 ; adc_read:dev_adc_read|data_out_2_q[11] ; fifo_data_in[11] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.946      ; 1.588      ;
; -0.054 ; adc_read:dev_adc_read|data_out_2_q[7]  ; fifo_data_in[7]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.825      ; 1.550      ;
; -0.053 ; adc_read:dev_adc_read|data_out_1_q[6]  ; fifo_data_in[6]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.843      ; 1.538      ;
; -0.051 ; adc_read:dev_adc_read|data_out_2_q[8]  ; fifo_data_in[8]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.823      ; 1.549      ;
; -0.050 ; adc_read:dev_adc_read|data_out_1_q[15] ; fifo_data_in[15] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.825      ; 1.550      ;
; -0.049 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[0]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.596      ; 1.459      ;
; -0.048 ; adc_read:dev_adc_read|data_out_2_q[14] ; fifo_data_in[14] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.973      ; 1.382      ;
; -0.047 ; adc_read:dev_adc_read|data_out_1_q[10] ; fifo_data_in[10] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.973      ; 1.570      ;
; -0.025 ; adc_read:dev_adc_read|data_out_2_q[2]  ; fifo_data_in[2]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.872      ; 1.711      ;
; -0.024 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[4]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.595      ; 1.275      ;
; -0.023 ; adc_read:dev_adc_read|data_out_2_q[6]  ; fifo_data_in[6]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.843      ; 1.508      ;
; -0.016 ; adc_read:dev_adc_read|data_out_2_q[16] ; fifo_data_in[16] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.814      ; 1.506      ;
; -0.013 ; adc_read:dev_adc_read|data_out_1_q[7]  ; fifo_data_in[7]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.825      ; 1.509      ;
; -0.010 ; adc_read:dev_adc_read|data_out_2_q[15] ; fifo_data_in[15] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.825      ; 1.510      ;
; -0.010 ; adc_read:dev_adc_read|data_out_1_q[8]  ; fifo_data_in[8]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.823      ; 1.508      ;
; -0.010 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[2]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.597      ; 1.421      ;
; 0.058  ; adc_read:dev_adc_read|data_out_2_q[1]  ; fifo_data_in[1]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.871      ; 1.608      ;
; 0.084  ; adc_read:dev_adc_read|data_out_2_q[9]  ; fifo_data_in[9]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.946      ; 1.417      ;
; 0.116  ; adc_read:dev_adc_read|data_out_2_q[10] ; fifo_data_in[10] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.973      ; 1.407      ;
; 0.122  ; adc_read:dev_adc_read|data_out_1_q[9]  ; fifo_data_in[9]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.946      ; 1.379      ;
; 0.124  ; adc_read:dev_adc_read|data_out_1_q[11] ; fifo_data_in[11] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.946      ; 1.377      ;
; 0.130  ; adc_read:dev_adc_read|data_out_1_q[13] ; fifo_data_in[13] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.945      ; 1.369      ;
; 0.264  ; adc_read:dev_adc_read|data_out_1_q[16] ; fifo_data_in[16] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 1.814      ; 1.226      ;
+--------+----------------------------------------+------------------+--------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -2.224 ; gen_sample_clk                                                   ; gen_sample_clk                                                   ; gen_sample_clk                      ; clk         ; 0.000        ; 2.365      ; 0.657      ;
; -2.212 ; state_q.MEASURE_MODE_START_MEASURE                               ; state_q.MEASURE_MODE_START_MEASURE                               ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; 0.000        ; 2.353      ; 0.657      ;
; -1.882 ; state_q.MEASURE_MODE_START_MEASURE                               ; state_q.MEASURE_MODE_WAIT_MEASURE_RESULT                         ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; 0.000        ; 2.353      ; 0.987      ;
; -1.724 ; gen_sample_clk                                                   ; gen_sample_clk                                                   ; gen_sample_clk                      ; clk         ; -0.500       ; 2.365      ; 0.657      ;
; -1.712 ; state_q.MEASURE_MODE_START_MEASURE                               ; state_q.MEASURE_MODE_START_MEASURE                               ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 2.353      ; 0.657      ;
; -1.705 ; state_q.MEASURE_MODE_SEND_TO_FIFO_1                              ; state_q.MEASURE_MODE_SEND_TO_FIFO_2                              ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; clk         ; 0.000        ; 2.605      ; 1.416      ;
; -1.574 ; state_q.MEASURE_MODE_START_MEASURE                               ; adc_start_cycle_conv_q                                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; 0.000        ; 2.353      ; 1.295      ;
; -1.475 ; gen_sample_clk                                                   ; sample_clk_r[0]                                                  ; gen_sample_clk                      ; clk         ; 0.000        ; 2.374      ; 1.415      ;
; -1.382 ; state_q.MEASURE_MODE_START_MEASURE                               ; state_q.MEASURE_MODE_WAIT_MEASURE_RESULT                         ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 2.353      ; 0.987      ;
; -1.205 ; state_q.MEASURE_MODE_SEND_TO_FIFO_1                              ; state_q.MEASURE_MODE_SEND_TO_FIFO_2                              ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; clk         ; -0.500       ; 2.605      ; 1.416      ;
; -1.074 ; state_q.MEASURE_MODE_START_MEASURE                               ; adc_start_cycle_conv_q                                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 2.353      ; 1.295      ;
; -0.975 ; gen_sample_clk                                                   ; sample_clk_r[0]                                                  ; gen_sample_clk                      ; clk         ; -0.500       ; 2.374      ; 1.415      ;
; -0.937 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[0]                                       ; gen_sample_clk                      ; clk         ; 0.000        ; 2.374      ; 1.953      ;
; -0.665 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[1]                                       ; gen_sample_clk                      ; clk         ; 0.000        ; 2.374      ; 2.225      ;
; -0.665 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[2]                                       ; gen_sample_clk                      ; clk         ; 0.000        ; 2.374      ; 2.225      ;
; -0.665 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[3]                                       ; gen_sample_clk                      ; clk         ; 0.000        ; 2.374      ; 2.225      ;
; -0.665 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[4]                                       ; gen_sample_clk                      ; clk         ; 0.000        ; 2.374      ; 2.225      ;
; -0.665 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[5]                                       ; gen_sample_clk                      ; clk         ; 0.000        ; 2.374      ; 2.225      ;
; -0.665 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[6]                                       ; gen_sample_clk                      ; clk         ; 0.000        ; 2.374      ; 2.225      ;
; -0.665 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[7]                                       ; gen_sample_clk                      ; clk         ; 0.000        ; 2.374      ; 2.225      ;
; -0.550 ; state_q.MEASURE_MODE_SEND_TO_FIFO_1                              ; fifo_wr_en_q                                                     ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; clk         ; 0.000        ; 2.353      ; 2.319      ;
; -0.437 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[0]                                       ; gen_sample_clk                      ; clk         ; -0.500       ; 2.374      ; 1.953      ;
; -0.299 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[2]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.728      ; 1.195      ;
; -0.297 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[16]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.728      ; 1.197      ;
; -0.293 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[1]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.728      ; 1.201      ;
; -0.293 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[14]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.728      ; 1.201      ;
; -0.292 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[1]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.728      ; 1.202      ;
; -0.290 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[2]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.728      ; 1.204      ;
; -0.165 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[1]                                       ; gen_sample_clk                      ; clk         ; -0.500       ; 2.374      ; 2.225      ;
; -0.165 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[2]                                       ; gen_sample_clk                      ; clk         ; -0.500       ; 2.374      ; 2.225      ;
; -0.165 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[3]                                       ; gen_sample_clk                      ; clk         ; -0.500       ; 2.374      ; 2.225      ;
; -0.165 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[4]                                       ; gen_sample_clk                      ; clk         ; -0.500       ; 2.374      ; 2.225      ;
; -0.165 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[5]                                       ; gen_sample_clk                      ; clk         ; -0.500       ; 2.374      ; 2.225      ;
; -0.165 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[6]                                       ; gen_sample_clk                      ; clk         ; -0.500       ; 2.374      ; 2.225      ;
; -0.165 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[7]                                       ; gen_sample_clk                      ; clk         ; -0.500       ; 2.374      ; 2.225      ;
; -0.150 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[16]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.728      ; 1.344      ;
; -0.141 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[8]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.734      ; 1.359      ;
; -0.137 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[4]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.734      ; 1.363      ;
; -0.135 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[12]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.734      ; 1.365      ;
; -0.134 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[0]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.734      ; 1.366      ;
; -0.133 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[0]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.734      ; 1.367      ;
; -0.050 ; state_q.MEASURE_MODE_SEND_TO_FIFO_1                              ; fifo_wr_en_q                                                     ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; clk         ; -0.500       ; 2.353      ; 2.319      ;
; -0.022 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[7]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.730      ; 1.474      ;
; -0.021 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[7]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.730      ; 1.475      ;
; -0.020 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[11]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.730      ; 1.476      ;
; -0.018 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[15]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.730      ; 1.478      ;
; -0.017 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[3]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.730      ; 1.479      ;
; -0.016 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[11]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.730      ; 1.480      ;
; -0.012 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[3]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.730      ; 1.484      ;
; 0.108  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[4]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.734      ; 1.608      ;
; 0.132  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[8]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.734      ; 1.632      ;
; 0.136  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[6]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.751      ; 1.653      ;
; 0.137  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[10]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.751      ; 1.654      ;
; 0.138  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[12]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.734      ; 1.638      ;
; 0.141  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[6]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.751      ; 1.658      ;
; 0.142  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[14]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.751      ; 1.659      ;
; 0.143  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[10]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.751      ; 1.660      ;
; 0.154  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[15]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.730      ; 1.650      ;
; 0.169  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[9]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.750      ; 1.685      ;
; 0.170  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[13]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.750      ; 1.686      ;
; 0.173  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[9]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.750      ; 1.689      ;
; 0.174  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[17]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.750      ; 1.690      ;
; 0.175  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[5]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.750      ; 1.691      ;
; 0.176  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[17]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.750      ; 1.692      ;
; 0.178  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[5]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.750      ; 1.694      ;
; 0.307  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[13]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.750      ; 1.823      ;
; 0.391  ; adc_read:dev_adc_read|cnv_q                                      ; adc_read:dev_adc_read|cnv_q                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|state_q.WAIT_ADC_SAMPLE                    ; adc_read:dev_adc_read|state_q.WAIT_ADC_SAMPLE                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|state_q.IDLE                               ; adc_read:dev_adc_read|state_q.IDLE                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|state_q.START_READ                         ; adc_read:dev_adc_read|state_q.START_READ                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|measure_count_q[9]                         ; adc_read:dev_adc_read|measure_count_q[9]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|state_q.SUMM_RESULT                        ; adc_read:dev_adc_read|state_q.SUMM_RESULT                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|measure_count_q[0]                         ; adc_read:dev_adc_read|measure_count_q[0]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|measure_count_q[3]                         ; adc_read:dev_adc_read|measure_count_q[3]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|measure_count_q[1]                         ; adc_read:dev_adc_read|measure_count_q[1]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|measure_count_q[2]                         ; adc_read:dev_adc_read|measure_count_q[2]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|measure_count_q[7]                         ; adc_read:dev_adc_read|measure_count_q[7]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|measure_count_q[8]                         ; adc_read:dev_adc_read|measure_count_q[8]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|measure_count_q[4]                         ; adc_read:dev_adc_read|measure_count_q[4]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|measure_count_q[5]                         ; adc_read:dev_adc_read|measure_count_q[5]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|measure_count_q[10]                        ; adc_read:dev_adc_read|measure_count_q[10]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|measure_count_q[6]                         ; adc_read:dev_adc_read|measure_count_q[6]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|state_q.WAIT_SPI                           ; adc_read:dev_adc_read|state_q.WAIT_SPI                           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_start_cycle_conv_q                                           ; adc_start_cycle_conv_q                                           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; mode_reg_q[1]                                                    ; mode_reg_q[1]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; mode_reg_q[2]                                                    ; mode_reg_q[2]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; mode_reg_q[0]                                                    ; mode_reg_q[0]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; gen_enable_q                                                     ; gen_enable_q                                                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|state_q.START_READ_SPI                     ; adc_read:dev_adc_read|state_q.START_READ_SPI                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; state_q.MEASURE_MODE_START_MEASURE_2                             ; state_q.MEASURE_MODE_START_MEASURE_2                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; state_q.MEASURE_MODE_WAIT_MEASURE_RESULT_2                       ; state_q.MEASURE_MODE_WAIT_MEASURE_RESULT_2                       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; state_q.MEASURE_MODE_WAIT_MEASURE_RESULT                         ; state_q.MEASURE_MODE_WAIT_MEASURE_RESULT                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; state_q.MEASURE_MODE_SET_DELAY_1                                 ; state_q.MEASURE_MODE_SET_DELAY_1                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; state_q.START_CYCLE                                              ; state_q.START_CYCLE                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; state_q.MEASURE_MODE_GENERATOR_ON                                ; state_q.MEASURE_MODE_GENERATOR_ON                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|spi_master:adc_spi_master|state_q.TRANSFER ; adc_read:dev_adc_read|spi_master:adc_spi_master|state_q.TRANSFER ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; state_q.MEASURE_MODE_SET_DELAY_2                                 ; state_q.MEASURE_MODE_SET_DELAY_2                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; delay_counter_q[1]                                               ; delay_counter_q[1]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; delay_counter_q[0]                                               ; delay_counter_q[0]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; adc_read:dev_adc_read|spi_master:adc_spi_master|ctr_q[5]         ; adc_read:dev_adc_read|spi_master:adc_spi_master|ctr_q[5]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'state_q.MEASURE_MODE_SEND_TO_FIFO_1'                                                                                                           ;
+--------+----------------------------------------+------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node          ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------+--------------+-------------------------------------+--------------+------------+------------+
; -0.091 ; adc_read:dev_adc_read|data_out_2_q[14] ; fifo_data_in[14] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.973      ; 1.382      ;
; -0.088 ; adc_read:dev_adc_read|data_out_1_q[16] ; fifo_data_in[16] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.814      ; 1.226      ;
; -0.076 ; adc_read:dev_adc_read|data_out_1_q[13] ; fifo_data_in[13] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.945      ; 1.369      ;
; -0.069 ; adc_read:dev_adc_read|data_out_1_q[11] ; fifo_data_in[11] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.946      ; 1.377      ;
; -0.067 ; adc_read:dev_adc_read|data_out_1_q[9]  ; fifo_data_in[9]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.946      ; 1.379      ;
; -0.066 ; adc_read:dev_adc_read|data_out_2_q[10] ; fifo_data_in[10] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.973      ; 1.407      ;
; -0.029 ; adc_read:dev_adc_read|data_out_2_q[9]  ; fifo_data_in[9]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.946      ; 1.417      ;
; 0.097  ; adc_read:dev_adc_read|data_out_1_q[10] ; fifo_data_in[10] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.973      ; 1.570      ;
; 0.142  ; adc_read:dev_adc_read|data_out_2_q[11] ; fifo_data_in[11] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.946      ; 1.588      ;
; 0.165  ; adc_read:dev_adc_read|data_out_2_q[6]  ; fifo_data_in[6]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.843      ; 1.508      ;
; 0.180  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[4]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.595      ; 1.275      ;
; 0.184  ; adc_read:dev_adc_read|data_out_1_q[7]  ; fifo_data_in[7]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.825      ; 1.509      ;
; 0.185  ; adc_read:dev_adc_read|data_out_1_q[8]  ; fifo_data_in[8]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.823      ; 1.508      ;
; 0.185  ; adc_read:dev_adc_read|data_out_2_q[15] ; fifo_data_in[15] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.825      ; 1.510      ;
; 0.192  ; adc_read:dev_adc_read|data_out_2_q[16] ; fifo_data_in[16] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.814      ; 1.506      ;
; 0.195  ; adc_read:dev_adc_read|data_out_1_q[6]  ; fifo_data_in[6]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.843      ; 1.538      ;
; 0.210  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[5]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.693      ; 1.403      ;
; 0.225  ; adc_read:dev_adc_read|data_out_2_q[7]  ; fifo_data_in[7]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.825      ; 1.550      ;
; 0.225  ; adc_read:dev_adc_read|data_out_1_q[15] ; fifo_data_in[15] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.825      ; 1.550      ;
; 0.226  ; adc_read:dev_adc_read|data_out_2_q[8]  ; fifo_data_in[8]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.823      ; 1.549      ;
; 0.237  ; adc_read:dev_adc_read|data_out_2_q[1]  ; fifo_data_in[1]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.871      ; 1.608      ;
; 0.256  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[17] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.693      ; 1.449      ;
; 0.324  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[2]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.597      ; 1.421      ;
; 0.325  ; adc_read:dev_adc_read|data_out_2_q[12] ; fifo_data_in[12] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.822      ; 1.647      ;
; 0.339  ; adc_read:dev_adc_read|data_out_2_q[2]  ; fifo_data_in[2]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.872      ; 1.711      ;
; 0.362  ; adc_read:dev_adc_read|data_out_1_q[12] ; fifo_data_in[12] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.822      ; 1.684      ;
; 0.363  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[0]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.596      ; 1.459      ;
; 0.414  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[5]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.693      ; 1.607      ;
; 0.442  ; adc_read:dev_adc_read|data_out_2_q[4]  ; fifo_data_in[4]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.864      ; 1.806      ;
; 0.452  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[1]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.596      ; 1.548      ;
; 0.458  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[3]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.595      ; 1.553      ;
; 0.465  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[17] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.693      ; 1.658      ;
; 0.467  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[4]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.595      ; 1.562      ;
; 0.480  ; adc_read:dev_adc_read|data_out_1_q[2]  ; fifo_data_in[2]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.872      ; 1.852      ;
; 0.568  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[1]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.596      ; 1.664      ;
; 0.579  ; adc_read:dev_adc_read|data_out_2_q[3]  ; fifo_data_in[3]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.868      ; 1.947      ;
; 0.604  ; adc_read:dev_adc_read|data_out_2_q[0]  ; fifo_data_in[0]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.865      ; 1.969      ;
; 0.611  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[2]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.597      ; 1.708      ;
; 0.619  ; adc_read:dev_adc_read|data_out_1_q[4]  ; fifo_data_in[4]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.864      ; 1.983      ;
; 0.642  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[0]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.596      ; 1.738      ;
; 0.650  ; adc_read:dev_adc_read|data_out_2_q[13] ; fifo_data_in[13] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.945      ; 2.095      ;
; 0.650  ; adc_read:dev_adc_read|data_out_1_q[17] ; fifo_data_in[17] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.946      ; 2.096      ;
; 0.653  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[8]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.554      ; 1.707      ;
; 0.657  ; adc_read:dev_adc_read|data_out_2_q[5]  ; fifo_data_in[5]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.946      ; 2.103      ;
; 0.662  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[11] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.673      ; 1.835      ;
; 0.669  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[3]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.595      ; 1.764      ;
; 0.681  ; adc_read:dev_adc_read|data_out_1_q[3]  ; fifo_data_in[3]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.868      ; 2.049      ;
; 0.703  ; adc_read:dev_adc_read|data_out_1_q[14] ; fifo_data_in[14] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.996      ; 2.199      ;
; 0.704  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[10] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.721      ; 1.925      ;
; 0.712  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[14] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.721      ; 1.933      ;
; 0.712  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[16] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.539      ; 1.751      ;
; 0.736  ; adc_read:dev_adc_read|data_out_1_q[1]  ; fifo_data_in[1]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.871      ; 2.107      ;
; 0.762  ; adc_read:dev_adc_read|data_out_1_q[5]  ; fifo_data_in[5]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.946      ; 2.208      ;
; 0.767  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[16] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.539      ; 1.806      ;
; 0.781  ; adc_read:dev_adc_read|data_out_2_q[17] ; fifo_data_in[17] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.946      ; 2.227      ;
; 0.797  ; adc_read:dev_adc_read|data_out_1_q[0]  ; fifo_data_in[0]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.865      ; 2.162      ;
; 0.800  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[12] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.553      ; 1.853      ;
; 0.818  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[11] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.673      ; 1.991      ;
; 0.830  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[8]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.554      ; 1.884      ;
; 0.833  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[10] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.721      ; 2.054      ;
; 0.839  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[14] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.721      ; 2.060      ;
; 0.918  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[7]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.552      ; 1.970      ;
; 0.931  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[13] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.692      ; 2.123      ;
; 0.941  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[9]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.693      ; 2.134      ;
; 0.941  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[15] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.552      ; 1.993      ;
; 0.969  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[6]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.591      ; 2.060      ;
; 0.975  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[12] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.553      ; 2.028      ;
; 1.015  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[13] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.692      ; 2.207      ;
; 1.025  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[9]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.693      ; 2.218      ;
; 1.070  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[15] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.552      ; 2.122      ;
; 1.074  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[7]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.552      ; 2.126      ;
; 1.093  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[6]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 1.591      ; 2.184      ;
+--------+----------------------------------------+------------------+--------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'rdclk'                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                   ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.783      ;
; 0.523 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[4] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[4] ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.789      ;
; 0.531 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.797      ;
; 0.650 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                   ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.916      ;
; 0.656 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.922      ;
; 0.660 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.926      ;
; 0.685 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                   ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.951      ;
; 0.688 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.954      ;
; 0.692 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.958      ;
; 0.806 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.072      ;
; 0.848 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[4]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.114      ;
; 0.856 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.122      ;
; 0.857 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.123      ;
; 0.859 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.125      ;
; 0.860 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                   ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 1.125      ;
; 0.866 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[1] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[1] ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.132      ;
; 0.950 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                   ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 1.215      ;
; 0.965 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[2] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[2] ; rdclk        ; rdclk       ; 0.000        ; 0.016      ; 1.247      ;
; 0.995 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 1.262      ;
; 0.996 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                   ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 1.261      ;
; 0.997 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 1.264      ;
; 0.997 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.263      ;
; 0.998 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.264      ;
; 1.009 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                   ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 1.274      ;
; 1.038 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                   ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 1.303      ;
; 1.065 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[3] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ; rdclk        ; rdclk       ; 0.000        ; -0.003     ; 1.328      ;
; 1.257 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 1.524      ;
; 1.260 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 1.527      ;
; 1.260 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 1.527      ;
; 1.309 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; rdclk        ; rdclk       ; 0.000        ; -0.011     ; 1.564      ;
; 1.349 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[1]                                                  ; rdclk        ; rdclk       ; 0.000        ; -0.012     ; 1.603      ;
; 1.412 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2    ; rdclk        ; rdclk       ; 0.000        ; 0.071      ; 1.717      ;
; 1.473 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1    ; rdclk        ; rdclk       ; 0.000        ; 0.071      ; 1.778      ;
; 1.488 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3    ; rdclk        ; rdclk       ; 0.000        ; 0.071      ; 1.793      ;
; 1.566 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.832      ;
; 1.566 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.832      ;
; 1.591 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.857      ;
; 1.594 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.860      ;
; 1.594 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.860      ;
; 1.649 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0    ; rdclk        ; rdclk       ; 0.000        ; 0.072      ; 1.955      ;
; 1.652 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 1.919      ;
; 1.652 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 1.919      ;
; 1.781 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 2.046      ;
; 1.781 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 2.046      ;
; 1.781 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                   ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 2.046      ;
; 1.781 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                   ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 2.046      ;
; 1.965 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.231      ;
; 1.968 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.234      ;
; 1.968 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.234      ;
; 2.051 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 2.318      ;
; 2.054 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 2.321      ;
; 2.054 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 2.321      ;
; 2.121 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.387      ;
; 2.121 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.387      ;
; 2.122 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.388      ;
; 2.122 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.388      ;
; 2.122 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[4]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.388      ;
; 2.122 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.388      ;
; 2.259 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.525      ;
; 2.259 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.525      ;
; 2.260 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.526      ;
; 2.260 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.526      ;
; 2.260 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[4]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.526      ;
; 2.260 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.526      ;
; 2.298 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.564      ;
; 2.298 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.564      ;
; 2.299 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.565      ;
; 2.299 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.565      ;
; 2.299 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[4]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.565      ;
; 2.299 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.565      ;
; 2.301 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4    ; rdclk        ; rdclk       ; 0.000        ; 0.071      ; 2.606      ;
; 2.335 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 2.600      ;
; 2.335 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 2.600      ;
; 2.335 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                   ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 2.600      ;
; 2.335 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                   ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 2.600      ;
; 2.347 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4    ; rdclk        ; rdclk       ; 0.000        ; 0.071      ; 2.652      ;
; 2.363 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0    ; rdclk        ; rdclk       ; 0.000        ; 0.071      ; 2.668      ;
; 2.363 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1    ; rdclk        ; rdclk       ; 0.000        ; 0.071      ; 2.668      ;
; 2.363 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2    ; rdclk        ; rdclk       ; 0.000        ; 0.071      ; 2.668      ;
; 2.363 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3    ; rdclk        ; rdclk       ; 0.000        ; 0.071      ; 2.668      ;
; 2.363 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4    ; rdclk        ; rdclk       ; 0.000        ; 0.071      ; 2.668      ;
; 2.426 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[2] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.692      ;
; 2.426 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[2] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.692      ;
; 2.427 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[2] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.693      ;
; 2.427 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[2] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.693      ;
; 2.427 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[2] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[4]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.693      ;
; 2.427 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[2] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 2.693      ;
; 2.454 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[1] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.012      ; 2.732      ;
; 2.454 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[1] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.012      ; 2.732      ;
; 2.455 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[1] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.012      ; 2.733      ;
; 2.455 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[1] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.012      ; 2.733      ;
; 2.455 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[1] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[4]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.012      ; 2.733      ;
; 2.455 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[1] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.012      ; 2.733      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'gen_sample_clk'                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.642 ; sin_gen:dev_sin_gen|cnt[1]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ; clk            ; gen_sample_clk ; 0.000        ; 0.348      ; 1.224      ;
; 0.648 ; sin_gen:dev_sin_gen|cnt[2]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ; clk            ; gen_sample_clk ; 0.000        ; 0.348      ; 1.230      ;
; 0.649 ; sin_gen:dev_sin_gen|cnt[0]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ; clk            ; gen_sample_clk ; 0.000        ; 0.348      ; 1.231      ;
; 0.649 ; sin_gen:dev_sin_gen|cnt[3]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ; clk            ; gen_sample_clk ; 0.000        ; 0.348      ; 1.231      ;
; 0.649 ; sin_gen:dev_sin_gen|cnt[4]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ; clk            ; gen_sample_clk ; 0.000        ; 0.348      ; 1.231      ;
; 0.689 ; sin_gen:dev_sin_gen|cnt[7]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ; clk            ; gen_sample_clk ; 0.000        ; 0.348      ; 1.271      ;
; 0.873 ; sin_gen:dev_sin_gen|cnt[5]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ; clk            ; gen_sample_clk ; 0.000        ; 0.348      ; 1.455      ;
; 1.111 ; sin_gen:dev_sin_gen|cnt[6]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ; clk            ; gen_sample_clk ; 0.000        ; 0.348      ; 1.693      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.026     ; 3.103      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'state_q.MEASURE_MODE_START_MEASURE'                                                                                  ;
+-------+---------------+-------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node           ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+-------------------+--------------+------------------------------------+--------------+------------+------------+
; 3.504 ; mode_reg_q[2] ; adc_read_diapason ; clk          ; state_q.MEASURE_MODE_START_MEASURE ; -0.500       ; -1.751     ; 1.253      ;
; 3.592 ; mode_reg_q[0] ; adc_read_diapason ; clk          ; state_q.MEASURE_MODE_START_MEASURE ; -0.500       ; -1.748     ; 1.344      ;
; 3.598 ; mode_reg_q[1] ; adc_read_diapason ; clk          ; state_q.MEASURE_MODE_START_MEASURE ; -0.500       ; -1.751     ; 1.347      ;
+-------+---------------+-------------------+--------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'rdclk'                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.948 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]  ; rdclk        ; rdclk       ; 0.500        ; 0.001      ; 1.485      ;
; -0.948 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]  ; rdclk        ; rdclk       ; 0.500        ; 0.001      ; 1.485      ;
; -0.948 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]  ; rdclk        ; rdclk       ; 0.500        ; 0.001      ; 1.485      ;
; -0.948 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                    ; rdclk        ; rdclk       ; 0.500        ; 0.001      ; 1.485      ;
; -0.948 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]  ; rdclk        ; rdclk       ; 0.500        ; 0.001      ; 1.485      ;
; -0.948 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]  ; rdclk        ; rdclk       ; 0.500        ; 0.001      ; 1.485      ;
; -0.765 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]  ; rdclk        ; rdclk       ; 0.500        ; 0.000      ; 1.301      ;
; -0.765 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5       ; rdclk        ; rdclk       ; 0.500        ; 0.000      ; 1.301      ;
; -0.765 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1 ; rdclk        ; rdclk       ; 0.500        ; 0.000      ; 1.301      ;
; -0.765 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0 ; rdclk        ; rdclk       ; 0.500        ; 0.000      ; 1.301      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'rdclk'                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.535 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]  ; rdclk        ; rdclk       ; -0.500       ; 0.000      ; 1.301      ;
; 1.535 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5       ; rdclk        ; rdclk       ; -0.500       ; 0.000      ; 1.301      ;
; 1.535 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1 ; rdclk        ; rdclk       ; -0.500       ; 0.000      ; 1.301      ;
; 1.535 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0 ; rdclk        ; rdclk       ; -0.500       ; 0.000      ; 1.301      ;
; 1.718 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]  ; rdclk        ; rdclk       ; -0.500       ; 0.001      ; 1.485      ;
; 1.718 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]  ; rdclk        ; rdclk       ; -0.500       ; 0.001      ; 1.485      ;
; 1.718 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]  ; rdclk        ; rdclk       ; -0.500       ; 0.001      ; 1.485      ;
; 1.718 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                    ; rdclk        ; rdclk       ; -0.500       ; 0.001      ; 1.485      ;
; 1.718 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]  ; rdclk        ; rdclk       ; -0.500       ; 0.001      ; 1.485      ;
; 1.718 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]  ; rdclk        ; rdclk       ; -0.500       ; 0.001      ; 1.485      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a18~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a18~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a19~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a19~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a20~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a20~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a21~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a21~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a22~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a22~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a23~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a23~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a5~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'rdclk'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[0]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[0]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[10]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[10]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[11]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[11]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[12]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[12]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[13]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[13]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[14]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[14]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[15]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[15]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[16]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[16]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[17]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[17]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[18]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[18]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[19]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[19]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[1]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[1]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[20]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[20]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[21]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[21]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[22]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[22]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[23]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[23]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[2]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[2]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[3]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[3]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[4]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[4]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[5]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[5]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[6]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[6]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[7]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[7]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[8]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[8]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[9]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[9]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4    ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; rdclk ; Rise       ; rdclk                                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'gen_sample_clk'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen_sample_clk ; Rise       ; dev_sin_gen|sine|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; dev_sin_gen|sine|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen_sample_clk ; Rise       ; gen_sample_clk|regout                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; gen_sample_clk|regout                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen_sample_clk ; Rise       ; gen_sample_clk~clkctrl|inclk[0]                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; gen_sample_clk~clkctrl|inclk[0]                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen_sample_clk ; Rise       ; gen_sample_clk~clkctrl|outclk                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; gen_sample_clk~clkctrl|outclk                                                                                                    ;
+--------+--------------+----------------+------------------+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'state_q.MEASURE_MODE_SEND_TO_FIFO_1'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; WideOr26~0clkctrl|inclk[0]                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; WideOr26~0clkctrl|inclk[0]                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; WideOr26~0clkctrl|outclk                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; WideOr26~0clkctrl|outclk                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; WideOr26~0|combout                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; WideOr26~0|combout                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; WideOr26~0|dataa                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; WideOr26~0|dataa                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[0]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[0]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[0]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[0]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[10]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[10]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[10]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[10]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[11]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[11]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[11]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[11]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[12]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[12]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[12]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[12]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[13]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[13]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[13]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[13]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[14]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[14]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[14]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[14]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[15]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[15]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[15]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[15]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[16]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[16]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[16]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[16]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[17]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[17]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[17]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[17]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[1]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[1]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[1]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[1]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[2]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[2]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[2]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[2]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[3]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[3]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[3]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[3]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[4]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[4]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[4]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[4]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[5]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[5]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[5]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[5]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[6]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[6]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[6]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[6]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[7]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[7]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[7]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[7]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[8]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[8]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[8]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[8]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[9]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[9]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[9]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[9]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; state_q.MEASURE_MODE_SEND_TO_FIFO_1|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; state_q.MEASURE_MODE_SEND_TO_FIFO_1|regout ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'state_q.MEASURE_MODE_START_MEASURE'                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_START_MEASURE ; Fall       ; adc_read_diapason                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_START_MEASURE ; Fall       ; adc_read_diapason                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_START_MEASURE ; Rise       ; adc_read_diapason|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_START_MEASURE ; Rise       ; adc_read_diapason|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_START_MEASURE ; Rise       ; state_q.MEASURE_MODE_START_MEASURE|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_START_MEASURE ; Rise       ; state_q.MEASURE_MODE_START_MEASURE|regout ;
+-------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; adc_busy   ; clk        ; 4.155 ; 4.155 ; Rise       ; clk             ;
; adc_miso   ; clk        ; 4.047 ; 4.047 ; Rise       ; clk             ;
; enable     ; clk        ; 7.637 ; 7.637 ; Rise       ; clk             ;
; rst        ; clk        ; 6.981 ; 6.981 ; Rise       ; clk             ;
; fifo_rd_en ; rdclk      ; 5.992 ; 5.992 ; Rise       ; rdclk           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; adc_busy   ; clk        ; -3.925 ; -3.925 ; Rise       ; clk             ;
; adc_miso   ; clk        ; -3.817 ; -3.817 ; Rise       ; clk             ;
; enable     ; clk        ; -4.688 ; -4.688 ; Rise       ; clk             ;
; rst        ; clk        ; -3.626 ; -3.626 ; Rise       ; clk             ;
; fifo_rd_en ; rdclk      ; -4.845 ; -4.845 ; Rise       ; rdclk           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; adc_cnv            ; clk        ; 6.612 ; 6.612 ; Rise       ; clk             ;
; adc_sck            ; clk        ; 8.917 ; 8.917 ; Rise       ; clk             ;
; analog_mux_chn[*]  ; clk        ; 6.382 ; 6.382 ; Rise       ; clk             ;
;  analog_mux_chn[0] ; clk        ; 6.355 ; 6.355 ; Rise       ; clk             ;
;  analog_mux_chn[1] ; clk        ; 6.382 ; 6.382 ; Rise       ; clk             ;
; dac_reg_sck        ; clk        ; 6.879 ; 6.879 ; Rise       ; clk             ;
; fifo_data_out[*]   ; rdclk      ; 7.458 ; 7.458 ; Rise       ; rdclk           ;
;  fifo_data_out[0]  ; rdclk      ; 6.590 ; 6.590 ; Rise       ; rdclk           ;
;  fifo_data_out[1]  ; rdclk      ; 6.743 ; 6.743 ; Rise       ; rdclk           ;
;  fifo_data_out[2]  ; rdclk      ; 6.705 ; 6.705 ; Rise       ; rdclk           ;
;  fifo_data_out[3]  ; rdclk      ; 7.458 ; 7.458 ; Rise       ; rdclk           ;
;  fifo_data_out[4]  ; rdclk      ; 6.810 ; 6.810 ; Rise       ; rdclk           ;
;  fifo_data_out[5]  ; rdclk      ; 6.619 ; 6.619 ; Rise       ; rdclk           ;
;  fifo_data_out[6]  ; rdclk      ; 6.383 ; 6.383 ; Rise       ; rdclk           ;
;  fifo_data_out[7]  ; rdclk      ; 6.654 ; 6.654 ; Rise       ; rdclk           ;
;  fifo_data_out[8]  ; rdclk      ; 7.119 ; 7.119 ; Rise       ; rdclk           ;
;  fifo_data_out[9]  ; rdclk      ; 7.074 ; 7.074 ; Rise       ; rdclk           ;
;  fifo_data_out[10] ; rdclk      ; 7.158 ; 7.158 ; Rise       ; rdclk           ;
;  fifo_data_out[11] ; rdclk      ; 6.701 ; 6.701 ; Rise       ; rdclk           ;
;  fifo_data_out[12] ; rdclk      ; 7.075 ; 7.075 ; Rise       ; rdclk           ;
;  fifo_data_out[13] ; rdclk      ; 6.642 ; 6.642 ; Rise       ; rdclk           ;
;  fifo_data_out[14] ; rdclk      ; 6.641 ; 6.641 ; Rise       ; rdclk           ;
;  fifo_data_out[15] ; rdclk      ; 6.951 ; 6.951 ; Rise       ; rdclk           ;
;  fifo_data_out[16] ; rdclk      ; 6.704 ; 6.704 ; Rise       ; rdclk           ;
;  fifo_data_out[17] ; rdclk      ; 6.698 ; 6.698 ; Rise       ; rdclk           ;
;  fifo_data_out[18] ; rdclk      ; 6.818 ; 6.818 ; Rise       ; rdclk           ;
;  fifo_data_out[19] ; rdclk      ; 6.617 ; 6.617 ; Rise       ; rdclk           ;
;  fifo_data_out[20] ; rdclk      ; 6.756 ; 6.756 ; Rise       ; rdclk           ;
;  fifo_data_out[21] ; rdclk      ; 7.127 ; 7.127 ; Rise       ; rdclk           ;
;  fifo_data_out[22] ; rdclk      ; 6.619 ; 6.619 ; Rise       ; rdclk           ;
;  fifo_data_out[23] ; rdclk      ; 6.408 ; 6.408 ; Rise       ; rdclk           ;
; fifo_empty         ; rdclk      ; 8.891 ; 8.891 ; Rise       ; rdclk           ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; adc_cnv            ; clk        ; 6.612 ; 6.612 ; Rise       ; clk             ;
; adc_sck            ; clk        ; 8.734 ; 8.734 ; Rise       ; clk             ;
; analog_mux_chn[*]  ; clk        ; 6.355 ; 6.355 ; Rise       ; clk             ;
;  analog_mux_chn[0] ; clk        ; 6.355 ; 6.355 ; Rise       ; clk             ;
;  analog_mux_chn[1] ; clk        ; 6.382 ; 6.382 ; Rise       ; clk             ;
; dac_reg_sck        ; clk        ; 6.748 ; 6.748 ; Rise       ; clk             ;
; fifo_data_out[*]   ; rdclk      ; 6.383 ; 6.383 ; Rise       ; rdclk           ;
;  fifo_data_out[0]  ; rdclk      ; 6.590 ; 6.590 ; Rise       ; rdclk           ;
;  fifo_data_out[1]  ; rdclk      ; 6.743 ; 6.743 ; Rise       ; rdclk           ;
;  fifo_data_out[2]  ; rdclk      ; 6.705 ; 6.705 ; Rise       ; rdclk           ;
;  fifo_data_out[3]  ; rdclk      ; 7.458 ; 7.458 ; Rise       ; rdclk           ;
;  fifo_data_out[4]  ; rdclk      ; 6.810 ; 6.810 ; Rise       ; rdclk           ;
;  fifo_data_out[5]  ; rdclk      ; 6.619 ; 6.619 ; Rise       ; rdclk           ;
;  fifo_data_out[6]  ; rdclk      ; 6.383 ; 6.383 ; Rise       ; rdclk           ;
;  fifo_data_out[7]  ; rdclk      ; 6.654 ; 6.654 ; Rise       ; rdclk           ;
;  fifo_data_out[8]  ; rdclk      ; 7.119 ; 7.119 ; Rise       ; rdclk           ;
;  fifo_data_out[9]  ; rdclk      ; 7.074 ; 7.074 ; Rise       ; rdclk           ;
;  fifo_data_out[10] ; rdclk      ; 7.158 ; 7.158 ; Rise       ; rdclk           ;
;  fifo_data_out[11] ; rdclk      ; 6.701 ; 6.701 ; Rise       ; rdclk           ;
;  fifo_data_out[12] ; rdclk      ; 7.075 ; 7.075 ; Rise       ; rdclk           ;
;  fifo_data_out[13] ; rdclk      ; 6.642 ; 6.642 ; Rise       ; rdclk           ;
;  fifo_data_out[14] ; rdclk      ; 6.641 ; 6.641 ; Rise       ; rdclk           ;
;  fifo_data_out[15] ; rdclk      ; 6.951 ; 6.951 ; Rise       ; rdclk           ;
;  fifo_data_out[16] ; rdclk      ; 6.704 ; 6.704 ; Rise       ; rdclk           ;
;  fifo_data_out[17] ; rdclk      ; 6.698 ; 6.698 ; Rise       ; rdclk           ;
;  fifo_data_out[18] ; rdclk      ; 6.818 ; 6.818 ; Rise       ; rdclk           ;
;  fifo_data_out[19] ; rdclk      ; 6.617 ; 6.617 ; Rise       ; rdclk           ;
;  fifo_data_out[20] ; rdclk      ; 6.756 ; 6.756 ; Rise       ; rdclk           ;
;  fifo_data_out[21] ; rdclk      ; 7.127 ; 7.127 ; Rise       ; rdclk           ;
;  fifo_data_out[22] ; rdclk      ; 6.619 ; 6.619 ; Rise       ; rdclk           ;
;  fifo_data_out[23] ; rdclk      ; 6.408 ; 6.408 ; Rise       ; rdclk           ;
; fifo_empty         ; rdclk      ; 8.126 ; 8.126 ; Rise       ; rdclk           ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Fast Model Setup Summary                                     ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -1.952 ; -286.975      ;
; state_q.MEASURE_MODE_START_MEASURE  ; -1.700 ; -1.700        ;
; rdclk                               ; -0.981 ; -35.193       ;
; gen_sample_clk                      ; -0.979 ; -2.937        ;
; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.218 ; -1.811        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast Model Hold Summary                                      ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -1.362 ; -17.156       ;
; rdclk                               ; 0.215  ; 0.000         ;
; gen_sample_clk                      ; 0.327  ; 0.000         ;
; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.377  ; 0.000         ;
; state_q.MEASURE_MODE_START_MEASURE  ; 2.229  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; rdclk ; -0.285 ; -2.526        ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; rdclk ; 1.084 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                       ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -1.880 ; -501.420      ;
; rdclk                               ; -1.880 ; -139.420      ;
; gen_sample_clk                      ; -1.423 ; -31.306       ;
; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500  ; 0.000         ;
; state_q.MEASURE_MODE_START_MEASURE  ; 0.500  ; 0.000         ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.952 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[25]                ; clk          ; clk         ; 1.000        ; 0.014      ; 2.998      ;
; -1.883 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[25]                ; clk          ; clk         ; 1.000        ; 0.020      ; 2.935      ;
; -1.876 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[25]                ; clk          ; clk         ; 1.000        ; 0.014      ; 2.922      ;
; -1.862 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[23]                ; clk          ; clk         ; 1.000        ; 0.003      ; 2.897      ;
; -1.830 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[2]  ; adc_read:dev_adc_read|result_integrator_1_q[25]                ; clk          ; clk         ; 1.000        ; 0.014      ; 2.876      ;
; -1.818 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[23]                ; clk          ; clk         ; 1.000        ; -0.003     ; 2.847      ;
; -1.806 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[3]  ; adc_read:dev_adc_read|result_integrator_1_q[25]                ; clk          ; clk         ; 1.000        ; 0.014      ; 2.852      ;
; -1.805 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[19] ; adc_read:dev_adc_read|result_integrator_2_q[25]                ; clk          ; clk         ; 1.000        ; 0.020      ; 2.857      ;
; -1.784 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[19] ; adc_read:dev_adc_read|result_integrator_2_q[23]                ; clk          ; clk         ; 1.000        ; 0.003      ; 2.819      ;
; -1.761 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[4]  ; adc_read:dev_adc_read|result_integrator_1_q[25]                ; clk          ; clk         ; 1.000        ; 0.014      ; 2.807      ;
; -1.759 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[20] ; adc_read:dev_adc_read|result_integrator_2_q[25]                ; clk          ; clk         ; 1.000        ; 0.020      ; 2.811      ;
; -1.742 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[23]                ; clk          ; clk         ; 1.000        ; -0.003     ; 2.771      ;
; -1.738 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[20] ; adc_read:dev_adc_read|result_integrator_2_q[23]                ; clk          ; clk         ; 1.000        ; 0.003      ; 2.773      ;
; -1.737 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[5]  ; adc_read:dev_adc_read|result_integrator_1_q[25]                ; clk          ; clk         ; 1.000        ; 0.014      ; 2.783      ;
; -1.735 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[24]                ; clk          ; clk         ; 1.000        ; -0.011     ; 2.756      ;
; -1.735 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[21] ; adc_read:dev_adc_read|result_integrator_2_q[25]                ; clk          ; clk         ; 1.000        ; 0.020      ; 2.787      ;
; -1.733 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[24]                ; clk          ; clk         ; 1.000        ; -0.005     ; 2.760      ;
; -1.714 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[21] ; adc_read:dev_adc_read|result_integrator_2_q[23]                ; clk          ; clk         ; 1.000        ; 0.003      ; 2.749      ;
; -1.696 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[2]  ; adc_read:dev_adc_read|result_integrator_1_q[23]                ; clk          ; clk         ; 1.000        ; -0.003     ; 2.725      ;
; -1.693 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[20]                ; clk          ; clk         ; 1.000        ; 0.004      ; 2.729      ;
; -1.690 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[22] ; adc_read:dev_adc_read|result_integrator_2_q[25]                ; clk          ; clk         ; 1.000        ; 0.020      ; 2.742      ;
; -1.689 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[6]  ; adc_read:dev_adc_read|result_integrator_1_q[25]                ; clk          ; clk         ; 1.000        ; 0.014      ; 2.735      ;
; -1.680 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[22]                ; clk          ; clk         ; 1.000        ; -0.027     ; 2.685      ;
; -1.678 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[26]                ; clk          ; clk         ; 1.000        ; -0.005     ; 2.705      ;
; -1.672 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[3]  ; adc_read:dev_adc_read|result_integrator_1_q[23]                ; clk          ; clk         ; 1.000        ; -0.003     ; 2.701      ;
; -1.669 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[22] ; adc_read:dev_adc_read|result_integrator_2_q[23]                ; clk          ; clk         ; 1.000        ; 0.003      ; 2.704      ;
; -1.666 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[23] ; adc_read:dev_adc_read|result_integrator_2_q[25]                ; clk          ; clk         ; 1.000        ; 0.020      ; 2.718      ;
; -1.659 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[24]                ; clk          ; clk         ; 1.000        ; -0.011     ; 2.680      ;
; -1.655 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[19] ; adc_read:dev_adc_read|result_integrator_2_q[24]                ; clk          ; clk         ; 1.000        ; -0.005     ; 2.682      ;
; -1.654 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[7]  ; adc_read:dev_adc_read|result_integrator_1_q[25]                ; clk          ; clk         ; 1.000        ; 0.014      ; 2.700      ;
; -1.647 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[19]                ; clk          ; clk         ; 1.000        ; 0.003      ; 2.682      ;
; -1.645 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[23] ; adc_read:dev_adc_read|result_integrator_2_q[23]                ; clk          ; clk         ; 1.000        ; 0.003      ; 2.680      ;
; -1.640 ; adc_read:dev_adc_read|result_integrator_1_q[1]                 ; adc_read:dev_adc_read|result_integrator_1_q[25]                ; clk          ; clk         ; 1.000        ; 0.017      ; 2.689      ;
; -1.627 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[4]  ; adc_read:dev_adc_read|result_integrator_1_q[23]                ; clk          ; clk         ; 1.000        ; -0.003     ; 2.656      ;
; -1.621 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[19]                ; clk          ; clk         ; 1.000        ; -0.003     ; 2.650      ;
; -1.618 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[24] ; adc_read:dev_adc_read|result_integrator_2_q[25]                ; clk          ; clk         ; 1.000        ; 0.020      ; 2.670      ;
; -1.615 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[19] ; adc_read:dev_adc_read|result_integrator_2_q[20]                ; clk          ; clk         ; 1.000        ; 0.004      ; 2.651      ;
; -1.614 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[27]                ; clk          ; clk         ; 1.000        ; -0.005     ; 2.641      ;
; -1.614 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[8]  ; adc_read:dev_adc_read|result_integrator_1_q[25]                ; clk          ; clk         ; 1.000        ; 0.014      ; 2.660      ;
; -1.613 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[2]  ; adc_read:dev_adc_read|result_integrator_1_q[24]                ; clk          ; clk         ; 1.000        ; -0.011     ; 2.634      ;
; -1.609 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[20] ; adc_read:dev_adc_read|result_integrator_2_q[24]                ; clk          ; clk         ; 1.000        ; -0.005     ; 2.636      ;
; -1.604 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[22]                ; clk          ; clk         ; 1.000        ; -0.027     ; 2.609      ;
; -1.603 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[5]  ; adc_read:dev_adc_read|result_integrator_1_q[23]                ; clk          ; clk         ; 1.000        ; -0.003     ; 2.632      ;
; -1.602 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[26]                ; clk          ; clk         ; 1.000        ; -0.005     ; 2.629      ;
; -1.597 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[24] ; adc_read:dev_adc_read|result_integrator_2_q[23]                ; clk          ; clk         ; 1.000        ; 0.003      ; 2.632      ;
; -1.593 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[17]                ; clk          ; clk         ; 1.000        ; -0.023     ; 2.602      ;
; -1.589 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[3]  ; adc_read:dev_adc_read|result_integrator_1_q[24]                ; clk          ; clk         ; 1.000        ; -0.011     ; 2.610      ;
; -1.585 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[21] ; adc_read:dev_adc_read|result_integrator_2_q[24]                ; clk          ; clk         ; 1.000        ; -0.005     ; 2.612      ;
; -1.583 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[25] ; adc_read:dev_adc_read|result_integrator_2_q[25]                ; clk          ; clk         ; 1.000        ; 0.020      ; 2.635      ;
; -1.582 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[26]                ; clk          ; clk         ; 1.000        ; -0.013     ; 2.601      ;
; -1.582 ; adc_read:dev_adc_read|result_integrator_2_q[0]                 ; adc_read:dev_adc_read|result_integrator_2_q[25]                ; clk          ; clk         ; 1.000        ; 0.017      ; 2.631      ;
; -1.577 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[21]                ; clk          ; clk         ; 1.000        ; -0.011     ; 2.598      ;
; -1.574 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[21]                ; clk          ; clk         ; 1.000        ; -0.005     ; 2.601      ;
; -1.569 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[20] ; adc_read:dev_adc_read|result_integrator_2_q[20]                ; clk          ; clk         ; 1.000        ; 0.004      ; 2.605      ;
; -1.569 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[19] ; adc_read:dev_adc_read|result_integrator_2_q[19]                ; clk          ; clk         ; 1.000        ; 0.003      ; 2.604      ;
; -1.564 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[20]                ; clk          ; clk         ; 1.000        ; -0.011     ; 2.585      ;
; -1.562 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[22]                ; clk          ; clk         ; 1.000        ; -0.021     ; 2.573      ;
; -1.562 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[25] ; adc_read:dev_adc_read|result_integrator_2_q[23]                ; clk          ; clk         ; 1.000        ; 0.003      ; 2.597      ;
; -1.561 ; adc_read:dev_adc_read|result_integrator_2_q[0]                 ; adc_read:dev_adc_read|result_integrator_2_q[23]                ; clk          ; clk         ; 1.000        ; 0.000      ; 2.593      ;
; -1.558 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[2]  ; adc_read:dev_adc_read|result_integrator_1_q[22]                ; clk          ; clk         ; 1.000        ; -0.027     ; 2.563      ;
; -1.556 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[2]  ; adc_read:dev_adc_read|result_integrator_1_q[26]                ; clk          ; clk         ; 1.000        ; -0.005     ; 2.583      ;
; -1.555 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[6]  ; adc_read:dev_adc_read|result_integrator_1_q[23]                ; clk          ; clk         ; 1.000        ; -0.003     ; 2.584      ;
; -1.555 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[15] ; adc_read:dev_adc_read|result_integrator_1_q[25]                ; clk          ; clk         ; 1.000        ; 0.001      ; 2.588      ;
; -1.545 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[21] ; adc_read:dev_adc_read|result_integrator_2_q[20]                ; clk          ; clk         ; 1.000        ; 0.004      ; 2.581      ;
; -1.545 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[19]                ; clk          ; clk         ; 1.000        ; -0.003     ; 2.574      ;
; -1.544 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[4]  ; adc_read:dev_adc_read|result_integrator_1_q[24]                ; clk          ; clk         ; 1.000        ; -0.011     ; 2.565      ;
; -1.543 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[26] ; adc_read:dev_adc_read|result_integrator_2_q[25]                ; clk          ; clk         ; 1.000        ; 0.020      ; 2.595      ;
; -1.543 ; adc_read:dev_adc_read|result_integrator_1_q[0]                 ; adc_read:dev_adc_read|result_integrator_1_q[25]                ; clk          ; clk         ; 1.000        ; 0.017      ; 2.592      ;
; -1.540 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[22] ; adc_read:dev_adc_read|result_integrator_2_q[24]                ; clk          ; clk         ; 1.000        ; -0.005     ; 2.567      ;
; -1.538 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[27]                ; clk          ; clk         ; 1.000        ; -0.005     ; 2.565      ;
; -1.534 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[3]  ; adc_read:dev_adc_read|result_integrator_1_q[22]                ; clk          ; clk         ; 1.000        ; -0.027     ; 2.539      ;
; -1.533 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[27]                ; clk          ; clk         ; 1.000        ; -0.013     ; 2.552      ;
; -1.532 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[16]                ; clk          ; clk         ; 1.000        ; 0.004      ; 2.568      ;
; -1.532 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[3]  ; adc_read:dev_adc_read|result_integrator_1_q[26]                ; clk          ; clk         ; 1.000        ; -0.005     ; 2.559      ;
; -1.524 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[9]  ; adc_read:dev_adc_read|result_integrator_1_q[25]                ; clk          ; clk         ; 1.000        ; 0.019      ; 2.575      ;
; -1.523 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[20] ; adc_read:dev_adc_read|result_integrator_2_q[19]                ; clk          ; clk         ; 1.000        ; 0.003      ; 2.558      ;
; -1.522 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[26] ; adc_read:dev_adc_read|result_integrator_2_q[23]                ; clk          ; clk         ; 1.000        ; 0.003      ; 2.557      ;
; -1.522 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[16] ; adc_read:dev_adc_read|result_integrator_1_q[25]                ; clk          ; clk         ; 1.000        ; 0.001      ; 2.555      ;
; -1.520 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[7]  ; adc_read:dev_adc_read|result_integrator_1_q[23]                ; clk          ; clk         ; 1.000        ; -0.003     ; 2.549      ;
; -1.520 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[5]  ; adc_read:dev_adc_read|result_integrator_1_q[24]                ; clk          ; clk         ; 1.000        ; -0.011     ; 2.541      ;
; -1.517 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[17]                ; clk          ; clk         ; 1.000        ; -0.023     ; 2.526      ;
; -1.516 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[23] ; adc_read:dev_adc_read|result_integrator_2_q[24]                ; clk          ; clk         ; 1.000        ; -0.005     ; 2.543      ;
; -1.515 ; adc_read:dev_adc_read|spi_master:adc_spi_master|sck_q[0]       ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[15] ; clk          ; clk         ; 1.000        ; 0.013      ; 2.560      ;
; -1.515 ; adc_read:dev_adc_read|spi_master:adc_spi_master|sck_q[0]       ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[16] ; clk          ; clk         ; 1.000        ; 0.013      ; 2.560      ;
; -1.515 ; adc_read:dev_adc_read|spi_master:adc_spi_master|sck_q[0]       ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[17] ; clk          ; clk         ; 1.000        ; 0.013      ; 2.560      ;
; -1.508 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[0]  ; adc_read:dev_adc_read|result_integrator_1_q[16]                ; clk          ; clk         ; 1.000        ; -0.002     ; 2.538      ;
; -1.507 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[10] ; adc_read:dev_adc_read|result_integrator_1_q[25]                ; clk          ; clk         ; 1.000        ; 0.019      ; 2.558      ;
; -1.506 ; adc_read:dev_adc_read|result_integrator_1_q[1]                 ; adc_read:dev_adc_read|result_integrator_1_q[23]                ; clk          ; clk         ; 1.000        ; 0.000      ; 2.538      ;
; -1.504 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[19] ; adc_read:dev_adc_read|result_integrator_2_q[26]                ; clk          ; clk         ; 1.000        ; -0.013     ; 2.523      ;
; -1.501 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[1]  ; adc_read:dev_adc_read|result_integrator_1_q[21]                ; clk          ; clk         ; 1.000        ; -0.011     ; 2.522      ;
; -1.500 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[22] ; adc_read:dev_adc_read|result_integrator_2_q[20]                ; clk          ; clk         ; 1.000        ; 0.004      ; 2.536      ;
; -1.499 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[21] ; adc_read:dev_adc_read|result_integrator_2_q[19]                ; clk          ; clk         ; 1.000        ; 0.003      ; 2.534      ;
; -1.499 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[2]  ; adc_read:dev_adc_read|result_integrator_1_q[19]                ; clk          ; clk         ; 1.000        ; -0.003     ; 2.528      ;
; -1.496 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[19] ; adc_read:dev_adc_read|result_integrator_2_q[21]                ; clk          ; clk         ; 1.000        ; -0.005     ; 2.523      ;
; -1.495 ; adc_read:dev_adc_read|result_integrator_2_q[6]                 ; adc_read:dev_adc_read|result_integrator_2_q[25]                ; clk          ; clk         ; 1.000        ; 0.000      ; 2.527      ;
; -1.494 ; adc_read:dev_adc_read|spi_master:adc_spi_master|ctr_q[3]       ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[15] ; clk          ; clk         ; 1.000        ; 0.006      ; 2.532      ;
; -1.494 ; adc_read:dev_adc_read|spi_master:adc_spi_master|ctr_q[3]       ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[16] ; clk          ; clk         ; 1.000        ; 0.006      ; 2.532      ;
; -1.494 ; adc_read:dev_adc_read|spi_master:adc_spi_master|ctr_q[3]       ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[17] ; clk          ; clk         ; 1.000        ; 0.006      ; 2.532      ;
; -1.492 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[2]  ; adc_read:dev_adc_read|result_integrator_1_q[27]                ; clk          ; clk         ; 1.000        ; -0.005     ; 2.519      ;
; -1.490 ; adc_read:dev_adc_read|spi_master:adc_spi_master|data_out_q[18] ; adc_read:dev_adc_read|result_integrator_2_q[17]                ; clk          ; clk         ; 1.000        ; -0.017     ; 2.505      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'state_q.MEASURE_MODE_START_MEASURE'                                                                                  ;
+--------+---------------+-------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node           ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+-------------------+--------------+------------------------------------+--------------+------------+------------+
; -1.700 ; mode_reg_q[1] ; adc_read_diapason ; clk          ; state_q.MEASURE_MODE_START_MEASURE ; 0.500        ; -1.156     ; 0.641      ;
; -1.683 ; mode_reg_q[0] ; adc_read_diapason ; clk          ; state_q.MEASURE_MODE_START_MEASURE ; 0.500        ; -1.154     ; 0.626      ;
; -1.632 ; mode_reg_q[2] ; adc_read_diapason ; clk          ; state_q.MEASURE_MODE_START_MEASURE ; 0.500        ; -1.156     ; 0.573      ;
+--------+---------------+-------------------+--------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'rdclk'                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[0]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[0]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[0]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[0]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[0]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[1]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[1]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[1]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[1]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[1]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[2]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[2]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[2]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[2]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[2]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[3]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[3]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[3]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[3]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[3]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[4]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[4]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[4]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[4]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[4]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[5]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[5]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[5]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[5]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[5]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[6]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[6]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[6]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[6]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[6]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[7]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[7]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[7]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[7]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[7]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[8]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[8]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[8]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[8]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[8]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[9]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[9]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[9]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[9]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[9]  ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[10] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[10] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[10] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[10] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[10] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[11] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[11] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[11] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[11] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[11] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[12] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[12] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[12] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[12] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[12] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[13] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[13] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[13] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[13] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[13] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[14] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[14] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[14] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[14] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[14] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[15] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[15] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[15] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[15] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[15] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[16] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[16] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[16] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[16] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[16] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[17] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[17] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[17] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[17] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[17] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[18] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[18] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[18] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[18] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[18] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[19] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[19] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[19] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[19] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[19] ; rdclk        ; rdclk       ; 1.000        ; -0.020     ; 1.960      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'gen_sample_clk'                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 1.000        ; -0.018     ; 1.960      ;
; 0.318  ; sin_gen:dev_sin_gen|cnt[6]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ; clk            ; gen_sample_clk ; 1.000        ; 0.138      ; 0.819      ;
; 0.433  ; sin_gen:dev_sin_gen|cnt[5]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ; clk            ; gen_sample_clk ; 1.000        ; 0.138      ; 0.704      ;
; 0.505  ; sin_gen:dev_sin_gen|cnt[7]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ; clk            ; gen_sample_clk ; 1.000        ; 0.138      ; 0.632      ;
; 0.528  ; sin_gen:dev_sin_gen|cnt[0]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ; clk            ; gen_sample_clk ; 1.000        ; 0.138      ; 0.609      ;
; 0.529  ; sin_gen:dev_sin_gen|cnt[3]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ; clk            ; gen_sample_clk ; 1.000        ; 0.138      ; 0.608      ;
; 0.529  ; sin_gen:dev_sin_gen|cnt[4]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ; clk            ; gen_sample_clk ; 1.000        ; 0.138      ; 0.608      ;
; 0.530  ; sin_gen:dev_sin_gen|cnt[2]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ; clk            ; gen_sample_clk ; 1.000        ; 0.138      ; 0.607      ;
; 0.534  ; sin_gen:dev_sin_gen|cnt[1]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ; clk            ; gen_sample_clk ; 1.000        ; 0.138      ; 0.603      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'state_q.MEASURE_MODE_SEND_TO_FIFO_1'                                                                                                          ;
+--------+----------------------------------------+------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node          ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------+--------------+-------------------------------------+--------------+------------+------------+
; -0.218 ; adc_read:dev_adc_read|data_out_1_q[14] ; fifo_data_in[14] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.781      ; 1.024      ;
; -0.202 ; adc_read:dev_adc_read|data_out_2_q[17] ; fifo_data_in[17] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.732      ; 1.032      ;
; -0.181 ; adc_read:dev_adc_read|data_out_1_q[5]  ; fifo_data_in[5]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.732      ; 1.022      ;
; -0.178 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[14] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.773      ; 0.976      ;
; -0.160 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[9]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.759      ; 1.030      ;
; -0.156 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[6]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.720      ; 1.024      ;
; -0.155 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[13] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.758      ; 1.024      ;
; -0.149 ; adc_read:dev_adc_read|data_out_1_q[17] ; fifo_data_in[17] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.732      ; 0.979      ;
; -0.142 ; adc_read:dev_adc_read|data_out_2_q[5]  ; fifo_data_in[5]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.732      ; 0.983      ;
; -0.133 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[7]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.692      ; 0.981      ;
; -0.129 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[9]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.759      ; 0.999      ;
; -0.127 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[15] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.693      ; 0.979      ;
; -0.124 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[13] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.758      ; 0.993      ;
; -0.115 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[14] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.773      ; 0.913      ;
; -0.106 ; adc_read:dev_adc_read|data_out_2_q[13] ; fifo_data_in[13] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.742      ; 0.959      ;
; -0.097 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[12] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.694      ; 0.935      ;
; -0.097 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[6]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.720      ; 0.965      ;
; -0.090 ; adc_read:dev_adc_read|data_out_1_q[3]  ; fifo_data_in[3]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.716      ; 0.951      ;
; -0.090 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[10] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.773      ; 0.971      ;
; -0.076 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[15] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.693      ; 0.928      ;
; -0.074 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[11] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.740      ; 0.925      ;
; -0.068 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[7]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.692      ; 0.916      ;
; -0.050 ; adc_read:dev_adc_read|data_out_1_q[0]  ; fifo_data_in[0]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.714      ; 0.988      ;
; -0.042 ; adc_read:dev_adc_read|data_out_1_q[4]  ; fifo_data_in[4]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.713      ; 0.903      ;
; -0.042 ; adc_read:dev_adc_read|data_out_2_q[3]  ; fifo_data_in[3]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.716      ; 0.903      ;
; -0.026 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[10] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.773      ; 0.907      ;
; -0.025 ; adc_read:dev_adc_read|data_out_1_q[1]  ; fifo_data_in[1]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.721      ; 0.959      ;
; -0.022 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[12] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.694      ; 0.860      ;
; -0.011 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[8]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.695      ; 0.865      ;
; -0.009 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[11] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.740      ; 0.860      ;
; 0.022  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[16] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.682      ; 0.819      ;
; 0.031  ; adc_read:dev_adc_read|data_out_2_q[4]  ; fifo_data_in[4]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.713      ; 0.830      ;
; 0.034  ; adc_read:dev_adc_read|data_out_2_q[0]  ; fifo_data_in[0]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.714      ; 0.904      ;
; 0.041  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[3]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.712      ; 0.816      ;
; 0.047  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[16] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.682      ; 0.794      ;
; 0.064  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[8]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.695      ; 0.790      ;
; 0.071  ; adc_read:dev_adc_read|data_out_1_q[12] ; fifo_data_in[12] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.695      ; 0.768      ;
; 0.079  ; adc_read:dev_adc_read|data_out_2_q[12] ; fifo_data_in[12] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.695      ; 0.760      ;
; 0.083  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[17] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.748      ; 0.763      ;
; 0.093  ; adc_read:dev_adc_read|data_out_1_q[2]  ; fifo_data_in[2]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.722      ; 0.854      ;
; 0.112  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[5]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.748      ; 0.745      ;
; 0.123  ; adc_read:dev_adc_read|data_out_2_q[11] ; fifo_data_in[11] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.744      ; 0.732      ;
; 0.131  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[3]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.712      ; 0.726      ;
; 0.138  ; adc_read:dev_adc_read|data_out_2_q[14] ; fifo_data_in[14] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.756      ; 0.643      ;
; 0.139  ; adc_read:dev_adc_read|data_out_2_q[7]  ; fifo_data_in[7]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.696      ; 0.713      ;
; 0.140  ; adc_read:dev_adc_read|data_out_1_q[10] ; fifo_data_in[10] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.756      ; 0.724      ;
; 0.140  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[0]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.713      ; 0.797      ;
; 0.142  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[4]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.712      ; 0.718      ;
; 0.142  ; adc_read:dev_adc_read|data_out_2_q[8]  ; fifo_data_in[8]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.696      ; 0.713      ;
; 0.148  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[1]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.713      ; 0.778      ;
; 0.150  ; adc_read:dev_adc_read|data_out_1_q[15] ; fifo_data_in[15] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.697      ; 0.706      ;
; 0.152  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[2]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.714      ; 0.787      ;
; 0.153  ; adc_read:dev_adc_read|data_out_1_q[6]  ; fifo_data_in[6]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.703      ; 0.698      ;
; 0.157  ; adc_read:dev_adc_read|data_out_2_q[6]  ; fifo_data_in[6]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.703      ; 0.694      ;
; 0.159  ; adc_read:dev_adc_read|data_out_2_q[2]  ; fifo_data_in[2]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.722      ; 0.788      ;
; 0.160  ; adc_read:dev_adc_read|data_out_1_q[7]  ; fifo_data_in[7]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.696      ; 0.692      ;
; 0.161  ; adc_read:dev_adc_read|data_out_2_q[16] ; fifo_data_in[16] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.690      ; 0.688      ;
; 0.162  ; adc_read:dev_adc_read|data_out_2_q[15] ; fifo_data_in[15] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.697      ; 0.694      ;
; 0.163  ; adc_read:dev_adc_read|data_out_1_q[8]  ; fifo_data_in[8]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.696      ; 0.692      ;
; 0.172  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[17] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.748      ; 0.674      ;
; 0.181  ; adc_read:dev_adc_read|data_out_2_q[1]  ; fifo_data_in[1]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.721      ; 0.753      ;
; 0.193  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[5]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.748      ; 0.664      ;
; 0.195  ; adc_read:dev_adc_read|data_out_2_q[9]  ; fifo_data_in[9]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.743      ; 0.659      ;
; 0.214  ; adc_read:dev_adc_read|data_out_2_q[10] ; fifo_data_in[10] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.756      ; 0.650      ;
; 0.216  ; adc_read:dev_adc_read|data_out_1_q[9]  ; fifo_data_in[9]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.743      ; 0.638      ;
; 0.217  ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[1]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.713      ; 0.709      ;
; 0.218  ; adc_read:dev_adc_read|data_out_1_q[11] ; fifo_data_in[11] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.744      ; 0.637      ;
; 0.220  ; adc_read:dev_adc_read|data_out_1_q[13] ; fifo_data_in[13] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.742      ; 0.633      ;
; 0.258  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[0]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.713      ; 0.679      ;
; 0.269  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[4]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.712      ; 0.591      ;
; 0.279  ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[2]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.714      ; 0.660      ;
; 0.282  ; adc_read:dev_adc_read|data_out_1_q[16] ; fifo_data_in[16] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0.500        ; 0.690      ; 0.567      ;
+--------+----------------------------------------+------------------+--------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -1.362 ; gen_sample_clk                                                   ; gen_sample_clk                                                   ; gen_sample_clk                      ; clk         ; 0.000        ; 1.436      ; 0.367      ;
; -1.352 ; state_q.MEASURE_MODE_START_MEASURE                               ; state_q.MEASURE_MODE_START_MEASURE                               ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; 0.000        ; 1.426      ; 0.367      ;
; -1.238 ; state_q.MEASURE_MODE_START_MEASURE                               ; state_q.MEASURE_MODE_WAIT_MEASURE_RESULT                         ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; 0.000        ; 1.426      ; 0.481      ;
; -1.108 ; state_q.MEASURE_MODE_START_MEASURE                               ; adc_start_cycle_conv_q                                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; 0.000        ; 1.426      ; 0.611      ;
; -1.040 ; gen_sample_clk                                                   ; sample_clk_r[0]                                                  ; gen_sample_clk                      ; clk         ; 0.000        ; 1.445      ; 0.698      ;
; -1.010 ; state_q.MEASURE_MODE_SEND_TO_FIFO_1                              ; state_q.MEASURE_MODE_SEND_TO_FIFO_2                              ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; clk         ; 0.000        ; 1.412      ; 0.695      ;
; -0.862 ; gen_sample_clk                                                   ; gen_sample_clk                                                   ; gen_sample_clk                      ; clk         ; -0.500       ; 1.436      ; 0.367      ;
; -0.852 ; state_q.MEASURE_MODE_START_MEASURE                               ; state_q.MEASURE_MODE_START_MEASURE                               ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.426      ; 0.367      ;
; -0.833 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[0]                                       ; gen_sample_clk                      ; clk         ; 0.000        ; 1.445      ; 0.905      ;
; -0.738 ; state_q.MEASURE_MODE_START_MEASURE                               ; state_q.MEASURE_MODE_WAIT_MEASURE_RESULT                         ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.426      ; 0.481      ;
; -0.698 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[1]                                       ; gen_sample_clk                      ; clk         ; 0.000        ; 1.445      ; 1.040      ;
; -0.663 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[2]                                       ; gen_sample_clk                      ; clk         ; 0.000        ; 1.445      ; 1.075      ;
; -0.640 ; state_q.MEASURE_MODE_SEND_TO_FIFO_1                              ; fifo_wr_en_q                                                     ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; clk         ; 0.000        ; 1.429      ; 1.082      ;
; -0.630 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[3]                                       ; gen_sample_clk                      ; clk         ; 0.000        ; 1.445      ; 1.108      ;
; -0.630 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[4]                                       ; gen_sample_clk                      ; clk         ; 0.000        ; 1.445      ; 1.108      ;
; -0.630 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[5]                                       ; gen_sample_clk                      ; clk         ; 0.000        ; 1.445      ; 1.108      ;
; -0.630 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[6]                                       ; gen_sample_clk                      ; clk         ; 0.000        ; 1.445      ; 1.108      ;
; -0.630 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[7]                                       ; gen_sample_clk                      ; clk         ; 0.000        ; 1.445      ; 1.108      ;
; -0.608 ; state_q.MEASURE_MODE_START_MEASURE                               ; adc_start_cycle_conv_q                                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.426      ; 0.611      ;
; -0.540 ; gen_sample_clk                                                   ; sample_clk_r[0]                                                  ; gen_sample_clk                      ; clk         ; -0.500       ; 1.445      ; 0.698      ;
; -0.510 ; state_q.MEASURE_MODE_SEND_TO_FIFO_1                              ; state_q.MEASURE_MODE_SEND_TO_FIFO_2                              ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; clk         ; -0.500       ; 1.412      ; 0.695      ;
; -0.333 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[0]                                       ; gen_sample_clk                      ; clk         ; -0.500       ; 1.445      ; 0.905      ;
; -0.250 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[2]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.134      ; 0.536      ;
; -0.250 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[16]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.134      ; 0.536      ;
; -0.245 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[14]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.134      ; 0.541      ;
; -0.244 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[1]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.134      ; 0.542      ;
; -0.244 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[2]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.134      ; 0.542      ;
; -0.243 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[1]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.134      ; 0.543      ;
; -0.198 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[1]                                       ; gen_sample_clk                      ; clk         ; -0.500       ; 1.445      ; 1.040      ;
; -0.177 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[16]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.134      ; 0.609      ;
; -0.171 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[8]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.141      ; 0.622      ;
; -0.167 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[4]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.141      ; 0.626      ;
; -0.165 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[0]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.141      ; 0.628      ;
; -0.164 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[0]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.141      ; 0.629      ;
; -0.164 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[12]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.141      ; 0.629      ;
; -0.163 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[2]                                       ; gen_sample_clk                      ; clk         ; -0.500       ; 1.445      ; 1.075      ;
; -0.140 ; state_q.MEASURE_MODE_SEND_TO_FIFO_1                              ; fifo_wr_en_q                                                     ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; clk         ; -0.500       ; 1.429      ; 1.082      ;
; -0.130 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[3]                                       ; gen_sample_clk                      ; clk         ; -0.500       ; 1.445      ; 1.108      ;
; -0.130 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[4]                                       ; gen_sample_clk                      ; clk         ; -0.500       ; 1.445      ; 1.108      ;
; -0.130 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[5]                                       ; gen_sample_clk                      ; clk         ; -0.500       ; 1.445      ; 1.108      ;
; -0.130 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[6]                                       ; gen_sample_clk                      ; clk         ; -0.500       ; 1.445      ; 1.108      ;
; -0.130 ; gen_sample_clk                                                   ; sin_gen:dev_sin_gen|cnt[7]                                       ; gen_sample_clk                      ; clk         ; -0.500       ; 1.445      ; 1.108      ;
; -0.120 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[11]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.138      ; 0.670      ;
; -0.115 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[7]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.138      ; 0.675      ;
; -0.114 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[7]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.138      ; 0.676      ;
; -0.113 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[11]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.138      ; 0.677      ;
; -0.113 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[15]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.138      ; 0.677      ;
; -0.112 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[3]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.138      ; 0.678      ;
; -0.111 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[3]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.138      ; 0.679      ;
; -0.066 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[6]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.159      ; 0.745      ;
; -0.064 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[6]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.159      ; 0.747      ;
; -0.064 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[14]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.159      ; 0.747      ;
; -0.063 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[10]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.159      ; 0.748      ;
; -0.062 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[10]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.159      ; 0.749      ;
; -0.054 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[8]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.141      ; 0.739      ;
; -0.048 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[4]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.141      ; 0.745      ;
; -0.048 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[12]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.141      ; 0.745      ;
; -0.042 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[9]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.158      ; 0.768      ;
; -0.040 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[13]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.158      ; 0.770      ;
; -0.040 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[17]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.158      ; 0.770      ;
; -0.038 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[5]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.158      ; 0.772      ;
; -0.038 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[5]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.158      ; 0.772      ;
; -0.038 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[9]                            ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.158      ; 0.772      ;
; -0.038 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_1_q[17]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.158      ; 0.772      ;
; -0.037 ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[15]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.138      ; 0.753      ;
; 0.023  ; adc_read_diapason                                                ; adc_read:dev_adc_read|data_out_2_q[13]                           ; state_q.MEASURE_MODE_START_MEASURE  ; clk         ; -0.500       ; 1.158      ; 0.833      ;
; 0.215  ; adc_read:dev_adc_read|cnv_q                                      ; adc_read:dev_adc_read|cnv_q                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|state_q.WAIT_ADC_SAMPLE                    ; adc_read:dev_adc_read|state_q.WAIT_ADC_SAMPLE                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|state_q.IDLE                               ; adc_read:dev_adc_read|state_q.IDLE                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|state_q.START_READ                         ; adc_read:dev_adc_read|state_q.START_READ                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|measure_count_q[9]                         ; adc_read:dev_adc_read|measure_count_q[9]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|state_q.SUMM_RESULT                        ; adc_read:dev_adc_read|state_q.SUMM_RESULT                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|measure_count_q[0]                         ; adc_read:dev_adc_read|measure_count_q[0]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|measure_count_q[3]                         ; adc_read:dev_adc_read|measure_count_q[3]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|measure_count_q[1]                         ; adc_read:dev_adc_read|measure_count_q[1]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|measure_count_q[2]                         ; adc_read:dev_adc_read|measure_count_q[2]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|measure_count_q[7]                         ; adc_read:dev_adc_read|measure_count_q[7]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|measure_count_q[8]                         ; adc_read:dev_adc_read|measure_count_q[8]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|measure_count_q[4]                         ; adc_read:dev_adc_read|measure_count_q[4]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|measure_count_q[5]                         ; adc_read:dev_adc_read|measure_count_q[5]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|measure_count_q[10]                        ; adc_read:dev_adc_read|measure_count_q[10]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|measure_count_q[6]                         ; adc_read:dev_adc_read|measure_count_q[6]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|state_q.WAIT_SPI                           ; adc_read:dev_adc_read|state_q.WAIT_SPI                           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_start_cycle_conv_q                                           ; adc_start_cycle_conv_q                                           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; mode_reg_q[1]                                                    ; mode_reg_q[1]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; mode_reg_q[2]                                                    ; mode_reg_q[2]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; mode_reg_q[0]                                                    ; mode_reg_q[0]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gen_enable_q                                                     ; gen_enable_q                                                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|state_q.START_READ_SPI                     ; adc_read:dev_adc_read|state_q.START_READ_SPI                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state_q.MEASURE_MODE_START_MEASURE_2                             ; state_q.MEASURE_MODE_START_MEASURE_2                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state_q.MEASURE_MODE_WAIT_MEASURE_RESULT_2                       ; state_q.MEASURE_MODE_WAIT_MEASURE_RESULT_2                       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state_q.MEASURE_MODE_WAIT_MEASURE_RESULT                         ; state_q.MEASURE_MODE_WAIT_MEASURE_RESULT                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state_q.MEASURE_MODE_SET_DELAY_1                                 ; state_q.MEASURE_MODE_SET_DELAY_1                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state_q.START_CYCLE                                              ; state_q.START_CYCLE                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state_q.MEASURE_MODE_GENERATOR_ON                                ; state_q.MEASURE_MODE_GENERATOR_ON                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|spi_master:adc_spi_master|state_q.TRANSFER ; adc_read:dev_adc_read|spi_master:adc_spi_master|state_q.TRANSFER ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state_q.MEASURE_MODE_SET_DELAY_2                                 ; state_q.MEASURE_MODE_SET_DELAY_2                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; delay_counter_q[1]                                               ; delay_counter_q[1]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; delay_counter_q[0]                                               ; delay_counter_q[0]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; adc_read:dev_adc_read|spi_master:adc_spi_master|ctr_q[5]         ; adc_read:dev_adc_read|spi_master:adc_spi_master|ctr_q[5]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'rdclk'                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                   ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.390      ;
; 0.241 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[4] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[4] ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.393      ;
; 0.244 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.396      ;
; 0.293 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                   ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.445      ;
; 0.318 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                   ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.470      ;
; 0.322 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.474      ;
; 0.325 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.477      ;
; 0.339 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.491      ;
; 0.344 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.496      ;
; 0.362 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.514      ;
; 0.382 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.537      ;
; 0.385 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                   ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 0.536      ;
; 0.412 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[4]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.564      ;
; 0.422 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[1] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[1] ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.574      ;
; 0.428 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[2] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[2] ; rdclk        ; rdclk       ; 0.000        ; 0.016      ; 0.596      ;
; 0.430 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                   ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 0.581      ;
; 0.446 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.598      ;
; 0.447 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.599      ;
; 0.447 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                   ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 0.598      ;
; 0.450 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 0.603      ;
; 0.451 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 0.604      ;
; 0.453 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                   ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 0.604      ;
; 0.464 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                   ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 0.615      ;
; 0.507 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[3] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ; rdclk        ; rdclk       ; 0.000        ; -0.003     ; 0.656      ;
; 0.546 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 0.699      ;
; 0.546 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 0.699      ;
; 0.547 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 0.700      ;
; 0.627 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[0]                                                  ; rdclk        ; rdclk       ; 0.000        ; -0.010     ; 0.769      ;
; 0.639 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[1]                                                  ; rdclk        ; rdclk       ; 0.000        ; -0.011     ; 0.780      ;
; 0.648 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2    ; rdclk        ; rdclk       ; 0.000        ; 0.045      ; 0.831      ;
; 0.673 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1    ; rdclk        ; rdclk       ; 0.000        ; 0.045      ; 0.856      ;
; 0.680 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3    ; rdclk        ; rdclk       ; 0.000        ; 0.045      ; 0.863      ;
; 0.701 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.853      ;
; 0.702 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.854      ;
; 0.719 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.871      ;
; 0.719 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.871      ;
; 0.720 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 0.872      ;
; 0.746 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 0.899      ;
; 0.747 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 0.900      ;
; 0.784 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0    ; rdclk        ; rdclk       ; 0.000        ; 0.046      ; 0.968      ;
; 0.871 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.023      ;
; 0.871 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.023      ;
; 0.872 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.024      ;
; 0.884 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 1.035      ;
; 0.884 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 1.035      ;
; 0.884 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                   ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 1.035      ;
; 0.884 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                   ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 1.035      ;
; 0.916 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 1.069      ;
; 0.916 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 1.069      ;
; 0.917 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; rdclk        ; rdclk       ; 0.000        ; 0.001      ; 1.070      ;
; 0.940 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.092      ;
; 0.941 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.093      ;
; 0.968 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.120      ;
; 0.969 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.121      ;
; 1.019 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.171      ;
; 1.020 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.172      ;
; 1.032 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4    ; rdclk        ; rdclk       ; 0.000        ; 0.045      ; 1.215      ;
; 1.039 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.191      ;
; 1.039 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.191      ;
; 1.039 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[4]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.191      ;
; 1.039 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.191      ;
; 1.043 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[2] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.195      ;
; 1.044 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[2] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.196      ;
; 1.049 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4    ; rdclk        ; rdclk       ; 0.000        ; 0.045      ; 1.232      ;
; 1.067 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.219      ;
; 1.067 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.219      ;
; 1.067 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[4]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.219      ;
; 1.067 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.219      ;
; 1.082 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0    ; rdclk        ; rdclk       ; 0.000        ; 0.045      ; 1.265      ;
; 1.082 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1    ; rdclk        ; rdclk       ; 0.000        ; 0.045      ; 1.265      ;
; 1.082 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2    ; rdclk        ; rdclk       ; 0.000        ; 0.045      ; 1.265      ;
; 1.082 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3    ; rdclk        ; rdclk       ; 0.000        ; 0.045      ; 1.265      ;
; 1.082 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                                      ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4    ; rdclk        ; rdclk       ; 0.000        ; 0.045      ; 1.265      ;
; 1.086 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[4]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.238      ;
; 1.087 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[4]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.239      ;
; 1.092 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[1] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.011      ; 1.255      ;
; 1.093 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[1] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.011      ; 1.256      ;
; 1.095 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[4] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.247      ;
; 1.096 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[4] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.248      ;
; 1.110 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.262      ;
; 1.110 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.262      ;
; 1.111 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.263      ;
; 1.116 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[1]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ; rdclk        ; rdclk       ; 0.000        ; 0.011      ; 1.279      ;
; 1.117 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[1]                                                  ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ; rdclk        ; rdclk       ; 0.000        ; 0.011      ; 1.280      ;
; 1.118 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[2]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.270      ;
; 1.118 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[3]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.270      ;
; 1.118 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[4]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.270      ;
; 1.118 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|rdptr_g[5]                                                  ; rdclk        ; rdclk       ; 0.000        ; 0.000      ; 1.270      ;
; 1.124 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 1.275      ;
; 1.124 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 1.275      ;
; 1.124 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                   ; rdclk        ; rdclk       ; 0.000        ; -0.001     ; 1.275      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'gen_sample_clk'                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.327 ; sin_gen:dev_sin_gen|cnt[1]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ; clk            ; gen_sample_clk ; 0.000        ; 0.138      ; 0.603      ;
; 0.331 ; sin_gen:dev_sin_gen|cnt[2]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ; clk            ; gen_sample_clk ; 0.000        ; 0.138      ; 0.607      ;
; 0.332 ; sin_gen:dev_sin_gen|cnt[3]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ; clk            ; gen_sample_clk ; 0.000        ; 0.138      ; 0.608      ;
; 0.332 ; sin_gen:dev_sin_gen|cnt[4]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ; clk            ; gen_sample_clk ; 0.000        ; 0.138      ; 0.608      ;
; 0.333 ; sin_gen:dev_sin_gen|cnt[0]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ; clk            ; gen_sample_clk ; 0.000        ; 0.138      ; 0.609      ;
; 0.356 ; sin_gen:dev_sin_gen|cnt[7]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ; clk            ; gen_sample_clk ; 0.000        ; 0.138      ; 0.632      ;
; 0.428 ; sin_gen:dev_sin_gen|cnt[5]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ; clk            ; gen_sample_clk ; 0.000        ; 0.138      ; 0.704      ;
; 0.543 ; sin_gen:dev_sin_gen|cnt[6]                                                                                                       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ; clk            ; gen_sample_clk ; 0.000        ; 0.138      ; 0.819      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ; gen_sample_clk ; gen_sample_clk ; 0.000        ; -0.018     ; 1.960      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'state_q.MEASURE_MODE_SEND_TO_FIFO_1'                                                                                                          ;
+-------+----------------------------------------+------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node          ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------+--------------+-------------------------------------+--------------+------------+------------+
; 0.377 ; adc_read:dev_adc_read|data_out_1_q[16] ; fifo_data_in[16] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.690      ; 0.567      ;
; 0.379 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[4]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.712      ; 0.591      ;
; 0.387 ; adc_read:dev_adc_read|data_out_2_q[14] ; fifo_data_in[14] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.756      ; 0.643      ;
; 0.391 ; adc_read:dev_adc_read|data_out_1_q[13] ; fifo_data_in[13] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.742      ; 0.633      ;
; 0.393 ; adc_read:dev_adc_read|data_out_1_q[11] ; fifo_data_in[11] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.744      ; 0.637      ;
; 0.394 ; adc_read:dev_adc_read|data_out_2_q[10] ; fifo_data_in[10] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.756      ; 0.650      ;
; 0.395 ; adc_read:dev_adc_read|data_out_1_q[9]  ; fifo_data_in[9]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.743      ; 0.638      ;
; 0.416 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[5]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.748      ; 0.664      ;
; 0.416 ; adc_read:dev_adc_read|data_out_2_q[9]  ; fifo_data_in[9]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.743      ; 0.659      ;
; 0.426 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[17] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.748      ; 0.674      ;
; 0.446 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[2]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.714      ; 0.660      ;
; 0.466 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[0]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.713      ; 0.679      ;
; 0.468 ; adc_read:dev_adc_read|data_out_1_q[10] ; fifo_data_in[10] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.756      ; 0.724      ;
; 0.488 ; adc_read:dev_adc_read|data_out_2_q[11] ; fifo_data_in[11] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.744      ; 0.732      ;
; 0.491 ; adc_read:dev_adc_read|data_out_2_q[6]  ; fifo_data_in[6]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.703      ; 0.694      ;
; 0.495 ; adc_read:dev_adc_read|data_out_1_q[6]  ; fifo_data_in[6]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.703      ; 0.698      ;
; 0.496 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[1]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.713      ; 0.709      ;
; 0.496 ; adc_read:dev_adc_read|data_out_1_q[7]  ; fifo_data_in[7]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.696      ; 0.692      ;
; 0.496 ; adc_read:dev_adc_read|data_out_1_q[8]  ; fifo_data_in[8]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.696      ; 0.692      ;
; 0.497 ; adc_read:dev_adc_read|data_out_2_q[15] ; fifo_data_in[15] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.697      ; 0.694      ;
; 0.497 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[5]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.748      ; 0.745      ;
; 0.498 ; adc_read:dev_adc_read|data_out_2_q[16] ; fifo_data_in[16] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.690      ; 0.688      ;
; 0.506 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[4]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.712      ; 0.718      ;
; 0.509 ; adc_read:dev_adc_read|data_out_1_q[15] ; fifo_data_in[15] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.697      ; 0.706      ;
; 0.514 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[3]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.712      ; 0.726      ;
; 0.515 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[17] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.748      ; 0.763      ;
; 0.517 ; adc_read:dev_adc_read|data_out_2_q[7]  ; fifo_data_in[7]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.696      ; 0.713      ;
; 0.517 ; adc_read:dev_adc_read|data_out_2_q[8]  ; fifo_data_in[8]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.696      ; 0.713      ;
; 0.532 ; adc_read:dev_adc_read|data_out_2_q[1]  ; fifo_data_in[1]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.721      ; 0.753      ;
; 0.565 ; adc_read:dev_adc_read|data_out_2_q[12] ; fifo_data_in[12] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.695      ; 0.760      ;
; 0.565 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[1]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.713      ; 0.778      ;
; 0.566 ; adc_read:dev_adc_read|data_out_2_q[2]  ; fifo_data_in[2]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.722      ; 0.788      ;
; 0.573 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[2]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.714      ; 0.787      ;
; 0.573 ; adc_read:dev_adc_read|data_out_1_q[12] ; fifo_data_in[12] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.695      ; 0.768      ;
; 0.584 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[0]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.713      ; 0.797      ;
; 0.595 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[8]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.695      ; 0.790      ;
; 0.604 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[3]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.712      ; 0.816      ;
; 0.612 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[16] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.682      ; 0.794      ;
; 0.617 ; adc_read:dev_adc_read|data_out_2_q[4]  ; fifo_data_in[4]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.713      ; 0.830      ;
; 0.620 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[11] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.740      ; 0.860      ;
; 0.632 ; adc_read:dev_adc_read|data_out_1_q[2]  ; fifo_data_in[2]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.722      ; 0.854      ;
; 0.634 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[10] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.773      ; 0.907      ;
; 0.637 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[16] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.682      ; 0.819      ;
; 0.640 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[14] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.773      ; 0.913      ;
; 0.666 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[12] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.694      ; 0.860      ;
; 0.670 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[8]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.695      ; 0.865      ;
; 0.685 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[11] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.740      ; 0.925      ;
; 0.687 ; adc_read:dev_adc_read|data_out_2_q[3]  ; fifo_data_in[3]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.716      ; 0.903      ;
; 0.690 ; adc_read:dev_adc_read|data_out_1_q[4]  ; fifo_data_in[4]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.713      ; 0.903      ;
; 0.690 ; adc_read:dev_adc_read|data_out_2_q[0]  ; fifo_data_in[0]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.714      ; 0.904      ;
; 0.698 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[10] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.773      ; 0.971      ;
; 0.703 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[14] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.773      ; 0.976      ;
; 0.717 ; adc_read:dev_adc_read|data_out_2_q[13] ; fifo_data_in[13] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.742      ; 0.959      ;
; 0.724 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[7]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.692      ; 0.916      ;
; 0.735 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[13] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.758      ; 0.993      ;
; 0.735 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[15] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.693      ; 0.928      ;
; 0.735 ; adc_read:dev_adc_read|data_out_1_q[3]  ; fifo_data_in[3]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.716      ; 0.951      ;
; 0.738 ; adc_read:dev_adc_read|data_out_1_q[1]  ; fifo_data_in[1]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.721      ; 0.959      ;
; 0.740 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[9]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.759      ; 0.999      ;
; 0.741 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[12] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.694      ; 0.935      ;
; 0.743 ; adc_read:dev_adc_read|data_out_1_q[14] ; fifo_data_in[14] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.781      ; 1.024      ;
; 0.745 ; state_q.MEASURE_MODE_SEND_TO_FIFO_2    ; fifo_data_in[6]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.720      ; 0.965      ;
; 0.747 ; adc_read:dev_adc_read|data_out_1_q[17] ; fifo_data_in[17] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.732      ; 0.979      ;
; 0.751 ; adc_read:dev_adc_read|data_out_2_q[5]  ; fifo_data_in[5]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.732      ; 0.983      ;
; 0.766 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[13] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.758      ; 1.024      ;
; 0.771 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[9]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.759      ; 1.030      ;
; 0.774 ; adc_read:dev_adc_read|data_out_1_q[0]  ; fifo_data_in[0]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.714      ; 0.988      ;
; 0.786 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[15] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.693      ; 0.979      ;
; 0.789 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[7]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.692      ; 0.981      ;
; 0.790 ; adc_read:dev_adc_read|data_out_1_q[5]  ; fifo_data_in[5]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.732      ; 1.022      ;
; 0.800 ; adc_read:dev_adc_read|data_out_2_q[17] ; fifo_data_in[17] ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.732      ; 1.032      ;
; 0.804 ; state_q.MEASURE_MODE_SEND_TO_FIFO_4    ; fifo_data_in[6]  ; clk          ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.500       ; 0.720      ; 1.024      ;
+-------+----------------------------------------+------------------+--------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'state_q.MEASURE_MODE_START_MEASURE'                                                                                  ;
+-------+---------------+-------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node           ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+-------------------+--------------+------------------------------------+--------------+------------+------------+
; 2.229 ; mode_reg_q[2] ; adc_read_diapason ; clk          ; state_q.MEASURE_MODE_START_MEASURE ; -0.500       ; -1.156     ; 0.573      ;
; 2.280 ; mode_reg_q[0] ; adc_read_diapason ; clk          ; state_q.MEASURE_MODE_START_MEASURE ; -0.500       ; -1.154     ; 0.626      ;
; 2.297 ; mode_reg_q[1] ; adc_read_diapason ; clk          ; state_q.MEASURE_MODE_START_MEASURE ; -0.500       ; -1.156     ; 0.641      ;
+-------+---------------+-------------------+--------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'rdclk'                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.285 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]  ; rdclk        ; rdclk       ; 0.500        ; 0.001      ; 0.818      ;
; -0.285 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]  ; rdclk        ; rdclk       ; 0.500        ; 0.001      ; 0.818      ;
; -0.285 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]  ; rdclk        ; rdclk       ; 0.500        ; 0.001      ; 0.818      ;
; -0.285 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                    ; rdclk        ; rdclk       ; 0.500        ; 0.001      ; 0.818      ;
; -0.285 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]  ; rdclk        ; rdclk       ; 0.500        ; 0.001      ; 0.818      ;
; -0.285 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]  ; rdclk        ; rdclk       ; 0.500        ; 0.001      ; 0.818      ;
; -0.204 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]  ; rdclk        ; rdclk       ; 0.500        ; 0.000      ; 0.736      ;
; -0.204 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5       ; rdclk        ; rdclk       ; 0.500        ; 0.000      ; 0.736      ;
; -0.204 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1 ; rdclk        ; rdclk       ; 0.500        ; 0.000      ; 0.736      ;
; -0.204 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0 ; rdclk        ; rdclk       ; 0.500        ; 0.000      ; 0.736      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'rdclk'                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.084 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]  ; rdclk        ; rdclk       ; -0.500       ; 0.000      ; 0.736      ;
; 1.084 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5       ; rdclk        ; rdclk       ; -0.500       ; 0.000      ; 0.736      ;
; 1.084 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1 ; rdclk        ; rdclk       ; -0.500       ; 0.000      ; 0.736      ;
; 1.084 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0 ; rdclk        ; rdclk       ; -0.500       ; 0.000      ; 0.736      ;
; 1.165 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]  ; rdclk        ; rdclk       ; -0.500       ; 0.001      ; 0.818      ;
; 1.165 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]  ; rdclk        ; rdclk       ; -0.500       ; 0.001      ; 0.818      ;
; 1.165 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]  ; rdclk        ; rdclk       ; -0.500       ; 0.001      ; 0.818      ;
; 1.165 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|p0addr                                    ; rdclk        ; rdclk       ; -0.500       ; 0.001      ; 0.818      ;
; 1.165 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]  ; rdclk        ; rdclk       ; -0.500       ; 0.001      ; 0.818      ;
; 1.165 ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]  ; rdclk        ; rdclk       ; -0.500       ; 0.001      ; 0.818      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a18~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a18~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a19~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a19~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a20~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a20~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a21~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a21~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a22~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a22~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a23~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a23~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a5~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'rdclk'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[0]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[0]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[10]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[10]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[11]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[11]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[12]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[12]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[13]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[13]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[14]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[14]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[15]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[15]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[16]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[16]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[17]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[17]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[18]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[18]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[19]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[19]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[1]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[1]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[20]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[20]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[21]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[21]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[22]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[22]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[23]                             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[23]                             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[2]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[2]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[3]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[3]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[4]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[4]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[5]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[5]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[6]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[6]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[7]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[7]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[8]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[8]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[9]                              ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|q_b[9]                              ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg2    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg3    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|altsyncram_1nu:fifo_ram|ram_block14a0~portb_address_reg4    ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; rdclk ; Rise       ; rdclk                                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rdclk ; Rise       ; dc_fifo:dev_dc_fifo|dcfifo:dcfifo_component|dcfifo_caf1:auto_generated|alt_synch_pipe_5u7:rs_dgwp|dffpipe_vu8:dffpipe16|dffe18a[5] ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'gen_sample_clk'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; sin_gen:dev_sin_gen|sine_rom:sine|altsyncram:altsyncram_component|altsyncram_oq71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen_sample_clk ; Rise       ; dev_sin_gen|sine|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; dev_sin_gen|sine|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen_sample_clk ; Rise       ; gen_sample_clk|regout                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; gen_sample_clk|regout                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen_sample_clk ; Rise       ; gen_sample_clk~clkctrl|inclk[0]                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; gen_sample_clk~clkctrl|inclk[0]                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gen_sample_clk ; Rise       ; gen_sample_clk~clkctrl|outclk                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gen_sample_clk ; Rise       ; gen_sample_clk~clkctrl|outclk                                                                                                    ;
+--------+--------------+----------------+------------------+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'state_q.MEASURE_MODE_SEND_TO_FIFO_1'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; WideOr26~0clkctrl|inclk[0]                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; WideOr26~0clkctrl|inclk[0]                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; WideOr26~0clkctrl|outclk                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; WideOr26~0clkctrl|outclk                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; WideOr26~0|combout                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; WideOr26~0|combout                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; WideOr26~0|dataa                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; WideOr26~0|dataa                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[0]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[0]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[0]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[0]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[10]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[10]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[10]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[10]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[11]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[11]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[11]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[11]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[12]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[12]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[12]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[12]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[13]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[13]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[13]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[13]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[14]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[14]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[14]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[14]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[15]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[15]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[15]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[15]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[16]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[16]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[16]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[16]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[17]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[17]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[17]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[17]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[1]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[1]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[1]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[1]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[2]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[2]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[2]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[2]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[3]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[3]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[3]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[3]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[4]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[4]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[4]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[4]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[5]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[5]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[5]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[5]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[6]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[6]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[6]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[6]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[7]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[7]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[7]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[7]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[8]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[8]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[8]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[8]|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[9]                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Fall       ; fifo_data_in[9]                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[9]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; fifo_data_in[9]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; state_q.MEASURE_MODE_SEND_TO_FIFO_1|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; Rise       ; state_q.MEASURE_MODE_SEND_TO_FIFO_1|regout ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'state_q.MEASURE_MODE_START_MEASURE'                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_START_MEASURE ; Fall       ; adc_read_diapason                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_START_MEASURE ; Fall       ; adc_read_diapason                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_START_MEASURE ; Rise       ; adc_read_diapason|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_START_MEASURE ; Rise       ; adc_read_diapason|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state_q.MEASURE_MODE_START_MEASURE ; Rise       ; state_q.MEASURE_MODE_START_MEASURE|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state_q.MEASURE_MODE_START_MEASURE ; Rise       ; state_q.MEASURE_MODE_START_MEASURE|regout ;
+-------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; adc_busy   ; clk        ; 2.312 ; 2.312 ; Rise       ; clk             ;
; adc_miso   ; clk        ; 2.277 ; 2.277 ; Rise       ; clk             ;
; enable     ; clk        ; 3.820 ; 3.820 ; Rise       ; clk             ;
; rst        ; clk        ; 3.643 ; 3.643 ; Rise       ; clk             ;
; fifo_rd_en ; rdclk      ; 3.183 ; 3.183 ; Rise       ; rdclk           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; adc_busy   ; clk        ; -2.192 ; -2.192 ; Rise       ; clk             ;
; adc_miso   ; clk        ; -2.157 ; -2.157 ; Rise       ; clk             ;
; enable     ; clk        ; -2.501 ; -2.501 ; Rise       ; clk             ;
; rst        ; clk        ; -2.012 ; -2.012 ; Rise       ; clk             ;
; fifo_rd_en ; rdclk      ; -2.551 ; -2.551 ; Rise       ; rdclk           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; adc_cnv            ; clk        ; 3.688 ; 3.688 ; Rise       ; clk             ;
; adc_sck            ; clk        ; 4.755 ; 4.755 ; Rise       ; clk             ;
; analog_mux_chn[*]  ; clk        ; 3.600 ; 3.600 ; Rise       ; clk             ;
;  analog_mux_chn[0] ; clk        ; 3.580 ; 3.580 ; Rise       ; clk             ;
;  analog_mux_chn[1] ; clk        ; 3.600 ; 3.600 ; Rise       ; clk             ;
; dac_reg_sck        ; clk        ; 3.817 ; 3.817 ; Rise       ; clk             ;
; fifo_data_out[*]   ; rdclk      ; 4.132 ; 4.132 ; Rise       ; rdclk           ;
;  fifo_data_out[0]  ; rdclk      ; 3.701 ; 3.701 ; Rise       ; rdclk           ;
;  fifo_data_out[1]  ; rdclk      ; 3.728 ; 3.728 ; Rise       ; rdclk           ;
;  fifo_data_out[2]  ; rdclk      ; 3.728 ; 3.728 ; Rise       ; rdclk           ;
;  fifo_data_out[3]  ; rdclk      ; 4.132 ; 4.132 ; Rise       ; rdclk           ;
;  fifo_data_out[4]  ; rdclk      ; 3.803 ; 3.803 ; Rise       ; rdclk           ;
;  fifo_data_out[5]  ; rdclk      ; 3.727 ; 3.727 ; Rise       ; rdclk           ;
;  fifo_data_out[6]  ; rdclk      ; 3.616 ; 3.616 ; Rise       ; rdclk           ;
;  fifo_data_out[7]  ; rdclk      ; 3.744 ; 3.744 ; Rise       ; rdclk           ;
;  fifo_data_out[8]  ; rdclk      ; 3.879 ; 3.879 ; Rise       ; rdclk           ;
;  fifo_data_out[9]  ; rdclk      ; 3.926 ; 3.926 ; Rise       ; rdclk           ;
;  fifo_data_out[10] ; rdclk      ; 3.982 ; 3.982 ; Rise       ; rdclk           ;
;  fifo_data_out[11] ; rdclk      ; 3.698 ; 3.698 ; Rise       ; rdclk           ;
;  fifo_data_out[12] ; rdclk      ; 3.925 ; 3.925 ; Rise       ; rdclk           ;
;  fifo_data_out[13] ; rdclk      ; 3.732 ; 3.732 ; Rise       ; rdclk           ;
;  fifo_data_out[14] ; rdclk      ; 3.731 ; 3.731 ; Rise       ; rdclk           ;
;  fifo_data_out[15] ; rdclk      ; 3.841 ; 3.841 ; Rise       ; rdclk           ;
;  fifo_data_out[16] ; rdclk      ; 3.702 ; 3.702 ; Rise       ; rdclk           ;
;  fifo_data_out[17] ; rdclk      ; 3.701 ; 3.701 ; Rise       ; rdclk           ;
;  fifo_data_out[18] ; rdclk      ; 3.776 ; 3.776 ; Rise       ; rdclk           ;
;  fifo_data_out[19] ; rdclk      ; 3.718 ; 3.718 ; Rise       ; rdclk           ;
;  fifo_data_out[20] ; rdclk      ; 3.733 ; 3.733 ; Rise       ; rdclk           ;
;  fifo_data_out[21] ; rdclk      ; 3.882 ; 3.882 ; Rise       ; rdclk           ;
;  fifo_data_out[22] ; rdclk      ; 3.726 ; 3.726 ; Rise       ; rdclk           ;
;  fifo_data_out[23] ; rdclk      ; 3.614 ; 3.614 ; Rise       ; rdclk           ;
; fifo_empty         ; rdclk      ; 4.730 ; 4.730 ; Rise       ; rdclk           ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; adc_cnv            ; clk        ; 3.688 ; 3.688 ; Rise       ; clk             ;
; adc_sck            ; clk        ; 4.657 ; 4.657 ; Rise       ; clk             ;
; analog_mux_chn[*]  ; clk        ; 3.580 ; 3.580 ; Rise       ; clk             ;
;  analog_mux_chn[0] ; clk        ; 3.580 ; 3.580 ; Rise       ; clk             ;
;  analog_mux_chn[1] ; clk        ; 3.600 ; 3.600 ; Rise       ; clk             ;
; dac_reg_sck        ; clk        ; 3.744 ; 3.744 ; Rise       ; clk             ;
; fifo_data_out[*]   ; rdclk      ; 3.614 ; 3.614 ; Rise       ; rdclk           ;
;  fifo_data_out[0]  ; rdclk      ; 3.701 ; 3.701 ; Rise       ; rdclk           ;
;  fifo_data_out[1]  ; rdclk      ; 3.728 ; 3.728 ; Rise       ; rdclk           ;
;  fifo_data_out[2]  ; rdclk      ; 3.728 ; 3.728 ; Rise       ; rdclk           ;
;  fifo_data_out[3]  ; rdclk      ; 4.132 ; 4.132 ; Rise       ; rdclk           ;
;  fifo_data_out[4]  ; rdclk      ; 3.803 ; 3.803 ; Rise       ; rdclk           ;
;  fifo_data_out[5]  ; rdclk      ; 3.727 ; 3.727 ; Rise       ; rdclk           ;
;  fifo_data_out[6]  ; rdclk      ; 3.616 ; 3.616 ; Rise       ; rdclk           ;
;  fifo_data_out[7]  ; rdclk      ; 3.744 ; 3.744 ; Rise       ; rdclk           ;
;  fifo_data_out[8]  ; rdclk      ; 3.879 ; 3.879 ; Rise       ; rdclk           ;
;  fifo_data_out[9]  ; rdclk      ; 3.926 ; 3.926 ; Rise       ; rdclk           ;
;  fifo_data_out[10] ; rdclk      ; 3.982 ; 3.982 ; Rise       ; rdclk           ;
;  fifo_data_out[11] ; rdclk      ; 3.698 ; 3.698 ; Rise       ; rdclk           ;
;  fifo_data_out[12] ; rdclk      ; 3.925 ; 3.925 ; Rise       ; rdclk           ;
;  fifo_data_out[13] ; rdclk      ; 3.732 ; 3.732 ; Rise       ; rdclk           ;
;  fifo_data_out[14] ; rdclk      ; 3.731 ; 3.731 ; Rise       ; rdclk           ;
;  fifo_data_out[15] ; rdclk      ; 3.841 ; 3.841 ; Rise       ; rdclk           ;
;  fifo_data_out[16] ; rdclk      ; 3.702 ; 3.702 ; Rise       ; rdclk           ;
;  fifo_data_out[17] ; rdclk      ; 3.701 ; 3.701 ; Rise       ; rdclk           ;
;  fifo_data_out[18] ; rdclk      ; 3.776 ; 3.776 ; Rise       ; rdclk           ;
;  fifo_data_out[19] ; rdclk      ; 3.718 ; 3.718 ; Rise       ; rdclk           ;
;  fifo_data_out[20] ; rdclk      ; 3.733 ; 3.733 ; Rise       ; rdclk           ;
;  fifo_data_out[21] ; rdclk      ; 3.882 ; 3.882 ; Rise       ; rdclk           ;
;  fifo_data_out[22] ; rdclk      ; 3.726 ; 3.726 ; Rise       ; rdclk           ;
;  fifo_data_out[23] ; rdclk      ; 3.614 ; 3.614 ; Rise       ; rdclk           ;
; fifo_empty         ; rdclk      ; 4.419 ; 4.419 ; Rise       ; rdclk           ;
+--------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+--------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                     ; -5.345    ; -2.224  ; -0.948   ; 1.084   ; -1.880              ;
;  clk                                 ; -5.345    ; -2.224  ; N/A      ; N/A     ; -1.880              ;
;  gen_sample_clk                      ; -2.164    ; 0.327   ; N/A      ; N/A     ; -1.423              ;
;  rdclk                               ; -3.045    ; 0.215   ; -0.948   ; 1.084   ; -1.880              ;
;  state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -0.978    ; -0.091  ; N/A      ; N/A     ; 0.500               ;
;  state_q.MEASURE_MODE_START_MEASURE  ; -3.582    ; 2.229   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                      ; -1067.198 ; -20.391 ; -8.748   ; 0.0     ; -672.146            ;
;  clk                                 ; -920.168  ; -19.934 ; N/A      ; N/A     ; -501.420            ;
;  gen_sample_clk                      ; -7.014    ; 0.000   ; N/A      ; N/A     ; -31.306             ;
;  rdclk                               ; -123.464  ; 0.000   ; -8.748   ; 0.000   ; -139.420            ;
;  state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; -12.970   ; -0.457  ; N/A      ; N/A     ; 0.000               ;
;  state_q.MEASURE_MODE_START_MEASURE  ; -3.582    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; adc_busy   ; clk        ; 4.155 ; 4.155 ; Rise       ; clk             ;
; adc_miso   ; clk        ; 4.047 ; 4.047 ; Rise       ; clk             ;
; enable     ; clk        ; 7.637 ; 7.637 ; Rise       ; clk             ;
; rst        ; clk        ; 6.981 ; 6.981 ; Rise       ; clk             ;
; fifo_rd_en ; rdclk      ; 5.992 ; 5.992 ; Rise       ; rdclk           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; adc_busy   ; clk        ; -2.192 ; -2.192 ; Rise       ; clk             ;
; adc_miso   ; clk        ; -2.157 ; -2.157 ; Rise       ; clk             ;
; enable     ; clk        ; -2.501 ; -2.501 ; Rise       ; clk             ;
; rst        ; clk        ; -2.012 ; -2.012 ; Rise       ; clk             ;
; fifo_rd_en ; rdclk      ; -2.551 ; -2.551 ; Rise       ; rdclk           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; adc_cnv            ; clk        ; 6.612 ; 6.612 ; Rise       ; clk             ;
; adc_sck            ; clk        ; 8.917 ; 8.917 ; Rise       ; clk             ;
; analog_mux_chn[*]  ; clk        ; 6.382 ; 6.382 ; Rise       ; clk             ;
;  analog_mux_chn[0] ; clk        ; 6.355 ; 6.355 ; Rise       ; clk             ;
;  analog_mux_chn[1] ; clk        ; 6.382 ; 6.382 ; Rise       ; clk             ;
; dac_reg_sck        ; clk        ; 6.879 ; 6.879 ; Rise       ; clk             ;
; fifo_data_out[*]   ; rdclk      ; 7.458 ; 7.458 ; Rise       ; rdclk           ;
;  fifo_data_out[0]  ; rdclk      ; 6.590 ; 6.590 ; Rise       ; rdclk           ;
;  fifo_data_out[1]  ; rdclk      ; 6.743 ; 6.743 ; Rise       ; rdclk           ;
;  fifo_data_out[2]  ; rdclk      ; 6.705 ; 6.705 ; Rise       ; rdclk           ;
;  fifo_data_out[3]  ; rdclk      ; 7.458 ; 7.458 ; Rise       ; rdclk           ;
;  fifo_data_out[4]  ; rdclk      ; 6.810 ; 6.810 ; Rise       ; rdclk           ;
;  fifo_data_out[5]  ; rdclk      ; 6.619 ; 6.619 ; Rise       ; rdclk           ;
;  fifo_data_out[6]  ; rdclk      ; 6.383 ; 6.383 ; Rise       ; rdclk           ;
;  fifo_data_out[7]  ; rdclk      ; 6.654 ; 6.654 ; Rise       ; rdclk           ;
;  fifo_data_out[8]  ; rdclk      ; 7.119 ; 7.119 ; Rise       ; rdclk           ;
;  fifo_data_out[9]  ; rdclk      ; 7.074 ; 7.074 ; Rise       ; rdclk           ;
;  fifo_data_out[10] ; rdclk      ; 7.158 ; 7.158 ; Rise       ; rdclk           ;
;  fifo_data_out[11] ; rdclk      ; 6.701 ; 6.701 ; Rise       ; rdclk           ;
;  fifo_data_out[12] ; rdclk      ; 7.075 ; 7.075 ; Rise       ; rdclk           ;
;  fifo_data_out[13] ; rdclk      ; 6.642 ; 6.642 ; Rise       ; rdclk           ;
;  fifo_data_out[14] ; rdclk      ; 6.641 ; 6.641 ; Rise       ; rdclk           ;
;  fifo_data_out[15] ; rdclk      ; 6.951 ; 6.951 ; Rise       ; rdclk           ;
;  fifo_data_out[16] ; rdclk      ; 6.704 ; 6.704 ; Rise       ; rdclk           ;
;  fifo_data_out[17] ; rdclk      ; 6.698 ; 6.698 ; Rise       ; rdclk           ;
;  fifo_data_out[18] ; rdclk      ; 6.818 ; 6.818 ; Rise       ; rdclk           ;
;  fifo_data_out[19] ; rdclk      ; 6.617 ; 6.617 ; Rise       ; rdclk           ;
;  fifo_data_out[20] ; rdclk      ; 6.756 ; 6.756 ; Rise       ; rdclk           ;
;  fifo_data_out[21] ; rdclk      ; 7.127 ; 7.127 ; Rise       ; rdclk           ;
;  fifo_data_out[22] ; rdclk      ; 6.619 ; 6.619 ; Rise       ; rdclk           ;
;  fifo_data_out[23] ; rdclk      ; 6.408 ; 6.408 ; Rise       ; rdclk           ;
; fifo_empty         ; rdclk      ; 8.891 ; 8.891 ; Rise       ; rdclk           ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; adc_cnv            ; clk        ; 3.688 ; 3.688 ; Rise       ; clk             ;
; adc_sck            ; clk        ; 4.657 ; 4.657 ; Rise       ; clk             ;
; analog_mux_chn[*]  ; clk        ; 3.580 ; 3.580 ; Rise       ; clk             ;
;  analog_mux_chn[0] ; clk        ; 3.580 ; 3.580 ; Rise       ; clk             ;
;  analog_mux_chn[1] ; clk        ; 3.600 ; 3.600 ; Rise       ; clk             ;
; dac_reg_sck        ; clk        ; 3.744 ; 3.744 ; Rise       ; clk             ;
; fifo_data_out[*]   ; rdclk      ; 3.614 ; 3.614 ; Rise       ; rdclk           ;
;  fifo_data_out[0]  ; rdclk      ; 3.701 ; 3.701 ; Rise       ; rdclk           ;
;  fifo_data_out[1]  ; rdclk      ; 3.728 ; 3.728 ; Rise       ; rdclk           ;
;  fifo_data_out[2]  ; rdclk      ; 3.728 ; 3.728 ; Rise       ; rdclk           ;
;  fifo_data_out[3]  ; rdclk      ; 4.132 ; 4.132 ; Rise       ; rdclk           ;
;  fifo_data_out[4]  ; rdclk      ; 3.803 ; 3.803 ; Rise       ; rdclk           ;
;  fifo_data_out[5]  ; rdclk      ; 3.727 ; 3.727 ; Rise       ; rdclk           ;
;  fifo_data_out[6]  ; rdclk      ; 3.616 ; 3.616 ; Rise       ; rdclk           ;
;  fifo_data_out[7]  ; rdclk      ; 3.744 ; 3.744 ; Rise       ; rdclk           ;
;  fifo_data_out[8]  ; rdclk      ; 3.879 ; 3.879 ; Rise       ; rdclk           ;
;  fifo_data_out[9]  ; rdclk      ; 3.926 ; 3.926 ; Rise       ; rdclk           ;
;  fifo_data_out[10] ; rdclk      ; 3.982 ; 3.982 ; Rise       ; rdclk           ;
;  fifo_data_out[11] ; rdclk      ; 3.698 ; 3.698 ; Rise       ; rdclk           ;
;  fifo_data_out[12] ; rdclk      ; 3.925 ; 3.925 ; Rise       ; rdclk           ;
;  fifo_data_out[13] ; rdclk      ; 3.732 ; 3.732 ; Rise       ; rdclk           ;
;  fifo_data_out[14] ; rdclk      ; 3.731 ; 3.731 ; Rise       ; rdclk           ;
;  fifo_data_out[15] ; rdclk      ; 3.841 ; 3.841 ; Rise       ; rdclk           ;
;  fifo_data_out[16] ; rdclk      ; 3.702 ; 3.702 ; Rise       ; rdclk           ;
;  fifo_data_out[17] ; rdclk      ; 3.701 ; 3.701 ; Rise       ; rdclk           ;
;  fifo_data_out[18] ; rdclk      ; 3.776 ; 3.776 ; Rise       ; rdclk           ;
;  fifo_data_out[19] ; rdclk      ; 3.718 ; 3.718 ; Rise       ; rdclk           ;
;  fifo_data_out[20] ; rdclk      ; 3.733 ; 3.733 ; Rise       ; rdclk           ;
;  fifo_data_out[21] ; rdclk      ; 3.882 ; 3.882 ; Rise       ; rdclk           ;
;  fifo_data_out[22] ; rdclk      ; 3.726 ; 3.726 ; Rise       ; rdclk           ;
;  fifo_data_out[23] ; rdclk      ; 3.614 ; 3.614 ; Rise       ; rdclk           ;
; fifo_empty         ; rdclk      ; 4.419 ; 4.419 ; Rise       ; rdclk           ;
+--------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk                                 ; clk                                 ; 9466     ; 0        ; 0        ; 0        ;
; gen_sample_clk                      ; clk                                 ; 21       ; 18       ; 0        ; 0        ;
; rdclk                               ; clk                                 ; 6        ; 0        ; 0        ; 0        ;
; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; clk                                 ; 2        ; 20       ; 0        ; 0        ;
; state_q.MEASURE_MODE_START_MEASURE  ; clk                                 ; 3        ; 41       ; 0        ; 0        ;
; clk                                 ; gen_sample_clk                      ; 8        ; 0        ; 0        ; 0        ;
; gen_sample_clk                      ; gen_sample_clk                      ; 24       ; 0        ; 0        ; 0        ;
; clk                                 ; rdclk                               ; 6        ; 0        ; 0        ; 0        ;
; rdclk                               ; rdclk                               ; 714      ; 0        ; 0        ; 0        ;
; clk                                 ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0        ; 0        ; 72       ; 0        ;
; clk                                 ; state_q.MEASURE_MODE_START_MEASURE  ; 0        ; 0        ; 3        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk                                 ; clk                                 ; 9466     ; 0        ; 0        ; 0        ;
; gen_sample_clk                      ; clk                                 ; 21       ; 18       ; 0        ; 0        ;
; rdclk                               ; clk                                 ; 6        ; 0        ; 0        ; 0        ;
; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; clk                                 ; 2        ; 20       ; 0        ; 0        ;
; state_q.MEASURE_MODE_START_MEASURE  ; clk                                 ; 3        ; 41       ; 0        ; 0        ;
; clk                                 ; gen_sample_clk                      ; 8        ; 0        ; 0        ; 0        ;
; gen_sample_clk                      ; gen_sample_clk                      ; 24       ; 0        ; 0        ; 0        ;
; clk                                 ; rdclk                               ; 6        ; 0        ; 0        ; 0        ;
; rdclk                               ; rdclk                               ; 714      ; 0        ; 0        ; 0        ;
; clk                                 ; state_q.MEASURE_MODE_SEND_TO_FIFO_1 ; 0        ; 0        ; 72       ; 0        ;
; clk                                 ; state_q.MEASURE_MODE_START_MEASURE  ; 0        ; 0        ; 3        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; rdclk      ; rdclk    ; 0        ; 10       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; rdclk      ; rdclk    ; 0        ; 10       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 321   ; 321  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 43    ; 43   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Processing started: Mon Jul 18 14:51:24 2016
Info: Command: quartus_sta aquisition -c aquisition
Info: qsta_default_script.tcl version: #1
Info: Only one processor detected - disabling parallel compilation
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "adc_read_diapason|combout" is a latch
    Warning: Node "fifo_data_in[0]|combout" is a latch
    Warning: Node "fifo_data_in[1]|combout" is a latch
    Warning: Node "fifo_data_in[2]|combout" is a latch
    Warning: Node "fifo_data_in[3]|combout" is a latch
    Warning: Node "fifo_data_in[4]|combout" is a latch
    Warning: Node "fifo_data_in[5]|combout" is a latch
    Warning: Node "fifo_data_in[6]|combout" is a latch
    Warning: Node "fifo_data_in[7]|combout" is a latch
    Warning: Node "fifo_data_in[8]|combout" is a latch
    Warning: Node "fifo_data_in[9]|combout" is a latch
    Warning: Node "fifo_data_in[10]|combout" is a latch
    Warning: Node "fifo_data_in[11]|combout" is a latch
    Warning: Node "fifo_data_in[12]|combout" is a latch
    Warning: Node "fifo_data_in[13]|combout" is a latch
    Warning: Node "fifo_data_in[14]|combout" is a latch
    Warning: Node "fifo_data_in[15]|combout" is a latch
    Warning: Node "fifo_data_in[16]|combout" is a latch
    Warning: Node "fifo_data_in[17]|combout" is a latch
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_caf1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_0v8:dffpipe19|dffe20a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_vu8:dffpipe16|dffe17a* 
Info: Reading SDC File: 'aquisition.sdc'
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clk clk
    Info: create_clock -period 1.000 -name gen_sample_clk gen_sample_clk
    Info: create_clock -period 1.000 -name rdclk rdclk
    Info: create_clock -period 1.000 -name state_q.MEASURE_MODE_START_MEASURE state_q.MEASURE_MODE_START_MEASURE
    Info: create_clock -period 1.000 -name state_q.MEASURE_MODE_SEND_TO_FIFO_1 state_q.MEASURE_MODE_SEND_TO_FIFO_1
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.345
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.345      -920.168 clk 
    Info:    -3.582        -3.582 state_q.MEASURE_MODE_START_MEASURE 
    Info:    -3.045      -123.464 rdclk 
    Info:    -2.164        -7.014 gen_sample_clk 
    Info:    -0.978       -12.970 state_q.MEASURE_MODE_SEND_TO_FIFO_1 
Info: Worst-case hold slack is -2.224
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.224       -19.934 clk 
    Info:    -0.091        -0.457 state_q.MEASURE_MODE_SEND_TO_FIFO_1 
    Info:     0.391         0.000 rdclk 
    Info:     0.642         0.000 gen_sample_clk 
    Info:     3.504         0.000 state_q.MEASURE_MODE_START_MEASURE 
Info: Worst-case recovery slack is -0.948
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.948        -8.748 rdclk 
Info: Worst-case removal slack is 1.535
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.535         0.000 rdclk 
Info: Worst-case minimum pulse width slack is -1.880
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.880      -501.420 clk 
    Info:    -1.880      -139.420 rdclk 
    Info:    -1.423       -31.306 gen_sample_clk 
    Info:     0.500         0.000 state_q.MEASURE_MODE_SEND_TO_FIFO_1 
    Info:     0.500         0.000 state_q.MEASURE_MODE_START_MEASURE 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 33 output pins without output pin load capacitance assignment
    Info: Pin "adc_cnv" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "analog_mux_chn[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "analog_mux_chn[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "analog_mux_chn[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "adc_sck" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dac_reg_sck" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "cs_dac_reg[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "cs_dac_reg[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_data_out[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fifo_empty" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.952
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.952      -286.975 clk 
    Info:    -1.700        -1.700 state_q.MEASURE_MODE_START_MEASURE 
    Info:    -0.981       -35.193 rdclk 
    Info:    -0.979        -2.937 gen_sample_clk 
    Info:    -0.218        -1.811 state_q.MEASURE_MODE_SEND_TO_FIFO_1 
Info: Worst-case hold slack is -1.362
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.362       -17.156 clk 
    Info:     0.215         0.000 rdclk 
    Info:     0.327         0.000 gen_sample_clk 
    Info:     0.377         0.000 state_q.MEASURE_MODE_SEND_TO_FIFO_1 
    Info:     2.229         0.000 state_q.MEASURE_MODE_START_MEASURE 
Info: Worst-case recovery slack is -0.285
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.285        -2.526 rdclk 
Info: Worst-case removal slack is 1.084
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.084         0.000 rdclk 
Info: Worst-case minimum pulse width slack is -1.880
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.880      -501.420 clk 
    Info:    -1.880      -139.420 rdclk 
    Info:    -1.423       -31.306 gen_sample_clk 
    Info:     0.500         0.000 state_q.MEASURE_MODE_SEND_TO_FIFO_1 
    Info:     0.500         0.000 state_q.MEASURE_MODE_START_MEASURE 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Mon Jul 18 14:51:30 2016
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


