// Seed: 937489670
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input wand id_2,
    input tri0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wand id_7,
    output tri1 id_8,
    output wor id_9,
    input tri0 id_10,
    input wire id_11,
    input tri id_12,
    input supply0 id_13,
    input tri id_14,
    output tri0 id_15,
    input tri id_16,
    output tri0 id_17,
    output supply1 id_18,
    input supply1 id_19,
    output tri0 id_20,
    input tri id_21,
    output tri1 id_22,
    input wand id_23,
    input uwire id_24,
    input supply1 id_25,
    output tri0 id_26
);
  wire id_28;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1
    , id_6,
    input tri id_2,
    input tri id_3,
    output wand id_4
);
  assign id_6 = id_6;
  wire id_7, id_8;
  module_0(
      id_4,
      id_0,
      id_3,
      id_0,
      id_4,
      id_1,
      id_1,
      id_2,
      id_4,
      id_4,
      id_0,
      id_0,
      id_3,
      id_3,
      id_2,
      id_4,
      id_0,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3,
      id_4,
      id_1,
      id_0,
      id_2,
      id_4
  );
  wire id_9;
endmodule
