<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVRegisterInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;16.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">RISCVRegisterInfo.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="RISCVRegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- RISCVRegisterInfo.cpp - RISCV Register Information ------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file contains the RISCV implementation of the TargetRegisterInfo class.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVRegisterInfo_8h.html">RISCVRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="RISCV_8h.html">RISCV.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVMachineFunctionInfo_8h.html">RISCVMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVSubtarget_8h.html">RISCVSubtarget.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="Dwarf_8h.html">llvm/BinaryFormat/Dwarf.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterScavenging_8h.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="TargetFrameLowering_8h.html">llvm/CodeGen/TargetFrameLowering.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="DebugInfoMetadata_8h.html">llvm/IR/DebugInfoMetadata.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="RISCVRegisterInfo_8cpp.html#a13b7359d3501128c4c130fd13756facc">   27</a></span><span class="preprocessor">#define GET_REGINFO_TARGET_DESC</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;RISCVGenRegisterInfo.inc&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="RISCVRegisterInfo_8cpp.html#a6bbdb7adf279c6ca47307fda3fb4b7d7">   33</a></span>    <a class="code hl_variable" href="RISCVRegisterInfo_8cpp.html#a6bbdb7adf279c6ca47307fda3fb4b7d7">DisableRegAllocHints</a>(<span class="stringliteral">&quot;riscv-disable-regalloc-hints&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>                         <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">false</span>),</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>                         <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable two address hints for register &quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>                                  <span class="stringliteral">&quot;allocation&quot;</span>));</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="keyword">static_assert</span>(RISCV::X1 == RISCV::X0 + 1, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="keyword">static_assert</span>(RISCV::X31 == RISCV::X0 + 31, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="keyword">static_assert</span>(RISCV::F1_H == RISCV::F0_H + 1, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="keyword">static_assert</span>(RISCV::F31_H == RISCV::F0_H + 31,</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>              <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="keyword">static_assert</span>(RISCV::F1_F == RISCV::F0_F + 1, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="keyword">static_assert</span>(RISCV::F31_F == RISCV::F0_F + 31,</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>              <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="keyword">static_assert</span>(RISCV::F1_D == RISCV::F0_D + 1, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">static_assert</span>(RISCV::F31_D == RISCV::F0_D + 31,</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>              <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="keyword">static_assert</span>(RISCV::V1 == RISCV::V0 + 1, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="keyword">static_assert</span>(RISCV::V31 == RISCV::V0 + 31, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="foldopen" id="foldopen00052" data-start="{" data-end="}">
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a4b15b21859e0755a1426d8b06b973d06">   52</a></span><a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a4b15b21859e0755a1426d8b06b973d06">RISCVRegisterInfo::RISCVRegisterInfo</a>(<span class="keywordtype">unsigned</span> HwMode)</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    : <a class="code hl_class" href="classRISCVGenRegisterInfo.html">RISCVGenRegisterInfo</a>(RISCV::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">X1</a>, <span class="comment">/*DwarfFlavour*/</span>0, <span class="comment">/*EHFlavor*/</span>0,</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>                           <span class="comment">/*PC*/</span>0, HwMode) {}</div>
</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="keyword">const</span> <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> *</div>
<div class="foldopen" id="foldopen00057" data-start="{" data-end="}">
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a24c02ac750fe944f0902c120ed0e773d">   57</a></span><a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a24c02ac750fe944f0902c120ed0e773d">RISCVRegisterInfo::getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  <span class="keyword">auto</span> &amp;Subtarget = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;();</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>  <span class="keywordflow">if</span> (MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>)</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_NoRegs_SaveList</a>;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  <span class="keywordflow">if</span> (MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">hasFnAttribute</a>(<span class="stringliteral">&quot;interrupt&quot;</span>)) {</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <span class="keywordflow">if</span> (Subtarget.hasStdExtD())</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_XLEN_F64_Interrupt_SaveList</a>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <span class="keywordflow">if</span> (Subtarget.hasStdExtF())</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_XLEN_F32_Interrupt_SaveList</a>;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Interrupt_SaveList</a>;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  }</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <span class="keywordflow">switch</span> (Subtarget.getTargetABI()) {</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognized ABI&quot;</span>);</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f2e55f34742f82eeaa55cbd79d44c0e">RISCVABI::ABI_ILP32</a>:</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9ae72b691ee57f47810281dffc97cbde06">RISCVABI::ABI_LP64</a>:</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_ILP32_LP64_SaveList</a>;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8bd020c98ec18f175789493ef90eb66a">RISCVABI::ABI_ILP32F</a>:</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8a401ce2fcb2329054c1e93cc57cb91e">RISCVABI::ABI_LP64F</a>:</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_ILP32F_LP64F_SaveList</a>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a45fb6ea6c36157d00ae8a43dfedcc260">RISCVABI::ABI_ILP32D</a>:</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9af5a5e31fdfed05fc333fd92b488670f8">RISCVABI::ABI_LP64D</a>:</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_ILP32D_LP64D_SaveList</a>;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  }</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>}</div>
</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="foldopen" id="foldopen00084" data-start="{" data-end="}">
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a277355964aa533df56cf3e0de6701b3d">   84</a></span><a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a277355964aa533df56cf3e0de6701b3d">RISCVRegisterInfo::getReservedRegs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVFrameLowering.html">RISCVFrameLowering</a> *TFI = getFrameLowering(MF);</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code hl_enumvalue" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>(getNumRegs());</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="comment">// Mark any registers requested to be reserved as such</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> Reg = 0; Reg &lt; getNumRegs(); Reg++) {</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    <span class="keywordflow">if</span> (MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;().<a class="code hl_function" href="classllvm_1_1RISCVSubtarget.html#a7f12bc7ace4209b7e29d477468701e5a">isRegisterReservedByUser</a>(Reg))</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>      markSuperRegs(<a class="code hl_enumvalue" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, Reg);</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  }</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <span class="comment">// Use markSuperRegs to ensure any register aliases are also reserved</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  markSuperRegs(<a class="code hl_enumvalue" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, RISCV::X0); <span class="comment">// zero</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  markSuperRegs(<a class="code hl_enumvalue" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, RISCV::X2); <span class="comment">// sp</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  markSuperRegs(<a class="code hl_enumvalue" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, RISCV::X3); <span class="comment">// gp</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  markSuperRegs(<a class="code hl_enumvalue" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, RISCV::X4); <span class="comment">// tp</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <span class="keywordflow">if</span> (TFI-&gt;<a class="code hl_function" href="classllvm_1_1RISCVFrameLowering.html#a6906ddc054bfe293ac1ba10c6799675d">hasFP</a>(MF))</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    markSuperRegs(<a class="code hl_enumvalue" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, RISCV::X8); <span class="comment">// fp</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="comment">// Reserve the base register if we need to realign the stack and allocate</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <span class="comment">// variable-sized objects at runtime.</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <span class="keywordflow">if</span> (TFI-&gt;<a class="code hl_function" href="classllvm_1_1RISCVFrameLowering.html#a38fe3f67034841400e749f75768348a2">hasBP</a>(MF))</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    markSuperRegs(<a class="code hl_enumvalue" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, <a class="code hl_function" href="namespacellvm_1_1RISCVABI.html#a3c75dbf1bd34c20b6265e6af91a32a06">RISCVABI::getBPReg</a>()); <span class="comment">// bp</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <span class="comment">// V registers for code generation. We handle them manually.</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  markSuperRegs(<a class="code hl_enumvalue" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, RISCV::VL);</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  markSuperRegs(<a class="code hl_enumvalue" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, RISCV::VTYPE);</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  markSuperRegs(<a class="code hl_enumvalue" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, RISCV::VXSAT);</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  markSuperRegs(<a class="code hl_enumvalue" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, RISCV::VXRM);</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  markSuperRegs(<a class="code hl_enumvalue" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, RISCV::VLENB); <span class="comment">// vlenb (constant)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <span class="comment">// Floating point environment registers.</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  markSuperRegs(<a class="code hl_enumvalue" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, RISCV::FRM);</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  markSuperRegs(<a class="code hl_enumvalue" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>, RISCV::FFLAGS);</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(checkAllSuperRegsMarked(<a class="code hl_enumvalue" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>));</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>}</div>
</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="foldopen" id="foldopen00121" data-start="{" data-end="}">
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#ab249b9c1f964160b8283b88d89524e87">  121</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#ab249b9c1f964160b8283b88d89524e87">RISCVRegisterInfo::isAsmClobberable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>                                         <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <span class="keywordflow">return</span> !MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;().isRegisterReservedByUser(PhysReg);</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>}</div>
</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="foldopen" id="foldopen00126" data-start="{" data-end="}">
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#ab2b51b83e4a81bcd5cdc3fcf63835032">  126</a></span><span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#ab2b51b83e4a81bcd5cdc3fcf63835032">RISCVRegisterInfo::getNoPreservedMask</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_NoRegs_RegMask</a>;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>}</div>
</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">// Frame indexes representing locations of CSRs which are given a fixed location</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">// by save/restore libcalls.</span></div>
<div class="foldopen" id="foldopen00132" data-start="{" data-end="};">
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="RISCVRegisterInfo_8cpp.html#af7a6b1f0947caf21b2e952699f84543b">  132</a></span><span class="keyword">static</span> <span class="keyword">const</span> std::pair&lt;unsigned, int&gt; <a class="code hl_variable" href="RISCVRegisterInfo_8cpp.html#af7a6b1f0947caf21b2e952699f84543b">FixedCSRFIMap</a>[] = {</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  {<span class="comment">/*ra*/</span>  RISCV::X1,   -1},</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  {<span class="comment">/*s0*/</span>  RISCV::X8,   -2},</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  {<span class="comment">/*s1*/</span>  RISCV::X9,   -3},</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  {<span class="comment">/*s2*/</span>  RISCV::X18,  -4},</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  {<span class="comment">/*s3*/</span>  RISCV::X19,  -5},</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  {<span class="comment">/*s4*/</span>  RISCV::X20,  -6},</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  {<span class="comment">/*s5*/</span>  RISCV::X21,  -7},</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  {<span class="comment">/*s6*/</span>  RISCV::X22,  -8},</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  {<span class="comment">/*s7*/</span>  RISCV::X23,  -9},</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  {<span class="comment">/*s8*/</span>  RISCV::X24,  -10},</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  {<span class="comment">/*s9*/</span>  RISCV::X25,  -11},</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  {<span class="comment">/*s10*/</span> RISCV::X26,  -12},</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  {<span class="comment">/*s11*/</span> RISCV::X27,  -13}</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>};</div>
</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="foldopen" id="foldopen00148" data-start="{" data-end="}">
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#ad5bb4501e184247db6612f5db02ccd47">  148</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#ad5bb4501e184247db6612f5db02ccd47">RISCVRegisterInfo::hasReservedSpillSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>                                             <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>                                             <span class="keywordtype">int</span> &amp;FrameIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  <span class="keyword">const</span> <span class="keyword">auto</span> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RVFI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1RISCVMachineFunctionInfo.html">RISCVMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RVFI</a>-&gt;useSaveRestoreLibCalls(MF))</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  <span class="keyword">const</span> <span class="keyword">auto</span> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FII</a> =</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>      <a class="code hl_function" href="namespacellvm.html#ac78c09ae232b2ce188ff590d51e3c268">llvm::find_if</a>(<a class="code hl_variable" href="RISCVRegisterInfo_8cpp.html#af7a6b1f0947caf21b2e952699f84543b">FixedCSRFIMap</a>, [&amp;](<span class="keyword">auto</span> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) { <span class="keywordflow">return</span> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.first == <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>; });</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FII</a> == std::end(<a class="code hl_variable" href="RISCVRegisterInfo_8cpp.html#af7a6b1f0947caf21b2e952699f84543b">FixedCSRFIMap</a>))</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  FrameIdx = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FII</a>-&gt;second;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>}</div>
</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="foldopen" id="foldopen00164" data-start="{" data-end="}">
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#aa4909014e5875c7b2d1cd6fdd7ab7e89">  164</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#aa4909014e5875c7b2d1cd6fdd7ab7e89">RISCVRegisterInfo::adjustReg</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>                                  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II,</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg,</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>                                  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="code hl_class" href="classllvm_1_1StackOffset.html">StackOffset</a> <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>                                  <a class="code hl_enumeration" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> Flag,</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                                  <a class="code hl_struct" href="structllvm_1_1MaybeAlign.html">MaybeAlign</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RequiredAlign</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <span class="keywordflow">if</span> (DestReg == SrcReg &amp;&amp; !<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getFixed() &amp;&amp; !<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getScalable())</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;ST = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;();</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVInstrInfo.html">RISCVInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.getInstrInfo();</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">KillSrcReg</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getScalable()) {</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableAdjOpc</a> = RISCV::ADD;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableValue</a> = <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getScalable();</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableValue</a> &lt; 0) {</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableValue</a> = -<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableValue</a>;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableAdjOpc</a> = RISCV::SUB;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    }</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <span class="comment">// Get vlenb and multiply vlen with the number of vector registers.</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a> = DestReg;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    <span class="keywordflow">if</span> (DestReg == SrcReg)</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getVLENFactoredAmount(MF, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableValue</a>, Flag);</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableAdjOpc</a>), DestReg)</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a4e2e9c97483a2e9dcb8033314d17ffe4a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a632680dcf899466c32c0095a40e7e89e">setMIFlag</a>(Flag);</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    SrcReg = DestReg;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">KillSrcReg</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  }</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  int64_t Val = <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getFixed();</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="keywordflow">if</span> (DestReg == SrcReg &amp;&amp; Val == 0)</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RequiredAlign</a>.valueOrOne().value();</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isInt&lt;12&gt;</a>(Val)) {</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(RISCV::ADDI), DestReg)</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">KillSrcReg</a>))</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Val)</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a632680dcf899466c32c0095a40e7e89e">setMIFlag</a>(Flag);</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  }</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <span class="comment">// Try to split the offset across two ADDIs. We need to keep the intermediate</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <span class="comment">// result aligned after each ADDI.  We need to determine the maximum value we</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <span class="comment">// can put in each ADDI. In the negative direction, we can use -2048 which is</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="comment">// always sufficiently aligned. In the positive direction, we need to find the</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <span class="comment">// largest 12-bit immediate that is aligned.  Exclude -4096 since it can be</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  <span class="comment">// created with LUI.</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_struct" href="structllvm_1_1Align.html">Align</a> &lt; 2048 &amp;&amp; <span class="stringliteral">&quot;Required alignment too large&quot;</span>);</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxPosAdjStep</a> = 2048 - <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <span class="keywordflow">if</span> (Val &gt; -4096 &amp;&amp; Val &lt;= (2 * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxPosAdjStep</a>)) {</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstAdj</a> = Val &lt; 0 ? -2048 : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxPosAdjStep</a>;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    Val -= <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstAdj</a>;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(RISCV::ADDI), DestReg)</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">KillSrcReg</a>))</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstAdj</a>)</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a632680dcf899466c32c0095a40e7e89e">setMIFlag</a>(Flag);</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(RISCV::ADDI), DestReg)</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DestReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a4e2e9c97483a2e9dcb8033314d17ffe4a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Val)</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a632680dcf899466c32c0095a40e7e89e">setMIFlag</a>(Flag);</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  }</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <span class="keywordtype">unsigned</span> Opc = RISCV::ADD;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <span class="keywordflow">if</span> (Val &lt; 0) {</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    Val = -Val;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    Opc = RISCV::SUB;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  }</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;movImm(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a>, Val, Flag);</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc), DestReg)</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">KillSrcReg</a>))</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a4e2e9c97483a2e9dcb8033314d17ffe4a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a632680dcf899466c32c0095a40e7e89e">setMIFlag</a>(Flag);</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>}</div>
</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">// Split a VSPILLx_Mx pseudo into multiple whole register stores separated by</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">// LMUL*VLENB bytes.</span></div>
<div class="foldopen" id="foldopen00252" data-start="{" data-end="}">
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a7238a4dd92fc1bb51c004c49c2b22263">  252</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a7238a4dd92fc1bb51c004c49c2b22263">RISCVRegisterInfo::lowerVSPILL</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = II-&gt;getDebugLoc();</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *II-&gt;getParent();</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">getInstrInfo</a>();</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>();</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZvlssegInfo</a> = <a class="code hl_function" href="namespacellvm_1_1RISCV.html#ac52462418d5d0479433a71035f2a2266">RISCV::isRVVSpillForZvlsseg</a>(II-&gt;getOpcode());</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <span class="keywordtype">unsigned</span> NF = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZvlssegInfo</a>-&gt;first;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <span class="keywordtype">unsigned</span> LMUL = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZvlssegInfo</a>-&gt;second;</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NF * LMUL &lt;= 8 &amp;&amp; <span class="stringliteral">&quot;Invalid NF/LMUL combinations.&quot;</span>);</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <span class="keywordtype">unsigned</span> Opcode, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegIdx</a>;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  <span class="keywordflow">switch</span> (LMUL) {</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;LMUL must be 1, 2, or 4.&quot;</span>);</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <span class="keywordflow">case</span> 1:</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    Opcode = RISCV::VS1R_V;</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegIdx</a> = RISCV::sub_vrm1_0;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <span class="keywordflow">case</span> 2:</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    Opcode = RISCV::VS2R_V;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegIdx</a> = RISCV::sub_vrm2_0;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>    Opcode = RISCV::VS4R_V;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegIdx</a> = RISCV::sub_vrm4_0;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  }</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  <span class="keyword">static_assert</span>(RISCV::sub_vrm1_7 == RISCV::sub_vrm1_0 + 7,</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>                <span class="stringliteral">&quot;Unexpected subreg numbering&quot;</span>);</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  <span class="keyword">static_assert</span>(RISCV::sub_vrm2_3 == RISCV::sub_vrm2_0 + 3,</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>                <span class="stringliteral">&quot;Unexpected subreg numbering&quot;</span>);</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <span class="keyword">static_assert</span>(RISCV::sub_vrm4_1 == RISCV::sub_vrm4_0 + 1,</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>                <span class="stringliteral">&quot;Unexpected subreg numbering&quot;</span>);</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VL = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(RISCV::PseudoReadVLENB), VL);</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> ShiftAmount = <a class="code hl_function" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(LMUL);</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  <span class="keywordflow">if</span> (ShiftAmount != 0)</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(RISCV::SLLI), VL)</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VL)</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(ShiftAmount);</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = II-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = II-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsBaseKill</a> = II-&gt;getOperand(1).isKill();</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewBase</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NF; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    <span class="comment">// Adding implicit-use of super register to describe we are using part of</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>    <span class="comment">// super register, that prevents machine verifier complaining when part of</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>    <span class="comment">// subreg is undef, see comment in MachineVerifier::checkLiveness for more</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    <span class="comment">// detail.</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opcode))</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubReg(SrcReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegIdx</a> + <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == NF - 1))</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(*(II-&gt;memoperands_begin()))</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a4e2e9c97483a2e9dcb8033314d17ffe4a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != NF - 1)</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(RISCV::ADD), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewBase</a>)</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != 0 || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsBaseKill</a>))</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VL, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == NF - 2));</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewBase</a>;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  }</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  II-&gt;eraseFromParent();</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>}</div>
</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">// Split a VSPILLx_Mx pseudo into multiple whole register loads separated by</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">// LMUL*VLENB bytes.</span></div>
<div class="foldopen" id="foldopen00321" data-start="{" data-end="}">
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a293e39e43b6f68064cdfd37061c84128">  321</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a293e39e43b6f68064cdfd37061c84128">RISCVRegisterInfo::lowerVRELOAD</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = II-&gt;getDebugLoc();</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *II-&gt;getParent();</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">getInstrInfo</a>();</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>();</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZvlssegInfo</a> = <a class="code hl_function" href="namespacellvm_1_1RISCV.html#ac52462418d5d0479433a71035f2a2266">RISCV::isRVVSpillForZvlsseg</a>(II-&gt;getOpcode());</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <span class="keywordtype">unsigned</span> NF = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZvlssegInfo</a>-&gt;first;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <span class="keywordtype">unsigned</span> LMUL = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZvlssegInfo</a>-&gt;second;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NF * LMUL &lt;= 8 &amp;&amp; <span class="stringliteral">&quot;Invalid NF/LMUL combinations.&quot;</span>);</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  <span class="keywordtype">unsigned</span> Opcode, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegIdx</a>;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <span class="keywordflow">switch</span> (LMUL) {</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;LMUL must be 1, 2, or 4.&quot;</span>);</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <span class="keywordflow">case</span> 1:</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>    Opcode = RISCV::VL1RE8_V;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegIdx</a> = RISCV::sub_vrm1_0;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  <span class="keywordflow">case</span> 2:</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    Opcode = RISCV::VL2RE8_V;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegIdx</a> = RISCV::sub_vrm2_0;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>    Opcode = RISCV::VL4RE8_V;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegIdx</a> = RISCV::sub_vrm4_0;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  }</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <span class="keyword">static_assert</span>(RISCV::sub_vrm1_7 == RISCV::sub_vrm1_0 + 7,</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>                <span class="stringliteral">&quot;Unexpected subreg numbering&quot;</span>);</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  <span class="keyword">static_assert</span>(RISCV::sub_vrm2_3 == RISCV::sub_vrm2_0 + 3,</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>                <span class="stringliteral">&quot;Unexpected subreg numbering&quot;</span>);</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  <span class="keyword">static_assert</span>(RISCV::sub_vrm4_1 == RISCV::sub_vrm4_0 + 1,</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>                <span class="stringliteral">&quot;Unexpected subreg numbering&quot;</span>);</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VL = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(RISCV::PseudoReadVLENB), VL);</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> ShiftAmount = <a class="code hl_function" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(LMUL);</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  <span class="keywordflow">if</span> (ShiftAmount != 0)</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(RISCV::SLLI), VL)</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VL)</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(ShiftAmount);</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg = II-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = II-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsBaseKill</a> = II-&gt;getOperand(1).isKill();</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewBase</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NF; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opcode),</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>            <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubReg(DestReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegIdx</a> + <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == NF - 1))</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(*(II-&gt;memoperands_begin()));</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != NF - 1)</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(RISCV::ADD), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewBase</a>)</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != 0 || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsBaseKill</a>))</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VL, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == NF - 2));</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewBase</a>;</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  }</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  II-&gt;eraseFromParent();</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>}</div>
</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="foldopen" id="foldopen00383" data-start="{" data-end="}">
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#afea15e305a01decf5c19eb0ccedc38a1">  383</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#afea15e305a01decf5c19eb0ccedc38a1">RISCVRegisterInfo::eliminateFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II,</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>                                            <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SPAdj</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>,</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>                                            <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SPAdj</a> == 0 &amp;&amp; <span class="stringliteral">&quot;Unexpected non-zero SPAdj value&quot;</span>);</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *II;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;ST = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;();</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  <span class="keywordtype">int</span> FrameIndex = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>).getIndex();</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FrameReg;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  <a class="code hl_class" href="classllvm_1_1StackOffset.html">StackOffset</a> <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> =</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>      getFrameLowering(MF)-&gt;getFrameIndexReference(MF, FrameIndex, FrameReg);</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsRVVSpill</a> = <a class="code hl_function" href="namespacellvm_1_1RISCV.html#ad821f506ad146f3ed222dbdeb8c3ca06">RISCV::isRVVSpill</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsRVVSpill</a>)</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>    <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> += <a class="code hl_function" href="classllvm_1_1StackOffset.html#a0775e5fb52ac148f4d06e7eedb34e94e">StackOffset::getFixed</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> + 1).getImm());</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getScalable() &amp;&amp;</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>      ST.getRealMinVLen() == ST.getRealMaxVLen()) {</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>    <span class="comment">// For an exact VLEN value, scalable offsets become constant and thus</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>    <span class="comment">// can be converted entirely into fixed offsets.</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>    int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FixedValue</a> = <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getFixed();</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>    int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableValue</a> = <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getScalable();</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableValue</a> % 8 == 0 &amp;&amp;</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>           <span class="stringliteral">&quot;Scalable offset is not a multiple of a single vector size.&quot;</span>);</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>    int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumOfVReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalableValue</a> / 8;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>    int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENB</a> = ST.getRealMinVLen() / 8;</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>    <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code hl_function" href="classllvm_1_1StackOffset.html#a0775e5fb52ac148f4d06e7eedb34e94e">StackOffset::getFixed</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FixedValue</a> + <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumOfVReg</a> * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENB</a>);</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  }</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isInt&lt;32&gt;</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getFixed())) {</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>    <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>        <span class="stringliteral">&quot;Frame offsets outside of the signed 32-bit range not supported&quot;</span>);</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  }</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsRVVSpill</a>) {</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == RISCV::ADDI &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isInt&lt;12&gt;</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getFixed())) {</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>      <span class="comment">// We chose to emit the canonical immediate sequence rather than folding</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>      <span class="comment">// the offset into the using add under the theory that doing so doesn&#39;t</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>      <span class="comment">// save dynamic instruction count and some target may fuse the canonical</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>      <span class="comment">// 32 bit immediate sequence.  We still need to clear the portion of the</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>      <span class="comment">// offset encoded in the immediate.</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> + 1).ChangeToImmediate(0);</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>      <span class="comment">// We can encode an add with 12 bit signed immediate in the immediate</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>      <span class="comment">// operand of our user instruction.  As a result, the remaining</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>      <span class="comment">// offset can by construction, at worst, a LUI and a ADD.</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>      int64_t Val = <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getFixed();</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>      int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Lo12</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SignExtend64&lt;12&gt;</a>(Val);</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> + 1).ChangeToImmediate(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Lo12</a>);</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>      <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code hl_function" href="classllvm_1_1StackOffset.html#aab735eb6b844f1b683d12013a083b4e2">StackOffset::get</a>((<a class="code hl_class" href="classuint64__t.html">uint64_t</a>)Val - (<a class="code hl_class" href="classuint64__t.html">uint64_t</a>)<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Lo12</a>,</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>                                <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getScalable());</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>    }</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  }</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getScalable() || <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getFixed()) {</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg;</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == RISCV::ADDI)</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>      DestReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>      DestReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>    <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#aa4909014e5875c7b2d1cd6fdd7ab7e89">adjustReg</a>(*II-&gt;getParent(), II, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, DestReg, FrameReg, <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>              <a class="code hl_enumvalue" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">MachineInstr::NoFlags</a>, std::nullopt);</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>).ChangeToRegister(DestReg, <span class="comment">/*IsDef*/</span><span class="keyword">false</span>,</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>                                                 <span class="comment">/*IsImp*/</span><span class="keyword">false</span>,</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>                                                 <span class="comment">/*IsKill*/</span><span class="keyword">true</span>);</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>).ChangeToRegister(FrameReg, <span class="comment">/*IsDef*/</span><span class="keyword">false</span>,</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>                                                 <span class="comment">/*IsImp*/</span><span class="keyword">false</span>,</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>                                                 <span class="comment">/*IsKill*/</span><span class="keyword">false</span>);</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  }</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  <span class="comment">// If after materializing the adjustment, we have a pointless ADDI, remove it</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == RISCV::ADDI &amp;&amp;</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg() == <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg() &amp;&amp;</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getImm() == 0) {</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  }</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  <span class="comment">// Handle spill/fill of synthetic register classes for segment operations to</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  <span class="comment">// ensure correctness in the edge case one gets spilled. There are many</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  <span class="comment">// possible optimizations here, but given the extreme rarity of such spills,</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  <span class="comment">// we prefer simplicity of implementation for now.</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>  <span class="keywordflow">case</span> RISCV::PseudoVSPILL2_M1:</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  <span class="keywordflow">case</span> RISCV::PseudoVSPILL2_M2:</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  <span class="keywordflow">case</span> RISCV::PseudoVSPILL2_M4:</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>  <span class="keywordflow">case</span> RISCV::PseudoVSPILL3_M1:</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <span class="keywordflow">case</span> RISCV::PseudoVSPILL3_M2:</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <span class="keywordflow">case</span> RISCV::PseudoVSPILL4_M1:</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  <span class="keywordflow">case</span> RISCV::PseudoVSPILL4_M2:</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  <span class="keywordflow">case</span> RISCV::PseudoVSPILL5_M1:</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  <span class="keywordflow">case</span> RISCV::PseudoVSPILL6_M1:</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>  <span class="keywordflow">case</span> RISCV::PseudoVSPILL7_M1:</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  <span class="keywordflow">case</span> RISCV::PseudoVSPILL8_M1:</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>    <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a7238a4dd92fc1bb51c004c49c2b22263">lowerVSPILL</a>(II);</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  <span class="keywordflow">case</span> RISCV::PseudoVRELOAD2_M1:</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  <span class="keywordflow">case</span> RISCV::PseudoVRELOAD2_M2:</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  <span class="keywordflow">case</span> RISCV::PseudoVRELOAD2_M4:</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  <span class="keywordflow">case</span> RISCV::PseudoVRELOAD3_M1:</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  <span class="keywordflow">case</span> RISCV::PseudoVRELOAD3_M2:</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  <span class="keywordflow">case</span> RISCV::PseudoVRELOAD4_M1:</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>  <span class="keywordflow">case</span> RISCV::PseudoVRELOAD4_M2:</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  <span class="keywordflow">case</span> RISCV::PseudoVRELOAD5_M1:</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  <span class="keywordflow">case</span> RISCV::PseudoVRELOAD6_M1:</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <span class="keywordflow">case</span> RISCV::PseudoVRELOAD7_M1:</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  <span class="keywordflow">case</span> RISCV::PseudoVRELOAD8_M1:</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a293e39e43b6f68064cdfd37061c84128">lowerVRELOAD</a>(II);</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  }</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>}</div>
</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span> </div>
<div class="foldopen" id="foldopen00501" data-start="{" data-end="}">
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a03734d92bfe18e27f139b8a607b246a8">  501</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a03734d92bfe18e27f139b8a607b246a8">RISCVRegisterInfo::requiresVirtualBaseRegisters</a>(</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>}</div>
</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span> </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">// Returns true if the instruction&#39;s frame index reference would be better</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">// served by a base register other than FP or SP.</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">// Used by LocalStackSlotAllocation pass to determine which frame index</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">// references it should create new base registers for.</span></div>
<div class="foldopen" id="foldopen00510" data-start="{" data-end="}">
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a019cd64618c63f99af8a18d51edd11e6">  510</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a019cd64618c63f99af8a18d51edd11e6">RISCVRegisterInfo::needsFrameBaseReg</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>                                          int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> = 0;</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  <span class="keywordflow">for</span> (; !<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>).isFI(); <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>++)</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum &lt; MI-&gt;</a>getNumOperands() &amp;&amp;</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>           <span class="stringliteral">&quot;Instr doesn&#39;t have FrameIndex operand&quot;</span>);</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <span class="comment">// For RISC-V, The machine instructions that include a FrameIndex operand</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  <span class="comment">// are load/store, ADDI instructions.</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MIFrm</a> = <a class="code hl_function" href="namespacellvm_1_1RISCVII.html#a7d2868e2bfce3a05c68294f371804304">RISCVII::getFormat</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDesc().TSFlags);</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MIFrm</a> != <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVII.html#a4911b00c3e25dd805ada7f656168cceea46b70cca748a3756c44a134ee2ecf207">RISCVII::InstFormatI</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MIFrm</a> != <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVII.html#a4911b00c3e25dd805ada7f656168cceea2be0b30da2b9552e5e242d04c89d54e3">RISCVII::InstFormatS</a>)</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  <span class="comment">// We only generate virtual base registers for loads and stores, so</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <span class="comment">// return false for everything else.</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;mayLoad() &amp;&amp; !<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;mayStore())</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span> </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getMF();</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVFrameLowering.html">RISCVFrameLowering</a> *TFI = getFrameLowering(MF);</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CalleeSavedSize</a> = 0;</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> += <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#adce425f688e985438ed2aa38300b07b0">getFrameIndexInstrOffset</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>);</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  <span class="comment">// Estimate the stack size used to store callee saved registers(</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  <span class="comment">// excludes reserved registers).</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> ReservedRegs = <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a277355964aa533df56cf3e0de6701b3d">getReservedRegs</a>(MF);</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> *R = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getCalleeSavedRegs(); <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> Reg = *R; ++R) {</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>    <span class="keywordflow">if</span> (!ReservedRegs.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(Reg))</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CalleeSavedSize</a> += getSpillSize(*getMinimalPhysRegClass(Reg));</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  }</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxFPOffset</a> = <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> - <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CalleeSavedSize</a>;</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  <span class="keywordflow">if</span> (TFI-&gt;<a class="code hl_function" href="classllvm_1_1RISCVFrameLowering.html#a6906ddc054bfe293ac1ba10c6799675d">hasFP</a>(MF) &amp;&amp; !shouldRealignStack(MF))</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>    <span class="keywordflow">return</span> !<a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a6a21527d94be9d791694dc9a374b4245">isFrameOffsetLegal</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, RISCV::X8, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxFPOffset</a>);</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span> </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  <span class="comment">// Assume 128 bytes spill slots size to estimate the maximum possible</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>  <span class="comment">// offset relative to the stack pointer.</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  <span class="comment">// FIXME: The 128 is copied from ARM. We should run some statistics and pick a</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>  <span class="comment">// real one for RISC-V.</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxSPOffset</a> = <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> + 128;</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxSPOffset</a> += MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#aa306e1d00f65a9bb1030e66e9d195a69">getLocalFrameSize</a>();</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>  <span class="keywordflow">return</span> !<a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a6a21527d94be9d791694dc9a374b4245">isFrameOffsetLegal</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, RISCV::X2, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxSPOffset</a>);</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>}</div>
</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">// Determine whether a given base register plus offset immediate is</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">// encodable to resolve a frame index.</span></div>
<div class="foldopen" id="foldopen00557" data-start="{" data-end="}">
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a6a21527d94be9d791694dc9a374b4245">  557</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a6a21527d94be9d791694dc9a374b4245">RISCVRegisterInfo::isFrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>                                           <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BaseReg,</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>                                           int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> = 0;</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>  <span class="keywordflow">while</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>).isFI()) {</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>++;</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum &lt; MI-&gt;</a>getNumOperands() &amp;&amp;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>           <span class="stringliteral">&quot;Instr does not have a FrameIndex operand!&quot;</span>);</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>  }</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>  <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> += <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#adce425f688e985438ed2aa38300b07b0">getFrameIndexInstrOffset</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>);</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isInt&lt;12&gt;</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>}</div>
</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">// Insert defining instruction(s) for a pointer to FrameIdx before</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">// insertion point I.</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">// Return materialized frame pointer.</span></div>
<div class="foldopen" id="foldopen00574" data-start="{" data-end="}">
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a497ba80da227001f952a7d30cfe0552f">  574</a></span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a497ba80da227001f952a7d30cfe0552f">RISCVRegisterInfo::materializeFrameBaseRegister</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>                                                         <span class="keywordtype">int</span> FrameIdx,</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>                                                         int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>;</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a> != <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>    <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>-&gt;getDebugLoc();</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MFI = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">getInstrInfo</a>();</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BaseReg = MFI.<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(RISCV::ADDI), BaseReg)</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FrameIdx)</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  <span class="keywordflow">return</span> BaseReg;</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>}</div>
</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">// Resolve a frame index operand of an instruction to reference the</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">// indicated base register plus offset instead.</span></div>
<div class="foldopen" id="foldopen00594" data-start="{" data-end="}">
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#ad2b3e9a806b1c44edf1125a7eeb79801">  594</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#ad2b3e9a806b1c44edf1125a7eeb79801">RISCVRegisterInfo::resolveFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BaseReg,</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>                                          int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> = 0;</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>  <span class="keywordflow">while</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>).isFI()) {</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>++;</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> &lt; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &amp;&amp;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>           <span class="stringliteral">&quot;Instr does not have a FrameIndex operand!&quot;</span>);</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  }</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>  <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> += <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#adce425f688e985438ed2aa38300b07b0">getFrameIndexInstrOffset</a>(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>);</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  <span class="comment">// FrameIndex Operands are always represented as a</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  <span class="comment">// register followed by an immediate.</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>).ChangeToRegister(BaseReg, <span class="keyword">false</span>);</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> + 1).ChangeToImmediate(<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>}</div>
</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span> </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">// Get the offset from the referenced frame index in the instruction,</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">// if there is one.</span></div>
<div class="foldopen" id="foldopen00612" data-start="{" data-end="}">
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#adce425f688e985438ed2aa38300b07b0">  612</a></span>int64_t <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#adce425f688e985438ed2aa38300b07b0">RISCVRegisterInfo::getFrameIndexInstrOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>                                                    <span class="keywordtype">int</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code hl_function" href="namespacellvm_1_1RISCVII.html#a7d2868e2bfce3a05c68294f371804304">RISCVII::getFormat</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDesc().TSFlags) == <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVII.html#a4911b00c3e25dd805ada7f656168cceea46b70cca748a3756c44a134ee2ecf207">RISCVII::InstFormatI</a> ||</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>          <a class="code hl_function" href="namespacellvm_1_1RISCVII.html#a7d2868e2bfce3a05c68294f371804304">RISCVII::getFormat</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDesc().TSFlags) == <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVII.html#a4911b00c3e25dd805ada7f656168cceea2be0b30da2b9552e5e242d04c89d54e3">RISCVII::InstFormatS</a>) &amp;&amp;</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>         <span class="stringliteral">&quot;The MI must be I or S format.&quot;</span>);</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>).isFI() &amp;&amp; <span class="stringliteral">&quot;The Idx&#39;th operand of MI is not a &quot;</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>                                       <span class="stringliteral">&quot;FrameIndex operand&quot;</span>);</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> + 1).getImm();</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>}</div>
</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span> </div>
<div class="foldopen" id="foldopen00622" data-start="{" data-end="}">
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a7e859708ad783a2c412c873b9dea6b4e">  622</a></span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a7e859708ad783a2c412c873b9dea6b4e">RISCVRegisterInfo::getFrameRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *TFI = getFrameLowering(MF);</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  <span class="keywordflow">return</span> TFI-&gt;<a class="code hl_function" href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">hasFP</a>(MF) ? RISCV::X8 : RISCV::X2;</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>}</div>
</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *</div>
<div class="foldopen" id="foldopen00628" data-start="{" data-end="}">
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a314b61dda54f91c5b5b16c57495de91b">  628</a></span><a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a314b61dda54f91c5b5b16c57495de91b">RISCVRegisterInfo::getCallPreservedMask</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp; MF,</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>                                        <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  <span class="keyword">auto</span> &amp;Subtarget = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;();</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span> </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>)</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_NoRegs_RegMask</a>;</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  <span class="keywordflow">switch</span> (Subtarget.getTargetABI()) {</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognized ABI&quot;</span>);</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f2e55f34742f82eeaa55cbd79d44c0e">RISCVABI::ABI_ILP32</a>:</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9ae72b691ee57f47810281dffc97cbde06">RISCVABI::ABI_LP64</a>:</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_ILP32_LP64_RegMask</a>;</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8bd020c98ec18f175789493ef90eb66a">RISCVABI::ABI_ILP32F</a>:</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8a401ce2fcb2329054c1e93cc57cb91e">RISCVABI::ABI_LP64F</a>:</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_ILP32F_LP64F_RegMask</a>;</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a45fb6ea6c36157d00ae8a43dfedcc260">RISCVABI::ABI_ILP32D</a>:</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9af5a5e31fdfed05fc333fd92b488670f8">RISCVABI::ABI_LP64D</a>:</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_ILP32D_LP64D_RegMask</a>;</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  }</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>}</div>
</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen00650" data-start="{" data-end="}">
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a12ace4f3daef15c858412ae8459af318">  650</a></span><a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a12ace4f3daef15c858412ae8459af318">RISCVRegisterInfo::getLargestLegalSuperClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>                                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <span class="keywordflow">if</span> (RC == &amp;RISCV::VMV0RegClass)</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>    <span class="keywordflow">return</span> &amp;RISCV::VRRegClass;</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>  <span class="keywordflow">return</span> RC;</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>}</div>
</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span> </div>
<div class="foldopen" id="foldopen00657" data-start="{" data-end="}">
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a575bd978cab5f3910b4882f7f0c58217">  657</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a575bd978cab5f3910b4882f7f0c58217">RISCVRegisterInfo::getOffsetOpcodes</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>                                         <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;uint64_t&gt;</a> &amp;Ops)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  <span class="comment">// VLENB is the length of a vector register in bytes. We use &lt;vscale x 8 x i8&gt;</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  <span class="comment">// to represent one vector register. The dwarf offset is</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <span class="comment">// VLENB * scalable_offset / 8.</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getScalable() % 8 == 0 &amp;&amp; <span class="stringliteral">&quot;Invalid frame offset&quot;</span>);</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span> </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  <span class="comment">// Add fixed-sized offset using existing DIExpression interface.</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  <a class="code hl_function" href="classllvm_1_1DIExpression.html#a272fe723d8c234f2137d34621a5cef78">DIExpression::appendOffset</a>(Ops, <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getFixed());</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENB</a> = <a class="code hl_function" href="StackMaps_8cpp.html#a5c1040e7ce3199cf1f9adfa1e7d7ad25">getDwarfRegNum</a>(RISCV::VLENB, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENBSized</a> = <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getScalable() / 8;</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENBSized</a> &gt; 0) {</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>    Ops.push_back(dwarf::DW_OP_constu);</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>    Ops.push_back(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENBSized</a>);</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>    Ops.append({dwarf::DW_OP_bregx, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENB</a>, 0<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ULL</a>});</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>    Ops.push_back(dwarf::DW_OP_mul);</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>    Ops.push_back(dwarf::DW_OP_plus);</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENBSized</a> &lt; 0) {</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>    Ops.push_back(dwarf::DW_OP_constu);</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>    Ops.push_back(-<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENBSized</a>);</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>    Ops.append({dwarf::DW_OP_bregx, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VLENB</a>, 0<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ULL</a>});</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>    Ops.push_back(dwarf::DW_OP_mul);</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>    Ops.push_back(dwarf::DW_OP_minus);</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  }</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>}</div>
</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span> </div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="keywordtype">unsigned</span></div>
<div class="foldopen" id="foldopen00685" data-start="{" data-end="}">
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#afafb9fe0c593f1f94f905d6186e8f712">  685</a></span><a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#afafb9fe0c593f1f94f905d6186e8f712">RISCVRegisterInfo::getRegisterCostTableIndex</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  <span class="keywordflow">return</span> MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;().hasStdExtCOrZca() ? 1 : 0;</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>}</div>
</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">// Add two address hints to improve chances of being able to use a compressed</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">// instruction.</span></div>
<div class="foldopen" id="foldopen00691" data-start="{" data-end="}">
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#ad490ad7663a07141538a6f4049299550">  691</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#ad490ad7663a07141538a6f4049299550">RISCVRegisterInfo::getRegAllocationHints</a>(</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VirtReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;MCPhysReg&gt;</a> Order,</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MCPhysReg&gt;</a> &amp;Hints, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *<a class="code hl_variable" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span> </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseImplRetVal</a> = <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#afc99d2835eb4b8cde9e81db9abca597c">TargetRegisterInfo::getRegAllocationHints</a>(</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>      VirtReg, Order, Hints, MF, VRM, <a class="code hl_variable" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>);</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span> </div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>  <span class="keywordflow">if</span> (!VRM || <a class="code hl_variable" href="RISCVRegisterInfo_8cpp.html#a6bbdb7adf279c6ca47307fda3fb4b7d7">DisableRegAllocHints</a>)</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseImplRetVal</a>;</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  <span class="comment">// Add any two address hints after any copy hints.</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallSet&lt;Register, 4&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TwoAddrHints</a>;</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span> </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryAddHint</a> = [&amp;](<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRRegMO</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>                        <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedGPRC</a>) -&gt; <span class="keywordtype">void</span> {</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = MO.getReg();</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> PhysReg = Reg.<a class="code hl_function" href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">isPhysical</a>() ? <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(VRM-&gt;<a class="code hl_function" href="classllvm_1_1VirtRegMap.html#a785a4e2daf4e5bf3f0836adbc4fb7e65">getPhys</a>(Reg));</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>    <span class="keywordflow">if</span> (PhysReg &amp;&amp; (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedGPRC</a> || RISCV::GPRCRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(PhysReg))) {</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MO.getSubReg() &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRRegMO</a>.getSubReg() &amp;&amp; <span class="stringliteral">&quot;Unexpected subreg!&quot;</span>);</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;isReserved(PhysReg) &amp;&amp; !<a class="code hl_function" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">is_contained</a>(Hints, PhysReg))</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TwoAddrHints</a>.insert(PhysReg);</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>    }</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  };</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span> </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  <span class="comment">// This is all of the compressible binary instructions. If an instruction</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  <span class="comment">// needs GPRC register class operands \p NeedGPRC will be set to true.</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isCompressible</a> = [](<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedGPRC</a>) {</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedGPRC</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>    <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>    <span class="keywordflow">case</span> RISCV::AND:</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>    <span class="keywordflow">case</span> RISCV::OR:</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>    <span class="keywordflow">case</span> RISCV::XOR:</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>    <span class="keywordflow">case</span> RISCV::SUB:</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>    <span class="keywordflow">case</span> RISCV::ADDW:</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>    <span class="keywordflow">case</span> RISCV::SUBW:</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedGPRC</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    <span class="keywordflow">case</span> RISCV::ANDI:</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedGPRC</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).isImm() &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isInt&lt;6&gt;</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getImm());</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>    <span class="keywordflow">case</span> RISCV::SRAI:</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>    <span class="keywordflow">case</span> RISCV::SRLI:</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedGPRC</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>    <span class="keywordflow">case</span> RISCV::ADD:</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>    <span class="keywordflow">case</span> RISCV::SLLI:</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>    <span class="keywordflow">case</span> RISCV::ADDI:</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>    <span class="keywordflow">case</span> RISCV::ADDIW:</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).isImm() &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isInt&lt;6&gt;</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getImm());</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>    }</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>  };</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  <span class="comment">// Returns true if this operand is compressible. For non-registers it always</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  <span class="comment">// returns true. Immediate range was already checked in isCompressible.</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>  <span class="comment">// For registers, it checks if the register is a GPRC register. reg-reg</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>  <span class="comment">// instructions that require GPRC need all register operands to be GPRC.</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isCompressibleOpnd</a> = [&amp;](<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) {</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>    <span class="keywordflow">if</span> (!MO.isReg())</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = MO.getReg();</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> PhysReg = Reg.<a class="code hl_function" href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">isPhysical</a>() ? <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(VRM-&gt;<a class="code hl_function" href="classllvm_1_1VirtRegMap.html#a785a4e2daf4e5bf3f0836adbc4fb7e65">getPhys</a>(Reg));</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>    <span class="keywordflow">return</span> PhysReg &amp;&amp; RISCV::GPRCRegClass.contains(PhysReg);</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  };</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span> </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;reg_nodbg_operands(VirtReg)) {</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MO.getParent();</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>    <span class="keywordtype">unsigned</span> OpIdx = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperandNo(&amp;MO);</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedGPRC</a>;</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isCompressible</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedGPRC</a>)) {</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>      <span class="keywordflow">if</span> (OpIdx == 0 &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).isReg()) {</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>        <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedGPRC</a> || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isCompressibleOpnd</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2)))</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryAddHint</a>(MO, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedGPRC</a>);</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>        <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCommutable() &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).isReg() &amp;&amp;</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>            (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedGPRC</a> || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isCompressibleOpnd</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1))))</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryAddHint</a>(MO, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedGPRC</a>);</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (OpIdx == 1 &amp;&amp;</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>                 (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedGPRC</a> || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isCompressibleOpnd</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2)))) {</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryAddHint</a>(MO, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedGPRC</a>);</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCommutable() &amp;&amp; OpIdx == 2 &amp;&amp;</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>                 (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedGPRC</a> || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isCompressibleOpnd</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1)))) {</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryAddHint</a>(MO, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedGPRC</a>);</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>      }</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>    }</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  }</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OrderReg</a> : Order)</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TwoAddrHints</a>.count(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OrderReg</a>))</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>      Hints.push_back(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OrderReg</a>);</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span> </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseImplRetVal</a>;</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>}</div>
</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00075">AArch64SLSHardening.cpp:75</a></div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition</b> <a href="DeadArgumentElimination_8cpp_source.html#l00347">DeadArgumentElimination.cpp:347</a></div></div>
<div class="ttc" id="aDebugInfoMetadata_8h_html"><div class="ttname"><a href="DebugInfoMetadata_8h.html">DebugInfoMetadata.h</a></div></div>
<div class="ttc" id="aDwarf_8h_html"><div class="ttname"><a href="Dwarf_8h.html">Dwarf.h</a></div><div class="ttdoc">This file contains constants used for implementing Dwarf debug support.</div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a043cdaf7b89aaeeb127be5d93411637f"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a></div><div class="ttdeci">uint64_t Align</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00082">ELFObjHandler.cpp:82</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aLiveRegMatrix_8cpp_html_a8989acb71bd355e02bcf3a930b5e54ea"><div class="ttname"><a href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a></div><div class="ttdeci">Live Register Matrix</div><div class="ttdef"><b>Definition</b> <a href="LiveRegMatrix_8cpp_source.html#l00044">LiveRegMatrix.cpp:44</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01627">MachineSink.cpp:1627</a></div></div>
<div class="ttc" id="aMem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="aOption_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="aRISCVMachineFunctionInfo_8h_html"><div class="ttname"><a href="RISCVMachineFunctionInfo_8h.html">RISCVMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="aRISCVRegisterInfo_8cpp_html_a6bbdb7adf279c6ca47307fda3fb4b7d7"><div class="ttname"><a href="RISCVRegisterInfo_8cpp.html#a6bbdb7adf279c6ca47307fda3fb4b7d7">DisableRegAllocHints</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableRegAllocHints(&quot;riscv-disable-regalloc-hints&quot;, cl::Hidden, cl::init(false), cl::desc(&quot;Disable two address hints for register &quot; &quot;allocation&quot;))</div></div>
<div class="ttc" id="aRISCVRegisterInfo_8cpp_html_af7a6b1f0947caf21b2e952699f84543b"><div class="ttname"><a href="RISCVRegisterInfo_8cpp.html#af7a6b1f0947caf21b2e952699f84543b">FixedCSRFIMap</a></div><div class="ttdeci">static const std::pair&lt; unsigned, int &gt; FixedCSRFIMap[]</div><div class="ttdef"><b>Definition</b> <a href="#l00132">RISCVRegisterInfo.cpp:132</a></div></div>
<div class="ttc" id="aRISCVRegisterInfo_8h_html"><div class="ttname"><a href="RISCVRegisterInfo_8h.html">RISCVRegisterInfo.h</a></div></div>
<div class="ttc" id="aRISCVSubtarget_8h_html"><div class="ttname"><a href="RISCVSubtarget_8h.html">RISCVSubtarget.h</a></div></div>
<div class="ttc" id="aRISCV_8h_html"><div class="ttname"><a href="RISCV_8h.html">RISCV.h</a></div></div>
<div class="ttc" id="aRegisterScavenging_8h_html"><div class="ttname"><a href="RegisterScavenging_8h.html">RegisterScavenging.h</a></div><div class="ttdoc">This file declares the machine register scavenger class.</div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aStackMaps_8cpp_html_a5c1040e7ce3199cf1f9adfa1e7d7ad25"><div class="ttname"><a href="StackMaps_8cpp.html#a5c1040e7ce3199cf1f9adfa1e7d7ad25">getDwarfRegNum</a></div><div class="ttdeci">static unsigned getDwarfRegNum(unsigned Reg, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Go up the super-register chain until we hit a valid dwarf register number.</div><div class="ttdef"><b>Definition</b> <a href="StackMaps_8cpp_source.html#l00195">StackMaps.cpp:195</a></div></div>
<div class="ttc" id="aTargetFrameLowering_8h_html"><div class="ttname"><a href="TargetFrameLowering_8h.html">TargetFrameLowering.h</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aValue_8cpp_html_a34433c37334a1cde3d58cde3099257dd"><div class="ttname"><a href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a></div><div class="ttdeci">static bool contains(SmallPtrSetImpl&lt; ConstantExpr * &gt; &amp;Cache, ConstantExpr *Expr, Constant *C)</div><div class="ttdef"><b>Definition</b> <a href="Value_8cpp_source.html#l00467">Value.cpp:467</a></div></div>
<div class="ttc" id="aclassRISCVGenRegisterInfo_html"><div class="ttname"><a href="classRISCVGenRegisterInfo.html">RISCVGenRegisterInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition</b> <a href="BitVector_8h_source.html#l00075">BitVector.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition</b> <a href="BitVector_8h_source.html#l00454">BitVector.h:454</a></div></div>
<div class="ttc" id="aclassllvm_1_1DIExpression_html_a272fe723d8c234f2137d34621a5cef78"><div class="ttname"><a href="classllvm_1_1DIExpression.html#a272fe723d8c234f2137d34621a5cef78">llvm::DIExpression::appendOffset</a></div><div class="ttdeci">static void appendOffset(SmallVectorImpl&lt; uint64_t &gt; &amp;Ops, int64_t Offset)</div><div class="ttdoc">Append Ops with operations to apply the Offset.</div><div class="ttdef"><b>Definition</b> <a href="DebugInfoMetadata_8cpp_source.html#l01561">DebugInfoMetadata.cpp:1561</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition</b> <a href="Function_8h_source.html#l00237">Function.h:237</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_afb28a4deafe2954b0534cc6399ce518b"><div class="ttname"><a href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute.</div><div class="ttdef"><b>Definition</b> <a href="Function_8cpp_source.html#l00640">Function.cpp:640</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegMatrix_html"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html">llvm::LiveRegMatrix</a></div><div class="ttdef"><b>Definition</b> <a href="LiveRegMatrix_8h_source.html#l00040">LiveRegMatrix.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00309">MachineBasicBlock.h:309</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00311">MachineBasicBlock.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acf6442108e21e7e5379feb8962de65b7"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block.</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00265">MachineBasicBlock.h:265</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_aa306e1d00f65a9bb1030e66e9d195a69"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#aa306e1d00f65a9bb1030e66e9d195a69">llvm::MachineFrameInfo::getLocalFrameSize</a></div><div class="ttdeci">int64_t getLocalFrameSize() const</div><div class="ttdoc">Get the size of the local object blob.</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00438">MachineFrameInfo.h:438</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00672">MachineFunction.h:672</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a54f334a9c8ca6d105eae383ae87e4524"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00688">MachineFunction.h:688</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00682">MachineFunction.h:682</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a977ddce262de45c645be23d951066351"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00638">MachineFunction.h:638</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab7feae1932b436c8630e247166ec42b7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00770">MachineFunction.h:770</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a632680dcf899466c32c0095a40e7e89e"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a632680dcf899466c32c0095a40e7e89e">llvm::MachineInstrBuilder::setMIFlag</a></div><div class="ttdeci">const MachineInstrBuilder &amp; setMIFlag(MachineInstr::MIFlag Flag) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00278">MachineInstrBuilder.h:278</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a6c1f959947905135c7dd215b64957654"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00131">MachineInstrBuilder.h:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a86a93dd8ddbce120d8c3101c16bc3cc6"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00152">MachineInstrBuilder.h:152</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a927857fc69e4b4f0cde307f86f180df5"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00097">MachineInstrBuilder.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ae565d45627e1678a3e37bd6a016c561c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00202">MachineInstrBuilder.h:202</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">llvm::MachineInstr::MIFlag</a></div><div class="ttdeci">MIFlag</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00082">MachineInstr.h:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">llvm::MachineInstr::NoFlags</a></div><div class="ttdeci">@ NoFlags</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00083">MachineInstr.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8cpp_source.html#l00157">MachineRegisterInfo.cpp:157</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVFrameLowering_html"><div class="ttname"><a href="classllvm_1_1RISCVFrameLowering.html">llvm::RISCVFrameLowering</a></div><div class="ttdef"><b>Definition</b> <a href="RISCVFrameLowering_8h_source.html#l00022">RISCVFrameLowering.h:22</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVFrameLowering_html_a38fe3f67034841400e749f75768348a2"><div class="ttname"><a href="classllvm_1_1RISCVFrameLowering.html#a38fe3f67034841400e749f75768348a2">llvm::RISCVFrameLowering::hasBP</a></div><div class="ttdeci">bool hasBP(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition</b> <a href="RISCVFrameLowering_8cpp_source.html#l00240">RISCVFrameLowering.cpp:240</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVFrameLowering_html_a6906ddc054bfe293ac1ba10c6799675d"><div class="ttname"><a href="classllvm_1_1RISCVFrameLowering.html#a6906ddc054bfe293ac1ba10c6799675d">llvm::RISCVFrameLowering::hasFP</a></div><div class="ttdeci">bool hasFP(const MachineFunction &amp;MF) const override</div><div class="ttdoc">hasFP - Return true if the specified function should have a dedicated frame pointer register.</div><div class="ttdef"><b>Definition</b> <a href="RISCVFrameLowering_8cpp_source.html#l00231">RISCVFrameLowering.cpp:231</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8h_source.html#l00044">RISCVInstrInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1RISCVMachineFunctionInfo.html">llvm::RISCVMachineFunctionInfo</a></div><div class="ttdoc">RISCVMachineFunctionInfo - This class is derived from MachineFunctionInfo and contains private RISCV-...</div><div class="ttdef"><b>Definition</b> <a href="RISCVMachineFunctionInfo_8h_source.html#l00047">RISCVMachineFunctionInfo.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html">llvm::RISCVSubtarget</a></div><div class="ttdef"><b>Definition</b> <a href="RISCVSubtarget_8h_source.html#l00035">RISCVSubtarget.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_a7f12bc7ace4209b7e29d477468701e5a"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a7f12bc7ace4209b7e29d477468701e5a">llvm::RISCVSubtarget::isRegisterReservedByUser</a></div><div class="ttdeci">bool isRegisterReservedByUser(Register i) const</div><div class="ttdef"><b>Definition</b> <a href="RISCVSubtarget_8h_source.html#l00136">RISCVSubtarget.h:136</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_a13bd3dae94013a7bf38afc9391c8fa8f"><div class="ttname"><a href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">llvm::Register::isPhysical</a></div><div class="ttdeci">bool isPhysical() const</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00097">Register.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1StackOffset_html"><div class="ttname"><a href="classllvm_1_1StackOffset.html">llvm::StackOffset</a></div><div class="ttdoc">StackOffset holds a fixed and a scalable offset in bytes.</div><div class="ttdef"><b>Definition</b> <a href="TypeSize_8h_source.html#l00036">TypeSize.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1StackOffset_html_a0775e5fb52ac148f4d06e7eedb34e94e"><div class="ttname"><a href="classllvm_1_1StackOffset.html#a0775e5fb52ac148f4d06e7eedb34e94e">llvm::StackOffset::getFixed</a></div><div class="ttdeci">int64_t getFixed() const</div><div class="ttdoc">Returns the fixed component of the stack.</div><div class="ttdef"><b>Definition</b> <a href="TypeSize_8h_source.html#l00052">TypeSize.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1StackOffset_html_aab735eb6b844f1b683d12013a083b4e2"><div class="ttname"><a href="classllvm_1_1StackOffset.html#aab735eb6b844f1b683d12013a083b4e2">llvm::StackOffset::get</a></div><div class="ttdeci">static StackOffset get(int64_t Fixed, int64_t Scalable)</div><div class="ttdef"><b>Definition</b> <a href="TypeSize_8h_source.html#l00047">TypeSize.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetFrameLowering_html"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html">llvm::TargetFrameLowering</a></div><div class="ttdoc">Information about stack frame layout on the target.</div><div class="ttdef"><b>Definition</b> <a href="TargetFrameLowering_8h_source.html#l00043">TargetFrameLowering.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetFrameLowering_html_a59182730437bdb0a45a274261a7ea84b"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">llvm::TargetFrameLowering::hasFP</a></div><div class="ttdeci">virtual bool hasFP(const MachineFunction &amp;MF) const =0</div><div class="ttdoc">hasFP - Return true if the specified function should have a dedicated frame pointer register.</div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition</b> <a href="TargetInstrInfo_8h_source.html#l00098">TargetInstrInfo.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_afc99d2835eb4b8cde9e81db9abca597c"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#afc99d2835eb4b8cde9e81db9abca597c">llvm::TargetRegisterInfo::getRegAllocationHints</a></div><div class="ttdeci">virtual bool getRegAllocationHints(Register VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap *VRM=nullptr, const LiveRegMatrix *Matrix=nullptr) const</div><div class="ttdoc">Get a list of 'hint' registers that the register allocator should try first when allocating a physica...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8cpp_source.html#l00422">TargetRegisterInfo.cpp:422</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a43c530c830206ecf5ad3359364634c75"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it.</div><div class="ttdef"><b>Definition</b> <a href="TargetSubtargetInfo_8h_source.html#l00127">TargetSubtargetInfo.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_acd858ed72f11db9444617740c3622608"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_a785a4e2daf4e5bf3f0836adbc4fb7e65"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a785a4e2daf4e5bf3f0836adbc4fb7e65">llvm::VirtRegMap::getPhys</a></div><div class="ttdeci">MCRegister getPhys(Register virtReg) const</div><div class="ttdoc">returns the physical register mapped to the specified virtual register</div><div class="ttdef"><b>Definition</b> <a href="VirtRegMap_8h_source.html#l00105">VirtRegMap.h:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l01410">CommandLine.h:1412</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00040">ilist_node.h:40</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_ac4ff6c0d7d3422c83fe44a3597fb0f12a8e8dc64aad833bd23d07d3384522575e"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12a8e8dc64aad833bd23d07d3384522575e">llvm::CallingConv::GHC</a></div><div class="ttdeci">@ GHC</div><div class="ttdoc">Used by the Glasgow Haskell Compiler (GHC).</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00050">CallingConv.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a45fb6ea6c36157d00ae8a43dfedcc260"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a45fb6ea6c36157d00ae8a43dfedcc260">llvm::RISCVABI::ABI_ILP32D</a></div><div class="ttdeci">@ ABI_ILP32D</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00383">RISCVBaseInfo.h:383</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a8a401ce2fcb2329054c1e93cc57cb91e"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8a401ce2fcb2329054c1e93cc57cb91e">llvm::RISCVABI::ABI_LP64F</a></div><div class="ttdeci">@ ABI_LP64F</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00386">RISCVBaseInfo.h:386</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a8bd020c98ec18f175789493ef90eb66a"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8bd020c98ec18f175789493ef90eb66a">llvm::RISCVABI::ABI_ILP32F</a></div><div class="ttdeci">@ ABI_ILP32F</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00382">RISCVBaseInfo.h:382</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a8f2e55f34742f82eeaa55cbd79d44c0e"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f2e55f34742f82eeaa55cbd79d44c0e">llvm::RISCVABI::ABI_ILP32</a></div><div class="ttdeci">@ ABI_ILP32</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00381">RISCVBaseInfo.h:381</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9ae72b691ee57f47810281dffc97cbde06"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9ae72b691ee57f47810281dffc97cbde06">llvm::RISCVABI::ABI_LP64</a></div><div class="ttdeci">@ ABI_LP64</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00385">RISCVBaseInfo.h:385</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9af5a5e31fdfed05fc333fd92b488670f8"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9af5a5e31fdfed05fc333fd92b488670f8">llvm::RISCVABI::ABI_LP64D</a></div><div class="ttdeci">@ ABI_LP64D</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00387">RISCVBaseInfo.h:387</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a3c75dbf1bd34c20b6265e6af91a32a06"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a3c75dbf1bd34c20b6265e6af91a32a06">llvm::RISCVABI::getBPReg</a></div><div class="ttdeci">MCRegister getBPReg()</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8cpp_source.html#l00090">RISCVBaseInfo.cpp:90</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a4911b00c3e25dd805ada7f656168cceea2be0b30da2b9552e5e242d04c89d54e3"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a4911b00c3e25dd805ada7f656168cceea2be0b30da2b9552e5e242d04c89d54e3">llvm::RISCVII::InstFormatS</a></div><div class="ttdeci">@ InstFormatS</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00033">RISCVBaseInfo.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a4911b00c3e25dd805ada7f656168cceea46b70cca748a3756c44a134ee2ecf207"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a4911b00c3e25dd805ada7f656168cceea46b70cca748a3756c44a134ee2ecf207">llvm::RISCVII::InstFormatI</a></div><div class="ttdeci">@ InstFormatI</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00032">RISCVBaseInfo.h:32</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a7d2868e2bfce3a05c68294f371804304"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a7d2868e2bfce3a05c68294f371804304">llvm::RISCVII::getFormat</a></div><div class="ttdeci">static unsigned getFormat(uint64_t TSFlags)</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00134">RISCVBaseInfo.h:134</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_ac52462418d5d0479433a71035f2a2266"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#ac52462418d5d0479433a71035f2a2266">llvm::RISCV::isRVVSpillForZvlsseg</a></div><div class="ttdeci">std::optional&lt; std::pair&lt; unsigned, unsigned &gt; &gt; isRVVSpillForZvlsseg(unsigned Opcode)</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02814">RISCVInstrInfo.cpp:2814</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_ad821f506ad146f3ed222dbdeb8c3ca06"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#ad821f506ad146f3ed222dbdeb8c3ca06">llvm::RISCV::isRVVSpill</a></div><div class="ttdeci">bool isRVVSpill(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="RISCVInstrInfo_8cpp_source.html#l02803">RISCVInstrInfo.cpp:2803</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a4e2e9c97483a2e9dcb8033314d17ffe4a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a4e2e9c97483a2e9dcb8033314d17ffe4a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdeci">@ Implicit</div><div class="ttdoc">Not emitted register (e.g. carry, or temporary result).</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a4e2e9c97483a2e9dcb8033314d17ffe4a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a4e2e9c97483a2e9dcb8033314d17ffe4a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdeci">@ Kill</div><div class="ttdoc">The last use of a register.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00138">CommandLine.h:138</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_ac12e6a8f3a1b511f0dee2ed6de0ae806"><div class="ttname"><a href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00445">CommandLine.h:445</a></div></div>
<div class="ttc" id="anamespacellvm_1_1sampleprof_html_a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41"><div class="ttname"><a href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">llvm::sampleprof::Base</a></div><div class="ttdeci">@ Base</div><div class="ttdef"><b>Definition</b> <a href="Discriminator_8h_source.html#l00058">Discriminator.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="anamespacellvm_html_a17e04afcf0c5efeb0eb6a9a45287b5e4"><div class="ttname"><a href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const MIMetadata &amp;MIMD, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00357">MachineInstrBuilder.h:357</a></div></div>
<div class="ttc" id="anamespacellvm_html_a646986783f35e0fef8988f0f28d2589f"><div class="ttname"><a href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">llvm::Log2_32</a></div><div class="ttdeci">unsigned Log2_32(uint32_t Value)</div><div class="ttdoc">Return the floor log base 2 of the specified value, -1 if the value is zero.</div><div class="ttdef"><b>Definition</b> <a href="MathExtras_8h_source.html#l00409">MathExtras.h:409</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00145">Error.cpp:145</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47"><div class="ttname"><a href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">llvm::VariableID::Reserved</a></div><div class="ttdeci">@ Reserved</div></div>
<div class="ttc" id="anamespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00531">MachineInstrBuilder.h:531</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac78c09ae232b2ce188ff590d51e3c268"><div class="ttname"><a href="namespacellvm.html#ac78c09ae232b2ce188ff590d51e3c268">llvm::find_if</a></div><div class="ttdeci">auto find_if(R &amp;&amp;Range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::find_if which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition</b> <a href="STLExtras_8h_source.html#l01762">STLExtras.h:1762</a></div></div>
<div class="ttc" id="anamespacellvm_html_acd1cd968cb420c82d70926920fcdc7d7"><div class="ttname"><a href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">llvm::is_contained</a></div><div class="ttdeci">bool is_contained(R &amp;&amp;Range, const E &amp;Element)</div><div class="ttdoc">Wrapper function around std::find to detect if an element exists in a container.</div><div class="ttdef"><b>Definition</b> <a href="STLExtras_8h_source.html#l01869">STLExtras.h:1869</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1MaybeAlign_html"><div class="ttname"><a href="structllvm_1_1MaybeAlign.html">llvm::MaybeAlign</a></div><div class="ttdoc">This struct is a compact representation of a valid (power of two) or undefined (0) alignment.</div><div class="ttdef"><b>Definition</b> <a href="Alignment_8h_source.html#l00117">Alignment.h:117</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a019cd64618c63f99af8a18d51edd11e6"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a019cd64618c63f99af8a18d51edd11e6">llvm::RISCVRegisterInfo::needsFrameBaseReg</a></div><div class="ttdeci">bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00510">RISCVRegisterInfo.cpp:510</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a03734d92bfe18e27f139b8a607b246a8"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a03734d92bfe18e27f139b8a607b246a8">llvm::RISCVRegisterInfo::requiresVirtualBaseRegisters</a></div><div class="ttdeci">bool requiresVirtualBaseRegisters(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00501">RISCVRegisterInfo.cpp:501</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a12ace4f3daef15c858412ae8459af318"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a12ace4f3daef15c858412ae8459af318">llvm::RISCVRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00650">RISCVRegisterInfo.cpp:650</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a24c02ac750fe944f0902c120ed0e773d"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a24c02ac750fe944f0902c120ed0e773d">llvm::RISCVRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00057">RISCVRegisterInfo.cpp:57</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a277355964aa533df56cf3e0de6701b3d"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a277355964aa533df56cf3e0de6701b3d">llvm::RISCVRegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00084">RISCVRegisterInfo.cpp:84</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a293e39e43b6f68064cdfd37061c84128"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a293e39e43b6f68064cdfd37061c84128">llvm::RISCVRegisterInfo::lowerVRELOAD</a></div><div class="ttdeci">void lowerVRELOAD(MachineBasicBlock::iterator II) const</div><div class="ttdef"><b>Definition</b> <a href="#l00321">RISCVRegisterInfo.cpp:321</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a314b61dda54f91c5b5b16c57495de91b"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a314b61dda54f91c5b5b16c57495de91b">llvm::RISCVRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00628">RISCVRegisterInfo.cpp:628</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a497ba80da227001f952a7d30cfe0552f"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a497ba80da227001f952a7d30cfe0552f">llvm::RISCVRegisterInfo::materializeFrameBaseRegister</a></div><div class="ttdeci">Register materializeFrameBaseRegister(MachineBasicBlock *MBB, int FrameIdx, int64_t Offset) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00574">RISCVRegisterInfo.cpp:574</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a4b15b21859e0755a1426d8b06b973d06"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a4b15b21859e0755a1426d8b06b973d06">llvm::RISCVRegisterInfo::RISCVRegisterInfo</a></div><div class="ttdeci">RISCVRegisterInfo(unsigned HwMode)</div><div class="ttdef"><b>Definition</b> <a href="#l00052">RISCVRegisterInfo.cpp:52</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a575bd978cab5f3910b4882f7f0c58217"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a575bd978cab5f3910b4882f7f0c58217">llvm::RISCVRegisterInfo::getOffsetOpcodes</a></div><div class="ttdeci">void getOffsetOpcodes(const StackOffset &amp;Offset, SmallVectorImpl&lt; uint64_t &gt; &amp;Ops) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00657">RISCVRegisterInfo.cpp:657</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a6a21527d94be9d791694dc9a374b4245"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a6a21527d94be9d791694dc9a374b4245">llvm::RISCVRegisterInfo::isFrameOffsetLegal</a></div><div class="ttdeci">bool isFrameOffsetLegal(const MachineInstr *MI, Register BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00557">RISCVRegisterInfo.cpp:557</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a7238a4dd92fc1bb51c004c49c2b22263"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a7238a4dd92fc1bb51c004c49c2b22263">llvm::RISCVRegisterInfo::lowerVSPILL</a></div><div class="ttdeci">void lowerVSPILL(MachineBasicBlock::iterator II) const</div><div class="ttdef"><b>Definition</b> <a href="#l00252">RISCVRegisterInfo.cpp:252</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a7e859708ad783a2c412c873b9dea6b4e"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a7e859708ad783a2c412c873b9dea6b4e">llvm::RISCVRegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00622">RISCVRegisterInfo.cpp:622</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_aa4909014e5875c7b2d1cd6fdd7ab7e89"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#aa4909014e5875c7b2d1cd6fdd7ab7e89">llvm::RISCVRegisterInfo::adjustReg</a></div><div class="ttdeci">void adjustReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator II, const DebugLoc &amp;DL, Register DestReg, Register SrcReg, StackOffset Offset, MachineInstr::MIFlag Flag, MaybeAlign RequiredAlign) const</div><div class="ttdef"><b>Definition</b> <a href="#l00164">RISCVRegisterInfo.cpp:164</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_ab249b9c1f964160b8283b88d89524e87"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#ab249b9c1f964160b8283b88d89524e87">llvm::RISCVRegisterInfo::isAsmClobberable</a></div><div class="ttdeci">bool isAsmClobberable(const MachineFunction &amp;MF, MCRegister PhysReg) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00121">RISCVRegisterInfo.cpp:121</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_ab2b51b83e4a81bcd5cdc3fcf63835032"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#ab2b51b83e4a81bcd5cdc3fcf63835032">llvm::RISCVRegisterInfo::getNoPreservedMask</a></div><div class="ttdeci">const uint32_t * getNoPreservedMask() const override</div><div class="ttdef"><b>Definition</b> <a href="#l00126">RISCVRegisterInfo.cpp:126</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_ad2b3e9a806b1c44edf1125a7eeb79801"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#ad2b3e9a806b1c44edf1125a7eeb79801">llvm::RISCVRegisterInfo::resolveFrameIndex</a></div><div class="ttdeci">void resolveFrameIndex(MachineInstr &amp;MI, Register BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00594">RISCVRegisterInfo.cpp:594</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_ad490ad7663a07141538a6f4049299550"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#ad490ad7663a07141538a6f4049299550">llvm::RISCVRegisterInfo::getRegAllocationHints</a></div><div class="ttdeci">bool getRegAllocationHints(Register VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap *VRM, const LiveRegMatrix *Matrix) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00691">RISCVRegisterInfo.cpp:691</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_ad5bb4501e184247db6612f5db02ccd47"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#ad5bb4501e184247db6612f5db02ccd47">llvm::RISCVRegisterInfo::hasReservedSpillSlot</a></div><div class="ttdeci">bool hasReservedSpillSlot(const MachineFunction &amp;MF, Register Reg, int &amp;FrameIdx) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00148">RISCVRegisterInfo.cpp:148</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_adce425f688e985438ed2aa38300b07b0"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#adce425f688e985438ed2aa38300b07b0">llvm::RISCVRegisterInfo::getFrameIndexInstrOffset</a></div><div class="ttdeci">int64_t getFrameIndexInstrOffset(const MachineInstr *MI, int Idx) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00612">RISCVRegisterInfo.cpp:612</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_afafb9fe0c593f1f94f905d6186e8f712"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#afafb9fe0c593f1f94f905d6186e8f712">llvm::RISCVRegisterInfo::getRegisterCostTableIndex</a></div><div class="ttdeci">unsigned getRegisterCostTableIndex(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00685">RISCVRegisterInfo.cpp:685</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_afea15e305a01decf5c19eb0ccedc38a1"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#afea15e305a01decf5c19eb0ccedc38a1">llvm::RISCVRegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">bool eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00383">RISCVRegisterInfo.cpp:383</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00411">CommandLine.h:411</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:48:26 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
