{
  "module_name": "panel-newvision-nv3051d.c",
  "hash_id": "b52832bf413eb8e0af24b7860ffde58e8a242d0b9eb1f7dcbec09540e44a3032",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/panel/panel-newvision-nv3051d.c",
  "human_readable_source": "\n \n\n#include <linux/delay.h>\n#include <linux/gpio/consumer.h>\n#include <linux/media-bus-format.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/regulator/consumer.h>\n\n#include <video/display_timing.h>\n#include <video/mipi_display.h>\n\n#include <drm/drm_mipi_dsi.h>\n#include <drm/drm_modes.h>\n#include <drm/drm_panel.h>\n\nstruct nv3051d_panel_info {\n\tconst struct drm_display_mode *display_modes;\n\tunsigned int num_modes;\n\tu16 width_mm, height_mm;\n\tu32 bus_flags;\n};\n\nstruct panel_nv3051d {\n\tstruct device *dev;\n\tstruct drm_panel panel;\n\tstruct gpio_desc *reset_gpio;\n\tconst struct nv3051d_panel_info *panel_info;\n\tstruct regulator *vdd;\n};\n\nstatic inline struct panel_nv3051d *panel_to_panelnv3051d(struct drm_panel *panel)\n{\n\treturn container_of(panel, struct panel_nv3051d, panel);\n}\n\nstatic int panel_nv3051d_init_sequence(struct panel_nv3051d *ctx)\n{\n\tstruct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);\n\n\t \n\n\tmipi_dsi_dcs_write_seq(dsi, 0xFF, 0x30);\n\tmipi_dsi_dcs_write_seq(dsi, 0xFF, 0x52);\n\tmipi_dsi_dcs_write_seq(dsi, 0xFF, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0xE3, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x03, 0x40);\n\tmipi_dsi_dcs_write_seq(dsi, 0x04, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x05, 0x03);\n\tmipi_dsi_dcs_write_seq(dsi, 0x24, 0x12);\n\tmipi_dsi_dcs_write_seq(dsi, 0x25, 0x1E);\n\tmipi_dsi_dcs_write_seq(dsi, 0x26, 0x28);\n\tmipi_dsi_dcs_write_seq(dsi, 0x27, 0x52);\n\tmipi_dsi_dcs_write_seq(dsi, 0x28, 0x57);\n\tmipi_dsi_dcs_write_seq(dsi, 0x29, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x2A, 0xDF);\n\tmipi_dsi_dcs_write_seq(dsi, 0x38, 0x9C);\n\tmipi_dsi_dcs_write_seq(dsi, 0x39, 0xA7);\n\tmipi_dsi_dcs_write_seq(dsi, 0x3A, 0x53);\n\tmipi_dsi_dcs_write_seq(dsi, 0x44, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x49, 0x3C);\n\tmipi_dsi_dcs_write_seq(dsi, 0x59, 0xFE);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5C, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x91, 0x77);\n\tmipi_dsi_dcs_write_seq(dsi, 0x92, 0x77);\n\tmipi_dsi_dcs_write_seq(dsi, 0xA0, 0x55);\n\tmipi_dsi_dcs_write_seq(dsi, 0xA1, 0x50);\n\tmipi_dsi_dcs_write_seq(dsi, 0xA4, 0x9C);\n\tmipi_dsi_dcs_write_seq(dsi, 0xA7, 0x02);\n\tmipi_dsi_dcs_write_seq(dsi, 0xA8, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0xA9, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0xAA, 0xFC);\n\tmipi_dsi_dcs_write_seq(dsi, 0xAB, 0x28);\n\tmipi_dsi_dcs_write_seq(dsi, 0xAC, 0x06);\n\tmipi_dsi_dcs_write_seq(dsi, 0xAD, 0x06);\n\tmipi_dsi_dcs_write_seq(dsi, 0xAE, 0x06);\n\tmipi_dsi_dcs_write_seq(dsi, 0xAF, 0x03);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB0, 0x08);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB1, 0x26);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB2, 0x28);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB3, 0x28);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB4, 0x33);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB5, 0x08);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB6, 0x26);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB7, 0x08);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB8, 0x26);\n\tmipi_dsi_dcs_write_seq(dsi, 0xFF, 0x30);\n\tmipi_dsi_dcs_write_seq(dsi, 0xFF, 0x52);\n\tmipi_dsi_dcs_write_seq(dsi, 0xFF, 0x02);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB1, 0x0E);\n\tmipi_dsi_dcs_write_seq(dsi, 0xD1, 0x0E);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB4, 0x29);\n\tmipi_dsi_dcs_write_seq(dsi, 0xD4, 0x2B);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB2, 0x0C);\n\tmipi_dsi_dcs_write_seq(dsi, 0xD2, 0x0A);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB3, 0x28);\n\tmipi_dsi_dcs_write_seq(dsi, 0xD3, 0x28);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB6, 0x11);\n\tmipi_dsi_dcs_write_seq(dsi, 0xD6, 0x0D);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB7, 0x32);\n\tmipi_dsi_dcs_write_seq(dsi, 0xD7, 0x30);\n\tmipi_dsi_dcs_write_seq(dsi, 0xC1, 0x04);\n\tmipi_dsi_dcs_write_seq(dsi, 0xE1, 0x06);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB8, 0x0A);\n\tmipi_dsi_dcs_write_seq(dsi, 0xD8, 0x0A);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB9, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0xD9, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0xBD, 0x13);\n\tmipi_dsi_dcs_write_seq(dsi, 0xDD, 0x13);\n\tmipi_dsi_dcs_write_seq(dsi, 0xBC, 0x11);\n\tmipi_dsi_dcs_write_seq(dsi, 0xDC, 0x11);\n\tmipi_dsi_dcs_write_seq(dsi, 0xBB, 0x0F);\n\tmipi_dsi_dcs_write_seq(dsi, 0xDB, 0x0F);\n\tmipi_dsi_dcs_write_seq(dsi, 0xBA, 0x0F);\n\tmipi_dsi_dcs_write_seq(dsi, 0xDA, 0x0F);\n\tmipi_dsi_dcs_write_seq(dsi, 0xBE, 0x18);\n\tmipi_dsi_dcs_write_seq(dsi, 0xDE, 0x18);\n\tmipi_dsi_dcs_write_seq(dsi, 0xBF, 0x0F);\n\tmipi_dsi_dcs_write_seq(dsi, 0xDF, 0x0F);\n\tmipi_dsi_dcs_write_seq(dsi, 0xC0, 0x17);\n\tmipi_dsi_dcs_write_seq(dsi, 0xE0, 0x17);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB5, 0x3B);\n\tmipi_dsi_dcs_write_seq(dsi, 0xD5, 0x3C);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB0, 0x0B);\n\tmipi_dsi_dcs_write_seq(dsi, 0xD0, 0x0C);\n\tmipi_dsi_dcs_write_seq(dsi, 0xFF, 0x30);\n\tmipi_dsi_dcs_write_seq(dsi, 0xFF, 0x52);\n\tmipi_dsi_dcs_write_seq(dsi, 0xFF, 0x03);\n\tmipi_dsi_dcs_write_seq(dsi, 0x00, 0x2A);\n\tmipi_dsi_dcs_write_seq(dsi, 0x01, 0x2A);\n\tmipi_dsi_dcs_write_seq(dsi, 0x02, 0x2A);\n\tmipi_dsi_dcs_write_seq(dsi, 0x03, 0x2A);\n\tmipi_dsi_dcs_write_seq(dsi, 0x04, 0x61);\n\tmipi_dsi_dcs_write_seq(dsi, 0x05, 0x80);\n\tmipi_dsi_dcs_write_seq(dsi, 0x06, 0xC7);\n\tmipi_dsi_dcs_write_seq(dsi, 0x07, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x08, 0x82);\n\tmipi_dsi_dcs_write_seq(dsi, 0x09, 0x83);\n\tmipi_dsi_dcs_write_seq(dsi, 0x30, 0x2A);\n\tmipi_dsi_dcs_write_seq(dsi, 0x31, 0x2A);\n\tmipi_dsi_dcs_write_seq(dsi, 0x32, 0x2A);\n\tmipi_dsi_dcs_write_seq(dsi, 0x33, 0x2A);\n\tmipi_dsi_dcs_write_seq(dsi, 0x34, 0x61);\n\tmipi_dsi_dcs_write_seq(dsi, 0x35, 0xC5);\n\tmipi_dsi_dcs_write_seq(dsi, 0x36, 0x80);\n\tmipi_dsi_dcs_write_seq(dsi, 0x37, 0x23);\n\tmipi_dsi_dcs_write_seq(dsi, 0x40, 0x82);\n\tmipi_dsi_dcs_write_seq(dsi, 0x41, 0x83);\n\tmipi_dsi_dcs_write_seq(dsi, 0x42, 0x80);\n\tmipi_dsi_dcs_write_seq(dsi, 0x43, 0x81);\n\tmipi_dsi_dcs_write_seq(dsi, 0x44, 0x11);\n\tmipi_dsi_dcs_write_seq(dsi, 0x45, 0xF2);\n\tmipi_dsi_dcs_write_seq(dsi, 0x46, 0xF1);\n\tmipi_dsi_dcs_write_seq(dsi, 0x47, 0x11);\n\tmipi_dsi_dcs_write_seq(dsi, 0x48, 0xF4);\n\tmipi_dsi_dcs_write_seq(dsi, 0x49, 0xF3);\n\tmipi_dsi_dcs_write_seq(dsi, 0x50, 0x02);\n\tmipi_dsi_dcs_write_seq(dsi, 0x51, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x52, 0x04);\n\tmipi_dsi_dcs_write_seq(dsi, 0x53, 0x03);\n\tmipi_dsi_dcs_write_seq(dsi, 0x54, 0x11);\n\tmipi_dsi_dcs_write_seq(dsi, 0x55, 0xF6);\n\tmipi_dsi_dcs_write_seq(dsi, 0x56, 0xF5);\n\tmipi_dsi_dcs_write_seq(dsi, 0x57, 0x11);\n\tmipi_dsi_dcs_write_seq(dsi, 0x58, 0xF8);\n\tmipi_dsi_dcs_write_seq(dsi, 0x59, 0xF7);\n\tmipi_dsi_dcs_write_seq(dsi, 0x7E, 0x02);\n\tmipi_dsi_dcs_write_seq(dsi, 0x7F, 0x80);\n\tmipi_dsi_dcs_write_seq(dsi, 0xE0, 0x5A);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB1, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB4, 0x0E);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB5, 0x0F);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB6, 0x04);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB7, 0x07);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB8, 0x06);\n\tmipi_dsi_dcs_write_seq(dsi, 0xB9, 0x05);\n\tmipi_dsi_dcs_write_seq(dsi, 0xBA, 0x0F);\n\tmipi_dsi_dcs_write_seq(dsi, 0xC7, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0xCA, 0x0E);\n\tmipi_dsi_dcs_write_seq(dsi, 0xCB, 0x0F);\n\tmipi_dsi_dcs_write_seq(dsi, 0xCC, 0x04);\n\tmipi_dsi_dcs_write_seq(dsi, 0xCD, 0x07);\n\tmipi_dsi_dcs_write_seq(dsi, 0xCE, 0x06);\n\tmipi_dsi_dcs_write_seq(dsi, 0xCF, 0x05);\n\tmipi_dsi_dcs_write_seq(dsi, 0xD0, 0x0F);\n\tmipi_dsi_dcs_write_seq(dsi, 0x81, 0x0F);\n\tmipi_dsi_dcs_write_seq(dsi, 0x84, 0x0E);\n\tmipi_dsi_dcs_write_seq(dsi, 0x85, 0x0F);\n\tmipi_dsi_dcs_write_seq(dsi, 0x86, 0x07);\n\tmipi_dsi_dcs_write_seq(dsi, 0x87, 0x04);\n\tmipi_dsi_dcs_write_seq(dsi, 0x88, 0x05);\n\tmipi_dsi_dcs_write_seq(dsi, 0x89, 0x06);\n\tmipi_dsi_dcs_write_seq(dsi, 0x8A, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x97, 0x0F);\n\tmipi_dsi_dcs_write_seq(dsi, 0x9A, 0x0E);\n\tmipi_dsi_dcs_write_seq(dsi, 0x9B, 0x0F);\n\tmipi_dsi_dcs_write_seq(dsi, 0x9C, 0x07);\n\tmipi_dsi_dcs_write_seq(dsi, 0x9D, 0x04);\n\tmipi_dsi_dcs_write_seq(dsi, 0x9E, 0x05);\n\tmipi_dsi_dcs_write_seq(dsi, 0x9F, 0x06);\n\tmipi_dsi_dcs_write_seq(dsi, 0xA0, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0xFF, 0x30);\n\tmipi_dsi_dcs_write_seq(dsi, 0xFF, 0x52);\n\tmipi_dsi_dcs_write_seq(dsi, 0xFF, 0x02);\n\tmipi_dsi_dcs_write_seq(dsi, 0x01, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x02, 0xDA);\n\tmipi_dsi_dcs_write_seq(dsi, 0x03, 0xBA);\n\tmipi_dsi_dcs_write_seq(dsi, 0x04, 0xA8);\n\tmipi_dsi_dcs_write_seq(dsi, 0x05, 0x9A);\n\tmipi_dsi_dcs_write_seq(dsi, 0x06, 0x70);\n\tmipi_dsi_dcs_write_seq(dsi, 0x07, 0xFF);\n\tmipi_dsi_dcs_write_seq(dsi, 0x08, 0x91);\n\tmipi_dsi_dcs_write_seq(dsi, 0x09, 0x90);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0A, 0xFF);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0B, 0x8F);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0C, 0x60);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0D, 0x58);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0E, 0x48);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0F, 0x38);\n\tmipi_dsi_dcs_write_seq(dsi, 0x10, 0x2B);\n\tmipi_dsi_dcs_write_seq(dsi, 0xFF, 0x30);\n\tmipi_dsi_dcs_write_seq(dsi, 0xFF, 0x52);\n\tmipi_dsi_dcs_write_seq(dsi, 0xFF, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x36, 0x02);\n\tmipi_dsi_dcs_write_seq(dsi, 0x3A, 0x70);\n\n\tdev_dbg(ctx->dev, \"Panel init sequence done\\n\");\n\n\treturn 0;\n}\n\nstatic int panel_nv3051d_unprepare(struct drm_panel *panel)\n{\n\tstruct panel_nv3051d *ctx = panel_to_panelnv3051d(panel);\n\tstruct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);\n\tint ret;\n\n\tret = mipi_dsi_dcs_set_display_off(dsi);\n\tif (ret < 0)\n\t\tdev_err(ctx->dev, \"failed to set display off: %d\\n\", ret);\n\n\tmsleep(20);\n\n\tret = mipi_dsi_dcs_enter_sleep_mode(dsi);\n\tif (ret < 0) {\n\t\tdev_err(ctx->dev, \"failed to enter sleep mode: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tusleep_range(10000, 15000);\n\n\tgpiod_set_value_cansleep(ctx->reset_gpio, 1);\n\n\tregulator_disable(ctx->vdd);\n\n\treturn 0;\n}\n\nstatic int panel_nv3051d_prepare(struct drm_panel *panel)\n{\n\tstruct panel_nv3051d *ctx = panel_to_panelnv3051d(panel);\n\tstruct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);\n\tint ret;\n\n\tdev_dbg(ctx->dev, \"Resetting the panel\\n\");\n\tret = regulator_enable(ctx->vdd);\n\tif (ret < 0) {\n\t\tdev_err(ctx->dev, \"Failed to enable vdd supply: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tusleep_range(2000, 3000);\n\tgpiod_set_value_cansleep(ctx->reset_gpio, 1);\n\tmsleep(150);\n\tgpiod_set_value_cansleep(ctx->reset_gpio, 0);\n\tmsleep(20);\n\n\tret = panel_nv3051d_init_sequence(ctx);\n\tif (ret < 0) {\n\t\tdev_err(ctx->dev, \"Panel init sequence failed: %d\\n\", ret);\n\t\tgoto disable_vdd;\n\t}\n\n\tret = mipi_dsi_dcs_exit_sleep_mode(dsi);\n\tif (ret < 0) {\n\t\tdev_err(ctx->dev, \"Failed to exit sleep mode: %d\\n\", ret);\n\t\tgoto disable_vdd;\n\t}\n\n\tmsleep(200);\n\n\tret = mipi_dsi_dcs_set_display_on(dsi);\n\tif (ret < 0) {\n\t\tdev_err(ctx->dev, \"Failed to set display on: %d\\n\", ret);\n\t\tgoto disable_vdd;\n\t}\n\n\tusleep_range(10000, 15000);\n\n\treturn 0;\n\ndisable_vdd:\n\tregulator_disable(ctx->vdd);\n\treturn ret;\n}\n\nstatic int panel_nv3051d_get_modes(struct drm_panel *panel,\n\t\t\t\t   struct drm_connector *connector)\n{\n\tstruct panel_nv3051d *ctx = panel_to_panelnv3051d(panel);\n\tconst struct nv3051d_panel_info *panel_info = ctx->panel_info;\n\tstruct drm_display_mode *mode;\n\tunsigned int i;\n\n\tfor (i = 0; i < panel_info->num_modes; i++) {\n\t\tmode = drm_mode_duplicate(connector->dev,\n\t\t\t\t\t  &panel_info->display_modes[i]);\n\t\tif (!mode)\n\t\t\treturn -ENOMEM;\n\n\t\tdrm_mode_set_name(mode);\n\n\t\tmode->type = DRM_MODE_TYPE_DRIVER;\n\t\tif (panel_info->num_modes == 1)\n\t\t\tmode->type |= DRM_MODE_TYPE_PREFERRED;\n\n\t\tdrm_mode_probed_add(connector, mode);\n\t}\n\n\tconnector->display_info.bpc = 8;\n\tconnector->display_info.width_mm = panel_info->width_mm;\n\tconnector->display_info.height_mm = panel_info->height_mm;\n\tconnector->display_info.bus_flags = panel_info->bus_flags;\n\n\treturn panel_info->num_modes;\n}\n\nstatic const struct drm_panel_funcs panel_nv3051d_funcs = {\n\t.unprepare\t= panel_nv3051d_unprepare,\n\t.prepare\t= panel_nv3051d_prepare,\n\t.get_modes\t= panel_nv3051d_get_modes,\n};\n\nstatic int panel_nv3051d_probe(struct mipi_dsi_device *dsi)\n{\n\tstruct device *dev = &dsi->dev;\n\tstruct panel_nv3051d *ctx;\n\tint ret;\n\n\tctx = devm_kzalloc(dev, sizeof(*ctx), GFP_KERNEL);\n\tif (!ctx)\n\t\treturn -ENOMEM;\n\n\tctx->dev = dev;\n\n\tctx->panel_info = of_device_get_match_data(dev);\n\tif (!ctx->panel_info)\n\t\treturn -EINVAL;\n\n\tctx->reset_gpio = devm_gpiod_get_optional(dev, \"reset\", GPIOD_OUT_HIGH);\n\tif (IS_ERR(ctx->reset_gpio)) {\n\t\tdev_err(dev, \"cannot get reset gpio\\n\");\n\t\treturn PTR_ERR(ctx->reset_gpio);\n\t}\n\n\tctx->vdd = devm_regulator_get(dev, \"vdd\");\n\tif (IS_ERR(ctx->vdd)) {\n\t\tret = PTR_ERR(ctx->vdd);\n\t\tif (ret != -EPROBE_DEFER)\n\t\t\tdev_err(dev, \"Failed to request vdd regulator: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tmipi_dsi_set_drvdata(dsi, ctx);\n\n\tdsi->lanes = 4;\n\tdsi->format = MIPI_DSI_FMT_RGB888;\n\tdsi->mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |\n\t\t\t  MIPI_DSI_MODE_LPM | MIPI_DSI_MODE_NO_EOT_PACKET;\n\n\tdrm_panel_init(&ctx->panel, &dsi->dev, &panel_nv3051d_funcs,\n\t\t       DRM_MODE_CONNECTOR_DSI);\n\n\tret = drm_panel_of_backlight(&ctx->panel);\n\tif (ret)\n\t\treturn ret;\n\n\tdrm_panel_add(&ctx->panel);\n\n\tret = mipi_dsi_attach(dsi);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"mipi_dsi_attach failed: %d\\n\", ret);\n\t\tdrm_panel_remove(&ctx->panel);\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic void panel_nv3051d_shutdown(struct mipi_dsi_device *dsi)\n{\n\tstruct panel_nv3051d *ctx = mipi_dsi_get_drvdata(dsi);\n\tint ret;\n\n\tret = drm_panel_unprepare(&ctx->panel);\n\tif (ret < 0)\n\t\tdev_err(&dsi->dev, \"Failed to unprepare panel: %d\\n\", ret);\n\n\tret = drm_panel_disable(&ctx->panel);\n\tif (ret < 0)\n\t\tdev_err(&dsi->dev, \"Failed to disable panel: %d\\n\", ret);\n}\n\nstatic void panel_nv3051d_remove(struct mipi_dsi_device *dsi)\n{\n\tstruct panel_nv3051d *ctx = mipi_dsi_get_drvdata(dsi);\n\tint ret;\n\n\tpanel_nv3051d_shutdown(dsi);\n\n\tret = mipi_dsi_detach(dsi);\n\tif (ret < 0)\n\t\tdev_err(&dsi->dev, \"Failed to detach from DSI host: %d\\n\", ret);\n\n\tdrm_panel_remove(&ctx->panel);\n}\n\nstatic const struct drm_display_mode nv3051d_rgxx3_modes[] = {\n\t{  \n\t\t.hdisplay\t= 640,\n\t\t.hsync_start\t= 640 + 40,\n\t\t.hsync_end\t= 640 + 40 + 2,\n\t\t.htotal\t\t= 640 + 40 + 2 + 80,\n\t\t.vdisplay\t= 480,\n\t\t.vsync_start\t= 480 + 18,\n\t\t.vsync_end\t= 480 + 18 + 2,\n\t\t.vtotal\t\t= 480 + 18 + 2 + 28,\n\t\t.clock\t\t= 48300,\n\t\t.flags\t\t= DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n\t},\n\t{  \n\t\t.hdisplay       = 640,\n\t\t.hsync_start    = 640 + 40,\n\t\t.hsync_end      = 640 + 40 + 2,\n\t\t.htotal         = 640 + 40 + 2 + 80,\n\t\t.vdisplay       = 480,\n\t\t.vsync_start    = 480 + 18,\n\t\t.vsync_end      = 480 + 18 + 2,\n\t\t.vtotal         = 480 + 18 + 2 + 28,\n\t\t.clock          = 40250,\n\t\t.flags\t\t= DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n\t},\n\t{  \n\t\t.hdisplay\t= 640,\n\t\t.hsync_start\t= 640 + 40,\n\t\t.hsync_end\t= 640 + 40 + 2,\n\t\t.htotal\t\t= 640 + 40 + 2 + 80,\n\t\t.vdisplay\t= 480,\n\t\t.vsync_start\t= 480 + 18,\n\t\t.vsync_end\t= 480 + 18 + 2,\n\t\t.vtotal\t\t= 480 + 18 + 2 + 28,\n\t\t.clock\t\t= 24150,\n\t\t.flags\t\t= DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n\t},\n};\n\nstatic const struct nv3051d_panel_info nv3051d_rgxx3_info = {\n\t.display_modes = nv3051d_rgxx3_modes,\n\t.num_modes = ARRAY_SIZE(nv3051d_rgxx3_modes),\n\t.width_mm = 70,\n\t.height_mm = 57,\n\t.bus_flags = DRM_BUS_FLAG_DE_LOW | DRM_BUS_FLAG_PIXDATA_DRIVE_NEGEDGE,\n};\n\nstatic const struct of_device_id newvision_nv3051d_of_match[] = {\n\t{ .compatible = \"newvision,nv3051d\", .data = &nv3051d_rgxx3_info },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, newvision_nv3051d_of_match);\n\nstatic struct mipi_dsi_driver newvision_nv3051d_driver = {\n\t.driver = {\n\t\t.name = \"panel-newvision-nv3051d\",\n\t\t.of_match_table = newvision_nv3051d_of_match,\n\t},\n\t.probe\t= panel_nv3051d_probe,\n\t.remove = panel_nv3051d_remove,\n\t.shutdown = panel_nv3051d_shutdown,\n};\nmodule_mipi_dsi_driver(newvision_nv3051d_driver);\n\nMODULE_AUTHOR(\"Chris Morgan <macromorgan@hotmail.com>\");\nMODULE_DESCRIPTION(\"DRM driver for Newvision NV3051D based MIPI DSI panels\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}