

================================================================
== Vivado HLS Report for 'load64_2'
================================================================
* Date:           Tue Apr  4 23:20:52 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 5.194 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17| 0.170 ms | 0.170 ms |   17|   17|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         2|          -|          -|     8|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %x_offset)" [fips202.c:26]   --->   Operation 4 'read' 'x_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i64 %x_offset_read to i14" [fips202.c:31]   --->   Operation 5 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:30]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.58>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%r_0 = phi i64 [ 0, %0 ], [ %r, %2 ]"   --->   Operation 8 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.21ns)   --->   "%icmp_ln30 = icmp eq i4 %i_0, -8" [fips202.c:30]   --->   Operation 9 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.49ns)   --->   "%i = add i4 %i_0, 1" [fips202.c:30]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %3, label %2" [fips202.c:30]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %i_0 to i14" [fips202.c:31]   --->   Operation 13 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.80ns)   --->   "%add_ln31 = add i14 %trunc_ln31, %zext_ln31" [fips202.c:31]   --->   Operation 14 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln31_9 = zext i14 %add_ln31 to i64" [fips202.c:31]   --->   Operation 15 'zext' 'zext_ln31_9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [5720 x i8]* %x, i64 0, i64 %zext_ln31_9" [fips202.c:31]   --->   Operation 16 'getelementptr' 'x_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.77ns)   --->   "%x_load = load i8* %x_addr, align 1" [fips202.c:31]   --->   Operation 17 'load' 'x_load' <Predicate = (!icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret i64 %r_0" [fips202.c:33]   --->   Operation 18 'ret' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 19 [1/2] (2.77ns)   --->   "%x_load = load i8* %x_addr, align 1" [fips202.c:31]   --->   Operation 19 'load' 'x_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_1 = zext i8 %x_load to i64" [fips202.c:31]   --->   Operation 20 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%trunc_ln31_3 = trunc i4 %i_0 to i3" [fips202.c:31]   --->   Operation 21 'trunc' 'trunc_ln31_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31_3, i3 0)" [fips202.c:31]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_2 = zext i6 %shl_ln to i64" [fips202.c:31]   --->   Operation 23 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln31 = shl i64 %zext_ln31_1, %zext_ln31_2" [fips202.c:31]   --->   Operation 24 'shl' 'shl_ln31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (2.42ns) (out node of the LUT)   --->   "%r = or i64 %shl_ln31, %r_0" [fips202.c:31]   --->   Operation 25 'or' 'r' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:30]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_offset_read (read             ) [ 0000]
trunc_ln31    (trunc            ) [ 0011]
br_ln30       (br               ) [ 0111]
i_0           (phi              ) [ 0011]
r_0           (phi              ) [ 0011]
icmp_ln30     (icmp             ) [ 0011]
empty         (speclooptripcount) [ 0000]
i             (add              ) [ 0111]
br_ln30       (br               ) [ 0000]
zext_ln31     (zext             ) [ 0000]
add_ln31      (add              ) [ 0000]
zext_ln31_9   (zext             ) [ 0000]
x_addr        (getelementptr    ) [ 0001]
ret_ln33      (ret              ) [ 0000]
x_load        (load             ) [ 0000]
zext_ln31_1   (zext             ) [ 0000]
trunc_ln31_3  (trunc            ) [ 0000]
shl_ln        (bitconcatenate   ) [ 0000]
zext_ln31_2   (zext             ) [ 0000]
shl_ln31      (shl              ) [ 0000]
r             (or               ) [ 0111]
br_ln30       (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="x_offset_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="64" slack="0"/>
<pin id="24" dir="0" index="1" bw="64" slack="0"/>
<pin id="25" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_offset_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="x_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="8" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="14" slack="0"/>
<pin id="32" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_access_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="13" slack="0"/>
<pin id="37" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="38" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="39" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="41" class="1005" name="i_0_reg_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="4" slack="1"/>
<pin id="43" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="45" class="1004" name="i_0_phi_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="1" slack="1"/>
<pin id="47" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="4" slack="0"/>
<pin id="49" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="53" class="1005" name="r_0_reg_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="64" slack="1"/>
<pin id="55" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="57" class="1004" name="r_0_phi_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="1" slack="1"/>
<pin id="59" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="64" slack="1"/>
<pin id="61" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="trunc_ln31_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="64" slack="0"/>
<pin id="67" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="icmp_ln30_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="0"/>
<pin id="71" dir="0" index="1" bw="4" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="zext_ln31_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="add_ln31_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="14" slack="1"/>
<pin id="87" dir="0" index="1" bw="4" slack="0"/>
<pin id="88" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln31_9_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="14" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_9/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="zext_ln31_1_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="trunc_ln31_3_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="1"/>
<pin id="101" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31_3/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="shl_ln_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="3" slack="0"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln31_2_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="shl_ln31_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="6" slack="0"/>
<pin id="118" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln31/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="r_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="1"/>
<pin id="124" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="127" class="1005" name="trunc_ln31_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="14" slack="1"/>
<pin id="129" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

<comp id="135" class="1005" name="i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="140" class="1005" name="x_addr_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="13" slack="1"/>
<pin id="142" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="145" class="1005" name="r_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="1"/>
<pin id="147" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="4" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="8" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="28" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="51"><net_src comp="41" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="52"><net_src comp="45" pin="4"/><net_sink comp="41" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="63"><net_src comp="53" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="64"><net_src comp="57" pin="4"/><net_sink comp="53" pin=0"/></net>

<net id="68"><net_src comp="22" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="73"><net_src comp="45" pin="4"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="45" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="84"><net_src comp="45" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="81" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="93"><net_src comp="85" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="98"><net_src comp="35" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="41" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="95" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="111" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="53" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="65" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="138"><net_src comp="75" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="143"><net_src comp="28" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="148"><net_src comp="121" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="57" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: load64.2 : x | {2 3 }
	Port: load64.2 : x_offset | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln30 : 1
		i : 1
		br_ln30 : 2
		zext_ln31 : 1
		add_ln31 : 2
		zext_ln31_9 : 3
		x_addr : 4
		x_load : 5
		ret_ln33 : 1
	State 3
		zext_ln31_1 : 1
		shl_ln : 1
		zext_ln31_2 : 2
		shl_ln31 : 3
		r : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    or    |         r_fu_121         |    0    |    64   |
|----------|--------------------------|---------|---------|
|    add   |          i_fu_75         |    0    |    13   |
|          |      add_ln31_fu_85      |    0    |    21   |
|----------|--------------------------|---------|---------|
|    shl   |      shl_ln31_fu_115     |    0    |    19   |
|----------|--------------------------|---------|---------|
|   icmp   |      icmp_ln30_fu_69     |    0    |    9    |
|----------|--------------------------|---------|---------|
|   read   | x_offset_read_read_fu_22 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |     trunc_ln31_fu_65     |    0    |    0    |
|          |    trunc_ln31_3_fu_99    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      zext_ln31_fu_81     |    0    |    0    |
|   zext   |     zext_ln31_9_fu_90    |    0    |    0    |
|          |     zext_ln31_1_fu_95    |    0    |    0    |
|          |    zext_ln31_2_fu_111    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       shl_ln_fu_103      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   126   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_0_reg_41    |    4   |
|     i_reg_135    |    4   |
|    r_0_reg_53    |   64   |
|     r_reg_145    |   64   |
|trunc_ln31_reg_127|   14   |
|  x_addr_reg_140  |   13   |
+------------------+--------+
|       Total      |   163  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_35 |  p0  |   2  |  13  |   26   ||    9    |
|    i_0_reg_41    |  p0  |   2  |   4  |    8   ||    9    |
|    r_0_reg_53    |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   162  ||   4.05  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   126  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   163  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   163  |   153  |
+-----------+--------+--------+--------+
