Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  5 15:32:48 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dedicated_timing_summary_routed.rpt -pb dedicated_timing_summary_routed.pb -rpx dedicated_timing_summary_routed.rpx -warn_on_violation
| Design       : dedicated
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.058        0.000                      0                  103        0.202        0.000                      0                  103        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.058        0.000                      0                  103        0.202        0.000                      0                  103        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 U_clk_div_count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_count/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.828ns (21.026%)  route 3.110ns (78.974%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.554     5.075    U_clk_div_count/CLK
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  U_clk_div_count/counter_reg[22]/Q
                         net (fo=2, routed)           0.999     6.530    U_clk_div_count/counter[22]
    SLICE_X51Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.654 r  U_clk_div_count/tick_i_2/O
                         net (fo=2, routed)           0.897     7.551    U_clk_div_count/tick_i_2_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.675 r  U_clk_div_count/counter[26]_i_2/O
                         net (fo=26, routed)          1.214     8.889    U_clk_div_count/counter[26]_i_2_n_0
    SLICE_X51Y27         LUT4 (Prop_lut4_I0_O)        0.124     9.013 r  U_clk_div_count/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.013    U_clk_div_count/counter_0[25]
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.438    14.779    U_clk_div_count/CLK
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[25]/C
                         clock pessimism              0.296    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X51Y27         FDCE (Setup_fdce_C_D)        0.031    15.071    U_clk_div_count/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 U_clk_div_count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_count/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.858ns (21.623%)  route 3.110ns (78.377%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.554     5.075    U_clk_div_count/CLK
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  U_clk_div_count/counter_reg[22]/Q
                         net (fo=2, routed)           0.999     6.530    U_clk_div_count/counter[22]
    SLICE_X51Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.654 r  U_clk_div_count/tick_i_2/O
                         net (fo=2, routed)           0.897     7.551    U_clk_div_count/tick_i_2_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.675 r  U_clk_div_count/counter[26]_i_2/O
                         net (fo=26, routed)          1.214     8.889    U_clk_div_count/counter[26]_i_2_n_0
    SLICE_X51Y27         LUT4 (Prop_lut4_I0_O)        0.154     9.043 r  U_clk_div_count/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.043    U_clk_div_count/counter_0[26]
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.438    14.779    U_clk_div_count/CLK
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[26]/C
                         clock pessimism              0.296    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X51Y27         FDCE (Setup_fdce_C_D)        0.075    15.115    U_clk_div_count/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 U_clk_div_count/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_count/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.828ns (22.809%)  route 2.802ns (77.191%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.551     5.072    U_clk_div_count/CLK
    SLICE_X51Y24         FDCE                                         r  U_clk_div_count/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_clk_div_count/counter_reg[10]/Q
                         net (fo=2, routed)           0.829     6.357    U_clk_div_count/counter[10]
    SLICE_X49Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.481 r  U_clk_div_count/counter[26]_i_5/O
                         net (fo=2, routed)           0.301     6.782    U_clk_div_count/counter[26]_i_5_n_0
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.906 r  U_clk_div_count/counter[26]_i_3/O
                         net (fo=26, routed)          1.672     8.578    U_clk_div_count/counter[26]_i_3_n_0
    SLICE_X51Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.702 r  U_clk_div_count/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     8.702    U_clk_div_count/counter_0[21]
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.438    14.779    U_clk_div_count/CLK
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[21]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X51Y27         FDCE (Setup_fdce_C_D)        0.029    15.033    U_clk_div_count/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 U_clk_div_count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_count/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.828ns (22.817%)  route 2.801ns (77.183%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.554     5.075    U_clk_div_count/CLK
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  U_clk_div_count/counter_reg[22]/Q
                         net (fo=2, routed)           0.999     6.530    U_clk_div_count/counter[22]
    SLICE_X51Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.654 r  U_clk_div_count/tick_i_2/O
                         net (fo=2, routed)           0.897     7.551    U_clk_div_count/tick_i_2_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.675 r  U_clk_div_count/counter[26]_i_2/O
                         net (fo=26, routed)          0.905     8.580    U_clk_div_count/counter[26]_i_2_n_0
    SLICE_X51Y26         LUT4 (Prop_lut4_I0_O)        0.124     8.704 r  U_clk_div_count/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.704    U_clk_div_count/counter_0[18]
    SLICE_X51Y26         FDCE                                         r  U_clk_div_count/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.437    14.778    U_clk_div_count/CLK
    SLICE_X51Y26         FDCE                                         r  U_clk_div_count/counter_reg[18]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X51Y26         FDCE (Setup_fdce_C_D)        0.031    15.048    U_clk_div_count/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 U_clk_div_count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_count/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.828ns (22.691%)  route 2.821ns (77.309%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.554     5.075    U_clk_div_count/CLK
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  U_clk_div_count/counter_reg[22]/Q
                         net (fo=2, routed)           0.999     6.530    U_clk_div_count/counter[22]
    SLICE_X51Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.654 r  U_clk_div_count/tick_i_2/O
                         net (fo=2, routed)           0.897     7.551    U_clk_div_count/tick_i_2_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.675 r  U_clk_div_count/counter[26]_i_2/O
                         net (fo=26, routed)          0.925     8.600    U_clk_div_count/counter[26]_i_2_n_0
    SLICE_X51Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.724 r  U_clk_div_count/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.724    U_clk_div_count/counter_0[22]
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.438    14.779    U_clk_div_count/CLK
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[22]/C
                         clock pessimism              0.296    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X51Y27         FDCE (Setup_fdce_C_D)        0.031    15.071    U_clk_div_count/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 U_clk_div_count/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_count/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.856ns (23.400%)  route 2.802ns (76.600%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.551     5.072    U_clk_div_count/CLK
    SLICE_X51Y24         FDCE                                         r  U_clk_div_count/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_clk_div_count/counter_reg[10]/Q
                         net (fo=2, routed)           0.829     6.357    U_clk_div_count/counter[10]
    SLICE_X49Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.481 r  U_clk_div_count/counter[26]_i_5/O
                         net (fo=2, routed)           0.301     6.782    U_clk_div_count/counter[26]_i_5_n_0
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.906 r  U_clk_div_count/counter[26]_i_3/O
                         net (fo=26, routed)          1.672     8.578    U_clk_div_count/counter[26]_i_3_n_0
    SLICE_X51Y27         LUT4 (Prop_lut4_I1_O)        0.152     8.730 r  U_clk_div_count/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     8.730    U_clk_div_count/counter_0[23]
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.438    14.779    U_clk_div_count/CLK
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[23]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X51Y27         FDCE (Setup_fdce_C_D)        0.075    15.079    U_clk_div_count/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 U_clk_div_count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_count/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.856ns (23.408%)  route 2.801ns (76.592%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.554     5.075    U_clk_div_count/CLK
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  U_clk_div_count/counter_reg[22]/Q
                         net (fo=2, routed)           0.999     6.530    U_clk_div_count/counter[22]
    SLICE_X51Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.654 r  U_clk_div_count/tick_i_2/O
                         net (fo=2, routed)           0.897     7.551    U_clk_div_count/tick_i_2_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.675 r  U_clk_div_count/counter[26]_i_2/O
                         net (fo=26, routed)          0.905     8.580    U_clk_div_count/counter[26]_i_2_n_0
    SLICE_X51Y26         LUT4 (Prop_lut4_I0_O)        0.152     8.732 r  U_clk_div_count/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     8.732    U_clk_div_count/counter_0[20]
    SLICE_X51Y26         FDCE                                         r  U_clk_div_count/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.437    14.778    U_clk_div_count/CLK
    SLICE_X51Y26         FDCE                                         r  U_clk_div_count/counter_reg[20]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X51Y26         FDCE (Setup_fdce_C_D)        0.075    15.092    U_clk_div_count/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 U_clk_div_count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_count/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.856ns (23.280%)  route 2.821ns (76.720%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.554     5.075    U_clk_div_count/CLK
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  U_clk_div_count/counter_reg[22]/Q
                         net (fo=2, routed)           0.999     6.530    U_clk_div_count/counter[22]
    SLICE_X51Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.654 r  U_clk_div_count/tick_i_2/O
                         net (fo=2, routed)           0.897     7.551    U_clk_div_count/tick_i_2_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.675 r  U_clk_div_count/counter[26]_i_2/O
                         net (fo=26, routed)          0.925     8.600    U_clk_div_count/counter[26]_i_2_n_0
    SLICE_X51Y27         LUT4 (Prop_lut4_I0_O)        0.152     8.752 r  U_clk_div_count/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     8.752    U_clk_div_count/counter_0[24]
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.438    14.779    U_clk_div_count/CLK
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[24]/C
                         clock pessimism              0.296    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X51Y27         FDCE (Setup_fdce_C_D)        0.075    15.115    U_clk_div_count/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 U_clk_div_count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_count/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.828ns (23.155%)  route 2.748ns (76.845%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.554     5.075    U_clk_div_count/CLK
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  U_clk_div_count/counter_reg[22]/Q
                         net (fo=2, routed)           0.999     6.530    U_clk_div_count/counter[22]
    SLICE_X51Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.654 r  U_clk_div_count/tick_i_2/O
                         net (fo=2, routed)           0.897     7.551    U_clk_div_count/tick_i_2_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.675 r  U_clk_div_count/counter[26]_i_2/O
                         net (fo=26, routed)          0.852     8.527    U_clk_div_count/counter[26]_i_2_n_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.651 r  U_clk_div_count/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.651    U_clk_div_count/counter_0[1]
    SLICE_X51Y22         FDCE                                         r  U_clk_div_count/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.438    14.779    U_clk_div_count/CLK
    SLICE_X51Y22         FDCE                                         r  U_clk_div_count/counter_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X51Y22         FDCE (Setup_fdce_C_D)        0.029    15.033    U_clk_div_count/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 U_clk_div_count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_count/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.828ns (23.245%)  route 2.734ns (76.755%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.554     5.075    U_clk_div_count/CLK
    SLICE_X51Y27         FDCE                                         r  U_clk_div_count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  U_clk_div_count/counter_reg[22]/Q
                         net (fo=2, routed)           0.999     6.530    U_clk_div_count/counter[22]
    SLICE_X51Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.654 r  U_clk_div_count/tick_i_2/O
                         net (fo=2, routed)           0.897     7.551    U_clk_div_count/tick_i_2_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.675 r  U_clk_div_count/counter[26]_i_2/O
                         net (fo=26, routed)          0.838     8.513    U_clk_div_count/counter[26]_i_2_n_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.637 r  U_clk_div_count/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.637    U_clk_div_count/counter_0[2]
    SLICE_X51Y22         FDCE                                         r  U_clk_div_count/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.438    14.779    U_clk_div_count/CLK
    SLICE_X51Y22         FDCE                                         r  U_clk_div_count/counter_reg[2]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X51Y22         FDCE (Setup_fdce_C_D)        0.031    15.035    U_clk_div_count/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  6.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_counter_datapath/U_register/q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_datapath/U_three_state_buffer/data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.765%)  route 0.142ns (50.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.556     1.439    U_counter_datapath/U_register/CLK
    SLICE_X48Y21         FDCE                                         r  U_counter_datapath/U_register/q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_counter_datapath/U_register/q_reg_reg[4]/Q
                         net (fo=6, routed)           0.142     1.722    U_counter_datapath/U_three_state_buffer/data_reg_reg[7]_1[4]
    SLICE_X49Y23         FDCE                                         r  U_counter_datapath/U_three_state_buffer/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.821     1.948    U_counter_datapath/U_three_state_buffer/CLK
    SLICE_X49Y23         FDCE                                         r  U_counter_datapath/U_three_state_buffer/data_reg_reg[4]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X49Y23         FDCE (Hold_fdce_C_D)         0.070     1.520    U_counter_datapath/U_three_state_buffer/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_counter_datapath/U_register/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_datapath/U_three_state_buffer/data_reg_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.965%)  route 0.153ns (52.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.557     1.440    U_counter_datapath/U_register/CLK
    SLICE_X49Y20         FDCE                                         r  U_counter_datapath/U_register/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  U_counter_datapath/U_register/q_reg_reg[6]/Q
                         net (fo=5, routed)           0.153     1.734    U_counter_datapath/U_three_state_buffer/data_reg_reg[7]_1[6]
    SLICE_X48Y20         FDCE                                         r  U_counter_datapath/U_three_state_buffer/data_reg_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.825     1.952    U_counter_datapath/U_three_state_buffer/CLK
    SLICE_X48Y20         FDCE                                         r  U_counter_datapath/U_three_state_buffer/data_reg_reg[6]_lopt_replica/C
                         clock pessimism             -0.499     1.453    
    SLICE_X48Y20         FDCE (Hold_fdce_C_D)         0.072     1.525    U_counter_datapath/U_three_state_buffer/data_reg_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_counter_datapath/U_register/q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_datapath/U_three_state_buffer/data_reg_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.956%)  route 0.166ns (54.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.556     1.439    U_counter_datapath/U_register/CLK
    SLICE_X48Y21         FDCE                                         r  U_counter_datapath/U_register/q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_counter_datapath/U_register/q_reg_reg[4]/Q
                         net (fo=6, routed)           0.166     1.746    U_counter_datapath/U_three_state_buffer/data_reg_reg[7]_1[4]
    SLICE_X48Y20         FDCE                                         r  U_counter_datapath/U_three_state_buffer/data_reg_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.825     1.952    U_counter_datapath/U_three_state_buffer/CLK
    SLICE_X48Y20         FDCE                                         r  U_counter_datapath/U_three_state_buffer/data_reg_reg[4]_lopt_replica/C
                         clock pessimism             -0.498     1.454    
    SLICE_X48Y20         FDCE (Hold_fdce_C_D)         0.046     1.500    U_counter_datapath/U_three_state_buffer/data_reg_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_counter_control_unit/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_datapath/U_register/q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.733%)  route 0.167ns (47.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.556     1.439    U_counter_control_unit/CLK
    SLICE_X49Y21         FDCE                                         r  U_counter_control_unit/FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_counter_control_unit/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=10, routed)          0.167     1.747    U_counter_datapath/U_register/FSM_onehot_state_reg_reg[4]_0[1]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.792 r  U_counter_datapath/U_register/q_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.792    U_counter_datapath/U_register/d_in[4]
    SLICE_X48Y21         FDCE                                         r  U_counter_datapath/U_register/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.824     1.951    U_counter_datapath/U_register/CLK
    SLICE_X48Y21         FDCE                                         r  U_counter_datapath/U_register/q_reg_reg[4]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X48Y21         FDCE (Hold_fdce_C_D)         0.092     1.544    U_counter_datapath/U_register/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_counter_datapath/U_register/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_datapath/U_three_state_buffer/data_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.439%)  route 0.154ns (54.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.557     1.440    U_counter_datapath/U_register/CLK
    SLICE_X49Y20         FDCE                                         r  U_counter_datapath/U_register/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.128     1.568 r  U_counter_datapath/U_register/q_reg_reg[7]/Q
                         net (fo=4, routed)           0.154     1.722    U_counter_datapath/U_three_state_buffer/data_reg_reg[7]_1[7]
    SLICE_X48Y20         FDCE                                         r  U_counter_datapath/U_three_state_buffer/data_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.825     1.952    U_counter_datapath/U_three_state_buffer/CLK
    SLICE_X48Y20         FDCE                                         r  U_counter_datapath/U_three_state_buffer/data_reg_reg[7]_lopt_replica/C
                         clock pessimism             -0.499     1.453    
    SLICE_X48Y20         FDCE (Hold_fdce_C_D)         0.018     1.471    U_counter_datapath/U_three_state_buffer/data_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 U_counter_datapath/U_register/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_datapath/U_three_state_buffer/data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.513%)  route 0.160ns (55.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.557     1.440    U_counter_datapath/U_register/CLK
    SLICE_X49Y20         FDCE                                         r  U_counter_datapath/U_register/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.128     1.568 r  U_counter_datapath/U_register/q_reg_reg[7]/Q
                         net (fo=4, routed)           0.160     1.728    U_counter_datapath/U_three_state_buffer/data_reg_reg[7]_1[7]
    SLICE_X48Y20         FDCE                                         r  U_counter_datapath/U_three_state_buffer/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.825     1.952    U_counter_datapath/U_three_state_buffer/CLK
    SLICE_X48Y20         FDCE                                         r  U_counter_datapath/U_three_state_buffer/data_reg_reg[7]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X48Y20         FDCE (Hold_fdce_C_D)         0.022     1.475    U_counter_datapath/U_three_state_buffer/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U_counter_control_unit/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_datapath/U_register/q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.190ns (49.209%)  route 0.196ns (50.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.556     1.439    U_counter_control_unit/CLK
    SLICE_X49Y21         FDCE                                         r  U_counter_control_unit/FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_counter_control_unit/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=10, routed)          0.196     1.776    U_counter_datapath/U_register/FSM_onehot_state_reg_reg[4]_0[1]
    SLICE_X48Y21         LUT5 (Prop_lut5_I4_O)        0.049     1.825 r  U_counter_datapath/U_register/q_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.825    U_counter_datapath/U_register/d_in[3]
    SLICE_X48Y21         FDCE                                         r  U_counter_datapath/U_register/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.824     1.951    U_counter_datapath/U_register/CLK
    SLICE_X48Y21         FDCE                                         r  U_counter_datapath/U_register/q_reg_reg[3]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X48Y21         FDCE (Hold_fdce_C_D)         0.107     1.559    U_counter_datapath/U_register/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_counter_datapath/U_register/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_datapath/U_three_state_buffer/data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.138%)  route 0.210ns (59.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.557     1.440    U_counter_datapath/U_register/CLK
    SLICE_X49Y20         FDCE                                         r  U_counter_datapath/U_register/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  U_counter_datapath/U_register/q_reg_reg[6]/Q
                         net (fo=5, routed)           0.210     1.791    U_counter_datapath/U_three_state_buffer/data_reg_reg[7]_1[6]
    SLICE_X48Y20         FDCE                                         r  U_counter_datapath/U_three_state_buffer/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.825     1.952    U_counter_datapath/U_three_state_buffer/CLK
    SLICE_X48Y20         FDCE                                         r  U_counter_datapath/U_three_state_buffer/data_reg_reg[6]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X48Y20         FDCE (Hold_fdce_C_D)         0.070     1.523    U_counter_datapath/U_three_state_buffer/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U_counter_datapath/U_register/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_datapath/U_three_state_buffer/data_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.005%)  route 0.211ns (59.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.556     1.439    U_counter_datapath/U_register/CLK
    SLICE_X48Y21         FDCE                                         r  U_counter_datapath/U_register/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_counter_datapath/U_register/q_reg_reg[0]/Q
                         net (fo=9, routed)           0.211     1.792    U_counter_datapath/U_three_state_buffer/data_reg_reg[7]_1[0]
    SLICE_X48Y23         FDCE                                         r  U_counter_datapath/U_three_state_buffer/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.821     1.948    U_counter_datapath/U_three_state_buffer/CLK
    SLICE_X48Y23         FDCE                                         r  U_counter_datapath/U_three_state_buffer/data_reg_reg[0]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X48Y23         FDCE (Hold_fdce_C_D)         0.070     1.520    U_counter_datapath/U_three_state_buffer/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U_counter_control_unit/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_datapath/U_register/q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.805%)  route 0.195ns (51.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.556     1.439    U_counter_control_unit/CLK
    SLICE_X49Y21         FDCE                                         r  U_counter_control_unit/FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_counter_control_unit/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=10, routed)          0.195     1.775    U_counter_control_unit/Q[1]
    SLICE_X48Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  U_counter_control_unit/q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.820    U_counter_datapath/U_register/q_reg_reg[0]_0[0]
    SLICE_X48Y21         FDCE                                         r  U_counter_datapath/U_register/q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.824     1.951    U_counter_datapath/U_register/CLK
    SLICE_X48Y21         FDCE                                         r  U_counter_datapath/U_register/q_reg_reg[0]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X48Y21         FDCE (Hold_fdce_C_D)         0.091     1.543    U_counter_datapath/U_register/q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y23   U_clk_div_count/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y24   U_clk_div_count/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y24   U_clk_div_count/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y24   U_clk_div_count/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y25   U_clk_div_count/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y25   U_clk_div_count/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y25   U_clk_div_count/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y26   U_clk_div_count/counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y26   U_clk_div_count/counter_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y24   U_clk_div_count/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y24   U_clk_div_count/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y24   U_clk_div_count/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   U_clk_div_count/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   U_clk_div_count/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   U_clk_div_count/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y24   U_clk_div_count/counter_reg[9]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X49Y21   U_counter_control_unit/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y21   U_counter_control_unit/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y21   U_counter_control_unit/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y22   U_clk_div_count/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y27   U_clk_div_count/counter_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y27   U_clk_div_count/counter_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y27   U_clk_div_count/counter_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y27   U_clk_div_count/counter_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y27   U_clk_div_count/counter_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y27   U_clk_div_count/counter_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y22   U_clk_div_count/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y22   U_clk_div_count/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y22   U_clk_div_count/counter_reg[4]/C



