

================================================================
== Vivado HLS Report for 'StreamingMaxPool_Pre'
================================================================
* Date:           Sat Apr 29 23:09:06 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S4_3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.172|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8710|  8710|  8710|  8710|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   256|   256|         1|          1|          1|   256|    yes   |
        |- Loop 2  |  8192|  8192|         2|          1|          1|  8192|    yes   |
        |- Loop 3  |   256|   256|         2|          1|          1|   256|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     159|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     179|
|Register         |        -|      -|      72|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|      72|     338|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |buf_0_V_U  |StreamingMaxPool_mb6  |        1|  0|   0|   256|    8|     1|         2048|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                      |        1|  0|   0|   256|    8|     1|         2048|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ch_1_fu_180_p2                    |     +    |      0|  0|  16|           9|           1|
    |ch_2_fu_240_p2                    |     +    |      0|  0|  16|           9|           1|
    |ch_3_fu_222_p2                    |     +    |      0|  0|  16|           9|           1|
    |indvar_flatten_next_fu_197_p2     |     +    |      0|  0|  21|          14|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_191_p2        |   icmp   |      0|  0|  13|          14|          15|
    |tmp_7_fu_234_p2                   |   icmp   |      0|  0|  13|           9|          10|
    |tmp_9_fu_228_p2                   |   icmp   |      0|  0|  11|           8|           8|
    |tmp_fu_174_p2                     |   icmp   |      0|  0|  13|           9|          10|
    |tmp_s_fu_203_p2                   |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ch4_mid2_fu_209_p3                |  select  |      0|  0|   9|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 159|         102|          69|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  41|          8|    1|          8|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1  |  15|          3|    1|          3|
    |buf_0_V_address0         |  21|          4|    8|         32|
    |buf_0_V_address1         |  15|          3|    8|         24|
    |ch4_reg_152              |   9|          2|    9|         18|
    |ch6_reg_163              |   9|          2|    9|         18|
    |ch_reg_130               |   9|          2|    9|         18|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |indvar_flatten_reg_141   |   9|          2|   14|         28|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 179|         37|   64|        160|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   7|   0|    7|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |buf_0_V_addr_1_reg_291    |   8|   0|    8|          0|
    |buf_0_V_addr_2_reg_268    |   8|   0|    8|          0|
    |ch4_reg_152               |   9|   0|    9|          0|
    |ch6_reg_163               |   9|   0|    9|          0|
    |ch_reg_130                |   9|   0|    9|          0|
    |exitcond_flatten_reg_259  |   1|   0|    1|          0|
    |indvar_flatten_reg_141    |  14|   0|   14|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |tmp_7_reg_282             |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  72|   0|   72|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|start_out       | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|start_write     | out |    1| ap_ctrl_hs | StreamingMaxPool_Pre | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_V_V_din     | out |    8|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
+----------------+-----+-----+------------+----------------------+--------------+

