/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [13:0] celloutsig_0_13z;
  wire [21:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  reg [13:0] celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  reg [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  reg [12:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[46] ^ in_data[91];
  assign celloutsig_0_3z = in_data[30] ^ celloutsig_0_0z;
  assign celloutsig_0_17z = celloutsig_0_1z[13] ^ celloutsig_0_5z;
  assign celloutsig_1_11z = celloutsig_1_7z[7:2] == celloutsig_1_7z[6:1];
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_4z } == { celloutsig_1_4z[5:3], celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_1_18z = { in_data[159:139], celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_7z } == { celloutsig_1_4z[3:0], celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_1_5z = celloutsig_1_1z[4:1] % { 1'h1, celloutsig_1_0z[2:0] };
  assign celloutsig_1_4z = celloutsig_1_1z[2] ? { celloutsig_1_1z[15:3], 1'h1 } : { celloutsig_1_3z[9:1], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_9z = celloutsig_1_8z[4] ? in_data[130:118] : { celloutsig_1_7z[12:4], celloutsig_1_5z };
  assign celloutsig_0_2z = in_data[23] ? in_data[75:68] : in_data[57:50];
  assign out_data[0] = celloutsig_0_4z[0] ? celloutsig_0_8z[3] : celloutsig_0_24z;
  assign celloutsig_0_24z = celloutsig_0_8z[7:5] !== celloutsig_0_18z[2:0];
  assign celloutsig_0_4z = ~ { celloutsig_0_1z[7:2], celloutsig_0_2z };
  assign celloutsig_0_9z = ~ { in_data[39:34], celloutsig_0_6z };
  assign celloutsig_0_10z = ~ { celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_15z = ~ { in_data[85:75], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_18z = ~ celloutsig_0_13z[12:8];
  assign celloutsig_1_17z = celloutsig_1_9z[2] & celloutsig_1_9z[8];
  assign celloutsig_0_11z = celloutsig_0_6z[1] & celloutsig_0_7z;
  assign celloutsig_1_2z = celloutsig_1_1z[4] & celloutsig_1_1z[13];
  assign celloutsig_1_8z = { celloutsig_1_0z[3], celloutsig_1_3z } ^ celloutsig_1_1z[12:2];
  assign celloutsig_1_10z = celloutsig_1_5z[3:1] ^ celloutsig_1_7z[5:3];
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_0z } ^ in_data[162:146];
  assign celloutsig_0_6z = { celloutsig_0_4z[3:2], celloutsig_0_0z, celloutsig_0_5z } ^ celloutsig_0_2z[4:1];
  assign celloutsig_0_8z = { celloutsig_0_2z[6:1], celloutsig_0_7z, celloutsig_0_0z } ^ { celloutsig_0_4z[10:4], celloutsig_0_7z };
  assign celloutsig_0_16z = celloutsig_0_9z[7:1] ^ celloutsig_0_10z[7:1];
  assign celloutsig_0_19z = in_data[74:70] ^ { celloutsig_0_16z[3:0], celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[164:161] ^ in_data[111:108];
  assign celloutsig_1_3z = { in_data[132:127], celloutsig_1_0z } ^ { in_data[151:148], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_15z = ~((celloutsig_1_3z[4] & celloutsig_1_12z) | celloutsig_1_10z[2]);
  assign celloutsig_0_5z = ~((celloutsig_0_3z & celloutsig_0_1z[13]) | in_data[22]);
  assign celloutsig_0_7z = ~((celloutsig_0_6z[3] & celloutsig_0_5z) | celloutsig_0_1z[9]);
  assign celloutsig_0_26z = ~((celloutsig_0_11z & celloutsig_0_15z[15]) | celloutsig_0_19z[1]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_7z = 13'h0000;
    else if (clkin_data[64]) celloutsig_1_7z = celloutsig_1_4z[12:0];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_1z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[36:23];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_13z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_13z = { celloutsig_0_4z[13:2], celloutsig_0_11z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_1z = 16'h0000;
    else if (!clkin_data[32]) celloutsig_1_1z = in_data[190:175];
  assign { out_data[128], out_data[112:96], out_data[32], out_data[3:1] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_8z[6:4] };
endmodule
