// Seed: 141160898
module module_0;
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1;
  assign id_5[1] = id_4 == ~id_2;
  wire id_6;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  specify
    (id_3 => id_4) = 1;
    specparam id_5 = id_2;
    (id_6 => id_7) = (id_2  : id_2 & id_5  : id_6, 1  : 1  : id_5);
    if (1 && 1 >= id_4) (id_8 => id_9) = 1;
    (id_10 => id_11) = 1;
    specparam id_12 = 1;
  endspecify module_0();
endmodule
