# Lab6-ROM

This is the verilog code for a ROM that has a clock input, an 8 bit address input, and a 32 bit machine code output. It is meant to execute a specific set of instructions.
I have also included a verilog testbench for the ModelSim simulation.
[romVerilog.txt](https://github.com/thedrippster/Lab6---ROM/files/8385850/romVerilog.txt)
[rom_tbVerilog.txt](https://github.com/thedrippster/Lab6---ROM/files/8385851/rom_tbVerilog.txt)
