// Seed: 1396805946
module module_0 (
    output wor  id_0,
    input  wor  id_1,
    input  wand id_2
);
  assign id_0 = 1 || -1;
  logic id_4;
  ;
  assign id_4 = -1;
  assign module_1.id_4 = 0;
  assign id_0 = id_1 + id_2;
  wire id_5;
  assign id_0 = id_1;
  wire id_6, id_7;
  wire id_8, id_9;
  logic [7:0][1] id_10 = 1, id_11 = id_9;
  logic id_12 = -1;
  wire  id_13;
  parameter id_14 = 1'b0;
  wire id_15, id_16, id_17;
endmodule
module module_1 #(
    parameter id_11 = 32'd80,
    parameter id_16 = 32'd87,
    parameter id_25 = 32'd56,
    parameter id_3  = 32'd90
) (
    output tri0 id_0,
    output logic id_1,
    input supply1 id_2,
    input tri0 _id_3,
    output wire id_4,
    input tri1 id_5,
    input wor id_6,
    input wand id_7,
    input wor id_8,
    input uwire id_9,
    input tri0 id_10,
    output wor _id_11,
    input tri1 id_12,
    output wand id_13,
    output supply0 id_14,
    input uwire id_15,
    input supply1 _id_16,
    output supply0 id_17,
    input supply1 id_18,
    input supply0 id_19[1  ==  id_11 : ~  -1],
    output wand id_20,
    output wire id_21,
    output wire id_22
);
  supply1 id_24, _id_25, id_26[id_25  (  id_3  .  id_16  ) : id_16];
  module_0 modCall_1 (
      id_21,
      id_10,
      id_8
  );
  assign id_24 = "" - 1;
  initial id_1 <= (-1 ? id_9 : -1);
endmodule
