//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.8.06-1"
//Wed Oct 11 00:40:15 2023

//Source file index table:
//file0 "\E:/projects/I2C_PWM/SPI_DShot_Top.v"
//file1 "\E:/projects/I2C_PWM/gowin_project/spi_dshot/spi_dshot/src/gowin_rpll/gowin_rpll.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clkin_d,
  pll_clkout
)
;
input clkin_d;
output pll_clkout;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(pll_clkout),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(clkin_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW1N-1";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=19;
defparam rpll_inst.FCLKIN="3";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module BufferCC (
  spi_pins_sclk_d,
  pll_clkout,
  buffers_0
)
;
input spi_pins_sclk_d;
input pll_clkout;
output buffers_0;
wire VCC;
wire GND;
  DFF buffers_0_s0 (
    .Q(buffers_0),
    .D(spi_pins_sclk_d),
    .CLK(pll_clkout) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC */
module BufferCC_0 (
  spi_pins_mosi_d,
  pll_clkout,
  buffers_0
)
;
input spi_pins_mosi_d;
input pll_clkout;
output buffers_0;
wire VCC;
wire GND;
  DFF buffers_0_s0 (
    .Q(buffers_0),
    .D(spi_pins_mosi_d),
    .CLK(pll_clkout) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC_0 */
module BufferCC_5 (
  pll_clkout,
  reset_d,
  spi_pins_ss_d,
  ss_buffercc_io_dataOut
)
;
input pll_clkout;
input reset_d;
input spi_pins_ss_d;
output ss_buffercc_io_dataOut;
wire buffers_0;
wire VCC;
wire GND;
  DFFP buffers_1_s0 (
    .Q(ss_buffercc_io_dataOut),
    .D(buffers_0),
    .CLK(pll_clkout),
    .PRESET(reset_d) 
);
  DFFP buffers_0_s0 (
    .Q(buffers_0),
    .D(spi_pins_ss_d),
    .CLK(pll_clkout),
    .PRESET(reset_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC_5 */
module SPI_DShot (
  pll_clkout,
  reset_d,
  io_spi_sclk_buffercc_io_dataOut,
  io_spi_mosi_buffercc_io_dataOut,
  bridge_interruptCtrl_ssEnabledInt,
  bridge_interruptCtrl_ssDisabledInt,
  _zz_io_pop_valid,
  logic_risingOccupancy,
  logic_pushing_4,
  bridge_interruptCtrl_rxIntEnable,
  _zz_io_pop_valid_0,
  logic_risingOccupancy_1,
  logic_pushing_4_2,
  bridge_interruptCtrl_txIntEnable,
  logic_pushing,
  spi_pins_sclk_d,
  spi_pins_mosi_d,
  spi_pins_ss_d,
  spi_slave_ctrl_io_apb_PRDATA,
  logic_pushPtr_value,
  apb_m_PWDATA_0_19,
  apb_m_PWDATA_2_20,
  apb_m_PWDATA_3_12,
  apb_m_PWDATA_4_11,
  apb_m_PWDATA_5_11,
  apb_m_PWDATA_6_11,
  apb_m_PWDATA_7_11,
  n2103_10,
  apb_m_PWDATA_1_14,
  n2326_15,
  apb_m_PWDATA_2_26,
  apb_m_PWDATA_0_21,
  apb_m_PWDATA_2_28,
  apb_m_PWDATA_0_23,
  apb_m_PWDATA_2_30,
  apb_m_PWDATA_0_25,
  apb_m_PWDATA_2_32,
  apb_m_PWDATA_0_27,
  spi_dshot_1_apb_m_PWRITE,
  apb_m_PWDATA_15_13,
  buffers_0,
  buffers_0_3,
  apb_operation_phase,
  spi_dshot_1_apb_m_PADDR,
  spi_dshot_1_apb_m_PWDATA_0,
  spi_dshot_1_apb_m_PWDATA_2,
  spi_dshot_1_apb_m_PWDATA_3,
  d_out_d
)
;
input pll_clkout;
input reset_d;
input io_spi_sclk_buffercc_io_dataOut;
input io_spi_mosi_buffercc_io_dataOut;
input bridge_interruptCtrl_ssEnabledInt;
input bridge_interruptCtrl_ssDisabledInt;
input _zz_io_pop_valid;
input logic_risingOccupancy;
input logic_pushing_4;
input bridge_interruptCtrl_rxIntEnable;
input _zz_io_pop_valid_0;
input logic_risingOccupancy_1;
input logic_pushing_4_2;
input bridge_interruptCtrl_txIntEnable;
input logic_pushing;
input spi_pins_sclk_d;
input spi_pins_mosi_d;
input spi_pins_ss_d;
input [7:0] spi_slave_ctrl_io_apb_PRDATA;
input [1:0] logic_pushPtr_value;
output apb_m_PWDATA_0_19;
output apb_m_PWDATA_2_20;
output apb_m_PWDATA_3_12;
output apb_m_PWDATA_4_11;
output apb_m_PWDATA_5_11;
output apb_m_PWDATA_6_11;
output apb_m_PWDATA_7_11;
output n2103_10;
output apb_m_PWDATA_1_14;
output n2326_15;
output apb_m_PWDATA_2_26;
output apb_m_PWDATA_0_21;
output apb_m_PWDATA_2_28;
output apb_m_PWDATA_0_23;
output apb_m_PWDATA_2_30;
output apb_m_PWDATA_0_25;
output apb_m_PWDATA_2_32;
output apb_m_PWDATA_0_27;
output spi_dshot_1_apb_m_PWRITE;
output apb_m_PWDATA_15_13;
output buffers_0;
output buffers_0_3;
output [1:1] apb_operation_phase;
output [3:2] spi_dshot_1_apb_m_PADDR;
output spi_dshot_1_apb_m_PWDATA_0;
output spi_dshot_1_apb_m_PWDATA_2;
output spi_dshot_1_apb_m_PWDATA_3;
output [7:0] d_out_d;
wire n1_18;
wire n3_16;
wire n5_16;
wire n7_16;
wire n9_16;
wire n11_16;
wire n13_16;
wire n15_16;
wire n1_19;
wire n3_17;
wire n5_17;
wire n7_17;
wire n9_17;
wire n11_17;
wire n13_17;
wire n15_17;
wire n1_20;
wire n3_18;
wire n5_18;
wire n7_18;
wire n9_18;
wire n11_18;
wire n13_18;
wire n15_18;
wire n1_21;
wire n3_19;
wire n5_19;
wire n7_19;
wire n9_19;
wire n11_19;
wire n13_19;
wire n15_19;
wire n1_22;
wire n3_20;
wire n5_20;
wire n7_20;
wire n9_20;
wire n11_20;
wire n13_20;
wire n15_20;
wire n1_23;
wire n3_21;
wire n5_21;
wire n7_21;
wire n9_21;
wire n11_21;
wire n13_21;
wire n15_21;
wire n1_24;
wire n3_22;
wire n5_22;
wire n7_22;
wire n9_22;
wire n11_22;
wire n13_22;
wire n15_22;
wire n1_25;
wire n3_23;
wire n5_23;
wire n7_23;
wire n9_23;
wire n11_23;
wire n13_23;
wire n15_23;
wire \regs_data_RAMOUT_7_G[3]_60 ;
wire \regs_data_RAMOUT_7_G[3]_62 ;
wire \regs_data_RAMOUT_7_G[3]_64 ;
wire \regs_data_RAMOUT_22_G[3]_60 ;
wire \regs_data_RAMOUT_22_G[3]_62 ;
wire \regs_data_RAMOUT_22_G[3]_64 ;
wire \regs_data_RAMOUT_37_G[3]_60 ;
wire \regs_data_RAMOUT_37_G[3]_62 ;
wire \regs_data_RAMOUT_37_G[3]_64 ;
wire \regs_data_RAMOUT_52_G[3]_60 ;
wire \regs_data_RAMOUT_52_G[3]_62 ;
wire \regs_data_RAMOUT_52_G[3]_64 ;
wire \regs_data_RAMOUT_67_G[3]_60 ;
wire \regs_data_RAMOUT_67_G[3]_62 ;
wire \regs_data_RAMOUT_67_G[3]_64 ;
wire \regs_data_RAMOUT_82_G[3]_44 ;
wire \regs_data_RAMOUT_82_G[3]_46 ;
wire \regs_data_RAMOUT_82_G[3]_48 ;
wire \regs_data_RAMOUT_97_G[3]_44 ;
wire \regs_data_RAMOUT_97_G[3]_46 ;
wire \regs_data_RAMOUT_97_G[3]_48 ;
wire \regs_data_RAMOUT_112_G[3]_44 ;
wire \regs_data_RAMOUT_112_G[3]_46 ;
wire \regs_data_RAMOUT_112_G[3]_48 ;
wire \regs_data_RAMOUT_127_G[3]_44 ;
wire \regs_data_RAMOUT_127_G[3]_46 ;
wire \regs_data_RAMOUT_127_G[3]_48 ;
wire \regs_data_RAMOUT_142_G[3]_44 ;
wire \regs_data_RAMOUT_142_G[3]_46 ;
wire \regs_data_RAMOUT_142_G[3]_48 ;
wire \regs_data_RAMOUT_157_G[3]_44 ;
wire \regs_data_RAMOUT_157_G[3]_46 ;
wire \regs_data_RAMOUT_157_G[3]_48 ;
wire \regs_data_RAMOUT_172_G[3]_44 ;
wire \regs_data_RAMOUT_172_G[3]_46 ;
wire \regs_data_RAMOUT_172_G[3]_48 ;
wire \regs_data_RAMOUT_187_G[3]_44 ;
wire \regs_data_RAMOUT_187_G[3]_46 ;
wire \regs_data_RAMOUT_187_G[3]_48 ;
wire \regs_data_RAMOUT_202_G[3]_44 ;
wire \regs_data_RAMOUT_202_G[3]_46 ;
wire \regs_data_RAMOUT_202_G[3]_48 ;
wire \regs_data_RAMOUT_217_G[3]_44 ;
wire \regs_data_RAMOUT_217_G[3]_46 ;
wire \regs_data_RAMOUT_217_G[3]_48 ;
wire \regs_data_RAMOUT_232_G[3]_44 ;
wire \regs_data_RAMOUT_232_G[3]_46 ;
wire \regs_data_RAMOUT_232_G[3]_48 ;
wire when_SPI_DShot_l166;
wire when_SPI_DShot_l96;
wire n1991_9;
wire n1992_9;
wire n1993_9;
wire n1994_9;
wire n1995_9;
wire n1996_9;
wire n1997_9;
wire n2325_10;
wire n2326_10;
wire n1967_9;
wire dshot_trigers_shadow_7_8;
wire dshot_trigers_shadow_6_8;
wire dshot_trigers_shadow_5_8;
wire dshot_trigers_shadow_4_8;
wire dshot_trigers_shadow_3_8;
wire dshot_trigers_shadow_2_8;
wire dshot_trigers_shadow_1_8;
wire dshot_trigers_shadow_0_8;
wire spi_fsm_ss_has_fallen_8;
wire n1917_10;
wire n1916_12;
wire regs_data_4353;
wire regs_data_4355;
wire regs_data_4357;
wire regs_data_4361;
wire n2012_6;
wire n2011_6;
wire n2122_5;
wire n2121_5;
wire n2120_5;
wire n2119_5;
wire n2118_5;
wire n2117_5;
wire n2116_5;
wire n2077_6;
wire n2076_6;
wire n1771_5;
wire n1770_5;
wire n1768_5;
wire n1767_5;
wire n1646_5;
wire dshot_counter_willClear;
wire n1903_5;
wire n1902_5;
wire n1901_5;
wire n1900_5;
wire n1886_5;
wire n1885_5;
wire n1884_5;
wire n1883_5;
wire n1869_5;
wire n1868_5;
wire n1867_5;
wire n1866_5;
wire n1852_5;
wire n1851_5;
wire n1850_5;
wire n1849_5;
wire n1835_5;
wire n1834_5;
wire n1833_5;
wire n1832_5;
wire n1818_5;
wire n1817_5;
wire n1816_5;
wire n1815_5;
wire n1801_5;
wire n1800_5;
wire n1799_5;
wire n1798_5;
wire n1784_5;
wire n1783_5;
wire n1782_5;
wire n1781_5;
wire n1647_5;
wire n1579_8;
wire when_utils_l25_6_4;
wire _zz_apb_m_PWDATA_1_3_7;
wire _zz_apb_m_PWDATA_1_2_7;
wire _zz_apb_m_PWDATA_1_1_7;
wire _zz_apb_m_PWDATA_1_1_8;
wire _zz_apb_m_PWDATA_1_0_7;
wire _zz_apb_m_PWDATA_1_0_8;
wire apb_m_PWDATA_1_8;
wire apb_m_PWDATA_1_9;
wire spi_dshot_1_apb_m_PWDATA_0_4;
wire n1992_10;
wire n1995_10;
wire n2326_12;
wire n2326_13;
wire n2110_10;
wire _zz_when_utils_l25_2_7;
wire _zz_when_utils_l25_1_1_8;
wire _zz_when_utils_l25_1_1_9;
wire spi_fsm_temp_rx_6_9;
wire apb_m_PWRITE_6;
wire regs_data_4368;
wire regs_data_4369;
wire regs_data_4372;
wire regs_data_4373;
wire regs_data_4374;
wire regs_data_4375;
wire regs_data_4377;
wire regs_data_4378;
wire regs_data_4379;
wire regs_data_4380;
wire regs_data_4381;
wire n1578_9;
wire n1578_10;
wire n1578_11;
wire n2091_7;
wire n2091_8;
wire n2094_7;
wire n2077_7;
wire n2077_8;
wire n2077_9;
wire n2076_7;
wire apb_m_PWDATA_2_22;
wire apb_m_PWDATA_3_13;
wire apb_m_PWDATA_4_12;
wire apb_m_PWDATA_5_12;
wire apb_m_PWDATA_6_12;
wire apb_m_PWDATA_7_12;
wire n1769_6;
wire n1767_6;
wire n1646_6;
wire n1646_7;
wire n1646_8;
wire spi_fsm_sclk_count_valueNext_1_6;
wire spi_fsm_sclk_count_valueNext_2_6;
wire d_out_d_7_4;
wire d_out_d_7_5;
wire d_out_d_7_6;
wire d_out_d_7_7;
wire d_out_d_6_4;
wire d_out_d_6_5;
wire d_out_d_6_6;
wire d_out_d_6_7;
wire d_out_d_5_5;
wire d_out_d_5_6;
wire d_out_d_4_4;
wire d_out_d_4_5;
wire d_out_d_4_6;
wire d_out_d_4_7;
wire d_out_d_3_4;
wire d_out_d_3_5;
wire d_out_d_3_6;
wire d_out_d_3_7;
wire d_out_d_2_4;
wire d_out_d_2_5;
wire d_out_d_2_6;
wire d_out_d_2_7;
wire d_out_d_1_4;
wire d_out_d_1_5;
wire d_out_d_1_6;
wire d_out_d_1_7;
wire d_out_d_0_4;
wire d_out_d_0_5;
wire d_out_d_0_6;
wire d_out_d_0_7;
wire dshot_counter_valueNext_2_6;
wire dshot_counter_valueNext_3_6;
wire dshot_counter_valueNext_5_6;
wire dshot_counter_valueNext_8_6;
wire dshot_counter_valueNext_9_6;
wire dshot_counter_valueNext_11_6;
wire dshot_counter_valueNext_14_6;
wire n1901_6;
wire n1884_6;
wire n1867_6;
wire n1850_6;
wire n1833_6;
wire n1816_6;
wire n1799_6;
wire n1782_6;
wire n1579_9;
wire apb_m_PWDATA_1_11;
wire spi_dshot_1_apb_m_PWDATA_0_5;
wire _zz_when_utils_l25_2_8;
wire regs_data_4382;
wire regs_data_4383;
wire n2091_9;
wire n2094_8;
wire n2077_10;
wire n2077_11;
wire dshot_trigers_0_17;
wire n1646_9;
wire n1646_10;
wire n1646_11;
wire n1646_12;
wire d_out_d_7_9;
wire d_out_d_7_10;
wire d_out_d_7_11;
wire d_out_d_7_12;
wire d_out_d_7_13;
wire d_out_d_7_14;
wire d_out_d_7_15;
wire d_out_d_7_16;
wire d_out_d_7_17;
wire d_out_d_7_18;
wire d_out_d_7_19;
wire d_out_d_7_20;
wire d_out_d_7_21;
wire d_out_d_6_9;
wire d_out_d_6_10;
wire d_out_d_6_11;
wire d_out_d_6_12;
wire d_out_d_6_14;
wire d_out_d_6_15;
wire d_out_d_6_16;
wire d_out_d_6_17;
wire d_out_d_6_18;
wire d_out_d_6_19;
wire d_out_d_6_20;
wire d_out_d_6_21;
wire d_out_d_6_22;
wire d_out_d_5_8;
wire d_out_d_5_9;
wire d_out_d_5_10;
wire d_out_d_5_11;
wire d_out_d_5_12;
wire d_out_d_5_13;
wire d_out_d_4_9;
wire d_out_d_4_10;
wire d_out_d_4_11;
wire d_out_d_4_12;
wire d_out_d_4_13;
wire d_out_d_4_14;
wire d_out_d_4_15;
wire d_out_d_4_16;
wire d_out_d_4_17;
wire d_out_d_4_18;
wire d_out_d_4_19;
wire d_out_d_4_20;
wire d_out_d_4_21;
wire d_out_d_3_8;
wire d_out_d_3_9;
wire d_out_d_3_10;
wire d_out_d_3_11;
wire d_out_d_3_12;
wire d_out_d_3_13;
wire d_out_d_3_14;
wire d_out_d_3_15;
wire d_out_d_3_16;
wire d_out_d_3_17;
wire d_out_d_3_18;
wire d_out_d_2_9;
wire d_out_d_2_10;
wire d_out_d_2_11;
wire d_out_d_2_12;
wire d_out_d_2_13;
wire d_out_d_2_14;
wire d_out_d_2_15;
wire d_out_d_2_16;
wire d_out_d_2_17;
wire d_out_d_2_18;
wire d_out_d_2_19;
wire d_out_d_2_20;
wire d_out_d_2_21;
wire d_out_d_1_9;
wire d_out_d_1_10;
wire d_out_d_1_11;
wire d_out_d_1_12;
wire d_out_d_1_13;
wire d_out_d_1_14;
wire d_out_d_1_15;
wire d_out_d_1_16;
wire d_out_d_1_17;
wire d_out_d_1_18;
wire d_out_d_1_19;
wire d_out_d_1_20;
wire d_out_d_1_21;
wire d_out_d_0_9;
wire d_out_d_0_10;
wire d_out_d_0_11;
wire d_out_d_0_12;
wire d_out_d_0_13;
wire d_out_d_0_14;
wire d_out_d_0_15;
wire d_out_d_0_16;
wire d_out_d_0_17;
wire d_out_d_0_18;
wire d_out_d_0_19;
wire d_out_d_0_20;
wire d_out_d_0_21;
wire apb_m_PWDATA_1_12;
wire d_out_d_7_22;
wire d_out_d_7_23;
wire d_out_d_7_24;
wire d_out_d_7_25;
wire d_out_d_7_26;
wire d_out_d_7_28;
wire d_out_d_7_30;
wire d_out_d_7_31;
wire d_out_d_7_32;
wire d_out_d_7_33;
wire d_out_d_7_34;
wire d_out_d_7_35;
wire d_out_d_7_37;
wire d_out_d_6_23;
wire d_out_d_6_24;
wire d_out_d_6_25;
wire d_out_d_6_26;
wire d_out_d_6_27;
wire d_out_d_6_28;
wire d_out_d_6_30;
wire d_out_d_6_31;
wire d_out_d_6_32;
wire d_out_d_6_33;
wire d_out_d_6_34;
wire d_out_d_6_35;
wire d_out_d_6_36;
wire d_out_d_6_38;
wire d_out_d_6_39;
wire d_out_d_5_14;
wire d_out_d_5_15;
wire d_out_d_5_16;
wire d_out_d_5_17;
wire d_out_d_5_18;
wire d_out_d_5_19;
wire d_out_d_5_20;
wire d_out_d_5_21;
wire d_out_d_5_22;
wire d_out_d_5_23;
wire d_out_d_5_24;
wire d_out_d_5_25;
wire d_out_d_4_22;
wire d_out_d_4_23;
wire d_out_d_4_24;
wire d_out_d_4_25;
wire d_out_d_4_26;
wire d_out_d_4_28;
wire d_out_d_4_30;
wire d_out_d_4_31;
wire d_out_d_4_32;
wire d_out_d_4_33;
wire d_out_d_4_34;
wire d_out_d_4_35;
wire d_out_d_4_37;
wire d_out_d_3_19;
wire d_out_d_3_20;
wire d_out_d_3_22;
wire d_out_d_3_23;
wire d_out_d_3_24;
wire d_out_d_3_25;
wire d_out_d_3_27;
wire d_out_d_3_28;
wire d_out_d_3_30;
wire d_out_d_3_31;
wire d_out_d_3_32;
wire d_out_d_3_33;
wire d_out_d_3_34;
wire d_out_d_3_35;
wire d_out_d_2_22;
wire d_out_d_2_23;
wire d_out_d_2_24;
wire d_out_d_2_25;
wire d_out_d_2_26;
wire d_out_d_2_28;
wire d_out_d_2_30;
wire d_out_d_2_31;
wire d_out_d_2_32;
wire d_out_d_2_33;
wire d_out_d_2_34;
wire d_out_d_2_35;
wire d_out_d_2_37;
wire d_out_d_1_22;
wire d_out_d_1_23;
wire d_out_d_1_24;
wire d_out_d_1_25;
wire d_out_d_1_26;
wire d_out_d_1_28;
wire d_out_d_1_30;
wire d_out_d_1_31;
wire d_out_d_1_32;
wire d_out_d_1_33;
wire d_out_d_1_34;
wire d_out_d_1_35;
wire d_out_d_1_37;
wire d_out_d_0_22;
wire d_out_d_0_23;
wire d_out_d_0_24;
wire d_out_d_0_25;
wire d_out_d_0_26;
wire d_out_d_0_28;
wire d_out_d_0_30;
wire d_out_d_0_31;
wire d_out_d_0_32;
wire d_out_d_0_33;
wire d_out_d_0_34;
wire d_out_d_0_35;
wire d_out_d_0_37;
wire d_out_d_7_38;
wire d_out_d_7_39;
wire d_out_d_7_40;
wire d_out_d_7_41;
wire d_out_d_7_42;
wire d_out_d_6_40;
wire d_out_d_6_41;
wire d_out_d_6_42;
wire d_out_d_5_26;
wire d_out_d_5_27;
wire d_out_d_5_28;
wire d_out_d_5_29;
wire d_out_d_5_30;
wire d_out_d_5_31;
wire d_out_d_5_32;
wire d_out_d_5_33;
wire d_out_d_5_34;
wire d_out_d_5_35;
wire d_out_d_5_36;
wire d_out_d_5_37;
wire d_out_d_5_38;
wire d_out_d_5_39;
wire d_out_d_5_40;
wire d_out_d_5_41;
wire d_out_d_5_42;
wire d_out_d_5_43;
wire d_out_d_5_44;
wire d_out_d_5_45;
wire d_out_d_5_46;
wire d_out_d_4_38;
wire d_out_d_4_39;
wire d_out_d_4_40;
wire d_out_d_4_41;
wire d_out_d_4_42;
wire d_out_d_3_36;
wire d_out_d_3_37;
wire d_out_d_3_38;
wire d_out_d_3_39;
wire d_out_d_3_40;
wire d_out_d_2_38;
wire d_out_d_2_39;
wire d_out_d_2_40;
wire d_out_d_2_41;
wire d_out_d_2_42;
wire d_out_d_1_38;
wire d_out_d_1_39;
wire d_out_d_1_40;
wire d_out_d_1_41;
wire d_out_d_1_42;
wire d_out_d_0_38;
wire d_out_d_0_39;
wire d_out_d_0_40;
wire d_out_d_0_41;
wire d_out_d_0_42;
wire d_out_d_0_44;
wire d_out_d_0_46;
wire d_out_d_0_48;
wire d_out_d_0_50;
wire d_out_d_1_44;
wire d_out_d_1_46;
wire d_out_d_1_48;
wire d_out_d_1_50;
wire d_out_d_2_44;
wire d_out_d_2_46;
wire d_out_d_2_48;
wire d_out_d_2_50;
wire d_out_d_3_42;
wire d_out_d_3_44;
wire d_out_d_3_46;
wire d_out_d_4_44;
wire d_out_d_4_46;
wire d_out_d_4_48;
wire d_out_d_4_50;
wire d_out_d_5_48;
wire d_out_d_6_44;
wire d_out_d_6_46;
wire d_out_d_6_48;
wire d_out_d_6_50;
wire d_out_d_7_44;
wire d_out_d_7_46;
wire d_out_d_7_48;
wire d_out_d_7_50;
wire dshot_counter_valueNext_12_9;
wire dshot_counter_valueNext_15_8;
wire dshot_counter_valueNext_6_8;
wire dshot_trigers_4_14;
wire dshot_trigers_0_19;
wire n2325_14;
wire _zz_when_utils_l25_1_0_8;
wire n1769_8;
wire dshot_out_enables_0_11;
wire dshot_out_enables_1_11;
wire dshot_out_enables_2_11;
wire dshot_out_enables_3_11;
wire dshot_out_enables_4_11;
wire dshot_out_enables_5_11;
wire dshot_out_enables_6_11;
wire dshot_out_enables_7_11;
wire n2094_10;
wire n2091_11;
wire regs_data_4385;
wire dshot_trigers_5_14;
wire dshot_trigers_1_14;
wire regs_data_4389;
wire dshot_trigers_3_15;
wire dshot_trigers_0_21;
wire spi_fsm_being_written_fsm_ptr_6_12;
wire spi_fsm_temp_rx_6_11;
wire spi_fsm_being_written_fsm_ss_has_rised_12;
wire spi_fsm_being_written_fsm_ptr_6_14;
wire regs_data_4391;
wire regs_data_4393;
wire dshot_trigers_7_14;
wire dshot_trigers_3_17;
wire regs_data_4395;
wire when_utils_l25_6;
wire regs_data_4397;
wire n1994_12;
wire n1993_12;
wire dshot_trigers_6_14;
wire dshot_trigers_2_14;
wire d_out_d_5_50;
wire n1578_14;
wire spi_fsm_sclk_count_valueNext_0_8;
wire n2325_16;
wire apb_m_PWDATA_1_16;
wire _zz_when_utils_l25_3_7;
wire n2110_12;
wire n2103_12;
wire apb_m_PWDATA_2_24;
wire n1774_8;
wire n1791_8;
wire n1808_8;
wire n1825_8;
wire n1842_8;
wire n1859_8;
wire n1876_8;
wire n1893_8;
wire dshot_out_enables_0_13;
wire dshot_out_enables_1_13;
wire dshot_out_enables_2_13;
wire dshot_out_enables_3_13;
wire dshot_out_enables_4_13;
wire dshot_out_enables_5_13;
wire dshot_out_enables_6_13;
wire dshot_out_enables_7_13;
wire n2266_14;
wire n1966_13;
wire n1578_17;
wire \regs_data_RAMOUT_7_G[3]_81 ;
wire \regs_data_RAMOUT_7_G[3]_83 ;
wire \regs_data_RAMOUT_7_G[3]_85 ;
wire \regs_data_RAMOUT_7_G[3]_87 ;
wire \regs_data_RAMOUT_7_G[3]_89 ;
wire \regs_data_RAMOUT_22_G[3]_81 ;
wire \regs_data_RAMOUT_22_G[3]_83 ;
wire \regs_data_RAMOUT_22_G[3]_85 ;
wire \regs_data_RAMOUT_22_G[3]_87 ;
wire \regs_data_RAMOUT_22_G[3]_89 ;
wire \regs_data_RAMOUT_37_G[3]_81 ;
wire \regs_data_RAMOUT_37_G[3]_83 ;
wire \regs_data_RAMOUT_37_G[3]_85 ;
wire \regs_data_RAMOUT_37_G[3]_87 ;
wire \regs_data_RAMOUT_37_G[3]_89 ;
wire \regs_data_RAMOUT_52_G[3]_81 ;
wire \regs_data_RAMOUT_52_G[3]_83 ;
wire \regs_data_RAMOUT_52_G[3]_85 ;
wire \regs_data_RAMOUT_52_G[3]_87 ;
wire \regs_data_RAMOUT_52_G[3]_89 ;
wire \regs_data_RAMOUT_67_G[3]_81 ;
wire \regs_data_RAMOUT_67_G[3]_83 ;
wire \regs_data_RAMOUT_67_G[3]_85 ;
wire \regs_data_RAMOUT_67_G[3]_87 ;
wire \regs_data_RAMOUT_67_G[3]_89 ;
wire \regs_data_RAMOUT_82_G[3]_65 ;
wire \regs_data_RAMOUT_82_G[3]_67 ;
wire \regs_data_RAMOUT_82_G[3]_69 ;
wire \regs_data_RAMOUT_82_G[3]_71 ;
wire \regs_data_RAMOUT_82_G[3]_73 ;
wire \regs_data_RAMOUT_97_G[3]_65 ;
wire \regs_data_RAMOUT_97_G[3]_67 ;
wire \regs_data_RAMOUT_97_G[3]_69 ;
wire \regs_data_RAMOUT_97_G[3]_71 ;
wire \regs_data_RAMOUT_97_G[3]_73 ;
wire \regs_data_RAMOUT_112_G[3]_65 ;
wire \regs_data_RAMOUT_112_G[3]_67 ;
wire \regs_data_RAMOUT_112_G[3]_69 ;
wire \regs_data_RAMOUT_112_G[3]_71 ;
wire \regs_data_RAMOUT_112_G[3]_73 ;
wire \regs_data_RAMOUT_127_G[3]_65 ;
wire \regs_data_RAMOUT_127_G[3]_67 ;
wire \regs_data_RAMOUT_127_G[3]_69 ;
wire \regs_data_RAMOUT_127_G[3]_71 ;
wire \regs_data_RAMOUT_127_G[3]_73 ;
wire \regs_data_RAMOUT_142_G[3]_65 ;
wire \regs_data_RAMOUT_142_G[3]_67 ;
wire \regs_data_RAMOUT_142_G[3]_69 ;
wire \regs_data_RAMOUT_142_G[3]_71 ;
wire \regs_data_RAMOUT_142_G[3]_73 ;
wire \regs_data_RAMOUT_157_G[3]_65 ;
wire \regs_data_RAMOUT_157_G[3]_67 ;
wire \regs_data_RAMOUT_157_G[3]_69 ;
wire \regs_data_RAMOUT_157_G[3]_71 ;
wire \regs_data_RAMOUT_157_G[3]_73 ;
wire \regs_data_RAMOUT_172_G[3]_65 ;
wire \regs_data_RAMOUT_172_G[3]_67 ;
wire \regs_data_RAMOUT_172_G[3]_69 ;
wire \regs_data_RAMOUT_172_G[3]_71 ;
wire \regs_data_RAMOUT_172_G[3]_73 ;
wire \regs_data_RAMOUT_187_G[3]_65 ;
wire \regs_data_RAMOUT_187_G[3]_67 ;
wire \regs_data_RAMOUT_187_G[3]_69 ;
wire \regs_data_RAMOUT_187_G[3]_71 ;
wire \regs_data_RAMOUT_187_G[3]_73 ;
wire \regs_data_RAMOUT_202_G[3]_65 ;
wire \regs_data_RAMOUT_202_G[3]_67 ;
wire \regs_data_RAMOUT_202_G[3]_69 ;
wire \regs_data_RAMOUT_202_G[3]_71 ;
wire \regs_data_RAMOUT_202_G[3]_73 ;
wire \regs_data_RAMOUT_217_G[3]_65 ;
wire \regs_data_RAMOUT_217_G[3]_67 ;
wire \regs_data_RAMOUT_217_G[3]_69 ;
wire \regs_data_RAMOUT_217_G[3]_71 ;
wire \regs_data_RAMOUT_217_G[3]_73 ;
wire \regs_data_RAMOUT_232_G[3]_65 ;
wire \regs_data_RAMOUT_232_G[3]_67 ;
wire \regs_data_RAMOUT_232_G[3]_69 ;
wire \regs_data_RAMOUT_232_G[3]_71 ;
wire \regs_data_RAMOUT_232_G[3]_73 ;
wire regs_data_4399;
wire dshot_counter_valueNext_12_13;
wire n1991_12;
wire regs_data_4401;
wire regs_data_4403;
wire apb_m_PWRITE_11;
wire spi_fsm_being_written_fsm_stateReg_0_12;
wire spi_fsm_readwrite_bit;
wire _zz_when_DShot_l71_regNext;
wire _zz_when_DShot_l71_1_regNext;
wire _zz_when_DShot_l71_2_regNext;
wire _zz_when_DShot_l71_3_regNext;
wire _zz_when_DShot_l71_4_regNext;
wire _zz_when_DShot_l71_5_regNext;
wire _zz_when_DShot_l71_6_regNext;
wire _zz_when_DShot_l71_7_regNext;
wire sclk_sync_regNext;
wire ss_sync_regNext;
wire spi_fsm_being_written_fsm_is_high_8bit_regNext;
wire spi_fsm_being_written_fsm_ss_has_rised;
wire spi_fsm_ss_has_fallen;
wire \regs_data_regs_data_RAMREG_0_G[0]_12 ;
wire \regs_data_regs_data_RAMREG_0_G[1]_12 ;
wire \regs_data_regs_data_RAMREG_0_G[2]_12 ;
wire \regs_data_regs_data_RAMREG_0_G[3]_12 ;
wire \regs_data_regs_data_RAMREG_0_G[4]_12 ;
wire \regs_data_regs_data_RAMREG_0_G[5]_12 ;
wire \regs_data_regs_data_RAMREG_0_G[6]_12 ;
wire \regs_data_regs_data_RAMREG_0_G[7]_12 ;
wire \regs_data_regs_data_RAMREG_0_G[8]_12 ;
wire \regs_data_regs_data_RAMREG_0_G[9]_12 ;
wire \regs_data_regs_data_RAMREG_0_G[10]_12 ;
wire \regs_data_regs_data_RAMREG_0_G[11]_12 ;
wire \regs_data_regs_data_RAMREG_0_G[12]_12 ;
wire \regs_data_regs_data_RAMREG_0_G[13]_12 ;
wire \regs_data_regs_data_RAMREG_0_G[14]_12 ;
wire \regs_data_regs_data_RAMREG_0_G[15]_12 ;
wire \regs_data_regs_data_RAMREG_1_G[0]_12 ;
wire \regs_data_regs_data_RAMREG_1_G[1]_12 ;
wire \regs_data_regs_data_RAMREG_1_G[2]_12 ;
wire \regs_data_regs_data_RAMREG_1_G[3]_12 ;
wire \regs_data_regs_data_RAMREG_1_G[4]_12 ;
wire \regs_data_regs_data_RAMREG_1_G[5]_12 ;
wire \regs_data_regs_data_RAMREG_1_G[6]_12 ;
wire \regs_data_regs_data_RAMREG_1_G[7]_12 ;
wire \regs_data_regs_data_RAMREG_1_G[8]_12 ;
wire \regs_data_regs_data_RAMREG_1_G[9]_12 ;
wire \regs_data_regs_data_RAMREG_1_G[10]_12 ;
wire \regs_data_regs_data_RAMREG_1_G[11]_12 ;
wire \regs_data_regs_data_RAMREG_1_G[12]_12 ;
wire \regs_data_regs_data_RAMREG_1_G[13]_12 ;
wire \regs_data_regs_data_RAMREG_1_G[14]_12 ;
wire \regs_data_regs_data_RAMREG_1_G[15]_12 ;
wire \regs_data_regs_data_RAMREG_2_G[0]_12 ;
wire \regs_data_regs_data_RAMREG_2_G[1]_12 ;
wire \regs_data_regs_data_RAMREG_2_G[2]_12 ;
wire \regs_data_regs_data_RAMREG_2_G[3]_12 ;
wire \regs_data_regs_data_RAMREG_2_G[4]_12 ;
wire \regs_data_regs_data_RAMREG_2_G[5]_12 ;
wire \regs_data_regs_data_RAMREG_2_G[6]_12 ;
wire \regs_data_regs_data_RAMREG_2_G[7]_12 ;
wire \regs_data_regs_data_RAMREG_2_G[8]_12 ;
wire \regs_data_regs_data_RAMREG_2_G[9]_12 ;
wire \regs_data_regs_data_RAMREG_2_G[10]_12 ;
wire \regs_data_regs_data_RAMREG_2_G[11]_12 ;
wire \regs_data_regs_data_RAMREG_2_G[12]_12 ;
wire \regs_data_regs_data_RAMREG_2_G[13]_12 ;
wire \regs_data_regs_data_RAMREG_2_G[14]_12 ;
wire \regs_data_regs_data_RAMREG_2_G[15]_12 ;
wire \regs_data_regs_data_RAMREG_3_G[0]_12 ;
wire \regs_data_regs_data_RAMREG_3_G[1]_12 ;
wire \regs_data_regs_data_RAMREG_3_G[2]_12 ;
wire \regs_data_regs_data_RAMREG_3_G[3]_12 ;
wire \regs_data_regs_data_RAMREG_3_G[4]_12 ;
wire \regs_data_regs_data_RAMREG_3_G[5]_12 ;
wire \regs_data_regs_data_RAMREG_3_G[6]_12 ;
wire \regs_data_regs_data_RAMREG_3_G[7]_12 ;
wire \regs_data_regs_data_RAMREG_3_G[8]_12 ;
wire \regs_data_regs_data_RAMREG_3_G[9]_12 ;
wire \regs_data_regs_data_RAMREG_3_G[10]_12 ;
wire \regs_data_regs_data_RAMREG_3_G[11]_12 ;
wire \regs_data_regs_data_RAMREG_3_G[12]_12 ;
wire \regs_data_regs_data_RAMREG_3_G[13]_12 ;
wire \regs_data_regs_data_RAMREG_3_G[14]_12 ;
wire \regs_data_regs_data_RAMREG_3_G[15]_12 ;
wire \regs_data_regs_data_RAMREG_4_G[0]_12 ;
wire \regs_data_regs_data_RAMREG_4_G[1]_12 ;
wire \regs_data_regs_data_RAMREG_4_G[2]_12 ;
wire \regs_data_regs_data_RAMREG_4_G[3]_12 ;
wire \regs_data_regs_data_RAMREG_4_G[4]_12 ;
wire \regs_data_regs_data_RAMREG_4_G[5]_12 ;
wire \regs_data_regs_data_RAMREG_4_G[6]_12 ;
wire \regs_data_regs_data_RAMREG_4_G[7]_12 ;
wire \regs_data_regs_data_RAMREG_4_G[8]_12 ;
wire \regs_data_regs_data_RAMREG_4_G[9]_12 ;
wire \regs_data_regs_data_RAMREG_4_G[10]_12 ;
wire \regs_data_regs_data_RAMREG_4_G[11]_12 ;
wire \regs_data_regs_data_RAMREG_4_G[12]_12 ;
wire \regs_data_regs_data_RAMREG_4_G[13]_12 ;
wire \regs_data_regs_data_RAMREG_4_G[14]_12 ;
wire \regs_data_regs_data_RAMREG_4_G[15]_12 ;
wire \regs_data_regs_data_RAMREG_5_G[0]_12 ;
wire \regs_data_regs_data_RAMREG_5_G[1]_12 ;
wire \regs_data_regs_data_RAMREG_5_G[2]_12 ;
wire \regs_data_regs_data_RAMREG_5_G[3]_12 ;
wire \regs_data_regs_data_RAMREG_5_G[4]_12 ;
wire \regs_data_regs_data_RAMREG_5_G[5]_12 ;
wire \regs_data_regs_data_RAMREG_5_G[6]_12 ;
wire \regs_data_regs_data_RAMREG_5_G[7]_12 ;
wire \regs_data_regs_data_RAMREG_5_G[8]_12 ;
wire \regs_data_regs_data_RAMREG_5_G[9]_12 ;
wire \regs_data_regs_data_RAMREG_5_G[10]_12 ;
wire \regs_data_regs_data_RAMREG_5_G[11]_12 ;
wire \regs_data_regs_data_RAMREG_5_G[12]_12 ;
wire \regs_data_regs_data_RAMREG_5_G[13]_12 ;
wire \regs_data_regs_data_RAMREG_5_G[14]_12 ;
wire \regs_data_regs_data_RAMREG_5_G[15]_12 ;
wire \regs_data_regs_data_RAMREG_6_G[0]_12 ;
wire \regs_data_regs_data_RAMREG_6_G[1]_12 ;
wire \regs_data_regs_data_RAMREG_6_G[2]_12 ;
wire \regs_data_regs_data_RAMREG_6_G[3]_12 ;
wire \regs_data_regs_data_RAMREG_6_G[4]_12 ;
wire \regs_data_regs_data_RAMREG_6_G[5]_12 ;
wire \regs_data_regs_data_RAMREG_6_G[6]_12 ;
wire \regs_data_regs_data_RAMREG_6_G[7]_12 ;
wire \regs_data_regs_data_RAMREG_6_G[8]_12 ;
wire \regs_data_regs_data_RAMREG_6_G[9]_12 ;
wire \regs_data_regs_data_RAMREG_6_G[10]_12 ;
wire \regs_data_regs_data_RAMREG_6_G[11]_12 ;
wire \regs_data_regs_data_RAMREG_6_G[12]_12 ;
wire \regs_data_regs_data_RAMREG_6_G[13]_12 ;
wire \regs_data_regs_data_RAMREG_6_G[14]_12 ;
wire \regs_data_regs_data_RAMREG_6_G[15]_12 ;
wire \regs_data_regs_data_RAMREG_7_G[0]_12 ;
wire \regs_data_regs_data_RAMREG_7_G[1]_12 ;
wire \regs_data_regs_data_RAMREG_7_G[2]_12 ;
wire \regs_data_regs_data_RAMREG_7_G[3]_12 ;
wire \regs_data_regs_data_RAMREG_7_G[4]_12 ;
wire \regs_data_regs_data_RAMREG_7_G[5]_12 ;
wire \regs_data_regs_data_RAMREG_7_G[6]_12 ;
wire \regs_data_regs_data_RAMREG_7_G[7]_12 ;
wire \regs_data_regs_data_RAMREG_7_G[8]_12 ;
wire \regs_data_regs_data_RAMREG_7_G[9]_12 ;
wire \regs_data_regs_data_RAMREG_7_G[10]_12 ;
wire \regs_data_regs_data_RAMREG_7_G[11]_12 ;
wire \regs_data_regs_data_RAMREG_7_G[12]_12 ;
wire \regs_data_regs_data_RAMREG_7_G[13]_12 ;
wire \regs_data_regs_data_RAMREG_7_G[14]_12 ;
wire \regs_data_regs_data_RAMREG_7_G[15]_12 ;
wire \regs_data_regs_data_RAMREG_8_G[0]_12 ;
wire \regs_data_regs_data_RAMREG_8_G[1]_12 ;
wire \regs_data_regs_data_RAMREG_8_G[2]_12 ;
wire \regs_data_regs_data_RAMREG_8_G[3]_12 ;
wire \regs_data_regs_data_RAMREG_8_G[4]_12 ;
wire \regs_data_regs_data_RAMREG_8_G[5]_12 ;
wire \regs_data_regs_data_RAMREG_8_G[6]_12 ;
wire \regs_data_regs_data_RAMREG_8_G[7]_12 ;
wire \regs_data_regs_data_RAMREG_8_G[8]_12 ;
wire \regs_data_regs_data_RAMREG_8_G[9]_12 ;
wire \regs_data_regs_data_RAMREG_8_G[10]_12 ;
wire \regs_data_regs_data_RAMREG_8_G[11]_12 ;
wire \regs_data_regs_data_RAMREG_8_G[12]_12 ;
wire \regs_data_regs_data_RAMREG_8_G[13]_12 ;
wire \regs_data_regs_data_RAMREG_8_G[14]_12 ;
wire \regs_data_regs_data_RAMREG_8_G[15]_12 ;
wire \regs_data_regs_data_RAMREG_9_G[0]_12 ;
wire \regs_data_regs_data_RAMREG_9_G[1]_12 ;
wire \regs_data_regs_data_RAMREG_9_G[2]_12 ;
wire \regs_data_regs_data_RAMREG_9_G[3]_12 ;
wire \regs_data_regs_data_RAMREG_9_G[4]_12 ;
wire \regs_data_regs_data_RAMREG_9_G[5]_12 ;
wire \regs_data_regs_data_RAMREG_9_G[6]_12 ;
wire \regs_data_regs_data_RAMREG_9_G[7]_12 ;
wire \regs_data_regs_data_RAMREG_9_G[8]_12 ;
wire \regs_data_regs_data_RAMREG_9_G[9]_12 ;
wire \regs_data_regs_data_RAMREG_9_G[10]_12 ;
wire \regs_data_regs_data_RAMREG_9_G[11]_12 ;
wire \regs_data_regs_data_RAMREG_9_G[12]_12 ;
wire \regs_data_regs_data_RAMREG_9_G[13]_12 ;
wire \regs_data_regs_data_RAMREG_9_G[14]_12 ;
wire \regs_data_regs_data_RAMREG_9_G[15]_12 ;
wire \regs_data_regs_data_RAMREG_10_G[0]_12 ;
wire \regs_data_regs_data_RAMREG_10_G[1]_12 ;
wire \regs_data_regs_data_RAMREG_10_G[2]_12 ;
wire \regs_data_regs_data_RAMREG_10_G[3]_12 ;
wire \regs_data_regs_data_RAMREG_10_G[4]_12 ;
wire \regs_data_regs_data_RAMREG_10_G[5]_12 ;
wire \regs_data_regs_data_RAMREG_10_G[6]_12 ;
wire \regs_data_regs_data_RAMREG_10_G[7]_12 ;
wire \regs_data_regs_data_RAMREG_10_G[8]_12 ;
wire \regs_data_regs_data_RAMREG_10_G[9]_12 ;
wire \regs_data_regs_data_RAMREG_10_G[10]_12 ;
wire \regs_data_regs_data_RAMREG_10_G[11]_12 ;
wire \regs_data_regs_data_RAMREG_10_G[12]_12 ;
wire \regs_data_regs_data_RAMREG_10_G[13]_12 ;
wire \regs_data_regs_data_RAMREG_10_G[14]_12 ;
wire \regs_data_regs_data_RAMREG_10_G[15]_12 ;
wire spi_fsm_being_written_fsm_is_high_8bit_9;
wire n1144_1_SUM;
wire n1144_3;
wire n1145_1_SUM;
wire n1145_3;
wire n1146_1_SUM;
wire n1146_3;
wire n1147_1_SUM;
wire n1147_3;
wire n1148_1_SUM;
wire n1148_3;
wire n1206_1_SUM;
wire n1206_3;
wire n1207_1_SUM;
wire n1207_3;
wire n1208_1_SUM;
wire n1208_3;
wire n1209_1_SUM;
wire n1209_3;
wire n1210_1_SUM;
wire n1210_3;
wire n1211_1_SUM;
wire n1211_3;
wire n1212_1_SUM;
wire n1212_3;
wire n1213_1_SUM;
wire n1213_3;
wire n1214_1_SUM;
wire n1214_3;
wire n1215_1_SUM;
wire n1215_3;
wire n1216_1_SUM;
wire n1216_3;
wire n1217_1_SUM;
wire n1217_3;
wire n1218_1_SUM;
wire n1218_3;
wire n1219_1_SUM;
wire n1219_3;
wire n1220_1_SUM;
wire n1220_3;
wire n1221_1_SUM;
wire n1221_3;
wire n17_17;
wire n21_17;
wire n25_17;
wire n29_17;
wire n17_19;
wire n21_19;
wire n25_19;
wire n29_19;
wire n17_21;
wire n21_21;
wire n25_21;
wire n29_21;
wire n17_23;
wire n21_23;
wire n25_23;
wire n29_23;
wire n17_25;
wire n21_25;
wire n25_25;
wire n29_25;
wire n17_27;
wire n21_27;
wire n25_27;
wire n29_27;
wire n17_29;
wire n21_29;
wire n25_29;
wire n29_29;
wire n17_31;
wire n21_31;
wire n25_31;
wire n29_31;
wire \regs_data_RAMOUT_7_G[3]_69 ;
wire \regs_data_RAMOUT_7_G[3]_71 ;
wire \regs_data_RAMOUT_7_G[3]_73 ;
wire \regs_data_RAMOUT_7_G[3]_75 ;
wire \regs_data_RAMOUT_22_G[3]_69 ;
wire \regs_data_RAMOUT_22_G[3]_71 ;
wire \regs_data_RAMOUT_22_G[3]_73 ;
wire \regs_data_RAMOUT_22_G[3]_75 ;
wire \regs_data_RAMOUT_37_G[3]_69 ;
wire \regs_data_RAMOUT_37_G[3]_71 ;
wire \regs_data_RAMOUT_37_G[3]_73 ;
wire \regs_data_RAMOUT_37_G[3]_75 ;
wire \regs_data_RAMOUT_52_G[3]_69 ;
wire \regs_data_RAMOUT_52_G[3]_71 ;
wire \regs_data_RAMOUT_52_G[3]_73 ;
wire \regs_data_RAMOUT_52_G[3]_75 ;
wire \regs_data_RAMOUT_67_G[3]_69 ;
wire \regs_data_RAMOUT_67_G[3]_71 ;
wire \regs_data_RAMOUT_67_G[3]_73 ;
wire \regs_data_RAMOUT_67_G[3]_75 ;
wire \regs_data_RAMOUT_82_G[3]_53 ;
wire \regs_data_RAMOUT_82_G[3]_55 ;
wire \regs_data_RAMOUT_82_G[3]_57 ;
wire \regs_data_RAMOUT_82_G[3]_59 ;
wire \regs_data_RAMOUT_97_G[3]_53 ;
wire \regs_data_RAMOUT_97_G[3]_55 ;
wire \regs_data_RAMOUT_97_G[3]_57 ;
wire \regs_data_RAMOUT_97_G[3]_59 ;
wire \regs_data_RAMOUT_112_G[3]_53 ;
wire \regs_data_RAMOUT_112_G[3]_55 ;
wire \regs_data_RAMOUT_112_G[3]_57 ;
wire \regs_data_RAMOUT_112_G[3]_59 ;
wire \regs_data_RAMOUT_127_G[3]_53 ;
wire \regs_data_RAMOUT_127_G[3]_55 ;
wire \regs_data_RAMOUT_127_G[3]_57 ;
wire \regs_data_RAMOUT_127_G[3]_59 ;
wire \regs_data_RAMOUT_142_G[3]_53 ;
wire \regs_data_RAMOUT_142_G[3]_55 ;
wire \regs_data_RAMOUT_142_G[3]_57 ;
wire \regs_data_RAMOUT_142_G[3]_59 ;
wire \regs_data_RAMOUT_157_G[3]_53 ;
wire \regs_data_RAMOUT_157_G[3]_55 ;
wire \regs_data_RAMOUT_157_G[3]_57 ;
wire \regs_data_RAMOUT_157_G[3]_59 ;
wire \regs_data_RAMOUT_172_G[3]_53 ;
wire \regs_data_RAMOUT_172_G[3]_55 ;
wire \regs_data_RAMOUT_172_G[3]_57 ;
wire \regs_data_RAMOUT_172_G[3]_59 ;
wire \regs_data_RAMOUT_187_G[3]_53 ;
wire \regs_data_RAMOUT_187_G[3]_55 ;
wire \regs_data_RAMOUT_187_G[3]_57 ;
wire \regs_data_RAMOUT_187_G[3]_59 ;
wire \regs_data_RAMOUT_202_G[3]_53 ;
wire \regs_data_RAMOUT_202_G[3]_55 ;
wire \regs_data_RAMOUT_202_G[3]_57 ;
wire \regs_data_RAMOUT_202_G[3]_59 ;
wire \regs_data_RAMOUT_217_G[3]_53 ;
wire \regs_data_RAMOUT_217_G[3]_55 ;
wire \regs_data_RAMOUT_217_G[3]_57 ;
wire \regs_data_RAMOUT_217_G[3]_59 ;
wire \regs_data_RAMOUT_232_G[3]_53 ;
wire \regs_data_RAMOUT_232_G[3]_55 ;
wire \regs_data_RAMOUT_232_G[3]_57 ;
wire \regs_data_RAMOUT_232_G[3]_59 ;
wire n33_17;
wire n41_17;
wire n33_19;
wire n41_19;
wire n33_21;
wire n41_21;
wire n33_23;
wire n41_23;
wire n33_25;
wire n41_25;
wire n33_27;
wire n41_27;
wire n33_29;
wire n41_29;
wire n33_31;
wire n41_31;
wire \regs_data_RAMOUT_7_G[3]_77 ;
wire \regs_data_RAMOUT_7_G[3]_79 ;
wire \regs_data_RAMOUT_22_G[3]_77 ;
wire \regs_data_RAMOUT_22_G[3]_79 ;
wire \regs_data_RAMOUT_37_G[3]_77 ;
wire \regs_data_RAMOUT_37_G[3]_79 ;
wire \regs_data_RAMOUT_52_G[3]_77 ;
wire \regs_data_RAMOUT_52_G[3]_79 ;
wire \regs_data_RAMOUT_67_G[3]_77 ;
wire \regs_data_RAMOUT_67_G[3]_79 ;
wire \regs_data_RAMOUT_82_G[3]_61 ;
wire \regs_data_RAMOUT_82_G[3]_63 ;
wire \regs_data_RAMOUT_97_G[3]_61 ;
wire \regs_data_RAMOUT_97_G[3]_63 ;
wire \regs_data_RAMOUT_112_G[3]_61 ;
wire \regs_data_RAMOUT_112_G[3]_63 ;
wire \regs_data_RAMOUT_127_G[3]_61 ;
wire \regs_data_RAMOUT_127_G[3]_63 ;
wire \regs_data_RAMOUT_142_G[3]_61 ;
wire \regs_data_RAMOUT_142_G[3]_63 ;
wire \regs_data_RAMOUT_157_G[3]_61 ;
wire \regs_data_RAMOUT_157_G[3]_63 ;
wire \regs_data_RAMOUT_172_G[3]_61 ;
wire \regs_data_RAMOUT_172_G[3]_63 ;
wire \regs_data_RAMOUT_187_G[3]_61 ;
wire \regs_data_RAMOUT_187_G[3]_63 ;
wire \regs_data_RAMOUT_202_G[3]_61 ;
wire \regs_data_RAMOUT_202_G[3]_63 ;
wire \regs_data_RAMOUT_217_G[3]_61 ;
wire \regs_data_RAMOUT_217_G[3]_63 ;
wire \regs_data_RAMOUT_232_G[3]_61 ;
wire \regs_data_RAMOUT_232_G[3]_63 ;
wire \regs_data_RAMOUT_0_G[0]_19 ;
wire \regs_data_RAMOUT_15_G[0]_19 ;
wire \regs_data_RAMOUT_30_G[0]_19 ;
wire \regs_data_RAMOUT_45_G[0]_19 ;
wire \regs_data_RAMOUT_60_G[0]_19 ;
wire \regs_data_RAMOUT_75_G[0]_17 ;
wire \regs_data_RAMOUT_90_G[0]_17 ;
wire \regs_data_RAMOUT_105_G[0]_17 ;
wire \regs_data_RAMOUT_120_G[0]_17 ;
wire \regs_data_RAMOUT_135_G[0]_17 ;
wire \regs_data_RAMOUT_150_G[0]_17 ;
wire \regs_data_RAMOUT_165_G[0]_17 ;
wire \regs_data_RAMOUT_180_G[0]_17 ;
wire \regs_data_RAMOUT_195_G[0]_17 ;
wire \regs_data_RAMOUT_210_G[0]_17 ;
wire \regs_data_RAMOUT_225_G[0]_17 ;
wire dshot_trigers_0_22;
wire ss_buffercc_io_dataOut;
wire [3:0] _zz_apb_m_PWDATA_1;
wire [2:0] spi_fsm_sclk_count_valueNext;
wire [15:0] dshot_counter_valueNext;
wire [3:0] _zz_when_utils_l25;
wire [1:0] _zz_when_utils_l25_1;
wire [3:0] dshot_dshot_ptrs_0;
wire [3:0] dshot_dshot_ptrs_1;
wire [3:0] dshot_dshot_ptrs_2;
wire [3:0] dshot_dshot_ptrs_3;
wire [3:0] dshot_dshot_ptrs_4;
wire [3:0] dshot_dshot_ptrs_5;
wire [3:0] dshot_dshot_ptrs_6;
wire [3:0] dshot_dshot_ptrs_7;
wire [4:0] dshot_pre_divider_counter;
wire [15:0] dshot_counter_value;
wire [6:0] spi_fsm_reg_addr;
wire [7:0] spi_fsm_being_written_fsm_data;
wire [15:8] spi_fsm_being_written_fsm_temp_data;
wire [2:0] spi_fsm_sclk_count_value;
wire [1:0] spi_fsm_stateReg;
wire [15:0] _zz_apb_m_PWDATA;
wire [0:0] apb_operation_phase_0;
wire [7:0] dshot_trigers_shadow;
wire [7:0] dshot_out_enables;
wire [6:0] spi_fsm_being_written_fsm_ptr;
wire [6:0] spi_fsm_temp_rx;
wire [1:0] spi_fsm_being_written_fsm_stateReg;
wire [0:0] _zz_dshot_d_out_5;
wire [0:0] _zz_dshot_d_out_7;
wire [0:0] _zz_dshot_d_out_9;
wire [0:0] _zz_dshot_d_out_11;
wire [0:0] _zz_dshot_d_out_13;
wire [0:0] _zz_dshot_d_out_15;
wire [0:0] _zz_dshot_d_out_17;
wire [0:0] _zz_dshot_d_out_19;
wire VCC;
wire GND;
  LUT3 _zz_dshot_d_out_5_0_s6 (
    .F(n1_18),
    .I0(\regs_data_regs_data_RAMREG_3_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_3_G[1]_12 ),
    .I2(dshot_dshot_ptrs_0[0]) 
);
defparam _zz_dshot_d_out_5_0_s6.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_5_0_s7 (
    .F(n3_16),
    .I0(\regs_data_regs_data_RAMREG_3_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_3_G[3]_12 ),
    .I2(dshot_dshot_ptrs_0[0]) 
);
defparam _zz_dshot_d_out_5_0_s7.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_5_0_s8 (
    .F(n5_16),
    .I0(\regs_data_regs_data_RAMREG_3_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_3_G[5]_12 ),
    .I2(dshot_dshot_ptrs_0[0]) 
);
defparam _zz_dshot_d_out_5_0_s8.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_5_0_s9 (
    .F(n7_16),
    .I0(\regs_data_regs_data_RAMREG_3_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_3_G[7]_12 ),
    .I2(dshot_dshot_ptrs_0[0]) 
);
defparam _zz_dshot_d_out_5_0_s9.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_5_0_s10 (
    .F(n9_16),
    .I0(\regs_data_regs_data_RAMREG_3_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_3_G[9]_12 ),
    .I2(dshot_dshot_ptrs_0[0]) 
);
defparam _zz_dshot_d_out_5_0_s10.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_5_0_s11 (
    .F(n11_16),
    .I0(\regs_data_regs_data_RAMREG_3_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_3_G[11]_12 ),
    .I2(dshot_dshot_ptrs_0[0]) 
);
defparam _zz_dshot_d_out_5_0_s11.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_5_0_s12 (
    .F(n13_16),
    .I0(\regs_data_regs_data_RAMREG_3_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_3_G[13]_12 ),
    .I2(dshot_dshot_ptrs_0[0]) 
);
defparam _zz_dshot_d_out_5_0_s12.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_5_0_s13 (
    .F(n15_16),
    .I0(\regs_data_regs_data_RAMREG_3_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_3_G[15]_12 ),
    .I2(dshot_dshot_ptrs_0[0]) 
);
defparam _zz_dshot_d_out_5_0_s13.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_7_0_s6 (
    .F(n1_19),
    .I0(\regs_data_regs_data_RAMREG_4_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_4_G[1]_12 ),
    .I2(dshot_dshot_ptrs_1[0]) 
);
defparam _zz_dshot_d_out_7_0_s6.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_7_0_s7 (
    .F(n3_17),
    .I0(\regs_data_regs_data_RAMREG_4_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_4_G[3]_12 ),
    .I2(dshot_dshot_ptrs_1[0]) 
);
defparam _zz_dshot_d_out_7_0_s7.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_7_0_s8 (
    .F(n5_17),
    .I0(\regs_data_regs_data_RAMREG_4_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_4_G[5]_12 ),
    .I2(dshot_dshot_ptrs_1[0]) 
);
defparam _zz_dshot_d_out_7_0_s8.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_7_0_s9 (
    .F(n7_17),
    .I0(\regs_data_regs_data_RAMREG_4_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_4_G[7]_12 ),
    .I2(dshot_dshot_ptrs_1[0]) 
);
defparam _zz_dshot_d_out_7_0_s9.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_7_0_s10 (
    .F(n9_17),
    .I0(\regs_data_regs_data_RAMREG_4_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_4_G[9]_12 ),
    .I2(dshot_dshot_ptrs_1[0]) 
);
defparam _zz_dshot_d_out_7_0_s10.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_7_0_s11 (
    .F(n11_17),
    .I0(\regs_data_regs_data_RAMREG_4_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_4_G[11]_12 ),
    .I2(dshot_dshot_ptrs_1[0]) 
);
defparam _zz_dshot_d_out_7_0_s11.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_7_0_s12 (
    .F(n13_17),
    .I0(\regs_data_regs_data_RAMREG_4_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_4_G[13]_12 ),
    .I2(dshot_dshot_ptrs_1[0]) 
);
defparam _zz_dshot_d_out_7_0_s12.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_7_0_s13 (
    .F(n15_17),
    .I0(\regs_data_regs_data_RAMREG_4_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_4_G[15]_12 ),
    .I2(dshot_dshot_ptrs_1[0]) 
);
defparam _zz_dshot_d_out_7_0_s13.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_9_0_s6 (
    .F(n1_20),
    .I0(\regs_data_regs_data_RAMREG_5_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_5_G[1]_12 ),
    .I2(dshot_dshot_ptrs_2[0]) 
);
defparam _zz_dshot_d_out_9_0_s6.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_9_0_s7 (
    .F(n3_18),
    .I0(\regs_data_regs_data_RAMREG_5_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_5_G[3]_12 ),
    .I2(dshot_dshot_ptrs_2[0]) 
);
defparam _zz_dshot_d_out_9_0_s7.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_9_0_s8 (
    .F(n5_18),
    .I0(\regs_data_regs_data_RAMREG_5_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_5_G[5]_12 ),
    .I2(dshot_dshot_ptrs_2[0]) 
);
defparam _zz_dshot_d_out_9_0_s8.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_9_0_s9 (
    .F(n7_18),
    .I0(\regs_data_regs_data_RAMREG_5_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_5_G[7]_12 ),
    .I2(dshot_dshot_ptrs_2[0]) 
);
defparam _zz_dshot_d_out_9_0_s9.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_9_0_s10 (
    .F(n9_18),
    .I0(\regs_data_regs_data_RAMREG_5_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_5_G[9]_12 ),
    .I2(dshot_dshot_ptrs_2[0]) 
);
defparam _zz_dshot_d_out_9_0_s10.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_9_0_s11 (
    .F(n11_18),
    .I0(\regs_data_regs_data_RAMREG_5_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_5_G[11]_12 ),
    .I2(dshot_dshot_ptrs_2[0]) 
);
defparam _zz_dshot_d_out_9_0_s11.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_9_0_s12 (
    .F(n13_18),
    .I0(\regs_data_regs_data_RAMREG_5_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_5_G[13]_12 ),
    .I2(dshot_dshot_ptrs_2[0]) 
);
defparam _zz_dshot_d_out_9_0_s12.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_9_0_s13 (
    .F(n15_18),
    .I0(\regs_data_regs_data_RAMREG_5_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_5_G[15]_12 ),
    .I2(dshot_dshot_ptrs_2[0]) 
);
defparam _zz_dshot_d_out_9_0_s13.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_11_0_s6 (
    .F(n1_21),
    .I0(\regs_data_regs_data_RAMREG_6_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_6_G[1]_12 ),
    .I2(dshot_dshot_ptrs_3[0]) 
);
defparam _zz_dshot_d_out_11_0_s6.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_11_0_s7 (
    .F(n3_19),
    .I0(\regs_data_regs_data_RAMREG_6_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_6_G[3]_12 ),
    .I2(dshot_dshot_ptrs_3[0]) 
);
defparam _zz_dshot_d_out_11_0_s7.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_11_0_s8 (
    .F(n5_19),
    .I0(\regs_data_regs_data_RAMREG_6_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_6_G[5]_12 ),
    .I2(dshot_dshot_ptrs_3[0]) 
);
defparam _zz_dshot_d_out_11_0_s8.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_11_0_s9 (
    .F(n7_19),
    .I0(\regs_data_regs_data_RAMREG_6_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_6_G[7]_12 ),
    .I2(dshot_dshot_ptrs_3[0]) 
);
defparam _zz_dshot_d_out_11_0_s9.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_11_0_s10 (
    .F(n9_19),
    .I0(\regs_data_regs_data_RAMREG_6_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_6_G[9]_12 ),
    .I2(dshot_dshot_ptrs_3[0]) 
);
defparam _zz_dshot_d_out_11_0_s10.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_11_0_s11 (
    .F(n11_19),
    .I0(\regs_data_regs_data_RAMREG_6_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_6_G[11]_12 ),
    .I2(dshot_dshot_ptrs_3[0]) 
);
defparam _zz_dshot_d_out_11_0_s11.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_11_0_s12 (
    .F(n13_19),
    .I0(\regs_data_regs_data_RAMREG_6_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_6_G[13]_12 ),
    .I2(dshot_dshot_ptrs_3[0]) 
);
defparam _zz_dshot_d_out_11_0_s12.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_11_0_s13 (
    .F(n15_19),
    .I0(\regs_data_regs_data_RAMREG_6_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_6_G[15]_12 ),
    .I2(dshot_dshot_ptrs_3[0]) 
);
defparam _zz_dshot_d_out_11_0_s13.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_13_0_s6 (
    .F(n1_22),
    .I0(\regs_data_regs_data_RAMREG_7_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_7_G[1]_12 ),
    .I2(dshot_dshot_ptrs_4[0]) 
);
defparam _zz_dshot_d_out_13_0_s6.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_13_0_s7 (
    .F(n3_20),
    .I0(\regs_data_regs_data_RAMREG_7_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_7_G[3]_12 ),
    .I2(dshot_dshot_ptrs_4[0]) 
);
defparam _zz_dshot_d_out_13_0_s7.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_13_0_s8 (
    .F(n5_20),
    .I0(\regs_data_regs_data_RAMREG_7_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_7_G[5]_12 ),
    .I2(dshot_dshot_ptrs_4[0]) 
);
defparam _zz_dshot_d_out_13_0_s8.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_13_0_s9 (
    .F(n7_20),
    .I0(\regs_data_regs_data_RAMREG_7_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_7_G[7]_12 ),
    .I2(dshot_dshot_ptrs_4[0]) 
);
defparam _zz_dshot_d_out_13_0_s9.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_13_0_s10 (
    .F(n9_20),
    .I0(\regs_data_regs_data_RAMREG_7_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_7_G[9]_12 ),
    .I2(dshot_dshot_ptrs_4[0]) 
);
defparam _zz_dshot_d_out_13_0_s10.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_13_0_s11 (
    .F(n11_20),
    .I0(\regs_data_regs_data_RAMREG_7_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_7_G[11]_12 ),
    .I2(dshot_dshot_ptrs_4[0]) 
);
defparam _zz_dshot_d_out_13_0_s11.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_13_0_s12 (
    .F(n13_20),
    .I0(\regs_data_regs_data_RAMREG_7_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_7_G[13]_12 ),
    .I2(dshot_dshot_ptrs_4[0]) 
);
defparam _zz_dshot_d_out_13_0_s12.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_13_0_s13 (
    .F(n15_20),
    .I0(\regs_data_regs_data_RAMREG_7_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_7_G[15]_12 ),
    .I2(dshot_dshot_ptrs_4[0]) 
);
defparam _zz_dshot_d_out_13_0_s13.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_15_0_s6 (
    .F(n1_23),
    .I0(\regs_data_regs_data_RAMREG_8_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[1]_12 ),
    .I2(dshot_dshot_ptrs_5[0]) 
);
defparam _zz_dshot_d_out_15_0_s6.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_15_0_s7 (
    .F(n3_21),
    .I0(\regs_data_regs_data_RAMREG_8_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[3]_12 ),
    .I2(dshot_dshot_ptrs_5[0]) 
);
defparam _zz_dshot_d_out_15_0_s7.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_15_0_s8 (
    .F(n5_21),
    .I0(\regs_data_regs_data_RAMREG_8_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[5]_12 ),
    .I2(dshot_dshot_ptrs_5[0]) 
);
defparam _zz_dshot_d_out_15_0_s8.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_15_0_s9 (
    .F(n7_21),
    .I0(\regs_data_regs_data_RAMREG_8_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[7]_12 ),
    .I2(dshot_dshot_ptrs_5[0]) 
);
defparam _zz_dshot_d_out_15_0_s9.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_15_0_s10 (
    .F(n9_21),
    .I0(\regs_data_regs_data_RAMREG_8_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[9]_12 ),
    .I2(dshot_dshot_ptrs_5[0]) 
);
defparam _zz_dshot_d_out_15_0_s10.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_15_0_s11 (
    .F(n11_21),
    .I0(\regs_data_regs_data_RAMREG_8_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[11]_12 ),
    .I2(dshot_dshot_ptrs_5[0]) 
);
defparam _zz_dshot_d_out_15_0_s11.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_15_0_s12 (
    .F(n13_21),
    .I0(\regs_data_regs_data_RAMREG_8_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[13]_12 ),
    .I2(dshot_dshot_ptrs_5[0]) 
);
defparam _zz_dshot_d_out_15_0_s12.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_15_0_s13 (
    .F(n15_21),
    .I0(\regs_data_regs_data_RAMREG_8_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[15]_12 ),
    .I2(dshot_dshot_ptrs_5[0]) 
);
defparam _zz_dshot_d_out_15_0_s13.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_17_0_s6 (
    .F(n1_24),
    .I0(\regs_data_regs_data_RAMREG_9_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[1]_12 ),
    .I2(dshot_dshot_ptrs_6[0]) 
);
defparam _zz_dshot_d_out_17_0_s6.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_17_0_s7 (
    .F(n3_22),
    .I0(\regs_data_regs_data_RAMREG_9_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[3]_12 ),
    .I2(dshot_dshot_ptrs_6[0]) 
);
defparam _zz_dshot_d_out_17_0_s7.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_17_0_s8 (
    .F(n5_22),
    .I0(\regs_data_regs_data_RAMREG_9_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[5]_12 ),
    .I2(dshot_dshot_ptrs_6[0]) 
);
defparam _zz_dshot_d_out_17_0_s8.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_17_0_s9 (
    .F(n7_22),
    .I0(\regs_data_regs_data_RAMREG_9_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[7]_12 ),
    .I2(dshot_dshot_ptrs_6[0]) 
);
defparam _zz_dshot_d_out_17_0_s9.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_17_0_s10 (
    .F(n9_22),
    .I0(\regs_data_regs_data_RAMREG_9_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[9]_12 ),
    .I2(dshot_dshot_ptrs_6[0]) 
);
defparam _zz_dshot_d_out_17_0_s10.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_17_0_s11 (
    .F(n11_22),
    .I0(\regs_data_regs_data_RAMREG_9_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[11]_12 ),
    .I2(dshot_dshot_ptrs_6[0]) 
);
defparam _zz_dshot_d_out_17_0_s11.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_17_0_s12 (
    .F(n13_22),
    .I0(\regs_data_regs_data_RAMREG_9_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[13]_12 ),
    .I2(dshot_dshot_ptrs_6[0]) 
);
defparam _zz_dshot_d_out_17_0_s12.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_17_0_s13 (
    .F(n15_22),
    .I0(\regs_data_regs_data_RAMREG_9_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[15]_12 ),
    .I2(dshot_dshot_ptrs_6[0]) 
);
defparam _zz_dshot_d_out_17_0_s13.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_19_0_s6 (
    .F(n1_25),
    .I0(\regs_data_regs_data_RAMREG_10_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[1]_12 ),
    .I2(dshot_dshot_ptrs_7[0]) 
);
defparam _zz_dshot_d_out_19_0_s6.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_19_0_s7 (
    .F(n3_23),
    .I0(\regs_data_regs_data_RAMREG_10_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[3]_12 ),
    .I2(dshot_dshot_ptrs_7[0]) 
);
defparam _zz_dshot_d_out_19_0_s7.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_19_0_s8 (
    .F(n5_23),
    .I0(\regs_data_regs_data_RAMREG_10_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[5]_12 ),
    .I2(dshot_dshot_ptrs_7[0]) 
);
defparam _zz_dshot_d_out_19_0_s8.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_19_0_s9 (
    .F(n7_23),
    .I0(\regs_data_regs_data_RAMREG_10_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[7]_12 ),
    .I2(dshot_dshot_ptrs_7[0]) 
);
defparam _zz_dshot_d_out_19_0_s9.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_19_0_s10 (
    .F(n9_23),
    .I0(\regs_data_regs_data_RAMREG_10_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[9]_12 ),
    .I2(dshot_dshot_ptrs_7[0]) 
);
defparam _zz_dshot_d_out_19_0_s10.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_19_0_s11 (
    .F(n11_23),
    .I0(\regs_data_regs_data_RAMREG_10_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[11]_12 ),
    .I2(dshot_dshot_ptrs_7[0]) 
);
defparam _zz_dshot_d_out_19_0_s11.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_19_0_s12 (
    .F(n13_23),
    .I0(\regs_data_regs_data_RAMREG_10_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[13]_12 ),
    .I2(dshot_dshot_ptrs_7[0]) 
);
defparam _zz_dshot_d_out_19_0_s12.INIT=8'hCA;
  LUT3 _zz_dshot_d_out_19_0_s13 (
    .F(n15_23),
    .I0(\regs_data_regs_data_RAMREG_10_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[15]_12 ),
    .I2(dshot_dshot_ptrs_7[0]) 
);
defparam _zz_dshot_d_out_19_0_s13.INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_0_G[0]_s18  (
    .F(\regs_data_RAMOUT_7_G[3]_60 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[0]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_0_G[0]_s18 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_0_G[0]_s20  (
    .F(\regs_data_RAMOUT_7_G[3]_62 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[0]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_0_G[0]_s20 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_0_G[0]_s22  (
    .F(\regs_data_RAMOUT_7_G[3]_64 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[0]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_0_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_15_G[0]_s18  (
    .F(\regs_data_RAMOUT_22_G[3]_60 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[1]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[1]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_15_G[0]_s18 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_15_G[0]_s20  (
    .F(\regs_data_RAMOUT_22_G[3]_62 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[1]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[1]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_15_G[0]_s20 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_15_G[0]_s22  (
    .F(\regs_data_RAMOUT_22_G[3]_64 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[1]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_15_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_30_G[0]_s18  (
    .F(\regs_data_RAMOUT_37_G[3]_60 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[2]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_30_G[0]_s18 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_30_G[0]_s20  (
    .F(\regs_data_RAMOUT_37_G[3]_62 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[2]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_30_G[0]_s20 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_30_G[0]_s22  (
    .F(\regs_data_RAMOUT_37_G[3]_64 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[2]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_30_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_45_G[0]_s18  (
    .F(\regs_data_RAMOUT_52_G[3]_60 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[3]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[3]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_45_G[0]_s18 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_45_G[0]_s20  (
    .F(\regs_data_RAMOUT_52_G[3]_62 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[3]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[3]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_45_G[0]_s20 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_45_G[0]_s22  (
    .F(\regs_data_RAMOUT_52_G[3]_64 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[3]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_45_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_60_G[0]_s18  (
    .F(\regs_data_RAMOUT_67_G[3]_60 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[4]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_60_G[0]_s18 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_60_G[0]_s20  (
    .F(\regs_data_RAMOUT_67_G[3]_62 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[4]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_60_G[0]_s20 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_60_G[0]_s22  (
    .F(\regs_data_RAMOUT_67_G[3]_64 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[4]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_60_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_75_G[0]_s18  (
    .F(\regs_data_RAMOUT_82_G[3]_44 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[5]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[5]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_75_G[0]_s18 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_75_G[0]_s20  (
    .F(\regs_data_RAMOUT_82_G[3]_46 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[5]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[5]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_75_G[0]_s20 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_75_G[0]_s22  (
    .F(\regs_data_RAMOUT_82_G[3]_48 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[5]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_75_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_90_G[0]_s18  (
    .F(\regs_data_RAMOUT_97_G[3]_44 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[6]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_90_G[0]_s18 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_90_G[0]_s20  (
    .F(\regs_data_RAMOUT_97_G[3]_46 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[6]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_90_G[0]_s20 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_90_G[0]_s22  (
    .F(\regs_data_RAMOUT_97_G[3]_48 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[6]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_90_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_105_G[0]_s18  (
    .F(\regs_data_RAMOUT_112_G[3]_44 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[7]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[7]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_105_G[0]_s18 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_105_G[0]_s20  (
    .F(\regs_data_RAMOUT_112_G[3]_46 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[7]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[7]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_105_G[0]_s20 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_105_G[0]_s22  (
    .F(\regs_data_RAMOUT_112_G[3]_48 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[7]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_105_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_120_G[0]_s18  (
    .F(\regs_data_RAMOUT_127_G[3]_44 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[8]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_120_G[0]_s18 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_120_G[0]_s20  (
    .F(\regs_data_RAMOUT_127_G[3]_46 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[8]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_120_G[0]_s20 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_120_G[0]_s22  (
    .F(\regs_data_RAMOUT_127_G[3]_48 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[8]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_120_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_135_G[0]_s18  (
    .F(\regs_data_RAMOUT_142_G[3]_44 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[9]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[9]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_135_G[0]_s18 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_135_G[0]_s20  (
    .F(\regs_data_RAMOUT_142_G[3]_46 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[9]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[9]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_135_G[0]_s20 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_135_G[0]_s22  (
    .F(\regs_data_RAMOUT_142_G[3]_48 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[9]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_135_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_150_G[0]_s18  (
    .F(\regs_data_RAMOUT_157_G[3]_44 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[10]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_150_G[0]_s18 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_150_G[0]_s20  (
    .F(\regs_data_RAMOUT_157_G[3]_46 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[10]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_150_G[0]_s20 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_150_G[0]_s22  (
    .F(\regs_data_RAMOUT_157_G[3]_48 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[10]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_150_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_165_G[0]_s18  (
    .F(\regs_data_RAMOUT_172_G[3]_44 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[11]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[11]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_165_G[0]_s18 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_165_G[0]_s20  (
    .F(\regs_data_RAMOUT_172_G[3]_46 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[11]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[11]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_165_G[0]_s20 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_165_G[0]_s22  (
    .F(\regs_data_RAMOUT_172_G[3]_48 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[11]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_165_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_180_G[0]_s18  (
    .F(\regs_data_RAMOUT_187_G[3]_44 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[12]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_180_G[0]_s18 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_180_G[0]_s20  (
    .F(\regs_data_RAMOUT_187_G[3]_46 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[12]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_180_G[0]_s20 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_180_G[0]_s22  (
    .F(\regs_data_RAMOUT_187_G[3]_48 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[12]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_180_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_195_G[0]_s18  (
    .F(\regs_data_RAMOUT_202_G[3]_44 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[13]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[13]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_195_G[0]_s18 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_195_G[0]_s20  (
    .F(\regs_data_RAMOUT_202_G[3]_46 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[13]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[13]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_195_G[0]_s20 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_195_G[0]_s22  (
    .F(\regs_data_RAMOUT_202_G[3]_48 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[13]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_195_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_210_G[0]_s18  (
    .F(\regs_data_RAMOUT_217_G[3]_44 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[14]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_210_G[0]_s18 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_210_G[0]_s20  (
    .F(\regs_data_RAMOUT_217_G[3]_46 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[14]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_210_G[0]_s20 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_210_G[0]_s22  (
    .F(\regs_data_RAMOUT_217_G[3]_48 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[14]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_210_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_225_G[0]_s18  (
    .F(\regs_data_RAMOUT_232_G[3]_44 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[15]_12 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[15]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_225_G[0]_s18 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_225_G[0]_s20  (
    .F(\regs_data_RAMOUT_232_G[3]_46 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[15]_12 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[15]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_225_G[0]_s20 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_225_G[0]_s22  (
    .F(\regs_data_RAMOUT_232_G[3]_48 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[15]_12 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_225_G[0]_s22 .INIT=8'hCA;
  LUT2 when_SPI_DShot_l166_s0 (
    .F(when_SPI_DShot_l166),
    .I0(ss_sync_regNext),
    .I1(ss_buffercc_io_dataOut) 
);
defparam when_SPI_DShot_l166_s0.INIT=4'h4;
  LUT4 _zz_apb_m_PWDATA_1_3_s1 (
    .F(_zz_apb_m_PWDATA_1[3]),
    .I0(spi_fsm_temp_rx[4]),
    .I1(spi_fsm_temp_rx[5]),
    .I2(spi_fsm_temp_rx[6]),
    .I3(_zz_apb_m_PWDATA_1_3_7) 
);
defparam _zz_apb_m_PWDATA_1_3_s1.INIT=16'h0001;
  LUT3 _zz_apb_m_PWDATA_1_2_s1 (
    .F(_zz_apb_m_PWDATA_1[2]),
    .I0(spi_fsm_temp_rx[1]),
    .I1(spi_fsm_temp_rx[2]),
    .I2(_zz_apb_m_PWDATA_1_2_7) 
);
defparam _zz_apb_m_PWDATA_1_2_s1.INIT=8'h60;
  LUT4 _zz_apb_m_PWDATA_1_1_s1 (
    .F(_zz_apb_m_PWDATA_1[1]),
    .I0(_zz_apb_m_PWDATA_1_1_7),
    .I1(_zz_apb_m_PWDATA_1_2_7),
    .I2(spi_fsm_temp_rx[1]),
    .I3(_zz_apb_m_PWDATA_1_1_8) 
);
defparam _zz_apb_m_PWDATA_1_1_s1.INIT=16'h0A0C;
  LUT4 _zz_apb_m_PWDATA_1_0_s1 (
    .F(_zz_apb_m_PWDATA_1[0]),
    .I0(_zz_apb_m_PWDATA_1_0_7),
    .I1(_zz_apb_m_PWDATA_1_0_8),
    .I2(_zz_apb_m_PWDATA_1_2_7),
    .I3(spi_fsm_temp_rx[0]) 
);
defparam _zz_apb_m_PWDATA_1_0_s1.INIT=16'hF088;
  LUT2 when_SPI_DShot_l96_s0 (
    .F(when_SPI_DShot_l96),
    .I0(ss_buffercc_io_dataOut),
    .I1(ss_sync_regNext) 
);
defparam when_SPI_DShot_l96_s0.INIT=4'h4;
  LUT4 spi_dshot_1_apb_m_PWDATA_0_s (
    .F(spi_dshot_1_apb_m_PWDATA_0),
    .I0(_zz_when_utils_l25_1[0]),
    .I1(_zz_when_utils_l25_1[1]),
    .I2(spi_dshot_1_apb_m_PWDATA_0_4),
    .I3(spi_fsm_stateReg[1]) 
);
defparam spi_dshot_1_apb_m_PWDATA_0_s.INIT=16'h0F11;
  LUT3 n1991_s5 (
    .F(n1991_9),
    .I0(spi_fsm_reg_addr[6]),
    .I1(n1991_12),
    .I2(spi_fsm_being_written_fsm_stateReg[1]) 
);
defparam n1991_s5.INIT=8'hCA;
  LUT4 n1992_s5 (
    .F(n1992_9),
    .I0(spi_fsm_reg_addr[5]),
    .I1(spi_fsm_being_written_fsm_ptr[5]),
    .I2(n1992_10),
    .I3(spi_fsm_being_written_fsm_stateReg[1]) 
);
defparam n1992_s5.INIT=16'h3CAA;
  LUT4 n1993_s5 (
    .F(n1993_9),
    .I0(spi_fsm_reg_addr[4]),
    .I1(spi_fsm_being_written_fsm_ptr[4]),
    .I2(n1993_12),
    .I3(spi_fsm_being_written_fsm_stateReg[1]) 
);
defparam n1993_s5.INIT=16'h3CAA;
  LUT3 n1994_s5 (
    .F(n1994_9),
    .I0(spi_fsm_reg_addr[3]),
    .I1(n1994_12),
    .I2(spi_fsm_being_written_fsm_stateReg[1]) 
);
defparam n1994_s5.INIT=8'hCA;
  LUT4 n1995_s5 (
    .F(n1995_9),
    .I0(spi_fsm_reg_addr[2]),
    .I1(spi_fsm_being_written_fsm_ptr[2]),
    .I2(n1995_10),
    .I3(spi_fsm_being_written_fsm_stateReg[1]) 
);
defparam n1995_s5.INIT=16'h3CAA;
  LUT4 n1996_s5 (
    .F(n1996_9),
    .I0(spi_fsm_reg_addr[1]),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(spi_fsm_being_written_fsm_ptr[1]),
    .I3(spi_fsm_being_written_fsm_stateReg[1]) 
);
defparam n1996_s5.INIT=16'h3CAA;
  LUT3 n1997_s5 (
    .F(n1997_9),
    .I0(spi_fsm_reg_addr[0]),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(spi_fsm_being_written_fsm_stateReg[1]) 
);
defparam n1997_s5.INIT=8'h3A;
  LUT4 n2325_s5 (
    .F(n2325_10),
    .I0(spi_fsm_being_written_fsm_stateReg[0]),
    .I1(n2325_16),
    .I2(spi_dshot_1_apb_m_PADDR[3]),
    .I3(n2325_14) 
);
defparam n2325_s5.INIT=16'hFF10;
  LUT4 n2326_s5 (
    .F(n2326_10),
    .I0(n2326_15),
    .I1(n2326_12),
    .I2(apb_m_PWDATA_1_16),
    .I3(n2326_13) 
);
defparam n2326_s5.INIT=16'hCEC0;
  LUT3 n1967_s5 (
    .F(n1967_9),
    .I0(spi_fsm_being_written_fsm_stateReg[0]),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(apb_operation_phase[1]) 
);
defparam n1967_s5.INIT=8'h80;
  LUT4 dshot_trigers_shadow_7_s3 (
    .F(dshot_trigers_shadow_7_8),
    .I0(_zz_when_DShot_l71_7_regNext),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(dshot_trigers_7_14),
    .I3(n1893_8) 
);
defparam dshot_trigers_shadow_7_s3.INIT=16'h40FF;
  LUT4 dshot_trigers_shadow_6_s3 (
    .F(dshot_trigers_shadow_6_8),
    .I0(_zz_when_DShot_l71_6_regNext),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(dshot_trigers_6_14),
    .I3(n1876_8) 
);
defparam dshot_trigers_shadow_6_s3.INIT=16'h40FF;
  LUT4 dshot_trigers_shadow_5_s3 (
    .F(dshot_trigers_shadow_5_8),
    .I0(_zz_when_DShot_l71_5_regNext),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(dshot_trigers_5_14),
    .I3(n1859_8) 
);
defparam dshot_trigers_shadow_5_s3.INIT=16'h40FF;
  LUT4 dshot_trigers_shadow_4_s3 (
    .F(dshot_trigers_shadow_4_8),
    .I0(_zz_when_DShot_l71_4_regNext),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(dshot_trigers_4_14),
    .I3(n1842_8) 
);
defparam dshot_trigers_shadow_4_s3.INIT=16'h40FF;
  LUT4 dshot_trigers_shadow_3_s3 (
    .F(dshot_trigers_shadow_3_8),
    .I0(_zz_when_DShot_l71_3_regNext),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(dshot_trigers_3_17),
    .I3(n1825_8) 
);
defparam dshot_trigers_shadow_3_s3.INIT=16'h40FF;
  LUT4 dshot_trigers_shadow_2_s3 (
    .F(dshot_trigers_shadow_2_8),
    .I0(_zz_when_DShot_l71_2_regNext),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(dshot_trigers_2_14),
    .I3(n1808_8) 
);
defparam dshot_trigers_shadow_2_s3.INIT=16'h40FF;
  LUT4 dshot_trigers_shadow_1_s3 (
    .F(dshot_trigers_shadow_1_8),
    .I0(_zz_when_DShot_l71_1_regNext),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(dshot_trigers_1_14),
    .I3(n1791_8) 
);
defparam dshot_trigers_shadow_1_s3.INIT=16'h40FF;
  LUT4 dshot_trigers_shadow_0_s3 (
    .F(dshot_trigers_shadow_0_8),
    .I0(_zz_when_DShot_l71_regNext),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(dshot_trigers_0_19),
    .I3(n1774_8) 
);
defparam dshot_trigers_shadow_0_s3.INIT=16'h40FF;
  LUT4 spi_fsm_ss_has_fallen_s3 (
    .F(spi_fsm_ss_has_fallen_8),
    .I0(_zz_when_utils_l25_1[1]),
    .I1(_zz_when_utils_l25_1[0]),
    .I2(_zz_when_utils_l25_1_1_9),
    .I3(when_SPI_DShot_l96) 
);
defparam spi_fsm_ss_has_fallen_s3.INIT=16'hFF40;
  LUT3 n1917_s6 (
    .F(n1917_10),
    .I0(apb_operation_phase[1]),
    .I1(apb_operation_phase_0[0]),
    .I2(apb_m_PWRITE_11) 
);
defparam n1917_s6.INIT=8'hBE;
  LUT3 n1916_s7 (
    .F(n1916_12),
    .I0(apb_operation_phase[1]),
    .I1(apb_operation_phase_0[0]),
    .I2(apb_m_PWRITE_11) 
);
defparam n1916_s7.INIT=8'h40;
  LUT4 regs_data_s4348 (
    .F(regs_data_4353),
    .I0(spi_fsm_being_written_fsm_ptr[1]),
    .I1(spi_fsm_being_written_fsm_ptr[2]),
    .I2(spi_fsm_being_written_fsm_ptr_6_12),
    .I3(regs_data_4373) 
);
defparam regs_data_s4348.INIT=16'h1000;
  LUT4 regs_data_s4349 (
    .F(regs_data_4355),
    .I0(spi_fsm_being_written_fsm_ptr[3]),
    .I1(regs_data_4374),
    .I2(regs_data_4375),
    .I3(regs_data_4369) 
);
defparam regs_data_s4349.INIT=16'h4000;
  LUT4 regs_data_s4350 (
    .F(regs_data_4357),
    .I0(regs_data_4368),
    .I1(regs_data_4385),
    .I2(spi_fsm_being_written_fsm_ptr_6_12),
    .I3(regs_data_4377) 
);
defparam regs_data_s4350.INIT=16'h1000;
  LUT3 regs_data_s4352 (
    .F(regs_data_4361),
    .I0(spi_fsm_being_written_fsm_ptr[0]),
    .I1(regs_data_4379),
    .I2(regs_data_4369) 
);
defparam regs_data_s4352.INIT=8'h80;
  LUT3 n2012_s2 (
    .F(n2012_6),
    .I0(spi_fsm_ss_has_fallen),
    .I1(_zz_when_utils_l25_1[1]),
    .I2(_zz_when_utils_l25_1[0]) 
);
defparam n2012_s2.INIT=8'h1F;
  LUT3 n2011_s2 (
    .F(n2011_6),
    .I0(spi_fsm_ss_has_fallen),
    .I1(_zz_when_utils_l25_1[1]),
    .I2(_zz_when_utils_l25_1[0]) 
);
defparam n2011_s2.INIT=8'h2C;
  LUT2 n2122_s1 (
    .F(n2122_5),
    .I0(io_spi_mosi_buffercc_io_dataOut),
    .I1(spi_fsm_temp_rx_6_9) 
);
defparam n2122_s1.INIT=4'h8;
  LUT2 n2121_s1 (
    .F(n2121_5),
    .I0(spi_fsm_temp_rx[0]),
    .I1(spi_fsm_temp_rx_6_9) 
);
defparam n2121_s1.INIT=4'h8;
  LUT2 n2120_s1 (
    .F(n2120_5),
    .I0(spi_fsm_temp_rx[1]),
    .I1(spi_fsm_temp_rx_6_9) 
);
defparam n2120_s1.INIT=4'h8;
  LUT2 n2119_s1 (
    .F(n2119_5),
    .I0(spi_fsm_temp_rx[2]),
    .I1(spi_fsm_temp_rx_6_9) 
);
defparam n2119_s1.INIT=4'h8;
  LUT2 n2118_s1 (
    .F(n2118_5),
    .I0(spi_fsm_temp_rx[3]),
    .I1(spi_fsm_temp_rx_6_9) 
);
defparam n2118_s1.INIT=4'h8;
  LUT2 n2117_s1 (
    .F(n2117_5),
    .I0(spi_fsm_temp_rx[4]),
    .I1(spi_fsm_temp_rx_6_9) 
);
defparam n2117_s1.INIT=4'h8;
  LUT2 n2116_s1 (
    .F(n2116_5),
    .I0(spi_fsm_temp_rx[5]),
    .I1(spi_fsm_temp_rx_6_9) 
);
defparam n2116_s1.INIT=4'h8;
  LUT4 n2077_s2 (
    .F(n2077_6),
    .I0(apb_operation_phase[1]),
    .I1(n2077_7),
    .I2(n2077_8),
    .I3(n2077_9) 
);
defparam n2077_s2.INIT=16'hEFCF;
  LUT4 n2076_s2 (
    .F(n2076_6),
    .I0(n2076_7),
    .I1(apb_operation_phase[1]),
    .I2(when_utils_l25_6),
    .I3(n2077_8) 
);
defparam n2076_s2.INIT=16'hF8FF;
  LUT2 apb_m_PWDATA_0_s12 (
    .F(apb_m_PWDATA_0_19),
    .I0(spi_fsm_stateReg[0]),
    .I1(spi_dshot_1_apb_m_PWDATA_0) 
);
defparam apb_m_PWDATA_0_s12.INIT=4'h8;
  LUT3 apb_m_PWDATA_2_s13 (
    .F(apb_m_PWDATA_2_20),
    .I0(apb_m_PWDATA_2_24),
    .I1(_zz_apb_m_PWDATA[2]),
    .I2(apb_m_PWDATA_2_22) 
);
defparam apb_m_PWDATA_2_s13.INIT=8'hD0;
  LUT3 apb_m_PWDATA_3_s9 (
    .F(apb_m_PWDATA_3_12),
    .I0(apb_m_PWDATA_2_24),
    .I1(_zz_apb_m_PWDATA[3]),
    .I2(apb_m_PWDATA_3_13) 
);
defparam apb_m_PWDATA_3_s9.INIT=8'hD0;
  LUT3 apb_m_PWDATA_4_s8 (
    .F(apb_m_PWDATA_4_11),
    .I0(apb_m_PWDATA_2_24),
    .I1(_zz_apb_m_PWDATA[4]),
    .I2(apb_m_PWDATA_4_12) 
);
defparam apb_m_PWDATA_4_s8.INIT=8'hD0;
  LUT3 apb_m_PWDATA_5_s8 (
    .F(apb_m_PWDATA_5_11),
    .I0(apb_m_PWDATA_2_24),
    .I1(_zz_apb_m_PWDATA[5]),
    .I2(apb_m_PWDATA_5_12) 
);
defparam apb_m_PWDATA_5_s8.INIT=8'hD0;
  LUT3 apb_m_PWDATA_6_s8 (
    .F(apb_m_PWDATA_6_11),
    .I0(apb_m_PWDATA_2_24),
    .I1(_zz_apb_m_PWDATA[6]),
    .I2(apb_m_PWDATA_6_12) 
);
defparam apb_m_PWDATA_6_s8.INIT=8'hD0;
  LUT3 apb_m_PWDATA_7_s8 (
    .F(apb_m_PWDATA_7_11),
    .I0(apb_m_PWDATA_2_24),
    .I1(_zz_apb_m_PWDATA[7]),
    .I2(apb_m_PWDATA_7_12) 
);
defparam apb_m_PWDATA_7_s8.INIT=8'hD0;
  LUT2 n1771_s1 (
    .F(n1771_5),
    .I0(dshot_pre_divider_counter[0]),
    .I1(n1148_3) 
);
defparam n1771_s1.INIT=4'h4;
  LUT3 n1770_s1 (
    .F(n1770_5),
    .I0(dshot_pre_divider_counter[1]),
    .I1(dshot_pre_divider_counter[0]),
    .I2(n1148_3) 
);
defparam n1770_s1.INIT=8'h60;
  LUT4 n1768_s1 (
    .F(n1768_5),
    .I0(dshot_pre_divider_counter[2]),
    .I1(n1769_6),
    .I2(dshot_pre_divider_counter[3]),
    .I3(n1148_3) 
);
defparam n1768_s1.INIT=16'h7800;
  LUT4 n1767_s1 (
    .F(n1767_5),
    .I0(n1769_6),
    .I1(n1767_6),
    .I2(dshot_pre_divider_counter[4]),
    .I3(n1148_3) 
);
defparam n1767_s1.INIT=16'h7800;
  LUT3 n1646_s1 (
    .F(n1646_5),
    .I0(n1646_6),
    .I1(n1646_7),
    .I2(n1646_8) 
);
defparam n1646_s1.INIT=8'h01;
  LUT4 spi_fsm_sclk_count_valueNext_0_s1 (
    .F(spi_fsm_sclk_count_valueNext[0]),
    .I0(n1578_10),
    .I1(spi_fsm_sclk_count_valueNext_0_8),
    .I2(spi_fsm_sclk_count_value[0]),
    .I3(spi_fsm_temp_rx_6_9) 
);
defparam spi_fsm_sclk_count_valueNext_0_s1.INIT=16'h0110;
  LUT4 d_out_d_7_s (
    .F(d_out_d[7]),
    .I0(d_out_d_7_4),
    .I1(d_out_d_7_5),
    .I2(d_out_d_7_6),
    .I3(d_out_d_7_7) 
);
defparam d_out_d_7_s.INIT=16'h4F00;
  LUT4 d_out_d_6_s (
    .F(d_out_d[6]),
    .I0(d_out_d_6_4),
    .I1(d_out_d_6_5),
    .I2(d_out_d_6_6),
    .I3(d_out_d_6_7) 
);
defparam d_out_d_6_s.INIT=16'h4F00;
  LUT4 d_out_d_5_s (
    .F(d_out_d[5]),
    .I0(d_out_d_5_48),
    .I1(d_out_d_5_5),
    .I2(d_out_d_5_6),
    .I3(d_out_d_5_50) 
);
defparam d_out_d_5_s.INIT=16'hFF10;
  LUT4 d_out_d_4_s (
    .F(d_out_d[4]),
    .I0(d_out_d_4_4),
    .I1(d_out_d_4_5),
    .I2(d_out_d_4_6),
    .I3(d_out_d_4_7) 
);
defparam d_out_d_4_s.INIT=16'h4F00;
  LUT4 d_out_d_3_s (
    .F(d_out_d[3]),
    .I0(d_out_d_3_4),
    .I1(d_out_d_3_5),
    .I2(d_out_d_3_6),
    .I3(d_out_d_3_7) 
);
defparam d_out_d_3_s.INIT=16'h0D00;
  LUT4 d_out_d_2_s (
    .F(d_out_d[2]),
    .I0(d_out_d_2_4),
    .I1(d_out_d_2_5),
    .I2(d_out_d_2_6),
    .I3(d_out_d_2_7) 
);
defparam d_out_d_2_s.INIT=16'h4F00;
  LUT4 d_out_d_1_s (
    .F(d_out_d[1]),
    .I0(d_out_d_1_4),
    .I1(d_out_d_1_5),
    .I2(d_out_d_1_6),
    .I3(d_out_d_1_7) 
);
defparam d_out_d_1_s.INIT=16'h4F00;
  LUT4 d_out_d_0_s (
    .F(d_out_d[0]),
    .I0(d_out_d_0_4),
    .I1(d_out_d_0_5),
    .I2(d_out_d_0_6),
    .I3(d_out_d_0_7) 
);
defparam d_out_d_0_s.INIT=16'h4F00;
  LUT3 dshot_counter_valueNext_0_s1 (
    .F(dshot_counter_valueNext[0]),
    .I0(n1221_3),
    .I1(n1148_3),
    .I2(dshot_counter_value[0]) 
);
defparam dshot_counter_valueNext_0_s1.INIT=8'hC2;
  LUT4 dshot_counter_valueNext_1_s1 (
    .F(dshot_counter_valueNext[1]),
    .I0(n1148_3),
    .I1(dshot_counter_value[0]),
    .I2(n1221_3),
    .I3(dshot_counter_value[1]) 
);
defparam dshot_counter_valueNext_1_s1.INIT=16'hBA40;
  LUT4 dshot_counter_valueNext_2_s1 (
    .F(dshot_counter_valueNext[2]),
    .I0(n1148_3),
    .I1(dshot_counter_valueNext_2_6),
    .I2(n1221_3),
    .I3(dshot_counter_value[2]) 
);
defparam dshot_counter_valueNext_2_s1.INIT=16'hBA40;
  LUT4 dshot_counter_valueNext_4_s1 (
    .F(dshot_counter_valueNext[4]),
    .I0(dshot_counter_value[3]),
    .I1(dshot_counter_valueNext_3_6),
    .I2(dshot_counter_willClear),
    .I3(dshot_counter_value[4]) 
);
defparam dshot_counter_valueNext_4_s1.INIT=16'h0708;
  LUT4 dshot_counter_valueNext_5_s1 (
    .F(dshot_counter_valueNext[5]),
    .I0(dshot_counter_valueNext_3_6),
    .I1(dshot_counter_valueNext_5_6),
    .I2(dshot_counter_willClear),
    .I3(dshot_counter_value[5]) 
);
defparam dshot_counter_valueNext_5_s1.INIT=16'h0708;
  LUT4 dshot_counter_valueNext_7_s1 (
    .F(dshot_counter_valueNext[7]),
    .I0(dshot_counter_value[6]),
    .I1(dshot_counter_valueNext_6_8),
    .I2(dshot_counter_willClear),
    .I3(dshot_counter_value[7]) 
);
defparam dshot_counter_valueNext_7_s1.INIT=16'h0708;
  LUT4 dshot_counter_valueNext_10_s1 (
    .F(dshot_counter_valueNext[10]),
    .I0(dshot_counter_value[9]),
    .I1(dshot_counter_valueNext_9_6),
    .I2(dshot_counter_willClear),
    .I3(dshot_counter_value[10]) 
);
defparam dshot_counter_valueNext_10_s1.INIT=16'h0708;
  LUT4 dshot_counter_valueNext_11_s1 (
    .F(dshot_counter_valueNext[11]),
    .I0(dshot_counter_valueNext_9_6),
    .I1(dshot_counter_valueNext_11_6),
    .I2(dshot_counter_willClear),
    .I3(dshot_counter_value[11]) 
);
defparam dshot_counter_valueNext_11_s1.INIT=16'h0708;
  LUT4 dshot_counter_valueNext_13_s1 (
    .F(dshot_counter_valueNext[13]),
    .I0(dshot_counter_value[12]),
    .I1(dshot_counter_valueNext_12_13),
    .I2(dshot_counter_willClear),
    .I3(dshot_counter_value[13]) 
);
defparam dshot_counter_valueNext_13_s1.INIT=16'h0708;
  LUT4 dshot_counter_valueNext_14_s1 (
    .F(dshot_counter_valueNext[14]),
    .I0(dshot_counter_valueNext_12_13),
    .I1(dshot_counter_valueNext_14_6),
    .I2(dshot_counter_willClear),
    .I3(dshot_counter_value[14]) 
);
defparam dshot_counter_valueNext_14_s1.INIT=16'h0708;
  LUT4 dshot_counter_valueNext_15_s1 (
    .F(dshot_counter_valueNext[15]),
    .I0(dshot_counter_valueNext_9_6),
    .I1(dshot_counter_valueNext_15_8),
    .I2(dshot_counter_willClear),
    .I3(dshot_counter_value[15]) 
);
defparam dshot_counter_valueNext_15_s1.INIT=16'h0708;
  LUT2 dshot_counter_willClear_s1 (
    .F(dshot_counter_willClear),
    .I0(n1148_3),
    .I1(n1221_3) 
);
defparam dshot_counter_willClear_s1.INIT=4'h1;
  LUT3 n1903_s1 (
    .F(n1903_5),
    .I0(dshot_dshot_ptrs_7[0]),
    .I1(dshot_out_enables_7_11),
    .I2(dshot_trigers_shadow[7]) 
);
defparam n1903_s1.INIT=8'hF1;
  LUT4 n1902_s1 (
    .F(n1902_5),
    .I0(dshot_trigers_shadow[7]),
    .I1(dshot_out_enables_7_11),
    .I2(dshot_dshot_ptrs_7[0]),
    .I3(dshot_dshot_ptrs_7[1]) 
);
defparam n1902_s1.INIT=16'hBAAB;
  LUT4 n1901_s1 (
    .F(n1901_5),
    .I0(dshot_dshot_ptrs_7[3]),
    .I1(dshot_trigers_shadow[7]),
    .I2(dshot_dshot_ptrs_7[2]),
    .I3(n1901_6) 
);
defparam n1901_s1.INIT=16'hCEFC;
  LUT4 n1900_s1 (
    .F(n1900_5),
    .I0(dshot_dshot_ptrs_7[2]),
    .I1(n1901_6),
    .I2(dshot_dshot_ptrs_7[3]),
    .I3(dshot_trigers_shadow[7]) 
);
defparam n1900_s1.INIT=16'hFFB0;
  LUT3 n1886_s1 (
    .F(n1886_5),
    .I0(dshot_dshot_ptrs_6[0]),
    .I1(dshot_out_enables_6_11),
    .I2(dshot_trigers_shadow[6]) 
);
defparam n1886_s1.INIT=8'hF1;
  LUT4 n1885_s1 (
    .F(n1885_5),
    .I0(dshot_trigers_shadow[6]),
    .I1(dshot_out_enables_6_11),
    .I2(dshot_dshot_ptrs_6[0]),
    .I3(dshot_dshot_ptrs_6[1]) 
);
defparam n1885_s1.INIT=16'hBAAB;
  LUT4 n1884_s1 (
    .F(n1884_5),
    .I0(dshot_dshot_ptrs_6[3]),
    .I1(dshot_trigers_shadow[6]),
    .I2(dshot_dshot_ptrs_6[2]),
    .I3(n1884_6) 
);
defparam n1884_s1.INIT=16'hCEFC;
  LUT4 n1883_s1 (
    .F(n1883_5),
    .I0(dshot_dshot_ptrs_6[2]),
    .I1(n1884_6),
    .I2(dshot_dshot_ptrs_6[3]),
    .I3(dshot_trigers_shadow[6]) 
);
defparam n1883_s1.INIT=16'hFFB0;
  LUT3 n1869_s1 (
    .F(n1869_5),
    .I0(dshot_dshot_ptrs_5[0]),
    .I1(dshot_out_enables_5_11),
    .I2(dshot_trigers_shadow[5]) 
);
defparam n1869_s1.INIT=8'hF1;
  LUT4 n1868_s1 (
    .F(n1868_5),
    .I0(dshot_trigers_shadow[5]),
    .I1(dshot_out_enables_5_11),
    .I2(dshot_dshot_ptrs_5[0]),
    .I3(dshot_dshot_ptrs_5[1]) 
);
defparam n1868_s1.INIT=16'hBAAB;
  LUT4 n1867_s1 (
    .F(n1867_5),
    .I0(dshot_dshot_ptrs_5[3]),
    .I1(dshot_trigers_shadow[5]),
    .I2(dshot_dshot_ptrs_5[2]),
    .I3(n1867_6) 
);
defparam n1867_s1.INIT=16'hCEFC;
  LUT4 n1866_s1 (
    .F(n1866_5),
    .I0(dshot_dshot_ptrs_5[2]),
    .I1(n1867_6),
    .I2(dshot_dshot_ptrs_5[3]),
    .I3(dshot_trigers_shadow[5]) 
);
defparam n1866_s1.INIT=16'hFFB0;
  LUT3 n1852_s1 (
    .F(n1852_5),
    .I0(dshot_dshot_ptrs_4[0]),
    .I1(dshot_out_enables_4_11),
    .I2(dshot_trigers_shadow[4]) 
);
defparam n1852_s1.INIT=8'hF1;
  LUT4 n1851_s1 (
    .F(n1851_5),
    .I0(dshot_trigers_shadow[4]),
    .I1(dshot_out_enables_4_11),
    .I2(dshot_dshot_ptrs_4[0]),
    .I3(dshot_dshot_ptrs_4[1]) 
);
defparam n1851_s1.INIT=16'hBAAB;
  LUT4 n1850_s1 (
    .F(n1850_5),
    .I0(dshot_dshot_ptrs_4[3]),
    .I1(dshot_trigers_shadow[4]),
    .I2(dshot_dshot_ptrs_4[2]),
    .I3(n1850_6) 
);
defparam n1850_s1.INIT=16'hCEFC;
  LUT4 n1849_s1 (
    .F(n1849_5),
    .I0(dshot_dshot_ptrs_4[2]),
    .I1(n1850_6),
    .I2(dshot_dshot_ptrs_4[3]),
    .I3(dshot_trigers_shadow[4]) 
);
defparam n1849_s1.INIT=16'hFFB0;
  LUT3 n1835_s1 (
    .F(n1835_5),
    .I0(dshot_dshot_ptrs_3[0]),
    .I1(dshot_out_enables_3_11),
    .I2(dshot_trigers_shadow[3]) 
);
defparam n1835_s1.INIT=8'hF1;
  LUT4 n1834_s1 (
    .F(n1834_5),
    .I0(dshot_trigers_shadow[3]),
    .I1(dshot_out_enables_3_11),
    .I2(dshot_dshot_ptrs_3[0]),
    .I3(dshot_dshot_ptrs_3[1]) 
);
defparam n1834_s1.INIT=16'hBAAB;
  LUT4 n1833_s1 (
    .F(n1833_5),
    .I0(dshot_dshot_ptrs_3[3]),
    .I1(dshot_trigers_shadow[3]),
    .I2(dshot_dshot_ptrs_3[2]),
    .I3(n1833_6) 
);
defparam n1833_s1.INIT=16'hCEFC;
  LUT4 n1832_s1 (
    .F(n1832_5),
    .I0(dshot_dshot_ptrs_3[2]),
    .I1(n1833_6),
    .I2(dshot_dshot_ptrs_3[3]),
    .I3(dshot_trigers_shadow[3]) 
);
defparam n1832_s1.INIT=16'hFFB0;
  LUT3 n1818_s1 (
    .F(n1818_5),
    .I0(dshot_dshot_ptrs_2[0]),
    .I1(dshot_out_enables_2_11),
    .I2(dshot_trigers_shadow[2]) 
);
defparam n1818_s1.INIT=8'hF1;
  LUT4 n1817_s1 (
    .F(n1817_5),
    .I0(dshot_trigers_shadow[2]),
    .I1(dshot_out_enables_2_11),
    .I2(dshot_dshot_ptrs_2[0]),
    .I3(dshot_dshot_ptrs_2[1]) 
);
defparam n1817_s1.INIT=16'hBAAB;
  LUT4 n1816_s1 (
    .F(n1816_5),
    .I0(dshot_dshot_ptrs_2[3]),
    .I1(dshot_trigers_shadow[2]),
    .I2(dshot_dshot_ptrs_2[2]),
    .I3(n1816_6) 
);
defparam n1816_s1.INIT=16'hCEFC;
  LUT4 n1815_s1 (
    .F(n1815_5),
    .I0(dshot_dshot_ptrs_2[2]),
    .I1(n1816_6),
    .I2(dshot_dshot_ptrs_2[3]),
    .I3(dshot_trigers_shadow[2]) 
);
defparam n1815_s1.INIT=16'hFFB0;
  LUT3 n1801_s1 (
    .F(n1801_5),
    .I0(dshot_dshot_ptrs_1[0]),
    .I1(dshot_out_enables_1_11),
    .I2(dshot_trigers_shadow[1]) 
);
defparam n1801_s1.INIT=8'hF1;
  LUT4 n1800_s1 (
    .F(n1800_5),
    .I0(dshot_trigers_shadow[1]),
    .I1(dshot_out_enables_1_11),
    .I2(dshot_dshot_ptrs_1[0]),
    .I3(dshot_dshot_ptrs_1[1]) 
);
defparam n1800_s1.INIT=16'hBAAB;
  LUT4 n1799_s1 (
    .F(n1799_5),
    .I0(dshot_dshot_ptrs_1[3]),
    .I1(dshot_trigers_shadow[1]),
    .I2(dshot_dshot_ptrs_1[2]),
    .I3(n1799_6) 
);
defparam n1799_s1.INIT=16'hCEFC;
  LUT4 n1798_s1 (
    .F(n1798_5),
    .I0(dshot_dshot_ptrs_1[2]),
    .I1(n1799_6),
    .I2(dshot_dshot_ptrs_1[3]),
    .I3(dshot_trigers_shadow[1]) 
);
defparam n1798_s1.INIT=16'hFFB0;
  LUT3 n1784_s1 (
    .F(n1784_5),
    .I0(dshot_dshot_ptrs_0[0]),
    .I1(dshot_out_enables_0_11),
    .I2(dshot_trigers_shadow[0]) 
);
defparam n1784_s1.INIT=8'hF1;
  LUT4 n1783_s1 (
    .F(n1783_5),
    .I0(dshot_trigers_shadow[0]),
    .I1(dshot_out_enables_0_11),
    .I2(dshot_dshot_ptrs_0[0]),
    .I3(dshot_dshot_ptrs_0[1]) 
);
defparam n1783_s1.INIT=16'hBAAB;
  LUT4 n1782_s1 (
    .F(n1782_5),
    .I0(dshot_dshot_ptrs_0[3]),
    .I1(dshot_trigers_shadow[0]),
    .I2(dshot_dshot_ptrs_0[2]),
    .I3(n1782_6) 
);
defparam n1782_s1.INIT=16'hCEFC;
  LUT4 n1781_s1 (
    .F(n1781_5),
    .I0(dshot_dshot_ptrs_0[2]),
    .I1(n1782_6),
    .I2(dshot_dshot_ptrs_0[3]),
    .I3(dshot_trigers_shadow[0]) 
);
defparam n1781_s1.INIT=16'hFFB0;
  LUT4 n1647_s1 (
    .F(n1647_5),
    .I0(spi_fsm_stateReg[0]),
    .I1(n1646_6),
    .I2(spi_fsm_stateReg[1]),
    .I3(n1578_10) 
);
defparam n1647_s1.INIT=16'h00EF;
  LUT4 n1579_s4 (
    .F(n1579_8),
    .I0(n1579_9),
    .I1(spi_fsm_being_written_fsm_stateReg[0]),
    .I2(spi_fsm_being_written_fsm_stateReg[1]),
    .I3(n1578_10) 
);
defparam n1579_s4.INIT=16'hFF10;
  LUT2 when_utils_l25_6_s1 (
    .F(when_utils_l25_6_4),
    .I0(_zz_when_utils_l25[2]),
    .I1(_zz_when_utils_l25[3]) 
);
defparam when_utils_l25_6_s1.INIT=4'h1;
  LUT4 _zz_apb_m_PWDATA_1_3_s2 (
    .F(_zz_apb_m_PWDATA_1_3_7),
    .I0(spi_fsm_temp_rx[0]),
    .I1(spi_fsm_temp_rx[1]),
    .I2(spi_fsm_temp_rx[2]),
    .I3(spi_fsm_temp_rx[3]) 
);
defparam _zz_apb_m_PWDATA_1_3_s2.INIT=16'hFE3F;
  LUT4 _zz_apb_m_PWDATA_1_2_s2 (
    .F(_zz_apb_m_PWDATA_1_2_7),
    .I0(spi_fsm_temp_rx[3]),
    .I1(spi_fsm_temp_rx[4]),
    .I2(spi_fsm_temp_rx[5]),
    .I3(spi_fsm_temp_rx[6]) 
);
defparam _zz_apb_m_PWDATA_1_2_s2.INIT=16'h0001;
  LUT4 _zz_apb_m_PWDATA_1_1_s2 (
    .F(_zz_apb_m_PWDATA_1_1_7),
    .I0(spi_fsm_temp_rx[5]),
    .I1(spi_fsm_temp_rx[3]),
    .I2(spi_fsm_temp_rx[4]),
    .I3(spi_fsm_temp_rx[6]) 
);
defparam _zz_apb_m_PWDATA_1_1_s2.INIT=16'h1004;
  LUT2 _zz_apb_m_PWDATA_1_1_s3 (
    .F(_zz_apb_m_PWDATA_1_1_8),
    .I0(spi_fsm_temp_rx[0]),
    .I1(spi_fsm_temp_rx[2]) 
);
defparam _zz_apb_m_PWDATA_1_1_s3.INIT=4'h1;
  LUT4 _zz_apb_m_PWDATA_1_0_s2 (
    .F(_zz_apb_m_PWDATA_1_0_7),
    .I0(spi_fsm_temp_rx[1]),
    .I1(spi_fsm_temp_rx[2]),
    .I2(spi_fsm_temp_rx[3]),
    .I3(spi_fsm_temp_rx[4]) 
);
defparam _zz_apb_m_PWDATA_1_0_s2.INIT=16'h0001;
  LUT2 _zz_apb_m_PWDATA_1_0_s3 (
    .F(_zz_apb_m_PWDATA_1_0_8),
    .I0(spi_fsm_temp_rx[5]),
    .I1(spi_fsm_temp_rx[6]) 
);
defparam _zz_apb_m_PWDATA_1_0_s3.INIT=4'h8;
  LUT4 apb_m_PWDATA_1_s6 (
    .F(apb_m_PWDATA_1_8),
    .I0(apb_m_PWDATA_1_11),
    .I1(_zz_apb_m_PWDATA[1]),
    .I2(apb_m_PWDATA_2_24),
    .I3(spi_fsm_stateReg[1]) 
);
defparam apb_m_PWDATA_1_s6.INIT=16'h3500;
  LUT2 apb_m_PWDATA_1_s7 (
    .F(apb_m_PWDATA_1_9),
    .I0(spi_fsm_being_written_fsm_stateReg[1]),
    .I1(spi_fsm_being_written_fsm_stateReg[0]) 
);
defparam apb_m_PWDATA_1_s7.INIT=4'h4;
  LUT4 spi_dshot_1_apb_m_PWDATA_0_s0 (
    .F(spi_dshot_1_apb_m_PWDATA_0_4),
    .I0(spi_dshot_1_apb_m_PWDATA_0_5),
    .I1(n2077_9),
    .I2(_zz_apb_m_PWDATA[8]),
    .I3(n2076_7) 
);
defparam spi_dshot_1_apb_m_PWDATA_0_s0.INIT=16'h0BBB;
  LUT2 n1992_s6 (
    .F(n1992_10),
    .I0(spi_fsm_being_written_fsm_ptr[4]),
    .I1(n1993_12) 
);
defparam n1992_s6.INIT=4'h8;
  LUT2 n1995_s6 (
    .F(n1995_10),
    .I0(spi_fsm_being_written_fsm_ptr[0]),
    .I1(spi_fsm_being_written_fsm_ptr[1]) 
);
defparam n1995_s6.INIT=4'h8;
  LUT3 n2326_s7 (
    .F(n2326_12),
    .I0(spi_dshot_1_apb_m_PADDR[2]),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(spi_fsm_being_written_fsm_stateReg[0]) 
);
defparam n2326_s7.INIT=8'h3A;
  LUT3 n2326_s8 (
    .F(n2326_13),
    .I0(n2076_7),
    .I1(n2077_9),
    .I2(spi_fsm_stateReg[1]) 
);
defparam n2326_s8.INIT=8'h10;
  LUT2 n2103_s6 (
    .F(n2103_10),
    .I0(spi_fsm_stateReg[1]),
    .I1(spi_fsm_stateReg[0]) 
);
defparam n2103_s6.INIT=4'h8;
  LUT4 n2110_s6 (
    .F(n2110_10),
    .I0(_zz_when_utils_l25[0]),
    .I1(_zz_when_utils_l25[3]),
    .I2(_zz_when_utils_l25[2]),
    .I3(_zz_when_utils_l25[1]) 
);
defparam n2110_s6.INIT=16'h1000;
  LUT3 _zz_when_utils_l25_2_s3 (
    .F(_zz_when_utils_l25_2_7),
    .I0(n2077_7),
    .I1(n2091_7),
    .I2(_zz_when_utils_l25_2_8) 
);
defparam _zz_when_utils_l25_2_s3.INIT=8'h01;
  LUT4 _zz_when_utils_l25_1_1_s4 (
    .F(_zz_when_utils_l25_1_1_8),
    .I0(apb_operation_phase[1]),
    .I1(spi_fsm_ss_has_fallen),
    .I2(_zz_when_utils_l25_1[1]),
    .I3(_zz_when_utils_l25_1[0]) 
);
defparam _zz_when_utils_l25_1_1_s4.INIT=16'h0305;
  LUT2 _zz_when_utils_l25_1_1_s5 (
    .F(_zz_when_utils_l25_1_1_9),
    .I0(spi_fsm_stateReg[1]),
    .I1(spi_fsm_stateReg[0]) 
);
defparam _zz_when_utils_l25_1_1_s5.INIT=4'h4;
  LUT4 spi_fsm_temp_rx_6_s4 (
    .F(spi_fsm_temp_rx_6_9),
    .I0(n2103_10),
    .I1(spi_fsm_ss_has_fallen),
    .I2(sclk_sync_regNext),
    .I3(io_spi_sclk_buffercc_io_dataOut) 
);
defparam spi_fsm_temp_rx_6_s4.INIT=16'h0E00;
  LUT2 apb_m_PWRITE_s4 (
    .F(apb_m_PWRITE_6),
    .I0(n2325_14),
    .I1(n2325_16) 
);
defparam apb_m_PWRITE_s4.INIT=4'h1;
  LUT4 regs_data_s4356 (
    .F(regs_data_4368),
    .I0(regs_data_4381),
    .I1(regs_data_4373),
    .I2(regs_data_4372),
    .I3(spi_fsm_being_written_fsm_ptr[1]) 
);
defparam regs_data_s4356.INIT=16'h00FE;
  LUT3 regs_data_s4357 (
    .F(regs_data_4369),
    .I0(regs_data_4379),
    .I1(spi_fsm_being_written_fsm_ptr[1]),
    .I2(spi_fsm_being_written_fsm_ptr_6_12) 
);
defparam regs_data_s4357.INIT=8'h70;
  LUT4 regs_data_s4360 (
    .F(regs_data_4372),
    .I0(spi_fsm_being_written_fsm_ptr[5]),
    .I1(spi_fsm_being_written_fsm_ptr[4]),
    .I2(spi_fsm_being_written_fsm_ptr[6]),
    .I3(regs_data_4383) 
);
defparam regs_data_s4360.INIT=16'h4000;
  LUT3 regs_data_s4361 (
    .F(regs_data_4373),
    .I0(spi_fsm_being_written_fsm_ptr[3]),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(regs_data_4374) 
);
defparam regs_data_s4361.INIT=8'h40;
  LUT3 regs_data_s4362 (
    .F(regs_data_4374),
    .I0(spi_fsm_being_written_fsm_ptr[4]),
    .I1(spi_fsm_being_written_fsm_ptr[5]),
    .I2(spi_fsm_being_written_fsm_ptr[6]) 
);
defparam regs_data_s4362.INIT=8'h01;
  LUT3 regs_data_s4363 (
    .F(regs_data_4375),
    .I0(spi_fsm_being_written_fsm_ptr[0]),
    .I1(spi_fsm_being_written_fsm_stateReg[0]),
    .I2(spi_fsm_being_written_fsm_ptr[1]) 
);
defparam regs_data_s4363.INIT=8'h10;
  LUT4 regs_data_s4365 (
    .F(regs_data_4377),
    .I0(spi_fsm_being_written_fsm_ptr[3]),
    .I1(spi_fsm_being_written_fsm_ptr[1]),
    .I2(spi_fsm_being_written_fsm_ptr[2]),
    .I3(regs_data_4374) 
);
defparam regs_data_s4365.INIT=16'h1400;
  LUT2 regs_data_s4366 (
    .F(regs_data_4378),
    .I0(spi_fsm_being_written_fsm_ptr[0]),
    .I1(spi_fsm_being_written_fsm_ptr[1]) 
);
defparam regs_data_s4366.INIT=4'h1;
  LUT3 regs_data_s4367 (
    .F(regs_data_4379),
    .I0(spi_fsm_being_written_fsm_ptr[3]),
    .I1(spi_fsm_being_written_fsm_ptr[2]),
    .I2(regs_data_4374) 
);
defparam regs_data_s4367.INIT=8'h40;
  LUT3 regs_data_s4368 (
    .F(regs_data_4380),
    .I0(regs_data_4381),
    .I1(regs_data_4379),
    .I2(spi_fsm_being_written_fsm_ptr_6_12) 
);
defparam regs_data_s4368.INIT=8'hE0;
  LUT4 regs_data_s4369 (
    .F(regs_data_4381),
    .I0(spi_fsm_being_written_fsm_ptr[2]),
    .I1(spi_fsm_being_written_fsm_ptr[3]),
    .I2(regs_data_4378),
    .I3(regs_data_4374) 
);
defparam regs_data_s4369.INIT=16'h4000;
  LUT3 n1578_s4 (
    .F(n1578_9),
    .I0(spi_fsm_being_written_fsm_stateReg[0]),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(spi_fsm_being_written_fsm_ss_has_rised) 
);
defparam n1578_s4.INIT=8'h40;
  LUT2 n1578_s5 (
    .F(n1578_10),
    .I0(n2091_8),
    .I1(n1578_14) 
);
defparam n1578_s5.INIT=4'h8;
  LUT4 n1578_s6 (
    .F(n1578_11),
    .I0(n1579_9),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(apb_operation_phase[1]),
    .I3(spi_fsm_being_written_fsm_stateReg[0]) 
);
defparam n1578_s6.INIT=16'h0FBB;
  LUT3 n2091_s3 (
    .F(n2091_7),
    .I0(sclk_sync_regNext),
    .I1(io_spi_sclk_buffercc_io_dataOut),
    .I2(n2091_9) 
);
defparam n2091_s3.INIT=8'h40;
  LUT4 n2091_s4 (
    .F(n2091_8),
    .I0(_zz_when_utils_l25[0]),
    .I1(_zz_when_utils_l25[1]),
    .I2(_zz_when_utils_l25[2]),
    .I3(_zz_when_utils_l25[3]) 
);
defparam n2091_s4.INIT=16'h0100;
  LUT4 n2094_s3 (
    .F(n2094_7),
    .I0(n2094_8),
    .I1(when_utils_l25_6_4),
    .I2(_zz_when_utils_l25[1]),
    .I3(_zz_when_utils_l25[0]) 
);
defparam n2094_s3.INIT=16'hCA00;
  LUT4 n2077_s3 (
    .F(n2077_7),
    .I0(_zz_when_utils_l25[0]),
    .I1(_zz_when_utils_l25[1]),
    .I2(when_utils_l25_6_4),
    .I3(n2077_10) 
);
defparam n2077_s3.INIT=16'h4000;
  LUT3 n2077_s4 (
    .F(n2077_8),
    .I0(apb_m_PWDATA_2_24),
    .I1(apb_operation_phase[1]),
    .I2(n2077_11) 
);
defparam n2077_s4.INIT=8'h07;
  LUT3 n2077_s5 (
    .F(n2077_9),
    .I0(_zz_when_utils_l25[1]),
    .I1(_zz_when_utils_l25[3]),
    .I2(_zz_when_utils_l25[0]) 
);
defparam n2077_s5.INIT=8'h10;
  LUT4 n2076_s3 (
    .F(n2076_7),
    .I0(_zz_when_utils_l25[0]),
    .I1(_zz_when_utils_l25[1]),
    .I2(_zz_when_utils_l25[3]),
    .I3(_zz_when_utils_l25[2]) 
);
defparam n2076_s3.INIT=16'h0100;
  LUT4 apb_m_PWDATA_2_s15 (
    .F(apb_m_PWDATA_2_22),
    .I0(n2076_7),
    .I1(_zz_apb_m_PWDATA[10]),
    .I2(n2077_9),
    .I3(spi_fsm_stateReg[0]) 
);
defparam apb_m_PWDATA_2_s15.INIT=16'hF800;
  LUT4 apb_m_PWDATA_3_s10 (
    .F(apb_m_PWDATA_3_13),
    .I0(n2076_7),
    .I1(_zz_apb_m_PWDATA[11]),
    .I2(n2077_9),
    .I3(spi_fsm_stateReg[0]) 
);
defparam apb_m_PWDATA_3_s10.INIT=16'hF800;
  LUT4 apb_m_PWDATA_4_s9 (
    .F(apb_m_PWDATA_4_12),
    .I0(n2076_7),
    .I1(_zz_apb_m_PWDATA[12]),
    .I2(n2077_9),
    .I3(spi_fsm_stateReg[0]) 
);
defparam apb_m_PWDATA_4_s9.INIT=16'hF800;
  LUT4 apb_m_PWDATA_5_s9 (
    .F(apb_m_PWDATA_5_12),
    .I0(n2076_7),
    .I1(_zz_apb_m_PWDATA[13]),
    .I2(n2077_9),
    .I3(spi_fsm_stateReg[0]) 
);
defparam apb_m_PWDATA_5_s9.INIT=16'hF800;
  LUT4 apb_m_PWDATA_6_s9 (
    .F(apb_m_PWDATA_6_12),
    .I0(n2076_7),
    .I1(_zz_apb_m_PWDATA[14]),
    .I2(n2077_9),
    .I3(spi_fsm_stateReg[0]) 
);
defparam apb_m_PWDATA_6_s9.INIT=16'hF800;
  LUT4 apb_m_PWDATA_7_s9 (
    .F(apb_m_PWDATA_7_12),
    .I0(n2076_7),
    .I1(_zz_apb_m_PWDATA[15]),
    .I2(n2077_9),
    .I3(spi_fsm_stateReg[0]) 
);
defparam apb_m_PWDATA_7_s9.INIT=16'hF800;
  LUT2 n1769_s2 (
    .F(n1769_6),
    .I0(dshot_pre_divider_counter[1]),
    .I1(dshot_pre_divider_counter[0]) 
);
defparam n1769_s2.INIT=4'h8;
  LUT2 n1767_s2 (
    .F(n1767_6),
    .I0(dshot_pre_divider_counter[2]),
    .I1(dshot_pre_divider_counter[3]) 
);
defparam n1767_s2.INIT=4'h8;
  LUT3 n1646_s2 (
    .F(n1646_6),
    .I0(n1646_9),
    .I1(n1646_10),
    .I2(n1646_11) 
);
defparam n1646_s2.INIT=8'h10;
  LUT4 n1646_s3 (
    .F(n1646_7),
    .I0(_zz_when_utils_l25_1[0]),
    .I1(spi_fsm_stateReg[0]),
    .I2(_zz_when_utils_l25_1[1]),
    .I3(spi_fsm_stateReg[1]) 
);
defparam n1646_s3.INIT=16'h00BF;
  LUT4 n1646_s4 (
    .F(n1646_8),
    .I0(n2091_8),
    .I1(n1646_12),
    .I2(ss_buffercc_io_dataOut),
    .I3(spi_fsm_stateReg[0]) 
);
defparam n1646_s4.INIT=16'hF800;
  LUT3 spi_fsm_sclk_count_valueNext_1_s2 (
    .F(spi_fsm_sclk_count_valueNext_1_6),
    .I0(spi_fsm_sclk_count_value[0]),
    .I1(spi_fsm_temp_rx_6_9),
    .I2(spi_fsm_sclk_count_value[1]) 
);
defparam spi_fsm_sclk_count_valueNext_1_s2.INIT=8'h78;
  LUT4 spi_fsm_sclk_count_valueNext_2_s2 (
    .F(spi_fsm_sclk_count_valueNext_2_6),
    .I0(spi_fsm_sclk_count_value[0]),
    .I1(spi_fsm_sclk_count_value[1]),
    .I2(spi_fsm_temp_rx_6_9),
    .I3(spi_fsm_sclk_count_value[2]) 
);
defparam spi_fsm_sclk_count_valueNext_2_s2.INIT=16'h7F80;
  LUT4 d_out_d_7_s0 (
    .F(d_out_d_7_4),
    .I0(d_out_d_7_44),
    .I1(d_out_d_7_9),
    .I2(d_out_d_7_10),
    .I3(d_out_d_7_11) 
);
defparam d_out_d_7_s0.INIT=16'hFE00;
  LUT4 d_out_d_7_s1 (
    .F(d_out_d_7_5),
    .I0(d_out_d_7_12),
    .I1(dshot_counter_value[5]),
    .I2(d_out_d_7_13),
    .I3(d_out_d_7_14) 
);
defparam d_out_d_7_s1.INIT=16'h0B00;
  LUT4 d_out_d_7_s2 (
    .F(d_out_d_7_6),
    .I0(d_out_d_7_15),
    .I1(d_out_d_7_16),
    .I2(d_out_d_7_17),
    .I3(d_out_d_7_18) 
);
defparam d_out_d_7_s2.INIT=16'hB000;
  LUT3 d_out_d_7_s3 (
    .F(d_out_d_7_7),
    .I0(d_out_d_7_19),
    .I1(d_out_d_7_20),
    .I2(d_out_d_7_21) 
);
defparam d_out_d_7_s3.INIT=8'hB0;
  LUT4 d_out_d_6_s0 (
    .F(d_out_d_6_4),
    .I0(d_out_d_6_44),
    .I1(d_out_d_6_9),
    .I2(d_out_d_6_10),
    .I3(d_out_d_6_11) 
);
defparam d_out_d_6_s0.INIT=16'hFE00;
  LUT4 d_out_d_6_s1 (
    .F(d_out_d_6_5),
    .I0(d_out_d_6_12),
    .I1(d_out_d_6_46),
    .I2(d_out_d_6_14),
    .I3(d_out_d_6_15) 
);
defparam d_out_d_6_s1.INIT=16'h1000;
  LUT4 d_out_d_6_s2 (
    .F(d_out_d_6_6),
    .I0(d_out_d_6_16),
    .I1(d_out_d_6_17),
    .I2(d_out_d_6_15),
    .I3(d_out_d_6_18) 
);
defparam d_out_d_6_s2.INIT=16'h4F00;
  LUT4 d_out_d_6_s3 (
    .F(d_out_d_6_7),
    .I0(d_out_d_6_19),
    .I1(d_out_d_6_20),
    .I2(d_out_d_6_21),
    .I3(d_out_d_6_22) 
);
defparam d_out_d_6_s3.INIT=16'h4F00;
  LUT4 d_out_d_5_s1 (
    .F(d_out_d_5_5),
    .I0(d_out_d_5_9),
    .I1(d_out_d_5_10),
    .I2(d_out_d_5_11),
    .I3(d_out_d_5_12) 
);
defparam d_out_d_5_s1.INIT=16'h4F00;
  LUT4 d_out_d_5_s2 (
    .F(d_out_d_5_6),
    .I0(_zz_dshot_d_out_15[0]),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I2(dshot_counter_value[15]),
    .I3(dshot_out_enables[5]) 
);
defparam d_out_d_5_s2.INIT=16'h8F00;
  LUT4 d_out_d_4_s0 (
    .F(d_out_d_4_4),
    .I0(d_out_d_4_44),
    .I1(d_out_d_4_9),
    .I2(d_out_d_4_10),
    .I3(d_out_d_4_11) 
);
defparam d_out_d_4_s0.INIT=16'hFE00;
  LUT4 d_out_d_4_s1 (
    .F(d_out_d_4_5),
    .I0(d_out_d_4_12),
    .I1(dshot_counter_value[5]),
    .I2(d_out_d_4_13),
    .I3(d_out_d_4_14) 
);
defparam d_out_d_4_s1.INIT=16'h0B00;
  LUT4 d_out_d_4_s2 (
    .F(d_out_d_4_6),
    .I0(d_out_d_4_15),
    .I1(d_out_d_4_16),
    .I2(d_out_d_4_17),
    .I3(d_out_d_4_18) 
);
defparam d_out_d_4_s2.INIT=16'hB000;
  LUT3 d_out_d_4_s3 (
    .F(d_out_d_4_7),
    .I0(d_out_d_4_19),
    .I1(d_out_d_4_20),
    .I2(d_out_d_4_21) 
);
defparam d_out_d_4_s3.INIT=8'hB0;
  LUT4 d_out_d_3_s0 (
    .F(d_out_d_3_4),
    .I0(d_out_d_3_8),
    .I1(d_out_d_3_9),
    .I2(d_out_d_3_10),
    .I3(d_out_d_3_11) 
);
defparam d_out_d_3_s0.INIT=16'hB000;
  LUT4 d_out_d_3_s1 (
    .F(d_out_d_3_5),
    .I0(d_out_d_3_12),
    .I1(d_out_d_3_13),
    .I2(d_out_d_3_14),
    .I3(d_out_d_3_15) 
);
defparam d_out_d_3_s1.INIT=16'h4F00;
  LUT4 d_out_d_3_s2 (
    .F(d_out_d_3_6),
    .I0(d_out_d_3_16),
    .I1(dshot_counter_value[14]),
    .I2(d_out_d_3_17),
    .I3(d_out_d_3_18) 
);
defparam d_out_d_3_s2.INIT=16'hF400;
  LUT4 d_out_d_3_s3 (
    .F(d_out_d_3_7),
    .I0(_zz_dshot_d_out_11[0]),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I2(dshot_counter_value[15]),
    .I3(dshot_out_enables[3]) 
);
defparam d_out_d_3_s3.INIT=16'h8F00;
  LUT4 d_out_d_2_s0 (
    .F(d_out_d_2_4),
    .I0(d_out_d_2_44),
    .I1(d_out_d_2_9),
    .I2(d_out_d_2_10),
    .I3(d_out_d_2_11) 
);
defparam d_out_d_2_s0.INIT=16'hFE00;
  LUT4 d_out_d_2_s1 (
    .F(d_out_d_2_5),
    .I0(d_out_d_2_12),
    .I1(dshot_counter_value[5]),
    .I2(d_out_d_2_13),
    .I3(d_out_d_2_14) 
);
defparam d_out_d_2_s1.INIT=16'h0B00;
  LUT4 d_out_d_2_s2 (
    .F(d_out_d_2_6),
    .I0(d_out_d_2_15),
    .I1(d_out_d_2_16),
    .I2(d_out_d_2_17),
    .I3(d_out_d_2_18) 
);
defparam d_out_d_2_s2.INIT=16'hB000;
  LUT3 d_out_d_2_s3 (
    .F(d_out_d_2_7),
    .I0(d_out_d_2_19),
    .I1(d_out_d_2_20),
    .I2(d_out_d_2_21) 
);
defparam d_out_d_2_s3.INIT=8'hB0;
  LUT4 d_out_d_1_s0 (
    .F(d_out_d_1_4),
    .I0(d_out_d_1_44),
    .I1(d_out_d_1_9),
    .I2(d_out_d_1_10),
    .I3(d_out_d_1_11) 
);
defparam d_out_d_1_s0.INIT=16'hFE00;
  LUT4 d_out_d_1_s1 (
    .F(d_out_d_1_5),
    .I0(d_out_d_1_12),
    .I1(dshot_counter_value[5]),
    .I2(d_out_d_1_13),
    .I3(d_out_d_1_14) 
);
defparam d_out_d_1_s1.INIT=16'h0B00;
  LUT4 d_out_d_1_s2 (
    .F(d_out_d_1_6),
    .I0(d_out_d_1_15),
    .I1(d_out_d_1_16),
    .I2(d_out_d_1_17),
    .I3(d_out_d_1_18) 
);
defparam d_out_d_1_s2.INIT=16'hB000;
  LUT3 d_out_d_1_s3 (
    .F(d_out_d_1_7),
    .I0(d_out_d_1_19),
    .I1(d_out_d_1_20),
    .I2(d_out_d_1_21) 
);
defparam d_out_d_1_s3.INIT=8'hB0;
  LUT4 d_out_d_0_s0 (
    .F(d_out_d_0_4),
    .I0(d_out_d_0_44),
    .I1(d_out_d_0_9),
    .I2(d_out_d_0_10),
    .I3(d_out_d_0_11) 
);
defparam d_out_d_0_s0.INIT=16'hFE00;
  LUT4 d_out_d_0_s1 (
    .F(d_out_d_0_5),
    .I0(d_out_d_0_12),
    .I1(dshot_counter_value[5]),
    .I2(d_out_d_0_13),
    .I3(d_out_d_0_14) 
);
defparam d_out_d_0_s1.INIT=16'h0B00;
  LUT4 d_out_d_0_s2 (
    .F(d_out_d_0_6),
    .I0(d_out_d_0_15),
    .I1(d_out_d_0_16),
    .I2(d_out_d_0_17),
    .I3(d_out_d_0_18) 
);
defparam d_out_d_0_s2.INIT=16'hB000;
  LUT3 d_out_d_0_s3 (
    .F(d_out_d_0_7),
    .I0(d_out_d_0_19),
    .I1(d_out_d_0_20),
    .I2(d_out_d_0_21) 
);
defparam d_out_d_0_s3.INIT=8'hB0;
  LUT2 dshot_counter_valueNext_2_s2 (
    .F(dshot_counter_valueNext_2_6),
    .I0(dshot_counter_value[0]),
    .I1(dshot_counter_value[1]) 
);
defparam dshot_counter_valueNext_2_s2.INIT=4'h8;
  LUT4 dshot_counter_valueNext_3_s2 (
    .F(dshot_counter_valueNext_3_6),
    .I0(n1148_3),
    .I1(dshot_counter_value[1]),
    .I2(dshot_counter_value[2]),
    .I3(dshot_counter_value[0]) 
);
defparam dshot_counter_valueNext_3_s2.INIT=16'h4000;
  LUT2 dshot_counter_valueNext_5_s2 (
    .F(dshot_counter_valueNext_5_6),
    .I0(dshot_counter_value[3]),
    .I1(dshot_counter_value[4]) 
);
defparam dshot_counter_valueNext_5_s2.INIT=4'h8;
  LUT3 dshot_counter_valueNext_8_s2 (
    .F(dshot_counter_valueNext_8_6),
    .I0(dshot_counter_value[6]),
    .I1(dshot_counter_value[7]),
    .I2(dshot_counter_valueNext_6_8) 
);
defparam dshot_counter_valueNext_8_s2.INIT=8'h80;
  LUT4 dshot_counter_valueNext_9_s2 (
    .F(dshot_counter_valueNext_9_6),
    .I0(dshot_counter_value[6]),
    .I1(dshot_counter_value[7]),
    .I2(dshot_counter_value[8]),
    .I3(dshot_counter_valueNext_6_8) 
);
defparam dshot_counter_valueNext_9_s2.INIT=16'h8000;
  LUT2 dshot_counter_valueNext_11_s2 (
    .F(dshot_counter_valueNext_11_6),
    .I0(dshot_counter_value[9]),
    .I1(dshot_counter_value[10]) 
);
defparam dshot_counter_valueNext_11_s2.INIT=4'h8;
  LUT2 dshot_counter_valueNext_14_s2 (
    .F(dshot_counter_valueNext_14_6),
    .I0(dshot_counter_value[12]),
    .I1(dshot_counter_value[13]) 
);
defparam dshot_counter_valueNext_14_s2.INIT=4'h8;
  LUT2 n1901_s2 (
    .F(n1901_6),
    .I0(dshot_dshot_ptrs_7[0]),
    .I1(dshot_dshot_ptrs_7[1]) 
);
defparam n1901_s2.INIT=4'h1;
  LUT2 n1884_s2 (
    .F(n1884_6),
    .I0(dshot_dshot_ptrs_6[0]),
    .I1(dshot_dshot_ptrs_6[1]) 
);
defparam n1884_s2.INIT=4'h1;
  LUT2 n1867_s2 (
    .F(n1867_6),
    .I0(dshot_dshot_ptrs_5[0]),
    .I1(dshot_dshot_ptrs_5[1]) 
);
defparam n1867_s2.INIT=4'h1;
  LUT2 n1850_s2 (
    .F(n1850_6),
    .I0(dshot_dshot_ptrs_4[0]),
    .I1(dshot_dshot_ptrs_4[1]) 
);
defparam n1850_s2.INIT=4'h1;
  LUT2 n1833_s2 (
    .F(n1833_6),
    .I0(dshot_dshot_ptrs_3[0]),
    .I1(dshot_dshot_ptrs_3[1]) 
);
defparam n1833_s2.INIT=4'h1;
  LUT2 n1816_s2 (
    .F(n1816_6),
    .I0(dshot_dshot_ptrs_2[0]),
    .I1(dshot_dshot_ptrs_2[1]) 
);
defparam n1816_s2.INIT=4'h1;
  LUT2 n1799_s2 (
    .F(n1799_6),
    .I0(dshot_dshot_ptrs_1[0]),
    .I1(dshot_dshot_ptrs_1[1]) 
);
defparam n1799_s2.INIT=4'h1;
  LUT2 n1782_s2 (
    .F(n1782_6),
    .I0(dshot_dshot_ptrs_0[0]),
    .I1(dshot_dshot_ptrs_0[1]) 
);
defparam n1782_s2.INIT=4'h1;
  LUT4 n1579_s5 (
    .F(n1579_9),
    .I0(bridge_interruptCtrl_ssEnabledInt),
    .I1(bridge_interruptCtrl_ssDisabledInt),
    .I2(n1646_9),
    .I3(n1646_10) 
);
defparam n1579_s5.INIT=16'h0001;
  LUT3 apb_m_PWDATA_1_s9 (
    .F(apb_m_PWDATA_1_11),
    .I0(apb_m_PWDATA_1_12),
    .I1(_zz_apb_m_PWDATA[9]),
    .I2(n2076_7) 
);
defparam apb_m_PWDATA_1_s9.INIT=8'hCA;
  LUT2 spi_dshot_1_apb_m_PWDATA_0_s1 (
    .F(spi_dshot_1_apb_m_PWDATA_0_5),
    .I0(_zz_apb_m_PWDATA[0]),
    .I1(_zz_when_utils_l25[2]) 
);
defparam spi_dshot_1_apb_m_PWDATA_0_s1.INIT=4'h4;
  LUT4 _zz_when_utils_l25_2_s4 (
    .F(_zz_when_utils_l25_2_8),
    .I0(apb_operation_phase[1]),
    .I1(_zz_when_utils_l25[3]),
    .I2(_zz_when_utils_l25[1]),
    .I3(_zz_when_utils_l25[2]) 
);
defparam _zz_when_utils_l25_2_s4.INIT=16'h000E;
  LUT4 regs_data_s4370 (
    .F(regs_data_4382),
    .I0(spi_fsm_being_written_fsm_ptr[4]),
    .I1(spi_fsm_being_written_fsm_ptr[5]),
    .I2(spi_fsm_being_written_fsm_ptr[6]),
    .I3(regs_data_4383) 
);
defparam regs_data_s4370.INIT=16'h4000;
  LUT4 regs_data_s4371 (
    .F(regs_data_4383),
    .I0(spi_fsm_being_written_fsm_ptr[0]),
    .I1(spi_fsm_being_written_fsm_ptr[1]),
    .I2(spi_fsm_being_written_fsm_ptr[2]),
    .I3(spi_fsm_being_written_fsm_ptr[3]) 
);
defparam regs_data_s4371.INIT=16'h0001;
  LUT4 n2091_s5 (
    .F(n2091_9),
    .I0(_zz_when_utils_l25[3]),
    .I1(_zz_when_utils_l25[1]),
    .I2(_zz_when_utils_l25[2]),
    .I3(_zz_when_utils_l25[0]) 
);
defparam n2091_s5.INIT=16'h4000;
  LUT3 n2094_s4 (
    .F(n2094_8),
    .I0(apb_operation_phase[1]),
    .I1(_zz_when_utils_l25[2]),
    .I2(_zz_when_utils_l25[3]) 
);
defparam n2094_s4.INIT=8'h3A;
  LUT3 n2077_s6 (
    .F(n2077_10),
    .I0(spi_fsm_sclk_count_value[0]),
    .I1(spi_fsm_sclk_count_value[1]),
    .I2(spi_fsm_sclk_count_value[2]) 
);
defparam n2077_s6.INIT=8'h80;
  LUT4 n2077_s7 (
    .F(n2077_11),
    .I0(spi_fsm_sclk_count_value[0]),
    .I1(spi_fsm_sclk_count_value[1]),
    .I2(spi_fsm_sclk_count_value[2]),
    .I3(n2110_10) 
);
defparam n2077_s7.INIT=16'h0100;
  LUT4 dshot_trigers_0_s10 (
    .F(dshot_trigers_0_17),
    .I0(spi_fsm_being_written_fsm_ptr[2]),
    .I1(spi_fsm_being_written_fsm_ptr[3]),
    .I2(regs_data_4378),
    .I3(regs_data_4374) 
);
defparam dshot_trigers_0_s10.INIT=16'h4100;
  LUT4 n1646_s5 (
    .F(n1646_9),
    .I0(_zz_io_pop_valid),
    .I1(logic_risingOccupancy),
    .I2(logic_pushing_4),
    .I3(bridge_interruptCtrl_rxIntEnable) 
);
defparam n1646_s5.INIT=16'hC500;
  LUT4 n1646_s6 (
    .F(n1646_10),
    .I0(_zz_io_pop_valid_0),
    .I1(logic_risingOccupancy_1),
    .I2(logic_pushing_4_2),
    .I3(bridge_interruptCtrl_txIntEnable) 
);
defparam n1646_s6.INIT=16'h3A00;
  LUT4 n1646_s7 (
    .F(n1646_11),
    .I0(spi_fsm_stateReg[0]),
    .I1(bridge_interruptCtrl_ssEnabledInt),
    .I2(bridge_interruptCtrl_ssDisabledInt),
    .I3(n1578_9) 
);
defparam n1646_s7.INIT=16'h0100;
  LUT2 n1646_s8 (
    .F(n1646_12),
    .I0(spi_fsm_readwrite_bit),
    .I1(spi_fsm_stateReg[1]) 
);
defparam n1646_s8.INIT=4'h4;
  LUT4 d_out_d_7_s5 (
    .F(d_out_d_7_9),
    .I0(dshot_counter_value[2]),
    .I1(d_out_d_7_23),
    .I2(d_out_d_7_24),
    .I3(d_out_d_7_25) 
);
defparam d_out_d_7_s5.INIT=16'h002B;
  LUT4 d_out_d_7_s6 (
    .F(d_out_d_7_10),
    .I0(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(_zz_dshot_d_out_19[0]),
    .I3(dshot_counter_value[3]) 
);
defparam d_out_d_7_s6.INIT=16'h5300;
  LUT4 d_out_d_7_s7 (
    .F(d_out_d_7_11),
    .I0(dshot_counter_value[5]),
    .I1(d_out_d_7_12),
    .I2(dshot_counter_value[4]),
    .I3(d_out_d_7_22) 
);
defparam d_out_d_7_s7.INIT=16'hB0BB;
  LUT3 d_out_d_7_s8 (
    .F(d_out_d_7_12),
    .I0(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I2(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s8.INIT=8'hAC;
  LUT4 d_out_d_7_s9 (
    .F(d_out_d_7_13),
    .I0(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(_zz_dshot_d_out_19[0]),
    .I3(dshot_counter_value[6]) 
);
defparam d_out_d_7_s9.INIT=16'h5300;
  LUT4 d_out_d_7_s10 (
    .F(d_out_d_7_14),
    .I0(d_out_d_7_26),
    .I1(dshot_counter_value[8]),
    .I2(d_out_d_7_50),
    .I3(d_out_d_7_16) 
);
defparam d_out_d_7_s10.INIT=16'h0B00;
  LUT4 d_out_d_7_s11 (
    .F(d_out_d_7_15),
    .I0(dshot_counter_value[8]),
    .I1(d_out_d_7_26),
    .I2(d_out_d_7_28),
    .I3(d_out_d_7_46) 
);
defparam d_out_d_7_s11.INIT=16'h002B;
  LUT4 d_out_d_7_s12 (
    .F(d_out_d_7_16),
    .I0(dshot_counter_value[10]),
    .I1(d_out_d_7_30),
    .I2(dshot_counter_value[9]),
    .I3(d_out_d_7_31) 
);
defparam d_out_d_7_s12.INIT=16'hDD0D;
  LUT4 d_out_d_7_s13 (
    .F(d_out_d_7_17),
    .I0(d_out_d_7_30),
    .I1(dshot_counter_value[10]),
    .I2(d_out_d_7_32),
    .I3(d_out_d_7_20) 
);
defparam d_out_d_7_s13.INIT=16'h0D00;
  LUT4 d_out_d_7_s14 (
    .F(d_out_d_7_18),
    .I0(d_out_d_7_33),
    .I1(dshot_counter_value[13]),
    .I2(dshot_counter_value[12]),
    .I3(d_out_d_7_34) 
);
defparam d_out_d_7_s14.INIT=16'hD0DD;
  LUT4 d_out_d_7_s15 (
    .F(d_out_d_7_19),
    .I0(dshot_counter_value[13]),
    .I1(d_out_d_7_33),
    .I2(d_out_d_7_35),
    .I3(d_out_d_7_48) 
);
defparam d_out_d_7_s15.INIT=16'h00D4;
  LUT4 d_out_d_7_s16 (
    .F(d_out_d_7_20),
    .I0(d_out_d_7_37),
    .I1(dshot_counter_value[14]),
    .I2(_zz_dshot_d_out_19[0]),
    .I3(d_out_d_5_13) 
);
defparam d_out_d_7_s16.INIT=16'h0DDD;
  LUT4 d_out_d_7_s17 (
    .F(d_out_d_7_21),
    .I0(_zz_dshot_d_out_19[0]),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I2(dshot_counter_value[15]),
    .I3(dshot_out_enables[7]) 
);
defparam d_out_d_7_s17.INIT=16'h8F00;
  LUT4 d_out_d_6_s5 (
    .F(d_out_d_6_9),
    .I0(dshot_counter_value[2]),
    .I1(d_out_d_6_24),
    .I2(d_out_d_6_25),
    .I3(d_out_d_6_26) 
);
defparam d_out_d_6_s5.INIT=16'h002B;
  LUT4 d_out_d_6_s6 (
    .F(d_out_d_6_10),
    .I0(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(_zz_dshot_d_out_17[0]),
    .I3(dshot_counter_value[3]) 
);
defparam d_out_d_6_s6.INIT=16'h5300;
  LUT4 d_out_d_6_s7 (
    .F(d_out_d_6_11),
    .I0(dshot_counter_value[5]),
    .I1(d_out_d_6_27),
    .I2(dshot_counter_value[4]),
    .I3(d_out_d_6_23) 
);
defparam d_out_d_6_s7.INIT=16'hB0BB;
  LUT4 d_out_d_6_s8 (
    .F(d_out_d_6_12),
    .I0(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(_zz_dshot_d_out_17[0]),
    .I3(dshot_counter_value[6]) 
);
defparam d_out_d_6_s8.INIT=16'h5300;
  LUT3 d_out_d_6_s10 (
    .F(d_out_d_6_14),
    .I0(d_out_d_6_28),
    .I1(dshot_counter_value[7]),
    .I2(d_out_d_6_48) 
);
defparam d_out_d_6_s10.INIT=8'h0B;
  LUT4 d_out_d_6_s11 (
    .F(d_out_d_6_15),
    .I0(dshot_counter_value[10]),
    .I1(d_out_d_6_30),
    .I2(dshot_counter_value[9]),
    .I3(d_out_d_6_31) 
);
defparam d_out_d_6_s11.INIT=16'hDD0D;
  LUT4 d_out_d_6_s12 (
    .F(d_out_d_6_16),
    .I0(dshot_counter_value[7]),
    .I1(d_out_d_6_28),
    .I2(d_out_d_6_32),
    .I3(d_out_d_6_48) 
);
defparam d_out_d_6_s12.INIT=16'h00D4;
  LUT4 d_out_d_6_s13 (
    .F(d_out_d_6_17),
    .I0(dshot_counter_value[9]),
    .I1(d_out_d_6_31),
    .I2(dshot_counter_value[8]),
    .I3(d_out_d_6_33) 
);
defparam d_out_d_6_s13.INIT=16'hB0BB;
  LUT3 d_out_d_6_s14 (
    .F(d_out_d_6_18),
    .I0(d_out_d_6_21),
    .I1(d_out_d_6_34),
    .I2(d_out_d_6_35) 
);
defparam d_out_d_6_s14.INIT=8'h80;
  LUT4 d_out_d_6_s15 (
    .F(d_out_d_6_19),
    .I0(d_out_d_6_36),
    .I1(dshot_counter_value[11]),
    .I2(d_out_d_6_50),
    .I3(d_out_d_6_34) 
);
defparam d_out_d_6_s15.INIT=16'hF400;
  LUT4 d_out_d_6_s16 (
    .F(d_out_d_6_20),
    .I0(d_out_d_6_38),
    .I1(dshot_counter_value[14]),
    .I2(dshot_counter_value[13]),
    .I3(d_out_d_6_39) 
);
defparam d_out_d_6_s16.INIT=16'hBB0B;
  LUT4 d_out_d_6_s17 (
    .F(d_out_d_6_21),
    .I0(dshot_counter_value[14]),
    .I1(d_out_d_6_38),
    .I2(_zz_dshot_d_out_17[0]),
    .I3(d_out_d_5_13) 
);
defparam d_out_d_6_s17.INIT=16'h0BBB;
  LUT4 d_out_d_6_s18 (
    .F(d_out_d_6_22),
    .I0(_zz_dshot_d_out_17[0]),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I2(dshot_counter_value[15]),
    .I3(dshot_out_enables[6]) 
);
defparam d_out_d_6_s18.INIT=16'h8F00;
  LUT3 d_out_d_5_s4 (
    .F(d_out_d_5_8),
    .I0(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I2(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s4.INIT=8'hAC;
  LUT4 d_out_d_5_s5 (
    .F(d_out_d_5_9),
    .I0(d_out_d_5_14),
    .I1(d_out_d_5_15),
    .I2(d_out_d_5_16),
    .I3(d_out_d_5_17) 
);
defparam d_out_d_5_s5.INIT=16'h0700;
  LUT3 d_out_d_5_s6 (
    .F(d_out_d_5_10),
    .I0(d_out_d_5_18),
    .I1(d_out_d_5_19),
    .I2(d_out_d_5_20) 
);
defparam d_out_d_5_s6.INIT=8'h80;
  LUT4 d_out_d_5_s7 (
    .F(d_out_d_5_11),
    .I0(d_out_d_5_21),
    .I1(d_out_d_5_22),
    .I2(d_out_d_5_18),
    .I3(d_out_d_5_23) 
);
defparam d_out_d_5_s7.INIT=16'h4F00;
  LUT4 d_out_d_5_s8 (
    .F(d_out_d_5_12),
    .I0(d_out_d_5_8),
    .I1(dshot_counter_value[14]),
    .I2(d_out_d_5_24),
    .I3(d_out_d_5_25) 
);
defparam d_out_d_5_s8.INIT=16'h000D;
  LUT2 d_out_d_5_s9 (
    .F(d_out_d_5_13),
    .I0(dshot_counter_value[15]),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_12 ) 
);
defparam d_out_d_5_s9.INIT=4'h4;
  LUT4 d_out_d_4_s5 (
    .F(d_out_d_4_9),
    .I0(dshot_counter_value[2]),
    .I1(d_out_d_4_23),
    .I2(d_out_d_4_24),
    .I3(d_out_d_4_25) 
);
defparam d_out_d_4_s5.INIT=16'h002B;
  LUT4 d_out_d_4_s6 (
    .F(d_out_d_4_10),
    .I0(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(_zz_dshot_d_out_13[0]),
    .I3(dshot_counter_value[3]) 
);
defparam d_out_d_4_s6.INIT=16'h5300;
  LUT4 d_out_d_4_s7 (
    .F(d_out_d_4_11),
    .I0(dshot_counter_value[5]),
    .I1(d_out_d_4_12),
    .I2(dshot_counter_value[4]),
    .I3(d_out_d_4_22) 
);
defparam d_out_d_4_s7.INIT=16'hB0BB;
  LUT3 d_out_d_4_s8 (
    .F(d_out_d_4_12),
    .I0(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I2(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s8.INIT=8'hAC;
  LUT4 d_out_d_4_s9 (
    .F(d_out_d_4_13),
    .I0(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(_zz_dshot_d_out_13[0]),
    .I3(dshot_counter_value[6]) 
);
defparam d_out_d_4_s9.INIT=16'h5300;
  LUT4 d_out_d_4_s10 (
    .F(d_out_d_4_14),
    .I0(d_out_d_4_26),
    .I1(dshot_counter_value[8]),
    .I2(d_out_d_4_50),
    .I3(d_out_d_4_16) 
);
defparam d_out_d_4_s10.INIT=16'h0B00;
  LUT4 d_out_d_4_s11 (
    .F(d_out_d_4_15),
    .I0(dshot_counter_value[8]),
    .I1(d_out_d_4_26),
    .I2(d_out_d_4_28),
    .I3(d_out_d_4_46) 
);
defparam d_out_d_4_s11.INIT=16'h002B;
  LUT4 d_out_d_4_s12 (
    .F(d_out_d_4_16),
    .I0(dshot_counter_value[10]),
    .I1(d_out_d_4_30),
    .I2(dshot_counter_value[9]),
    .I3(d_out_d_4_31) 
);
defparam d_out_d_4_s12.INIT=16'hDD0D;
  LUT4 d_out_d_4_s13 (
    .F(d_out_d_4_17),
    .I0(d_out_d_4_30),
    .I1(dshot_counter_value[10]),
    .I2(d_out_d_4_32),
    .I3(d_out_d_4_20) 
);
defparam d_out_d_4_s13.INIT=16'h0D00;
  LUT4 d_out_d_4_s14 (
    .F(d_out_d_4_18),
    .I0(d_out_d_4_33),
    .I1(dshot_counter_value[13]),
    .I2(dshot_counter_value[12]),
    .I3(d_out_d_4_34) 
);
defparam d_out_d_4_s14.INIT=16'hD0DD;
  LUT4 d_out_d_4_s15 (
    .F(d_out_d_4_19),
    .I0(dshot_counter_value[13]),
    .I1(d_out_d_4_33),
    .I2(d_out_d_4_35),
    .I3(d_out_d_4_48) 
);
defparam d_out_d_4_s15.INIT=16'h00D4;
  LUT4 d_out_d_4_s16 (
    .F(d_out_d_4_20),
    .I0(dshot_counter_value[14]),
    .I1(d_out_d_4_37),
    .I2(_zz_dshot_d_out_13[0]),
    .I3(d_out_d_5_13) 
);
defparam d_out_d_4_s16.INIT=16'h0BBB;
  LUT4 d_out_d_4_s17 (
    .F(d_out_d_4_21),
    .I0(_zz_dshot_d_out_13[0]),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I2(dshot_counter_value[15]),
    .I3(dshot_out_enables[4]) 
);
defparam d_out_d_4_s17.INIT=16'h8F00;
  LUT4 d_out_d_3_s4 (
    .F(d_out_d_3_8),
    .I0(dshot_counter_value[8]),
    .I1(d_out_d_3_19),
    .I2(d_out_d_3_20),
    .I3(d_out_d_3_42) 
);
defparam d_out_d_3_s4.INIT=16'h008E;
  LUT4 d_out_d_3_s5 (
    .F(d_out_d_3_9),
    .I0(dshot_counter_value[10]),
    .I1(d_out_d_3_22),
    .I2(dshot_counter_value[9]),
    .I3(d_out_d_3_23) 
);
defparam d_out_d_3_s5.INIT=16'hDD0D;
  LUT4 d_out_d_3_s6 (
    .F(d_out_d_3_10),
    .I0(dshot_counter_value[11]),
    .I1(d_out_d_3_24),
    .I2(dshot_counter_value[10]),
    .I3(d_out_d_3_22) 
);
defparam d_out_d_3_s6.INIT=16'hB0BB;
  LUT4 d_out_d_3_s7 (
    .F(d_out_d_3_11),
    .I0(d_out_d_3_25),
    .I1(dshot_counter_value[13]),
    .I2(d_out_d_3_46),
    .I3(d_out_d_3_18) 
);
defparam d_out_d_3_s7.INIT=16'h0D00;
  LUT4 d_out_d_3_s8 (
    .F(d_out_d_3_12),
    .I0(dshot_counter_value[2]),
    .I1(d_out_d_3_27),
    .I2(d_out_d_3_28),
    .I3(d_out_d_3_44) 
);
defparam d_out_d_3_s8.INIT=16'h002B;
  LUT4 d_out_d_3_s9 (
    .F(d_out_d_3_13),
    .I0(dshot_counter_value[4]),
    .I1(d_out_d_3_30),
    .I2(dshot_counter_value[3]),
    .I3(d_out_d_3_31) 
);
defparam d_out_d_3_s9.INIT=16'hDD0D;
  LUT4 d_out_d_3_s10 (
    .F(d_out_d_3_14),
    .I0(dshot_counter_value[5]),
    .I1(d_out_d_3_32),
    .I2(dshot_counter_value[4]),
    .I3(d_out_d_3_30) 
);
defparam d_out_d_3_s10.INIT=16'hB0BB;
  LUT3 d_out_d_3_s11 (
    .F(d_out_d_3_15),
    .I0(d_out_d_3_9),
    .I1(d_out_d_3_33),
    .I2(d_out_d_3_34) 
);
defparam d_out_d_3_s11.INIT=8'h80;
  LUT3 d_out_d_3_s12 (
    .F(d_out_d_3_16),
    .I0(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I2(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s12.INIT=8'hAC;
  LUT3 d_out_d_3_s13 (
    .F(d_out_d_3_17),
    .I0(dshot_counter_value[13]),
    .I1(d_out_d_3_25),
    .I2(d_out_d_3_35) 
);
defparam d_out_d_3_s13.INIT=8'h2B;
  LUT4 d_out_d_3_s14 (
    .F(d_out_d_3_18),
    .I0(dshot_counter_value[14]),
    .I1(d_out_d_3_16),
    .I2(_zz_dshot_d_out_11[0]),
    .I3(d_out_d_5_13) 
);
defparam d_out_d_3_s14.INIT=16'h0BBB;
  LUT4 d_out_d_2_s5 (
    .F(d_out_d_2_9),
    .I0(dshot_counter_value[2]),
    .I1(d_out_d_2_23),
    .I2(d_out_d_2_24),
    .I3(d_out_d_2_25) 
);
defparam d_out_d_2_s5.INIT=16'h002B;
  LUT4 d_out_d_2_s6 (
    .F(d_out_d_2_10),
    .I0(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(_zz_dshot_d_out_9[0]),
    .I3(dshot_counter_value[3]) 
);
defparam d_out_d_2_s6.INIT=16'h5300;
  LUT4 d_out_d_2_s7 (
    .F(d_out_d_2_11),
    .I0(dshot_counter_value[5]),
    .I1(d_out_d_2_12),
    .I2(dshot_counter_value[4]),
    .I3(d_out_d_2_22) 
);
defparam d_out_d_2_s7.INIT=16'hB0BB;
  LUT3 d_out_d_2_s8 (
    .F(d_out_d_2_12),
    .I0(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I2(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s8.INIT=8'hAC;
  LUT4 d_out_d_2_s9 (
    .F(d_out_d_2_13),
    .I0(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(_zz_dshot_d_out_9[0]),
    .I3(dshot_counter_value[6]) 
);
defparam d_out_d_2_s9.INIT=16'h5300;
  LUT4 d_out_d_2_s10 (
    .F(d_out_d_2_14),
    .I0(d_out_d_2_26),
    .I1(dshot_counter_value[8]),
    .I2(d_out_d_2_50),
    .I3(d_out_d_2_16) 
);
defparam d_out_d_2_s10.INIT=16'h0B00;
  LUT4 d_out_d_2_s11 (
    .F(d_out_d_2_15),
    .I0(dshot_counter_value[8]),
    .I1(d_out_d_2_26),
    .I2(d_out_d_2_28),
    .I3(d_out_d_2_46) 
);
defparam d_out_d_2_s11.INIT=16'h002B;
  LUT4 d_out_d_2_s12 (
    .F(d_out_d_2_16),
    .I0(dshot_counter_value[10]),
    .I1(d_out_d_2_30),
    .I2(dshot_counter_value[9]),
    .I3(d_out_d_2_31) 
);
defparam d_out_d_2_s12.INIT=16'hDD0D;
  LUT4 d_out_d_2_s13 (
    .F(d_out_d_2_17),
    .I0(d_out_d_2_30),
    .I1(dshot_counter_value[10]),
    .I2(d_out_d_2_32),
    .I3(d_out_d_2_20) 
);
defparam d_out_d_2_s13.INIT=16'h0D00;
  LUT4 d_out_d_2_s14 (
    .F(d_out_d_2_18),
    .I0(d_out_d_2_33),
    .I1(dshot_counter_value[13]),
    .I2(dshot_counter_value[12]),
    .I3(d_out_d_2_34) 
);
defparam d_out_d_2_s14.INIT=16'hD0DD;
  LUT4 d_out_d_2_s15 (
    .F(d_out_d_2_19),
    .I0(dshot_counter_value[13]),
    .I1(d_out_d_2_33),
    .I2(d_out_d_2_35),
    .I3(d_out_d_2_48) 
);
defparam d_out_d_2_s15.INIT=16'h004D;
  LUT4 d_out_d_2_s16 (
    .F(d_out_d_2_20),
    .I0(dshot_counter_value[14]),
    .I1(d_out_d_2_37),
    .I2(_zz_dshot_d_out_9[0]),
    .I3(d_out_d_5_13) 
);
defparam d_out_d_2_s16.INIT=16'h0BBB;
  LUT4 d_out_d_2_s17 (
    .F(d_out_d_2_21),
    .I0(_zz_dshot_d_out_9[0]),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I2(dshot_counter_value[15]),
    .I3(dshot_out_enables[2]) 
);
defparam d_out_d_2_s17.INIT=16'h8F00;
  LUT4 d_out_d_1_s5 (
    .F(d_out_d_1_9),
    .I0(dshot_counter_value[2]),
    .I1(d_out_d_1_23),
    .I2(d_out_d_1_24),
    .I3(d_out_d_1_25) 
);
defparam d_out_d_1_s5.INIT=16'h002B;
  LUT4 d_out_d_1_s6 (
    .F(d_out_d_1_10),
    .I0(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(_zz_dshot_d_out_7[0]),
    .I3(dshot_counter_value[3]) 
);
defparam d_out_d_1_s6.INIT=16'h5300;
  LUT4 d_out_d_1_s7 (
    .F(d_out_d_1_11),
    .I0(dshot_counter_value[5]),
    .I1(d_out_d_1_12),
    .I2(dshot_counter_value[4]),
    .I3(d_out_d_1_22) 
);
defparam d_out_d_1_s7.INIT=16'hB0BB;
  LUT3 d_out_d_1_s8 (
    .F(d_out_d_1_12),
    .I0(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I2(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s8.INIT=8'hAC;
  LUT4 d_out_d_1_s9 (
    .F(d_out_d_1_13),
    .I0(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(_zz_dshot_d_out_7[0]),
    .I3(dshot_counter_value[6]) 
);
defparam d_out_d_1_s9.INIT=16'h5300;
  LUT4 d_out_d_1_s10 (
    .F(d_out_d_1_14),
    .I0(d_out_d_1_26),
    .I1(dshot_counter_value[8]),
    .I2(d_out_d_1_50),
    .I3(d_out_d_1_16) 
);
defparam d_out_d_1_s10.INIT=16'h0B00;
  LUT4 d_out_d_1_s11 (
    .F(d_out_d_1_15),
    .I0(dshot_counter_value[8]),
    .I1(d_out_d_1_26),
    .I2(d_out_d_1_28),
    .I3(d_out_d_1_46) 
);
defparam d_out_d_1_s11.INIT=16'h002B;
  LUT4 d_out_d_1_s12 (
    .F(d_out_d_1_16),
    .I0(dshot_counter_value[10]),
    .I1(d_out_d_1_30),
    .I2(dshot_counter_value[9]),
    .I3(d_out_d_1_31) 
);
defparam d_out_d_1_s12.INIT=16'hDD0D;
  LUT4 d_out_d_1_s13 (
    .F(d_out_d_1_17),
    .I0(d_out_d_1_30),
    .I1(dshot_counter_value[10]),
    .I2(d_out_d_1_32),
    .I3(d_out_d_1_20) 
);
defparam d_out_d_1_s13.INIT=16'h0D00;
  LUT4 d_out_d_1_s14 (
    .F(d_out_d_1_18),
    .I0(d_out_d_1_33),
    .I1(dshot_counter_value[13]),
    .I2(dshot_counter_value[12]),
    .I3(d_out_d_1_34) 
);
defparam d_out_d_1_s14.INIT=16'hD0DD;
  LUT4 d_out_d_1_s15 (
    .F(d_out_d_1_19),
    .I0(dshot_counter_value[13]),
    .I1(d_out_d_1_33),
    .I2(d_out_d_1_35),
    .I3(d_out_d_1_48) 
);
defparam d_out_d_1_s15.INIT=16'h004D;
  LUT4 d_out_d_1_s16 (
    .F(d_out_d_1_20),
    .I0(dshot_counter_value[14]),
    .I1(d_out_d_1_37),
    .I2(_zz_dshot_d_out_7[0]),
    .I3(d_out_d_5_13) 
);
defparam d_out_d_1_s16.INIT=16'h0BBB;
  LUT4 d_out_d_1_s17 (
    .F(d_out_d_1_21),
    .I0(_zz_dshot_d_out_7[0]),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I2(dshot_counter_value[15]),
    .I3(dshot_out_enables[1]) 
);
defparam d_out_d_1_s17.INIT=16'h8F00;
  LUT4 d_out_d_0_s5 (
    .F(d_out_d_0_9),
    .I0(dshot_counter_value[2]),
    .I1(d_out_d_0_23),
    .I2(d_out_d_0_24),
    .I3(d_out_d_0_25) 
);
defparam d_out_d_0_s5.INIT=16'h002B;
  LUT4 d_out_d_0_s6 (
    .F(d_out_d_0_10),
    .I0(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I2(_zz_dshot_d_out_5[0]),
    .I3(dshot_counter_value[3]) 
);
defparam d_out_d_0_s6.INIT=16'h3500;
  LUT4 d_out_d_0_s7 (
    .F(d_out_d_0_11),
    .I0(dshot_counter_value[5]),
    .I1(d_out_d_0_12),
    .I2(dshot_counter_value[4]),
    .I3(d_out_d_0_22) 
);
defparam d_out_d_0_s7.INIT=16'hB0BB;
  LUT3 d_out_d_0_s8 (
    .F(d_out_d_0_12),
    .I0(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I2(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s8.INIT=8'hCA;
  LUT4 d_out_d_0_s9 (
    .F(d_out_d_0_13),
    .I0(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I2(_zz_dshot_d_out_5[0]),
    .I3(dshot_counter_value[6]) 
);
defparam d_out_d_0_s9.INIT=16'h3500;
  LUT4 d_out_d_0_s10 (
    .F(d_out_d_0_14),
    .I0(d_out_d_0_26),
    .I1(dshot_counter_value[8]),
    .I2(d_out_d_0_50),
    .I3(d_out_d_0_16) 
);
defparam d_out_d_0_s10.INIT=16'h0B00;
  LUT4 d_out_d_0_s11 (
    .F(d_out_d_0_15),
    .I0(dshot_counter_value[8]),
    .I1(d_out_d_0_26),
    .I2(d_out_d_0_28),
    .I3(d_out_d_0_46) 
);
defparam d_out_d_0_s11.INIT=16'h002B;
  LUT4 d_out_d_0_s12 (
    .F(d_out_d_0_16),
    .I0(dshot_counter_value[10]),
    .I1(d_out_d_0_30),
    .I2(dshot_counter_value[9]),
    .I3(d_out_d_0_31) 
);
defparam d_out_d_0_s12.INIT=16'hDD0D;
  LUT4 d_out_d_0_s13 (
    .F(d_out_d_0_17),
    .I0(d_out_d_0_30),
    .I1(dshot_counter_value[10]),
    .I2(d_out_d_0_32),
    .I3(d_out_d_0_20) 
);
defparam d_out_d_0_s13.INIT=16'h0D00;
  LUT4 d_out_d_0_s14 (
    .F(d_out_d_0_18),
    .I0(d_out_d_0_33),
    .I1(dshot_counter_value[13]),
    .I2(dshot_counter_value[12]),
    .I3(d_out_d_0_34) 
);
defparam d_out_d_0_s14.INIT=16'hD0DD;
  LUT4 d_out_d_0_s15 (
    .F(d_out_d_0_19),
    .I0(dshot_counter_value[13]),
    .I1(d_out_d_0_33),
    .I2(d_out_d_0_35),
    .I3(d_out_d_0_48) 
);
defparam d_out_d_0_s15.INIT=16'h004D;
  LUT4 d_out_d_0_s16 (
    .F(d_out_d_0_20),
    .I0(dshot_counter_value[14]),
    .I1(d_out_d_0_37),
    .I2(_zz_dshot_d_out_5[0]),
    .I3(d_out_d_5_13) 
);
defparam d_out_d_0_s16.INIT=16'h0BBB;
  LUT4 d_out_d_0_s17 (
    .F(d_out_d_0_21),
    .I0(_zz_dshot_d_out_5[0]),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I2(dshot_counter_value[15]),
    .I3(dshot_out_enables[0]) 
);
defparam d_out_d_0_s17.INIT=16'h8F00;
  LUT4 apb_m_PWDATA_1_s10 (
    .F(apb_m_PWDATA_1_12),
    .I0(_zz_when_utils_l25[0]),
    .I1(apb_m_PWDATA_1_9),
    .I2(_zz_when_utils_l25[1]),
    .I3(when_utils_l25_6_4) 
);
defparam apb_m_PWDATA_1_s10.INIT=16'hCACC;
  LUT3 d_out_d_7_s18 (
    .F(d_out_d_7_22),
    .I0(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I2(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s18.INIT=8'hAC;
  LUT3 d_out_d_7_s19 (
    .F(d_out_d_7_23),
    .I0(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I2(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s19.INIT=8'hAC;
  LUT3 d_out_d_7_s20 (
    .F(d_out_d_7_24),
    .I0(dshot_counter_value[1]),
    .I1(d_out_d_7_38),
    .I2(d_out_d_7_39) 
);
defparam d_out_d_7_s20.INIT=8'hD4;
  LUT4 d_out_d_7_s21 (
    .F(d_out_d_7_25),
    .I0(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(dshot_counter_value[3]),
    .I3(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s21.INIT=16'h0A0C;
  LUT3 d_out_d_7_s22 (
    .F(d_out_d_7_26),
    .I0(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I2(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s22.INIT=8'hAC;
  LUT3 d_out_d_7_s24 (
    .F(d_out_d_7_28),
    .I0(dshot_counter_value[7]),
    .I1(d_out_d_7_41),
    .I2(d_out_d_7_40) 
);
defparam d_out_d_7_s24.INIT=8'hD4;
  LUT3 d_out_d_7_s26 (
    .F(d_out_d_7_30),
    .I0(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I2(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s26.INIT=8'hAC;
  LUT3 d_out_d_7_s27 (
    .F(d_out_d_7_31),
    .I0(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I2(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s27.INIT=8'hAC;
  LUT4 d_out_d_7_s28 (
    .F(d_out_d_7_32),
    .I0(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I2(dshot_counter_value[11]),
    .I3(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s28.INIT=16'h0A0C;
  LUT3 d_out_d_7_s29 (
    .F(d_out_d_7_33),
    .I0(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I2(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s29.INIT=8'hAC;
  LUT3 d_out_d_7_s30 (
    .F(d_out_d_7_34),
    .I0(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I2(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s30.INIT=8'hAC;
  LUT3 d_out_d_7_s31 (
    .F(d_out_d_7_35),
    .I0(dshot_counter_value[12]),
    .I1(d_out_d_7_34),
    .I2(d_out_d_7_42) 
);
defparam d_out_d_7_s31.INIT=8'h4D;
  LUT3 d_out_d_7_s33 (
    .F(d_out_d_7_37),
    .I0(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I2(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s33.INIT=8'hAC;
  LUT3 d_out_d_6_s19 (
    .F(d_out_d_6_23),
    .I0(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I2(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s19.INIT=8'hAC;
  LUT3 d_out_d_6_s20 (
    .F(d_out_d_6_24),
    .I0(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I2(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s20.INIT=8'hAC;
  LUT3 d_out_d_6_s21 (
    .F(d_out_d_6_25),
    .I0(dshot_counter_value[1]),
    .I1(d_out_d_6_40),
    .I2(d_out_d_6_41) 
);
defparam d_out_d_6_s21.INIT=8'hD4;
  LUT4 d_out_d_6_s22 (
    .F(d_out_d_6_26),
    .I0(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(dshot_counter_value[3]),
    .I3(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s22.INIT=16'h0A0C;
  LUT3 d_out_d_6_s23 (
    .F(d_out_d_6_27),
    .I0(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I2(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s23.INIT=8'hAC;
  LUT3 d_out_d_6_s24 (
    .F(d_out_d_6_28),
    .I0(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I2(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s24.INIT=8'hAC;
  LUT3 d_out_d_6_s26 (
    .F(d_out_d_6_30),
    .I0(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I2(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s26.INIT=8'hAC;
  LUT3 d_out_d_6_s27 (
    .F(d_out_d_6_31),
    .I0(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I2(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s27.INIT=8'hAC;
  LUT4 d_out_d_6_s28 (
    .F(d_out_d_6_32),
    .I0(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(dshot_counter_value[6]),
    .I3(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s28.INIT=16'h0A0C;
  LUT3 d_out_d_6_s29 (
    .F(d_out_d_6_33),
    .I0(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I2(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s29.INIT=8'hAC;
  LUT4 d_out_d_6_s30 (
    .F(d_out_d_6_34),
    .I0(dshot_counter_value[13]),
    .I1(d_out_d_6_39),
    .I2(dshot_counter_value[12]),
    .I3(d_out_d_6_42) 
);
defparam d_out_d_6_s30.INIT=16'hB0BB;
  LUT4 d_out_d_6_s31 (
    .F(d_out_d_6_35),
    .I0(dshot_counter_value[11]),
    .I1(d_out_d_6_36),
    .I2(dshot_counter_value[10]),
    .I3(d_out_d_6_30) 
);
defparam d_out_d_6_s31.INIT=16'hB0BB;
  LUT3 d_out_d_6_s32 (
    .F(d_out_d_6_36),
    .I0(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I2(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s32.INIT=8'hAC;
  LUT3 d_out_d_6_s34 (
    .F(d_out_d_6_38),
    .I0(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I2(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s34.INIT=8'hAC;
  LUT3 d_out_d_6_s35 (
    .F(d_out_d_6_39),
    .I0(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I2(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s35.INIT=8'hAC;
  LUT3 d_out_d_5_s10 (
    .F(d_out_d_5_14),
    .I0(dshot_counter_value[1]),
    .I1(d_out_d_5_26),
    .I2(d_out_d_5_27) 
);
defparam d_out_d_5_s10.INIT=8'h2B;
  LUT4 d_out_d_5_s11 (
    .F(d_out_d_5_15),
    .I0(d_out_d_5_28),
    .I1(dshot_counter_value[3]),
    .I2(d_out_d_5_29),
    .I3(d_out_d_5_30) 
);
defparam d_out_d_5_s11.INIT=16'h000D;
  LUT4 d_out_d_5_s12 (
    .F(d_out_d_5_16),
    .I0(dshot_counter_value[3]),
    .I1(d_out_d_5_28),
    .I2(d_out_d_5_31),
    .I3(d_out_d_5_29) 
);
defparam d_out_d_5_s12.INIT=16'h00B2;
  LUT4 d_out_d_5_s13 (
    .F(d_out_d_5_17),
    .I0(dshot_counter_value[5]),
    .I1(d_out_d_5_32),
    .I2(dshot_counter_value[4]),
    .I3(d_out_d_5_33) 
);
defparam d_out_d_5_s13.INIT=16'hDD0D;
  LUT4 d_out_d_5_s14 (
    .F(d_out_d_5_18),
    .I0(dshot_counter_value[10]),
    .I1(d_out_d_5_34),
    .I2(dshot_counter_value[9]),
    .I3(d_out_d_5_35) 
);
defparam d_out_d_5_s14.INIT=16'hB0BB;
  LUT3 d_out_d_5_s15 (
    .F(d_out_d_5_19),
    .I0(d_out_d_5_36),
    .I1(dshot_counter_value[7]),
    .I2(d_out_d_5_37) 
);
defparam d_out_d_5_s15.INIT=8'h0D;
  LUT4 d_out_d_5_s16 (
    .F(d_out_d_5_20),
    .I0(dshot_counter_value[6]),
    .I1(d_out_d_5_38),
    .I2(dshot_counter_value[5]),
    .I3(d_out_d_5_32) 
);
defparam d_out_d_5_s16.INIT=16'hB0BB;
  LUT4 d_out_d_5_s17 (
    .F(d_out_d_5_21),
    .I0(dshot_counter_value[7]),
    .I1(d_out_d_5_36),
    .I2(d_out_d_5_39),
    .I3(d_out_d_5_37) 
);
defparam d_out_d_5_s17.INIT=16'h00B2;
  LUT4 d_out_d_5_s18 (
    .F(d_out_d_5_22),
    .I0(d_out_d_5_35),
    .I1(dshot_counter_value[9]),
    .I2(dshot_counter_value[8]),
    .I3(d_out_d_5_40) 
);
defparam d_out_d_5_s18.INIT=16'hBB0B;
  LUT4 d_out_d_5_s19 (
    .F(d_out_d_5_23),
    .I0(d_out_d_5_41),
    .I1(d_out_d_5_42),
    .I2(d_out_d_5_43),
    .I3(d_out_d_5_44) 
);
defparam d_out_d_5_s19.INIT=16'h0001;
  LUT4 d_out_d_5_s20 (
    .F(d_out_d_5_24),
    .I0(dshot_counter_value[12]),
    .I1(d_out_d_5_45),
    .I2(d_out_d_5_46),
    .I3(d_out_d_5_42) 
);
defparam d_out_d_5_s20.INIT=16'h00D4;
  LUT4 d_out_d_5_s21 (
    .F(d_out_d_5_25),
    .I0(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I2(dshot_counter_value[13]),
    .I3(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s21.INIT=16'h0A0C;
  LUT3 d_out_d_4_s18 (
    .F(d_out_d_4_22),
    .I0(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I2(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s18.INIT=8'hAC;
  LUT3 d_out_d_4_s19 (
    .F(d_out_d_4_23),
    .I0(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I2(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s19.INIT=8'hAC;
  LUT3 d_out_d_4_s20 (
    .F(d_out_d_4_24),
    .I0(dshot_counter_value[1]),
    .I1(d_out_d_4_38),
    .I2(d_out_d_4_39) 
);
defparam d_out_d_4_s20.INIT=8'hD4;
  LUT4 d_out_d_4_s21 (
    .F(d_out_d_4_25),
    .I0(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(dshot_counter_value[3]),
    .I3(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s21.INIT=16'h0A0C;
  LUT3 d_out_d_4_s22 (
    .F(d_out_d_4_26),
    .I0(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I2(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s22.INIT=8'hAC;
  LUT3 d_out_d_4_s24 (
    .F(d_out_d_4_28),
    .I0(dshot_counter_value[7]),
    .I1(d_out_d_4_41),
    .I2(d_out_d_4_40) 
);
defparam d_out_d_4_s24.INIT=8'hD4;
  LUT3 d_out_d_4_s26 (
    .F(d_out_d_4_30),
    .I0(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I2(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s26.INIT=8'hAC;
  LUT3 d_out_d_4_s27 (
    .F(d_out_d_4_31),
    .I0(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I2(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s27.INIT=8'hAC;
  LUT4 d_out_d_4_s28 (
    .F(d_out_d_4_32),
    .I0(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I2(dshot_counter_value[11]),
    .I3(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s28.INIT=16'h0A0C;
  LUT3 d_out_d_4_s29 (
    .F(d_out_d_4_33),
    .I0(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I2(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s29.INIT=8'hAC;
  LUT3 d_out_d_4_s30 (
    .F(d_out_d_4_34),
    .I0(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I2(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s30.INIT=8'hAC;
  LUT3 d_out_d_4_s31 (
    .F(d_out_d_4_35),
    .I0(dshot_counter_value[12]),
    .I1(d_out_d_4_34),
    .I2(d_out_d_4_42) 
);
defparam d_out_d_4_s31.INIT=8'h4D;
  LUT3 d_out_d_4_s33 (
    .F(d_out_d_4_37),
    .I0(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I2(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s33.INIT=8'hAC;
  LUT4 d_out_d_3_s15 (
    .F(d_out_d_3_19),
    .I0(dshot_counter_value[7]),
    .I1(d_out_d_3_36),
    .I2(dshot_counter_value[6]),
    .I3(d_out_d_3_37) 
);
defparam d_out_d_3_s15.INIT=16'hB2BB;
  LUT3 d_out_d_3_s16 (
    .F(d_out_d_3_20),
    .I0(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I2(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s16.INIT=8'hAC;
  LUT3 d_out_d_3_s18 (
    .F(d_out_d_3_22),
    .I0(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I2(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s18.INIT=8'hAC;
  LUT3 d_out_d_3_s19 (
    .F(d_out_d_3_23),
    .I0(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I2(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s19.INIT=8'hAC;
  LUT3 d_out_d_3_s20 (
    .F(d_out_d_3_24),
    .I0(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I2(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s20.INIT=8'hAC;
  LUT3 d_out_d_3_s21 (
    .F(d_out_d_3_25),
    .I0(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I2(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s21.INIT=8'hAC;
  LUT3 d_out_d_3_s23 (
    .F(d_out_d_3_27),
    .I0(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I2(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s23.INIT=8'hAC;
  LUT3 d_out_d_3_s24 (
    .F(d_out_d_3_28),
    .I0(dshot_counter_value[1]),
    .I1(d_out_d_3_39),
    .I2(d_out_d_3_40) 
);
defparam d_out_d_3_s24.INIT=8'hD4;
  LUT3 d_out_d_3_s26 (
    .F(d_out_d_3_30),
    .I0(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I2(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s26.INIT=8'hAC;
  LUT3 d_out_d_3_s27 (
    .F(d_out_d_3_31),
    .I0(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s27.INIT=8'hAC;
  LUT3 d_out_d_3_s28 (
    .F(d_out_d_3_32),
    .I0(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I2(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s28.INIT=8'hAC;
  LUT4 d_out_d_3_s29 (
    .F(d_out_d_3_33),
    .I0(d_out_d_3_20),
    .I1(dshot_counter_value[8]),
    .I2(dshot_counter_value[7]),
    .I3(d_out_d_3_36) 
);
defparam d_out_d_3_s29.INIT=16'hBB0B;
  LUT4 d_out_d_3_s30 (
    .F(d_out_d_3_34),
    .I0(dshot_counter_value[6]),
    .I1(d_out_d_3_37),
    .I2(dshot_counter_value[5]),
    .I3(d_out_d_3_32) 
);
defparam d_out_d_3_s30.INIT=16'hDD0D;
  LUT4 d_out_d_3_s31 (
    .F(d_out_d_3_35),
    .I0(dshot_counter_value[12]),
    .I1(d_out_d_3_38),
    .I2(dshot_counter_value[11]),
    .I3(d_out_d_3_24) 
);
defparam d_out_d_3_s31.INIT=16'hDD4D;
  LUT3 d_out_d_2_s18 (
    .F(d_out_d_2_22),
    .I0(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I2(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s18.INIT=8'hAC;
  LUT3 d_out_d_2_s19 (
    .F(d_out_d_2_23),
    .I0(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I2(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s19.INIT=8'hAC;
  LUT3 d_out_d_2_s20 (
    .F(d_out_d_2_24),
    .I0(dshot_counter_value[1]),
    .I1(d_out_d_2_38),
    .I2(d_out_d_2_39) 
);
defparam d_out_d_2_s20.INIT=8'hD4;
  LUT4 d_out_d_2_s21 (
    .F(d_out_d_2_25),
    .I0(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(dshot_counter_value[3]),
    .I3(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s21.INIT=16'h0A0C;
  LUT3 d_out_d_2_s22 (
    .F(d_out_d_2_26),
    .I0(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I2(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s22.INIT=8'hAC;
  LUT3 d_out_d_2_s24 (
    .F(d_out_d_2_28),
    .I0(dshot_counter_value[7]),
    .I1(d_out_d_2_41),
    .I2(d_out_d_2_40) 
);
defparam d_out_d_2_s24.INIT=8'hD4;
  LUT3 d_out_d_2_s26 (
    .F(d_out_d_2_30),
    .I0(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I2(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s26.INIT=8'hAC;
  LUT3 d_out_d_2_s27 (
    .F(d_out_d_2_31),
    .I0(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I2(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s27.INIT=8'hAC;
  LUT4 d_out_d_2_s28 (
    .F(d_out_d_2_32),
    .I0(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I2(dshot_counter_value[11]),
    .I3(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s28.INIT=16'h0A0C;
  LUT3 d_out_d_2_s29 (
    .F(d_out_d_2_33),
    .I0(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I2(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s29.INIT=8'hAC;
  LUT3 d_out_d_2_s30 (
    .F(d_out_d_2_34),
    .I0(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I2(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s30.INIT=8'hAC;
  LUT3 d_out_d_2_s31 (
    .F(d_out_d_2_35),
    .I0(dshot_counter_value[12]),
    .I1(d_out_d_2_34),
    .I2(d_out_d_2_42) 
);
defparam d_out_d_2_s31.INIT=8'hB2;
  LUT3 d_out_d_2_s33 (
    .F(d_out_d_2_37),
    .I0(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I2(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s33.INIT=8'hAC;
  LUT3 d_out_d_1_s18 (
    .F(d_out_d_1_22),
    .I0(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I2(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s18.INIT=8'hAC;
  LUT3 d_out_d_1_s19 (
    .F(d_out_d_1_23),
    .I0(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I2(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s19.INIT=8'hAC;
  LUT3 d_out_d_1_s20 (
    .F(d_out_d_1_24),
    .I0(dshot_counter_value[1]),
    .I1(d_out_d_1_38),
    .I2(d_out_d_1_39) 
);
defparam d_out_d_1_s20.INIT=8'hD4;
  LUT4 d_out_d_1_s21 (
    .F(d_out_d_1_25),
    .I0(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(dshot_counter_value[3]),
    .I3(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s21.INIT=16'h0A0C;
  LUT3 d_out_d_1_s22 (
    .F(d_out_d_1_26),
    .I0(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I2(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s22.INIT=8'hAC;
  LUT3 d_out_d_1_s24 (
    .F(d_out_d_1_28),
    .I0(dshot_counter_value[7]),
    .I1(d_out_d_1_41),
    .I2(d_out_d_1_40) 
);
defparam d_out_d_1_s24.INIT=8'hD4;
  LUT3 d_out_d_1_s26 (
    .F(d_out_d_1_30),
    .I0(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I2(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s26.INIT=8'hAC;
  LUT3 d_out_d_1_s27 (
    .F(d_out_d_1_31),
    .I0(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I2(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s27.INIT=8'hAC;
  LUT4 d_out_d_1_s28 (
    .F(d_out_d_1_32),
    .I0(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I2(dshot_counter_value[11]),
    .I3(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s28.INIT=16'h0A0C;
  LUT3 d_out_d_1_s29 (
    .F(d_out_d_1_33),
    .I0(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I2(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s29.INIT=8'hAC;
  LUT3 d_out_d_1_s30 (
    .F(d_out_d_1_34),
    .I0(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I2(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s30.INIT=8'hAC;
  LUT3 d_out_d_1_s31 (
    .F(d_out_d_1_35),
    .I0(dshot_counter_value[12]),
    .I1(d_out_d_1_34),
    .I2(d_out_d_1_42) 
);
defparam d_out_d_1_s31.INIT=8'hB2;
  LUT3 d_out_d_1_s33 (
    .F(d_out_d_1_37),
    .I0(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I2(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s33.INIT=8'hAC;
  LUT3 d_out_d_0_s18 (
    .F(d_out_d_0_22),
    .I0(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s18.INIT=8'hCA;
  LUT3 d_out_d_0_s19 (
    .F(d_out_d_0_23),
    .I0(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I2(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s19.INIT=8'hCA;
  LUT3 d_out_d_0_s20 (
    .F(d_out_d_0_24),
    .I0(dshot_counter_value[1]),
    .I1(d_out_d_0_38),
    .I2(d_out_d_0_39) 
);
defparam d_out_d_0_s20.INIT=8'hD4;
  LUT4 d_out_d_0_s21 (
    .F(d_out_d_0_25),
    .I0(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I2(dshot_counter_value[3]),
    .I3(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s21.INIT=16'h0C0A;
  LUT3 d_out_d_0_s22 (
    .F(d_out_d_0_26),
    .I0(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I2(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s22.INIT=8'hCA;
  LUT3 d_out_d_0_s24 (
    .F(d_out_d_0_28),
    .I0(dshot_counter_value[7]),
    .I1(d_out_d_0_41),
    .I2(d_out_d_0_40) 
);
defparam d_out_d_0_s24.INIT=8'hD4;
  LUT3 d_out_d_0_s26 (
    .F(d_out_d_0_30),
    .I0(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I2(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s26.INIT=8'hCA;
  LUT3 d_out_d_0_s27 (
    .F(d_out_d_0_31),
    .I0(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I2(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s27.INIT=8'hCA;
  LUT4 d_out_d_0_s28 (
    .F(d_out_d_0_32),
    .I0(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I2(dshot_counter_value[11]),
    .I3(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s28.INIT=16'h0C0A;
  LUT3 d_out_d_0_s29 (
    .F(d_out_d_0_33),
    .I0(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I2(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s29.INIT=8'hAC;
  LUT3 d_out_d_0_s30 (
    .F(d_out_d_0_34),
    .I0(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I2(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s30.INIT=8'hCA;
  LUT3 d_out_d_0_s31 (
    .F(d_out_d_0_35),
    .I0(dshot_counter_value[12]),
    .I1(d_out_d_0_34),
    .I2(d_out_d_0_42) 
);
defparam d_out_d_0_s31.INIT=8'hB2;
  LUT3 d_out_d_0_s33 (
    .F(d_out_d_0_37),
    .I0(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I2(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s33.INIT=8'hAC;
  LUT4 d_out_d_7_s34 (
    .F(d_out_d_7_38),
    .I0(\regs_data_regs_data_RAMREG_1_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .I2(dshot_counter_value[0]),
    .I3(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s34.INIT=16'h0A0C;
  LUT3 d_out_d_7_s35 (
    .F(d_out_d_7_39),
    .I0(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I2(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s35.INIT=8'hAC;
  LUT3 d_out_d_7_s36 (
    .F(d_out_d_7_40),
    .I0(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I2(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s36.INIT=8'hAC;
  LUT4 d_out_d_7_s37 (
    .F(d_out_d_7_41),
    .I0(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(dshot_counter_value[6]),
    .I3(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s37.INIT=16'h0A0C;
  LUT4 d_out_d_7_s38 (
    .F(d_out_d_7_42),
    .I0(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I2(_zz_dshot_d_out_19[0]),
    .I3(dshot_counter_value[11]) 
);
defparam d_out_d_7_s38.INIT=16'h5300;
  LUT4 d_out_d_6_s36 (
    .F(d_out_d_6_40),
    .I0(\regs_data_regs_data_RAMREG_1_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .I2(dshot_counter_value[0]),
    .I3(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s36.INIT=16'h0A0C;
  LUT3 d_out_d_6_s37 (
    .F(d_out_d_6_41),
    .I0(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I2(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s37.INIT=8'hAC;
  LUT3 d_out_d_6_s38 (
    .F(d_out_d_6_42),
    .I0(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I2(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s38.INIT=8'hAC;
  LUT3 d_out_d_5_s22 (
    .F(d_out_d_5_26),
    .I0(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I2(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s22.INIT=8'hAC;
  LUT4 d_out_d_5_s23 (
    .F(d_out_d_5_27),
    .I0(\regs_data_regs_data_RAMREG_1_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .I2(dshot_counter_value[0]),
    .I3(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s23.INIT=16'h0A0C;
  LUT3 d_out_d_5_s24 (
    .F(d_out_d_5_28),
    .I0(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s24.INIT=8'hAC;
  LUT4 d_out_d_5_s25 (
    .F(d_out_d_5_29),
    .I0(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I2(dshot_counter_value[4]),
    .I3(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s25.INIT=16'h0A0C;
  LUT4 d_out_d_5_s26 (
    .F(d_out_d_5_30),
    .I0(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I2(dshot_counter_value[2]),
    .I3(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s26.INIT=16'h0A0C;
  LUT4 d_out_d_5_s27 (
    .F(d_out_d_5_31),
    .I0(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I2(_zz_dshot_d_out_15[0]),
    .I3(dshot_counter_value[2]) 
);
defparam d_out_d_5_s27.INIT=16'h5300;
  LUT3 d_out_d_5_s28 (
    .F(d_out_d_5_32),
    .I0(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I2(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s28.INIT=8'hAC;
  LUT3 d_out_d_5_s29 (
    .F(d_out_d_5_33),
    .I0(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I2(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s29.INIT=8'hAC;
  LUT3 d_out_d_5_s30 (
    .F(d_out_d_5_34),
    .I0(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I2(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s30.INIT=8'hAC;
  LUT3 d_out_d_5_s31 (
    .F(d_out_d_5_35),
    .I0(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I2(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s31.INIT=8'hAC;
  LUT3 d_out_d_5_s32 (
    .F(d_out_d_5_36),
    .I0(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I2(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s32.INIT=8'hAC;
  LUT4 d_out_d_5_s33 (
    .F(d_out_d_5_37),
    .I0(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I2(dshot_counter_value[8]),
    .I3(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s33.INIT=16'h0A0C;
  LUT3 d_out_d_5_s34 (
    .F(d_out_d_5_38),
    .I0(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s34.INIT=8'hAC;
  LUT4 d_out_d_5_s35 (
    .F(d_out_d_5_39),
    .I0(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(_zz_dshot_d_out_15[0]),
    .I3(dshot_counter_value[6]) 
);
defparam d_out_d_5_s35.INIT=16'h5300;
  LUT3 d_out_d_5_s36 (
    .F(d_out_d_5_40),
    .I0(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I2(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s36.INIT=8'hAC;
  LUT4 d_out_d_5_s37 (
    .F(d_out_d_5_41),
    .I0(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I2(_zz_dshot_d_out_15[0]),
    .I3(dshot_counter_value[12]) 
);
defparam d_out_d_5_s37.INIT=16'h5300;
  LUT4 d_out_d_5_s38 (
    .F(d_out_d_5_42),
    .I0(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I2(_zz_dshot_d_out_15[0]),
    .I3(dshot_counter_value[13]) 
);
defparam d_out_d_5_s38.INIT=16'h5300;
  LUT4 d_out_d_5_s39 (
    .F(d_out_d_5_43),
    .I0(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I2(_zz_dshot_d_out_15[0]),
    .I3(dshot_counter_value[10]) 
);
defparam d_out_d_5_s39.INIT=16'h5300;
  LUT4 d_out_d_5_s40 (
    .F(d_out_d_5_44),
    .I0(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I2(_zz_dshot_d_out_15[0]),
    .I3(dshot_counter_value[11]) 
);
defparam d_out_d_5_s40.INIT=16'h5300;
  LUT3 d_out_d_5_s41 (
    .F(d_out_d_5_45),
    .I0(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I2(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s41.INIT=8'hAC;
  LUT4 d_out_d_5_s42 (
    .F(d_out_d_5_46),
    .I0(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I2(dshot_counter_value[11]),
    .I3(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s42.INIT=16'h0A0C;
  LUT4 d_out_d_4_s34 (
    .F(d_out_d_4_38),
    .I0(\regs_data_regs_data_RAMREG_1_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .I2(dshot_counter_value[0]),
    .I3(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s34.INIT=16'h0A0C;
  LUT3 d_out_d_4_s35 (
    .F(d_out_d_4_39),
    .I0(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I2(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s35.INIT=8'hAC;
  LUT3 d_out_d_4_s36 (
    .F(d_out_d_4_40),
    .I0(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I2(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s36.INIT=8'hAC;
  LUT4 d_out_d_4_s37 (
    .F(d_out_d_4_41),
    .I0(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(dshot_counter_value[6]),
    .I3(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s37.INIT=16'h0A0C;
  LUT4 d_out_d_4_s38 (
    .F(d_out_d_4_42),
    .I0(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I2(_zz_dshot_d_out_13[0]),
    .I3(dshot_counter_value[11]) 
);
defparam d_out_d_4_s38.INIT=16'h5300;
  LUT3 d_out_d_3_s32 (
    .F(d_out_d_3_36),
    .I0(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I2(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s32.INIT=8'hAC;
  LUT3 d_out_d_3_s33 (
    .F(d_out_d_3_37),
    .I0(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s33.INIT=8'hAC;
  LUT3 d_out_d_3_s34 (
    .F(d_out_d_3_38),
    .I0(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I2(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s34.INIT=8'hAC;
  LUT4 d_out_d_3_s35 (
    .F(d_out_d_3_39),
    .I0(\regs_data_regs_data_RAMREG_1_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .I2(dshot_counter_value[0]),
    .I3(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s35.INIT=16'h0A0C;
  LUT3 d_out_d_3_s36 (
    .F(d_out_d_3_40),
    .I0(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I2(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s36.INIT=8'hAC;
  LUT4 d_out_d_2_s34 (
    .F(d_out_d_2_38),
    .I0(\regs_data_regs_data_RAMREG_1_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .I2(dshot_counter_value[0]),
    .I3(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s34.INIT=16'h0A0C;
  LUT3 d_out_d_2_s35 (
    .F(d_out_d_2_39),
    .I0(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I2(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s35.INIT=8'hAC;
  LUT3 d_out_d_2_s36 (
    .F(d_out_d_2_40),
    .I0(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I2(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s36.INIT=8'hAC;
  LUT4 d_out_d_2_s37 (
    .F(d_out_d_2_41),
    .I0(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(dshot_counter_value[6]),
    .I3(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s37.INIT=16'h0A0C;
  LUT4 d_out_d_2_s38 (
    .F(d_out_d_2_42),
    .I0(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I2(_zz_dshot_d_out_9[0]),
    .I3(dshot_counter_value[11]) 
);
defparam d_out_d_2_s38.INIT=16'h5300;
  LUT4 d_out_d_1_s34 (
    .F(d_out_d_1_38),
    .I0(\regs_data_regs_data_RAMREG_1_G[0]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .I2(dshot_counter_value[0]),
    .I3(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s34.INIT=16'h0A0C;
  LUT3 d_out_d_1_s35 (
    .F(d_out_d_1_39),
    .I0(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I2(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s35.INIT=8'hAC;
  LUT3 d_out_d_1_s36 (
    .F(d_out_d_1_40),
    .I0(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I2(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s36.INIT=8'hAC;
  LUT4 d_out_d_1_s37 (
    .F(d_out_d_1_41),
    .I0(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(dshot_counter_value[6]),
    .I3(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s37.INIT=16'h0A0C;
  LUT4 d_out_d_1_s38 (
    .F(d_out_d_1_42),
    .I0(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I2(_zz_dshot_d_out_7[0]),
    .I3(dshot_counter_value[11]) 
);
defparam d_out_d_1_s38.INIT=16'h5300;
  LUT4 d_out_d_0_s34 (
    .F(d_out_d_0_38),
    .I0(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[0]_12 ),
    .I2(dshot_counter_value[0]),
    .I3(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s34.INIT=16'h0C0A;
  LUT3 d_out_d_0_s35 (
    .F(d_out_d_0_39),
    .I0(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .I2(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s35.INIT=8'hCA;
  LUT3 d_out_d_0_s36 (
    .F(d_out_d_0_40),
    .I0(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s36.INIT=8'hCA;
  LUT4 d_out_d_0_s37 (
    .F(d_out_d_0_41),
    .I0(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I2(dshot_counter_value[6]),
    .I3(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s37.INIT=16'h0C0A;
  LUT4 d_out_d_0_s38 (
    .F(d_out_d_0_42),
    .I0(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I1(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .I2(_zz_dshot_d_out_5[0]),
    .I3(dshot_counter_value[11]) 
);
defparam d_out_d_0_s38.INIT=16'h3500;
  LUT4 d_out_d_0_s39 (
    .F(d_out_d_0_44),
    .I0(dshot_counter_value[4]),
    .I1(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I3(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s39.INIT=16'h0A22;
  LUT4 d_out_d_0_s40 (
    .F(d_out_d_0_46),
    .I0(dshot_counter_value[9]),
    .I1(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I3(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s40.INIT=16'h5044;
  LUT4 d_out_d_0_s41 (
    .F(d_out_d_0_48),
    .I0(dshot_counter_value[14]),
    .I1(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I3(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s41.INIT=16'h220A;
  LUT4 d_out_d_0_s42 (
    .F(d_out_d_0_50),
    .I0(dshot_counter_value[7]),
    .I1(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I3(_zz_dshot_d_out_5[0]) 
);
defparam d_out_d_0_s42.INIT=16'h0A22;
  LUT4 d_out_d_1_s39 (
    .F(d_out_d_1_44),
    .I0(dshot_counter_value[4]),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I3(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s39.INIT=16'h220A;
  LUT4 d_out_d_1_s40 (
    .F(d_out_d_1_46),
    .I0(dshot_counter_value[9]),
    .I1(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I3(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s40.INIT=16'h4450;
  LUT4 d_out_d_1_s41 (
    .F(d_out_d_1_48),
    .I0(dshot_counter_value[14]),
    .I1(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I3(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s41.INIT=16'h220A;
  LUT4 d_out_d_1_s42 (
    .F(d_out_d_1_50),
    .I0(dshot_counter_value[7]),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I3(_zz_dshot_d_out_7[0]) 
);
defparam d_out_d_1_s42.INIT=16'h220A;
  LUT4 d_out_d_2_s39 (
    .F(d_out_d_2_44),
    .I0(dshot_counter_value[4]),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I3(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s39.INIT=16'h220A;
  LUT4 d_out_d_2_s40 (
    .F(d_out_d_2_46),
    .I0(dshot_counter_value[9]),
    .I1(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I3(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s40.INIT=16'h4450;
  LUT4 d_out_d_2_s41 (
    .F(d_out_d_2_48),
    .I0(dshot_counter_value[14]),
    .I1(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I3(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s41.INIT=16'h220A;
  LUT4 d_out_d_2_s42 (
    .F(d_out_d_2_50),
    .I0(dshot_counter_value[7]),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I3(_zz_dshot_d_out_9[0]) 
);
defparam d_out_d_2_s42.INIT=16'h220A;
  LUT4 d_out_d_3_s37 (
    .F(d_out_d_3_42),
    .I0(dshot_counter_value[9]),
    .I1(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I3(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s37.INIT=16'h4450;
  LUT4 d_out_d_3_s38 (
    .F(d_out_d_3_44),
    .I0(dshot_counter_value[3]),
    .I1(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I3(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s38.INIT=16'h4450;
  LUT4 d_out_d_3_s39 (
    .F(d_out_d_3_46),
    .I0(dshot_counter_value[12]),
    .I1(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I3(_zz_dshot_d_out_11[0]) 
);
defparam d_out_d_3_s39.INIT=16'h4450;
  LUT4 d_out_d_4_s39 (
    .F(d_out_d_4_44),
    .I0(dshot_counter_value[4]),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I3(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s39.INIT=16'h220A;
  LUT4 d_out_d_4_s40 (
    .F(d_out_d_4_46),
    .I0(dshot_counter_value[9]),
    .I1(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I3(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s40.INIT=16'h4450;
  LUT4 d_out_d_4_s41 (
    .F(d_out_d_4_48),
    .I0(dshot_counter_value[14]),
    .I1(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I3(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s41.INIT=16'h220A;
  LUT4 d_out_d_4_s42 (
    .F(d_out_d_4_50),
    .I0(dshot_counter_value[7]),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I3(_zz_dshot_d_out_13[0]) 
);
defparam d_out_d_4_s42.INIT=16'h220A;
  LUT4 d_out_d_5_s43 (
    .F(d_out_d_5_48),
    .I0(dshot_counter_value[14]),
    .I1(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I3(_zz_dshot_d_out_15[0]) 
);
defparam d_out_d_5_s43.INIT=16'h220A;
  LUT4 d_out_d_6_s39 (
    .F(d_out_d_6_44),
    .I0(dshot_counter_value[4]),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I3(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s39.INIT=16'h220A;
  LUT4 d_out_d_6_s40 (
    .F(d_out_d_6_46),
    .I0(dshot_counter_value[5]),
    .I1(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .I3(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s40.INIT=16'h220A;
  LUT4 d_out_d_6_s41 (
    .F(d_out_d_6_48),
    .I0(dshot_counter_value[8]),
    .I1(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I3(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s41.INIT=16'h220A;
  LUT4 d_out_d_6_s42 (
    .F(d_out_d_6_50),
    .I0(dshot_counter_value[12]),
    .I1(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .I3(_zz_dshot_d_out_17[0]) 
);
defparam d_out_d_6_s42.INIT=16'h220A;
  LUT4 d_out_d_7_s39 (
    .F(d_out_d_7_44),
    .I0(dshot_counter_value[4]),
    .I1(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .I3(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s39.INIT=16'h220A;
  LUT4 d_out_d_7_s40 (
    .F(d_out_d_7_46),
    .I0(dshot_counter_value[9]),
    .I1(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .I3(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s40.INIT=16'h4450;
  LUT4 d_out_d_7_s41 (
    .F(d_out_d_7_48),
    .I0(dshot_counter_value[14]),
    .I1(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .I3(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s41.INIT=16'h220A;
  LUT4 d_out_d_7_s42 (
    .F(d_out_d_7_50),
    .I0(dshot_counter_value[7]),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .I2(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .I3(_zz_dshot_d_out_19[0]) 
);
defparam d_out_d_7_s42.INIT=16'h220A;
  LUT3 dshot_counter_valueNext_12_s4 (
    .F(dshot_counter_valueNext_12_9),
    .I0(dshot_counter_value[11]),
    .I1(dshot_counter_value[9]),
    .I2(dshot_counter_value[10]) 
);
defparam dshot_counter_valueNext_12_s4.INIT=8'h80;
  LUT4 dshot_counter_valueNext_15_s3 (
    .F(dshot_counter_valueNext_15_8),
    .I0(dshot_counter_value[14]),
    .I1(dshot_counter_valueNext_12_9),
    .I2(dshot_counter_value[12]),
    .I3(dshot_counter_value[13]) 
);
defparam dshot_counter_valueNext_15_s3.INIT=16'h8000;
  LUT4 dshot_counter_valueNext_6_s3 (
    .F(dshot_counter_valueNext_6_8),
    .I0(dshot_counter_value[5]),
    .I1(dshot_counter_valueNext_3_6),
    .I2(dshot_counter_value[3]),
    .I3(dshot_counter_value[4]) 
);
defparam dshot_counter_valueNext_6_s3.INIT=16'h8000;
  LUT4 dshot_trigers_4_s7 (
    .F(dshot_trigers_4_14),
    .I0(dshot_trigers_3_15),
    .I1(spi_fsm_being_written_fsm_ptr[1]),
    .I2(spi_fsm_being_written_fsm_stateReg[0]),
    .I3(spi_fsm_being_written_fsm_ptr[0]) 
);
defparam dshot_trigers_4_s7.INIT=16'h0200;
  LUT4 dshot_trigers_0_s11 (
    .F(dshot_trigers_0_19),
    .I0(dshot_trigers_0_21),
    .I1(spi_fsm_being_written_fsm_ptr[1]),
    .I2(spi_fsm_being_written_fsm_stateReg[0]),
    .I3(spi_fsm_being_written_fsm_ptr[0]) 
);
defparam dshot_trigers_0_s11.INIT=16'h0200;
  LUT4 n2325_s8 (
    .F(n2325_14),
    .I0(_zz_when_utils_l25_1[0]),
    .I1(_zz_when_utils_l25_1[1]),
    .I2(spi_fsm_stateReg[1]),
    .I3(spi_fsm_stateReg[0]) 
);
defparam n2325_s8.INIT=16'h0100;
  LUT3 _zz_when_utils_l25_1_0_s3 (
    .F(_zz_when_utils_l25_1_0_8),
    .I0(_zz_when_utils_l25_1_1_8),
    .I1(spi_fsm_stateReg[1]),
    .I2(spi_fsm_stateReg[0]) 
);
defparam _zz_when_utils_l25_1_0_s3.INIT=8'h10;
  LUT4 n1769_s3 (
    .F(n1769_8),
    .I0(dshot_pre_divider_counter[2]),
    .I1(dshot_pre_divider_counter[1]),
    .I2(dshot_pre_divider_counter[0]),
    .I3(n1148_3) 
);
defparam n1769_s3.INIT=16'h6A00;
  LUT4 dshot_out_enables_0_s5 (
    .F(dshot_out_enables_0_11),
    .I0(dshot_dshot_ptrs_0[2]),
    .I1(dshot_dshot_ptrs_0[3]),
    .I2(dshot_dshot_ptrs_0[0]),
    .I3(dshot_dshot_ptrs_0[1]) 
);
defparam dshot_out_enables_0_s5.INIT=16'h0001;
  LUT4 dshot_out_enables_1_s5 (
    .F(dshot_out_enables_1_11),
    .I0(dshot_dshot_ptrs_1[2]),
    .I1(dshot_dshot_ptrs_1[3]),
    .I2(dshot_dshot_ptrs_1[0]),
    .I3(dshot_dshot_ptrs_1[1]) 
);
defparam dshot_out_enables_1_s5.INIT=16'h0001;
  LUT4 dshot_out_enables_2_s5 (
    .F(dshot_out_enables_2_11),
    .I0(dshot_dshot_ptrs_2[2]),
    .I1(dshot_dshot_ptrs_2[3]),
    .I2(dshot_dshot_ptrs_2[0]),
    .I3(dshot_dshot_ptrs_2[1]) 
);
defparam dshot_out_enables_2_s5.INIT=16'h0001;
  LUT4 dshot_out_enables_3_s5 (
    .F(dshot_out_enables_3_11),
    .I0(dshot_dshot_ptrs_3[2]),
    .I1(dshot_dshot_ptrs_3[3]),
    .I2(dshot_dshot_ptrs_3[0]),
    .I3(dshot_dshot_ptrs_3[1]) 
);
defparam dshot_out_enables_3_s5.INIT=16'h0001;
  LUT4 dshot_out_enables_4_s5 (
    .F(dshot_out_enables_4_11),
    .I0(dshot_dshot_ptrs_4[2]),
    .I1(dshot_dshot_ptrs_4[3]),
    .I2(dshot_dshot_ptrs_4[0]),
    .I3(dshot_dshot_ptrs_4[1]) 
);
defparam dshot_out_enables_4_s5.INIT=16'h0001;
  LUT4 dshot_out_enables_5_s5 (
    .F(dshot_out_enables_5_11),
    .I0(dshot_dshot_ptrs_5[2]),
    .I1(dshot_dshot_ptrs_5[3]),
    .I2(dshot_dshot_ptrs_5[0]),
    .I3(dshot_dshot_ptrs_5[1]) 
);
defparam dshot_out_enables_5_s5.INIT=16'h0001;
  LUT4 dshot_out_enables_6_s5 (
    .F(dshot_out_enables_6_11),
    .I0(dshot_dshot_ptrs_6[2]),
    .I1(dshot_dshot_ptrs_6[3]),
    .I2(dshot_dshot_ptrs_6[0]),
    .I3(dshot_dshot_ptrs_6[1]) 
);
defparam dshot_out_enables_6_s5.INIT=16'h0001;
  LUT4 dshot_out_enables_7_s5 (
    .F(dshot_out_enables_7_11),
    .I0(dshot_dshot_ptrs_7[2]),
    .I1(dshot_dshot_ptrs_7[3]),
    .I2(dshot_dshot_ptrs_7[0]),
    .I3(dshot_dshot_ptrs_7[1]) 
);
defparam dshot_out_enables_7_s5.INIT=16'h0001;
  LUT4 n2094_s5 (
    .F(n2094_10),
    .I0(sclk_sync_regNext),
    .I1(io_spi_sclk_buffercc_io_dataOut),
    .I2(n2091_9),
    .I3(n2094_7) 
);
defparam n2094_s5.INIT=16'h00BF;
  LUT4 n2091_s6 (
    .F(n2091_11),
    .I0(sclk_sync_regNext),
    .I1(io_spi_sclk_buffercc_io_dataOut),
    .I2(n2091_9),
    .I3(n2091_8) 
);
defparam n2091_s6.INIT=16'hFF40;
  LUT4 regs_data_s4372 (
    .F(regs_data_4385),
    .I0(spi_fsm_being_written_fsm_ptr[3]),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(regs_data_4374),
    .I3(regs_data_4382) 
);
defparam regs_data_s4372.INIT=16'h00BF;
  LUT4 dshot_trigers_5_s7 (
    .F(dshot_trigers_5_14),
    .I0(dshot_trigers_3_15),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(spi_fsm_being_written_fsm_stateReg[0]),
    .I3(spi_fsm_being_written_fsm_ptr[1]) 
);
defparam dshot_trigers_5_s7.INIT=16'h0200;
  LUT4 dshot_trigers_1_s7 (
    .F(dshot_trigers_1_14),
    .I0(dshot_trigers_0_21),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(spi_fsm_being_written_fsm_stateReg[0]),
    .I3(spi_fsm_being_written_fsm_ptr[1]) 
);
defparam dshot_trigers_1_s7.INIT=16'h0200;
  LUT4 regs_data_s4374 (
    .F(regs_data_4389),
    .I0(regs_data_4397),
    .I1(regs_data_4381),
    .I2(regs_data_4379),
    .I3(spi_fsm_being_written_fsm_ptr_6_12) 
);
defparam regs_data_s4374.INIT=16'h5400;
  LUT3 dshot_trigers_3_s8 (
    .F(dshot_trigers_3_15),
    .I0(spi_fsm_being_written_fsm_is_high_8bit_regNext),
    .I1(spi_fsm_being_written_fsm_is_high_8bit_9),
    .I2(regs_data_4379) 
);
defparam dshot_trigers_3_s8.INIT=8'h40;
  LUT3 dshot_trigers_0_s12 (
    .F(dshot_trigers_0_21),
    .I0(spi_fsm_being_written_fsm_is_high_8bit_regNext),
    .I1(spi_fsm_being_written_fsm_is_high_8bit_9),
    .I2(dshot_trigers_0_17) 
);
defparam dshot_trigers_0_s12.INIT=8'h40;
  LUT4 spi_fsm_being_written_fsm_ptr_6_s6 (
    .F(spi_fsm_being_written_fsm_ptr_6_12),
    .I0(spi_fsm_being_written_fsm_stateReg[0]),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(spi_fsm_being_written_fsm_is_high_8bit_regNext),
    .I3(spi_fsm_being_written_fsm_is_high_8bit_9) 
);
defparam spi_fsm_being_written_fsm_ptr_6_s6.INIT=16'h0400;
  LUT3 spi_fsm_temp_rx_6_s5 (
    .F(spi_fsm_temp_rx_6_11),
    .I0(ss_buffercc_io_dataOut),
    .I1(ss_sync_regNext),
    .I2(spi_fsm_temp_rx_6_9) 
);
defparam spi_fsm_temp_rx_6_s5.INIT=8'hF4;
  LUT4 spi_fsm_being_written_fsm_ss_has_rised_s5 (
    .F(spi_fsm_being_written_fsm_ss_has_rised_12),
    .I0(ss_sync_regNext),
    .I1(ss_buffercc_io_dataOut),
    .I2(spi_fsm_being_written_fsm_stateReg[1]),
    .I3(spi_fsm_being_written_fsm_stateReg[0]) 
);
defparam spi_fsm_being_written_fsm_ss_has_rised_s5.INIT=16'h4F44;
  LUT4 spi_fsm_being_written_fsm_ptr_6_s7 (
    .F(spi_fsm_being_written_fsm_ptr_6_14),
    .I0(spi_fsm_being_written_fsm_stateReg[1]),
    .I1(spi_fsm_being_written_fsm_stateReg[0]),
    .I2(apb_operation_phase[1]),
    .I3(spi_fsm_being_written_fsm_ptr_6_12) 
);
defparam spi_fsm_being_written_fsm_ptr_6_s7.INIT=16'hFF40;
  LUT4 apb_m_PWDATA_1_s11 (
    .F(apb_m_PWDATA_1_14),
    .I0(apb_m_PWDATA_1_8),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(spi_fsm_being_written_fsm_stateReg[0]),
    .I3(apb_m_PWDATA_1_16) 
);
defparam apb_m_PWDATA_1_s11.INIT=16'h3055;
  LUT4 regs_data_s4375 (
    .F(regs_data_4391),
    .I0(regs_data_4379),
    .I1(spi_fsm_being_written_fsm_ptr[1]),
    .I2(spi_fsm_being_written_fsm_ptr_6_12),
    .I3(regs_data_4372) 
);
defparam regs_data_s4375.INIT=16'h7000;
  LUT4 regs_data_s4376 (
    .F(regs_data_4393),
    .I0(regs_data_4397),
    .I1(regs_data_4379),
    .I2(spi_fsm_being_written_fsm_ptr[1]),
    .I3(spi_fsm_being_written_fsm_ptr_6_12) 
);
defparam regs_data_s4376.INIT=16'h1500;
  LUT4 dshot_trigers_7_s7 (
    .F(dshot_trigers_7_14),
    .I0(spi_fsm_being_written_fsm_stateReg[0]),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(spi_fsm_being_written_fsm_ptr[1]),
    .I3(dshot_trigers_0_21) 
);
defparam dshot_trigers_7_s7.INIT=16'h0100;
  LUT4 dshot_trigers_3_s9 (
    .F(dshot_trigers_3_17),
    .I0(spi_fsm_being_written_fsm_stateReg[0]),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(spi_fsm_being_written_fsm_ptr[1]),
    .I3(dshot_trigers_3_15) 
);
defparam dshot_trigers_3_s9.INIT=16'h0100;
  LUT4 regs_data_s4377 (
    .F(regs_data_4395),
    .I0(spi_fsm_being_written_fsm_ptr[0]),
    .I1(spi_fsm_being_written_fsm_ptr[1]),
    .I2(regs_data_4379),
    .I3(spi_fsm_being_written_fsm_ptr_6_12) 
);
defparam regs_data_s4377.INIT=16'h1000;
  LUT4 n2326_s9 (
    .F(n2326_15),
    .I0(_zz_when_utils_l25[0]),
    .I1(_zz_when_utils_l25[1]),
    .I2(_zz_when_utils_l25[2]),
    .I3(_zz_when_utils_l25[3]) 
);
defparam n2326_s9.INIT=16'h0001;
  LUT4 when_utils_l25_6_s2 (
    .F(when_utils_l25_6),
    .I0(_zz_when_utils_l25[0]),
    .I1(_zz_when_utils_l25[1]),
    .I2(_zz_when_utils_l25[2]),
    .I3(_zz_when_utils_l25[3]) 
);
defparam when_utils_l25_6_s2.INIT=16'h0008;
  LUT4 regs_data_s4378 (
    .F(regs_data_4397),
    .I0(regs_data_4379),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(spi_fsm_being_written_fsm_ptr[1]),
    .I3(regs_data_4382) 
);
defparam regs_data_s4378.INIT=16'h007F;
  LUT4 n1994_s7 (
    .F(n1994_12),
    .I0(spi_fsm_being_written_fsm_ptr[2]),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(spi_fsm_being_written_fsm_ptr[1]),
    .I3(spi_fsm_being_written_fsm_ptr[3]) 
);
defparam n1994_s7.INIT=16'h7F80;
  LUT4 n1993_s7 (
    .F(n1993_12),
    .I0(spi_fsm_being_written_fsm_ptr[2]),
    .I1(spi_fsm_being_written_fsm_ptr[3]),
    .I2(spi_fsm_being_written_fsm_ptr[0]),
    .I3(spi_fsm_being_written_fsm_ptr[1]) 
);
defparam n1993_s7.INIT=16'h8000;
  LUT4 dshot_trigers_6_s7 (
    .F(dshot_trigers_6_14),
    .I0(spi_fsm_being_written_fsm_stateReg[0]),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(spi_fsm_being_written_fsm_ptr[1]),
    .I3(dshot_trigers_3_15) 
);
defparam dshot_trigers_6_s7.INIT=16'h4000;
  LUT4 dshot_trigers_2_s7 (
    .F(dshot_trigers_2_14),
    .I0(spi_fsm_being_written_fsm_stateReg[0]),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(spi_fsm_being_written_fsm_ptr[1]),
    .I3(dshot_trigers_0_21) 
);
defparam dshot_trigers_2_s7.INIT=16'h4000;
  LUT4 d_out_d_5_s44 (
    .F(d_out_d_5_50),
    .I0(_zz_dshot_d_out_15[0]),
    .I1(dshot_out_enables[5]),
    .I2(dshot_counter_value[15]),
    .I3(\regs_data_regs_data_RAMREG_1_G[15]_12 ) 
);
defparam d_out_d_5_s44.INIT=16'h0800;
  LUT4 n1578_s8 (
    .F(n1578_14),
    .I0(ss_buffercc_io_dataOut),
    .I1(spi_fsm_readwrite_bit),
    .I2(spi_fsm_stateReg[1]),
    .I3(spi_fsm_stateReg[0]) 
);
defparam n1578_s8.INIT=16'h4000;
  LUT3 spi_fsm_sclk_count_valueNext_0_s3 (
    .F(spi_fsm_sclk_count_valueNext_0_8),
    .I0(n1646_8),
    .I1(spi_fsm_stateReg[1]),
    .I2(spi_fsm_stateReg[0]) 
);
defparam spi_fsm_sclk_count_valueNext_0_s3.INIT=8'h80;
  LUT4 n2325_s9 (
    .F(n2325_16),
    .I0(_zz_when_utils_l25[1]),
    .I1(_zz_when_utils_l25[3]),
    .I2(spi_fsm_stateReg[1]),
    .I3(spi_fsm_stateReg[0]) 
);
defparam n2325_s9.INIT=16'h1000;
  LUT3 apb_m_PWDATA_1_s12 (
    .F(apb_m_PWDATA_1_16),
    .I0(spi_fsm_stateReg[1]),
    .I1(spi_fsm_stateReg[0]),
    .I2(n2325_14) 
);
defparam apb_m_PWDATA_1_s12.INIT=8'h07;
  LUT4 _zz_when_utils_l25_3_s2 (
    .F(_zz_when_utils_l25_3_7),
    .I0(_zz_when_utils_l25_2_7),
    .I1(n2076_6),
    .I2(spi_fsm_stateReg[1]),
    .I3(spi_fsm_stateReg[0]) 
);
defparam _zz_when_utils_l25_3_s2.INIT=16'hD000;
  LUT3 n2110_s7 (
    .F(n2110_12),
    .I0(spi_fsm_stateReg[1]),
    .I1(spi_fsm_stateReg[0]),
    .I2(n2110_10) 
);
defparam n2110_s7.INIT=8'h80;
  LUT3 n2103_s7 (
    .F(n2103_12),
    .I0(when_utils_l25_6),
    .I1(spi_fsm_stateReg[1]),
    .I2(spi_fsm_stateReg[0]) 
);
defparam n2103_s7.INIT=8'h80;
  LUT4 apb_m_PWDATA_2_s16 (
    .F(apb_m_PWDATA_2_24),
    .I0(_zz_when_utils_l25[2]),
    .I1(_zz_when_utils_l25[1]),
    .I2(_zz_when_utils_l25[3]),
    .I3(_zz_when_utils_l25[0]) 
);
defparam apb_m_PWDATA_2_s16.INIT=16'h0200;
  LUT4 apb_m_PWDATA_2_s17 (
    .F(apb_m_PWDATA_2_26),
    .I0(spi_fsm_stateReg[1]),
    .I1(logic_pushPtr_value[0]),
    .I2(logic_pushPtr_value[1]),
    .I3(logic_pushing) 
);
defparam apb_m_PWDATA_2_s17.INIT=16'h0100;
  LUT4 apb_m_PWDATA_0_s13 (
    .F(apb_m_PWDATA_0_21),
    .I0(spi_fsm_stateReg[0]),
    .I1(logic_pushPtr_value[0]),
    .I2(logic_pushPtr_value[1]),
    .I3(logic_pushing) 
);
defparam apb_m_PWDATA_0_s13.INIT=16'h0100;
  LUT4 apb_m_PWDATA_2_s18 (
    .F(apb_m_PWDATA_2_28),
    .I0(spi_fsm_stateReg[1]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushPtr_value[0]),
    .I3(logic_pushing) 
);
defparam apb_m_PWDATA_2_s18.INIT=16'h1000;
  LUT4 apb_m_PWDATA_0_s14 (
    .F(apb_m_PWDATA_0_23),
    .I0(spi_fsm_stateReg[0]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushPtr_value[0]),
    .I3(logic_pushing) 
);
defparam apb_m_PWDATA_0_s14.INIT=16'h1000;
  LUT4 apb_m_PWDATA_2_s19 (
    .F(apb_m_PWDATA_2_30),
    .I0(spi_fsm_stateReg[1]),
    .I1(logic_pushPtr_value[0]),
    .I2(logic_pushPtr_value[1]),
    .I3(logic_pushing) 
);
defparam apb_m_PWDATA_2_s19.INIT=16'h1000;
  LUT4 apb_m_PWDATA_0_s15 (
    .F(apb_m_PWDATA_0_25),
    .I0(spi_fsm_stateReg[0]),
    .I1(logic_pushPtr_value[0]),
    .I2(logic_pushPtr_value[1]),
    .I3(logic_pushing) 
);
defparam apb_m_PWDATA_0_s15.INIT=16'h1000;
  LUT4 apb_m_PWDATA_2_s20 (
    .F(apb_m_PWDATA_2_32),
    .I0(spi_fsm_stateReg[1]),
    .I1(logic_pushPtr_value[0]),
    .I2(logic_pushPtr_value[1]),
    .I3(logic_pushing) 
);
defparam apb_m_PWDATA_2_s20.INIT=16'h4000;
  LUT4 apb_m_PWDATA_0_s16 (
    .F(apb_m_PWDATA_0_27),
    .I0(spi_fsm_stateReg[0]),
    .I1(logic_pushPtr_value[0]),
    .I2(logic_pushPtr_value[1]),
    .I3(logic_pushing) 
);
defparam apb_m_PWDATA_0_s16.INIT=16'h4000;
  LUT3 n1774_s3 (
    .F(n1774_8),
    .I0(dshot_trigers_shadow[0]),
    .I1(n1148_3),
    .I2(n1221_3) 
);
defparam n1774_s3.INIT=8'hFD;
  LUT3 n1791_s3 (
    .F(n1791_8),
    .I0(dshot_trigers_shadow[1]),
    .I1(n1148_3),
    .I2(n1221_3) 
);
defparam n1791_s3.INIT=8'hFD;
  LUT3 n1808_s3 (
    .F(n1808_8),
    .I0(dshot_trigers_shadow[2]),
    .I1(n1148_3),
    .I2(n1221_3) 
);
defparam n1808_s3.INIT=8'hFD;
  LUT3 n1825_s3 (
    .F(n1825_8),
    .I0(dshot_trigers_shadow[3]),
    .I1(n1148_3),
    .I2(n1221_3) 
);
defparam n1825_s3.INIT=8'hFD;
  LUT3 n1842_s3 (
    .F(n1842_8),
    .I0(dshot_trigers_shadow[4]),
    .I1(n1148_3),
    .I2(n1221_3) 
);
defparam n1842_s3.INIT=8'hFD;
  LUT3 n1859_s3 (
    .F(n1859_8),
    .I0(dshot_trigers_shadow[5]),
    .I1(n1148_3),
    .I2(n1221_3) 
);
defparam n1859_s3.INIT=8'hFD;
  LUT3 n1876_s3 (
    .F(n1876_8),
    .I0(dshot_trigers_shadow[6]),
    .I1(n1148_3),
    .I2(n1221_3) 
);
defparam n1876_s3.INIT=8'hFD;
  LUT3 n1893_s3 (
    .F(n1893_8),
    .I0(dshot_trigers_shadow[7]),
    .I1(n1148_3),
    .I2(n1221_3) 
);
defparam n1893_s3.INIT=8'hFD;
  LUT4 dshot_counter_valueNext_12_s5 (
    .F(dshot_counter_valueNext[12]),
    .I0(n1148_3),
    .I1(n1221_3),
    .I2(dshot_counter_value[12]),
    .I3(dshot_counter_valueNext_12_13) 
);
defparam dshot_counter_valueNext_12_s5.INIT=16'h0EE0;
  LUT4 dshot_counter_valueNext_9_s3 (
    .F(dshot_counter_valueNext[9]),
    .I0(n1148_3),
    .I1(n1221_3),
    .I2(dshot_counter_value[9]),
    .I3(dshot_counter_valueNext_9_6) 
);
defparam dshot_counter_valueNext_9_s3.INIT=16'h0EE0;
  LUT4 dshot_counter_valueNext_8_s3 (
    .F(dshot_counter_valueNext[8]),
    .I0(n1148_3),
    .I1(n1221_3),
    .I2(dshot_counter_value[8]),
    .I3(dshot_counter_valueNext_8_6) 
);
defparam dshot_counter_valueNext_8_s3.INIT=16'h0EE0;
  LUT4 dshot_counter_valueNext_6_s4 (
    .F(dshot_counter_valueNext[6]),
    .I0(n1148_3),
    .I1(n1221_3),
    .I2(dshot_counter_value[6]),
    .I3(dshot_counter_valueNext_6_8) 
);
defparam dshot_counter_valueNext_6_s4.INIT=16'h0EE0;
  LUT4 dshot_counter_valueNext_3_s3 (
    .F(dshot_counter_valueNext[3]),
    .I0(n1148_3),
    .I1(n1221_3),
    .I2(dshot_counter_value[3]),
    .I3(dshot_counter_valueNext_3_6) 
);
defparam dshot_counter_valueNext_3_s3.INIT=16'h0EE0;
  LUT4 dshot_out_enables_0_s6 (
    .F(dshot_out_enables_0_13),
    .I0(n1148_3),
    .I1(n1221_3),
    .I2(dshot_out_enables_0_11),
    .I3(dshot_trigers_shadow[0]) 
);
defparam dshot_out_enables_0_s6.INIT=16'hFF10;
  LUT4 dshot_out_enables_1_s6 (
    .F(dshot_out_enables_1_13),
    .I0(n1148_3),
    .I1(n1221_3),
    .I2(dshot_out_enables_1_11),
    .I3(dshot_trigers_shadow[1]) 
);
defparam dshot_out_enables_1_s6.INIT=16'hFF10;
  LUT4 dshot_out_enables_2_s6 (
    .F(dshot_out_enables_2_13),
    .I0(n1148_3),
    .I1(n1221_3),
    .I2(dshot_out_enables_2_11),
    .I3(dshot_trigers_shadow[2]) 
);
defparam dshot_out_enables_2_s6.INIT=16'hFF10;
  LUT4 dshot_out_enables_3_s6 (
    .F(dshot_out_enables_3_13),
    .I0(n1148_3),
    .I1(n1221_3),
    .I2(dshot_out_enables_3_11),
    .I3(dshot_trigers_shadow[3]) 
);
defparam dshot_out_enables_3_s6.INIT=16'hFF10;
  LUT4 dshot_out_enables_4_s6 (
    .F(dshot_out_enables_4_13),
    .I0(n1148_3),
    .I1(n1221_3),
    .I2(dshot_out_enables_4_11),
    .I3(dshot_trigers_shadow[4]) 
);
defparam dshot_out_enables_4_s6.INIT=16'hFF10;
  LUT4 dshot_out_enables_5_s6 (
    .F(dshot_out_enables_5_13),
    .I0(n1148_3),
    .I1(n1221_3),
    .I2(dshot_out_enables_5_11),
    .I3(dshot_trigers_shadow[5]) 
);
defparam dshot_out_enables_5_s6.INIT=16'hFF10;
  LUT4 dshot_out_enables_6_s6 (
    .F(dshot_out_enables_6_13),
    .I0(n1148_3),
    .I1(n1221_3),
    .I2(dshot_out_enables_6_11),
    .I3(dshot_trigers_shadow[6]) 
);
defparam dshot_out_enables_6_s6.INIT=16'hFF10;
  LUT4 dshot_out_enables_7_s6 (
    .F(dshot_out_enables_7_13),
    .I0(n1148_3),
    .I1(n1221_3),
    .I2(dshot_out_enables_7_11),
    .I3(dshot_trigers_shadow[7]) 
);
defparam dshot_out_enables_7_s6.INIT=16'hFF10;
  LUT4 n2266_s7 (
    .F(n2266_14),
    .I0(spi_dshot_1_apb_m_PWRITE),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(apb_m_PWRITE_6),
    .I3(spi_fsm_being_written_fsm_stateReg[0]) 
);
defparam n2266_s7.INIT=16'h3FAF;
  LUT4 n1966_s7 (
    .F(n1966_13),
    .I0(spi_fsm_being_written_fsm_stateReg[1]),
    .I1(spi_fsm_being_written_fsm_stateReg[0]),
    .I2(spi_fsm_being_written_fsm_is_high_8bit_9),
    .I3(apb_operation_phase[1]) 
);
defparam n1966_s7.INIT=16'h7CF4;
  LUT4 n1578_s10 (
    .F(n1578_17),
    .I0(spi_fsm_being_written_fsm_stateReg[1]),
    .I1(n1578_10),
    .I2(n1578_11),
    .I3(n1578_9) 
);
defparam n1578_s10.INIT=16'h0323;
  LUT2 \regs_data_RAMOUT_0_G[0]_s19  (
    .F(\regs_data_RAMOUT_7_G[3]_81 ),
    .I0(\regs_data_regs_data_RAMREG_4_G[0]_12 ),
    .I1(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_0_G[0]_s19 .INIT=4'h2;
  LUT2 \regs_data_RAMOUT_0_G[0]_s21  (
    .F(\regs_data_RAMOUT_7_G[3]_83 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_6_G[0]_12 ) 
);
defparam \regs_data_RAMOUT_0_G[0]_s21 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_0_G[0]_s23  (
    .F(\regs_data_RAMOUT_7_G[3]_85 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_5_G[0]_12 ) 
);
defparam \regs_data_RAMOUT_0_G[0]_s23 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_0_G[0]_s24  (
    .F(\regs_data_RAMOUT_7_G[3]_87 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_3_G[0]_12 ) 
);
defparam \regs_data_RAMOUT_0_G[0]_s24 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_0_G[0]_s25  (
    .F(\regs_data_RAMOUT_7_G[3]_89 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[0]_12 ) 
);
defparam \regs_data_RAMOUT_0_G[0]_s25 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_15_G[0]_s19  (
    .F(\regs_data_RAMOUT_22_G[3]_81 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_4_G[1]_12 ) 
);
defparam \regs_data_RAMOUT_15_G[0]_s19 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_15_G[0]_s21  (
    .F(\regs_data_RAMOUT_22_G[3]_83 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_6_G[1]_12 ) 
);
defparam \regs_data_RAMOUT_15_G[0]_s21 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_15_G[0]_s23  (
    .F(\regs_data_RAMOUT_22_G[3]_85 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_5_G[1]_12 ) 
);
defparam \regs_data_RAMOUT_15_G[0]_s23 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_15_G[0]_s24  (
    .F(\regs_data_RAMOUT_22_G[3]_87 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_3_G[1]_12 ) 
);
defparam \regs_data_RAMOUT_15_G[0]_s24 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_15_G[0]_s25  (
    .F(\regs_data_RAMOUT_22_G[3]_89 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[1]_12 ) 
);
defparam \regs_data_RAMOUT_15_G[0]_s25 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_30_G[0]_s19  (
    .F(\regs_data_RAMOUT_37_G[3]_81 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_4_G[2]_12 ) 
);
defparam \regs_data_RAMOUT_30_G[0]_s19 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_30_G[0]_s21  (
    .F(\regs_data_RAMOUT_37_G[3]_83 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_6_G[2]_12 ) 
);
defparam \regs_data_RAMOUT_30_G[0]_s21 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_30_G[0]_s23  (
    .F(\regs_data_RAMOUT_37_G[3]_85 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_5_G[2]_12 ) 
);
defparam \regs_data_RAMOUT_30_G[0]_s23 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_30_G[0]_s24  (
    .F(\regs_data_RAMOUT_37_G[3]_87 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_3_G[2]_12 ) 
);
defparam \regs_data_RAMOUT_30_G[0]_s24 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_30_G[0]_s25  (
    .F(\regs_data_RAMOUT_37_G[3]_89 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[2]_12 ) 
);
defparam \regs_data_RAMOUT_30_G[0]_s25 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_45_G[0]_s19  (
    .F(\regs_data_RAMOUT_52_G[3]_81 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_4_G[3]_12 ) 
);
defparam \regs_data_RAMOUT_45_G[0]_s19 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_45_G[0]_s21  (
    .F(\regs_data_RAMOUT_52_G[3]_83 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_6_G[3]_12 ) 
);
defparam \regs_data_RAMOUT_45_G[0]_s21 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_45_G[0]_s23  (
    .F(\regs_data_RAMOUT_52_G[3]_85 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_5_G[3]_12 ) 
);
defparam \regs_data_RAMOUT_45_G[0]_s23 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_45_G[0]_s24  (
    .F(\regs_data_RAMOUT_52_G[3]_87 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_3_G[3]_12 ) 
);
defparam \regs_data_RAMOUT_45_G[0]_s24 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_45_G[0]_s25  (
    .F(\regs_data_RAMOUT_52_G[3]_89 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[3]_12 ) 
);
defparam \regs_data_RAMOUT_45_G[0]_s25 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_60_G[0]_s19  (
    .F(\regs_data_RAMOUT_67_G[3]_81 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_4_G[4]_12 ) 
);
defparam \regs_data_RAMOUT_60_G[0]_s19 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_60_G[0]_s21  (
    .F(\regs_data_RAMOUT_67_G[3]_83 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_6_G[4]_12 ) 
);
defparam \regs_data_RAMOUT_60_G[0]_s21 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_60_G[0]_s23  (
    .F(\regs_data_RAMOUT_67_G[3]_85 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_5_G[4]_12 ) 
);
defparam \regs_data_RAMOUT_60_G[0]_s23 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_60_G[0]_s24  (
    .F(\regs_data_RAMOUT_67_G[3]_87 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_3_G[4]_12 ) 
);
defparam \regs_data_RAMOUT_60_G[0]_s24 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_60_G[0]_s25  (
    .F(\regs_data_RAMOUT_67_G[3]_89 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[4]_12 ) 
);
defparam \regs_data_RAMOUT_60_G[0]_s25 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_75_G[0]_s19  (
    .F(\regs_data_RAMOUT_82_G[3]_65 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_4_G[5]_12 ) 
);
defparam \regs_data_RAMOUT_75_G[0]_s19 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_75_G[0]_s21  (
    .F(\regs_data_RAMOUT_82_G[3]_67 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_6_G[5]_12 ) 
);
defparam \regs_data_RAMOUT_75_G[0]_s21 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_75_G[0]_s23  (
    .F(\regs_data_RAMOUT_82_G[3]_69 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_5_G[5]_12 ) 
);
defparam \regs_data_RAMOUT_75_G[0]_s23 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_75_G[0]_s24  (
    .F(\regs_data_RAMOUT_82_G[3]_71 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_3_G[5]_12 ) 
);
defparam \regs_data_RAMOUT_75_G[0]_s24 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_75_G[0]_s25  (
    .F(\regs_data_RAMOUT_82_G[3]_73 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[5]_12 ) 
);
defparam \regs_data_RAMOUT_75_G[0]_s25 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_90_G[0]_s19  (
    .F(\regs_data_RAMOUT_97_G[3]_65 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_4_G[6]_12 ) 
);
defparam \regs_data_RAMOUT_90_G[0]_s19 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_90_G[0]_s21  (
    .F(\regs_data_RAMOUT_97_G[3]_67 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_6_G[6]_12 ) 
);
defparam \regs_data_RAMOUT_90_G[0]_s21 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_90_G[0]_s23  (
    .F(\regs_data_RAMOUT_97_G[3]_69 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_5_G[6]_12 ) 
);
defparam \regs_data_RAMOUT_90_G[0]_s23 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_90_G[0]_s24  (
    .F(\regs_data_RAMOUT_97_G[3]_71 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_3_G[6]_12 ) 
);
defparam \regs_data_RAMOUT_90_G[0]_s24 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_90_G[0]_s25  (
    .F(\regs_data_RAMOUT_97_G[3]_73 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[6]_12 ) 
);
defparam \regs_data_RAMOUT_90_G[0]_s25 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_105_G[0]_s19  (
    .F(\regs_data_RAMOUT_112_G[3]_65 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_4_G[7]_12 ) 
);
defparam \regs_data_RAMOUT_105_G[0]_s19 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_105_G[0]_s21  (
    .F(\regs_data_RAMOUT_112_G[3]_67 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_6_G[7]_12 ) 
);
defparam \regs_data_RAMOUT_105_G[0]_s21 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_105_G[0]_s23  (
    .F(\regs_data_RAMOUT_112_G[3]_69 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_5_G[7]_12 ) 
);
defparam \regs_data_RAMOUT_105_G[0]_s23 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_105_G[0]_s24  (
    .F(\regs_data_RAMOUT_112_G[3]_71 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_3_G[7]_12 ) 
);
defparam \regs_data_RAMOUT_105_G[0]_s24 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_105_G[0]_s25  (
    .F(\regs_data_RAMOUT_112_G[3]_73 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[7]_12 ) 
);
defparam \regs_data_RAMOUT_105_G[0]_s25 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_120_G[0]_s19  (
    .F(\regs_data_RAMOUT_127_G[3]_65 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_4_G[8]_12 ) 
);
defparam \regs_data_RAMOUT_120_G[0]_s19 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_120_G[0]_s21  (
    .F(\regs_data_RAMOUT_127_G[3]_67 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_6_G[8]_12 ) 
);
defparam \regs_data_RAMOUT_120_G[0]_s21 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_120_G[0]_s23  (
    .F(\regs_data_RAMOUT_127_G[3]_69 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_5_G[8]_12 ) 
);
defparam \regs_data_RAMOUT_120_G[0]_s23 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_120_G[0]_s24  (
    .F(\regs_data_RAMOUT_127_G[3]_71 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_3_G[8]_12 ) 
);
defparam \regs_data_RAMOUT_120_G[0]_s24 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_120_G[0]_s25  (
    .F(\regs_data_RAMOUT_127_G[3]_73 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[8]_12 ) 
);
defparam \regs_data_RAMOUT_120_G[0]_s25 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_135_G[0]_s19  (
    .F(\regs_data_RAMOUT_142_G[3]_65 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_4_G[9]_12 ) 
);
defparam \regs_data_RAMOUT_135_G[0]_s19 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_135_G[0]_s21  (
    .F(\regs_data_RAMOUT_142_G[3]_67 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_6_G[9]_12 ) 
);
defparam \regs_data_RAMOUT_135_G[0]_s21 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_135_G[0]_s23  (
    .F(\regs_data_RAMOUT_142_G[3]_69 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_5_G[9]_12 ) 
);
defparam \regs_data_RAMOUT_135_G[0]_s23 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_135_G[0]_s24  (
    .F(\regs_data_RAMOUT_142_G[3]_71 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_3_G[9]_12 ) 
);
defparam \regs_data_RAMOUT_135_G[0]_s24 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_135_G[0]_s25  (
    .F(\regs_data_RAMOUT_142_G[3]_73 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[9]_12 ) 
);
defparam \regs_data_RAMOUT_135_G[0]_s25 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_150_G[0]_s19  (
    .F(\regs_data_RAMOUT_157_G[3]_65 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_4_G[10]_12 ) 
);
defparam \regs_data_RAMOUT_150_G[0]_s19 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_150_G[0]_s21  (
    .F(\regs_data_RAMOUT_157_G[3]_67 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_6_G[10]_12 ) 
);
defparam \regs_data_RAMOUT_150_G[0]_s21 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_150_G[0]_s23  (
    .F(\regs_data_RAMOUT_157_G[3]_69 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_5_G[10]_12 ) 
);
defparam \regs_data_RAMOUT_150_G[0]_s23 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_150_G[0]_s24  (
    .F(\regs_data_RAMOUT_157_G[3]_71 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_3_G[10]_12 ) 
);
defparam \regs_data_RAMOUT_150_G[0]_s24 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_150_G[0]_s25  (
    .F(\regs_data_RAMOUT_157_G[3]_73 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[10]_12 ) 
);
defparam \regs_data_RAMOUT_150_G[0]_s25 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_165_G[0]_s19  (
    .F(\regs_data_RAMOUT_172_G[3]_65 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_4_G[11]_12 ) 
);
defparam \regs_data_RAMOUT_165_G[0]_s19 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_165_G[0]_s21  (
    .F(\regs_data_RAMOUT_172_G[3]_67 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_6_G[11]_12 ) 
);
defparam \regs_data_RAMOUT_165_G[0]_s21 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_165_G[0]_s23  (
    .F(\regs_data_RAMOUT_172_G[3]_69 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_5_G[11]_12 ) 
);
defparam \regs_data_RAMOUT_165_G[0]_s23 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_165_G[0]_s24  (
    .F(\regs_data_RAMOUT_172_G[3]_71 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_3_G[11]_12 ) 
);
defparam \regs_data_RAMOUT_165_G[0]_s24 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_165_G[0]_s25  (
    .F(\regs_data_RAMOUT_172_G[3]_73 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[11]_12 ) 
);
defparam \regs_data_RAMOUT_165_G[0]_s25 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_180_G[0]_s19  (
    .F(\regs_data_RAMOUT_187_G[3]_65 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_4_G[12]_12 ) 
);
defparam \regs_data_RAMOUT_180_G[0]_s19 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_180_G[0]_s21  (
    .F(\regs_data_RAMOUT_187_G[3]_67 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_6_G[12]_12 ) 
);
defparam \regs_data_RAMOUT_180_G[0]_s21 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_180_G[0]_s23  (
    .F(\regs_data_RAMOUT_187_G[3]_69 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_5_G[12]_12 ) 
);
defparam \regs_data_RAMOUT_180_G[0]_s23 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_180_G[0]_s24  (
    .F(\regs_data_RAMOUT_187_G[3]_71 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_3_G[12]_12 ) 
);
defparam \regs_data_RAMOUT_180_G[0]_s24 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_180_G[0]_s25  (
    .F(\regs_data_RAMOUT_187_G[3]_73 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[12]_12 ) 
);
defparam \regs_data_RAMOUT_180_G[0]_s25 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_195_G[0]_s19  (
    .F(\regs_data_RAMOUT_202_G[3]_65 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_4_G[13]_12 ) 
);
defparam \regs_data_RAMOUT_195_G[0]_s19 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_195_G[0]_s21  (
    .F(\regs_data_RAMOUT_202_G[3]_67 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_6_G[13]_12 ) 
);
defparam \regs_data_RAMOUT_195_G[0]_s21 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_195_G[0]_s23  (
    .F(\regs_data_RAMOUT_202_G[3]_69 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_5_G[13]_12 ) 
);
defparam \regs_data_RAMOUT_195_G[0]_s23 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_195_G[0]_s24  (
    .F(\regs_data_RAMOUT_202_G[3]_71 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_3_G[13]_12 ) 
);
defparam \regs_data_RAMOUT_195_G[0]_s24 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_195_G[0]_s25  (
    .F(\regs_data_RAMOUT_202_G[3]_73 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[13]_12 ) 
);
defparam \regs_data_RAMOUT_195_G[0]_s25 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_210_G[0]_s19  (
    .F(\regs_data_RAMOUT_217_G[3]_65 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_4_G[14]_12 ) 
);
defparam \regs_data_RAMOUT_210_G[0]_s19 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_210_G[0]_s21  (
    .F(\regs_data_RAMOUT_217_G[3]_67 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_6_G[14]_12 ) 
);
defparam \regs_data_RAMOUT_210_G[0]_s21 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_210_G[0]_s23  (
    .F(\regs_data_RAMOUT_217_G[3]_69 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_5_G[14]_12 ) 
);
defparam \regs_data_RAMOUT_210_G[0]_s23 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_210_G[0]_s24  (
    .F(\regs_data_RAMOUT_217_G[3]_71 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_3_G[14]_12 ) 
);
defparam \regs_data_RAMOUT_210_G[0]_s24 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_210_G[0]_s25  (
    .F(\regs_data_RAMOUT_217_G[3]_73 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[14]_12 ) 
);
defparam \regs_data_RAMOUT_210_G[0]_s25 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_225_G[0]_s19  (
    .F(\regs_data_RAMOUT_232_G[3]_65 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_4_G[15]_12 ) 
);
defparam \regs_data_RAMOUT_225_G[0]_s19 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_225_G[0]_s21  (
    .F(\regs_data_RAMOUT_232_G[3]_67 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_6_G[15]_12 ) 
);
defparam \regs_data_RAMOUT_225_G[0]_s21 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_225_G[0]_s23  (
    .F(\regs_data_RAMOUT_232_G[3]_69 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_5_G[15]_12 ) 
);
defparam \regs_data_RAMOUT_225_G[0]_s23 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_225_G[0]_s24  (
    .F(\regs_data_RAMOUT_232_G[3]_71 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_3_G[15]_12 ) 
);
defparam \regs_data_RAMOUT_225_G[0]_s24 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_225_G[0]_s25  (
    .F(\regs_data_RAMOUT_232_G[3]_73 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[15]_12 ) 
);
defparam \regs_data_RAMOUT_225_G[0]_s25 .INIT=4'h4;
  LUT2 regs_data_s4379 (
    .F(regs_data_4399),
    .I0(regs_data_4381),
    .I1(spi_fsm_being_written_fsm_ptr_6_12) 
);
defparam regs_data_s4379.INIT=4'h8;
  LUT4 dshot_counter_valueNext_12_s6 (
    .F(dshot_counter_valueNext_12_13),
    .I0(dshot_counter_valueNext_9_6),
    .I1(dshot_counter_value[11]),
    .I2(dshot_counter_value[9]),
    .I3(dshot_counter_value[10]) 
);
defparam dshot_counter_valueNext_12_s6.INIT=16'h8000;
  LUT4 n1991_s7 (
    .F(n1991_12),
    .I0(spi_fsm_being_written_fsm_ptr[5]),
    .I1(spi_fsm_being_written_fsm_ptr[4]),
    .I2(n1993_12),
    .I3(spi_fsm_being_written_fsm_ptr[6]) 
);
defparam n1991_s7.INIT=16'h7F80;
  LUT4 regs_data_s4380 (
    .F(regs_data_4401),
    .I0(regs_data_4368),
    .I1(regs_data_4377),
    .I2(regs_data_4385),
    .I3(regs_data_4380) 
);
defparam regs_data_s4380.INIT=16'h1000;
  LUT4 regs_data_s4381 (
    .F(regs_data_4403),
    .I0(regs_data_4368),
    .I1(regs_data_4369),
    .I2(regs_data_4377),
    .I3(regs_data_4385) 
);
defparam regs_data_s4381.INIT=16'h0400;
  LUT3 apb_m_PWRITE_s7 (
    .F(apb_m_PWRITE_11),
    .I0(n2325_14),
    .I1(n2325_16),
    .I2(spi_fsm_being_written_fsm_stateReg[0]) 
);
defparam apb_m_PWRITE_s7.INIT=8'hFE;
  LUT4 apb_m_PWDATA_15_s8 (
    .F(apb_m_PWDATA_15_13),
    .I0(spi_fsm_being_written_fsm_stateReg[1]),
    .I1(spi_fsm_being_written_fsm_stateReg[0]),
    .I2(n2325_14),
    .I3(n2325_16) 
);
defparam apb_m_PWDATA_15_s8.INIT=16'h0004;
  LUT4 spi_dshot_1_apb_m_PWDATA_2_s0 (
    .F(spi_dshot_1_apb_m_PWDATA_2),
    .I0(spi_fsm_stateReg[1]),
    .I1(apb_m_PWDATA_2_24),
    .I2(_zz_apb_m_PWDATA[2]),
    .I3(apb_m_PWDATA_2_22) 
);
defparam spi_dshot_1_apb_m_PWDATA_2_s0.INIT=16'hA200;
  LUT4 spi_dshot_1_apb_m_PWDATA_3_s0 (
    .F(spi_dshot_1_apb_m_PWDATA_3),
    .I0(spi_fsm_stateReg[1]),
    .I1(apb_m_PWDATA_2_24),
    .I2(_zz_apb_m_PWDATA[3]),
    .I3(apb_m_PWDATA_3_13) 
);
defparam spi_dshot_1_apb_m_PWDATA_3_s0.INIT=16'hA200;
  LUT4 spi_fsm_being_written_fsm_stateReg_0_s5 (
    .F(spi_fsm_being_written_fsm_stateReg_0_12),
    .I0(n2091_8),
    .I1(n1578_14),
    .I2(n1578_11),
    .I3(n1578_9) 
);
defparam spi_fsm_being_written_fsm_stateReg_0_s5.INIT=16'hFF8F;
  LUT4 spi_fsm_sclk_count_valueNext_2_s3 (
    .F(spi_fsm_sclk_count_valueNext[2]),
    .I0(n2091_8),
    .I1(n1578_14),
    .I2(spi_fsm_sclk_count_valueNext_0_8),
    .I3(spi_fsm_sclk_count_valueNext_2_6) 
);
defparam spi_fsm_sclk_count_valueNext_2_s3.INIT=16'h0700;
  LUT4 spi_fsm_sclk_count_valueNext_1_s3 (
    .F(spi_fsm_sclk_count_valueNext[1]),
    .I0(n2091_8),
    .I1(n1578_14),
    .I2(spi_fsm_sclk_count_valueNext_0_8),
    .I3(spi_fsm_sclk_count_valueNext_1_6) 
);
defparam spi_fsm_sclk_count_valueNext_1_s3.INIT=16'h0700;
  DFFCE _zz_when_utils_l25_2_s0 (
    .Q(_zz_when_utils_l25[2]),
    .D(n2076_6),
    .CLK(pll_clkout),
    .CE(_zz_when_utils_l25_3_7),
    .CLEAR(reset_d) 
);
  DFFCE _zz_when_utils_l25_1_s0 (
    .Q(_zz_when_utils_l25[1]),
    .D(n2077_6),
    .CLK(pll_clkout),
    .CE(_zz_when_utils_l25_3_7),
    .CLEAR(reset_d) 
);
  DFFCE _zz_when_utils_l25_0_s0 (
    .Q(_zz_when_utils_l25[0]),
    .D(n2094_10),
    .CLK(pll_clkout),
    .CE(_zz_when_utils_l25_3_7),
    .CLEAR(reset_d) 
);
  DFFCE _zz_when_utils_l25_1_1_s0 (
    .Q(_zz_when_utils_l25_1[1]),
    .D(n2011_6),
    .CLK(pll_clkout),
    .CE(_zz_when_utils_l25_1_0_8),
    .CLEAR(reset_d) 
);
  DFFCE _zz_when_utils_l25_1_0_s0 (
    .Q(_zz_when_utils_l25_1[0]),
    .D(n2012_6),
    .CLK(pll_clkout),
    .CE(_zz_when_utils_l25_1_0_8),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_0_3_s0 (
    .Q(dshot_dshot_ptrs_0[3]),
    .D(n1781_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_0_2_s0 (
    .Q(dshot_dshot_ptrs_0[2]),
    .D(n1782_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_0_1_s0 (
    .Q(dshot_dshot_ptrs_0[1]),
    .D(n1783_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_0_0_s0 (
    .Q(dshot_dshot_ptrs_0[0]),
    .D(n1784_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_1_3_s0 (
    .Q(dshot_dshot_ptrs_1[3]),
    .D(n1798_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_1_2_s0 (
    .Q(dshot_dshot_ptrs_1[2]),
    .D(n1799_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_1_1_s0 (
    .Q(dshot_dshot_ptrs_1[1]),
    .D(n1800_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_1_0_s0 (
    .Q(dshot_dshot_ptrs_1[0]),
    .D(n1801_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_2_3_s0 (
    .Q(dshot_dshot_ptrs_2[3]),
    .D(n1815_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_2_2_s0 (
    .Q(dshot_dshot_ptrs_2[2]),
    .D(n1816_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_2_1_s0 (
    .Q(dshot_dshot_ptrs_2[1]),
    .D(n1817_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_2_0_s0 (
    .Q(dshot_dshot_ptrs_2[0]),
    .D(n1818_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_3_3_s0 (
    .Q(dshot_dshot_ptrs_3[3]),
    .D(n1832_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_3_2_s0 (
    .Q(dshot_dshot_ptrs_3[2]),
    .D(n1833_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_3_1_s0 (
    .Q(dshot_dshot_ptrs_3[1]),
    .D(n1834_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_3_0_s0 (
    .Q(dshot_dshot_ptrs_3[0]),
    .D(n1835_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_4_3_s0 (
    .Q(dshot_dshot_ptrs_4[3]),
    .D(n1849_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_4_2_s0 (
    .Q(dshot_dshot_ptrs_4[2]),
    .D(n1850_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_4_1_s0 (
    .Q(dshot_dshot_ptrs_4[1]),
    .D(n1851_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_4_0_s0 (
    .Q(dshot_dshot_ptrs_4[0]),
    .D(n1852_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_5_3_s0 (
    .Q(dshot_dshot_ptrs_5[3]),
    .D(n1866_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_5_2_s0 (
    .Q(dshot_dshot_ptrs_5[2]),
    .D(n1867_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_5_1_s0 (
    .Q(dshot_dshot_ptrs_5[1]),
    .D(n1868_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_5_0_s0 (
    .Q(dshot_dshot_ptrs_5[0]),
    .D(n1869_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_6_3_s0 (
    .Q(dshot_dshot_ptrs_6[3]),
    .D(n1883_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_6_2_s0 (
    .Q(dshot_dshot_ptrs_6[2]),
    .D(n1884_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_6_1_s0 (
    .Q(dshot_dshot_ptrs_6[1]),
    .D(n1885_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_6_0_s0 (
    .Q(dshot_dshot_ptrs_6[0]),
    .D(n1886_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_7_3_s0 (
    .Q(dshot_dshot_ptrs_7[3]),
    .D(n1900_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_7_2_s0 (
    .Q(dshot_dshot_ptrs_7[2]),
    .D(n1901_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_7_1_s0 (
    .Q(dshot_dshot_ptrs_7[1]),
    .D(n1902_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFCE dshot_dshot_ptrs_7_0_s0 (
    .Q(dshot_dshot_ptrs_7[0]),
    .D(n1903_5),
    .CLK(pll_clkout),
    .CE(dshot_counter_willClear),
    .CLEAR(reset_d) 
);
  DFFC dshot_pre_divider_counter_4_s0 (
    .Q(dshot_pre_divider_counter[4]),
    .D(n1767_5),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_pre_divider_counter_3_s0 (
    .Q(dshot_pre_divider_counter[3]),
    .D(n1768_5),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_pre_divider_counter_2_s0 (
    .Q(dshot_pre_divider_counter[2]),
    .D(n1769_8),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_pre_divider_counter_1_s0 (
    .Q(dshot_pre_divider_counter[1]),
    .D(n1770_5),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_pre_divider_counter_0_s0 (
    .Q(dshot_pre_divider_counter[0]),
    .D(n1771_5),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_counter_value_15_s0 (
    .Q(dshot_counter_value[15]),
    .D(dshot_counter_valueNext[15]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_counter_value_14_s0 (
    .Q(dshot_counter_value[14]),
    .D(dshot_counter_valueNext[14]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_counter_value_13_s0 (
    .Q(dshot_counter_value[13]),
    .D(dshot_counter_valueNext[13]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_counter_value_12_s0 (
    .Q(dshot_counter_value[12]),
    .D(dshot_counter_valueNext[12]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_counter_value_11_s0 (
    .Q(dshot_counter_value[11]),
    .D(dshot_counter_valueNext[11]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_counter_value_10_s0 (
    .Q(dshot_counter_value[10]),
    .D(dshot_counter_valueNext[10]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_counter_value_9_s0 (
    .Q(dshot_counter_value[9]),
    .D(dshot_counter_valueNext[9]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_counter_value_8_s0 (
    .Q(dshot_counter_value[8]),
    .D(dshot_counter_valueNext[8]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_counter_value_7_s0 (
    .Q(dshot_counter_value[7]),
    .D(dshot_counter_valueNext[7]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_counter_value_6_s0 (
    .Q(dshot_counter_value[6]),
    .D(dshot_counter_valueNext[6]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_counter_value_5_s0 (
    .Q(dshot_counter_value[5]),
    .D(dshot_counter_valueNext[5]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_counter_value_4_s0 (
    .Q(dshot_counter_value[4]),
    .D(dshot_counter_valueNext[4]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_counter_value_3_s0 (
    .Q(dshot_counter_value[3]),
    .D(dshot_counter_valueNext[3]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_counter_value_2_s0 (
    .Q(dshot_counter_value[2]),
    .D(dshot_counter_valueNext[2]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_counter_value_1_s0 (
    .Q(dshot_counter_value[1]),
    .D(dshot_counter_valueNext[1]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC dshot_counter_value_0_s0 (
    .Q(dshot_counter_value[0]),
    .D(dshot_counter_valueNext[0]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC apb_operation_phase_1_s0 (
    .Q(apb_operation_phase[1]),
    .D(n1916_12),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_reg_addr_6_s0 (
    .Q(spi_fsm_reg_addr[6]),
    .D(spi_fsm_temp_rx[6]),
    .CLK(pll_clkout),
    .CE(n2103_12),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_reg_addr_5_s0 (
    .Q(spi_fsm_reg_addr[5]),
    .D(spi_fsm_temp_rx[5]),
    .CLK(pll_clkout),
    .CE(n2103_12),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_reg_addr_4_s0 (
    .Q(spi_fsm_reg_addr[4]),
    .D(spi_fsm_temp_rx[4]),
    .CLK(pll_clkout),
    .CE(n2103_12),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_reg_addr_3_s0 (
    .Q(spi_fsm_reg_addr[3]),
    .D(spi_fsm_temp_rx[3]),
    .CLK(pll_clkout),
    .CE(n2103_12),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_reg_addr_2_s0 (
    .Q(spi_fsm_reg_addr[2]),
    .D(spi_fsm_temp_rx[2]),
    .CLK(pll_clkout),
    .CE(n2103_12),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_reg_addr_1_s0 (
    .Q(spi_fsm_reg_addr[1]),
    .D(spi_fsm_temp_rx[1]),
    .CLK(pll_clkout),
    .CE(n2103_12),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_reg_addr_0_s0 (
    .Q(spi_fsm_reg_addr[0]),
    .D(spi_fsm_temp_rx[0]),
    .CLK(pll_clkout),
    .CE(n2103_12),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_data_7_s0 (
    .Q(spi_fsm_being_written_fsm_data[7]),
    .D(spi_slave_ctrl_io_apb_PRDATA[7]),
    .CLK(pll_clkout),
    .CE(n1967_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_data_6_s0 (
    .Q(spi_fsm_being_written_fsm_data[6]),
    .D(spi_slave_ctrl_io_apb_PRDATA[6]),
    .CLK(pll_clkout),
    .CE(n1967_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_data_5_s0 (
    .Q(spi_fsm_being_written_fsm_data[5]),
    .D(spi_slave_ctrl_io_apb_PRDATA[5]),
    .CLK(pll_clkout),
    .CE(n1967_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_data_4_s0 (
    .Q(spi_fsm_being_written_fsm_data[4]),
    .D(spi_slave_ctrl_io_apb_PRDATA[4]),
    .CLK(pll_clkout),
    .CE(n1967_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_data_3_s0 (
    .Q(spi_fsm_being_written_fsm_data[3]),
    .D(spi_slave_ctrl_io_apb_PRDATA[3]),
    .CLK(pll_clkout),
    .CE(n1967_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_data_2_s0 (
    .Q(spi_fsm_being_written_fsm_data[2]),
    .D(spi_slave_ctrl_io_apb_PRDATA[2]),
    .CLK(pll_clkout),
    .CE(n1967_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_data_1_s0 (
    .Q(spi_fsm_being_written_fsm_data[1]),
    .D(spi_slave_ctrl_io_apb_PRDATA[1]),
    .CLK(pll_clkout),
    .CE(n1967_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_data_0_s0 (
    .Q(spi_fsm_being_written_fsm_data[0]),
    .D(spi_slave_ctrl_io_apb_PRDATA[0]),
    .CLK(pll_clkout),
    .CE(n1967_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_temp_data_15_s0 (
    .Q(spi_fsm_being_written_fsm_temp_data[15]),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(pll_clkout),
    .CE(n1967_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_temp_data_14_s0 (
    .Q(spi_fsm_being_written_fsm_temp_data[14]),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(pll_clkout),
    .CE(n1967_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_temp_data_13_s0 (
    .Q(spi_fsm_being_written_fsm_temp_data[13]),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(pll_clkout),
    .CE(n1967_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_temp_data_12_s0 (
    .Q(spi_fsm_being_written_fsm_temp_data[12]),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(pll_clkout),
    .CE(n1967_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_temp_data_11_s0 (
    .Q(spi_fsm_being_written_fsm_temp_data[11]),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(pll_clkout),
    .CE(n1967_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_temp_data_10_s0 (
    .Q(spi_fsm_being_written_fsm_temp_data[10]),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(pll_clkout),
    .CE(n1967_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_temp_data_9_s0 (
    .Q(spi_fsm_being_written_fsm_temp_data[9]),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(pll_clkout),
    .CE(n1967_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_temp_data_8_s0 (
    .Q(spi_fsm_being_written_fsm_temp_data[8]),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(pll_clkout),
    .CE(n1967_9),
    .CLEAR(reset_d) 
);
  DFFC spi_fsm_sclk_count_value_2_s0 (
    .Q(spi_fsm_sclk_count_value[2]),
    .D(spi_fsm_sclk_count_valueNext[2]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC spi_fsm_sclk_count_value_1_s0 (
    .Q(spi_fsm_sclk_count_value[1]),
    .D(spi_fsm_sclk_count_valueNext[1]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC spi_fsm_sclk_count_value_0_s0 (
    .Q(spi_fsm_sclk_count_value[0]),
    .D(spi_fsm_sclk_count_valueNext[0]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_readwrite_bit_s0 (
    .Q(spi_fsm_readwrite_bit),
    .D(spi_fsm_temp_rx[0]),
    .CLK(pll_clkout),
    .CE(n2110_12),
    .CLEAR(reset_d) 
);
  DFFC spi_fsm_stateReg_1_s0 (
    .Q(spi_fsm_stateReg[1]),
    .D(n1646_5),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC spi_fsm_stateReg_0_s0 (
    .Q(spi_fsm_stateReg[0]),
    .D(n1647_5),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFR _zz_when_DShot_l71_regNext_s0 (
    .Q(_zz_when_DShot_l71_regNext),
    .D(dshot_trigers_0_19),
    .CLK(pll_clkout),
    .RESET(dshot_trigers_0_22) 
);
  DFFR _zz_when_DShot_l71_1_regNext_s0 (
    .Q(_zz_when_DShot_l71_1_regNext),
    .D(dshot_trigers_1_14),
    .CLK(pll_clkout),
    .RESET(dshot_trigers_0_22) 
);
  DFFR _zz_when_DShot_l71_2_regNext_s0 (
    .Q(_zz_when_DShot_l71_2_regNext),
    .D(dshot_trigers_2_14),
    .CLK(pll_clkout),
    .RESET(dshot_trigers_0_22) 
);
  DFFR _zz_when_DShot_l71_3_regNext_s0 (
    .Q(_zz_when_DShot_l71_3_regNext),
    .D(dshot_trigers_3_17),
    .CLK(pll_clkout),
    .RESET(dshot_trigers_0_22) 
);
  DFFR _zz_when_DShot_l71_4_regNext_s0 (
    .Q(_zz_when_DShot_l71_4_regNext),
    .D(dshot_trigers_4_14),
    .CLK(pll_clkout),
    .RESET(dshot_trigers_0_22) 
);
  DFFR _zz_when_DShot_l71_5_regNext_s0 (
    .Q(_zz_when_DShot_l71_5_regNext),
    .D(dshot_trigers_5_14),
    .CLK(pll_clkout),
    .RESET(dshot_trigers_0_22) 
);
  DFFR _zz_when_DShot_l71_6_regNext_s0 (
    .Q(_zz_when_DShot_l71_6_regNext),
    .D(dshot_trigers_6_14),
    .CLK(pll_clkout),
    .RESET(dshot_trigers_0_22) 
);
  DFFR _zz_when_DShot_l71_7_regNext_s0 (
    .Q(_zz_when_DShot_l71_7_regNext),
    .D(dshot_trigers_7_14),
    .CLK(pll_clkout),
    .RESET(dshot_trigers_0_22) 
);
  DFF sclk_sync_regNext_s0 (
    .Q(sclk_sync_regNext),
    .D(io_spi_sclk_buffercc_io_dataOut),
    .CLK(pll_clkout) 
);
  DFF apb_m_PADDR_3_s0 (
    .Q(spi_dshot_1_apb_m_PADDR[3]),
    .D(n2325_10),
    .CLK(pll_clkout) 
);
  DFF apb_m_PADDR_2_s0 (
    .Q(spi_dshot_1_apb_m_PADDR[2]),
    .D(n2326_10),
    .CLK(pll_clkout) 
);
  DFF ss_sync_regNext_s0 (
    .Q(ss_sync_regNext),
    .D(ss_buffercc_io_dataOut),
    .CLK(pll_clkout) 
);
  DFF spi_fsm_being_written_fsm_is_high_8bit_regNext_s0 (
    .Q(spi_fsm_being_written_fsm_is_high_8bit_regNext),
    .D(spi_fsm_being_written_fsm_is_high_8bit_9),
    .CLK(pll_clkout) 
);
  DFFCE _zz_apb_m_PWDATA_15_s0 (
    .Q(_zz_apb_m_PWDATA[15]),
    .D(\regs_data_RAMOUT_225_G[0]_17 ),
    .CLK(pll_clkout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_14_s0 (
    .Q(_zz_apb_m_PWDATA[14]),
    .D(\regs_data_RAMOUT_210_G[0]_17 ),
    .CLK(pll_clkout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_13_s0 (
    .Q(_zz_apb_m_PWDATA[13]),
    .D(\regs_data_RAMOUT_195_G[0]_17 ),
    .CLK(pll_clkout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_12_s0 (
    .Q(_zz_apb_m_PWDATA[12]),
    .D(\regs_data_RAMOUT_180_G[0]_17 ),
    .CLK(pll_clkout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_11_s0 (
    .Q(_zz_apb_m_PWDATA[11]),
    .D(\regs_data_RAMOUT_165_G[0]_17 ),
    .CLK(pll_clkout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_10_s0 (
    .Q(_zz_apb_m_PWDATA[10]),
    .D(\regs_data_RAMOUT_150_G[0]_17 ),
    .CLK(pll_clkout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_9_s0 (
    .Q(_zz_apb_m_PWDATA[9]),
    .D(\regs_data_RAMOUT_135_G[0]_17 ),
    .CLK(pll_clkout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_8_s0 (
    .Q(_zz_apb_m_PWDATA[8]),
    .D(\regs_data_RAMOUT_120_G[0]_17 ),
    .CLK(pll_clkout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_7_s0 (
    .Q(_zz_apb_m_PWDATA[7]),
    .D(\regs_data_RAMOUT_105_G[0]_17 ),
    .CLK(pll_clkout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_6_s0 (
    .Q(_zz_apb_m_PWDATA[6]),
    .D(\regs_data_RAMOUT_90_G[0]_17 ),
    .CLK(pll_clkout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_5_s0 (
    .Q(_zz_apb_m_PWDATA[5]),
    .D(\regs_data_RAMOUT_75_G[0]_17 ),
    .CLK(pll_clkout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_4_s0 (
    .Q(_zz_apb_m_PWDATA[4]),
    .D(\regs_data_RAMOUT_60_G[0]_19 ),
    .CLK(pll_clkout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_3_s0 (
    .Q(_zz_apb_m_PWDATA[3]),
    .D(\regs_data_RAMOUT_45_G[0]_19 ),
    .CLK(pll_clkout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_2_s0 (
    .Q(_zz_apb_m_PWDATA[2]),
    .D(\regs_data_RAMOUT_30_G[0]_19 ),
    .CLK(pll_clkout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_1_s0 (
    .Q(_zz_apb_m_PWDATA[1]),
    .D(\regs_data_RAMOUT_15_G[0]_19 ),
    .CLK(pll_clkout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_0_s0 (
    .Q(_zz_apb_m_PWDATA[0]),
    .D(\regs_data_RAMOUT_0_G[0]_19 ),
    .CLK(pll_clkout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_when_utils_l25_3_s0 (
    .Q(_zz_when_utils_l25[3]),
    .D(n2091_11),
    .CLK(pll_clkout),
    .CE(_zz_when_utils_l25_3_7),
    .CLEAR(reset_d) 
);
  DFFP apb_operation_phase_0_s0 (
    .Q(apb_operation_phase_0[0]),
    .D(n1917_10),
    .CLK(pll_clkout),
    .PRESET(reset_d) 
);
  DFFCE dshot_trigers_shadow_7_s1 (
    .Q(dshot_trigers_shadow[7]),
    .D(n1893_8),
    .CLK(pll_clkout),
    .CE(dshot_trigers_shadow_7_8),
    .CLEAR(reset_d) 
);
defparam dshot_trigers_shadow_7_s1.INIT=1'b0;
  DFFCE dshot_trigers_shadow_6_s1 (
    .Q(dshot_trigers_shadow[6]),
    .D(n1876_8),
    .CLK(pll_clkout),
    .CE(dshot_trigers_shadow_6_8),
    .CLEAR(reset_d) 
);
defparam dshot_trigers_shadow_6_s1.INIT=1'b0;
  DFFCE dshot_trigers_shadow_5_s1 (
    .Q(dshot_trigers_shadow[5]),
    .D(n1859_8),
    .CLK(pll_clkout),
    .CE(dshot_trigers_shadow_5_8),
    .CLEAR(reset_d) 
);
defparam dshot_trigers_shadow_5_s1.INIT=1'b0;
  DFFCE dshot_trigers_shadow_4_s1 (
    .Q(dshot_trigers_shadow[4]),
    .D(n1842_8),
    .CLK(pll_clkout),
    .CE(dshot_trigers_shadow_4_8),
    .CLEAR(reset_d) 
);
defparam dshot_trigers_shadow_4_s1.INIT=1'b0;
  DFFCE dshot_trigers_shadow_3_s1 (
    .Q(dshot_trigers_shadow[3]),
    .D(n1825_8),
    .CLK(pll_clkout),
    .CE(dshot_trigers_shadow_3_8),
    .CLEAR(reset_d) 
);
defparam dshot_trigers_shadow_3_s1.INIT=1'b0;
  DFFCE dshot_trigers_shadow_2_s1 (
    .Q(dshot_trigers_shadow[2]),
    .D(n1808_8),
    .CLK(pll_clkout),
    .CE(dshot_trigers_shadow_2_8),
    .CLEAR(reset_d) 
);
defparam dshot_trigers_shadow_2_s1.INIT=1'b0;
  DFFCE dshot_trigers_shadow_1_s1 (
    .Q(dshot_trigers_shadow[1]),
    .D(n1791_8),
    .CLK(pll_clkout),
    .CE(dshot_trigers_shadow_1_8),
    .CLEAR(reset_d) 
);
defparam dshot_trigers_shadow_1_s1.INIT=1'b0;
  DFFCE dshot_trigers_shadow_0_s1 (
    .Q(dshot_trigers_shadow[0]),
    .D(n1774_8),
    .CLK(pll_clkout),
    .CE(dshot_trigers_shadow_0_8),
    .CLEAR(reset_d) 
);
defparam dshot_trigers_shadow_0_s1.INIT=1'b0;
  DFFCE dshot_out_enables_7_s1 (
    .Q(dshot_out_enables[7]),
    .D(dshot_trigers_shadow[7]),
    .CLK(pll_clkout),
    .CE(dshot_out_enables_7_13),
    .CLEAR(reset_d) 
);
defparam dshot_out_enables_7_s1.INIT=1'b0;
  DFFCE dshot_out_enables_6_s1 (
    .Q(dshot_out_enables[6]),
    .D(dshot_trigers_shadow[6]),
    .CLK(pll_clkout),
    .CE(dshot_out_enables_6_13),
    .CLEAR(reset_d) 
);
defparam dshot_out_enables_6_s1.INIT=1'b0;
  DFFCE dshot_out_enables_5_s1 (
    .Q(dshot_out_enables[5]),
    .D(dshot_trigers_shadow[5]),
    .CLK(pll_clkout),
    .CE(dshot_out_enables_5_13),
    .CLEAR(reset_d) 
);
defparam dshot_out_enables_5_s1.INIT=1'b0;
  DFFCE dshot_out_enables_4_s1 (
    .Q(dshot_out_enables[4]),
    .D(dshot_trigers_shadow[4]),
    .CLK(pll_clkout),
    .CE(dshot_out_enables_4_13),
    .CLEAR(reset_d) 
);
defparam dshot_out_enables_4_s1.INIT=1'b0;
  DFFCE dshot_out_enables_3_s1 (
    .Q(dshot_out_enables[3]),
    .D(dshot_trigers_shadow[3]),
    .CLK(pll_clkout),
    .CE(dshot_out_enables_3_13),
    .CLEAR(reset_d) 
);
defparam dshot_out_enables_3_s1.INIT=1'b0;
  DFFCE dshot_out_enables_2_s1 (
    .Q(dshot_out_enables[2]),
    .D(dshot_trigers_shadow[2]),
    .CLK(pll_clkout),
    .CE(dshot_out_enables_2_13),
    .CLEAR(reset_d) 
);
defparam dshot_out_enables_2_s1.INIT=1'b0;
  DFFCE dshot_out_enables_1_s1 (
    .Q(dshot_out_enables[1]),
    .D(dshot_trigers_shadow[1]),
    .CLK(pll_clkout),
    .CE(dshot_out_enables_1_13),
    .CLEAR(reset_d) 
);
defparam dshot_out_enables_1_s1.INIT=1'b0;
  DFFCE dshot_out_enables_0_s1 (
    .Q(dshot_out_enables[0]),
    .D(dshot_trigers_shadow[0]),
    .CLK(pll_clkout),
    .CE(dshot_out_enables_0_13),
    .CLEAR(reset_d) 
);
defparam dshot_out_enables_0_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_ptr_6_s1 (
    .Q(spi_fsm_being_written_fsm_ptr[6]),
    .D(n1991_9),
    .CLK(pll_clkout),
    .CE(spi_fsm_being_written_fsm_ptr_6_14),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_ptr_6_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_ptr_5_s1 (
    .Q(spi_fsm_being_written_fsm_ptr[5]),
    .D(n1992_9),
    .CLK(pll_clkout),
    .CE(spi_fsm_being_written_fsm_ptr_6_14),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_ptr_5_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_ptr_4_s1 (
    .Q(spi_fsm_being_written_fsm_ptr[4]),
    .D(n1993_9),
    .CLK(pll_clkout),
    .CE(spi_fsm_being_written_fsm_ptr_6_14),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_ptr_4_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_ptr_3_s1 (
    .Q(spi_fsm_being_written_fsm_ptr[3]),
    .D(n1994_9),
    .CLK(pll_clkout),
    .CE(spi_fsm_being_written_fsm_ptr_6_14),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_ptr_3_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_ptr_2_s1 (
    .Q(spi_fsm_being_written_fsm_ptr[2]),
    .D(n1995_9),
    .CLK(pll_clkout),
    .CE(spi_fsm_being_written_fsm_ptr_6_14),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_ptr_2_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_ptr_1_s1 (
    .Q(spi_fsm_being_written_fsm_ptr[1]),
    .D(n1996_9),
    .CLK(pll_clkout),
    .CE(spi_fsm_being_written_fsm_ptr_6_14),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_ptr_1_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_ptr_0_s1 (
    .Q(spi_fsm_being_written_fsm_ptr[0]),
    .D(n1997_9),
    .CLK(pll_clkout),
    .CE(spi_fsm_being_written_fsm_ptr_6_14),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_ptr_0_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_ss_has_rised_s1 (
    .Q(spi_fsm_being_written_fsm_ss_has_rised),
    .D(when_SPI_DShot_l166),
    .CLK(pll_clkout),
    .CE(spi_fsm_being_written_fsm_ss_has_rised_12),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_ss_has_rised_s1.INIT=1'b0;
  DFFCE spi_fsm_temp_rx_6_s1 (
    .Q(spi_fsm_temp_rx[6]),
    .D(n2116_5),
    .CLK(pll_clkout),
    .CE(spi_fsm_temp_rx_6_11),
    .CLEAR(reset_d) 
);
defparam spi_fsm_temp_rx_6_s1.INIT=1'b0;
  DFFCE spi_fsm_temp_rx_5_s1 (
    .Q(spi_fsm_temp_rx[5]),
    .D(n2117_5),
    .CLK(pll_clkout),
    .CE(spi_fsm_temp_rx_6_11),
    .CLEAR(reset_d) 
);
defparam spi_fsm_temp_rx_5_s1.INIT=1'b0;
  DFFCE spi_fsm_temp_rx_4_s1 (
    .Q(spi_fsm_temp_rx[4]),
    .D(n2118_5),
    .CLK(pll_clkout),
    .CE(spi_fsm_temp_rx_6_11),
    .CLEAR(reset_d) 
);
defparam spi_fsm_temp_rx_4_s1.INIT=1'b0;
  DFFCE spi_fsm_temp_rx_3_s1 (
    .Q(spi_fsm_temp_rx[3]),
    .D(n2119_5),
    .CLK(pll_clkout),
    .CE(spi_fsm_temp_rx_6_11),
    .CLEAR(reset_d) 
);
defparam spi_fsm_temp_rx_3_s1.INIT=1'b0;
  DFFCE spi_fsm_temp_rx_2_s1 (
    .Q(spi_fsm_temp_rx[2]),
    .D(n2120_5),
    .CLK(pll_clkout),
    .CE(spi_fsm_temp_rx_6_11),
    .CLEAR(reset_d) 
);
defparam spi_fsm_temp_rx_2_s1.INIT=1'b0;
  DFFCE spi_fsm_temp_rx_1_s1 (
    .Q(spi_fsm_temp_rx[1]),
    .D(n2121_5),
    .CLK(pll_clkout),
    .CE(spi_fsm_temp_rx_6_11),
    .CLEAR(reset_d) 
);
defparam spi_fsm_temp_rx_1_s1.INIT=1'b0;
  DFFCE spi_fsm_temp_rx_0_s1 (
    .Q(spi_fsm_temp_rx[0]),
    .D(n2122_5),
    .CLK(pll_clkout),
    .CE(spi_fsm_temp_rx_6_11),
    .CLEAR(reset_d) 
);
defparam spi_fsm_temp_rx_0_s1.INIT=1'b0;
  DFFCE spi_fsm_ss_has_fallen_s1 (
    .Q(spi_fsm_ss_has_fallen),
    .D(when_SPI_DShot_l96),
    .CLK(pll_clkout),
    .CE(spi_fsm_ss_has_fallen_8),
    .CLEAR(reset_d) 
);
defparam spi_fsm_ss_has_fallen_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_stateReg_0_s1 (
    .Q(spi_fsm_being_written_fsm_stateReg[0]),
    .D(n1579_8),
    .CLK(pll_clkout),
    .CE(spi_fsm_being_written_fsm_stateReg_0_12),
    .CLEAR(reset_d) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[0]_s11  (
    .Q(\regs_data_regs_data_RAMREG_0_G[0]_12 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(pll_clkout),
    .CE(regs_data_4403) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[1]_s11  (
    .Q(\regs_data_regs_data_RAMREG_0_G[1]_12 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(pll_clkout),
    .CE(regs_data_4403) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[2]_s11  (
    .Q(\regs_data_regs_data_RAMREG_0_G[2]_12 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(pll_clkout),
    .CE(regs_data_4403) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[3]_s11  (
    .Q(\regs_data_regs_data_RAMREG_0_G[3]_12 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(pll_clkout),
    .CE(regs_data_4403) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[4]_s11  (
    .Q(\regs_data_regs_data_RAMREG_0_G[4]_12 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(pll_clkout),
    .CE(regs_data_4403) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[5]_s11  (
    .Q(\regs_data_regs_data_RAMREG_0_G[5]_12 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(pll_clkout),
    .CE(regs_data_4403) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[6]_s11  (
    .Q(\regs_data_regs_data_RAMREG_0_G[6]_12 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(pll_clkout),
    .CE(regs_data_4403) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[7]_s11  (
    .Q(\regs_data_regs_data_RAMREG_0_G[7]_12 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(pll_clkout),
    .CE(regs_data_4403) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[8]_s11  (
    .Q(\regs_data_regs_data_RAMREG_0_G[8]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(pll_clkout),
    .CE(regs_data_4403) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[9]_s11  (
    .Q(\regs_data_regs_data_RAMREG_0_G[9]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(pll_clkout),
    .CE(regs_data_4403) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[10]_s11  (
    .Q(\regs_data_regs_data_RAMREG_0_G[10]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(pll_clkout),
    .CE(regs_data_4403) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[11]_s11  (
    .Q(\regs_data_regs_data_RAMREG_0_G[11]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(pll_clkout),
    .CE(regs_data_4403) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[12]_s11  (
    .Q(\regs_data_regs_data_RAMREG_0_G[12]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(pll_clkout),
    .CE(regs_data_4403) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[13]_s11  (
    .Q(\regs_data_regs_data_RAMREG_0_G[13]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(pll_clkout),
    .CE(regs_data_4403) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[14]_s11  (
    .Q(\regs_data_regs_data_RAMREG_0_G[14]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(pll_clkout),
    .CE(regs_data_4403) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[15]_s11  (
    .Q(\regs_data_regs_data_RAMREG_0_G[15]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(pll_clkout),
    .CE(regs_data_4403) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[0]_s11  (
    .Q(\regs_data_regs_data_RAMREG_1_G[0]_12 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(pll_clkout),
    .CE(regs_data_4393) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[1]_s11  (
    .Q(\regs_data_regs_data_RAMREG_1_G[1]_12 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(pll_clkout),
    .CE(regs_data_4393) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[2]_s11  (
    .Q(\regs_data_regs_data_RAMREG_1_G[2]_12 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(pll_clkout),
    .CE(regs_data_4393) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[3]_s11  (
    .Q(\regs_data_regs_data_RAMREG_1_G[3]_12 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(pll_clkout),
    .CE(regs_data_4393) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[4]_s11  (
    .Q(\regs_data_regs_data_RAMREG_1_G[4]_12 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(pll_clkout),
    .CE(regs_data_4393) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[5]_s11  (
    .Q(\regs_data_regs_data_RAMREG_1_G[5]_12 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(pll_clkout),
    .CE(regs_data_4393) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[6]_s11  (
    .Q(\regs_data_regs_data_RAMREG_1_G[6]_12 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(pll_clkout),
    .CE(regs_data_4393) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[7]_s11  (
    .Q(\regs_data_regs_data_RAMREG_1_G[7]_12 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(pll_clkout),
    .CE(regs_data_4393) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[8]_s11  (
    .Q(\regs_data_regs_data_RAMREG_1_G[8]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(pll_clkout),
    .CE(regs_data_4393) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[9]_s11  (
    .Q(\regs_data_regs_data_RAMREG_1_G[9]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(pll_clkout),
    .CE(regs_data_4393) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[10]_s11  (
    .Q(\regs_data_regs_data_RAMREG_1_G[10]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(pll_clkout),
    .CE(regs_data_4393) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[11]_s11  (
    .Q(\regs_data_regs_data_RAMREG_1_G[11]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(pll_clkout),
    .CE(regs_data_4393) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[12]_s11  (
    .Q(\regs_data_regs_data_RAMREG_1_G[12]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(pll_clkout),
    .CE(regs_data_4393) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[13]_s11  (
    .Q(\regs_data_regs_data_RAMREG_1_G[13]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(pll_clkout),
    .CE(regs_data_4393) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[14]_s11  (
    .Q(\regs_data_regs_data_RAMREG_1_G[14]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(pll_clkout),
    .CE(regs_data_4393) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[15]_s11  (
    .Q(\regs_data_regs_data_RAMREG_1_G[15]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(pll_clkout),
    .CE(regs_data_4393) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[0]_s11  (
    .Q(\regs_data_regs_data_RAMREG_2_G[0]_12 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(pll_clkout),
    .CE(regs_data_4391) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[1]_s11  (
    .Q(\regs_data_regs_data_RAMREG_2_G[1]_12 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(pll_clkout),
    .CE(regs_data_4391) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[2]_s11  (
    .Q(\regs_data_regs_data_RAMREG_2_G[2]_12 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(pll_clkout),
    .CE(regs_data_4391) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[3]_s11  (
    .Q(\regs_data_regs_data_RAMREG_2_G[3]_12 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(pll_clkout),
    .CE(regs_data_4391) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[4]_s11  (
    .Q(\regs_data_regs_data_RAMREG_2_G[4]_12 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(pll_clkout),
    .CE(regs_data_4391) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[5]_s11  (
    .Q(\regs_data_regs_data_RAMREG_2_G[5]_12 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(pll_clkout),
    .CE(regs_data_4391) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[6]_s11  (
    .Q(\regs_data_regs_data_RAMREG_2_G[6]_12 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(pll_clkout),
    .CE(regs_data_4391) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[7]_s11  (
    .Q(\regs_data_regs_data_RAMREG_2_G[7]_12 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(pll_clkout),
    .CE(regs_data_4391) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[8]_s11  (
    .Q(\regs_data_regs_data_RAMREG_2_G[8]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(pll_clkout),
    .CE(regs_data_4391) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[9]_s11  (
    .Q(\regs_data_regs_data_RAMREG_2_G[9]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(pll_clkout),
    .CE(regs_data_4391) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[10]_s11  (
    .Q(\regs_data_regs_data_RAMREG_2_G[10]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(pll_clkout),
    .CE(regs_data_4391) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[11]_s11  (
    .Q(\regs_data_regs_data_RAMREG_2_G[11]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(pll_clkout),
    .CE(regs_data_4391) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[12]_s11  (
    .Q(\regs_data_regs_data_RAMREG_2_G[12]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(pll_clkout),
    .CE(regs_data_4391) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[13]_s11  (
    .Q(\regs_data_regs_data_RAMREG_2_G[13]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(pll_clkout),
    .CE(regs_data_4391) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[14]_s11  (
    .Q(\regs_data_regs_data_RAMREG_2_G[14]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(pll_clkout),
    .CE(regs_data_4391) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[15]_s11  (
    .Q(\regs_data_regs_data_RAMREG_2_G[15]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(pll_clkout),
    .CE(regs_data_4391) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[0]_s11  (
    .Q(\regs_data_regs_data_RAMREG_3_G[0]_12 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(pll_clkout),
    .CE(regs_data_4353) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[1]_s11  (
    .Q(\regs_data_regs_data_RAMREG_3_G[1]_12 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(pll_clkout),
    .CE(regs_data_4353) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[2]_s11  (
    .Q(\regs_data_regs_data_RAMREG_3_G[2]_12 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(pll_clkout),
    .CE(regs_data_4353) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[3]_s11  (
    .Q(\regs_data_regs_data_RAMREG_3_G[3]_12 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(pll_clkout),
    .CE(regs_data_4353) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[4]_s11  (
    .Q(\regs_data_regs_data_RAMREG_3_G[4]_12 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(pll_clkout),
    .CE(regs_data_4353) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[5]_s11  (
    .Q(\regs_data_regs_data_RAMREG_3_G[5]_12 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(pll_clkout),
    .CE(regs_data_4353) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[6]_s11  (
    .Q(\regs_data_regs_data_RAMREG_3_G[6]_12 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(pll_clkout),
    .CE(regs_data_4353) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[7]_s11  (
    .Q(\regs_data_regs_data_RAMREG_3_G[7]_12 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(pll_clkout),
    .CE(regs_data_4353) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[8]_s11  (
    .Q(\regs_data_regs_data_RAMREG_3_G[8]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(pll_clkout),
    .CE(regs_data_4353) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[9]_s11  (
    .Q(\regs_data_regs_data_RAMREG_3_G[9]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(pll_clkout),
    .CE(regs_data_4353) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[10]_s11  (
    .Q(\regs_data_regs_data_RAMREG_3_G[10]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(pll_clkout),
    .CE(regs_data_4353) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[11]_s11  (
    .Q(\regs_data_regs_data_RAMREG_3_G[11]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(pll_clkout),
    .CE(regs_data_4353) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[12]_s11  (
    .Q(\regs_data_regs_data_RAMREG_3_G[12]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(pll_clkout),
    .CE(regs_data_4353) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[13]_s11  (
    .Q(\regs_data_regs_data_RAMREG_3_G[13]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(pll_clkout),
    .CE(regs_data_4353) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[14]_s11  (
    .Q(\regs_data_regs_data_RAMREG_3_G[14]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(pll_clkout),
    .CE(regs_data_4353) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[15]_s11  (
    .Q(\regs_data_regs_data_RAMREG_3_G[15]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(pll_clkout),
    .CE(regs_data_4353) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[0]_s11  (
    .Q(\regs_data_regs_data_RAMREG_4_G[0]_12 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(pll_clkout),
    .CE(regs_data_4355) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[1]_s11  (
    .Q(\regs_data_regs_data_RAMREG_4_G[1]_12 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(pll_clkout),
    .CE(regs_data_4355) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[2]_s11  (
    .Q(\regs_data_regs_data_RAMREG_4_G[2]_12 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(pll_clkout),
    .CE(regs_data_4355) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[3]_s11  (
    .Q(\regs_data_regs_data_RAMREG_4_G[3]_12 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(pll_clkout),
    .CE(regs_data_4355) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[4]_s11  (
    .Q(\regs_data_regs_data_RAMREG_4_G[4]_12 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(pll_clkout),
    .CE(regs_data_4355) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[5]_s11  (
    .Q(\regs_data_regs_data_RAMREG_4_G[5]_12 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(pll_clkout),
    .CE(regs_data_4355) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[6]_s11  (
    .Q(\regs_data_regs_data_RAMREG_4_G[6]_12 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(pll_clkout),
    .CE(regs_data_4355) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[7]_s11  (
    .Q(\regs_data_regs_data_RAMREG_4_G[7]_12 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(pll_clkout),
    .CE(regs_data_4355) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[8]_s11  (
    .Q(\regs_data_regs_data_RAMREG_4_G[8]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(pll_clkout),
    .CE(regs_data_4355) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[9]_s11  (
    .Q(\regs_data_regs_data_RAMREG_4_G[9]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(pll_clkout),
    .CE(regs_data_4355) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[10]_s11  (
    .Q(\regs_data_regs_data_RAMREG_4_G[10]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(pll_clkout),
    .CE(regs_data_4355) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[11]_s11  (
    .Q(\regs_data_regs_data_RAMREG_4_G[11]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(pll_clkout),
    .CE(regs_data_4355) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[12]_s11  (
    .Q(\regs_data_regs_data_RAMREG_4_G[12]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(pll_clkout),
    .CE(regs_data_4355) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[13]_s11  (
    .Q(\regs_data_regs_data_RAMREG_4_G[13]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(pll_clkout),
    .CE(regs_data_4355) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[14]_s11  (
    .Q(\regs_data_regs_data_RAMREG_4_G[14]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(pll_clkout),
    .CE(regs_data_4355) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[15]_s11  (
    .Q(\regs_data_regs_data_RAMREG_4_G[15]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(pll_clkout),
    .CE(regs_data_4355) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[0]_s11  (
    .Q(\regs_data_regs_data_RAMREG_5_G[0]_12 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(pll_clkout),
    .CE(regs_data_4357) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[1]_s11  (
    .Q(\regs_data_regs_data_RAMREG_5_G[1]_12 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(pll_clkout),
    .CE(regs_data_4357) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[2]_s11  (
    .Q(\regs_data_regs_data_RAMREG_5_G[2]_12 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(pll_clkout),
    .CE(regs_data_4357) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[3]_s11  (
    .Q(\regs_data_regs_data_RAMREG_5_G[3]_12 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(pll_clkout),
    .CE(regs_data_4357) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[4]_s11  (
    .Q(\regs_data_regs_data_RAMREG_5_G[4]_12 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(pll_clkout),
    .CE(regs_data_4357) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[5]_s11  (
    .Q(\regs_data_regs_data_RAMREG_5_G[5]_12 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(pll_clkout),
    .CE(regs_data_4357) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[6]_s11  (
    .Q(\regs_data_regs_data_RAMREG_5_G[6]_12 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(pll_clkout),
    .CE(regs_data_4357) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[7]_s11  (
    .Q(\regs_data_regs_data_RAMREG_5_G[7]_12 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(pll_clkout),
    .CE(regs_data_4357) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[8]_s11  (
    .Q(\regs_data_regs_data_RAMREG_5_G[8]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(pll_clkout),
    .CE(regs_data_4357) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[9]_s11  (
    .Q(\regs_data_regs_data_RAMREG_5_G[9]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(pll_clkout),
    .CE(regs_data_4357) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[10]_s11  (
    .Q(\regs_data_regs_data_RAMREG_5_G[10]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(pll_clkout),
    .CE(regs_data_4357) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[11]_s11  (
    .Q(\regs_data_regs_data_RAMREG_5_G[11]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(pll_clkout),
    .CE(regs_data_4357) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[12]_s11  (
    .Q(\regs_data_regs_data_RAMREG_5_G[12]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(pll_clkout),
    .CE(regs_data_4357) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[13]_s11  (
    .Q(\regs_data_regs_data_RAMREG_5_G[13]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(pll_clkout),
    .CE(regs_data_4357) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[14]_s11  (
    .Q(\regs_data_regs_data_RAMREG_5_G[14]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(pll_clkout),
    .CE(regs_data_4357) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[15]_s11  (
    .Q(\regs_data_regs_data_RAMREG_5_G[15]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(pll_clkout),
    .CE(regs_data_4357) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[0]_s11  (
    .Q(\regs_data_regs_data_RAMREG_6_G[0]_12 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(pll_clkout),
    .CE(regs_data_4395) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[1]_s11  (
    .Q(\regs_data_regs_data_RAMREG_6_G[1]_12 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(pll_clkout),
    .CE(regs_data_4395) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[2]_s11  (
    .Q(\regs_data_regs_data_RAMREG_6_G[2]_12 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(pll_clkout),
    .CE(regs_data_4395) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[3]_s11  (
    .Q(\regs_data_regs_data_RAMREG_6_G[3]_12 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(pll_clkout),
    .CE(regs_data_4395) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[4]_s11  (
    .Q(\regs_data_regs_data_RAMREG_6_G[4]_12 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(pll_clkout),
    .CE(regs_data_4395) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[5]_s11  (
    .Q(\regs_data_regs_data_RAMREG_6_G[5]_12 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(pll_clkout),
    .CE(regs_data_4395) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[6]_s11  (
    .Q(\regs_data_regs_data_RAMREG_6_G[6]_12 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(pll_clkout),
    .CE(regs_data_4395) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[7]_s11  (
    .Q(\regs_data_regs_data_RAMREG_6_G[7]_12 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(pll_clkout),
    .CE(regs_data_4395) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[8]_s11  (
    .Q(\regs_data_regs_data_RAMREG_6_G[8]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(pll_clkout),
    .CE(regs_data_4395) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[9]_s11  (
    .Q(\regs_data_regs_data_RAMREG_6_G[9]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(pll_clkout),
    .CE(regs_data_4395) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[10]_s11  (
    .Q(\regs_data_regs_data_RAMREG_6_G[10]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(pll_clkout),
    .CE(regs_data_4395) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[11]_s11  (
    .Q(\regs_data_regs_data_RAMREG_6_G[11]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(pll_clkout),
    .CE(regs_data_4395) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[12]_s11  (
    .Q(\regs_data_regs_data_RAMREG_6_G[12]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(pll_clkout),
    .CE(regs_data_4395) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[13]_s11  (
    .Q(\regs_data_regs_data_RAMREG_6_G[13]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(pll_clkout),
    .CE(regs_data_4395) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[14]_s11  (
    .Q(\regs_data_regs_data_RAMREG_6_G[14]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(pll_clkout),
    .CE(regs_data_4395) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[15]_s11  (
    .Q(\regs_data_regs_data_RAMREG_6_G[15]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(pll_clkout),
    .CE(regs_data_4395) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[0]_s11  (
    .Q(\regs_data_regs_data_RAMREG_7_G[0]_12 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(pll_clkout),
    .CE(regs_data_4361) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[1]_s11  (
    .Q(\regs_data_regs_data_RAMREG_7_G[1]_12 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(pll_clkout),
    .CE(regs_data_4361) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[2]_s11  (
    .Q(\regs_data_regs_data_RAMREG_7_G[2]_12 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(pll_clkout),
    .CE(regs_data_4361) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[3]_s11  (
    .Q(\regs_data_regs_data_RAMREG_7_G[3]_12 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(pll_clkout),
    .CE(regs_data_4361) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[4]_s11  (
    .Q(\regs_data_regs_data_RAMREG_7_G[4]_12 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(pll_clkout),
    .CE(regs_data_4361) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[5]_s11  (
    .Q(\regs_data_regs_data_RAMREG_7_G[5]_12 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(pll_clkout),
    .CE(regs_data_4361) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[6]_s11  (
    .Q(\regs_data_regs_data_RAMREG_7_G[6]_12 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(pll_clkout),
    .CE(regs_data_4361) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[7]_s11  (
    .Q(\regs_data_regs_data_RAMREG_7_G[7]_12 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(pll_clkout),
    .CE(regs_data_4361) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[8]_s11  (
    .Q(\regs_data_regs_data_RAMREG_7_G[8]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(pll_clkout),
    .CE(regs_data_4361) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[9]_s11  (
    .Q(\regs_data_regs_data_RAMREG_7_G[9]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(pll_clkout),
    .CE(regs_data_4361) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[10]_s11  (
    .Q(\regs_data_regs_data_RAMREG_7_G[10]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(pll_clkout),
    .CE(regs_data_4361) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[11]_s11  (
    .Q(\regs_data_regs_data_RAMREG_7_G[11]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(pll_clkout),
    .CE(regs_data_4361) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[12]_s11  (
    .Q(\regs_data_regs_data_RAMREG_7_G[12]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(pll_clkout),
    .CE(regs_data_4361) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[13]_s11  (
    .Q(\regs_data_regs_data_RAMREG_7_G[13]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(pll_clkout),
    .CE(regs_data_4361) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[14]_s11  (
    .Q(\regs_data_regs_data_RAMREG_7_G[14]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(pll_clkout),
    .CE(regs_data_4361) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[15]_s11  (
    .Q(\regs_data_regs_data_RAMREG_7_G[15]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(pll_clkout),
    .CE(regs_data_4361) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[0]_s11  (
    .Q(\regs_data_regs_data_RAMREG_8_G[0]_12 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(pll_clkout),
    .CE(regs_data_4401) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[1]_s11  (
    .Q(\regs_data_regs_data_RAMREG_8_G[1]_12 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(pll_clkout),
    .CE(regs_data_4401) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[2]_s11  (
    .Q(\regs_data_regs_data_RAMREG_8_G[2]_12 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(pll_clkout),
    .CE(regs_data_4401) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[3]_s11  (
    .Q(\regs_data_regs_data_RAMREG_8_G[3]_12 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(pll_clkout),
    .CE(regs_data_4401) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[4]_s11  (
    .Q(\regs_data_regs_data_RAMREG_8_G[4]_12 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(pll_clkout),
    .CE(regs_data_4401) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[5]_s11  (
    .Q(\regs_data_regs_data_RAMREG_8_G[5]_12 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(pll_clkout),
    .CE(regs_data_4401) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[6]_s11  (
    .Q(\regs_data_regs_data_RAMREG_8_G[6]_12 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(pll_clkout),
    .CE(regs_data_4401) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[7]_s11  (
    .Q(\regs_data_regs_data_RAMREG_8_G[7]_12 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(pll_clkout),
    .CE(regs_data_4401) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[8]_s11  (
    .Q(\regs_data_regs_data_RAMREG_8_G[8]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(pll_clkout),
    .CE(regs_data_4401) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[9]_s11  (
    .Q(\regs_data_regs_data_RAMREG_8_G[9]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(pll_clkout),
    .CE(regs_data_4401) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[10]_s11  (
    .Q(\regs_data_regs_data_RAMREG_8_G[10]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(pll_clkout),
    .CE(regs_data_4401) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[11]_s11  (
    .Q(\regs_data_regs_data_RAMREG_8_G[11]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(pll_clkout),
    .CE(regs_data_4401) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[12]_s11  (
    .Q(\regs_data_regs_data_RAMREG_8_G[12]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(pll_clkout),
    .CE(regs_data_4401) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[13]_s11  (
    .Q(\regs_data_regs_data_RAMREG_8_G[13]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(pll_clkout),
    .CE(regs_data_4401) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[14]_s11  (
    .Q(\regs_data_regs_data_RAMREG_8_G[14]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(pll_clkout),
    .CE(regs_data_4401) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[15]_s11  (
    .Q(\regs_data_regs_data_RAMREG_8_G[15]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(pll_clkout),
    .CE(regs_data_4401) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[0]_s11  (
    .Q(\regs_data_regs_data_RAMREG_9_G[0]_12 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(pll_clkout),
    .CE(regs_data_4389) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[1]_s11  (
    .Q(\regs_data_regs_data_RAMREG_9_G[1]_12 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(pll_clkout),
    .CE(regs_data_4389) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[2]_s11  (
    .Q(\regs_data_regs_data_RAMREG_9_G[2]_12 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(pll_clkout),
    .CE(regs_data_4389) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[3]_s11  (
    .Q(\regs_data_regs_data_RAMREG_9_G[3]_12 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(pll_clkout),
    .CE(regs_data_4389) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[4]_s11  (
    .Q(\regs_data_regs_data_RAMREG_9_G[4]_12 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(pll_clkout),
    .CE(regs_data_4389) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[5]_s11  (
    .Q(\regs_data_regs_data_RAMREG_9_G[5]_12 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(pll_clkout),
    .CE(regs_data_4389) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[6]_s11  (
    .Q(\regs_data_regs_data_RAMREG_9_G[6]_12 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(pll_clkout),
    .CE(regs_data_4389) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[7]_s11  (
    .Q(\regs_data_regs_data_RAMREG_9_G[7]_12 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(pll_clkout),
    .CE(regs_data_4389) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[8]_s11  (
    .Q(\regs_data_regs_data_RAMREG_9_G[8]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(pll_clkout),
    .CE(regs_data_4389) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[9]_s11  (
    .Q(\regs_data_regs_data_RAMREG_9_G[9]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(pll_clkout),
    .CE(regs_data_4389) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[10]_s11  (
    .Q(\regs_data_regs_data_RAMREG_9_G[10]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(pll_clkout),
    .CE(regs_data_4389) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[11]_s11  (
    .Q(\regs_data_regs_data_RAMREG_9_G[11]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(pll_clkout),
    .CE(regs_data_4389) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[12]_s11  (
    .Q(\regs_data_regs_data_RAMREG_9_G[12]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(pll_clkout),
    .CE(regs_data_4389) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[13]_s11  (
    .Q(\regs_data_regs_data_RAMREG_9_G[13]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(pll_clkout),
    .CE(regs_data_4389) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[14]_s11  (
    .Q(\regs_data_regs_data_RAMREG_9_G[14]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(pll_clkout),
    .CE(regs_data_4389) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[15]_s11  (
    .Q(\regs_data_regs_data_RAMREG_9_G[15]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(pll_clkout),
    .CE(regs_data_4389) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[0]_s11  (
    .Q(\regs_data_regs_data_RAMREG_10_G[0]_12 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(pll_clkout),
    .CE(regs_data_4399) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[1]_s11  (
    .Q(\regs_data_regs_data_RAMREG_10_G[1]_12 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(pll_clkout),
    .CE(regs_data_4399) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[2]_s11  (
    .Q(\regs_data_regs_data_RAMREG_10_G[2]_12 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(pll_clkout),
    .CE(regs_data_4399) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[3]_s11  (
    .Q(\regs_data_regs_data_RAMREG_10_G[3]_12 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(pll_clkout),
    .CE(regs_data_4399) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[4]_s11  (
    .Q(\regs_data_regs_data_RAMREG_10_G[4]_12 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(pll_clkout),
    .CE(regs_data_4399) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[5]_s11  (
    .Q(\regs_data_regs_data_RAMREG_10_G[5]_12 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(pll_clkout),
    .CE(regs_data_4399) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[6]_s11  (
    .Q(\regs_data_regs_data_RAMREG_10_G[6]_12 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(pll_clkout),
    .CE(regs_data_4399) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[7]_s11  (
    .Q(\regs_data_regs_data_RAMREG_10_G[7]_12 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(pll_clkout),
    .CE(regs_data_4399) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[8]_s11  (
    .Q(\regs_data_regs_data_RAMREG_10_G[8]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(pll_clkout),
    .CE(regs_data_4399) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[9]_s11  (
    .Q(\regs_data_regs_data_RAMREG_10_G[9]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(pll_clkout),
    .CE(regs_data_4399) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[10]_s11  (
    .Q(\regs_data_regs_data_RAMREG_10_G[10]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(pll_clkout),
    .CE(regs_data_4399) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[11]_s11  (
    .Q(\regs_data_regs_data_RAMREG_10_G[11]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(pll_clkout),
    .CE(regs_data_4399) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[12]_s11  (
    .Q(\regs_data_regs_data_RAMREG_10_G[12]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(pll_clkout),
    .CE(regs_data_4399) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[13]_s11  (
    .Q(\regs_data_regs_data_RAMREG_10_G[13]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(pll_clkout),
    .CE(regs_data_4399) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[14]_s11  (
    .Q(\regs_data_regs_data_RAMREG_10_G[14]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(pll_clkout),
    .CE(regs_data_4399) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[15]_s11  (
    .Q(\regs_data_regs_data_RAMREG_10_G[15]_12 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(pll_clkout),
    .CE(regs_data_4399) 
);
  DFF apb_m_PWRITE_s5 (
    .Q(spi_dshot_1_apb_m_PWRITE),
    .D(n2266_14),
    .CLK(pll_clkout) 
);
defparam apb_m_PWRITE_s5.INIT=1'b0;
  DFFP spi_fsm_being_written_fsm_is_high_8bit_s4 (
    .Q(spi_fsm_being_written_fsm_is_high_8bit_9),
    .D(n1966_13),
    .CLK(pll_clkout),
    .PRESET(reset_d) 
);
defparam spi_fsm_being_written_fsm_is_high_8bit_s4.INIT=1'b1;
  DFFC spi_fsm_being_written_fsm_stateReg_1_s2 (
    .Q(spi_fsm_being_written_fsm_stateReg[1]),
    .D(n1578_17),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_stateReg_1_s2.INIT=1'b0;
  ALU n1144_s0 (
    .SUM(n1144_1_SUM),
    .COUT(n1144_3),
    .I0(dshot_pre_divider_counter[0]),
    .I1(\regs_data_regs_data_RAMREG_2_G[0]_12 ),
    .I3(GND),
    .CIN(GND) 
);
defparam n1144_s0.ALU_MODE=3;
  ALU n1145_s0 (
    .SUM(n1145_1_SUM),
    .COUT(n1145_3),
    .I0(dshot_pre_divider_counter[1]),
    .I1(\regs_data_regs_data_RAMREG_2_G[1]_12 ),
    .I3(GND),
    .CIN(n1144_3) 
);
defparam n1145_s0.ALU_MODE=3;
  ALU n1146_s0 (
    .SUM(n1146_1_SUM),
    .COUT(n1146_3),
    .I0(dshot_pre_divider_counter[2]),
    .I1(\regs_data_regs_data_RAMREG_2_G[2]_12 ),
    .I3(GND),
    .CIN(n1145_3) 
);
defparam n1146_s0.ALU_MODE=3;
  ALU n1147_s0 (
    .SUM(n1147_1_SUM),
    .COUT(n1147_3),
    .I0(dshot_pre_divider_counter[3]),
    .I1(\regs_data_regs_data_RAMREG_2_G[3]_12 ),
    .I3(GND),
    .CIN(n1146_3) 
);
defparam n1147_s0.ALU_MODE=3;
  ALU n1148_s0 (
    .SUM(n1148_1_SUM),
    .COUT(n1148_3),
    .I0(dshot_pre_divider_counter[4]),
    .I1(\regs_data_regs_data_RAMREG_2_G[4]_12 ),
    .I3(GND),
    .CIN(n1147_3) 
);
defparam n1148_s0.ALU_MODE=3;
  ALU n1206_s0 (
    .SUM(n1206_1_SUM),
    .COUT(n1206_3),
    .I0(dshot_counter_value[0]),
    .I1(\regs_data_regs_data_RAMREG_0_G[0]_12 ),
    .I3(GND),
    .CIN(GND) 
);
defparam n1206_s0.ALU_MODE=3;
  ALU n1207_s0 (
    .SUM(n1207_1_SUM),
    .COUT(n1207_3),
    .I0(dshot_counter_value[1]),
    .I1(\regs_data_regs_data_RAMREG_0_G[1]_12 ),
    .I3(GND),
    .CIN(n1206_3) 
);
defparam n1207_s0.ALU_MODE=3;
  ALU n1208_s0 (
    .SUM(n1208_1_SUM),
    .COUT(n1208_3),
    .I0(dshot_counter_value[2]),
    .I1(\regs_data_regs_data_RAMREG_0_G[2]_12 ),
    .I3(GND),
    .CIN(n1207_3) 
);
defparam n1208_s0.ALU_MODE=3;
  ALU n1209_s0 (
    .SUM(n1209_1_SUM),
    .COUT(n1209_3),
    .I0(dshot_counter_value[3]),
    .I1(\regs_data_regs_data_RAMREG_0_G[3]_12 ),
    .I3(GND),
    .CIN(n1208_3) 
);
defparam n1209_s0.ALU_MODE=3;
  ALU n1210_s0 (
    .SUM(n1210_1_SUM),
    .COUT(n1210_3),
    .I0(dshot_counter_value[4]),
    .I1(\regs_data_regs_data_RAMREG_0_G[4]_12 ),
    .I3(GND),
    .CIN(n1209_3) 
);
defparam n1210_s0.ALU_MODE=3;
  ALU n1211_s0 (
    .SUM(n1211_1_SUM),
    .COUT(n1211_3),
    .I0(dshot_counter_value[5]),
    .I1(\regs_data_regs_data_RAMREG_0_G[5]_12 ),
    .I3(GND),
    .CIN(n1210_3) 
);
defparam n1211_s0.ALU_MODE=3;
  ALU n1212_s0 (
    .SUM(n1212_1_SUM),
    .COUT(n1212_3),
    .I0(dshot_counter_value[6]),
    .I1(\regs_data_regs_data_RAMREG_0_G[6]_12 ),
    .I3(GND),
    .CIN(n1211_3) 
);
defparam n1212_s0.ALU_MODE=3;
  ALU n1213_s0 (
    .SUM(n1213_1_SUM),
    .COUT(n1213_3),
    .I0(dshot_counter_value[7]),
    .I1(\regs_data_regs_data_RAMREG_0_G[7]_12 ),
    .I3(GND),
    .CIN(n1212_3) 
);
defparam n1213_s0.ALU_MODE=3;
  ALU n1214_s0 (
    .SUM(n1214_1_SUM),
    .COUT(n1214_3),
    .I0(dshot_counter_value[8]),
    .I1(\regs_data_regs_data_RAMREG_0_G[8]_12 ),
    .I3(GND),
    .CIN(n1213_3) 
);
defparam n1214_s0.ALU_MODE=3;
  ALU n1215_s0 (
    .SUM(n1215_1_SUM),
    .COUT(n1215_3),
    .I0(dshot_counter_value[9]),
    .I1(\regs_data_regs_data_RAMREG_0_G[9]_12 ),
    .I3(GND),
    .CIN(n1214_3) 
);
defparam n1215_s0.ALU_MODE=3;
  ALU n1216_s0 (
    .SUM(n1216_1_SUM),
    .COUT(n1216_3),
    .I0(dshot_counter_value[10]),
    .I1(\regs_data_regs_data_RAMREG_0_G[10]_12 ),
    .I3(GND),
    .CIN(n1215_3) 
);
defparam n1216_s0.ALU_MODE=3;
  ALU n1217_s0 (
    .SUM(n1217_1_SUM),
    .COUT(n1217_3),
    .I0(dshot_counter_value[11]),
    .I1(\regs_data_regs_data_RAMREG_0_G[11]_12 ),
    .I3(GND),
    .CIN(n1216_3) 
);
defparam n1217_s0.ALU_MODE=3;
  ALU n1218_s0 (
    .SUM(n1218_1_SUM),
    .COUT(n1218_3),
    .I0(dshot_counter_value[12]),
    .I1(\regs_data_regs_data_RAMREG_0_G[12]_12 ),
    .I3(GND),
    .CIN(n1217_3) 
);
defparam n1218_s0.ALU_MODE=3;
  ALU n1219_s0 (
    .SUM(n1219_1_SUM),
    .COUT(n1219_3),
    .I0(dshot_counter_value[13]),
    .I1(\regs_data_regs_data_RAMREG_0_G[13]_12 ),
    .I3(GND),
    .CIN(n1218_3) 
);
defparam n1219_s0.ALU_MODE=3;
  ALU n1220_s0 (
    .SUM(n1220_1_SUM),
    .COUT(n1220_3),
    .I0(dshot_counter_value[14]),
    .I1(\regs_data_regs_data_RAMREG_0_G[14]_12 ),
    .I3(GND),
    .CIN(n1219_3) 
);
defparam n1220_s0.ALU_MODE=3;
  ALU n1221_s0 (
    .SUM(n1221_1_SUM),
    .COUT(n1221_3),
    .I0(dshot_counter_value[15]),
    .I1(\regs_data_regs_data_RAMREG_0_G[15]_12 ),
    .I3(GND),
    .CIN(n1220_3) 
);
defparam n1221_s0.ALU_MODE=3;
  MUX2_LUT5 _zz_dshot_d_out_5_0_s2 (
    .O(n17_17),
    .I0(n1_18),
    .I1(n3_16),
    .S0(dshot_dshot_ptrs_0[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_5_0_s3 (
    .O(n21_17),
    .I0(n5_16),
    .I1(n7_16),
    .S0(dshot_dshot_ptrs_0[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_5_0_s4 (
    .O(n25_17),
    .I0(n9_16),
    .I1(n11_16),
    .S0(dshot_dshot_ptrs_0[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_5_0_s5 (
    .O(n29_17),
    .I0(n13_16),
    .I1(n15_16),
    .S0(dshot_dshot_ptrs_0[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_7_0_s2 (
    .O(n17_19),
    .I0(n1_19),
    .I1(n3_17),
    .S0(dshot_dshot_ptrs_1[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_7_0_s3 (
    .O(n21_19),
    .I0(n5_17),
    .I1(n7_17),
    .S0(dshot_dshot_ptrs_1[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_7_0_s4 (
    .O(n25_19),
    .I0(n9_17),
    .I1(n11_17),
    .S0(dshot_dshot_ptrs_1[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_7_0_s5 (
    .O(n29_19),
    .I0(n13_17),
    .I1(n15_17),
    .S0(dshot_dshot_ptrs_1[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_9_0_s2 (
    .O(n17_21),
    .I0(n1_20),
    .I1(n3_18),
    .S0(dshot_dshot_ptrs_2[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_9_0_s3 (
    .O(n21_21),
    .I0(n5_18),
    .I1(n7_18),
    .S0(dshot_dshot_ptrs_2[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_9_0_s4 (
    .O(n25_21),
    .I0(n9_18),
    .I1(n11_18),
    .S0(dshot_dshot_ptrs_2[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_9_0_s5 (
    .O(n29_21),
    .I0(n13_18),
    .I1(n15_18),
    .S0(dshot_dshot_ptrs_2[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_11_0_s2 (
    .O(n17_23),
    .I0(n1_21),
    .I1(n3_19),
    .S0(dshot_dshot_ptrs_3[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_11_0_s3 (
    .O(n21_23),
    .I0(n5_19),
    .I1(n7_19),
    .S0(dshot_dshot_ptrs_3[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_11_0_s4 (
    .O(n25_23),
    .I0(n9_19),
    .I1(n11_19),
    .S0(dshot_dshot_ptrs_3[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_11_0_s5 (
    .O(n29_23),
    .I0(n13_19),
    .I1(n15_19),
    .S0(dshot_dshot_ptrs_3[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_13_0_s2 (
    .O(n17_25),
    .I0(n1_22),
    .I1(n3_20),
    .S0(dshot_dshot_ptrs_4[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_13_0_s3 (
    .O(n21_25),
    .I0(n5_20),
    .I1(n7_20),
    .S0(dshot_dshot_ptrs_4[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_13_0_s4 (
    .O(n25_25),
    .I0(n9_20),
    .I1(n11_20),
    .S0(dshot_dshot_ptrs_4[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_13_0_s5 (
    .O(n29_25),
    .I0(n13_20),
    .I1(n15_20),
    .S0(dshot_dshot_ptrs_4[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_15_0_s2 (
    .O(n17_27),
    .I0(n1_23),
    .I1(n3_21),
    .S0(dshot_dshot_ptrs_5[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_15_0_s3 (
    .O(n21_27),
    .I0(n5_21),
    .I1(n7_21),
    .S0(dshot_dshot_ptrs_5[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_15_0_s4 (
    .O(n25_27),
    .I0(n9_21),
    .I1(n11_21),
    .S0(dshot_dshot_ptrs_5[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_15_0_s5 (
    .O(n29_27),
    .I0(n13_21),
    .I1(n15_21),
    .S0(dshot_dshot_ptrs_5[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_17_0_s2 (
    .O(n17_29),
    .I0(n1_24),
    .I1(n3_22),
    .S0(dshot_dshot_ptrs_6[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_17_0_s3 (
    .O(n21_29),
    .I0(n5_22),
    .I1(n7_22),
    .S0(dshot_dshot_ptrs_6[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_17_0_s4 (
    .O(n25_29),
    .I0(n9_22),
    .I1(n11_22),
    .S0(dshot_dshot_ptrs_6[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_17_0_s5 (
    .O(n29_29),
    .I0(n13_22),
    .I1(n15_22),
    .S0(dshot_dshot_ptrs_6[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_19_0_s2 (
    .O(n17_31),
    .I0(n1_25),
    .I1(n3_23),
    .S0(dshot_dshot_ptrs_7[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_19_0_s3 (
    .O(n21_31),
    .I0(n5_23),
    .I1(n7_23),
    .S0(dshot_dshot_ptrs_7[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_19_0_s4 (
    .O(n25_31),
    .I0(n9_23),
    .I1(n11_23),
    .S0(dshot_dshot_ptrs_7[1]) 
);
  MUX2_LUT5 _zz_dshot_d_out_19_0_s5 (
    .O(n29_31),
    .I0(n13_23),
    .I1(n15_23),
    .S0(dshot_dshot_ptrs_7[1]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_0_G[0]_s14  (
    .O(\regs_data_RAMOUT_7_G[3]_69 ),
    .I0(\regs_data_RAMOUT_7_G[3]_60 ),
    .I1(\regs_data_RAMOUT_7_G[3]_81 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_0_G[0]_s15  (
    .O(\regs_data_RAMOUT_7_G[3]_71 ),
    .I0(\regs_data_RAMOUT_7_G[3]_62 ),
    .I1(\regs_data_RAMOUT_7_G[3]_83 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_0_G[0]_s16  (
    .O(\regs_data_RAMOUT_7_G[3]_73 ),
    .I0(\regs_data_RAMOUT_7_G[3]_64 ),
    .I1(\regs_data_RAMOUT_7_G[3]_85 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_0_G[0]_s17  (
    .O(\regs_data_RAMOUT_7_G[3]_75 ),
    .I0(\regs_data_RAMOUT_7_G[3]_87 ),
    .I1(\regs_data_RAMOUT_7_G[3]_89 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_15_G[0]_s14  (
    .O(\regs_data_RAMOUT_22_G[3]_69 ),
    .I0(\regs_data_RAMOUT_22_G[3]_60 ),
    .I1(\regs_data_RAMOUT_22_G[3]_81 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_15_G[0]_s15  (
    .O(\regs_data_RAMOUT_22_G[3]_71 ),
    .I0(\regs_data_RAMOUT_22_G[3]_62 ),
    .I1(\regs_data_RAMOUT_22_G[3]_83 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_15_G[0]_s16  (
    .O(\regs_data_RAMOUT_22_G[3]_73 ),
    .I0(\regs_data_RAMOUT_22_G[3]_64 ),
    .I1(\regs_data_RAMOUT_22_G[3]_85 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_15_G[0]_s17  (
    .O(\regs_data_RAMOUT_22_G[3]_75 ),
    .I0(\regs_data_RAMOUT_22_G[3]_87 ),
    .I1(\regs_data_RAMOUT_22_G[3]_89 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_30_G[0]_s14  (
    .O(\regs_data_RAMOUT_37_G[3]_69 ),
    .I0(\regs_data_RAMOUT_37_G[3]_60 ),
    .I1(\regs_data_RAMOUT_37_G[3]_81 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_30_G[0]_s15  (
    .O(\regs_data_RAMOUT_37_G[3]_71 ),
    .I0(\regs_data_RAMOUT_37_G[3]_62 ),
    .I1(\regs_data_RAMOUT_37_G[3]_83 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_30_G[0]_s16  (
    .O(\regs_data_RAMOUT_37_G[3]_73 ),
    .I0(\regs_data_RAMOUT_37_G[3]_64 ),
    .I1(\regs_data_RAMOUT_37_G[3]_85 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_30_G[0]_s17  (
    .O(\regs_data_RAMOUT_37_G[3]_75 ),
    .I0(\regs_data_RAMOUT_37_G[3]_87 ),
    .I1(\regs_data_RAMOUT_37_G[3]_89 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_45_G[0]_s14  (
    .O(\regs_data_RAMOUT_52_G[3]_69 ),
    .I0(\regs_data_RAMOUT_52_G[3]_60 ),
    .I1(\regs_data_RAMOUT_52_G[3]_81 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_45_G[0]_s15  (
    .O(\regs_data_RAMOUT_52_G[3]_71 ),
    .I0(\regs_data_RAMOUT_52_G[3]_62 ),
    .I1(\regs_data_RAMOUT_52_G[3]_83 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_45_G[0]_s16  (
    .O(\regs_data_RAMOUT_52_G[3]_73 ),
    .I0(\regs_data_RAMOUT_52_G[3]_64 ),
    .I1(\regs_data_RAMOUT_52_G[3]_85 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_45_G[0]_s17  (
    .O(\regs_data_RAMOUT_52_G[3]_75 ),
    .I0(\regs_data_RAMOUT_52_G[3]_87 ),
    .I1(\regs_data_RAMOUT_52_G[3]_89 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_60_G[0]_s14  (
    .O(\regs_data_RAMOUT_67_G[3]_69 ),
    .I0(\regs_data_RAMOUT_67_G[3]_60 ),
    .I1(\regs_data_RAMOUT_67_G[3]_81 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_60_G[0]_s15  (
    .O(\regs_data_RAMOUT_67_G[3]_71 ),
    .I0(\regs_data_RAMOUT_67_G[3]_62 ),
    .I1(\regs_data_RAMOUT_67_G[3]_83 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_60_G[0]_s16  (
    .O(\regs_data_RAMOUT_67_G[3]_73 ),
    .I0(\regs_data_RAMOUT_67_G[3]_64 ),
    .I1(\regs_data_RAMOUT_67_G[3]_85 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_60_G[0]_s17  (
    .O(\regs_data_RAMOUT_67_G[3]_75 ),
    .I0(\regs_data_RAMOUT_67_G[3]_87 ),
    .I1(\regs_data_RAMOUT_67_G[3]_89 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_75_G[0]_s14  (
    .O(\regs_data_RAMOUT_82_G[3]_53 ),
    .I0(\regs_data_RAMOUT_82_G[3]_44 ),
    .I1(\regs_data_RAMOUT_82_G[3]_65 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_75_G[0]_s15  (
    .O(\regs_data_RAMOUT_82_G[3]_55 ),
    .I0(\regs_data_RAMOUT_82_G[3]_46 ),
    .I1(\regs_data_RAMOUT_82_G[3]_67 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_75_G[0]_s16  (
    .O(\regs_data_RAMOUT_82_G[3]_57 ),
    .I0(\regs_data_RAMOUT_82_G[3]_48 ),
    .I1(\regs_data_RAMOUT_82_G[3]_69 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_75_G[0]_s17  (
    .O(\regs_data_RAMOUT_82_G[3]_59 ),
    .I0(\regs_data_RAMOUT_82_G[3]_71 ),
    .I1(\regs_data_RAMOUT_82_G[3]_73 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_90_G[0]_s14  (
    .O(\regs_data_RAMOUT_97_G[3]_53 ),
    .I0(\regs_data_RAMOUT_97_G[3]_44 ),
    .I1(\regs_data_RAMOUT_97_G[3]_65 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_90_G[0]_s15  (
    .O(\regs_data_RAMOUT_97_G[3]_55 ),
    .I0(\regs_data_RAMOUT_97_G[3]_46 ),
    .I1(\regs_data_RAMOUT_97_G[3]_67 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_90_G[0]_s16  (
    .O(\regs_data_RAMOUT_97_G[3]_57 ),
    .I0(\regs_data_RAMOUT_97_G[3]_48 ),
    .I1(\regs_data_RAMOUT_97_G[3]_69 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_90_G[0]_s17  (
    .O(\regs_data_RAMOUT_97_G[3]_59 ),
    .I0(\regs_data_RAMOUT_97_G[3]_71 ),
    .I1(\regs_data_RAMOUT_97_G[3]_73 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_105_G[0]_s14  (
    .O(\regs_data_RAMOUT_112_G[3]_53 ),
    .I0(\regs_data_RAMOUT_112_G[3]_44 ),
    .I1(\regs_data_RAMOUT_112_G[3]_65 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_105_G[0]_s15  (
    .O(\regs_data_RAMOUT_112_G[3]_55 ),
    .I0(\regs_data_RAMOUT_112_G[3]_46 ),
    .I1(\regs_data_RAMOUT_112_G[3]_67 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_105_G[0]_s16  (
    .O(\regs_data_RAMOUT_112_G[3]_57 ),
    .I0(\regs_data_RAMOUT_112_G[3]_48 ),
    .I1(\regs_data_RAMOUT_112_G[3]_69 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_105_G[0]_s17  (
    .O(\regs_data_RAMOUT_112_G[3]_59 ),
    .I0(\regs_data_RAMOUT_112_G[3]_71 ),
    .I1(\regs_data_RAMOUT_112_G[3]_73 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_120_G[0]_s14  (
    .O(\regs_data_RAMOUT_127_G[3]_53 ),
    .I0(\regs_data_RAMOUT_127_G[3]_44 ),
    .I1(\regs_data_RAMOUT_127_G[3]_65 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_120_G[0]_s15  (
    .O(\regs_data_RAMOUT_127_G[3]_55 ),
    .I0(\regs_data_RAMOUT_127_G[3]_46 ),
    .I1(\regs_data_RAMOUT_127_G[3]_67 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_120_G[0]_s16  (
    .O(\regs_data_RAMOUT_127_G[3]_57 ),
    .I0(\regs_data_RAMOUT_127_G[3]_48 ),
    .I1(\regs_data_RAMOUT_127_G[3]_69 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_120_G[0]_s17  (
    .O(\regs_data_RAMOUT_127_G[3]_59 ),
    .I0(\regs_data_RAMOUT_127_G[3]_71 ),
    .I1(\regs_data_RAMOUT_127_G[3]_73 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_135_G[0]_s14  (
    .O(\regs_data_RAMOUT_142_G[3]_53 ),
    .I0(\regs_data_RAMOUT_142_G[3]_44 ),
    .I1(\regs_data_RAMOUT_142_G[3]_65 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_135_G[0]_s15  (
    .O(\regs_data_RAMOUT_142_G[3]_55 ),
    .I0(\regs_data_RAMOUT_142_G[3]_46 ),
    .I1(\regs_data_RAMOUT_142_G[3]_67 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_135_G[0]_s16  (
    .O(\regs_data_RAMOUT_142_G[3]_57 ),
    .I0(\regs_data_RAMOUT_142_G[3]_48 ),
    .I1(\regs_data_RAMOUT_142_G[3]_69 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_135_G[0]_s17  (
    .O(\regs_data_RAMOUT_142_G[3]_59 ),
    .I0(\regs_data_RAMOUT_142_G[3]_71 ),
    .I1(\regs_data_RAMOUT_142_G[3]_73 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_150_G[0]_s14  (
    .O(\regs_data_RAMOUT_157_G[3]_53 ),
    .I0(\regs_data_RAMOUT_157_G[3]_44 ),
    .I1(\regs_data_RAMOUT_157_G[3]_65 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_150_G[0]_s15  (
    .O(\regs_data_RAMOUT_157_G[3]_55 ),
    .I0(\regs_data_RAMOUT_157_G[3]_46 ),
    .I1(\regs_data_RAMOUT_157_G[3]_67 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_150_G[0]_s16  (
    .O(\regs_data_RAMOUT_157_G[3]_57 ),
    .I0(\regs_data_RAMOUT_157_G[3]_48 ),
    .I1(\regs_data_RAMOUT_157_G[3]_69 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_150_G[0]_s17  (
    .O(\regs_data_RAMOUT_157_G[3]_59 ),
    .I0(\regs_data_RAMOUT_157_G[3]_71 ),
    .I1(\regs_data_RAMOUT_157_G[3]_73 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_165_G[0]_s14  (
    .O(\regs_data_RAMOUT_172_G[3]_53 ),
    .I0(\regs_data_RAMOUT_172_G[3]_44 ),
    .I1(\regs_data_RAMOUT_172_G[3]_65 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_165_G[0]_s15  (
    .O(\regs_data_RAMOUT_172_G[3]_55 ),
    .I0(\regs_data_RAMOUT_172_G[3]_46 ),
    .I1(\regs_data_RAMOUT_172_G[3]_67 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_165_G[0]_s16  (
    .O(\regs_data_RAMOUT_172_G[3]_57 ),
    .I0(\regs_data_RAMOUT_172_G[3]_48 ),
    .I1(\regs_data_RAMOUT_172_G[3]_69 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_165_G[0]_s17  (
    .O(\regs_data_RAMOUT_172_G[3]_59 ),
    .I0(\regs_data_RAMOUT_172_G[3]_71 ),
    .I1(\regs_data_RAMOUT_172_G[3]_73 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_180_G[0]_s14  (
    .O(\regs_data_RAMOUT_187_G[3]_53 ),
    .I0(\regs_data_RAMOUT_187_G[3]_44 ),
    .I1(\regs_data_RAMOUT_187_G[3]_65 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_180_G[0]_s15  (
    .O(\regs_data_RAMOUT_187_G[3]_55 ),
    .I0(\regs_data_RAMOUT_187_G[3]_46 ),
    .I1(\regs_data_RAMOUT_187_G[3]_67 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_180_G[0]_s16  (
    .O(\regs_data_RAMOUT_187_G[3]_57 ),
    .I0(\regs_data_RAMOUT_187_G[3]_48 ),
    .I1(\regs_data_RAMOUT_187_G[3]_69 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_180_G[0]_s17  (
    .O(\regs_data_RAMOUT_187_G[3]_59 ),
    .I0(\regs_data_RAMOUT_187_G[3]_71 ),
    .I1(\regs_data_RAMOUT_187_G[3]_73 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_195_G[0]_s14  (
    .O(\regs_data_RAMOUT_202_G[3]_53 ),
    .I0(\regs_data_RAMOUT_202_G[3]_44 ),
    .I1(\regs_data_RAMOUT_202_G[3]_65 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_195_G[0]_s15  (
    .O(\regs_data_RAMOUT_202_G[3]_55 ),
    .I0(\regs_data_RAMOUT_202_G[3]_46 ),
    .I1(\regs_data_RAMOUT_202_G[3]_67 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_195_G[0]_s16  (
    .O(\regs_data_RAMOUT_202_G[3]_57 ),
    .I0(\regs_data_RAMOUT_202_G[3]_48 ),
    .I1(\regs_data_RAMOUT_202_G[3]_69 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_195_G[0]_s17  (
    .O(\regs_data_RAMOUT_202_G[3]_59 ),
    .I0(\regs_data_RAMOUT_202_G[3]_71 ),
    .I1(\regs_data_RAMOUT_202_G[3]_73 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_210_G[0]_s14  (
    .O(\regs_data_RAMOUT_217_G[3]_53 ),
    .I0(\regs_data_RAMOUT_217_G[3]_44 ),
    .I1(\regs_data_RAMOUT_217_G[3]_65 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_210_G[0]_s15  (
    .O(\regs_data_RAMOUT_217_G[3]_55 ),
    .I0(\regs_data_RAMOUT_217_G[3]_46 ),
    .I1(\regs_data_RAMOUT_217_G[3]_67 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_210_G[0]_s16  (
    .O(\regs_data_RAMOUT_217_G[3]_57 ),
    .I0(\regs_data_RAMOUT_217_G[3]_48 ),
    .I1(\regs_data_RAMOUT_217_G[3]_69 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_210_G[0]_s17  (
    .O(\regs_data_RAMOUT_217_G[3]_59 ),
    .I0(\regs_data_RAMOUT_217_G[3]_71 ),
    .I1(\regs_data_RAMOUT_217_G[3]_73 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_225_G[0]_s14  (
    .O(\regs_data_RAMOUT_232_G[3]_53 ),
    .I0(\regs_data_RAMOUT_232_G[3]_44 ),
    .I1(\regs_data_RAMOUT_232_G[3]_65 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_225_G[0]_s15  (
    .O(\regs_data_RAMOUT_232_G[3]_55 ),
    .I0(\regs_data_RAMOUT_232_G[3]_46 ),
    .I1(\regs_data_RAMOUT_232_G[3]_67 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_225_G[0]_s16  (
    .O(\regs_data_RAMOUT_232_G[3]_57 ),
    .I0(\regs_data_RAMOUT_232_G[3]_48 ),
    .I1(\regs_data_RAMOUT_232_G[3]_69 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_225_G[0]_s17  (
    .O(\regs_data_RAMOUT_232_G[3]_59 ),
    .I0(\regs_data_RAMOUT_232_G[3]_71 ),
    .I1(\regs_data_RAMOUT_232_G[3]_73 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT6 _zz_dshot_d_out_5_0_s0 (
    .O(n33_17),
    .I0(n17_17),
    .I1(n21_17),
    .S0(dshot_dshot_ptrs_0[2]) 
);
  MUX2_LUT6 _zz_dshot_d_out_5_0_s1 (
    .O(n41_17),
    .I0(n25_17),
    .I1(n29_17),
    .S0(dshot_dshot_ptrs_0[2]) 
);
  MUX2_LUT6 _zz_dshot_d_out_7_0_s0 (
    .O(n33_19),
    .I0(n17_19),
    .I1(n21_19),
    .S0(dshot_dshot_ptrs_1[2]) 
);
  MUX2_LUT6 _zz_dshot_d_out_7_0_s1 (
    .O(n41_19),
    .I0(n25_19),
    .I1(n29_19),
    .S0(dshot_dshot_ptrs_1[2]) 
);
  MUX2_LUT6 _zz_dshot_d_out_9_0_s0 (
    .O(n33_21),
    .I0(n17_21),
    .I1(n21_21),
    .S0(dshot_dshot_ptrs_2[2]) 
);
  MUX2_LUT6 _zz_dshot_d_out_9_0_s1 (
    .O(n41_21),
    .I0(n25_21),
    .I1(n29_21),
    .S0(dshot_dshot_ptrs_2[2]) 
);
  MUX2_LUT6 _zz_dshot_d_out_11_0_s0 (
    .O(n33_23),
    .I0(n17_23),
    .I1(n21_23),
    .S0(dshot_dshot_ptrs_3[2]) 
);
  MUX2_LUT6 _zz_dshot_d_out_11_0_s1 (
    .O(n41_23),
    .I0(n25_23),
    .I1(n29_23),
    .S0(dshot_dshot_ptrs_3[2]) 
);
  MUX2_LUT6 _zz_dshot_d_out_13_0_s0 (
    .O(n33_25),
    .I0(n17_25),
    .I1(n21_25),
    .S0(dshot_dshot_ptrs_4[2]) 
);
  MUX2_LUT6 _zz_dshot_d_out_13_0_s1 (
    .O(n41_25),
    .I0(n25_25),
    .I1(n29_25),
    .S0(dshot_dshot_ptrs_4[2]) 
);
  MUX2_LUT6 _zz_dshot_d_out_15_0_s0 (
    .O(n33_27),
    .I0(n17_27),
    .I1(n21_27),
    .S0(dshot_dshot_ptrs_5[2]) 
);
  MUX2_LUT6 _zz_dshot_d_out_15_0_s1 (
    .O(n41_27),
    .I0(n25_27),
    .I1(n29_27),
    .S0(dshot_dshot_ptrs_5[2]) 
);
  MUX2_LUT6 _zz_dshot_d_out_17_0_s0 (
    .O(n33_29),
    .I0(n17_29),
    .I1(n21_29),
    .S0(dshot_dshot_ptrs_6[2]) 
);
  MUX2_LUT6 _zz_dshot_d_out_17_0_s1 (
    .O(n41_29),
    .I0(n25_29),
    .I1(n29_29),
    .S0(dshot_dshot_ptrs_6[2]) 
);
  MUX2_LUT6 _zz_dshot_d_out_19_0_s0 (
    .O(n33_31),
    .I0(n17_31),
    .I1(n21_31),
    .S0(dshot_dshot_ptrs_7[2]) 
);
  MUX2_LUT6 _zz_dshot_d_out_19_0_s1 (
    .O(n41_31),
    .I0(n25_31),
    .I1(n29_31),
    .S0(dshot_dshot_ptrs_7[2]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_0_G[0]_s12  (
    .O(\regs_data_RAMOUT_7_G[3]_77 ),
    .I0(\regs_data_RAMOUT_7_G[3]_69 ),
    .I1(\regs_data_RAMOUT_7_G[3]_71 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_0_G[0]_s13  (
    .O(\regs_data_RAMOUT_7_G[3]_79 ),
    .I0(\regs_data_RAMOUT_7_G[3]_73 ),
    .I1(\regs_data_RAMOUT_7_G[3]_75 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_15_G[0]_s12  (
    .O(\regs_data_RAMOUT_22_G[3]_77 ),
    .I0(\regs_data_RAMOUT_22_G[3]_69 ),
    .I1(\regs_data_RAMOUT_22_G[3]_71 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_15_G[0]_s13  (
    .O(\regs_data_RAMOUT_22_G[3]_79 ),
    .I0(\regs_data_RAMOUT_22_G[3]_73 ),
    .I1(\regs_data_RAMOUT_22_G[3]_75 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_30_G[0]_s12  (
    .O(\regs_data_RAMOUT_37_G[3]_77 ),
    .I0(\regs_data_RAMOUT_37_G[3]_69 ),
    .I1(\regs_data_RAMOUT_37_G[3]_71 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_30_G[0]_s13  (
    .O(\regs_data_RAMOUT_37_G[3]_79 ),
    .I0(\regs_data_RAMOUT_37_G[3]_73 ),
    .I1(\regs_data_RAMOUT_37_G[3]_75 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_45_G[0]_s12  (
    .O(\regs_data_RAMOUT_52_G[3]_77 ),
    .I0(\regs_data_RAMOUT_52_G[3]_69 ),
    .I1(\regs_data_RAMOUT_52_G[3]_71 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_45_G[0]_s13  (
    .O(\regs_data_RAMOUT_52_G[3]_79 ),
    .I0(\regs_data_RAMOUT_52_G[3]_73 ),
    .I1(\regs_data_RAMOUT_52_G[3]_75 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_60_G[0]_s12  (
    .O(\regs_data_RAMOUT_67_G[3]_77 ),
    .I0(\regs_data_RAMOUT_67_G[3]_69 ),
    .I1(\regs_data_RAMOUT_67_G[3]_71 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_60_G[0]_s13  (
    .O(\regs_data_RAMOUT_67_G[3]_79 ),
    .I0(\regs_data_RAMOUT_67_G[3]_73 ),
    .I1(\regs_data_RAMOUT_67_G[3]_75 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_75_G[0]_s12  (
    .O(\regs_data_RAMOUT_82_G[3]_61 ),
    .I0(\regs_data_RAMOUT_82_G[3]_53 ),
    .I1(\regs_data_RAMOUT_82_G[3]_55 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_75_G[0]_s13  (
    .O(\regs_data_RAMOUT_82_G[3]_63 ),
    .I0(\regs_data_RAMOUT_82_G[3]_57 ),
    .I1(\regs_data_RAMOUT_82_G[3]_59 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_90_G[0]_s12  (
    .O(\regs_data_RAMOUT_97_G[3]_61 ),
    .I0(\regs_data_RAMOUT_97_G[3]_53 ),
    .I1(\regs_data_RAMOUT_97_G[3]_55 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_90_G[0]_s13  (
    .O(\regs_data_RAMOUT_97_G[3]_63 ),
    .I0(\regs_data_RAMOUT_97_G[3]_57 ),
    .I1(\regs_data_RAMOUT_97_G[3]_59 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_105_G[0]_s12  (
    .O(\regs_data_RAMOUT_112_G[3]_61 ),
    .I0(\regs_data_RAMOUT_112_G[3]_53 ),
    .I1(\regs_data_RAMOUT_112_G[3]_55 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_105_G[0]_s13  (
    .O(\regs_data_RAMOUT_112_G[3]_63 ),
    .I0(\regs_data_RAMOUT_112_G[3]_57 ),
    .I1(\regs_data_RAMOUT_112_G[3]_59 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_120_G[0]_s12  (
    .O(\regs_data_RAMOUT_127_G[3]_61 ),
    .I0(\regs_data_RAMOUT_127_G[3]_53 ),
    .I1(\regs_data_RAMOUT_127_G[3]_55 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_120_G[0]_s13  (
    .O(\regs_data_RAMOUT_127_G[3]_63 ),
    .I0(\regs_data_RAMOUT_127_G[3]_57 ),
    .I1(\regs_data_RAMOUT_127_G[3]_59 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_135_G[0]_s12  (
    .O(\regs_data_RAMOUT_142_G[3]_61 ),
    .I0(\regs_data_RAMOUT_142_G[3]_53 ),
    .I1(\regs_data_RAMOUT_142_G[3]_55 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_135_G[0]_s13  (
    .O(\regs_data_RAMOUT_142_G[3]_63 ),
    .I0(\regs_data_RAMOUT_142_G[3]_57 ),
    .I1(\regs_data_RAMOUT_142_G[3]_59 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_150_G[0]_s12  (
    .O(\regs_data_RAMOUT_157_G[3]_61 ),
    .I0(\regs_data_RAMOUT_157_G[3]_53 ),
    .I1(\regs_data_RAMOUT_157_G[3]_55 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_150_G[0]_s13  (
    .O(\regs_data_RAMOUT_157_G[3]_63 ),
    .I0(\regs_data_RAMOUT_157_G[3]_57 ),
    .I1(\regs_data_RAMOUT_157_G[3]_59 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_165_G[0]_s12  (
    .O(\regs_data_RAMOUT_172_G[3]_61 ),
    .I0(\regs_data_RAMOUT_172_G[3]_53 ),
    .I1(\regs_data_RAMOUT_172_G[3]_55 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_165_G[0]_s13  (
    .O(\regs_data_RAMOUT_172_G[3]_63 ),
    .I0(\regs_data_RAMOUT_172_G[3]_57 ),
    .I1(\regs_data_RAMOUT_172_G[3]_59 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_180_G[0]_s12  (
    .O(\regs_data_RAMOUT_187_G[3]_61 ),
    .I0(\regs_data_RAMOUT_187_G[3]_53 ),
    .I1(\regs_data_RAMOUT_187_G[3]_55 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_180_G[0]_s13  (
    .O(\regs_data_RAMOUT_187_G[3]_63 ),
    .I0(\regs_data_RAMOUT_187_G[3]_57 ),
    .I1(\regs_data_RAMOUT_187_G[3]_59 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_195_G[0]_s12  (
    .O(\regs_data_RAMOUT_202_G[3]_61 ),
    .I0(\regs_data_RAMOUT_202_G[3]_53 ),
    .I1(\regs_data_RAMOUT_202_G[3]_55 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_195_G[0]_s13  (
    .O(\regs_data_RAMOUT_202_G[3]_63 ),
    .I0(\regs_data_RAMOUT_202_G[3]_57 ),
    .I1(\regs_data_RAMOUT_202_G[3]_59 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_210_G[0]_s12  (
    .O(\regs_data_RAMOUT_217_G[3]_61 ),
    .I0(\regs_data_RAMOUT_217_G[3]_53 ),
    .I1(\regs_data_RAMOUT_217_G[3]_55 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_210_G[0]_s13  (
    .O(\regs_data_RAMOUT_217_G[3]_63 ),
    .I0(\regs_data_RAMOUT_217_G[3]_57 ),
    .I1(\regs_data_RAMOUT_217_G[3]_59 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_225_G[0]_s12  (
    .O(\regs_data_RAMOUT_232_G[3]_61 ),
    .I0(\regs_data_RAMOUT_232_G[3]_53 ),
    .I1(\regs_data_RAMOUT_232_G[3]_55 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_225_G[0]_s13  (
    .O(\regs_data_RAMOUT_232_G[3]_63 ),
    .I0(\regs_data_RAMOUT_232_G[3]_57 ),
    .I1(\regs_data_RAMOUT_232_G[3]_59 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT7 _zz_dshot_d_out_5_0_s (
    .O(_zz_dshot_d_out_5[0]),
    .I0(n33_17),
    .I1(n41_17),
    .S0(dshot_dshot_ptrs_0[3]) 
);
  MUX2_LUT7 _zz_dshot_d_out_7_0_s (
    .O(_zz_dshot_d_out_7[0]),
    .I0(n33_19),
    .I1(n41_19),
    .S0(dshot_dshot_ptrs_1[3]) 
);
  MUX2_LUT7 _zz_dshot_d_out_9_0_s (
    .O(_zz_dshot_d_out_9[0]),
    .I0(n33_21),
    .I1(n41_21),
    .S0(dshot_dshot_ptrs_2[3]) 
);
  MUX2_LUT7 _zz_dshot_d_out_11_0_s (
    .O(_zz_dshot_d_out_11[0]),
    .I0(n33_23),
    .I1(n41_23),
    .S0(dshot_dshot_ptrs_3[3]) 
);
  MUX2_LUT7 _zz_dshot_d_out_13_0_s (
    .O(_zz_dshot_d_out_13[0]),
    .I0(n33_25),
    .I1(n41_25),
    .S0(dshot_dshot_ptrs_4[3]) 
);
  MUX2_LUT7 _zz_dshot_d_out_15_0_s (
    .O(_zz_dshot_d_out_15[0]),
    .I0(n33_27),
    .I1(n41_27),
    .S0(dshot_dshot_ptrs_5[3]) 
);
  MUX2_LUT7 _zz_dshot_d_out_17_0_s (
    .O(_zz_dshot_d_out_17[0]),
    .I0(n33_29),
    .I1(n41_29),
    .S0(dshot_dshot_ptrs_6[3]) 
);
  MUX2_LUT7 _zz_dshot_d_out_19_0_s (
    .O(_zz_dshot_d_out_19[0]),
    .I0(n33_31),
    .I1(n41_31),
    .S0(dshot_dshot_ptrs_7[3]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_0_G[0]_s11  (
    .O(\regs_data_RAMOUT_0_G[0]_19 ),
    .I0(\regs_data_RAMOUT_7_G[3]_77 ),
    .I1(\regs_data_RAMOUT_7_G[3]_79 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_15_G[0]_s11  (
    .O(\regs_data_RAMOUT_15_G[0]_19 ),
    .I0(\regs_data_RAMOUT_22_G[3]_77 ),
    .I1(\regs_data_RAMOUT_22_G[3]_79 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_30_G[0]_s11  (
    .O(\regs_data_RAMOUT_30_G[0]_19 ),
    .I0(\regs_data_RAMOUT_37_G[3]_77 ),
    .I1(\regs_data_RAMOUT_37_G[3]_79 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_45_G[0]_s11  (
    .O(\regs_data_RAMOUT_45_G[0]_19 ),
    .I0(\regs_data_RAMOUT_52_G[3]_77 ),
    .I1(\regs_data_RAMOUT_52_G[3]_79 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_60_G[0]_s11  (
    .O(\regs_data_RAMOUT_60_G[0]_19 ),
    .I0(\regs_data_RAMOUT_67_G[3]_77 ),
    .I1(\regs_data_RAMOUT_67_G[3]_79 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_75_G[0]_s11  (
    .O(\regs_data_RAMOUT_75_G[0]_17 ),
    .I0(\regs_data_RAMOUT_82_G[3]_61 ),
    .I1(\regs_data_RAMOUT_82_G[3]_63 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_90_G[0]_s11  (
    .O(\regs_data_RAMOUT_90_G[0]_17 ),
    .I0(\regs_data_RAMOUT_97_G[3]_61 ),
    .I1(\regs_data_RAMOUT_97_G[3]_63 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_105_G[0]_s11  (
    .O(\regs_data_RAMOUT_105_G[0]_17 ),
    .I0(\regs_data_RAMOUT_112_G[3]_61 ),
    .I1(\regs_data_RAMOUT_112_G[3]_63 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_120_G[0]_s11  (
    .O(\regs_data_RAMOUT_120_G[0]_17 ),
    .I0(\regs_data_RAMOUT_127_G[3]_61 ),
    .I1(\regs_data_RAMOUT_127_G[3]_63 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_135_G[0]_s11  (
    .O(\regs_data_RAMOUT_135_G[0]_17 ),
    .I0(\regs_data_RAMOUT_142_G[3]_61 ),
    .I1(\regs_data_RAMOUT_142_G[3]_63 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_150_G[0]_s11  (
    .O(\regs_data_RAMOUT_150_G[0]_17 ),
    .I0(\regs_data_RAMOUT_157_G[3]_61 ),
    .I1(\regs_data_RAMOUT_157_G[3]_63 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_165_G[0]_s11  (
    .O(\regs_data_RAMOUT_165_G[0]_17 ),
    .I0(\regs_data_RAMOUT_172_G[3]_61 ),
    .I1(\regs_data_RAMOUT_172_G[3]_63 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_180_G[0]_s11  (
    .O(\regs_data_RAMOUT_180_G[0]_17 ),
    .I0(\regs_data_RAMOUT_187_G[3]_61 ),
    .I1(\regs_data_RAMOUT_187_G[3]_63 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_195_G[0]_s11  (
    .O(\regs_data_RAMOUT_195_G[0]_17 ),
    .I0(\regs_data_RAMOUT_202_G[3]_61 ),
    .I1(\regs_data_RAMOUT_202_G[3]_63 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_210_G[0]_s11  (
    .O(\regs_data_RAMOUT_210_G[0]_17 ),
    .I0(\regs_data_RAMOUT_217_G[3]_61 ),
    .I1(\regs_data_RAMOUT_217_G[3]_63 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_225_G[0]_s11  (
    .O(\regs_data_RAMOUT_225_G[0]_17 ),
    .I0(\regs_data_RAMOUT_232_G[3]_61 ),
    .I1(\regs_data_RAMOUT_232_G[3]_63 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  INV dshot_trigers_0_s13 (
    .O(dshot_trigers_0_22),
    .I(spi_fsm_being_written_fsm_stateReg[1]) 
);
  BufferCC sclk_buffercc (
    .spi_pins_sclk_d(spi_pins_sclk_d),
    .pll_clkout(pll_clkout),
    .buffers_0(buffers_0)
);
  BufferCC_0 mosi_buffercc (
    .spi_pins_mosi_d(spi_pins_mosi_d),
    .pll_clkout(pll_clkout),
    .buffers_0(buffers_0_3)
);
  BufferCC_5 ss_buffercc (
    .pll_clkout(pll_clkout),
    .reset_d(reset_d),
    .spi_pins_ss_d(spi_pins_ss_d),
    .ss_buffercc_io_dataOut(ss_buffercc_io_dataOut)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* SPI_DShot */
module BufferCC_1 (
  buffers_0,
  pll_clkout,
  io_spi_sclk_buffercc_io_dataOut
)
;
input buffers_0;
input pll_clkout;
output io_spi_sclk_buffercc_io_dataOut;
wire VCC;
wire GND;
  DFF buffers_1_s0 (
    .Q(io_spi_sclk_buffercc_io_dataOut),
    .D(buffers_0),
    .CLK(pll_clkout) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC_1 */
module BufferCC_2 (
  pll_clkout,
  spi_pins_ss_d,
  spiCtrl_io_ssFilted
)
;
input pll_clkout;
input spi_pins_ss_d;
output spiCtrl_io_ssFilted;
wire buffers_0;
wire VCC;
wire GND;
  DFF buffers_1_s0 (
    .Q(spiCtrl_io_ssFilted),
    .D(buffers_0),
    .CLK(pll_clkout) 
);
  DFF buffers_0_s0 (
    .Q(buffers_0),
    .D(spi_pins_ss_d),
    .CLK(pll_clkout) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC_2 */
module BufferCC_3 (
  buffers_0,
  pll_clkout,
  io_spi_mosi_buffercc_io_dataOut
)
;
input buffers_0;
input pll_clkout;
output io_spi_mosi_buffercc_io_dataOut;
wire VCC;
wire GND;
  DFF buffers_1_s0 (
    .Q(io_spi_mosi_buffercc_io_dataOut),
    .D(buffers_0),
    .CLK(pll_clkout) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC_3 */
module SpiSlaveCtrl (
  pll_clkout,
  reset_d,
  _zz_io_kind_cpol,
  _zz_io_kind_cpha,
  buffers_0,
  spi_pins_ss_d,
  buffers_0_4,
  bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload,
  spiCtrl_io_rx_valid,
  spi_slave_ctrl_io_spi_miso_write,
  counter_willOverflow_regNext_5,
  counter_willOverflowIfInc,
  io_spi_sclk_buffercc_io_dataOut,
  spiCtrl_io_ssFilted,
  io_spi_mosi_buffercc_io_dataOut,
  spiCtrl_io_rx_payload
)
;
input pll_clkout;
input reset_d;
input _zz_io_kind_cpol;
input _zz_io_kind_cpha;
input buffers_0;
input spi_pins_ss_d;
input buffers_0_4;
input [7:0] bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload;
output spiCtrl_io_rx_valid;
output spi_slave_ctrl_io_spi_miso_write;
output counter_willOverflow_regNext_5;
output counter_willOverflowIfInc;
output io_spi_sclk_buffercc_io_dataOut;
output spiCtrl_io_ssFilted;
output io_spi_mosi_buffercc_io_dataOut;
output [7:0] spiCtrl_io_rx_payload;
wire rspBit_10;
wire rspBit_11;
wire rspBit_12;
wire rspBit_13;
wire _zz_normalizedSclkEdges_rise;
wire n125_3;
wire counter_willOverflowIfInc_4;
wire counter_valueNext_3_8;
wire normalizedSclkEdges_fall;
wire rspBitSampled;
wire _zz_normalizedSclkEdges_rise_1;
wire rspBit_15;
wire rspBit_17;
wire rspBit;
wire [3:0] counter_valueNext;
wire [3:0] counter_value;
wire VCC;
wire GND;
  LUT3 rspBit_s17 (
    .F(rspBit_10),
    .I0(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[1]),
    .I1(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[0]),
    .I2(counter_value[1]) 
);
defparam rspBit_s17.INIT=8'hCA;
  LUT3 rspBit_s16 (
    .F(rspBit_11),
    .I0(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[3]),
    .I1(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[2]),
    .I2(counter_value[1]) 
);
defparam rspBit_s16.INIT=8'hCA;
  LUT3 rspBit_s19 (
    .F(rspBit_12),
    .I0(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[5]),
    .I1(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[4]),
    .I2(counter_value[1]) 
);
defparam rspBit_s19.INIT=8'hCA;
  LUT3 rspBit_s18 (
    .F(rspBit_13),
    .I0(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[7]),
    .I1(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[6]),
    .I2(counter_value[1]) 
);
defparam rspBit_s18.INIT=8'hCA;
  LUT3 _zz_normalizedSclkEdges_rise_s0 (
    .F(_zz_normalizedSclkEdges_rise),
    .I0(io_spi_sclk_buffercc_io_dataOut),
    .I1(_zz_io_kind_cpol),
    .I2(_zz_io_kind_cpha) 
);
defparam _zz_normalizedSclkEdges_rise_s0.INIT=8'h96;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(spiCtrl_io_ssFilted),
    .I1(_zz_normalizedSclkEdges_rise_1),
    .I2(_zz_normalizedSclkEdges_rise) 
);
defparam n125_s0.INIT=8'h10;
  LUT3 spi_slave_ctrl_io_spi_miso_write_s (
    .F(spi_slave_ctrl_io_spi_miso_write),
    .I0(rspBit),
    .I1(rspBitSampled),
    .I2(_zz_io_kind_cpha) 
);
defparam spi_slave_ctrl_io_spi_miso_write_s.INIT=8'hCA;
  LUT3 counter_willOverflow_regNext_s2 (
    .F(counter_willOverflow_regNext_5),
    .I0(spiCtrl_io_ssFilted),
    .I1(_zz_normalizedSclkEdges_rise_1),
    .I2(_zz_normalizedSclkEdges_rise) 
);
defparam counter_willOverflow_regNext_s2.INIT=8'hEB;
  LUT3 counter_valueNext_0_s1 (
    .F(counter_valueNext[0]),
    .I0(spiCtrl_io_ssFilted),
    .I1(counter_value[0]),
    .I2(counter_willOverflow_regNext_5) 
);
defparam counter_valueNext_0_s1.INIT=8'h41;
  LUT4 counter_valueNext_1_s1 (
    .F(counter_valueNext[1]),
    .I0(counter_willOverflow_regNext_5),
    .I1(counter_value[0]),
    .I2(spiCtrl_io_ssFilted),
    .I3(counter_value[1]) 
);
defparam counter_valueNext_1_s1.INIT=16'h0B04;
  LUT4 counter_valueNext_2_s1 (
    .F(counter_valueNext[2]),
    .I0(counter_willOverflow_regNext_5),
    .I1(counter_willOverflowIfInc_4),
    .I2(spiCtrl_io_ssFilted),
    .I3(counter_value[2]) 
);
defparam counter_valueNext_2_s1.INIT=16'h0B04;
  LUT4 counter_valueNext_3_s1 (
    .F(counter_valueNext[3]),
    .I0(counter_willOverflow_regNext_5),
    .I1(counter_valueNext_3_8),
    .I2(spiCtrl_io_ssFilted),
    .I3(counter_value[3]) 
);
defparam counter_valueNext_3_s1.INIT=16'h0B04;
  LUT2 counter_willOverflowIfInc_s1 (
    .F(counter_willOverflowIfInc_4),
    .I0(counter_value[0]),
    .I1(counter_value[1]) 
);
defparam counter_willOverflowIfInc_s1.INIT=4'h8;
  LUT3 counter_valueNext_3_s3 (
    .F(counter_valueNext_3_8),
    .I0(counter_value[2]),
    .I1(counter_value[0]),
    .I2(counter_value[1]) 
);
defparam counter_valueNext_3_s3.INIT=8'h80;
  LUT4 counter_willOverflowIfInc_s2 (
    .F(counter_willOverflowIfInc),
    .I0(counter_value[2]),
    .I1(counter_value[3]),
    .I2(counter_value[0]),
    .I3(counter_value[1]) 
);
defparam counter_willOverflowIfInc_s2.INIT=16'h8000;
  LUT4 normalizedSclkEdges_fall_s1 (
    .F(normalizedSclkEdges_fall),
    .I0(io_spi_sclk_buffercc_io_dataOut),
    .I1(_zz_io_kind_cpol),
    .I2(_zz_io_kind_cpha),
    .I3(_zz_normalizedSclkEdges_rise_1) 
);
defparam normalizedSclkEdges_fall_s1.INIT=16'h6900;
  DFFE buffer_1_7_s0 (
    .Q(spiCtrl_io_rx_payload[7]),
    .D(spiCtrl_io_rx_payload[6]),
    .CLK(pll_clkout),
    .CE(n125_3) 
);
  DFFE buffer_1_6_s0 (
    .Q(spiCtrl_io_rx_payload[6]),
    .D(spiCtrl_io_rx_payload[5]),
    .CLK(pll_clkout),
    .CE(n125_3) 
);
  DFFE buffer_1_5_s0 (
    .Q(spiCtrl_io_rx_payload[5]),
    .D(spiCtrl_io_rx_payload[4]),
    .CLK(pll_clkout),
    .CE(n125_3) 
);
  DFFE buffer_1_4_s0 (
    .Q(spiCtrl_io_rx_payload[4]),
    .D(spiCtrl_io_rx_payload[3]),
    .CLK(pll_clkout),
    .CE(n125_3) 
);
  DFFE buffer_1_3_s0 (
    .Q(spiCtrl_io_rx_payload[3]),
    .D(spiCtrl_io_rx_payload[2]),
    .CLK(pll_clkout),
    .CE(n125_3) 
);
  DFFE buffer_1_2_s0 (
    .Q(spiCtrl_io_rx_payload[2]),
    .D(spiCtrl_io_rx_payload[1]),
    .CLK(pll_clkout),
    .CE(n125_3) 
);
  DFFE buffer_1_1_s0 (
    .Q(spiCtrl_io_rx_payload[1]),
    .D(spiCtrl_io_rx_payload[0]),
    .CLK(pll_clkout),
    .CE(n125_3) 
);
  DFFE buffer_1_0_s0 (
    .Q(spiCtrl_io_rx_payload[0]),
    .D(io_spi_mosi_buffercc_io_dataOut),
    .CLK(pll_clkout),
    .CE(n125_3) 
);
  DFFR counter_willOverflow_regNext_s0 (
    .Q(spiCtrl_io_rx_valid),
    .D(counter_willOverflowIfInc),
    .CLK(pll_clkout),
    .RESET(counter_willOverflow_regNext_5) 
);
  DFFE rspBitSampled_s0 (
    .Q(rspBitSampled),
    .D(rspBit),
    .CLK(pll_clkout),
    .CE(normalizedSclkEdges_fall) 
);
  DFFC counter_value_3_s0 (
    .Q(counter_value[3]),
    .D(counter_valueNext[3]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC counter_value_2_s0 (
    .Q(counter_value[2]),
    .D(counter_valueNext[2]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC counter_value_1_s0 (
    .Q(counter_value[1]),
    .D(counter_valueNext[1]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC counter_value_0_s0 (
    .Q(counter_value[0]),
    .D(counter_valueNext[0]),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFF _zz_normalizedSclkEdges_rise_1_s0 (
    .Q(_zz_normalizedSclkEdges_rise_1),
    .D(_zz_normalizedSclkEdges_rise),
    .CLK(pll_clkout) 
);
  MUX2_LUT5 rspBit_s15 (
    .O(rspBit_15),
    .I0(rspBit_11),
    .I1(rspBit_10),
    .S0(counter_value[2]) 
);
  MUX2_LUT5 rspBit_s14 (
    .O(rspBit_17),
    .I0(rspBit_13),
    .I1(rspBit_12),
    .S0(counter_value[2]) 
);
  MUX2_LUT6 rspBit_s13 (
    .O(rspBit),
    .I0(rspBit_17),
    .I1(rspBit_15),
    .S0(counter_value[3]) 
);
  BufferCC_1 io_spi_sclk_buffercc (
    .buffers_0(buffers_0),
    .pll_clkout(pll_clkout),
    .io_spi_sclk_buffercc_io_dataOut(io_spi_sclk_buffercc_io_dataOut)
);
  BufferCC_2 io_spi_ss_buffercc (
    .pll_clkout(pll_clkout),
    .spi_pins_ss_d(spi_pins_ss_d),
    .spiCtrl_io_ssFilted(spiCtrl_io_ssFilted)
);
  BufferCC_3 io_spi_mosi_buffercc (
    .buffers_0(buffers_0_4),
    .pll_clkout(pll_clkout),
    .io_spi_mosi_buffercc_io_dataOut(io_spi_mosi_buffercc_io_dataOut)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* SpiSlaveCtrl */
module StreamFifo (
  pll_clkout,
  reset_d,
  apb_m_PWDATA_0_21,
  apb_m_PWDATA_1_14,
  apb_m_PWDATA_2_20,
  apb_m_PWDATA_2_26,
  apb_m_PWDATA_3_12,
  apb_m_PWDATA_4_11,
  apb_m_PWDATA_5_11,
  apb_m_PWDATA_6_11,
  apb_m_PWDATA_7_11,
  apb_m_PWDATA_0_23,
  apb_m_PWDATA_2_28,
  apb_m_PWDATA_0_25,
  apb_m_PWDATA_2_30,
  apb_m_PWDATA_0_27,
  apb_m_PWDATA_2_32,
  spi_dshot_1_apb_m_PWRITE,
  counter_willOverflow_regNext_5,
  counter_willOverflowIfInc,
  spiCtrl_io_ssFilted,
  spi_dshot_1_apb_m_PWDATA,
  spi_dshot_1_apb_m_PADDR,
  apb_operation_phase,
  _zz_io_pop_valid,
  logic_pushing_4,
  logic_risingOccupancy,
  logic_pushing,
  bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload,
  logic_pushPtr_value
)
;
input pll_clkout;
input reset_d;
input apb_m_PWDATA_0_21;
input apb_m_PWDATA_1_14;
input apb_m_PWDATA_2_20;
input apb_m_PWDATA_2_26;
input apb_m_PWDATA_3_12;
input apb_m_PWDATA_4_11;
input apb_m_PWDATA_5_11;
input apb_m_PWDATA_6_11;
input apb_m_PWDATA_7_11;
input apb_m_PWDATA_0_23;
input apb_m_PWDATA_2_28;
input apb_m_PWDATA_0_25;
input apb_m_PWDATA_2_30;
input apb_m_PWDATA_0_27;
input apb_m_PWDATA_2_32;
input spi_dshot_1_apb_m_PWRITE;
input counter_willOverflow_regNext_5;
input counter_willOverflowIfInc;
input spiCtrl_io_ssFilted;
input [0:0] spi_dshot_1_apb_m_PWDATA;
input [3:2] spi_dshot_1_apb_m_PADDR;
input [1:1] apb_operation_phase;
output _zz_io_pop_valid;
output logic_pushing_4;
output logic_risingOccupancy;
output logic_pushing;
output [7:0] bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload;
output [1:0] logic_pushPtr_value;
wire \logic_ram_RAMOUT_1_G[1]_1 ;
wire \logic_ram_RAMOUT_2_G[1]_1 ;
wire \logic_ram_RAMOUT_4_G[1]_1 ;
wire \logic_ram_RAMOUT_5_G[1]_1 ;
wire \logic_ram_RAMOUT_7_G[1]_1 ;
wire \logic_ram_RAMOUT_8_G[1]_1 ;
wire \logic_ram_RAMOUT_10_G[1]_1 ;
wire \logic_ram_RAMOUT_11_G[1]_1 ;
wire \logic_ram_RAMOUT_13_G[1]_1 ;
wire \logic_ram_RAMOUT_14_G[1]_1 ;
wire \logic_ram_RAMOUT_16_G[1]_1 ;
wire \logic_ram_RAMOUT_17_G[1]_1 ;
wire \logic_ram_RAMOUT_19_G[1]_1 ;
wire \logic_ram_RAMOUT_20_G[1]_1 ;
wire \logic_ram_RAMOUT_22_G[1]_1 ;
wire \logic_ram_RAMOUT_23_G[1]_1 ;
wire n125_6;
wire logic_ram_55;
wire logic_ram_57;
wire logic_ram_59;
wire logic_ram_61;
wire n77_5;
wire n76_5;
wire n65_5;
wire n64_5;
wire logic_pushing_5;
wire when_Stream_l1021_4;
wire n125_7;
wire when_Stream_l1021_5;
wire logic_pushing_11;
wire \logic_ram_logic_ram_RAMREG_0_G[0]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[1]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[2]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[3]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[4]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[5]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[6]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[7]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[0]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[1]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[2]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[3]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[4]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[5]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[6]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[7]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[0]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[1]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[2]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[3]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[4]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[5]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[6]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[7]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[0]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[1]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[2]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[3]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[4]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[5]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[6]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[7]_1 ;
wire \logic_ram_RAMOUT_0_G[0]_2 ;
wire \logic_ram_RAMOUT_3_G[0]_2 ;
wire \logic_ram_RAMOUT_6_G[0]_2 ;
wire \logic_ram_RAMOUT_9_G[0]_2 ;
wire \logic_ram_RAMOUT_12_G[0]_2 ;
wire \logic_ram_RAMOUT_15_G[0]_2 ;
wire \logic_ram_RAMOUT_18_G[0]_2 ;
wire \logic_ram_RAMOUT_21_G[0]_2 ;
wire [1:0] logic_popPtr_value;
wire VCC;
wire GND;
  LUT3 \logic_ram_RAMOUT_0_G[0]_s1  (
    .F(\logic_ram_RAMOUT_1_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[0]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[0]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_0_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_0_G[0]_s2  (
    .F(\logic_ram_RAMOUT_2_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[0]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[0]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_0_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_3_G[0]_s1  (
    .F(\logic_ram_RAMOUT_4_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[1]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[1]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_3_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_3_G[0]_s2  (
    .F(\logic_ram_RAMOUT_5_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[1]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[1]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_3_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_6_G[0]_s1  (
    .F(\logic_ram_RAMOUT_7_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[2]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[2]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_6_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_6_G[0]_s2  (
    .F(\logic_ram_RAMOUT_8_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[2]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[2]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_6_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_9_G[0]_s1  (
    .F(\logic_ram_RAMOUT_10_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[3]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[3]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_9_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_9_G[0]_s2  (
    .F(\logic_ram_RAMOUT_11_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[3]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[3]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_9_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_12_G[0]_s1  (
    .F(\logic_ram_RAMOUT_13_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[4]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[4]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_12_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_12_G[0]_s2  (
    .F(\logic_ram_RAMOUT_14_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[4]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[4]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_12_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_15_G[0]_s1  (
    .F(\logic_ram_RAMOUT_16_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[5]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[5]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_15_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_15_G[0]_s2  (
    .F(\logic_ram_RAMOUT_17_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[5]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[5]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_15_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_18_G[0]_s1  (
    .F(\logic_ram_RAMOUT_19_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[6]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[6]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_18_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_18_G[0]_s2  (
    .F(\logic_ram_RAMOUT_20_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[6]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[6]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_18_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_21_G[0]_s1  (
    .F(\logic_ram_RAMOUT_22_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[7]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[7]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_21_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_21_G[0]_s2  (
    .F(\logic_ram_RAMOUT_23_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[7]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[7]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_21_G[0]_s2 .INIT=8'hCA;
  LUT3 n125_s2 (
    .F(n125_6),
    .I0(n125_7),
    .I1(logic_pushing_4),
    .I2(when_Stream_l1021_4) 
);
defparam n125_s2.INIT=8'h5C;
  LUT3 logic_ram_s53 (
    .F(logic_ram_55),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushing) 
);
defparam logic_ram_s53.INIT=8'h10;
  LUT3 logic_ram_s54 (
    .F(logic_ram_57),
    .I0(logic_pushPtr_value[1]),
    .I1(logic_pushPtr_value[0]),
    .I2(logic_pushing) 
);
defparam logic_ram_s54.INIT=8'h40;
  LUT3 logic_ram_s55 (
    .F(logic_ram_59),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushing) 
);
defparam logic_ram_s55.INIT=8'h40;
  LUT3 logic_ram_s56 (
    .F(logic_ram_61),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushing) 
);
defparam logic_ram_s56.INIT=8'h80;
  LUT3 n77_s1 (
    .F(n77_5),
    .I0(logic_popPtr_value[1]),
    .I1(logic_popPtr_value[0]),
    .I2(when_Stream_l1021_4) 
);
defparam n77_s1.INIT=8'h1C;
  LUT3 n76_s1 (
    .F(n76_5),
    .I0(logic_popPtr_value[0]),
    .I1(logic_popPtr_value[1]),
    .I2(when_Stream_l1021_4) 
);
defparam n76_s1.INIT=8'h2C;
  LUT3 n65_s1 (
    .F(n65_5),
    .I0(logic_pushPtr_value[1]),
    .I1(logic_pushPtr_value[0]),
    .I2(logic_pushing) 
);
defparam n65_s1.INIT=8'h1C;
  LUT3 n64_s1 (
    .F(n64_5),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushing) 
);
defparam n64_s1.INIT=8'h2C;
  LUT4 logic_pushing_s1 (
    .F(logic_pushing_4),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_popPtr_value[0]),
    .I2(logic_pushPtr_value[1]),
    .I3(logic_popPtr_value[1]) 
);
defparam logic_pushing_s1.INIT=16'h9009;
  LUT4 logic_pushing_s2 (
    .F(logic_pushing_5),
    .I0(spi_dshot_1_apb_m_PADDR[2]),
    .I1(spi_dshot_1_apb_m_PADDR[3]),
    .I2(apb_operation_phase[1]),
    .I3(spi_dshot_1_apb_m_PWRITE) 
);
defparam logic_pushing_s2.INIT=16'h1000;
  LUT4 when_Stream_l1021_s1 (
    .F(when_Stream_l1021_4),
    .I0(counter_willOverflow_regNext_5),
    .I1(counter_willOverflowIfInc),
    .I2(spiCtrl_io_ssFilted),
    .I3(when_Stream_l1021_5) 
);
defparam when_Stream_l1021_s1.INIT=16'h00F4;
  LUT4 n125_s3 (
    .F(n125_7),
    .I0(logic_popPtr_value[0]),
    .I1(logic_popPtr_value[1]),
    .I2(logic_pushPtr_value[0]),
    .I3(logic_pushPtr_value[1]) 
);
defparam n125_s3.INIT=16'hFDE3;
  LUT3 when_Stream_l1021_s2 (
    .F(when_Stream_l1021_5),
    .I0(_zz_io_pop_valid),
    .I1(logic_risingOccupancy),
    .I2(logic_pushing_4) 
);
defparam when_Stream_l1021_s2.INIT=8'h3A;
  LUT4 logic_pushing_s4 (
    .F(logic_pushing_11),
    .I0(logic_risingOccupancy),
    .I1(logic_pushing_4),
    .I2(logic_pushing_5),
    .I3(when_Stream_l1021_4) 
);
defparam logic_pushing_s4.INIT=16'h20FA;
  LUT3 logic_pushing_s5 (
    .F(logic_pushing),
    .I0(logic_risingOccupancy),
    .I1(logic_pushing_4),
    .I2(logic_pushing_5) 
);
defparam logic_pushing_s5.INIT=8'h70;
  DFF _zz_logic_ram_port0_6_s0 (
    .Q(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[6]),
    .D(\logic_ram_RAMOUT_18_G[0]_2 ),
    .CLK(pll_clkout) 
);
  DFF _zz_logic_ram_port0_5_s0 (
    .Q(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[5]),
    .D(\logic_ram_RAMOUT_15_G[0]_2 ),
    .CLK(pll_clkout) 
);
  DFF _zz_logic_ram_port0_4_s0 (
    .Q(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[4]),
    .D(\logic_ram_RAMOUT_12_G[0]_2 ),
    .CLK(pll_clkout) 
);
  DFF _zz_logic_ram_port0_3_s0 (
    .Q(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[3]),
    .D(\logic_ram_RAMOUT_9_G[0]_2 ),
    .CLK(pll_clkout) 
);
  DFF _zz_logic_ram_port0_2_s0 (
    .Q(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[2]),
    .D(\logic_ram_RAMOUT_6_G[0]_2 ),
    .CLK(pll_clkout) 
);
  DFF _zz_logic_ram_port0_1_s0 (
    .Q(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[1]),
    .D(\logic_ram_RAMOUT_3_G[0]_2 ),
    .CLK(pll_clkout) 
);
  DFF _zz_logic_ram_port0_0_s0 (
    .Q(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[0]),
    .D(\logic_ram_RAMOUT_0_G[0]_2 ),
    .CLK(pll_clkout) 
);
  DFFC logic_pushPtr_value_1_s0 (
    .Q(logic_pushPtr_value[1]),
    .D(n64_5),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC logic_pushPtr_value_0_s0 (
    .Q(logic_pushPtr_value[0]),
    .D(n65_5),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC logic_popPtr_value_1_s0 (
    .Q(logic_popPtr_value[1]),
    .D(n76_5),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC logic_popPtr_value_0_s0 (
    .Q(logic_popPtr_value[0]),
    .D(n77_5),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC _zz_io_pop_valid_s0 (
    .Q(_zz_io_pop_valid),
    .D(n125_6),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFF _zz_logic_ram_port0_7_s0 (
    .Q(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[7]),
    .D(\logic_ram_RAMOUT_21_G[0]_2 ),
    .CLK(pll_clkout) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_0_G[0]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[0]_1 ),
    .D(spi_dshot_1_apb_m_PWDATA[0]),
    .CLK(pll_clkout),
    .CE(logic_ram_55),
    .RESET(apb_m_PWDATA_0_21) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[1]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[1]_1 ),
    .D(apb_m_PWDATA_1_14),
    .CLK(pll_clkout),
    .CE(logic_ram_55) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_0_G[2]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[2]_1 ),
    .D(apb_m_PWDATA_2_20),
    .CLK(pll_clkout),
    .CE(logic_ram_55),
    .RESET(apb_m_PWDATA_2_26) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_0_G[3]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[3]_1 ),
    .D(apb_m_PWDATA_3_12),
    .CLK(pll_clkout),
    .CE(logic_ram_55),
    .RESET(apb_m_PWDATA_2_26) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_0_G[4]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[4]_1 ),
    .D(apb_m_PWDATA_4_11),
    .CLK(pll_clkout),
    .CE(logic_ram_55),
    .RESET(apb_m_PWDATA_2_26) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_0_G[5]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[5]_1 ),
    .D(apb_m_PWDATA_5_11),
    .CLK(pll_clkout),
    .CE(logic_ram_55),
    .RESET(apb_m_PWDATA_2_26) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_0_G[6]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[6]_1 ),
    .D(apb_m_PWDATA_6_11),
    .CLK(pll_clkout),
    .CE(logic_ram_55),
    .RESET(apb_m_PWDATA_2_26) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_0_G[7]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[7]_1 ),
    .D(apb_m_PWDATA_7_11),
    .CLK(pll_clkout),
    .CE(logic_ram_55),
    .RESET(apb_m_PWDATA_2_26) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_1_G[0]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[0]_1 ),
    .D(spi_dshot_1_apb_m_PWDATA[0]),
    .CLK(pll_clkout),
    .CE(logic_ram_57),
    .RESET(apb_m_PWDATA_0_23) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[1]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[1]_1 ),
    .D(apb_m_PWDATA_1_14),
    .CLK(pll_clkout),
    .CE(logic_ram_57) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_1_G[2]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[2]_1 ),
    .D(apb_m_PWDATA_2_20),
    .CLK(pll_clkout),
    .CE(logic_ram_57),
    .RESET(apb_m_PWDATA_2_28) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_1_G[3]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[3]_1 ),
    .D(apb_m_PWDATA_3_12),
    .CLK(pll_clkout),
    .CE(logic_ram_57),
    .RESET(apb_m_PWDATA_2_28) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_1_G[4]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[4]_1 ),
    .D(apb_m_PWDATA_4_11),
    .CLK(pll_clkout),
    .CE(logic_ram_57),
    .RESET(apb_m_PWDATA_2_28) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_1_G[5]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[5]_1 ),
    .D(apb_m_PWDATA_5_11),
    .CLK(pll_clkout),
    .CE(logic_ram_57),
    .RESET(apb_m_PWDATA_2_28) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_1_G[6]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[6]_1 ),
    .D(apb_m_PWDATA_6_11),
    .CLK(pll_clkout),
    .CE(logic_ram_57),
    .RESET(apb_m_PWDATA_2_28) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_1_G[7]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[7]_1 ),
    .D(apb_m_PWDATA_7_11),
    .CLK(pll_clkout),
    .CE(logic_ram_57),
    .RESET(apb_m_PWDATA_2_28) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_2_G[0]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[0]_1 ),
    .D(spi_dshot_1_apb_m_PWDATA[0]),
    .CLK(pll_clkout),
    .CE(logic_ram_59),
    .RESET(apb_m_PWDATA_0_25) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[1]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[1]_1 ),
    .D(apb_m_PWDATA_1_14),
    .CLK(pll_clkout),
    .CE(logic_ram_59) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_2_G[2]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[2]_1 ),
    .D(apb_m_PWDATA_2_20),
    .CLK(pll_clkout),
    .CE(logic_ram_59),
    .RESET(apb_m_PWDATA_2_30) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_2_G[3]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[3]_1 ),
    .D(apb_m_PWDATA_3_12),
    .CLK(pll_clkout),
    .CE(logic_ram_59),
    .RESET(apb_m_PWDATA_2_30) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_2_G[4]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[4]_1 ),
    .D(apb_m_PWDATA_4_11),
    .CLK(pll_clkout),
    .CE(logic_ram_59),
    .RESET(apb_m_PWDATA_2_30) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_2_G[5]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[5]_1 ),
    .D(apb_m_PWDATA_5_11),
    .CLK(pll_clkout),
    .CE(logic_ram_59),
    .RESET(apb_m_PWDATA_2_30) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_2_G[6]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[6]_1 ),
    .D(apb_m_PWDATA_6_11),
    .CLK(pll_clkout),
    .CE(logic_ram_59),
    .RESET(apb_m_PWDATA_2_30) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_2_G[7]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[7]_1 ),
    .D(apb_m_PWDATA_7_11),
    .CLK(pll_clkout),
    .CE(logic_ram_59),
    .RESET(apb_m_PWDATA_2_30) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_3_G[0]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[0]_1 ),
    .D(spi_dshot_1_apb_m_PWDATA[0]),
    .CLK(pll_clkout),
    .CE(logic_ram_61),
    .RESET(apb_m_PWDATA_0_27) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[1]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[1]_1 ),
    .D(apb_m_PWDATA_1_14),
    .CLK(pll_clkout),
    .CE(logic_ram_61) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_3_G[2]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[2]_1 ),
    .D(apb_m_PWDATA_2_20),
    .CLK(pll_clkout),
    .CE(logic_ram_61),
    .RESET(apb_m_PWDATA_2_32) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_3_G[3]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[3]_1 ),
    .D(apb_m_PWDATA_3_12),
    .CLK(pll_clkout),
    .CE(logic_ram_61),
    .RESET(apb_m_PWDATA_2_32) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_3_G[4]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[4]_1 ),
    .D(apb_m_PWDATA_4_11),
    .CLK(pll_clkout),
    .CE(logic_ram_61),
    .RESET(apb_m_PWDATA_2_32) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_3_G[5]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[5]_1 ),
    .D(apb_m_PWDATA_5_11),
    .CLK(pll_clkout),
    .CE(logic_ram_61),
    .RESET(apb_m_PWDATA_2_32) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_3_G[6]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[6]_1 ),
    .D(apb_m_PWDATA_6_11),
    .CLK(pll_clkout),
    .CE(logic_ram_61),
    .RESET(apb_m_PWDATA_2_32) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_3_G[7]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[7]_1 ),
    .D(apb_m_PWDATA_7_11),
    .CLK(pll_clkout),
    .CE(logic_ram_61),
    .RESET(apb_m_PWDATA_2_32) 
);
  DFFC logic_risingOccupancy_s1 (
    .Q(logic_risingOccupancy),
    .D(logic_pushing_11),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
defparam logic_risingOccupancy_s1.INIT=1'b0;
  MUX2_LUT5 \logic_ram_RAMOUT_0_G[0]_s0  (
    .O(\logic_ram_RAMOUT_0_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_1_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_2_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_3_G[0]_s0  (
    .O(\logic_ram_RAMOUT_3_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_4_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_5_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_6_G[0]_s0  (
    .O(\logic_ram_RAMOUT_6_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_7_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_8_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_9_G[0]_s0  (
    .O(\logic_ram_RAMOUT_9_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_10_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_11_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_12_G[0]_s0  (
    .O(\logic_ram_RAMOUT_12_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_13_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_14_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_15_G[0]_s0  (
    .O(\logic_ram_RAMOUT_15_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_16_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_17_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_18_G[0]_s0  (
    .O(\logic_ram_RAMOUT_18_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_19_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_20_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_21_G[0]_s0  (
    .O(\logic_ram_RAMOUT_21_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_22_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_23_G[1]_1 ),
    .S0(n77_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* StreamFifo */
module StreamFifo_0 (
  pll_clkout,
  reset_d,
  spiCtrl_io_rx_valid,
  bridge_rxLogic_listen,
  spi_dshot_1_apb_m_PWRITE,
  spiCtrl_io_rx_payload,
  spi_dshot_1_apb_m_PADDR,
  apb_operation_phase,
  logic_risingOccupancy,
  _zz_io_pop_valid,
  logic_pushing_4,
  spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload
)
;
input pll_clkout;
input reset_d;
input spiCtrl_io_rx_valid;
input bridge_rxLogic_listen;
input spi_dshot_1_apb_m_PWRITE;
input [7:0] spiCtrl_io_rx_payload;
input [3:2] spi_dshot_1_apb_m_PADDR;
input [1:1] apb_operation_phase;
output logic_risingOccupancy;
output _zz_io_pop_valid;
output logic_pushing_4;
output [7:0] spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload;
wire \logic_ram_RAMOUT_1_G[1]_1 ;
wire \logic_ram_RAMOUT_2_G[1]_1 ;
wire \logic_ram_RAMOUT_4_G[1]_1 ;
wire \logic_ram_RAMOUT_5_G[1]_1 ;
wire \logic_ram_RAMOUT_7_G[1]_1 ;
wire \logic_ram_RAMOUT_8_G[1]_1 ;
wire \logic_ram_RAMOUT_10_G[1]_1 ;
wire \logic_ram_RAMOUT_11_G[1]_1 ;
wire \logic_ram_RAMOUT_13_G[1]_1 ;
wire \logic_ram_RAMOUT_14_G[1]_1 ;
wire \logic_ram_RAMOUT_16_G[1]_1 ;
wire \logic_ram_RAMOUT_17_G[1]_1 ;
wire \logic_ram_RAMOUT_19_G[1]_1 ;
wire \logic_ram_RAMOUT_20_G[1]_1 ;
wire \logic_ram_RAMOUT_22_G[1]_1 ;
wire \logic_ram_RAMOUT_23_G[1]_1 ;
wire logic_pushing;
wire when_Stream_l1021;
wire n125_6;
wire logic_ram_55;
wire logic_ram_57;
wire logic_ram_59;
wire logic_ram_61;
wire n77_5;
wire n76_5;
wire n65_5;
wire n64_5;
wire when_Stream_l1021_4;
wire when_Stream_l1021_5;
wire \logic_ram_logic_ram_RAMREG_0_G[0]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[1]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[2]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[3]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[4]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[5]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[6]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[7]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[0]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[1]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[2]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[3]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[4]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[5]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[6]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[7]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[0]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[1]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[2]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[3]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[4]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[5]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[6]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[7]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[0]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[1]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[2]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[3]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[4]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[5]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[6]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[7]_1 ;
wire \logic_ram_RAMOUT_0_G[0]_2 ;
wire \logic_ram_RAMOUT_3_G[0]_2 ;
wire \logic_ram_RAMOUT_6_G[0]_2 ;
wire \logic_ram_RAMOUT_9_G[0]_2 ;
wire \logic_ram_RAMOUT_12_G[0]_2 ;
wire \logic_ram_RAMOUT_15_G[0]_2 ;
wire \logic_ram_RAMOUT_18_G[0]_2 ;
wire \logic_ram_RAMOUT_21_G[0]_2 ;
wire [1:0] logic_pushPtr_value;
wire [1:0] logic_popPtr_value;
wire VCC;
wire GND;
  LUT3 \logic_ram_RAMOUT_0_G[0]_s1  (
    .F(\logic_ram_RAMOUT_1_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[0]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[0]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_0_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_0_G[0]_s2  (
    .F(\logic_ram_RAMOUT_2_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[0]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[0]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_0_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_3_G[0]_s1  (
    .F(\logic_ram_RAMOUT_4_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[1]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[1]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_3_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_3_G[0]_s2  (
    .F(\logic_ram_RAMOUT_5_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[1]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[1]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_3_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_6_G[0]_s1  (
    .F(\logic_ram_RAMOUT_7_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[2]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[2]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_6_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_6_G[0]_s2  (
    .F(\logic_ram_RAMOUT_8_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[2]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[2]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_6_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_9_G[0]_s1  (
    .F(\logic_ram_RAMOUT_10_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[3]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[3]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_9_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_9_G[0]_s2  (
    .F(\logic_ram_RAMOUT_11_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[3]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[3]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_9_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_12_G[0]_s1  (
    .F(\logic_ram_RAMOUT_13_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[4]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[4]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_12_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_12_G[0]_s2  (
    .F(\logic_ram_RAMOUT_14_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[4]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[4]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_12_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_15_G[0]_s1  (
    .F(\logic_ram_RAMOUT_16_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[5]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[5]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_15_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_15_G[0]_s2  (
    .F(\logic_ram_RAMOUT_17_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[5]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[5]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_15_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_18_G[0]_s1  (
    .F(\logic_ram_RAMOUT_19_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[6]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[6]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_18_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_18_G[0]_s2  (
    .F(\logic_ram_RAMOUT_20_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[6]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[6]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_18_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_21_G[0]_s1  (
    .F(\logic_ram_RAMOUT_22_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[7]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[7]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_21_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_21_G[0]_s2  (
    .F(\logic_ram_RAMOUT_23_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[7]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[7]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_21_G[0]_s2 .INIT=8'hCA;
  LUT4 logic_pushing_s0 (
    .F(logic_pushing),
    .I0(logic_pushing_4),
    .I1(logic_risingOccupancy),
    .I2(spiCtrl_io_rx_valid),
    .I3(bridge_rxLogic_listen) 
);
defparam logic_pushing_s0.INIT=16'h7000;
  LUT2 when_Stream_l1021_s0 (
    .F(when_Stream_l1021),
    .I0(logic_pushing),
    .I1(when_Stream_l1021_4) 
);
defparam when_Stream_l1021_s0.INIT=4'h6;
  LUT4 n125_s2 (
    .F(n125_6),
    .I0(logic_pushPtr_value[0]),
    .I1(n77_5),
    .I2(logic_pushPtr_value[1]),
    .I3(n76_5) 
);
defparam n125_s2.INIT=16'h9009;
  LUT3 logic_ram_s53 (
    .F(logic_ram_55),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushing) 
);
defparam logic_ram_s53.INIT=8'h10;
  LUT3 logic_ram_s54 (
    .F(logic_ram_57),
    .I0(logic_pushPtr_value[1]),
    .I1(logic_pushPtr_value[0]),
    .I2(logic_pushing) 
);
defparam logic_ram_s54.INIT=8'h40;
  LUT3 logic_ram_s55 (
    .F(logic_ram_59),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushing) 
);
defparam logic_ram_s55.INIT=8'h40;
  LUT3 logic_ram_s56 (
    .F(logic_ram_61),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushing) 
);
defparam logic_ram_s56.INIT=8'h80;
  LUT3 n77_s1 (
    .F(n77_5),
    .I0(logic_popPtr_value[1]),
    .I1(logic_popPtr_value[0]),
    .I2(when_Stream_l1021_4) 
);
defparam n77_s1.INIT=8'h1C;
  LUT3 n76_s1 (
    .F(n76_5),
    .I0(logic_popPtr_value[0]),
    .I1(logic_popPtr_value[1]),
    .I2(when_Stream_l1021_4) 
);
defparam n76_s1.INIT=8'h2C;
  LUT3 n65_s1 (
    .F(n65_5),
    .I0(logic_pushPtr_value[1]),
    .I1(logic_pushPtr_value[0]),
    .I2(logic_pushing) 
);
defparam n65_s1.INIT=8'h1C;
  LUT3 n64_s1 (
    .F(n64_5),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushing) 
);
defparam n64_s1.INIT=8'h2C;
  LUT4 logic_pushing_s1 (
    .F(logic_pushing_4),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_popPtr_value[0]),
    .I2(logic_pushPtr_value[1]),
    .I3(logic_popPtr_value[1]) 
);
defparam logic_pushing_s1.INIT=16'h9009;
  LUT4 when_Stream_l1021_s1 (
    .F(when_Stream_l1021_4),
    .I0(_zz_io_pop_valid),
    .I1(logic_risingOccupancy),
    .I2(logic_pushing_4),
    .I3(when_Stream_l1021_5) 
);
defparam when_Stream_l1021_s1.INIT=16'hC500;
  LUT4 when_Stream_l1021_s2 (
    .F(when_Stream_l1021_5),
    .I0(spi_dshot_1_apb_m_PWRITE),
    .I1(spi_dshot_1_apb_m_PADDR[2]),
    .I2(spi_dshot_1_apb_m_PADDR[3]),
    .I3(apb_operation_phase[1]) 
);
defparam when_Stream_l1021_s2.INIT=16'h0100;
  DFF _zz_logic_ram_port0_6_s0 (
    .Q(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[6]),
    .D(\logic_ram_RAMOUT_18_G[0]_2 ),
    .CLK(pll_clkout) 
);
  DFF _zz_logic_ram_port0_5_s0 (
    .Q(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[5]),
    .D(\logic_ram_RAMOUT_15_G[0]_2 ),
    .CLK(pll_clkout) 
);
  DFF _zz_logic_ram_port0_4_s0 (
    .Q(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[4]),
    .D(\logic_ram_RAMOUT_12_G[0]_2 ),
    .CLK(pll_clkout) 
);
  DFF _zz_logic_ram_port0_3_s0 (
    .Q(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[3]),
    .D(\logic_ram_RAMOUT_9_G[0]_2 ),
    .CLK(pll_clkout) 
);
  DFF _zz_logic_ram_port0_2_s0 (
    .Q(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[2]),
    .D(\logic_ram_RAMOUT_6_G[0]_2 ),
    .CLK(pll_clkout) 
);
  DFF _zz_logic_ram_port0_1_s0 (
    .Q(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[1]),
    .D(\logic_ram_RAMOUT_3_G[0]_2 ),
    .CLK(pll_clkout) 
);
  DFF _zz_logic_ram_port0_0_s0 (
    .Q(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[0]),
    .D(\logic_ram_RAMOUT_0_G[0]_2 ),
    .CLK(pll_clkout) 
);
  DFFC logic_pushPtr_value_1_s0 (
    .Q(logic_pushPtr_value[1]),
    .D(n64_5),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC logic_pushPtr_value_0_s0 (
    .Q(logic_pushPtr_value[0]),
    .D(n65_5),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC logic_popPtr_value_1_s0 (
    .Q(logic_popPtr_value[1]),
    .D(n76_5),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFC logic_popPtr_value_0_s0 (
    .Q(logic_popPtr_value[0]),
    .D(n77_5),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFFCE logic_risingOccupancy_s0 (
    .Q(logic_risingOccupancy),
    .D(logic_pushing),
    .CLK(pll_clkout),
    .CE(when_Stream_l1021),
    .CLEAR(reset_d) 
);
  DFFC _zz_io_pop_valid_s0 (
    .Q(_zz_io_pop_valid),
    .D(n125_6),
    .CLK(pll_clkout),
    .CLEAR(reset_d) 
);
  DFF _zz_logic_ram_port0_7_s0 (
    .Q(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[7]),
    .D(\logic_ram_RAMOUT_21_G[0]_2 ),
    .CLK(pll_clkout) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[0]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[0]_1 ),
    .D(spiCtrl_io_rx_payload[0]),
    .CLK(pll_clkout),
    .CE(logic_ram_55) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[1]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[1]_1 ),
    .D(spiCtrl_io_rx_payload[1]),
    .CLK(pll_clkout),
    .CE(logic_ram_55) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[2]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[2]_1 ),
    .D(spiCtrl_io_rx_payload[2]),
    .CLK(pll_clkout),
    .CE(logic_ram_55) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[3]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[3]_1 ),
    .D(spiCtrl_io_rx_payload[3]),
    .CLK(pll_clkout),
    .CE(logic_ram_55) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[4]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[4]_1 ),
    .D(spiCtrl_io_rx_payload[4]),
    .CLK(pll_clkout),
    .CE(logic_ram_55) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[5]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[5]_1 ),
    .D(spiCtrl_io_rx_payload[5]),
    .CLK(pll_clkout),
    .CE(logic_ram_55) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[6]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[6]_1 ),
    .D(spiCtrl_io_rx_payload[6]),
    .CLK(pll_clkout),
    .CE(logic_ram_55) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[7]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[7]_1 ),
    .D(spiCtrl_io_rx_payload[7]),
    .CLK(pll_clkout),
    .CE(logic_ram_55) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[0]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[0]_1 ),
    .D(spiCtrl_io_rx_payload[0]),
    .CLK(pll_clkout),
    .CE(logic_ram_57) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[1]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[1]_1 ),
    .D(spiCtrl_io_rx_payload[1]),
    .CLK(pll_clkout),
    .CE(logic_ram_57) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[2]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[2]_1 ),
    .D(spiCtrl_io_rx_payload[2]),
    .CLK(pll_clkout),
    .CE(logic_ram_57) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[3]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[3]_1 ),
    .D(spiCtrl_io_rx_payload[3]),
    .CLK(pll_clkout),
    .CE(logic_ram_57) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[4]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[4]_1 ),
    .D(spiCtrl_io_rx_payload[4]),
    .CLK(pll_clkout),
    .CE(logic_ram_57) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[5]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[5]_1 ),
    .D(spiCtrl_io_rx_payload[5]),
    .CLK(pll_clkout),
    .CE(logic_ram_57) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[6]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[6]_1 ),
    .D(spiCtrl_io_rx_payload[6]),
    .CLK(pll_clkout),
    .CE(logic_ram_57) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[7]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[7]_1 ),
    .D(spiCtrl_io_rx_payload[7]),
    .CLK(pll_clkout),
    .CE(logic_ram_57) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[0]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[0]_1 ),
    .D(spiCtrl_io_rx_payload[0]),
    .CLK(pll_clkout),
    .CE(logic_ram_59) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[1]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[1]_1 ),
    .D(spiCtrl_io_rx_payload[1]),
    .CLK(pll_clkout),
    .CE(logic_ram_59) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[2]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[2]_1 ),
    .D(spiCtrl_io_rx_payload[2]),
    .CLK(pll_clkout),
    .CE(logic_ram_59) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[3]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[3]_1 ),
    .D(spiCtrl_io_rx_payload[3]),
    .CLK(pll_clkout),
    .CE(logic_ram_59) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[4]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[4]_1 ),
    .D(spiCtrl_io_rx_payload[4]),
    .CLK(pll_clkout),
    .CE(logic_ram_59) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[5]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[5]_1 ),
    .D(spiCtrl_io_rx_payload[5]),
    .CLK(pll_clkout),
    .CE(logic_ram_59) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[6]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[6]_1 ),
    .D(spiCtrl_io_rx_payload[6]),
    .CLK(pll_clkout),
    .CE(logic_ram_59) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[7]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[7]_1 ),
    .D(spiCtrl_io_rx_payload[7]),
    .CLK(pll_clkout),
    .CE(logic_ram_59) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[0]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[0]_1 ),
    .D(spiCtrl_io_rx_payload[0]),
    .CLK(pll_clkout),
    .CE(logic_ram_61) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[1]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[1]_1 ),
    .D(spiCtrl_io_rx_payload[1]),
    .CLK(pll_clkout),
    .CE(logic_ram_61) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[2]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[2]_1 ),
    .D(spiCtrl_io_rx_payload[2]),
    .CLK(pll_clkout),
    .CE(logic_ram_61) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[3]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[3]_1 ),
    .D(spiCtrl_io_rx_payload[3]),
    .CLK(pll_clkout),
    .CE(logic_ram_61) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[4]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[4]_1 ),
    .D(spiCtrl_io_rx_payload[4]),
    .CLK(pll_clkout),
    .CE(logic_ram_61) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[5]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[5]_1 ),
    .D(spiCtrl_io_rx_payload[5]),
    .CLK(pll_clkout),
    .CE(logic_ram_61) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[6]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[6]_1 ),
    .D(spiCtrl_io_rx_payload[6]),
    .CLK(pll_clkout),
    .CE(logic_ram_61) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[7]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[7]_1 ),
    .D(spiCtrl_io_rx_payload[7]),
    .CLK(pll_clkout),
    .CE(logic_ram_61) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_0_G[0]_s0  (
    .O(\logic_ram_RAMOUT_0_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_1_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_2_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_3_G[0]_s0  (
    .O(\logic_ram_RAMOUT_3_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_4_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_5_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_6_G[0]_s0  (
    .O(\logic_ram_RAMOUT_6_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_7_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_8_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_9_G[0]_s0  (
    .O(\logic_ram_RAMOUT_9_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_10_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_11_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_12_G[0]_s0  (
    .O(\logic_ram_RAMOUT_12_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_13_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_14_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_15_G[0]_s0  (
    .O(\logic_ram_RAMOUT_15_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_16_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_17_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_18_G[0]_s0  (
    .O(\logic_ram_RAMOUT_18_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_19_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_20_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_21_G[0]_s0  (
    .O(\logic_ram_RAMOUT_21_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_22_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_23_G[1]_1 ),
    .S0(n77_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* StreamFifo_0 */
module Apb3SpiSlaveCtrl (
  apb_m_PWDATA_0_19,
  pll_clkout,
  reset_d,
  apb_m_PWDATA_1_14,
  apb_m_PWDATA_15_13,
  spi_dshot_1_apb_m_PWRITE,
  n2103_10,
  n2326_15,
  buffers_0,
  spi_pins_ss_d,
  buffers_0_5,
  apb_m_PWDATA_0_21,
  apb_m_PWDATA_2_20,
  apb_m_PWDATA_2_26,
  apb_m_PWDATA_3_12,
  apb_m_PWDATA_4_11,
  apb_m_PWDATA_5_11,
  apb_m_PWDATA_6_11,
  apb_m_PWDATA_7_11,
  apb_m_PWDATA_0_23,
  apb_m_PWDATA_2_28,
  apb_m_PWDATA_0_25,
  apb_m_PWDATA_2_30,
  apb_m_PWDATA_0_27,
  apb_m_PWDATA_2_32,
  spi_dshot_1_apb_m_PWDATA_0,
  spi_dshot_1_apb_m_PWDATA_2,
  spi_dshot_1_apb_m_PWDATA_3,
  spi_dshot_1_apb_m_PADDR,
  apb_operation_phase,
  bridge_interruptCtrl_txIntEnable,
  bridge_interruptCtrl_rxIntEnable,
  bridge_interruptCtrl_ssEnabledInt,
  bridge_interruptCtrl_ssDisabledInt,
  spi_slave_ctrl_io_spi_miso_write,
  io_spi_sclk_buffercc_io_dataOut,
  spiCtrl_io_ssFilted,
  io_spi_mosi_buffercc_io_dataOut,
  _zz_io_pop_valid,
  logic_pushing_4,
  logic_risingOccupancy,
  logic_pushing,
  logic_risingOccupancy_6,
  _zz_io_pop_valid_7,
  logic_pushing_4_8,
  spi_slave_ctrl_io_apb_PRDATA,
  logic_pushPtr_value
)
;
input apb_m_PWDATA_0_19;
input pll_clkout;
input reset_d;
input apb_m_PWDATA_1_14;
input apb_m_PWDATA_15_13;
input spi_dshot_1_apb_m_PWRITE;
input n2103_10;
input n2326_15;
input buffers_0;
input spi_pins_ss_d;
input buffers_0_5;
input apb_m_PWDATA_0_21;
input apb_m_PWDATA_2_20;
input apb_m_PWDATA_2_26;
input apb_m_PWDATA_3_12;
input apb_m_PWDATA_4_11;
input apb_m_PWDATA_5_11;
input apb_m_PWDATA_6_11;
input apb_m_PWDATA_7_11;
input apb_m_PWDATA_0_23;
input apb_m_PWDATA_2_28;
input apb_m_PWDATA_0_25;
input apb_m_PWDATA_2_30;
input apb_m_PWDATA_0_27;
input apb_m_PWDATA_2_32;
input spi_dshot_1_apb_m_PWDATA_0;
input spi_dshot_1_apb_m_PWDATA_2;
input spi_dshot_1_apb_m_PWDATA_3;
input [3:2] spi_dshot_1_apb_m_PADDR;
input [1:1] apb_operation_phase;
output bridge_interruptCtrl_txIntEnable;
output bridge_interruptCtrl_rxIntEnable;
output bridge_interruptCtrl_ssEnabledInt;
output bridge_interruptCtrl_ssDisabledInt;
output spi_slave_ctrl_io_spi_miso_write;
output io_spi_sclk_buffercc_io_dataOut;
output spiCtrl_io_ssFilted;
output io_spi_mosi_buffercc_io_dataOut;
output _zz_io_pop_valid;
output logic_pushing_4;
output logic_risingOccupancy;
output logic_pushing;
output logic_risingOccupancy_6;
output _zz_io_pop_valid_7;
output logic_pushing_4_8;
output [7:0] spi_slave_ctrl_io_apb_PRDATA;
output [1:0] logic_pushPtr_value;
wire n218_3;
wire n222_3;
wire bridge_interruptCtrl_ssEnabledInt_8;
wire bridge_interruptCtrl_ssDisabledInt_8;
wire n166_6;
wire bridge_interruptCtrl_ssEnabledIntEnable;
wire bridge_interruptCtrl_ssDisabledIntEnable;
wire _zz_io_kind_cpol;
wire _zz_io_kind_cpha;
wire bridge_rxLogic_listen;
wire spiCtrl_io_ssFilted_regNext;
wire spiCtrl_io_rx_valid;
wire counter_willOverflow_regNext_5;
wire counter_willOverflowIfInc;
wire [7:0] spiCtrl_io_rx_payload;
wire [7:0] bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload;
wire [7:0] spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload;
wire VCC;
wire GND;
  LUT4 n218_s0 (
    .F(n218_3),
    .I0(spi_dshot_1_apb_m_PADDR[3]),
    .I1(spi_dshot_1_apb_m_PADDR[2]),
    .I2(apb_operation_phase[1]),
    .I3(spi_dshot_1_apb_m_PWRITE) 
);
defparam n218_s0.INIT=16'h4000;
  LUT4 n222_s0 (
    .F(n222_3),
    .I0(spi_dshot_1_apb_m_PADDR[2]),
    .I1(spi_dshot_1_apb_m_PWRITE),
    .I2(apb_operation_phase[1]),
    .I3(spi_dshot_1_apb_m_PADDR[3]) 
);
defparam n222_s0.INIT=16'h4000;
  LUT3 bridge_interruptCtrl_ssEnabledInt_s3 (
    .F(bridge_interruptCtrl_ssEnabledInt_8),
    .I0(spiCtrl_io_ssFilted),
    .I1(spiCtrl_io_ssFilted_regNext),
    .I2(n166_6) 
);
defparam bridge_interruptCtrl_ssEnabledInt_s3.INIT=8'h4F;
  LUT3 bridge_interruptCtrl_ssDisabledInt_s3 (
    .F(bridge_interruptCtrl_ssDisabledInt_8),
    .I0(spiCtrl_io_ssFilted_regNext),
    .I1(spiCtrl_io_ssFilted),
    .I2(bridge_interruptCtrl_ssDisabledIntEnable) 
);
defparam bridge_interruptCtrl_ssDisabledInt_s3.INIT=8'h4F;
  LUT4 spi_slave_ctrl_io_apb_PRDATA_3_s (
    .F(spi_slave_ctrl_io_apb_PRDATA[3]),
    .I0(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[3]),
    .I1(bridge_interruptCtrl_ssDisabledIntEnable),
    .I2(spi_dshot_1_apb_m_PADDR[3]),
    .I3(spi_dshot_1_apb_m_PADDR[2]) 
);
defparam spi_slave_ctrl_io_apb_PRDATA_3_s.INIT=16'h0C0A;
  LUT4 spi_slave_ctrl_io_apb_PRDATA_2_s (
    .F(spi_slave_ctrl_io_apb_PRDATA[2]),
    .I0(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[2]),
    .I1(bridge_interruptCtrl_ssEnabledIntEnable),
    .I2(spi_dshot_1_apb_m_PADDR[3]),
    .I3(spi_dshot_1_apb_m_PADDR[2]) 
);
defparam spi_slave_ctrl_io_apb_PRDATA_2_s.INIT=16'h0C0A;
  LUT4 spi_slave_ctrl_io_apb_PRDATA_1_s (
    .F(spi_slave_ctrl_io_apb_PRDATA[1]),
    .I0(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[1]),
    .I1(bridge_interruptCtrl_rxIntEnable),
    .I2(spi_dshot_1_apb_m_PADDR[3]),
    .I3(spi_dshot_1_apb_m_PADDR[2]) 
);
defparam spi_slave_ctrl_io_apb_PRDATA_1_s.INIT=16'h0C0A;
  LUT4 spi_slave_ctrl_io_apb_PRDATA_0_s (
    .F(spi_slave_ctrl_io_apb_PRDATA[0]),
    .I0(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[0]),
    .I1(bridge_interruptCtrl_txIntEnable),
    .I2(spi_dshot_1_apb_m_PADDR[3]),
    .I3(spi_dshot_1_apb_m_PADDR[2]) 
);
defparam spi_slave_ctrl_io_apb_PRDATA_0_s.INIT=16'h0C0A;
  LUT4 n166_s2 (
    .F(n166_6),
    .I0(n218_3),
    .I1(n2103_10),
    .I2(n2326_15),
    .I3(bridge_interruptCtrl_ssEnabledIntEnable) 
);
defparam n166_s2.INIT=16'h7F00;
  LUT3 spi_slave_ctrl_io_apb_PRDATA_7_s0 (
    .F(spi_slave_ctrl_io_apb_PRDATA[7]),
    .I0(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[7]),
    .I1(spi_dshot_1_apb_m_PADDR[2]),
    .I2(spi_dshot_1_apb_m_PADDR[3]) 
);
defparam spi_slave_ctrl_io_apb_PRDATA_7_s0.INIT=8'h02;
  LUT3 spi_slave_ctrl_io_apb_PRDATA_6_s0 (
    .F(spi_slave_ctrl_io_apb_PRDATA[6]),
    .I0(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[6]),
    .I1(spi_dshot_1_apb_m_PADDR[2]),
    .I2(spi_dshot_1_apb_m_PADDR[3]) 
);
defparam spi_slave_ctrl_io_apb_PRDATA_6_s0.INIT=8'h02;
  LUT3 spi_slave_ctrl_io_apb_PRDATA_5_s0 (
    .F(spi_slave_ctrl_io_apb_PRDATA[5]),
    .I0(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[5]),
    .I1(spi_dshot_1_apb_m_PADDR[2]),
    .I2(spi_dshot_1_apb_m_PADDR[3]) 
);
defparam spi_slave_ctrl_io_apb_PRDATA_5_s0.INIT=8'h02;
  LUT3 spi_slave_ctrl_io_apb_PRDATA_4_s1 (
    .F(spi_slave_ctrl_io_apb_PRDATA[4]),
    .I0(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[4]),
    .I1(spi_dshot_1_apb_m_PADDR[2]),
    .I2(spi_dshot_1_apb_m_PADDR[3]) 
);
defparam spi_slave_ctrl_io_apb_PRDATA_4_s1.INIT=8'h02;
  DFFCE bridge_interruptCtrl_txIntEnable_s0 (
    .Q(bridge_interruptCtrl_txIntEnable),
    .D(apb_m_PWDATA_0_19),
    .CLK(pll_clkout),
    .CE(n218_3),
    .CLEAR(reset_d) 
);
  DFFCE bridge_interruptCtrl_rxIntEnable_s0 (
    .Q(bridge_interruptCtrl_rxIntEnable),
    .D(apb_m_PWDATA_1_14),
    .CLK(pll_clkout),
    .CE(n218_3),
    .CLEAR(reset_d) 
);
  DFFCE bridge_interruptCtrl_ssEnabledIntEnable_s0 (
    .Q(bridge_interruptCtrl_ssEnabledIntEnable),
    .D(spi_dshot_1_apb_m_PWDATA_2),
    .CLK(pll_clkout),
    .CE(n218_3),
    .CLEAR(reset_d) 
);
  DFFCE bridge_interruptCtrl_ssDisabledIntEnable_s0 (
    .Q(bridge_interruptCtrl_ssDisabledIntEnable),
    .D(spi_dshot_1_apb_m_PWDATA_3),
    .CLK(pll_clkout),
    .CE(n218_3),
    .CLEAR(reset_d) 
);
  DFFE _zz_io_kind_cpol_s0 (
    .Q(_zz_io_kind_cpol),
    .D(apb_m_PWDATA_0_19),
    .CLK(pll_clkout),
    .CE(n222_3) 
);
  DFFE _zz_io_kind_cpha_s0 (
    .Q(_zz_io_kind_cpha),
    .D(apb_m_PWDATA_1_14),
    .CLK(pll_clkout),
    .CE(n222_3) 
);
  DFFCE bridge_rxLogic_listen_s0 (
    .Q(bridge_rxLogic_listen),
    .D(apb_m_PWDATA_15_13),
    .CLK(pll_clkout),
    .CE(n218_3),
    .CLEAR(reset_d) 
);
  DFFP spiCtrl_io_ssFilted_regNext_s0 (
    .Q(spiCtrl_io_ssFilted_regNext),
    .D(spiCtrl_io_ssFilted),
    .CLK(pll_clkout),
    .PRESET(reset_d) 
);
  DFFCE bridge_interruptCtrl_ssEnabledInt_s1 (
    .Q(bridge_interruptCtrl_ssEnabledInt),
    .D(n166_6),
    .CLK(pll_clkout),
    .CE(bridge_interruptCtrl_ssEnabledInt_8),
    .CLEAR(reset_d) 
);
defparam bridge_interruptCtrl_ssEnabledInt_s1.INIT=1'b0;
  DFFCE bridge_interruptCtrl_ssDisabledInt_s1 (
    .Q(bridge_interruptCtrl_ssDisabledInt),
    .D(bridge_interruptCtrl_ssDisabledIntEnable),
    .CLK(pll_clkout),
    .CE(bridge_interruptCtrl_ssDisabledInt_8),
    .CLEAR(reset_d) 
);
defparam bridge_interruptCtrl_ssDisabledInt_s1.INIT=1'b0;
  SpiSlaveCtrl spiCtrl (
    .pll_clkout(pll_clkout),
    .reset_d(reset_d),
    ._zz_io_kind_cpol(_zz_io_kind_cpol),
    ._zz_io_kind_cpha(_zz_io_kind_cpha),
    .buffers_0(buffers_0),
    .spi_pins_ss_d(spi_pins_ss_d),
    .buffers_0_4(buffers_0_5),
    .bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[7:0]),
    .spiCtrl_io_rx_valid(spiCtrl_io_rx_valid),
    .spi_slave_ctrl_io_spi_miso_write(spi_slave_ctrl_io_spi_miso_write),
    .counter_willOverflow_regNext_5(counter_willOverflow_regNext_5),
    .counter_willOverflowIfInc(counter_willOverflowIfInc),
    .io_spi_sclk_buffercc_io_dataOut(io_spi_sclk_buffercc_io_dataOut),
    .spiCtrl_io_ssFilted(spiCtrl_io_ssFilted),
    .io_spi_mosi_buffercc_io_dataOut(io_spi_mosi_buffercc_io_dataOut),
    .spiCtrl_io_rx_payload(spiCtrl_io_rx_payload[7:0])
);
  StreamFifo bridge_txLogic_streamUnbuffered_queueWithAvailability (
    .pll_clkout(pll_clkout),
    .reset_d(reset_d),
    .apb_m_PWDATA_0_21(apb_m_PWDATA_0_21),
    .apb_m_PWDATA_1_14(apb_m_PWDATA_1_14),
    .apb_m_PWDATA_2_20(apb_m_PWDATA_2_20),
    .apb_m_PWDATA_2_26(apb_m_PWDATA_2_26),
    .apb_m_PWDATA_3_12(apb_m_PWDATA_3_12),
    .apb_m_PWDATA_4_11(apb_m_PWDATA_4_11),
    .apb_m_PWDATA_5_11(apb_m_PWDATA_5_11),
    .apb_m_PWDATA_6_11(apb_m_PWDATA_6_11),
    .apb_m_PWDATA_7_11(apb_m_PWDATA_7_11),
    .apb_m_PWDATA_0_23(apb_m_PWDATA_0_23),
    .apb_m_PWDATA_2_28(apb_m_PWDATA_2_28),
    .apb_m_PWDATA_0_25(apb_m_PWDATA_0_25),
    .apb_m_PWDATA_2_30(apb_m_PWDATA_2_30),
    .apb_m_PWDATA_0_27(apb_m_PWDATA_0_27),
    .apb_m_PWDATA_2_32(apb_m_PWDATA_2_32),
    .spi_dshot_1_apb_m_PWRITE(spi_dshot_1_apb_m_PWRITE),
    .counter_willOverflow_regNext_5(counter_willOverflow_regNext_5),
    .counter_willOverflowIfInc(counter_willOverflowIfInc),
    .spiCtrl_io_ssFilted(spiCtrl_io_ssFilted),
    .spi_dshot_1_apb_m_PWDATA(spi_dshot_1_apb_m_PWDATA_0),
    .spi_dshot_1_apb_m_PADDR(spi_dshot_1_apb_m_PADDR[3:2]),
    .apb_operation_phase(apb_operation_phase[1]),
    ._zz_io_pop_valid(_zz_io_pop_valid),
    .logic_pushing_4(logic_pushing_4),
    .logic_risingOccupancy(logic_risingOccupancy),
    .logic_pushing(logic_pushing),
    .bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[7:0]),
    .logic_pushPtr_value(logic_pushPtr_value[1:0])
);
  StreamFifo_0 spiCtrl_io_rx_takeWhen_queueWithOccupancy (
    .pll_clkout(pll_clkout),
    .reset_d(reset_d),
    .spiCtrl_io_rx_valid(spiCtrl_io_rx_valid),
    .bridge_rxLogic_listen(bridge_rxLogic_listen),
    .spi_dshot_1_apb_m_PWRITE(spi_dshot_1_apb_m_PWRITE),
    .spiCtrl_io_rx_payload(spiCtrl_io_rx_payload[7:0]),
    .spi_dshot_1_apb_m_PADDR(spi_dshot_1_apb_m_PADDR[3:2]),
    .apb_operation_phase(apb_operation_phase[1]),
    .logic_risingOccupancy(logic_risingOccupancy_6),
    ._zz_io_pop_valid(_zz_io_pop_valid_7),
    .logic_pushing_4(logic_pushing_4_8),
    .spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Apb3SpiSlaveCtrl */
module SPI_DShot_Top (
  clkin,
  spi_pins_sclk,
  spi_pins_mosi,
  spi_pins_ss,
  d_out,
  spi_pins_miso,
  reset
)
;
input clkin;
input spi_pins_sclk;
input spi_pins_mosi;
input spi_pins_ss;
output [7:0] d_out;
inout spi_pins_miso;
input reset;
wire clkin_d;
wire spi_pins_sclk_d;
wire spi_pins_mosi_d;
wire spi_pins_ss_d;
wire reset_d;
wire pll_clkout;
wire apb_m_PWDATA_0_19;
wire apb_m_PWDATA_2_20;
wire apb_m_PWDATA_3_12;
wire apb_m_PWDATA_4_11;
wire apb_m_PWDATA_5_11;
wire apb_m_PWDATA_6_11;
wire apb_m_PWDATA_7_11;
wire n2103_10;
wire apb_m_PWDATA_1_14;
wire n2326_15;
wire apb_m_PWDATA_2_26;
wire apb_m_PWDATA_0_21;
wire apb_m_PWDATA_2_28;
wire apb_m_PWDATA_0_23;
wire apb_m_PWDATA_2_30;
wire apb_m_PWDATA_0_25;
wire apb_m_PWDATA_2_32;
wire apb_m_PWDATA_0_27;
wire spi_dshot_1_apb_m_PWRITE;
wire apb_m_PWDATA_15_13;
wire buffers_0;
wire buffers_0_9;
wire bridge_interruptCtrl_txIntEnable;
wire bridge_interruptCtrl_rxIntEnable;
wire bridge_interruptCtrl_ssEnabledInt;
wire bridge_interruptCtrl_ssDisabledInt;
wire spi_slave_ctrl_io_spi_miso_write;
wire io_spi_sclk_buffercc_io_dataOut;
wire spiCtrl_io_ssFilted;
wire io_spi_mosi_buffercc_io_dataOut;
wire _zz_io_pop_valid;
wire logic_pushing_4;
wire logic_risingOccupancy;
wire logic_pushing;
wire logic_risingOccupancy_10;
wire _zz_io_pop_valid_11;
wire logic_pushing_4_12;
wire [1:1] apb_operation_phase;
wire [3:2] spi_dshot_1_apb_m_PADDR;
wire [3:0] spi_dshot_1_apb_m_PWDATA;
wire [7:0] d_out_d;
wire [7:0] spi_slave_ctrl_io_apb_PRDATA;
wire [1:0] logic_pushPtr_value;
wire VCC;
wire GND;
  IBUF clkin_ibuf (
    .O(clkin_d),
    .I(clkin) 
);
  IBUF spi_pins_sclk_ibuf (
    .O(spi_pins_sclk_d),
    .I(spi_pins_sclk) 
);
  IBUF spi_pins_mosi_ibuf (
    .O(spi_pins_mosi_d),
    .I(spi_pins_mosi) 
);
  IBUF spi_pins_ss_ibuf (
    .O(spi_pins_ss_d),
    .I(spi_pins_ss) 
);
  IBUF reset_ibuf (
    .O(reset_d),
    .I(reset) 
);
  TBUF spi_pins_miso_s1 (
    .O(spi_pins_miso),
    .I(spi_slave_ctrl_io_spi_miso_write),
    .OEN(spiCtrl_io_ssFilted) 
);
  OBUF d_out_0_obuf (
    .O(d_out[0]),
    .I(d_out_d[0]) 
);
  OBUF d_out_1_obuf (
    .O(d_out[1]),
    .I(d_out_d[1]) 
);
  OBUF d_out_2_obuf (
    .O(d_out[2]),
    .I(d_out_d[2]) 
);
  OBUF d_out_3_obuf (
    .O(d_out[3]),
    .I(d_out_d[3]) 
);
  OBUF d_out_4_obuf (
    .O(d_out[4]),
    .I(d_out_d[4]) 
);
  OBUF d_out_5_obuf (
    .O(d_out[5]),
    .I(d_out_d[5]) 
);
  OBUF d_out_6_obuf (
    .O(d_out[6]),
    .I(d_out_d[6]) 
);
  OBUF d_out_7_obuf (
    .O(d_out[7]),
    .I(d_out_d[7]) 
);
  Gowin_rPLL pll (
    .clkin_d(clkin_d),
    .pll_clkout(pll_clkout)
);
  SPI_DShot spi_dshot_1 (
    .pll_clkout(pll_clkout),
    .reset_d(reset_d),
    .io_spi_sclk_buffercc_io_dataOut(io_spi_sclk_buffercc_io_dataOut),
    .io_spi_mosi_buffercc_io_dataOut(io_spi_mosi_buffercc_io_dataOut),
    .bridge_interruptCtrl_ssEnabledInt(bridge_interruptCtrl_ssEnabledInt),
    .bridge_interruptCtrl_ssDisabledInt(bridge_interruptCtrl_ssDisabledInt),
    ._zz_io_pop_valid(_zz_io_pop_valid_11),
    .logic_risingOccupancy(logic_risingOccupancy_10),
    .logic_pushing_4(logic_pushing_4_12),
    .bridge_interruptCtrl_rxIntEnable(bridge_interruptCtrl_rxIntEnable),
    ._zz_io_pop_valid_0(_zz_io_pop_valid),
    .logic_risingOccupancy_1(logic_risingOccupancy),
    .logic_pushing_4_2(logic_pushing_4),
    .bridge_interruptCtrl_txIntEnable(bridge_interruptCtrl_txIntEnable),
    .logic_pushing(logic_pushing),
    .spi_pins_sclk_d(spi_pins_sclk_d),
    .spi_pins_mosi_d(spi_pins_mosi_d),
    .spi_pins_ss_d(spi_pins_ss_d),
    .spi_slave_ctrl_io_apb_PRDATA(spi_slave_ctrl_io_apb_PRDATA[7:0]),
    .logic_pushPtr_value(logic_pushPtr_value[1:0]),
    .apb_m_PWDATA_0_19(apb_m_PWDATA_0_19),
    .apb_m_PWDATA_2_20(apb_m_PWDATA_2_20),
    .apb_m_PWDATA_3_12(apb_m_PWDATA_3_12),
    .apb_m_PWDATA_4_11(apb_m_PWDATA_4_11),
    .apb_m_PWDATA_5_11(apb_m_PWDATA_5_11),
    .apb_m_PWDATA_6_11(apb_m_PWDATA_6_11),
    .apb_m_PWDATA_7_11(apb_m_PWDATA_7_11),
    .n2103_10(n2103_10),
    .apb_m_PWDATA_1_14(apb_m_PWDATA_1_14),
    .n2326_15(n2326_15),
    .apb_m_PWDATA_2_26(apb_m_PWDATA_2_26),
    .apb_m_PWDATA_0_21(apb_m_PWDATA_0_21),
    .apb_m_PWDATA_2_28(apb_m_PWDATA_2_28),
    .apb_m_PWDATA_0_23(apb_m_PWDATA_0_23),
    .apb_m_PWDATA_2_30(apb_m_PWDATA_2_30),
    .apb_m_PWDATA_0_25(apb_m_PWDATA_0_25),
    .apb_m_PWDATA_2_32(apb_m_PWDATA_2_32),
    .apb_m_PWDATA_0_27(apb_m_PWDATA_0_27),
    .spi_dshot_1_apb_m_PWRITE(spi_dshot_1_apb_m_PWRITE),
    .apb_m_PWDATA_15_13(apb_m_PWDATA_15_13),
    .buffers_0(buffers_0),
    .buffers_0_3(buffers_0_9),
    .apb_operation_phase(apb_operation_phase[1]),
    .spi_dshot_1_apb_m_PADDR(spi_dshot_1_apb_m_PADDR[3:2]),
    .spi_dshot_1_apb_m_PWDATA_0(spi_dshot_1_apb_m_PWDATA[0]),
    .spi_dshot_1_apb_m_PWDATA_2(spi_dshot_1_apb_m_PWDATA[2]),
    .spi_dshot_1_apb_m_PWDATA_3(spi_dshot_1_apb_m_PWDATA[3]),
    .d_out_d(d_out_d[7:0])
);
  Apb3SpiSlaveCtrl spi_slave_ctrl (
    .apb_m_PWDATA_0_19(apb_m_PWDATA_0_19),
    .pll_clkout(pll_clkout),
    .reset_d(reset_d),
    .apb_m_PWDATA_1_14(apb_m_PWDATA_1_14),
    .apb_m_PWDATA_15_13(apb_m_PWDATA_15_13),
    .spi_dshot_1_apb_m_PWRITE(spi_dshot_1_apb_m_PWRITE),
    .n2103_10(n2103_10),
    .n2326_15(n2326_15),
    .buffers_0(buffers_0),
    .spi_pins_ss_d(spi_pins_ss_d),
    .buffers_0_5(buffers_0_9),
    .apb_m_PWDATA_0_21(apb_m_PWDATA_0_21),
    .apb_m_PWDATA_2_20(apb_m_PWDATA_2_20),
    .apb_m_PWDATA_2_26(apb_m_PWDATA_2_26),
    .apb_m_PWDATA_3_12(apb_m_PWDATA_3_12),
    .apb_m_PWDATA_4_11(apb_m_PWDATA_4_11),
    .apb_m_PWDATA_5_11(apb_m_PWDATA_5_11),
    .apb_m_PWDATA_6_11(apb_m_PWDATA_6_11),
    .apb_m_PWDATA_7_11(apb_m_PWDATA_7_11),
    .apb_m_PWDATA_0_23(apb_m_PWDATA_0_23),
    .apb_m_PWDATA_2_28(apb_m_PWDATA_2_28),
    .apb_m_PWDATA_0_25(apb_m_PWDATA_0_25),
    .apb_m_PWDATA_2_30(apb_m_PWDATA_2_30),
    .apb_m_PWDATA_0_27(apb_m_PWDATA_0_27),
    .apb_m_PWDATA_2_32(apb_m_PWDATA_2_32),
    .spi_dshot_1_apb_m_PWDATA_0(spi_dshot_1_apb_m_PWDATA[0]),
    .spi_dshot_1_apb_m_PWDATA_2(spi_dshot_1_apb_m_PWDATA[2]),
    .spi_dshot_1_apb_m_PWDATA_3(spi_dshot_1_apb_m_PWDATA[3]),
    .spi_dshot_1_apb_m_PADDR(spi_dshot_1_apb_m_PADDR[3:2]),
    .apb_operation_phase(apb_operation_phase[1]),
    .bridge_interruptCtrl_txIntEnable(bridge_interruptCtrl_txIntEnable),
    .bridge_interruptCtrl_rxIntEnable(bridge_interruptCtrl_rxIntEnable),
    .bridge_interruptCtrl_ssEnabledInt(bridge_interruptCtrl_ssEnabledInt),
    .bridge_interruptCtrl_ssDisabledInt(bridge_interruptCtrl_ssDisabledInt),
    .spi_slave_ctrl_io_spi_miso_write(spi_slave_ctrl_io_spi_miso_write),
    .io_spi_sclk_buffercc_io_dataOut(io_spi_sclk_buffercc_io_dataOut),
    .spiCtrl_io_ssFilted(spiCtrl_io_ssFilted),
    .io_spi_mosi_buffercc_io_dataOut(io_spi_mosi_buffercc_io_dataOut),
    ._zz_io_pop_valid(_zz_io_pop_valid),
    .logic_pushing_4(logic_pushing_4),
    .logic_risingOccupancy(logic_risingOccupancy),
    .logic_pushing(logic_pushing),
    .logic_risingOccupancy_6(logic_risingOccupancy_10),
    ._zz_io_pop_valid_7(_zz_io_pop_valid_11),
    .logic_pushing_4_8(logic_pushing_4_12),
    .spi_slave_ctrl_io_apb_PRDATA(spi_slave_ctrl_io_apb_PRDATA[7:0]),
    .logic_pushPtr_value(logic_pushPtr_value[1:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* SPI_DShot_Top */
