# $Header: /vobs/psd_backend_data/data/cuiforms/lcns.form /main/3 17-Jun-02.14:42:37 fxf $
# CNS MAIN FORM
#	This is for Allegro pcb to make the form smaller due to the
#	elimination of electrical

FILE_TYPE=FORM_DEFN VERSION=2
FORM
FIXED
PORT 33 59
HEADER "Constraints System Master"
MESSAGE NOTIMPLMENTED 3 "Constraint command not implemented."
MESSAGE DPF_WARNING 1 "Changes will NOT be seen by exported partitions."
MESSAGE READ_ONLY_DPF 1 "Not editable within design partition."

TILE 

TEXT "Standard design rules:"
OPTIONS bold
TLOC 1 1
ENDTEXT

TEXT "On-line DRC:"
TLOC 3 3
ENDTEXT

FIELD drc_on
FLOC 17 3
CHECKLIST "On" "drc_control"
ENDFIELD

FIELD drc_off
FLOC 24 3
CHECKLIST "Off" "drc_control"
ENDFIELD

FIELD simple_form
FLOC 6 5
MENUBUTTON "Set standard values..." 24 3
ENDFIELD

TEXT "Extended design rules:"
OPTIONS bold
TLOC 1 8
ENDTEXT

GROUP "Spacing rule set"
GLOC 1 10
GSIZE 31 12
ENDGROUP

FIELD space_prop_edit
FLOC 3 13
MENUBUTTON "Attach property, nets..." 27 3
ENDFIELD

FIELD net_space_value
FLOC 3 15
MENUBUTTON "Set values..." 27 3
ENDFIELD

FIELD net_space_asn_table
FLOC 3 17
MENUBUTTON "Assignment table..." 27 3
ENDFIELD

FIELD net_space_drc_val
FLOC 3 19
MENUBUTTON "Set DRC modes..." 27 3
ENDFIELD

GROUP "Physical (lines/vias) rule set"
GLOC 1 23
GSIZE 31 12
ENDGROUP

FIELD data_prop_edit
FLOC 3 26
MENUBUTTON "Attach property, nets..." 27 3
ENDFIELD

FIELD net_data_value
FLOC 3 28
MENUBUTTON "Set values..." 27 3
ENDFIELD

FIELD net_data_asn_table
FLOC 3 30
MENUBUTTON "Assignment table..." 27 3
ENDFIELD

FIELD net_data_drc_val
FLOC 3 32
MENUBUTTON "Set DRC modes..." 27 3
ENDFIELD

FIELD design
FLOC 3 36
MENUBUTTON "Design constraints..." 27 3
ENDFIELD

FIELD Done
FLOC 1 39
MENUBUTTON "Ok" 9 3
ENDFIELD

FIELD help
FLOC 22 39
MENUBUTTON "Help" 9 3
ENDFIELD
 
ENDTILE

ENDFORM
