// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        data_20_V_read,
        data_21_V_read,
        data_22_V_read,
        data_23_V_read,
        data_24_V_read,
        data_25_V_read,
        data_26_V_read,
        data_27_V_read,
        data_28_V_read,
        data_29_V_read,
        data_30_V_read,
        data_31_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [4:0] data_0_V_read;
input  [4:0] data_1_V_read;
input  [4:0] data_2_V_read;
input  [4:0] data_3_V_read;
input  [4:0] data_4_V_read;
input  [4:0] data_5_V_read;
input  [4:0] data_6_V_read;
input  [4:0] data_7_V_read;
input  [4:0] data_8_V_read;
input  [4:0] data_9_V_read;
input  [4:0] data_10_V_read;
input  [4:0] data_11_V_read;
input  [4:0] data_12_V_read;
input  [4:0] data_13_V_read;
input  [4:0] data_14_V_read;
input  [4:0] data_15_V_read;
input  [4:0] data_16_V_read;
input  [4:0] data_17_V_read;
input  [4:0] data_18_V_read;
input  [4:0] data_19_V_read;
input  [4:0] data_20_V_read;
input  [4:0] data_21_V_read;
input  [4:0] data_22_V_read;
input  [4:0] data_23_V_read;
input  [4:0] data_24_V_read;
input  [4:0] data_25_V_read;
input  [4:0] data_26_V_read;
input  [4:0] data_27_V_read;
input  [4:0] data_28_V_read;
input  [4:0] data_29_V_read;
input  [4:0] data_30_V_read;
input  [4:0] data_31_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln64_fu_1335_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
wire   [3:0] w11_V_address0;
reg    w11_V_ce0;
wire   [59:0] w11_V_q0;
reg   [0:0] do_init_reg_359;
reg   [4:0] data_0_V_read14_rewind_reg_375;
reg   [4:0] data_1_V_read15_rewind_reg_389;
reg   [4:0] data_2_V_read16_rewind_reg_403;
reg   [4:0] data_3_V_read17_rewind_reg_417;
reg   [4:0] data_4_V_read18_rewind_reg_431;
reg   [4:0] data_5_V_read19_rewind_reg_445;
reg   [4:0] data_6_V_read20_rewind_reg_459;
reg   [4:0] data_7_V_read21_rewind_reg_473;
reg   [4:0] data_8_V_read22_rewind_reg_487;
reg   [4:0] data_9_V_read23_rewind_reg_501;
reg   [4:0] data_10_V_read24_rewind_reg_515;
reg   [4:0] data_11_V_read25_rewind_reg_529;
reg   [4:0] data_12_V_read26_rewind_reg_543;
reg   [4:0] data_13_V_read27_rewind_reg_557;
reg   [4:0] data_14_V_read28_rewind_reg_571;
reg   [4:0] data_15_V_read29_rewind_reg_585;
reg   [4:0] data_16_V_read30_rewind_reg_599;
reg   [4:0] data_17_V_read31_rewind_reg_613;
reg   [4:0] data_18_V_read32_rewind_reg_627;
reg   [4:0] data_19_V_read33_rewind_reg_641;
reg   [4:0] data_20_V_read34_rewind_reg_655;
reg   [4:0] data_21_V_read35_rewind_reg_669;
reg   [4:0] data_22_V_read36_rewind_reg_683;
reg   [4:0] data_23_V_read37_rewind_reg_697;
reg   [4:0] data_24_V_read38_rewind_reg_711;
reg   [4:0] data_25_V_read39_rewind_reg_725;
reg   [4:0] data_26_V_read40_rewind_reg_739;
reg   [4:0] data_27_V_read41_rewind_reg_753;
reg   [4:0] data_28_V_read42_rewind_reg_767;
reg   [4:0] data_29_V_read43_rewind_reg_781;
reg   [4:0] data_30_V_read44_rewind_reg_795;
reg   [4:0] data_31_V_read45_rewind_reg_809;
reg   [3:0] w_index13_reg_823;
reg   [4:0] data_0_V_read14_phi_reg_838;
reg   [4:0] data_1_V_read15_phi_reg_851;
reg   [4:0] data_2_V_read16_phi_reg_864;
reg   [4:0] data_3_V_read17_phi_reg_877;
reg   [4:0] data_4_V_read18_phi_reg_890;
reg   [4:0] data_5_V_read19_phi_reg_903;
reg   [4:0] data_6_V_read20_phi_reg_916;
reg   [4:0] data_7_V_read21_phi_reg_929;
reg   [4:0] data_8_V_read22_phi_reg_942;
reg   [4:0] data_9_V_read23_phi_reg_955;
reg   [4:0] data_10_V_read24_phi_reg_968;
reg   [4:0] data_11_V_read25_phi_reg_981;
reg   [4:0] data_12_V_read26_phi_reg_994;
reg   [4:0] data_13_V_read27_phi_reg_1007;
reg   [4:0] data_14_V_read28_phi_reg_1020;
reg   [4:0] data_15_V_read29_phi_reg_1033;
reg   [4:0] data_16_V_read30_phi_reg_1046;
reg   [4:0] data_17_V_read31_phi_reg_1059;
reg   [4:0] data_18_V_read32_phi_reg_1072;
reg   [4:0] data_19_V_read33_phi_reg_1085;
reg   [4:0] data_20_V_read34_phi_reg_1098;
reg   [4:0] data_21_V_read35_phi_reg_1111;
reg   [4:0] data_22_V_read36_phi_reg_1124;
reg   [4:0] data_23_V_read37_phi_reg_1137;
reg   [4:0] data_24_V_read38_phi_reg_1150;
reg   [4:0] data_25_V_read39_phi_reg_1163;
reg   [4:0] data_26_V_read40_phi_reg_1176;
reg   [4:0] data_27_V_read41_phi_reg_1189;
reg   [4:0] data_28_V_read42_phi_reg_1202;
reg   [4:0] data_29_V_read43_phi_reg_1215;
reg   [4:0] data_30_V_read44_phi_reg_1228;
reg   [4:0] data_31_V_read45_phi_reg_1241;
reg   [15:0] res_0_V_write_assign11_reg_1254;
reg   [15:0] res_1_V_write_assign9_reg_1268;
reg   [15:0] res_2_V_write_assign7_reg_1282;
reg   [15:0] res_3_V_write_assign5_reg_1296;
reg   [15:0] res_4_V_write_assign3_reg_1310;
wire   [3:0] w_index_fu_1329_p2;
reg   [3:0] w_index_reg_2386;
reg   [0:0] icmp_ln64_reg_2391;
reg   [0:0] icmp_ln64_reg_2391_pp0_iter1_reg;
reg   [0:0] icmp_ln64_reg_2391_pp0_iter2_reg;
reg   [0:0] icmp_ln64_reg_2391_pp0_iter3_reg;
wire   [4:0] phi_ln76_s_fu_1435_p34;
reg   [4:0] phi_ln76_s_reg_2405;
reg   [5:0] tmp_s_reg_2410;
wire   [4:0] phi_ln76_126_fu_1603_p34;
reg   [4:0] phi_ln76_126_reg_2425;
reg   [5:0] tmp_126_reg_2430;
wire   [4:0] phi_ln76_128_fu_1771_p34;
reg   [4:0] phi_ln76_128_reg_2445;
reg   [5:0] tmp_128_reg_2450;
wire   [4:0] phi_ln76_130_fu_1939_p34;
reg   [4:0] phi_ln76_130_reg_2465;
reg   [5:0] tmp_130_reg_2470;
wire   [4:0] phi_ln76_132_fu_2107_p34;
reg   [4:0] phi_ln76_132_reg_2485;
reg   [5:0] tmp_132_reg_2490;
wire   [10:0] mul_ln1118_131_fu_2193_p2;
reg  signed [10:0] mul_ln1118_131_reg_2495;
wire   [10:0] mul_ln1118_133_fu_2205_p2;
reg  signed [10:0] mul_ln1118_133_reg_2500;
wire   [10:0] mul_ln1118_135_fu_2217_p2;
reg  signed [10:0] mul_ln1118_135_reg_2505;
wire   [10:0] mul_ln1118_137_fu_2229_p2;
reg  signed [10:0] mul_ln1118_137_reg_2510;
wire   [10:0] mul_ln1118_139_fu_2241_p2;
reg  signed [10:0] mul_ln1118_139_reg_2515;
wire  signed [11:0] grp_fu_2341_p3;
reg  signed [11:0] add_ln703_reg_2520;
reg    ap_enable_reg_pp0_iter3;
wire  signed [11:0] grp_fu_2349_p3;
reg  signed [11:0] add_ln703_131_reg_2525;
wire  signed [11:0] grp_fu_2357_p3;
reg  signed [11:0] add_ln703_133_reg_2530;
wire  signed [11:0] grp_fu_2365_p3;
reg  signed [11:0] add_ln703_135_reg_2535;
wire  signed [11:0] grp_fu_2373_p3;
reg  signed [11:0] add_ln703_137_reg_2540;
wire   [15:0] acc_0_V_fu_2265_p2;
reg    ap_enable_reg_pp0_iter4;
wire   [15:0] acc_1_V_fu_2274_p2;
wire   [15:0] acc_2_V_fu_2283_p2;
wire   [15:0] acc_3_V_fu_2292_p2;
wire   [15:0] acc_4_V_fu_2301_p2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] ap_phi_mux_do_init_phi_fu_363_p6;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_data_0_V_read14_rewind_phi_fu_379_p6;
reg   [4:0] ap_phi_mux_data_1_V_read15_rewind_phi_fu_393_p6;
reg   [4:0] ap_phi_mux_data_2_V_read16_rewind_phi_fu_407_p6;
reg   [4:0] ap_phi_mux_data_3_V_read17_rewind_phi_fu_421_p6;
reg   [4:0] ap_phi_mux_data_4_V_read18_rewind_phi_fu_435_p6;
reg   [4:0] ap_phi_mux_data_5_V_read19_rewind_phi_fu_449_p6;
reg   [4:0] ap_phi_mux_data_6_V_read20_rewind_phi_fu_463_p6;
reg   [4:0] ap_phi_mux_data_7_V_read21_rewind_phi_fu_477_p6;
reg   [4:0] ap_phi_mux_data_8_V_read22_rewind_phi_fu_491_p6;
reg   [4:0] ap_phi_mux_data_9_V_read23_rewind_phi_fu_505_p6;
reg   [4:0] ap_phi_mux_data_10_V_read24_rewind_phi_fu_519_p6;
reg   [4:0] ap_phi_mux_data_11_V_read25_rewind_phi_fu_533_p6;
reg   [4:0] ap_phi_mux_data_12_V_read26_rewind_phi_fu_547_p6;
reg   [4:0] ap_phi_mux_data_13_V_read27_rewind_phi_fu_561_p6;
reg   [4:0] ap_phi_mux_data_14_V_read28_rewind_phi_fu_575_p6;
reg   [4:0] ap_phi_mux_data_15_V_read29_rewind_phi_fu_589_p6;
reg   [4:0] ap_phi_mux_data_16_V_read30_rewind_phi_fu_603_p6;
reg   [4:0] ap_phi_mux_data_17_V_read31_rewind_phi_fu_617_p6;
reg   [4:0] ap_phi_mux_data_18_V_read32_rewind_phi_fu_631_p6;
reg   [4:0] ap_phi_mux_data_19_V_read33_rewind_phi_fu_645_p6;
reg   [4:0] ap_phi_mux_data_20_V_read34_rewind_phi_fu_659_p6;
reg   [4:0] ap_phi_mux_data_21_V_read35_rewind_phi_fu_673_p6;
reg   [4:0] ap_phi_mux_data_22_V_read36_rewind_phi_fu_687_p6;
reg   [4:0] ap_phi_mux_data_23_V_read37_rewind_phi_fu_701_p6;
reg   [4:0] ap_phi_mux_data_24_V_read38_rewind_phi_fu_715_p6;
reg   [4:0] ap_phi_mux_data_25_V_read39_rewind_phi_fu_729_p6;
reg   [4:0] ap_phi_mux_data_26_V_read40_rewind_phi_fu_743_p6;
reg   [4:0] ap_phi_mux_data_27_V_read41_rewind_phi_fu_757_p6;
reg   [4:0] ap_phi_mux_data_28_V_read42_rewind_phi_fu_771_p6;
reg   [4:0] ap_phi_mux_data_29_V_read43_rewind_phi_fu_785_p6;
reg   [4:0] ap_phi_mux_data_30_V_read44_rewind_phi_fu_799_p6;
reg   [4:0] ap_phi_mux_data_31_V_read45_rewind_phi_fu_813_p6;
reg   [3:0] ap_phi_mux_w_index13_phi_fu_827_p6;
wire   [4:0] ap_phi_reg_pp0_iter0_data_0_V_read14_phi_reg_838;
wire   [4:0] ap_phi_reg_pp0_iter0_data_1_V_read15_phi_reg_851;
wire   [4:0] ap_phi_reg_pp0_iter0_data_2_V_read16_phi_reg_864;
wire   [4:0] ap_phi_reg_pp0_iter0_data_3_V_read17_phi_reg_877;
wire   [4:0] ap_phi_reg_pp0_iter0_data_4_V_read18_phi_reg_890;
wire   [4:0] ap_phi_reg_pp0_iter0_data_5_V_read19_phi_reg_903;
wire   [4:0] ap_phi_reg_pp0_iter0_data_6_V_read20_phi_reg_916;
wire   [4:0] ap_phi_reg_pp0_iter0_data_7_V_read21_phi_reg_929;
wire   [4:0] ap_phi_reg_pp0_iter0_data_8_V_read22_phi_reg_942;
wire   [4:0] ap_phi_reg_pp0_iter0_data_9_V_read23_phi_reg_955;
wire   [4:0] ap_phi_reg_pp0_iter0_data_10_V_read24_phi_reg_968;
wire   [4:0] ap_phi_reg_pp0_iter0_data_11_V_read25_phi_reg_981;
wire   [4:0] ap_phi_reg_pp0_iter0_data_12_V_read26_phi_reg_994;
wire   [4:0] ap_phi_reg_pp0_iter0_data_13_V_read27_phi_reg_1007;
wire   [4:0] ap_phi_reg_pp0_iter0_data_14_V_read28_phi_reg_1020;
wire   [4:0] ap_phi_reg_pp0_iter0_data_15_V_read29_phi_reg_1033;
wire   [4:0] ap_phi_reg_pp0_iter0_data_16_V_read30_phi_reg_1046;
wire   [4:0] ap_phi_reg_pp0_iter0_data_17_V_read31_phi_reg_1059;
wire   [4:0] ap_phi_reg_pp0_iter0_data_18_V_read32_phi_reg_1072;
wire   [4:0] ap_phi_reg_pp0_iter0_data_19_V_read33_phi_reg_1085;
wire   [4:0] ap_phi_reg_pp0_iter0_data_20_V_read34_phi_reg_1098;
wire   [4:0] ap_phi_reg_pp0_iter0_data_21_V_read35_phi_reg_1111;
wire   [4:0] ap_phi_reg_pp0_iter0_data_22_V_read36_phi_reg_1124;
wire   [4:0] ap_phi_reg_pp0_iter0_data_23_V_read37_phi_reg_1137;
wire   [4:0] ap_phi_reg_pp0_iter0_data_24_V_read38_phi_reg_1150;
wire   [4:0] ap_phi_reg_pp0_iter0_data_25_V_read39_phi_reg_1163;
wire   [4:0] ap_phi_reg_pp0_iter0_data_26_V_read40_phi_reg_1176;
wire   [4:0] ap_phi_reg_pp0_iter0_data_27_V_read41_phi_reg_1189;
wire   [4:0] ap_phi_reg_pp0_iter0_data_28_V_read42_phi_reg_1202;
wire   [4:0] ap_phi_reg_pp0_iter0_data_29_V_read43_phi_reg_1215;
wire   [4:0] ap_phi_reg_pp0_iter0_data_30_V_read44_phi_reg_1228;
wire   [4:0] ap_phi_reg_pp0_iter0_data_31_V_read45_phi_reg_1241;
wire   [63:0] zext_ln76_fu_1324_p1;
wire   [4:0] zext_ln64_fu_1341_p1;
wire   [4:0] phi_ln_fu_1345_p34;
wire  signed [5:0] trunc_ln76_fu_1415_p1;
wire   [4:0] xor_ln_fu_1427_p3;
wire   [4:0] phi_ln76_125_fu_1515_p34;
wire  signed [5:0] tmp_125_fu_1585_p4;
wire   [4:0] phi_ln76_127_fu_1683_p34;
wire  signed [5:0] tmp_127_fu_1753_p4;
wire   [4:0] phi_ln76_129_fu_1851_p34;
wire  signed [5:0] tmp_129_fu_1921_p4;
wire   [4:0] phi_ln76_131_fu_2019_p34;
wire  signed [5:0] tmp_131_fu_2089_p4;
wire  signed [5:0] mul_ln1118_131_fu_2193_p0;
wire   [4:0] mul_ln1118_131_fu_2193_p1;
wire  signed [5:0] mul_ln1118_133_fu_2205_p0;
wire   [4:0] mul_ln1118_133_fu_2205_p1;
wire  signed [5:0] mul_ln1118_135_fu_2217_p0;
wire   [4:0] mul_ln1118_135_fu_2217_p1;
wire  signed [5:0] mul_ln1118_137_fu_2229_p0;
wire   [4:0] mul_ln1118_137_fu_2229_p1;
wire  signed [5:0] mul_ln1118_139_fu_2241_p0;
wire   [4:0] mul_ln1118_139_fu_2241_p1;
wire  signed [15:0] sext_ln703_fu_2262_p1;
wire  signed [15:0] sext_ln703_68_fu_2271_p1;
wire  signed [15:0] sext_ln703_69_fu_2280_p1;
wire  signed [15:0] sext_ln703_70_fu_2289_p1;
wire  signed [15:0] sext_ln703_71_fu_2298_p1;
wire   [4:0] grp_fu_2341_p1;
wire   [4:0] grp_fu_2349_p1;
wire   [4:0] grp_fu_2357_p1;
wire   [4:0] grp_fu_2365_p1;
wire   [4:0] grp_fu_2373_p1;
reg    grp_fu_2341_ce;
reg    grp_fu_2349_ce;
reg    grp_fu_2357_ce;
reg    grp_fu_2365_ce;
reg    grp_fu_2373_ce;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [15:0] ap_return_4_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [10:0] grp_fu_2341_p10;
wire   [10:0] grp_fu_2349_p10;
wire   [10:0] grp_fu_2357_p10;
wire   [10:0] grp_fu_2365_p10;
wire   [10:0] grp_fu_2373_p10;
wire   [10:0] mul_ln1118_131_fu_2193_p10;
wire   [10:0] mul_ln1118_133_fu_2205_p10;
wire   [10:0] mul_ln1118_135_fu_2217_p10;
wire   [10:0] mul_ln1118_137_fu_2229_p10;
wire   [10:0] mul_ln1118_139_fu_2241_p10;
reg    ap_condition_343;
reg    ap_condition_45;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
#0 ap_return_4_preg = 16'd0;
end

dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w1bkb #(
    .DataWidth( 60 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
w11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w11_V_address0),
    .ce0(w11_V_ce0),
    .q0(w11_V_q0)
);

myproject_axi_mux_325_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 5 ),
    .din9_WIDTH( 5 ),
    .din10_WIDTH( 5 ),
    .din11_WIDTH( 5 ),
    .din12_WIDTH( 5 ),
    .din13_WIDTH( 5 ),
    .din14_WIDTH( 5 ),
    .din15_WIDTH( 5 ),
    .din16_WIDTH( 5 ),
    .din17_WIDTH( 5 ),
    .din18_WIDTH( 5 ),
    .din19_WIDTH( 5 ),
    .din20_WIDTH( 5 ),
    .din21_WIDTH( 5 ),
    .din22_WIDTH( 5 ),
    .din23_WIDTH( 5 ),
    .din24_WIDTH( 5 ),
    .din25_WIDTH( 5 ),
    .din26_WIDTH( 5 ),
    .din27_WIDTH( 5 ),
    .din28_WIDTH( 5 ),
    .din29_WIDTH( 5 ),
    .din30_WIDTH( 5 ),
    .din31_WIDTH( 5 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
myproject_axi_mux_325_5_1_1_U559(
    .din0(data_0_V_read14_phi_reg_838),
    .din1(data_1_V_read15_phi_reg_851),
    .din2(data_2_V_read16_phi_reg_864),
    .din3(data_3_V_read17_phi_reg_877),
    .din4(data_4_V_read18_phi_reg_890),
    .din5(data_5_V_read19_phi_reg_903),
    .din6(data_6_V_read20_phi_reg_916),
    .din7(data_7_V_read21_phi_reg_929),
    .din8(data_8_V_read22_phi_reg_942),
    .din9(data_9_V_read23_phi_reg_955),
    .din10(data_10_V_read24_phi_reg_968),
    .din11(data_11_V_read25_phi_reg_981),
    .din12(data_12_V_read26_phi_reg_994),
    .din13(data_13_V_read27_phi_reg_1007),
    .din14(data_14_V_read28_phi_reg_1020),
    .din15(data_15_V_read29_phi_reg_1033),
    .din16(data_15_V_read29_phi_reg_1033),
    .din17(data_15_V_read29_phi_reg_1033),
    .din18(data_15_V_read29_phi_reg_1033),
    .din19(data_15_V_read29_phi_reg_1033),
    .din20(data_15_V_read29_phi_reg_1033),
    .din21(data_15_V_read29_phi_reg_1033),
    .din22(data_15_V_read29_phi_reg_1033),
    .din23(data_15_V_read29_phi_reg_1033),
    .din24(data_15_V_read29_phi_reg_1033),
    .din25(data_15_V_read29_phi_reg_1033),
    .din26(data_15_V_read29_phi_reg_1033),
    .din27(data_15_V_read29_phi_reg_1033),
    .din28(data_15_V_read29_phi_reg_1033),
    .din29(data_15_V_read29_phi_reg_1033),
    .din30(data_15_V_read29_phi_reg_1033),
    .din31(data_15_V_read29_phi_reg_1033),
    .din32(zext_ln64_fu_1341_p1),
    .dout(phi_ln_fu_1345_p34)
);

myproject_axi_mux_325_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 5 ),
    .din9_WIDTH( 5 ),
    .din10_WIDTH( 5 ),
    .din11_WIDTH( 5 ),
    .din12_WIDTH( 5 ),
    .din13_WIDTH( 5 ),
    .din14_WIDTH( 5 ),
    .din15_WIDTH( 5 ),
    .din16_WIDTH( 5 ),
    .din17_WIDTH( 5 ),
    .din18_WIDTH( 5 ),
    .din19_WIDTH( 5 ),
    .din20_WIDTH( 5 ),
    .din21_WIDTH( 5 ),
    .din22_WIDTH( 5 ),
    .din23_WIDTH( 5 ),
    .din24_WIDTH( 5 ),
    .din25_WIDTH( 5 ),
    .din26_WIDTH( 5 ),
    .din27_WIDTH( 5 ),
    .din28_WIDTH( 5 ),
    .din29_WIDTH( 5 ),
    .din30_WIDTH( 5 ),
    .din31_WIDTH( 5 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
myproject_axi_mux_325_5_1_1_U560(
    .din0(data_31_V_read45_phi_reg_1241),
    .din1(data_31_V_read45_phi_reg_1241),
    .din2(data_31_V_read45_phi_reg_1241),
    .din3(data_31_V_read45_phi_reg_1241),
    .din4(data_31_V_read45_phi_reg_1241),
    .din5(data_31_V_read45_phi_reg_1241),
    .din6(data_31_V_read45_phi_reg_1241),
    .din7(data_31_V_read45_phi_reg_1241),
    .din8(data_31_V_read45_phi_reg_1241),
    .din9(data_31_V_read45_phi_reg_1241),
    .din10(data_31_V_read45_phi_reg_1241),
    .din11(data_31_V_read45_phi_reg_1241),
    .din12(data_31_V_read45_phi_reg_1241),
    .din13(data_31_V_read45_phi_reg_1241),
    .din14(data_31_V_read45_phi_reg_1241),
    .din15(data_31_V_read45_phi_reg_1241),
    .din16(data_16_V_read30_phi_reg_1046),
    .din17(data_17_V_read31_phi_reg_1059),
    .din18(data_18_V_read32_phi_reg_1072),
    .din19(data_19_V_read33_phi_reg_1085),
    .din20(data_20_V_read34_phi_reg_1098),
    .din21(data_21_V_read35_phi_reg_1111),
    .din22(data_22_V_read36_phi_reg_1124),
    .din23(data_23_V_read37_phi_reg_1137),
    .din24(data_24_V_read38_phi_reg_1150),
    .din25(data_25_V_read39_phi_reg_1163),
    .din26(data_26_V_read40_phi_reg_1176),
    .din27(data_27_V_read41_phi_reg_1189),
    .din28(data_28_V_read42_phi_reg_1202),
    .din29(data_29_V_read43_phi_reg_1215),
    .din30(data_30_V_read44_phi_reg_1228),
    .din31(data_31_V_read45_phi_reg_1241),
    .din32(xor_ln_fu_1427_p3),
    .dout(phi_ln76_s_fu_1435_p34)
);

myproject_axi_mux_325_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 5 ),
    .din9_WIDTH( 5 ),
    .din10_WIDTH( 5 ),
    .din11_WIDTH( 5 ),
    .din12_WIDTH( 5 ),
    .din13_WIDTH( 5 ),
    .din14_WIDTH( 5 ),
    .din15_WIDTH( 5 ),
    .din16_WIDTH( 5 ),
    .din17_WIDTH( 5 ),
    .din18_WIDTH( 5 ),
    .din19_WIDTH( 5 ),
    .din20_WIDTH( 5 ),
    .din21_WIDTH( 5 ),
    .din22_WIDTH( 5 ),
    .din23_WIDTH( 5 ),
    .din24_WIDTH( 5 ),
    .din25_WIDTH( 5 ),
    .din26_WIDTH( 5 ),
    .din27_WIDTH( 5 ),
    .din28_WIDTH( 5 ),
    .din29_WIDTH( 5 ),
    .din30_WIDTH( 5 ),
    .din31_WIDTH( 5 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
myproject_axi_mux_325_5_1_1_U561(
    .din0(data_0_V_read14_phi_reg_838),
    .din1(data_1_V_read15_phi_reg_851),
    .din2(data_2_V_read16_phi_reg_864),
    .din3(data_3_V_read17_phi_reg_877),
    .din4(data_4_V_read18_phi_reg_890),
    .din5(data_5_V_read19_phi_reg_903),
    .din6(data_6_V_read20_phi_reg_916),
    .din7(data_7_V_read21_phi_reg_929),
    .din8(data_8_V_read22_phi_reg_942),
    .din9(data_9_V_read23_phi_reg_955),
    .din10(data_10_V_read24_phi_reg_968),
    .din11(data_11_V_read25_phi_reg_981),
    .din12(data_12_V_read26_phi_reg_994),
    .din13(data_13_V_read27_phi_reg_1007),
    .din14(data_14_V_read28_phi_reg_1020),
    .din15(data_15_V_read29_phi_reg_1033),
    .din16(data_15_V_read29_phi_reg_1033),
    .din17(data_15_V_read29_phi_reg_1033),
    .din18(data_15_V_read29_phi_reg_1033),
    .din19(data_15_V_read29_phi_reg_1033),
    .din20(data_15_V_read29_phi_reg_1033),
    .din21(data_15_V_read29_phi_reg_1033),
    .din22(data_15_V_read29_phi_reg_1033),
    .din23(data_15_V_read29_phi_reg_1033),
    .din24(data_15_V_read29_phi_reg_1033),
    .din25(data_15_V_read29_phi_reg_1033),
    .din26(data_15_V_read29_phi_reg_1033),
    .din27(data_15_V_read29_phi_reg_1033),
    .din28(data_15_V_read29_phi_reg_1033),
    .din29(data_15_V_read29_phi_reg_1033),
    .din30(data_15_V_read29_phi_reg_1033),
    .din31(data_15_V_read29_phi_reg_1033),
    .din32(zext_ln64_fu_1341_p1),
    .dout(phi_ln76_125_fu_1515_p34)
);

myproject_axi_mux_325_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 5 ),
    .din9_WIDTH( 5 ),
    .din10_WIDTH( 5 ),
    .din11_WIDTH( 5 ),
    .din12_WIDTH( 5 ),
    .din13_WIDTH( 5 ),
    .din14_WIDTH( 5 ),
    .din15_WIDTH( 5 ),
    .din16_WIDTH( 5 ),
    .din17_WIDTH( 5 ),
    .din18_WIDTH( 5 ),
    .din19_WIDTH( 5 ),
    .din20_WIDTH( 5 ),
    .din21_WIDTH( 5 ),
    .din22_WIDTH( 5 ),
    .din23_WIDTH( 5 ),
    .din24_WIDTH( 5 ),
    .din25_WIDTH( 5 ),
    .din26_WIDTH( 5 ),
    .din27_WIDTH( 5 ),
    .din28_WIDTH( 5 ),
    .din29_WIDTH( 5 ),
    .din30_WIDTH( 5 ),
    .din31_WIDTH( 5 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
myproject_axi_mux_325_5_1_1_U562(
    .din0(data_31_V_read45_phi_reg_1241),
    .din1(data_31_V_read45_phi_reg_1241),
    .din2(data_31_V_read45_phi_reg_1241),
    .din3(data_31_V_read45_phi_reg_1241),
    .din4(data_31_V_read45_phi_reg_1241),
    .din5(data_31_V_read45_phi_reg_1241),
    .din6(data_31_V_read45_phi_reg_1241),
    .din7(data_31_V_read45_phi_reg_1241),
    .din8(data_31_V_read45_phi_reg_1241),
    .din9(data_31_V_read45_phi_reg_1241),
    .din10(data_31_V_read45_phi_reg_1241),
    .din11(data_31_V_read45_phi_reg_1241),
    .din12(data_31_V_read45_phi_reg_1241),
    .din13(data_31_V_read45_phi_reg_1241),
    .din14(data_31_V_read45_phi_reg_1241),
    .din15(data_31_V_read45_phi_reg_1241),
    .din16(data_16_V_read30_phi_reg_1046),
    .din17(data_17_V_read31_phi_reg_1059),
    .din18(data_18_V_read32_phi_reg_1072),
    .din19(data_19_V_read33_phi_reg_1085),
    .din20(data_20_V_read34_phi_reg_1098),
    .din21(data_21_V_read35_phi_reg_1111),
    .din22(data_22_V_read36_phi_reg_1124),
    .din23(data_23_V_read37_phi_reg_1137),
    .din24(data_24_V_read38_phi_reg_1150),
    .din25(data_25_V_read39_phi_reg_1163),
    .din26(data_26_V_read40_phi_reg_1176),
    .din27(data_27_V_read41_phi_reg_1189),
    .din28(data_28_V_read42_phi_reg_1202),
    .din29(data_29_V_read43_phi_reg_1215),
    .din30(data_30_V_read44_phi_reg_1228),
    .din31(data_31_V_read45_phi_reg_1241),
    .din32(xor_ln_fu_1427_p3),
    .dout(phi_ln76_126_fu_1603_p34)
);

myproject_axi_mux_325_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 5 ),
    .din9_WIDTH( 5 ),
    .din10_WIDTH( 5 ),
    .din11_WIDTH( 5 ),
    .din12_WIDTH( 5 ),
    .din13_WIDTH( 5 ),
    .din14_WIDTH( 5 ),
    .din15_WIDTH( 5 ),
    .din16_WIDTH( 5 ),
    .din17_WIDTH( 5 ),
    .din18_WIDTH( 5 ),
    .din19_WIDTH( 5 ),
    .din20_WIDTH( 5 ),
    .din21_WIDTH( 5 ),
    .din22_WIDTH( 5 ),
    .din23_WIDTH( 5 ),
    .din24_WIDTH( 5 ),
    .din25_WIDTH( 5 ),
    .din26_WIDTH( 5 ),
    .din27_WIDTH( 5 ),
    .din28_WIDTH( 5 ),
    .din29_WIDTH( 5 ),
    .din30_WIDTH( 5 ),
    .din31_WIDTH( 5 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
myproject_axi_mux_325_5_1_1_U563(
    .din0(data_0_V_read14_phi_reg_838),
    .din1(data_1_V_read15_phi_reg_851),
    .din2(data_2_V_read16_phi_reg_864),
    .din3(data_3_V_read17_phi_reg_877),
    .din4(data_4_V_read18_phi_reg_890),
    .din5(data_5_V_read19_phi_reg_903),
    .din6(data_6_V_read20_phi_reg_916),
    .din7(data_7_V_read21_phi_reg_929),
    .din8(data_8_V_read22_phi_reg_942),
    .din9(data_9_V_read23_phi_reg_955),
    .din10(data_10_V_read24_phi_reg_968),
    .din11(data_11_V_read25_phi_reg_981),
    .din12(data_12_V_read26_phi_reg_994),
    .din13(data_13_V_read27_phi_reg_1007),
    .din14(data_14_V_read28_phi_reg_1020),
    .din15(data_15_V_read29_phi_reg_1033),
    .din16(data_15_V_read29_phi_reg_1033),
    .din17(data_15_V_read29_phi_reg_1033),
    .din18(data_15_V_read29_phi_reg_1033),
    .din19(data_15_V_read29_phi_reg_1033),
    .din20(data_15_V_read29_phi_reg_1033),
    .din21(data_15_V_read29_phi_reg_1033),
    .din22(data_15_V_read29_phi_reg_1033),
    .din23(data_15_V_read29_phi_reg_1033),
    .din24(data_15_V_read29_phi_reg_1033),
    .din25(data_15_V_read29_phi_reg_1033),
    .din26(data_15_V_read29_phi_reg_1033),
    .din27(data_15_V_read29_phi_reg_1033),
    .din28(data_15_V_read29_phi_reg_1033),
    .din29(data_15_V_read29_phi_reg_1033),
    .din30(data_15_V_read29_phi_reg_1033),
    .din31(data_15_V_read29_phi_reg_1033),
    .din32(zext_ln64_fu_1341_p1),
    .dout(phi_ln76_127_fu_1683_p34)
);

myproject_axi_mux_325_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 5 ),
    .din9_WIDTH( 5 ),
    .din10_WIDTH( 5 ),
    .din11_WIDTH( 5 ),
    .din12_WIDTH( 5 ),
    .din13_WIDTH( 5 ),
    .din14_WIDTH( 5 ),
    .din15_WIDTH( 5 ),
    .din16_WIDTH( 5 ),
    .din17_WIDTH( 5 ),
    .din18_WIDTH( 5 ),
    .din19_WIDTH( 5 ),
    .din20_WIDTH( 5 ),
    .din21_WIDTH( 5 ),
    .din22_WIDTH( 5 ),
    .din23_WIDTH( 5 ),
    .din24_WIDTH( 5 ),
    .din25_WIDTH( 5 ),
    .din26_WIDTH( 5 ),
    .din27_WIDTH( 5 ),
    .din28_WIDTH( 5 ),
    .din29_WIDTH( 5 ),
    .din30_WIDTH( 5 ),
    .din31_WIDTH( 5 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
myproject_axi_mux_325_5_1_1_U564(
    .din0(data_31_V_read45_phi_reg_1241),
    .din1(data_31_V_read45_phi_reg_1241),
    .din2(data_31_V_read45_phi_reg_1241),
    .din3(data_31_V_read45_phi_reg_1241),
    .din4(data_31_V_read45_phi_reg_1241),
    .din5(data_31_V_read45_phi_reg_1241),
    .din6(data_31_V_read45_phi_reg_1241),
    .din7(data_31_V_read45_phi_reg_1241),
    .din8(data_31_V_read45_phi_reg_1241),
    .din9(data_31_V_read45_phi_reg_1241),
    .din10(data_31_V_read45_phi_reg_1241),
    .din11(data_31_V_read45_phi_reg_1241),
    .din12(data_31_V_read45_phi_reg_1241),
    .din13(data_31_V_read45_phi_reg_1241),
    .din14(data_31_V_read45_phi_reg_1241),
    .din15(data_31_V_read45_phi_reg_1241),
    .din16(data_16_V_read30_phi_reg_1046),
    .din17(data_17_V_read31_phi_reg_1059),
    .din18(data_18_V_read32_phi_reg_1072),
    .din19(data_19_V_read33_phi_reg_1085),
    .din20(data_20_V_read34_phi_reg_1098),
    .din21(data_21_V_read35_phi_reg_1111),
    .din22(data_22_V_read36_phi_reg_1124),
    .din23(data_23_V_read37_phi_reg_1137),
    .din24(data_24_V_read38_phi_reg_1150),
    .din25(data_25_V_read39_phi_reg_1163),
    .din26(data_26_V_read40_phi_reg_1176),
    .din27(data_27_V_read41_phi_reg_1189),
    .din28(data_28_V_read42_phi_reg_1202),
    .din29(data_29_V_read43_phi_reg_1215),
    .din30(data_30_V_read44_phi_reg_1228),
    .din31(data_31_V_read45_phi_reg_1241),
    .din32(xor_ln_fu_1427_p3),
    .dout(phi_ln76_128_fu_1771_p34)
);

myproject_axi_mux_325_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 5 ),
    .din9_WIDTH( 5 ),
    .din10_WIDTH( 5 ),
    .din11_WIDTH( 5 ),
    .din12_WIDTH( 5 ),
    .din13_WIDTH( 5 ),
    .din14_WIDTH( 5 ),
    .din15_WIDTH( 5 ),
    .din16_WIDTH( 5 ),
    .din17_WIDTH( 5 ),
    .din18_WIDTH( 5 ),
    .din19_WIDTH( 5 ),
    .din20_WIDTH( 5 ),
    .din21_WIDTH( 5 ),
    .din22_WIDTH( 5 ),
    .din23_WIDTH( 5 ),
    .din24_WIDTH( 5 ),
    .din25_WIDTH( 5 ),
    .din26_WIDTH( 5 ),
    .din27_WIDTH( 5 ),
    .din28_WIDTH( 5 ),
    .din29_WIDTH( 5 ),
    .din30_WIDTH( 5 ),
    .din31_WIDTH( 5 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
myproject_axi_mux_325_5_1_1_U565(
    .din0(data_0_V_read14_phi_reg_838),
    .din1(data_1_V_read15_phi_reg_851),
    .din2(data_2_V_read16_phi_reg_864),
    .din3(data_3_V_read17_phi_reg_877),
    .din4(data_4_V_read18_phi_reg_890),
    .din5(data_5_V_read19_phi_reg_903),
    .din6(data_6_V_read20_phi_reg_916),
    .din7(data_7_V_read21_phi_reg_929),
    .din8(data_8_V_read22_phi_reg_942),
    .din9(data_9_V_read23_phi_reg_955),
    .din10(data_10_V_read24_phi_reg_968),
    .din11(data_11_V_read25_phi_reg_981),
    .din12(data_12_V_read26_phi_reg_994),
    .din13(data_13_V_read27_phi_reg_1007),
    .din14(data_14_V_read28_phi_reg_1020),
    .din15(data_15_V_read29_phi_reg_1033),
    .din16(data_15_V_read29_phi_reg_1033),
    .din17(data_15_V_read29_phi_reg_1033),
    .din18(data_15_V_read29_phi_reg_1033),
    .din19(data_15_V_read29_phi_reg_1033),
    .din20(data_15_V_read29_phi_reg_1033),
    .din21(data_15_V_read29_phi_reg_1033),
    .din22(data_15_V_read29_phi_reg_1033),
    .din23(data_15_V_read29_phi_reg_1033),
    .din24(data_15_V_read29_phi_reg_1033),
    .din25(data_15_V_read29_phi_reg_1033),
    .din26(data_15_V_read29_phi_reg_1033),
    .din27(data_15_V_read29_phi_reg_1033),
    .din28(data_15_V_read29_phi_reg_1033),
    .din29(data_15_V_read29_phi_reg_1033),
    .din30(data_15_V_read29_phi_reg_1033),
    .din31(data_15_V_read29_phi_reg_1033),
    .din32(zext_ln64_fu_1341_p1),
    .dout(phi_ln76_129_fu_1851_p34)
);

myproject_axi_mux_325_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 5 ),
    .din9_WIDTH( 5 ),
    .din10_WIDTH( 5 ),
    .din11_WIDTH( 5 ),
    .din12_WIDTH( 5 ),
    .din13_WIDTH( 5 ),
    .din14_WIDTH( 5 ),
    .din15_WIDTH( 5 ),
    .din16_WIDTH( 5 ),
    .din17_WIDTH( 5 ),
    .din18_WIDTH( 5 ),
    .din19_WIDTH( 5 ),
    .din20_WIDTH( 5 ),
    .din21_WIDTH( 5 ),
    .din22_WIDTH( 5 ),
    .din23_WIDTH( 5 ),
    .din24_WIDTH( 5 ),
    .din25_WIDTH( 5 ),
    .din26_WIDTH( 5 ),
    .din27_WIDTH( 5 ),
    .din28_WIDTH( 5 ),
    .din29_WIDTH( 5 ),
    .din30_WIDTH( 5 ),
    .din31_WIDTH( 5 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
myproject_axi_mux_325_5_1_1_U566(
    .din0(data_31_V_read45_phi_reg_1241),
    .din1(data_31_V_read45_phi_reg_1241),
    .din2(data_31_V_read45_phi_reg_1241),
    .din3(data_31_V_read45_phi_reg_1241),
    .din4(data_31_V_read45_phi_reg_1241),
    .din5(data_31_V_read45_phi_reg_1241),
    .din6(data_31_V_read45_phi_reg_1241),
    .din7(data_31_V_read45_phi_reg_1241),
    .din8(data_31_V_read45_phi_reg_1241),
    .din9(data_31_V_read45_phi_reg_1241),
    .din10(data_31_V_read45_phi_reg_1241),
    .din11(data_31_V_read45_phi_reg_1241),
    .din12(data_31_V_read45_phi_reg_1241),
    .din13(data_31_V_read45_phi_reg_1241),
    .din14(data_31_V_read45_phi_reg_1241),
    .din15(data_31_V_read45_phi_reg_1241),
    .din16(data_16_V_read30_phi_reg_1046),
    .din17(data_17_V_read31_phi_reg_1059),
    .din18(data_18_V_read32_phi_reg_1072),
    .din19(data_19_V_read33_phi_reg_1085),
    .din20(data_20_V_read34_phi_reg_1098),
    .din21(data_21_V_read35_phi_reg_1111),
    .din22(data_22_V_read36_phi_reg_1124),
    .din23(data_23_V_read37_phi_reg_1137),
    .din24(data_24_V_read38_phi_reg_1150),
    .din25(data_25_V_read39_phi_reg_1163),
    .din26(data_26_V_read40_phi_reg_1176),
    .din27(data_27_V_read41_phi_reg_1189),
    .din28(data_28_V_read42_phi_reg_1202),
    .din29(data_29_V_read43_phi_reg_1215),
    .din30(data_30_V_read44_phi_reg_1228),
    .din31(data_31_V_read45_phi_reg_1241),
    .din32(xor_ln_fu_1427_p3),
    .dout(phi_ln76_130_fu_1939_p34)
);

myproject_axi_mux_325_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 5 ),
    .din9_WIDTH( 5 ),
    .din10_WIDTH( 5 ),
    .din11_WIDTH( 5 ),
    .din12_WIDTH( 5 ),
    .din13_WIDTH( 5 ),
    .din14_WIDTH( 5 ),
    .din15_WIDTH( 5 ),
    .din16_WIDTH( 5 ),
    .din17_WIDTH( 5 ),
    .din18_WIDTH( 5 ),
    .din19_WIDTH( 5 ),
    .din20_WIDTH( 5 ),
    .din21_WIDTH( 5 ),
    .din22_WIDTH( 5 ),
    .din23_WIDTH( 5 ),
    .din24_WIDTH( 5 ),
    .din25_WIDTH( 5 ),
    .din26_WIDTH( 5 ),
    .din27_WIDTH( 5 ),
    .din28_WIDTH( 5 ),
    .din29_WIDTH( 5 ),
    .din30_WIDTH( 5 ),
    .din31_WIDTH( 5 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
myproject_axi_mux_325_5_1_1_U567(
    .din0(data_0_V_read14_phi_reg_838),
    .din1(data_1_V_read15_phi_reg_851),
    .din2(data_2_V_read16_phi_reg_864),
    .din3(data_3_V_read17_phi_reg_877),
    .din4(data_4_V_read18_phi_reg_890),
    .din5(data_5_V_read19_phi_reg_903),
    .din6(data_6_V_read20_phi_reg_916),
    .din7(data_7_V_read21_phi_reg_929),
    .din8(data_8_V_read22_phi_reg_942),
    .din9(data_9_V_read23_phi_reg_955),
    .din10(data_10_V_read24_phi_reg_968),
    .din11(data_11_V_read25_phi_reg_981),
    .din12(data_12_V_read26_phi_reg_994),
    .din13(data_13_V_read27_phi_reg_1007),
    .din14(data_14_V_read28_phi_reg_1020),
    .din15(data_15_V_read29_phi_reg_1033),
    .din16(data_15_V_read29_phi_reg_1033),
    .din17(data_15_V_read29_phi_reg_1033),
    .din18(data_15_V_read29_phi_reg_1033),
    .din19(data_15_V_read29_phi_reg_1033),
    .din20(data_15_V_read29_phi_reg_1033),
    .din21(data_15_V_read29_phi_reg_1033),
    .din22(data_15_V_read29_phi_reg_1033),
    .din23(data_15_V_read29_phi_reg_1033),
    .din24(data_15_V_read29_phi_reg_1033),
    .din25(data_15_V_read29_phi_reg_1033),
    .din26(data_15_V_read29_phi_reg_1033),
    .din27(data_15_V_read29_phi_reg_1033),
    .din28(data_15_V_read29_phi_reg_1033),
    .din29(data_15_V_read29_phi_reg_1033),
    .din30(data_15_V_read29_phi_reg_1033),
    .din31(data_15_V_read29_phi_reg_1033),
    .din32(zext_ln64_fu_1341_p1),
    .dout(phi_ln76_131_fu_2019_p34)
);

myproject_axi_mux_325_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 5 ),
    .din9_WIDTH( 5 ),
    .din10_WIDTH( 5 ),
    .din11_WIDTH( 5 ),
    .din12_WIDTH( 5 ),
    .din13_WIDTH( 5 ),
    .din14_WIDTH( 5 ),
    .din15_WIDTH( 5 ),
    .din16_WIDTH( 5 ),
    .din17_WIDTH( 5 ),
    .din18_WIDTH( 5 ),
    .din19_WIDTH( 5 ),
    .din20_WIDTH( 5 ),
    .din21_WIDTH( 5 ),
    .din22_WIDTH( 5 ),
    .din23_WIDTH( 5 ),
    .din24_WIDTH( 5 ),
    .din25_WIDTH( 5 ),
    .din26_WIDTH( 5 ),
    .din27_WIDTH( 5 ),
    .din28_WIDTH( 5 ),
    .din29_WIDTH( 5 ),
    .din30_WIDTH( 5 ),
    .din31_WIDTH( 5 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
myproject_axi_mux_325_5_1_1_U568(
    .din0(data_31_V_read45_phi_reg_1241),
    .din1(data_31_V_read45_phi_reg_1241),
    .din2(data_31_V_read45_phi_reg_1241),
    .din3(data_31_V_read45_phi_reg_1241),
    .din4(data_31_V_read45_phi_reg_1241),
    .din5(data_31_V_read45_phi_reg_1241),
    .din6(data_31_V_read45_phi_reg_1241),
    .din7(data_31_V_read45_phi_reg_1241),
    .din8(data_31_V_read45_phi_reg_1241),
    .din9(data_31_V_read45_phi_reg_1241),
    .din10(data_31_V_read45_phi_reg_1241),
    .din11(data_31_V_read45_phi_reg_1241),
    .din12(data_31_V_read45_phi_reg_1241),
    .din13(data_31_V_read45_phi_reg_1241),
    .din14(data_31_V_read45_phi_reg_1241),
    .din15(data_31_V_read45_phi_reg_1241),
    .din16(data_16_V_read30_phi_reg_1046),
    .din17(data_17_V_read31_phi_reg_1059),
    .din18(data_18_V_read32_phi_reg_1072),
    .din19(data_19_V_read33_phi_reg_1085),
    .din20(data_20_V_read34_phi_reg_1098),
    .din21(data_21_V_read35_phi_reg_1111),
    .din22(data_22_V_read36_phi_reg_1124),
    .din23(data_23_V_read37_phi_reg_1137),
    .din24(data_24_V_read38_phi_reg_1150),
    .din25(data_25_V_read39_phi_reg_1163),
    .din26(data_26_V_read40_phi_reg_1176),
    .din27(data_27_V_read41_phi_reg_1189),
    .din28(data_28_V_read42_phi_reg_1202),
    .din29(data_29_V_read43_phi_reg_1215),
    .din30(data_30_V_read44_phi_reg_1228),
    .din31(data_31_V_read45_phi_reg_1241),
    .din32(xor_ln_fu_1427_p3),
    .dout(phi_ln76_132_fu_2107_p34)
);

myproject_axi_mac_muladd_6s_5ns_11s_12_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
myproject_axi_mac_muladd_6s_5ns_11s_12_3_1_U569(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln76_fu_1415_p1),
    .din1(grp_fu_2341_p1),
    .din2(mul_ln1118_131_reg_2495),
    .ce(grp_fu_2341_ce),
    .dout(grp_fu_2341_p3)
);

myproject_axi_mac_muladd_6s_5ns_11s_12_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
myproject_axi_mac_muladd_6s_5ns_11s_12_3_1_U570(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_125_fu_1585_p4),
    .din1(grp_fu_2349_p1),
    .din2(mul_ln1118_133_reg_2500),
    .ce(grp_fu_2349_ce),
    .dout(grp_fu_2349_p3)
);

myproject_axi_mac_muladd_6s_5ns_11s_12_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
myproject_axi_mac_muladd_6s_5ns_11s_12_3_1_U571(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_127_fu_1753_p4),
    .din1(grp_fu_2357_p1),
    .din2(mul_ln1118_135_reg_2505),
    .ce(grp_fu_2357_ce),
    .dout(grp_fu_2357_p3)
);

myproject_axi_mac_muladd_6s_5ns_11s_12_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
myproject_axi_mac_muladd_6s_5ns_11s_12_3_1_U572(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_129_fu_1921_p4),
    .din1(grp_fu_2365_p1),
    .din2(mul_ln1118_137_reg_2510),
    .ce(grp_fu_2365_ce),
    .dout(grp_fu_2365_p3)
);

myproject_axi_mac_muladd_6s_5ns_11s_12_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
myproject_axi_mac_muladd_6s_5ns_11s_12_3_1_U573(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_131_fu_2089_p4),
    .din1(grp_fu_2373_p1),
    .din2(mul_ln1118_139_reg_2515),
    .ce(grp_fu_2373_ce),
    .dout(grp_fu_2373_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            ap_return_0_preg <= acc_0_V_fu_2265_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            ap_return_1_preg <= acc_1_V_fu_2274_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            ap_return_2_preg <= acc_2_V_fu_2283_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            ap_return_3_preg <= acc_3_V_fu_2292_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            ap_return_4_preg <= acc_4_V_fu_2301_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_0_V_read14_phi_reg_838 <= ap_phi_mux_data_0_V_read14_rewind_phi_fu_379_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_0_V_read14_phi_reg_838 <= data_0_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_0_V_read14_phi_reg_838 <= ap_phi_reg_pp0_iter0_data_0_V_read14_phi_reg_838;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_10_V_read24_phi_reg_968 <= ap_phi_mux_data_10_V_read24_rewind_phi_fu_519_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_10_V_read24_phi_reg_968 <= data_10_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_10_V_read24_phi_reg_968 <= ap_phi_reg_pp0_iter0_data_10_V_read24_phi_reg_968;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_11_V_read25_phi_reg_981 <= ap_phi_mux_data_11_V_read25_rewind_phi_fu_533_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_11_V_read25_phi_reg_981 <= data_11_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_11_V_read25_phi_reg_981 <= ap_phi_reg_pp0_iter0_data_11_V_read25_phi_reg_981;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_12_V_read26_phi_reg_994 <= ap_phi_mux_data_12_V_read26_rewind_phi_fu_547_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_12_V_read26_phi_reg_994 <= data_12_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_12_V_read26_phi_reg_994 <= ap_phi_reg_pp0_iter0_data_12_V_read26_phi_reg_994;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_13_V_read27_phi_reg_1007 <= ap_phi_mux_data_13_V_read27_rewind_phi_fu_561_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_13_V_read27_phi_reg_1007 <= data_13_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_13_V_read27_phi_reg_1007 <= ap_phi_reg_pp0_iter0_data_13_V_read27_phi_reg_1007;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_14_V_read28_phi_reg_1020 <= ap_phi_mux_data_14_V_read28_rewind_phi_fu_575_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_14_V_read28_phi_reg_1020 <= data_14_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_14_V_read28_phi_reg_1020 <= ap_phi_reg_pp0_iter0_data_14_V_read28_phi_reg_1020;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_15_V_read29_phi_reg_1033 <= ap_phi_mux_data_15_V_read29_rewind_phi_fu_589_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_15_V_read29_phi_reg_1033 <= data_15_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_15_V_read29_phi_reg_1033 <= ap_phi_reg_pp0_iter0_data_15_V_read29_phi_reg_1033;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_16_V_read30_phi_reg_1046 <= ap_phi_mux_data_16_V_read30_rewind_phi_fu_603_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_16_V_read30_phi_reg_1046 <= data_16_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_16_V_read30_phi_reg_1046 <= ap_phi_reg_pp0_iter0_data_16_V_read30_phi_reg_1046;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_17_V_read31_phi_reg_1059 <= ap_phi_mux_data_17_V_read31_rewind_phi_fu_617_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_17_V_read31_phi_reg_1059 <= data_17_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_17_V_read31_phi_reg_1059 <= ap_phi_reg_pp0_iter0_data_17_V_read31_phi_reg_1059;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_18_V_read32_phi_reg_1072 <= ap_phi_mux_data_18_V_read32_rewind_phi_fu_631_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_18_V_read32_phi_reg_1072 <= data_18_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_18_V_read32_phi_reg_1072 <= ap_phi_reg_pp0_iter0_data_18_V_read32_phi_reg_1072;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_19_V_read33_phi_reg_1085 <= ap_phi_mux_data_19_V_read33_rewind_phi_fu_645_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_19_V_read33_phi_reg_1085 <= data_19_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_19_V_read33_phi_reg_1085 <= ap_phi_reg_pp0_iter0_data_19_V_read33_phi_reg_1085;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_1_V_read15_phi_reg_851 <= ap_phi_mux_data_1_V_read15_rewind_phi_fu_393_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_1_V_read15_phi_reg_851 <= data_1_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_1_V_read15_phi_reg_851 <= ap_phi_reg_pp0_iter0_data_1_V_read15_phi_reg_851;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_20_V_read34_phi_reg_1098 <= ap_phi_mux_data_20_V_read34_rewind_phi_fu_659_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_20_V_read34_phi_reg_1098 <= data_20_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_20_V_read34_phi_reg_1098 <= ap_phi_reg_pp0_iter0_data_20_V_read34_phi_reg_1098;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_21_V_read35_phi_reg_1111 <= ap_phi_mux_data_21_V_read35_rewind_phi_fu_673_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_21_V_read35_phi_reg_1111 <= data_21_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_21_V_read35_phi_reg_1111 <= ap_phi_reg_pp0_iter0_data_21_V_read35_phi_reg_1111;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_22_V_read36_phi_reg_1124 <= ap_phi_mux_data_22_V_read36_rewind_phi_fu_687_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_22_V_read36_phi_reg_1124 <= data_22_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_22_V_read36_phi_reg_1124 <= ap_phi_reg_pp0_iter0_data_22_V_read36_phi_reg_1124;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_23_V_read37_phi_reg_1137 <= ap_phi_mux_data_23_V_read37_rewind_phi_fu_701_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_23_V_read37_phi_reg_1137 <= data_23_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_23_V_read37_phi_reg_1137 <= ap_phi_reg_pp0_iter0_data_23_V_read37_phi_reg_1137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_24_V_read38_phi_reg_1150 <= ap_phi_mux_data_24_V_read38_rewind_phi_fu_715_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_24_V_read38_phi_reg_1150 <= data_24_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_24_V_read38_phi_reg_1150 <= ap_phi_reg_pp0_iter0_data_24_V_read38_phi_reg_1150;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_25_V_read39_phi_reg_1163 <= ap_phi_mux_data_25_V_read39_rewind_phi_fu_729_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_25_V_read39_phi_reg_1163 <= data_25_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_25_V_read39_phi_reg_1163 <= ap_phi_reg_pp0_iter0_data_25_V_read39_phi_reg_1163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_26_V_read40_phi_reg_1176 <= ap_phi_mux_data_26_V_read40_rewind_phi_fu_743_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_26_V_read40_phi_reg_1176 <= data_26_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_26_V_read40_phi_reg_1176 <= ap_phi_reg_pp0_iter0_data_26_V_read40_phi_reg_1176;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_27_V_read41_phi_reg_1189 <= ap_phi_mux_data_27_V_read41_rewind_phi_fu_757_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_27_V_read41_phi_reg_1189 <= data_27_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_27_V_read41_phi_reg_1189 <= ap_phi_reg_pp0_iter0_data_27_V_read41_phi_reg_1189;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_28_V_read42_phi_reg_1202 <= ap_phi_mux_data_28_V_read42_rewind_phi_fu_771_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_28_V_read42_phi_reg_1202 <= data_28_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_28_V_read42_phi_reg_1202 <= ap_phi_reg_pp0_iter0_data_28_V_read42_phi_reg_1202;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_29_V_read43_phi_reg_1215 <= ap_phi_mux_data_29_V_read43_rewind_phi_fu_785_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_29_V_read43_phi_reg_1215 <= data_29_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_29_V_read43_phi_reg_1215 <= ap_phi_reg_pp0_iter0_data_29_V_read43_phi_reg_1215;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_2_V_read16_phi_reg_864 <= ap_phi_mux_data_2_V_read16_rewind_phi_fu_407_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_2_V_read16_phi_reg_864 <= data_2_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_2_V_read16_phi_reg_864 <= ap_phi_reg_pp0_iter0_data_2_V_read16_phi_reg_864;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_30_V_read44_phi_reg_1228 <= ap_phi_mux_data_30_V_read44_rewind_phi_fu_799_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_30_V_read44_phi_reg_1228 <= data_30_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_30_V_read44_phi_reg_1228 <= ap_phi_reg_pp0_iter0_data_30_V_read44_phi_reg_1228;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_31_V_read45_phi_reg_1241 <= ap_phi_mux_data_31_V_read45_rewind_phi_fu_813_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_31_V_read45_phi_reg_1241 <= data_31_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_31_V_read45_phi_reg_1241 <= ap_phi_reg_pp0_iter0_data_31_V_read45_phi_reg_1241;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_3_V_read17_phi_reg_877 <= ap_phi_mux_data_3_V_read17_rewind_phi_fu_421_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_3_V_read17_phi_reg_877 <= data_3_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_3_V_read17_phi_reg_877 <= ap_phi_reg_pp0_iter0_data_3_V_read17_phi_reg_877;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_4_V_read18_phi_reg_890 <= ap_phi_mux_data_4_V_read18_rewind_phi_fu_435_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_4_V_read18_phi_reg_890 <= data_4_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_4_V_read18_phi_reg_890 <= ap_phi_reg_pp0_iter0_data_4_V_read18_phi_reg_890;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_5_V_read19_phi_reg_903 <= ap_phi_mux_data_5_V_read19_rewind_phi_fu_449_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_5_V_read19_phi_reg_903 <= data_5_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_5_V_read19_phi_reg_903 <= ap_phi_reg_pp0_iter0_data_5_V_read19_phi_reg_903;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_6_V_read20_phi_reg_916 <= ap_phi_mux_data_6_V_read20_rewind_phi_fu_463_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_6_V_read20_phi_reg_916 <= data_6_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_6_V_read20_phi_reg_916 <= ap_phi_reg_pp0_iter0_data_6_V_read20_phi_reg_916;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_7_V_read21_phi_reg_929 <= ap_phi_mux_data_7_V_read21_rewind_phi_fu_477_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_7_V_read21_phi_reg_929 <= data_7_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_7_V_read21_phi_reg_929 <= ap_phi_reg_pp0_iter0_data_7_V_read21_phi_reg_929;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_8_V_read22_phi_reg_942 <= ap_phi_mux_data_8_V_read22_rewind_phi_fu_491_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_8_V_read22_phi_reg_942 <= data_8_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_8_V_read22_phi_reg_942 <= ap_phi_reg_pp0_iter0_data_8_V_read22_phi_reg_942;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_45)) begin
        if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd0)) begin
            data_9_V_read23_phi_reg_955 <= ap_phi_mux_data_9_V_read23_rewind_phi_fu_505_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_363_p6 == 1'd1)) begin
            data_9_V_read23_phi_reg_955 <= data_9_V_read;
        end else if ((1'b1 == 1'b1)) begin
            data_9_V_read23_phi_reg_955 <= ap_phi_reg_pp0_iter0_data_9_V_read23_phi_reg_955;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_359 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_359 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_0_V_write_assign11_reg_1254 <= acc_0_V_fu_2265_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_0_V_write_assign11_reg_1254 <= 16'd65504;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_1_V_write_assign9_reg_1268 <= acc_1_V_fu_2274_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_1_V_write_assign9_reg_1268 <= 16'd64512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_2_V_write_assign7_reg_1282 <= acc_2_V_fu_2283_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_2_V_write_assign7_reg_1282 <= 16'd992;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_3_V_write_assign5_reg_1296 <= acc_3_V_fu_2292_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_3_V_write_assign5_reg_1296 <= 16'd65216;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_4_V_write_assign3_reg_1310 <= acc_4_V_fu_2301_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_4_V_write_assign3_reg_1310 <= 16'd64512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index13_reg_823 <= w_index_reg_2386;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index13_reg_823 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        add_ln703_131_reg_2525 <= grp_fu_2349_p3;
        add_ln703_133_reg_2530 <= grp_fu_2357_p3;
        add_ln703_135_reg_2535 <= grp_fu_2365_p3;
        add_ln703_137_reg_2540 <= grp_fu_2373_p3;
        add_ln703_reg_2520 <= grp_fu_2341_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_0_V_read14_rewind_reg_375 <= data_0_V_read14_phi_reg_838;
        data_10_V_read24_rewind_reg_515 <= data_10_V_read24_phi_reg_968;
        data_11_V_read25_rewind_reg_529 <= data_11_V_read25_phi_reg_981;
        data_12_V_read26_rewind_reg_543 <= data_12_V_read26_phi_reg_994;
        data_13_V_read27_rewind_reg_557 <= data_13_V_read27_phi_reg_1007;
        data_14_V_read28_rewind_reg_571 <= data_14_V_read28_phi_reg_1020;
        data_15_V_read29_rewind_reg_585 <= data_15_V_read29_phi_reg_1033;
        data_16_V_read30_rewind_reg_599 <= data_16_V_read30_phi_reg_1046;
        data_17_V_read31_rewind_reg_613 <= data_17_V_read31_phi_reg_1059;
        data_18_V_read32_rewind_reg_627 <= data_18_V_read32_phi_reg_1072;
        data_19_V_read33_rewind_reg_641 <= data_19_V_read33_phi_reg_1085;
        data_1_V_read15_rewind_reg_389 <= data_1_V_read15_phi_reg_851;
        data_20_V_read34_rewind_reg_655 <= data_20_V_read34_phi_reg_1098;
        data_21_V_read35_rewind_reg_669 <= data_21_V_read35_phi_reg_1111;
        data_22_V_read36_rewind_reg_683 <= data_22_V_read36_phi_reg_1124;
        data_23_V_read37_rewind_reg_697 <= data_23_V_read37_phi_reg_1137;
        data_24_V_read38_rewind_reg_711 <= data_24_V_read38_phi_reg_1150;
        data_25_V_read39_rewind_reg_725 <= data_25_V_read39_phi_reg_1163;
        data_26_V_read40_rewind_reg_739 <= data_26_V_read40_phi_reg_1176;
        data_27_V_read41_rewind_reg_753 <= data_27_V_read41_phi_reg_1189;
        data_28_V_read42_rewind_reg_767 <= data_28_V_read42_phi_reg_1202;
        data_29_V_read43_rewind_reg_781 <= data_29_V_read43_phi_reg_1215;
        data_2_V_read16_rewind_reg_403 <= data_2_V_read16_phi_reg_864;
        data_30_V_read44_rewind_reg_795 <= data_30_V_read44_phi_reg_1228;
        data_31_V_read45_rewind_reg_809 <= data_31_V_read45_phi_reg_1241;
        data_3_V_read17_rewind_reg_417 <= data_3_V_read17_phi_reg_877;
        data_4_V_read18_rewind_reg_431 <= data_4_V_read18_phi_reg_890;
        data_5_V_read19_rewind_reg_445 <= data_5_V_read19_phi_reg_903;
        data_6_V_read20_rewind_reg_459 <= data_6_V_read20_phi_reg_916;
        data_7_V_read21_rewind_reg_473 <= data_7_V_read21_phi_reg_929;
        data_8_V_read22_rewind_reg_487 <= data_8_V_read22_phi_reg_942;
        data_9_V_read23_rewind_reg_501 <= data_9_V_read23_phi_reg_955;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln64_reg_2391 <= icmp_ln64_fu_1335_p2;
        icmp_ln64_reg_2391_pp0_iter1_reg <= icmp_ln64_reg_2391;
        phi_ln76_126_reg_2425 <= phi_ln76_126_fu_1603_p34;
        phi_ln76_128_reg_2445 <= phi_ln76_128_fu_1771_p34;
        phi_ln76_130_reg_2465 <= phi_ln76_130_fu_1939_p34;
        phi_ln76_132_reg_2485 <= phi_ln76_132_fu_2107_p34;
        phi_ln76_s_reg_2405 <= phi_ln76_s_fu_1435_p34;
        tmp_126_reg_2430 <= {{w11_V_q0[23:18]}};
        tmp_128_reg_2450 <= {{w11_V_q0[35:30]}};
        tmp_130_reg_2470 <= {{w11_V_q0[47:42]}};
        tmp_132_reg_2490 <= {{w11_V_q0[59:54]}};
        tmp_s_reg_2410 <= {{w11_V_q0[11:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln64_reg_2391_pp0_iter2_reg <= icmp_ln64_reg_2391_pp0_iter1_reg;
        icmp_ln64_reg_2391_pp0_iter3_reg <= icmp_ln64_reg_2391_pp0_iter2_reg;
        mul_ln1118_131_reg_2495 <= mul_ln1118_131_fu_2193_p2;
        mul_ln1118_133_reg_2500 <= mul_ln1118_133_fu_2205_p2;
        mul_ln1118_135_reg_2505 <= mul_ln1118_135_fu_2217_p2;
        mul_ln1118_137_reg_2510 <= mul_ln1118_137_fu_2229_p2;
        mul_ln1118_139_reg_2515 <= mul_ln1118_139_fu_2241_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_2386 <= w_index_fu_1329_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_0_V_read14_rewind_phi_fu_379_p6 = data_0_V_read14_phi_reg_838;
    end else begin
        ap_phi_mux_data_0_V_read14_rewind_phi_fu_379_p6 = data_0_V_read14_rewind_reg_375;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_10_V_read24_rewind_phi_fu_519_p6 = data_10_V_read24_phi_reg_968;
    end else begin
        ap_phi_mux_data_10_V_read24_rewind_phi_fu_519_p6 = data_10_V_read24_rewind_reg_515;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_11_V_read25_rewind_phi_fu_533_p6 = data_11_V_read25_phi_reg_981;
    end else begin
        ap_phi_mux_data_11_V_read25_rewind_phi_fu_533_p6 = data_11_V_read25_rewind_reg_529;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_12_V_read26_rewind_phi_fu_547_p6 = data_12_V_read26_phi_reg_994;
    end else begin
        ap_phi_mux_data_12_V_read26_rewind_phi_fu_547_p6 = data_12_V_read26_rewind_reg_543;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_13_V_read27_rewind_phi_fu_561_p6 = data_13_V_read27_phi_reg_1007;
    end else begin
        ap_phi_mux_data_13_V_read27_rewind_phi_fu_561_p6 = data_13_V_read27_rewind_reg_557;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_14_V_read28_rewind_phi_fu_575_p6 = data_14_V_read28_phi_reg_1020;
    end else begin
        ap_phi_mux_data_14_V_read28_rewind_phi_fu_575_p6 = data_14_V_read28_rewind_reg_571;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_15_V_read29_rewind_phi_fu_589_p6 = data_15_V_read29_phi_reg_1033;
    end else begin
        ap_phi_mux_data_15_V_read29_rewind_phi_fu_589_p6 = data_15_V_read29_rewind_reg_585;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_16_V_read30_rewind_phi_fu_603_p6 = data_16_V_read30_phi_reg_1046;
    end else begin
        ap_phi_mux_data_16_V_read30_rewind_phi_fu_603_p6 = data_16_V_read30_rewind_reg_599;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_17_V_read31_rewind_phi_fu_617_p6 = data_17_V_read31_phi_reg_1059;
    end else begin
        ap_phi_mux_data_17_V_read31_rewind_phi_fu_617_p6 = data_17_V_read31_rewind_reg_613;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_18_V_read32_rewind_phi_fu_631_p6 = data_18_V_read32_phi_reg_1072;
    end else begin
        ap_phi_mux_data_18_V_read32_rewind_phi_fu_631_p6 = data_18_V_read32_rewind_reg_627;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_19_V_read33_rewind_phi_fu_645_p6 = data_19_V_read33_phi_reg_1085;
    end else begin
        ap_phi_mux_data_19_V_read33_rewind_phi_fu_645_p6 = data_19_V_read33_rewind_reg_641;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_1_V_read15_rewind_phi_fu_393_p6 = data_1_V_read15_phi_reg_851;
    end else begin
        ap_phi_mux_data_1_V_read15_rewind_phi_fu_393_p6 = data_1_V_read15_rewind_reg_389;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_20_V_read34_rewind_phi_fu_659_p6 = data_20_V_read34_phi_reg_1098;
    end else begin
        ap_phi_mux_data_20_V_read34_rewind_phi_fu_659_p6 = data_20_V_read34_rewind_reg_655;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_21_V_read35_rewind_phi_fu_673_p6 = data_21_V_read35_phi_reg_1111;
    end else begin
        ap_phi_mux_data_21_V_read35_rewind_phi_fu_673_p6 = data_21_V_read35_rewind_reg_669;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_22_V_read36_rewind_phi_fu_687_p6 = data_22_V_read36_phi_reg_1124;
    end else begin
        ap_phi_mux_data_22_V_read36_rewind_phi_fu_687_p6 = data_22_V_read36_rewind_reg_683;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_23_V_read37_rewind_phi_fu_701_p6 = data_23_V_read37_phi_reg_1137;
    end else begin
        ap_phi_mux_data_23_V_read37_rewind_phi_fu_701_p6 = data_23_V_read37_rewind_reg_697;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_24_V_read38_rewind_phi_fu_715_p6 = data_24_V_read38_phi_reg_1150;
    end else begin
        ap_phi_mux_data_24_V_read38_rewind_phi_fu_715_p6 = data_24_V_read38_rewind_reg_711;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_25_V_read39_rewind_phi_fu_729_p6 = data_25_V_read39_phi_reg_1163;
    end else begin
        ap_phi_mux_data_25_V_read39_rewind_phi_fu_729_p6 = data_25_V_read39_rewind_reg_725;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_26_V_read40_rewind_phi_fu_743_p6 = data_26_V_read40_phi_reg_1176;
    end else begin
        ap_phi_mux_data_26_V_read40_rewind_phi_fu_743_p6 = data_26_V_read40_rewind_reg_739;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_27_V_read41_rewind_phi_fu_757_p6 = data_27_V_read41_phi_reg_1189;
    end else begin
        ap_phi_mux_data_27_V_read41_rewind_phi_fu_757_p6 = data_27_V_read41_rewind_reg_753;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_28_V_read42_rewind_phi_fu_771_p6 = data_28_V_read42_phi_reg_1202;
    end else begin
        ap_phi_mux_data_28_V_read42_rewind_phi_fu_771_p6 = data_28_V_read42_rewind_reg_767;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_29_V_read43_rewind_phi_fu_785_p6 = data_29_V_read43_phi_reg_1215;
    end else begin
        ap_phi_mux_data_29_V_read43_rewind_phi_fu_785_p6 = data_29_V_read43_rewind_reg_781;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_2_V_read16_rewind_phi_fu_407_p6 = data_2_V_read16_phi_reg_864;
    end else begin
        ap_phi_mux_data_2_V_read16_rewind_phi_fu_407_p6 = data_2_V_read16_rewind_reg_403;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_30_V_read44_rewind_phi_fu_799_p6 = data_30_V_read44_phi_reg_1228;
    end else begin
        ap_phi_mux_data_30_V_read44_rewind_phi_fu_799_p6 = data_30_V_read44_rewind_reg_795;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_31_V_read45_rewind_phi_fu_813_p6 = data_31_V_read45_phi_reg_1241;
    end else begin
        ap_phi_mux_data_31_V_read45_rewind_phi_fu_813_p6 = data_31_V_read45_rewind_reg_809;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_3_V_read17_rewind_phi_fu_421_p6 = data_3_V_read17_phi_reg_877;
    end else begin
        ap_phi_mux_data_3_V_read17_rewind_phi_fu_421_p6 = data_3_V_read17_rewind_reg_417;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_4_V_read18_rewind_phi_fu_435_p6 = data_4_V_read18_phi_reg_890;
    end else begin
        ap_phi_mux_data_4_V_read18_rewind_phi_fu_435_p6 = data_4_V_read18_rewind_reg_431;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_5_V_read19_rewind_phi_fu_449_p6 = data_5_V_read19_phi_reg_903;
    end else begin
        ap_phi_mux_data_5_V_read19_rewind_phi_fu_449_p6 = data_5_V_read19_rewind_reg_445;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_6_V_read20_rewind_phi_fu_463_p6 = data_6_V_read20_phi_reg_916;
    end else begin
        ap_phi_mux_data_6_V_read20_rewind_phi_fu_463_p6 = data_6_V_read20_rewind_reg_459;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_7_V_read21_rewind_phi_fu_477_p6 = data_7_V_read21_phi_reg_929;
    end else begin
        ap_phi_mux_data_7_V_read21_rewind_phi_fu_477_p6 = data_7_V_read21_rewind_reg_473;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_8_V_read22_rewind_phi_fu_491_p6 = data_8_V_read22_phi_reg_942;
    end else begin
        ap_phi_mux_data_8_V_read22_rewind_phi_fu_491_p6 = data_8_V_read22_rewind_reg_487;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_9_V_read23_rewind_phi_fu_505_p6 = data_9_V_read23_phi_reg_955;
    end else begin
        ap_phi_mux_data_9_V_read23_rewind_phi_fu_505_p6 = data_9_V_read23_rewind_reg_501;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((icmp_ln64_reg_2391 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_363_p6 = 1'd1;
        end else if ((icmp_ln64_reg_2391 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_363_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_363_p6 = do_init_reg_359;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_363_p6 = do_init_reg_359;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((icmp_ln64_reg_2391 == 1'd1)) begin
            ap_phi_mux_w_index13_phi_fu_827_p6 = 4'd0;
        end else if ((icmp_ln64_reg_2391 == 1'd0)) begin
            ap_phi_mux_w_index13_phi_fu_827_p6 = w_index_reg_2386;
        end else begin
            ap_phi_mux_w_index13_phi_fu_827_p6 = w_index13_reg_823;
        end
    end else begin
        ap_phi_mux_w_index13_phi_fu_827_p6 = w_index13_reg_823;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_fu_1335_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_return_0 = acc_0_V_fu_2265_p2;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_return_1 = acc_1_V_fu_2274_p2;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_return_2 = acc_2_V_fu_2283_p2;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_return_3 = acc_3_V_fu_2292_p2;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_2391_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_return_4 = acc_4_V_fu_2301_p2;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2341_ce = 1'b1;
    end else begin
        grp_fu_2341_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2349_ce = 1'b1;
    end else begin
        grp_fu_2349_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2357_ce = 1'b1;
    end else begin
        grp_fu_2357_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2365_ce = 1'b1;
    end else begin
        grp_fu_2365_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2373_ce = 1'b1;
    end else begin
        grp_fu_2373_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w11_V_ce0 = 1'b1;
    end else begin
        w11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_2265_p2 = ($signed(res_0_V_write_assign11_reg_1254) + $signed(sext_ln703_fu_2262_p1));

assign acc_1_V_fu_2274_p2 = ($signed(res_1_V_write_assign9_reg_1268) + $signed(sext_ln703_68_fu_2271_p1));

assign acc_2_V_fu_2283_p2 = ($signed(res_2_V_write_assign7_reg_1282) + $signed(sext_ln703_69_fu_2280_p1));

assign acc_3_V_fu_2292_p2 = ($signed(res_3_V_write_assign5_reg_1296) + $signed(sext_ln703_70_fu_2289_p1));

assign acc_4_V_fu_2301_p2 = ($signed(res_4_V_write_assign3_reg_1310) + $signed(sext_ln703_71_fu_2298_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_343 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_45 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_data_0_V_read14_phi_reg_838 = 'bx;

assign ap_phi_reg_pp0_iter0_data_10_V_read24_phi_reg_968 = 'bx;

assign ap_phi_reg_pp0_iter0_data_11_V_read25_phi_reg_981 = 'bx;

assign ap_phi_reg_pp0_iter0_data_12_V_read26_phi_reg_994 = 'bx;

assign ap_phi_reg_pp0_iter0_data_13_V_read27_phi_reg_1007 = 'bx;

assign ap_phi_reg_pp0_iter0_data_14_V_read28_phi_reg_1020 = 'bx;

assign ap_phi_reg_pp0_iter0_data_15_V_read29_phi_reg_1033 = 'bx;

assign ap_phi_reg_pp0_iter0_data_16_V_read30_phi_reg_1046 = 'bx;

assign ap_phi_reg_pp0_iter0_data_17_V_read31_phi_reg_1059 = 'bx;

assign ap_phi_reg_pp0_iter0_data_18_V_read32_phi_reg_1072 = 'bx;

assign ap_phi_reg_pp0_iter0_data_19_V_read33_phi_reg_1085 = 'bx;

assign ap_phi_reg_pp0_iter0_data_1_V_read15_phi_reg_851 = 'bx;

assign ap_phi_reg_pp0_iter0_data_20_V_read34_phi_reg_1098 = 'bx;

assign ap_phi_reg_pp0_iter0_data_21_V_read35_phi_reg_1111 = 'bx;

assign ap_phi_reg_pp0_iter0_data_22_V_read36_phi_reg_1124 = 'bx;

assign ap_phi_reg_pp0_iter0_data_23_V_read37_phi_reg_1137 = 'bx;

assign ap_phi_reg_pp0_iter0_data_24_V_read38_phi_reg_1150 = 'bx;

assign ap_phi_reg_pp0_iter0_data_25_V_read39_phi_reg_1163 = 'bx;

assign ap_phi_reg_pp0_iter0_data_26_V_read40_phi_reg_1176 = 'bx;

assign ap_phi_reg_pp0_iter0_data_27_V_read41_phi_reg_1189 = 'bx;

assign ap_phi_reg_pp0_iter0_data_28_V_read42_phi_reg_1202 = 'bx;

assign ap_phi_reg_pp0_iter0_data_29_V_read43_phi_reg_1215 = 'bx;

assign ap_phi_reg_pp0_iter0_data_2_V_read16_phi_reg_864 = 'bx;

assign ap_phi_reg_pp0_iter0_data_30_V_read44_phi_reg_1228 = 'bx;

assign ap_phi_reg_pp0_iter0_data_31_V_read45_phi_reg_1241 = 'bx;

assign ap_phi_reg_pp0_iter0_data_3_V_read17_phi_reg_877 = 'bx;

assign ap_phi_reg_pp0_iter0_data_4_V_read18_phi_reg_890 = 'bx;

assign ap_phi_reg_pp0_iter0_data_5_V_read19_phi_reg_903 = 'bx;

assign ap_phi_reg_pp0_iter0_data_6_V_read20_phi_reg_916 = 'bx;

assign ap_phi_reg_pp0_iter0_data_7_V_read21_phi_reg_929 = 'bx;

assign ap_phi_reg_pp0_iter0_data_8_V_read22_phi_reg_942 = 'bx;

assign ap_phi_reg_pp0_iter0_data_9_V_read23_phi_reg_955 = 'bx;

assign grp_fu_2341_p1 = grp_fu_2341_p10;

assign grp_fu_2341_p10 = phi_ln_fu_1345_p34;

assign grp_fu_2349_p1 = grp_fu_2349_p10;

assign grp_fu_2349_p10 = phi_ln76_125_fu_1515_p34;

assign grp_fu_2357_p1 = grp_fu_2357_p10;

assign grp_fu_2357_p10 = phi_ln76_127_fu_1683_p34;

assign grp_fu_2365_p1 = grp_fu_2365_p10;

assign grp_fu_2365_p10 = phi_ln76_129_fu_1851_p34;

assign grp_fu_2373_p1 = grp_fu_2373_p10;

assign grp_fu_2373_p10 = phi_ln76_131_fu_2019_p34;

assign icmp_ln64_fu_1335_p2 = ((ap_phi_mux_w_index13_phi_fu_827_p6 == 4'd15) ? 1'b1 : 1'b0);

assign mul_ln1118_131_fu_2193_p0 = tmp_s_reg_2410;

assign mul_ln1118_131_fu_2193_p1 = mul_ln1118_131_fu_2193_p10;

assign mul_ln1118_131_fu_2193_p10 = phi_ln76_s_reg_2405;

assign mul_ln1118_131_fu_2193_p2 = ($signed(mul_ln1118_131_fu_2193_p0) * $signed({{1'b0}, {mul_ln1118_131_fu_2193_p1}}));

assign mul_ln1118_133_fu_2205_p0 = tmp_126_reg_2430;

assign mul_ln1118_133_fu_2205_p1 = mul_ln1118_133_fu_2205_p10;

assign mul_ln1118_133_fu_2205_p10 = phi_ln76_126_reg_2425;

assign mul_ln1118_133_fu_2205_p2 = ($signed(mul_ln1118_133_fu_2205_p0) * $signed({{1'b0}, {mul_ln1118_133_fu_2205_p1}}));

assign mul_ln1118_135_fu_2217_p0 = tmp_128_reg_2450;

assign mul_ln1118_135_fu_2217_p1 = mul_ln1118_135_fu_2217_p10;

assign mul_ln1118_135_fu_2217_p10 = phi_ln76_128_reg_2445;

assign mul_ln1118_135_fu_2217_p2 = ($signed(mul_ln1118_135_fu_2217_p0) * $signed({{1'b0}, {mul_ln1118_135_fu_2217_p1}}));

assign mul_ln1118_137_fu_2229_p0 = tmp_130_reg_2470;

assign mul_ln1118_137_fu_2229_p1 = mul_ln1118_137_fu_2229_p10;

assign mul_ln1118_137_fu_2229_p10 = phi_ln76_130_reg_2465;

assign mul_ln1118_137_fu_2229_p2 = ($signed(mul_ln1118_137_fu_2229_p0) * $signed({{1'b0}, {mul_ln1118_137_fu_2229_p1}}));

assign mul_ln1118_139_fu_2241_p0 = tmp_132_reg_2490;

assign mul_ln1118_139_fu_2241_p1 = mul_ln1118_139_fu_2241_p10;

assign mul_ln1118_139_fu_2241_p10 = phi_ln76_132_reg_2485;

assign mul_ln1118_139_fu_2241_p2 = ($signed(mul_ln1118_139_fu_2241_p0) * $signed({{1'b0}, {mul_ln1118_139_fu_2241_p1}}));

assign sext_ln703_68_fu_2271_p1 = add_ln703_131_reg_2525;

assign sext_ln703_69_fu_2280_p1 = add_ln703_133_reg_2530;

assign sext_ln703_70_fu_2289_p1 = add_ln703_135_reg_2535;

assign sext_ln703_71_fu_2298_p1 = add_ln703_137_reg_2540;

assign sext_ln703_fu_2262_p1 = add_ln703_reg_2520;

assign tmp_125_fu_1585_p4 = {{w11_V_q0[17:12]}};

assign tmp_127_fu_1753_p4 = {{w11_V_q0[29:24]}};

assign tmp_129_fu_1921_p4 = {{w11_V_q0[41:36]}};

assign tmp_131_fu_2089_p4 = {{w11_V_q0[53:48]}};

assign trunc_ln76_fu_1415_p1 = w11_V_q0[5:0];

assign w11_V_address0 = zext_ln76_fu_1324_p1;

assign w_index_fu_1329_p2 = (4'd1 + ap_phi_mux_w_index13_phi_fu_827_p6);

assign xor_ln_fu_1427_p3 = {{1'd1}, {w_index13_reg_823}};

assign zext_ln64_fu_1341_p1 = w_index13_reg_823;

assign zext_ln76_fu_1324_p1 = ap_phi_mux_w_index13_phi_fu_827_p6;

endmodule //dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s
