@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
@W [SIM-369] AXI_master port 'memptr' has a depth of '64'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "/opt/Xilinx/Vivado_HLS/2016.4/lnx64/tools/gcc/bin/g++"
   Compiling apatb_aes256cbc.cpp
   Compiling (apcc) aes256cbc.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'jd' on host 'ubuntu-dev' (Linux_x86_64 version 3.16.0-62-generic) on Tue Mar 14 13:06:59 EDT 2017
INFO: [HLS 200-10] On os Ubuntu 14.04.4 LTS
INFO: [HLS 200-10] In directory '/home/jd/workspace/aes256cbc/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_jd/103521489511219229025
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) aes256cbc_tb.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'jd' on host 'ubuntu-dev' (Linux_x86_64 version 3.16.0-62-generic) on Tue Mar 14 13:07:00 EDT 2017
INFO: [HLS 200-10] On os Ubuntu 14.04.4 LTS
INFO: [HLS 200-10] In directory '/home/jd/workspace/aes256cbc/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_jd/104051489511220107258
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) aes256ecb.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'jd' on host 'ubuntu-dev' (Linux_x86_64 version 3.16.0-62-generic) on Tue Mar 14 13:07:00 EDT 2017
INFO: [HLS 200-10] On os Ubuntu 14.04.4 LTS
INFO: [HLS 200-10] In directory '/home/jd/workspace/aes256cbc/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_jd/104581489511220826643
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
TEXT  :
54 68 65 20 51 75 69 63 6B 20 42 72 6F 77 6E 20 
46 6F 78 20 4A 75 6D 70 65 64 20 4F 76 65 72 20 
DUTENC:
A8 87 01 E4 43 4F 59 00 9F F8 9A 40 29 98 49 57 
99 29 0C 6C B1 B1 6D 1A 8B 0A F7 AF 2D 96 7E F1 
DUTDEC:
54 68 65 20 51 75 69 63 6B 20 42 72 6F 77 6E 20 
46 6F 78 20 4A 75 6D 70 65 64 20 4F 76 65 72 20 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_aes256cbc_top -prj aes256cbc.prj --initfile /opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s aes256cbc 
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes_expandDecKey_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expandDecKey_bkb_rom
INFO: [VRFC 10-311] analyzing module aes_expandDecKey_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes256cbc_ctx_decfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes256cbc_ctx_decfYi_ram
INFO: [VRFC 10-311] analyzing module aes256cbc_ctx_decfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes256cbc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes256cbc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes256_decrypt_eccud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes256_decrypt_eccud_rom
INFO: [VRFC 10-311] analyzing module aes256_decrypt_eccud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes_expandEncKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expandEncKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/AESL_axi_slave_p0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_p0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes256cbc_iv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes256cbc_iv_ram
INFO: [VRFC 10-311] analyzing module aes256cbc_iv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes_expandEncKey_dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expandEncKey_dEe_rom
INFO: [VRFC 10-311] analyzing module aes_expandEncKey_dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes_mixColumns_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mixColumns_inv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes_expandDecKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expandDecKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes_addRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_addRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes256cbc_ctx_encg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes256cbc_ctx_encg8j_ram
INFO: [VRFC 10-311] analyzing module aes256cbc_ctx_encg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes256cbc_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes256cbc_key_ram
INFO: [VRFC 10-311] analyzing module aes256cbc_key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes256cbc_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes256cbc_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes256_encrypt_ecb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes256_encrypt_ecb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes256cbc_memptr_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes256cbc_memptr_m_axi
INFO: [VRFC 10-311] analyzing module aes256cbc_memptr_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module aes256cbc_memptr_m_axi_fifo
INFO: [VRFC 10-311] analyzing module aes256cbc_memptr_m_axi_buffer
INFO: [VRFC 10-311] analyzing module aes256cbc_memptr_m_axi_decoder
INFO: [VRFC 10-311] analyzing module aes256cbc_memptr_m_axi_throttl
INFO: [VRFC 10-311] analyzing module aes256cbc_memptr_m_axi_read
INFO: [VRFC 10-311] analyzing module aes256cbc_memptr_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes256cbc_memptr_m_axi.v:2009]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes256_decrypt_ecb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes256_decrypt_ecb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes256cbc_p0_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes256cbc_p0_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/AESL_axi_master_memptr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memptr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes256cbc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes256cbc_buf_ram
INFO: [VRFC 10-311] analyzing module aes256cbc_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes256cbc.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_aes256cbc_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.aes256cbc_iv_ram
Compiling module xil_defaultlib.aes256cbc_iv(DataWidth=8,Address...
Compiling module xil_defaultlib.aes256cbc_key_ram
Compiling module xil_defaultlib.aes256cbc_key(DataWidth=8,Addres...
Compiling module xil_defaultlib.aes256cbc_ctx_decfYi_ram
Compiling module xil_defaultlib.aes256cbc_ctx_decfYi(DataWidth=8...
Compiling module xil_defaultlib.aes256cbc_ctx_encg8j_ram
Compiling module xil_defaultlib.aes256cbc_ctx_encg8j(DataWidth=8...
Compiling module xil_defaultlib.aes256cbc_AXILiteS_s_axi(C_S_AXI...
Compiling module xil_defaultlib.aes256cbc_p0_s_axi(C_S_AXI_ADDR_...
Compiling module xil_defaultlib.aes256cbc_memptr_m_axi_throttl_d...
Compiling module xil_defaultlib.aes256cbc_memptr_m_axi_fifo(DATA...
Compiling module xil_defaultlib.aes256cbc_memptr_m_axi_buffer(DA...
Compiling module xil_defaultlib.aes256cbc_memptr_m_axi_fifo(DATA...
Compiling module xil_defaultlib.aes256cbc_memptr_m_axi_decoder(D...
Compiling module xil_defaultlib.aes256cbc_memptr_m_axi_fifo(DATA...
Compiling module xil_defaultlib.aes256cbc_memptr_m_axi_fifo(DATA...
Compiling module xil_defaultlib.aes256cbc_memptr_m_axi_write(NUM...
Compiling module xil_defaultlib.aes256cbc_memptr_m_axi_buffer(DA...
Compiling module xil_defaultlib.aes256cbc_memptr_m_axi_reg_slice...
Compiling module xil_defaultlib.aes256cbc_memptr_m_axi_read(NUM_...
Compiling module xil_defaultlib.aes256cbc_memptr_m_axi(NUM_READ_...
Compiling module xil_defaultlib.aes256cbc_buf_ram
Compiling module xil_defaultlib.aes256cbc_buf(DataWidth=8,Addres...
Compiling module xil_defaultlib.aes_expandEncKey_dEe_rom
Compiling module xil_defaultlib.aes_expandEncKey_dEe(DataWidth=8...
Compiling module xil_defaultlib.aes_expandEncKey
Compiling module xil_defaultlib.aes_addRoundKey
Compiling module xil_defaultlib.aes256_encrypt_ecb
Compiling module xil_defaultlib.aes256_decrypt_eccud_rom
Compiling module xil_defaultlib.aes256_decrypt_eccud(DataWidth=8...
Compiling module xil_defaultlib.aes_expandDecKey_bkb_rom
Compiling module xil_defaultlib.aes_expandDecKey_bkb(DataWidth=8...
Compiling module xil_defaultlib.aes_expandDecKey
Compiling module xil_defaultlib.aes_mixColumns_inv
Compiling module xil_defaultlib.aes256_decrypt_ecb
Compiling module xil_defaultlib.aes256cbc_default
Compiling module xil_defaultlib.AESL_axi_master_memptr
Compiling module xil_defaultlib.AESL_axi_slave_p0
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_aes256cbc_top
Built simulation snapshot aes256cbc

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/jd/workspace/aes256cbc/solution1/sim/verilog/xsim.dir/aes256cbc/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/jd/workspace/aes256cbc/solution1/sim/verilog/xsim.dir/aes256cbc/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 14 13:07:06 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 14 13:07:06 2017...

****** xsim v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/aes256cbc/xsim_script.tcl
# xsim {aes256cbc} -autoloadwcfg -tclbatch {aes256cbc.tcl}
Vivado Simulator 2016.4
Time resolution is 1 ps
source aes256cbc.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 8 [0.00%] @ "116000"
// RTL Simulation : 1 / 8 [0.00%] @ "788000"
// RTL Simulation : 2 / 8 [0.00%] @ "1308000"
// RTL Simulation : 3 / 8 [0.00%] @ "5188000"
// RTL Simulation : 4 / 8 [0.00%] @ "22412000"
// RTL Simulation : 5 / 8 [0.00%] @ "39636000"
// RTL Simulation : 6 / 8 [0.00%] @ "43516000"
// RTL Simulation : 7 / 8 [0.00%] @ "61748000"
// RTL Simulation : 8 / 8 [0.00%] @ "79980000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 80012 ns : File "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes256cbc.autotb.v" Line 493
## quit
INFO: [Common 17-206] Exiting xsim at Tue Mar 14 13:07:14 2017...
TEXT  :
54 68 65 20 51 75 69 63 6B 20 42 72 6F 77 6E 20 
46 6F 78 20 4A 75 6D 70 65 64 20 4F 76 65 72 20 
DUTENC:
A8 87 01 E4 43 4F 59 00 9F F8 9A 40 29 98 49 57 
99 29 0C 6C B1 B1 6D 1A 8B 0A F7 AF 2D 96 7E F1 
DUTDEC:
54 68 65 20 51 75 69 63 6B 20 42 72 6F 77 6E 20 
46 6F 78 20 4A 75 6D 70 65 64 20 4F 76 65 72 20 
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
