Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov 10 15:16:28 2024
| Host         : ban running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/inter_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/tmp1_reg_196_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 1.986ns (65.718%)  route 1.036ns (34.282%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, unplaced)         0.251     1.471    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
                         LUT1 (Prop_lut1_I0_O)        0.232     1.703 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, unplaced)         0.258     1.961    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.455 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.463    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.563 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.563    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.663 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.663    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.763 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.763    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.040 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2/O[3]
                         net (fo=1, unplaced)         0.519     3.559    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[25]
                         LUT3 (Prop_lut3_I0_O)        0.250     3.809 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[20]_i_1/O
                         net (fo=1, unplaced)         0.000     3.809    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[25]
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[20]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
                         FDRE (Setup_fdre_C_D)        0.072     4.951    bd_0_i/hls_inst/inst/tmp1_reg_196_reg[20]
  -------------------------------------------------------------------
                         required time                          4.951    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/tmp1_reg_196_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 1.886ns (64.545%)  route 1.036ns (35.455%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, unplaced)         0.251     1.471    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
                         LUT1 (Prop_lut1_I0_O)        0.232     1.703 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, unplaced)         0.258     1.961    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.455 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.463    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.563 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.563    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.663 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.663    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     2.940 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2/O[3]
                         net (fo=1, unplaced)         0.519     3.459    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[21]
                         LUT3 (Prop_lut3_I0_O)        0.250     3.709 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[16]_i_1/O
                         net (fo=1, unplaced)         0.000     3.709    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[21]
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[16]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
                         FDRE (Setup_fdre_C_D)        0.072     4.951    bd_0_i/hls_inst/inst/tmp1_reg_196_reg[16]
  -------------------------------------------------------------------
                         required time                          4.951    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp7_reg_191_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 2.017ns (69.962%)  route 0.866ns (30.038%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, unplaced)         0.251     1.471    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
                         LUT1 (Prop_lut1_I0_O)        0.232     1.703 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, unplaced)         0.258     1.961    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.455 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.463    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.563 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.563    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.663 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.663    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.763 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.763    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.863 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.863    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.077 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ref_tmp7_reg_191_reg[28]_i_2/O[2]
                         net (fo=1, unplaced)         0.349     3.426    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[28]
                         LUT3 (Prop_lut3_I0_O)        0.244     3.670 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ref_tmp7_reg_191[28]_i_1/O
                         net (fo=1, unplaced)         0.000     3.670    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[28]
                         FDRE                                         r  bd_0_i/hls_inst/inst/ref_tmp7_reg_191_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ref_tmp7_reg_191_reg[28]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
                         FDRE (Setup_fdre_C_D)        0.072     4.951    bd_0_i/hls_inst/inst/ref_tmp7_reg_191_reg[28]
  -------------------------------------------------------------------
                         required time                          4.951    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/tmp1_reg_196_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 2.073ns (73.251%)  route 0.757ns (26.749%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, unplaced)         0.251     1.471    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
                         LUT1 (Prop_lut1_I0_O)        0.232     1.703 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, unplaced)         0.258     1.961    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.455 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.463    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.563 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.563    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.663 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.663    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.763 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.763    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.863 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.863    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     3.132 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ref_tmp7_reg_191_reg[28]_i_2/O[1]
                         net (fo=1, unplaced)         0.240     3.372    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[27]
                         LUT3 (Prop_lut3_I0_O)        0.245     3.617 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[22]_i_1/O
                         net (fo=1, unplaced)         0.000     3.617    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[27]
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[22]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
                         FDRE (Setup_fdre_C_D)        0.072     4.951    bd_0_i/hls_inst/inst/tmp1_reg_196_reg[22]
  -------------------------------------------------------------------
                         required time                          4.951    
                         arrival time                          -3.617    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/tmp1_reg_196_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 1.786ns (63.288%)  route 1.036ns (36.712%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, unplaced)         0.251     1.471    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
                         LUT1 (Prop_lut1_I0_O)        0.232     1.703 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, unplaced)         0.258     1.961    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.455 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.463    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.563 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.563    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     2.840 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2/O[3]
                         net (fo=1, unplaced)         0.519     3.359    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[17]
                         LUT3 (Prop_lut3_I0_O)        0.250     3.609 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[12]_i_1/O
                         net (fo=1, unplaced)         0.000     3.609    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[17]
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[12]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
                         FDRE (Setup_fdre_C_D)        0.072     4.951    bd_0_i/hls_inst/inst/tmp1_reg_196_reg[12]
  -------------------------------------------------------------------
                         required time                          4.951    
                         arrival time                          -3.609    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/tmp1_reg_196_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.917ns (68.883%)  route 0.866ns (31.118%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, unplaced)         0.251     1.471    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
                         LUT1 (Prop_lut1_I0_O)        0.232     1.703 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, unplaced)         0.258     1.961    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.455 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.463    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.563 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.563    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.663 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.663    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.763 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.763    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     2.977 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2/O[2]
                         net (fo=1, unplaced)         0.349     3.326    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[24]
                         LUT3 (Prop_lut3_I0_O)        0.244     3.570 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[19]_i_1/O
                         net (fo=1, unplaced)         0.000     3.570    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[24]
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[19]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
                         FDRE (Setup_fdre_C_D)        0.072     4.951    bd_0_i/hls_inst/inst/tmp1_reg_196_reg[19]
  -------------------------------------------------------------------
                         required time                          4.951    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/tmp1_reg_196_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 1.986ns (72.402%)  route 0.757ns (27.598%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, unplaced)         0.251     1.471    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
                         LUT1 (Prop_lut1_I0_O)        0.232     1.703 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, unplaced)         0.258     1.961    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.455 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.463    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.563 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.563    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.663 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.663    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.763 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.763    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.863 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.863    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.052 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ref_tmp7_reg_191_reg[28]_i_2/O[0]
                         net (fo=1, unplaced)         0.240     3.292    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[26]
                         LUT3 (Prop_lut3_I0_O)        0.238     3.530 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[21]_i_1/O
                         net (fo=1, unplaced)         0.000     3.530    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[26]
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[21]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
                         FDRE (Setup_fdre_C_D)        0.072     4.951    bd_0_i/hls_inst/inst/tmp1_reg_196_reg[21]
  -------------------------------------------------------------------
                         required time                          4.951    
                         arrival time                          -3.530    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/tmp1_reg_196_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 1.973ns (72.271%)  route 0.757ns (27.729%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, unplaced)         0.251     1.471    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
                         LUT1 (Prop_lut1_I0_O)        0.232     1.703 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, unplaced)         0.258     1.961    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.455 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.463    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.563 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.563    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.663 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.663    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.763 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.763    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     3.032 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2/O[1]
                         net (fo=1, unplaced)         0.240     3.272    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[23]
                         LUT3 (Prop_lut3_I0_O)        0.245     3.517 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[18]_i_1/O
                         net (fo=1, unplaced)         0.000     3.517    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[23]
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[18]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
                         FDRE (Setup_fdre_C_D)        0.072     4.951    bd_0_i/hls_inst/inst/tmp1_reg_196_reg[18]
  -------------------------------------------------------------------
                         required time                          4.951    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/tmp1_reg_196_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 1.686ns (61.940%)  route 1.036ns (38.060%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, unplaced)         0.251     1.471    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
                         LUT1 (Prop_lut1_I0_O)        0.232     1.703 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, unplaced)         0.258     1.961    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.455 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.463    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     2.740 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/O[3]
                         net (fo=1, unplaced)         0.519     3.259    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[13]
                         LUT3 (Prop_lut3_I0_O)        0.250     3.509 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[8]_i_1/O
                         net (fo=1, unplaced)         0.000     3.509    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[13]
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[8]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
                         FDRE (Setup_fdre_C_D)        0.072     4.951    bd_0_i/hls_inst/inst/tmp1_reg_196_reg[8]
  -------------------------------------------------------------------
                         required time                          4.951    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/tmp1_reg_196_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 1.817ns (67.723%)  route 0.866ns (32.277%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, unplaced)         0.251     1.471    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
                         LUT1 (Prop_lut1_I0_O)        0.232     1.703 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, unplaced)         0.258     1.961    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.455 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.463    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.563 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.563    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.663 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.663    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     2.877 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2/O[2]
                         net (fo=1, unplaced)         0.349     3.226    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[20]
                         LUT3 (Prop_lut3_I0_O)        0.244     3.470 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[15]_i_1/O
                         net (fo=1, unplaced)         0.000     3.470    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[20]
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[15]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
                         FDRE (Setup_fdre_C_D)        0.072     4.951    bd_0_i/hls_inst/inst/tmp1_reg_196_reg[15]
  -------------------------------------------------------------------
                         required time                          4.951    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                  1.481    




