// Seed: 1545497434
module module_0 (
    output uwire id_0,
    output tri   id_1
);
  logic id_3;
  assign id_0 = 1;
  assign id_1 = 1'd0 ? -1'h0 : -1 != 1 == 1;
  wire [~  -1 : ""] id_4, id_5;
  assign id_4 = id_5;
  id_6 :
  assert property (@(posedge id_4 < id_6 & 1) -1'b0)
  else;
  wire id_7;
  ;
  wire id_8, id_9;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    output wire id_4
    , id_9,
    input uwire id_5,
    input uwire id_6,
    output tri1 id_7
);
  logic   id_10;
  integer id_11;
  parameter id_12 = 1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_10 = 1;
  final id_10 <= 1'b0;
endmodule
