// Seed: 3840651582
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  id_3 :
  assert property (@(posedge id_3) ~id_3)
  else $display(id_3);
  assign id_1 = 1;
  wire id_4;
  id_5(
      1, |id_3
  );
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1
    , id_14,
    input wire id_2,
    output wire id_3,
    input tri id_4,
    input wire id_5,
    output supply1 id_6,
    input wire id_7,
    output wor id_8,
    output tri1 id_9,
    output tri1 id_10,
    input uwire id_11,
    output tri1 id_12
);
  wire id_15;
  id_16(
      .id_0(id_12), .id_1(1), .id_2(id_12)
  );
  module_0 modCall_1 (
      id_15,
      id_15
  );
  always @(*) id_14 += 1;
endmodule
