read -sv run_verilog_mid/adder_32b_28_43_3929c0c2938ab9e44414d45278436527.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_28_43_3929c0c2938ab9e44414d45278436527_yosys.v
