C:\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe  -osyn  "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synwork\common_impl1_comp.srs"  -top  ci_stim_fpga_wrapper  -hdllog  "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synlog\common_impl1_compiler.srr"  -encrypt  -mp  4  -verification_mode 0 -rtl_xmr_naming  -verilog  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver   -I "C:\Users\eidos\Desktop\verilog experiment\common\db\work"  -I "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\"  -I C:\lscc\diamond\3.12\synpbase\lib   -v2001  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -encrypt  -pro    -DXO2    -dmgen  "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\dm"  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -lib work -fv2001 "C:\Users\eidos\Desktop\verilog experiment\common\db\design\ci_if_cdc.v" -lib work -fv2001 "C:\Users\eidos\Desktop\verilog experiment\common\db\design\debounce.v" -lib work -fv2001 "C:\Users\eidos\Desktop\verilog experiment\common\db\design\fpga_clk_modules.v" -lib work -fv2001 "C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v" -lib work -fv2001 "C:\Users\eidos\Desktop\verilog experiment\common\db\top\ci_stim_fpga.v"  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe -osyn "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synwork\common_impl1_comp.srs" -top ci_stim_fpga_wrapper -hdllog "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synlog\common_impl1_compiler.srr" -encrypt -mp 4 -verification_mode 0 -rtl_xmr_naming -verilog -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -I "C:\Users\eidos\Desktop\verilog experiment\common\db\work" -I "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\" -I ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib -v2001 -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -encrypt -pro -DXO2 -dmgen "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\dm" -ui -fid2 -ram -sharing on -ll 2000 -autosm -D_MULTIPLE_FILE_COMPILATION_UNIT_ -lib work -fv2001 "C:\Users\eidos\Desktop\verilog experiment\common\db\design\ci_if_cdc.v" -lib work -fv2001 "C:\Users\eidos\Desktop\verilog experiment\common\db\design\debounce.v" -lib work -fv2001 "C:\Users\eidos\Desktop\verilog experiment\common\db\design\fpga_clk_modules.v" -lib work -fv2001 "C:\Users\eidos\Desktop\verilog experiment\common\db\design\stim_cg_fsm.v" -lib work -fv2001 "C:\Users\eidos\Desktop\verilog experiment\common\db\top\ci_stim_fpga.v" -jobname "compiler"
rc:0 success:1 runtime:0
file:..\synwork\common_impl1_comp.srs|io:o|time:1657777166|size:23768|exec:0|csum:
file:..\synlog\common_impl1_compiler.srr|io:o|time:1657780362|size:13395|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v|io:i|time:1628554268|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1628554268|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\design\ci_if_cdc.v|io:i|time:1653022921|size:1349|exec:0|csum:30F407C092CABC2932FD4D31381FA18A
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\design\debounce.v|io:i|time:1653022921|size:380|exec:0|csum:95760667A603F03F2F84E4475461F6B7
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\design\fpga_clk_modules.v|io:i|time:1653022921|size:1507|exec:0|csum:68378B317E2A9756EA4BD5D4940BA23D
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\design\stim_cg_fsm.v|io:i|time:1653022921|size:19969|exec:0|csum:BB6A09ACA6EB8C6EDFCF55575895B9FD
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\top\ci_stim_fpga.v|io:i|time:1657776564|size:18930|exec:0|csum:25BC10D82AE27AEACC5A654E0E0243BC
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe|io:i|time:1628554604|size:5754368|exec:1|csum:EF00E91BAA13FCD84C7D68B353143F73
