
*** Running vivado
    with args -log Softmax.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Softmax.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Softmax.tcl -notrace
Command: synth_design -top Softmax -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 281.016 ; gain = 27.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Softmax' [C:/Users/DELL/Desktop/Git logic/clone single/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v:2]
	Parameter EXPONENT_WIDTH bound to: 8 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 23 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter parallel_exps bound to: 32 - type: integer 
	Parameter DATA_WIDTH_OUT bound to: 32 - type: integer 
	Parameter numberOfExps bound to: 10 - type: integer 
	Parameter numberOfAdditions bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'exponential' [C:/Users/DELL/Desktop/Git logic/clone single/Verilog-CNN/exponential.v:1]
	Parameter EXPONENT_WIDTH bound to: 8 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 23 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpMul' [C:/Users/DELL/Desktop/Git logic/clone single/Verilog-CNN/fp_mul.v:3]
	Parameter EXPONENT_WIDTH bound to: 8 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fpMul' (1#1) [C:/Users/DELL/Desktop/Git logic/clone single/Verilog-CNN/fp_mul.v:3]
INFO: [Synth 8-638] synthesizing module 'fp_add_2' [C:/Users/DELL/Desktop/Git logic/clone single/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:1]
	Parameter EXPONENT_WIDTH bound to: 8 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fp_add_2' (2#1) [C:/Users/DELL/Desktop/Git logic/clone single/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:1]
INFO: [Synth 8-256] done synthesizing module 'exponential' (3#1) [C:/Users/DELL/Desktop/Git logic/clone single/Verilog-CNN/exponential.v:1]
INFO: [Synth 8-638] synthesizing module 'fpDiv' [C:/Users/DELL/Desktop/Git logic/clone single/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:3]
	Parameter EXPONENT_WIDTH bound to: 8 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fpDiv' (4#1) [C:/Users/DELL/Desktop/Git logic/clone single/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v:3]
INFO: [Synth 8-4471] merging register 'div_reset_reg' into 'div_start_reg' [C:/Users/DELL/Desktop/Git logic/clone single/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v:80]
INFO: [Synth 8-4471] merging register 'done_softmax_reg' into 'div_start_reg' [C:/Users/DELL/Desktop/Git logic/clone single/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v:136]
INFO: [Synth 8-256] done synthesizing module 'Softmax' (5#1) [C:/Users/DELL/Desktop/Git logic/clone single/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 311.926 ; gain = 58.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 311.926 ; gain = 58.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 311.926 ; gain = 58.566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-5546] ROM "input_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "input_adder" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "exponent" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 389.848 ; gain = 136.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |exponential   |          10|      5499|
|2     |fpDiv         |          10|      7046|
|3     |Softmax__GC0  |           1|     20618|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     50 Bit       Adders := 10    
	   2 Input     32 Bit       Adders := 10    
	   2 Input     25 Bit       Adders := 15    
	   2 Input     24 Bit       Adders := 10    
	   4 Input      8 Bit       Adders := 10    
	   3 Input      8 Bit       Adders := 40    
	   2 Input      8 Bit       Adders := 15    
	   2 Input      5 Bit       Adders := 11    
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	              320 Bit    Registers := 2     
	              160 Bit    Registers := 2     
	               32 Bit    Registers := 31    
	               23 Bit    Registers := 10    
	                8 Bit    Registers := 20    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                50x50  Multipliers := 20    
+---Muxes : 
	   2 Input    160 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     30 Bit        Muxes := 10    
	   2 Input     30 Bit        Muxes := 10    
	   4 Input     30 Bit        Muxes := 10    
	   2 Input     24 Bit        Muxes := 150   
	   2 Input     23 Bit        Muxes := 20    
	   2 Input      8 Bit        Muxes := 90    
	   2 Input      5 Bit        Muxes := 270   
	   5 Input      5 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 90    
	   5 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Softmax 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              320 Bit    Registers := 2     
	              160 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    160 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 2     
Module fpMul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 18    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     30 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   4 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     50 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Multipliers : 
	                50x50  Multipliers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add_2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 18    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fp_add_2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 18    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fp_add_2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 18    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fp_add_2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 18    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fp_add_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 18    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
