{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605535597772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605535597794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 17:06:36 2020 " "Processing started: Mon Nov 16 17:06:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605535597794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535597794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_002 -c Test_002 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test_002 -c Test_002" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535597794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605535600694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605535600695 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signal_mux.v(29) " "Verilog HDL warning at signal_mux.v(29): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649368 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signal_mux.v(42) " "Verilog HDL warning at signal_mux.v(42): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649368 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signal_mux.v(72) " "Verilog HDL warning at signal_mux.v(72): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649369 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "signal_mux.v(34) " "Verilog HDL information at signal_mux.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605535649369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/signal_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/signal_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_mux " "Found entity 1: signal_mux" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535649372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535649372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PSK_phase_accum.v(66) " "Verilog HDL warning at PSK_phase_accum.v(66): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649377 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PSK_phase_accum.v(74) " "Verilog HDL warning at PSK_phase_accum.v(74): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649377 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PSK_phase_accum.v(182) " "Verilog HDL warning at PSK_phase_accum.v(182): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 182 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649378 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PSK_phase_accum.v(72) " "Verilog HDL information at PSK_phase_accum.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605535649378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_CARRIER f_carrier PSK_phase_accum.v(8) " "Verilog HDL Declaration information at PSK_phase_accum.v(8): object \"F_CARRIER\" differs only in case from object \"f_carrier\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605535649378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T_IMPULSE t_impulse PSK_phase_accum.v(9) " "Verilog HDL Declaration information at PSK_phase_accum.v(9): object \"T_IMPULSE\" differs only in case from object \"t_impulse\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605535649378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T_PERIOD t_period PSK_phase_accum.v(10) " "Verilog HDL Declaration information at PSK_phase_accum.v(10): object \"T_PERIOD\" differs only in case from object \"t_period\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605535649378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_OF_IMP num_of_imp PSK_phase_accum.v(11) " "Verilog HDL Declaration information at PSK_phase_accum.v(11): object \"NUM_OF_IMP\" differs only in case from object \"num_of_imp\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605535649379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/psk_phase_accum.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/psk_phase_accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSK_phase_accum " "Found entity 1: PSK_phase_accum" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535649380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535649380 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_reg.v(46) " "Verilog HDL warning at output_reg.v(46): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649386 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_reg.v(85) " "Verilog HDL warning at output_reg.v(85): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_reg.v(104) " "Verilog HDL warning at output_reg.v(104): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_reg " "Found entity 1: output_reg" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535649389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535649389 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(55) " "Verilog HDL warning at noise_generator.v(55): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649396 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(128) " "Verilog HDL warning at noise_generator.v(128): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649397 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "noise_generator.v(59) " "Verilog HDL information at noise_generator.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605535649397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T_IMPULSE t_impulse noise_generator.v(8) " "Verilog HDL Declaration information at noise_generator.v(8): object \"T_IMPULSE\" differs only in case from object \"t_impulse\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605535649397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/noise_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/noise_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 noise_generator " "Found entity 1: noise_generator" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535649398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535649398 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LFM_phase_accum.v(59) " "Verilog HDL warning at LFM_phase_accum.v(59): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LFM_phase_accum.v(68) " "Verilog HDL warning at LFM_phase_accum.v(68): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649404 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LFM_phase_accum.v(149) " "Verilog HDL warning at LFM_phase_accum.v(149): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 149 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649404 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LFM_phase_accum.v(65) " "Verilog HDL information at LFM_phase_accum.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605535649405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_CARRIER f_carrier LFM_phase_accum.v(8) " "Verilog HDL Declaration information at LFM_phase_accum.v(8): object \"F_CARRIER\" differs only in case from object \"f_carrier\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605535649405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T_IMPULSE t_impulse LFM_phase_accum.v(9) " "Verilog HDL Declaration information at LFM_phase_accum.v(9): object \"T_IMPULSE\" differs only in case from object \"t_impulse\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605535649405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T_PERIOD t_period LFM_phase_accum.v(10) " "Verilog HDL Declaration information at LFM_phase_accum.v(10): object \"T_PERIOD\" differs only in case from object \"t_period\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605535649416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_OF_IMP num_of_imp LFM_phase_accum.v(11) " "Verilog HDL Declaration information at LFM_phase_accum.v(11): object \"NUM_OF_IMP\" differs only in case from object \"num_of_imp\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605535649416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEVIATION deviation LFM_phase_accum.v(12) " "Verilog HDL Declaration information at LFM_phase_accum.v(12): object \"DEVIATION\" differs only in case from object \"deviation\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605535649416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/lfm_phase_accum.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/lfm_phase_accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFM_phase_accum " "Found entity 1: LFM_phase_accum" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535649417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535649417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_synthesizer_v1 " "Found entity 1: digital_synthesizer_v1" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535649423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535649423 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "buffer.v(15) " "Verilog HDL warning at buffer.v(15): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649427 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "buffer.v(16) " "Verilog HDL warning at buffer.v(16): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649427 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "buffer.v(20) " "Verilog HDL warning at buffer.v(20): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649427 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "buffer.v(27) " "Verilog HDL warning at buffer.v(27): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649427 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "buffer.v(28) " "Verilog HDL warning at buffer.v(28): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649428 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "buffer.v(29) " "Verilog HDL warning at buffer.v(29): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605535649428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535649429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535649429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535649434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535649434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_synthesizer_v1 " "Elaborating entity \"digital_synthesizer_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605535649643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFM_phase_accum LFM_phase_accum:LFM_phase_accum " "Elaborating entity \"LFM_phase_accum\" for hierarchy \"LFM_phase_accum:LFM_phase_accum\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" "LFM_phase_accum" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605535649722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 24 LFM_phase_accum.v(92) " "Verilog HDL assignment warning at LFM_phase_accum.v(92): truncated value with size 34 to match size of target (24)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535649744 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 27 LFM_phase_accum.v(93) " "Verilog HDL assignment warning at LFM_phase_accum.v(93): truncated value with size 34 to match size of target (27)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535649744 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 LFM_phase_accum.v(95) " "Verilog HDL assignment warning at LFM_phase_accum.v(95): truncated value with size 34 to match size of target (32)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535649744 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 LFM_phase_accum.v(118) " "Verilog HDL assignment warning at LFM_phase_accum.v(118): truncated value with size 32 to match size of target (24)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535649745 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 12 LFM_phase_accum.v(136) " "Verilog HDL assignment warning at LFM_phase_accum.v(136): truncated value with size 26 to match size of target (12)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535649745 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LFM_phase_accum.v(142) " "Verilog HDL assignment warning at LFM_phase_accum.v(142): truncated value with size 32 to match size of target (5)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535649745 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSK_phase_accum PSK_phase_accum:PSK_phase_accum " "Elaborating entity \"PSK_phase_accum\" for hierarchy \"PSK_phase_accum:PSK_phase_accum\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" "PSK_phase_accum" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605535649747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 24 PSK_phase_accum.v(99) " "Verilog HDL assignment warning at PSK_phase_accum.v(99): truncated value with size 34 to match size of target (24)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535649781 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 27 PSK_phase_accum.v(100) " "Verilog HDL assignment warning at PSK_phase_accum.v(100): truncated value with size 34 to match size of target (27)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535649781 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 PSK_phase_accum.v(102) " "Verilog HDL assignment warning at PSK_phase_accum.v(102): truncated value with size 34 to match size of target (32)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535649781 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 PSK_phase_accum.v(135) " "Verilog HDL assignment warning at PSK_phase_accum.v(135): truncated value with size 32 to match size of target (24)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535649782 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PSK_phase_accum.v(149) " "Verilog HDL assignment warning at PSK_phase_accum.v(149): truncated value with size 32 to match size of target (26)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535649782 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PSK_phase_accum.v(153) " "Verilog HDL assignment warning at PSK_phase_accum.v(153): truncated value with size 32 to match size of target (10)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535649782 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 12 PSK_phase_accum.v(157) " "Verilog HDL assignment warning at PSK_phase_accum.v(157): truncated value with size 26 to match size of target (12)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535649782 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PSK_phase_accum.v(164) " "Verilog HDL assignment warning at PSK_phase_accum.v(164): truncated value with size 32 to match size of target (5)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535649782 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_generator noise_generator:noise_generator " "Elaborating entity \"noise_generator\" for hierarchy \"noise_generator:noise_generator\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" "noise_generator" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605535649788 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 noise_generator.v(66) " "Verilog HDL assignment warning at noise_generator.v(66): truncated value with size 34 to match size of target (32)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535649837 "|digital_synthesizer_v1|noise_generator:noise_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_mux signal_mux:signal_mux " "Elaborating entity \"signal_mux\" for hierarchy \"signal_mux:signal_mux\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" "signal_mux" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605535649840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer buffer:buffer " "Elaborating entity \"buffer\" for hierarchy \"buffer:buffer\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" "buffer" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605535649848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" "ROM" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605535649902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605535651208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:ROM\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605535651292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535651292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535651292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535651292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Modelsim/sin_points_look_UP_table_creator/sin.hex " "Parameter \"init_file\" = \"../../Modelsim/sin_points_look_UP_table_creator/sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535651292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535651292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535651292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535651292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535651292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535651292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535651292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535651292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535651292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535651292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535651292 ""}  } { { "ROM.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605535651292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jjj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jjj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jjj1 " "Found entity 1: altsyncram_jjj1" {  } { { "db/altsyncram_jjj1.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/altsyncram_jjj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535651875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535651875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jjj1 ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_jjj1:auto_generated " "Elaborating entity \"altsyncram_jjj1\" for hierarchy \"ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_jjj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605535651877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_reg output_reg:output_reg " "Elaborating entity \"output_reg\" for hierarchy \"output_reg:output_reg\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" "output_reg" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605535652055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 output_reg.v(67) " "Verilog HDL assignment warning at output_reg.v(67): truncated value with size 32 to match size of target (2)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535652101 "|digital_synthesizer_v1|output_reg:output_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 output_reg.v(74) " "Verilog HDL assignment warning at output_reg.v(74): truncated value with size 32 to match size of target (2)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535652102 "|digital_synthesizer_v1|output_reg:output_reg"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "output_reg.v(81) " "Verilog HDL Case Statement information at output_reg.v(81): all case item expressions in this case statement are onehot" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v" 81 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605535652102 "|digital_synthesizer_v1|output_reg:output_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 output_reg.v(93) " "Verilog HDL assignment warning at output_reg.v(93): truncated value with size 32 to match size of target (2)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605535652102 "|digital_synthesizer_v1|output_reg:output_reg"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[4\]~1 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[4\]~1\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[3\]~2 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[3\]~2\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[2\]~3 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[2\]~3\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[1\]~4 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[1\]~4\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[0\]~0 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[0\]~0\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[5\]~5 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[5\]~5\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[6\]~6 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[6\]~6\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[7\]~7 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[7\]~7\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[8\]~8 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[8\]~8\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[9\]~9 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[9\]~9\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[10\]~10 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[10\]~10\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[11\]~11 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[11\]~11\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[0\]~0 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[0\]~0\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[1\]~1 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[1\]~1\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[2\]~2 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[2\]~2\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[3\]~3 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[3\]~3\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[4\]~4 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[4\]~4\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[5\]~5 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[5\]~5\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[6\]~6 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[6\]~6\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[7\]~7 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[7\]~7\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[8\]~8 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[8\]~8\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[9\]~9 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[9\]~9\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[10\]~10 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[10\]~10\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[11\]~11 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[11\]~11\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[0\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[0\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[1\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[1\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[2\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[2\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[3\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[3\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[4\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[4\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[5\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[5\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[6\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[6\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[7\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[7\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[8\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[8\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[9\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[9\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[10\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[10\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[11\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[11\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[0\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[0\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[1\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[1\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[2\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[2\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[3\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[3\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[4\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[4\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[5\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[5\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[6\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[6\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[7\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[7\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[8\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[8\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[9\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[9\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[10\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[10\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[11\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[11\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[6\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[5\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[4\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[3\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[2\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[1\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[0\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[7\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[8\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[9\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[10\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[11\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[0\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[0\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[1\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[1\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[2\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[2\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[3\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[3\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[4\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[4\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[5\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[5\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[6\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[6\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[7\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[7\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[8\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[8\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[9\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[9\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[10\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[10\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[11\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[11\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[0\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[0\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[1\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[1\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[2\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[2\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[3\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[3\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[4\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[4\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[5\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[5\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[6\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[6\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[7\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[7\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[8\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[8\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[9\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[9\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[10\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[10\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[11\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[11\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605535657240 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1605535657240 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LFM_phase_accum:LFM_phase_accum\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LFM_phase_accum:LFM_phase_accum\|Div0\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "Div0" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605535659109 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LFM_phase_accum:LFM_phase_accum\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LFM_phase_accum:LFM_phase_accum\|Div2\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "Div2" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605535659109 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PSK_phase_accum:PSK_phase_accum\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PSK_phase_accum:PSK_phase_accum\|Div2\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "Div2" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605535659109 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LFM_phase_accum:LFM_phase_accum\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LFM_phase_accum:LFM_phase_accum\|Div1\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "Div1" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605535659109 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PSK_phase_accum:PSK_phase_accum\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PSK_phase_accum:PSK_phase_accum\|Div0\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "Div0" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605535659109 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PSK_phase_accum:PSK_phase_accum\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PSK_phase_accum:PSK_phase_accum\|Div1\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "Div1" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605535659109 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "noise_generator:noise_generator\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"noise_generator:noise_generator\|Div0\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "Div0" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605535659109 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605535659109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LFM_phase_accum:LFM_phase_accum\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LFM_phase_accum:LFM_phase_accum\|lpm_divide:Div0\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605535659413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LFM_phase_accum:LFM_phase_accum\|lpm_divide:Div0 " "Instantiated megafunction \"LFM_phase_accum:LFM_phase_accum\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 59 " "Parameter \"LPM_WIDTHN\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535659413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 34 " "Parameter \"LPM_WIDTHD\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535659413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535659413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535659413 ""}  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605535659413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_g6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g6m " "Found entity 1: lpm_divide_g6m" {  } { { "db/lpm_divide_g6m.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/lpm_divide_g6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535659670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535659670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_knh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_knh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_knh " "Found entity 1: sign_div_unsign_knh" {  } { { "db/sign_div_unsign_knh.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/sign_div_unsign_knh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535659779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535659779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gse " "Found entity 1: alt_u_div_gse" {  } { { "db/alt_u_div_gse.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/alt_u_div_gse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535660804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535660804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div2\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605535661564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div2 " "Instantiated megafunction \"PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 34 " "Parameter \"LPM_WIDTHN\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535661564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 34 " "Parameter \"LPM_WIDTHD\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535661564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535661564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535661564 ""}  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605535661564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_96m " "Found entity 1: lpm_divide_96m" {  } { { "db/lpm_divide_96m.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/lpm_divide_96m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535661843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535661843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535661963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535661963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2se.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2se.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2se " "Found entity 1: alt_u_div_2se" {  } { { "db/alt_u_div_2se.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/alt_u_div_2se.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535662407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535662407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LFM_phase_accum:LFM_phase_accum\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"LFM_phase_accum:LFM_phase_accum\|lpm_divide:Div1\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605535662674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LFM_phase_accum:LFM_phase_accum\|lpm_divide:Div1 " "Instantiated megafunction \"LFM_phase_accum:LFM_phase_accum\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 46 " "Parameter \"LPM_WIDTHN\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535662674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 23 " "Parameter \"LPM_WIDTHD\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535662674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535662674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535662674 ""}  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605535662674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a6m " "Found entity 1: lpm_divide_a6m" {  } { { "db/lpm_divide_a6m.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/lpm_divide_a6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535662879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535662879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535662990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535662990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4se.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4se.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4se " "Found entity 1: alt_u_div_4se" {  } { { "db/alt_u_div_4se.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/alt_u_div_4se.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535663475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535663475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div0\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605535663751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div0 " "Instantiated megafunction \"PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 58 " "Parameter \"LPM_WIDTHN\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535663752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 34 " "Parameter \"LPM_WIDTHD\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535663752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535663752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535663752 ""}  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605535663752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f6m " "Found entity 1: lpm_divide_f6m" {  } { { "db/lpm_divide_f6m.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/lpm_divide_f6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535663981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535663981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/sign_div_unsign_jnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535664099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535664099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ese.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ese.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ese " "Found entity 1: alt_u_div_ese" {  } { { "db/alt_u_div_ese.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/alt_u_div_ese.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535665038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535665038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div1\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605535665382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div1 " "Instantiated megafunction \"PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 34 " "Parameter \"LPM_WIDTHN\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535665382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535665382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535665382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535665382 ""}  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605535665382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_36m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_36m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_36m " "Found entity 1: lpm_divide_36m" {  } { { "db/lpm_divide_36m.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/lpm_divide_36m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535665711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535665711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535665838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535665838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mre.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mre.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mre " "Found entity 1: alt_u_div_mre" {  } { { "db/alt_u_div_mre.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/alt_u_div_mre.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535666183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535666183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "noise_generator:noise_generator\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"noise_generator:noise_generator\|lpm_divide:Div0\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605535666518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "noise_generator:noise_generator\|lpm_divide:Div0 " "Instantiated megafunction \"noise_generator:noise_generator\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 37 " "Parameter \"LPM_WIDTHN\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535666518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535666518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535666518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605535666518 ""}  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605535666518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c6m " "Found entity 1: lpm_divide_c6m" {  } { { "db/lpm_divide_c6m.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/lpm_divide_c6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535666795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535666795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gnh " "Found entity 1: sign_div_unsign_gnh" {  } { { "db/sign_div_unsign_gnh.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/sign_div_unsign_gnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535666851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535666851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8se.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8se.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8se " "Found entity 1: alt_u_div_8se" {  } { { "db/alt_u_div_8se.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/alt_u_div_8se.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605535667211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535667211 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605535758085 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605535781684 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/output_files/Test_002.map.smsg " "Generated suppressed messages file D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/output_files/Test_002.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535784004 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605535788053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605535788053 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13054 " "Implemented 13054 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "87 " "Implemented 87 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605535791749 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605535791749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12922 " "Implemented 12922 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605535791749 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1605535791749 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "21 " "Implemented 21 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1605535791749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605535791749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "962 " "Peak virtual memory: 962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605535791949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 17:09:51 2020 " "Processing ended: Mon Nov 16 17:09:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605535791949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:15 " "Elapsed time: 00:03:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605535791949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:28 " "Total CPU time (on all processors): 00:03:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605535791949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605535791949 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1605535799487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605535799507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 17:09:56 2020 " "Processing started: Mon Nov 16 17:09:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605535799507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1605535799507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Test_002 -c Test_002 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Test_002 -c Test_002" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1605535799508 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1605535800359 ""}
{ "Info" "0" "" "Project  = Test_002" {  } {  } 0 0 "Project  = Test_002" 0 0 "Fitter" 0 0 1605535800363 ""}
{ "Info" "0" "" "Revision = Test_002" {  } {  } 0 0 "Revision = Test_002" 0 0 "Fitter" 0 0 1605535800364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1605535802223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605535802225 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Test_002 5AGXFB5K4F40I3 " "Selected device 5AGXFB5K4F40I3 for design \"Test_002\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605535802812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605535803111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605535803111 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605535809694 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1605535812742 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1605535814005 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "99 99 " "No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1605535816343 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1605535910268 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 764 global CLKCTRL_G6 " "CLK~inputCLKENA0 with 764 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1605535916221 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1605535916221 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:05 " "Fitter periphery placement operations ending: elapsed time is 00:00:05" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605535916259 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605535917375 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605535917386 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605535917423 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1605535917443 ""}
{ "Info" "ISTA_SDC_FOUND" "test.sdc " "Reading SDC File: 'test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1605535932557 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1605535933715 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1605535933796 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1605535933806 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605535933807 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605535933807 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000          clk " "   2.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605535933807 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1605535933807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1605535934739 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1605535934750 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1605535938254 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "218 DSP block " "Packed 218 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1605535938296 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "112 " "Created 112 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1605535938296 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1605535938296 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:02:10 " "Fitter preparation operations ending: elapsed time is 00:02:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605535941872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1605536095726 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1605536127424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:45 " "Fitter placement preparation operations ending: elapsed time is 00:01:45" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605536221631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1605536342842 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1605536704620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:06:03 " "Fitter placement operations ending: elapsed time is 00:06:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605536704790 ""}
{ "Warning" "WCIO_VREF_PIN_USED_AS_GPIO_WARNING" "AJ21 pin F_CARRIER\[25\] " "Shared VREF AJ21 is used as GPIO (pin F_CARRIER\[25\]). This action reduces fMAX performance of this pin." {  } {  } 0 11106 "Shared VREF %1!s! is used as GPIO (%2!s!). This action reduces fMAX performance of this pin." 0 0 "Fitter" 0 -1 1605536747683 ""}
{ "Warning" "WCIO_VREF_PIN_USED_AS_GPIO_WARNING" "H22 pin DEVIATION\[14\] " "Shared VREF H22 is used as GPIO (pin DEVIATION\[14\]). This action reduces fMAX performance of this pin." {  } {  } 0 11106 "Shared VREF %1!s! is used as GPIO (%2!s!). This action reduces fMAX performance of this pin." 0 0 "Fitter" 0 -1 1605536747720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1605537021790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X85_Y69 X97_Y79 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X85_Y69 to location X97_Y79" {  } { { "loc" "" { Generic "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X85_Y69 to location X97_Y79"} { { 12 { 0 ""} 85 69 13 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1605538393007 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1605538393007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1605538634587 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1605538634587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:07:41 " "Fitter routing operations ending: elapsed time is 00:07:41" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605538643833 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 64.75 " "Total time spent on timing analysis during the Fitter is 64.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1605538817198 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605538876731 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605538994220 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605538994298 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605539046918 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:03:56 " "Fitter post-fit operations ending: elapsed time is 00:03:56" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605539110610 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/output_files/Test_002.fit.smsg " "Generated suppressed messages file D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/output_files/Test_002.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1605539165213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3412 " "Peak virtual memory: 3412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605539206699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 18:06:46 2020 " "Processing ended: Mon Nov 16 18:06:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605539206699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:56:50 " "Elapsed time: 00:56:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605539206699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:32:09 " "Total CPU time (on all processors): 00:32:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605539206699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605539206699 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1605539399152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605539399230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 18:09:57 2020 " "Processing started: Mon Nov 16 18:09:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605539399230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1605539399230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Test_002 -c Test_002 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Test_002 -c Test_002" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1605539399231 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1605539410540 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1605539862666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605539883252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 18:18:03 2020 " "Processing ended: Mon Nov 16 18:18:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605539883252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:06 " "Elapsed time: 00:08:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605539883252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:39 " "Total CPU time (on all processors): 00:02:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605539883252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1605539883252 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1605539930484 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1605539946159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605539946318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 18:19:02 2020 " "Processing started: Mon Nov 16 18:19:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605539946318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1605539946318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Test_002 -c Test_002 " "Command: quartus_sta Test_002 -c Test_002" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1605539946318 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1605539948446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1605539963045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1605539963045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605539964014 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605539964014 ""}
{ "Info" "ISTA_SDC_FOUND" "test.sdc " "Reading SDC File: 'test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1605539978414 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1605539979415 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605539979416 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1605539979553 ""}
{ "Info" "0" "" "Analyzing Slow 1150mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1150mV 100C Model" 0 0 "Timing Analyzer" 0 0 1605539979778 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1605539996328 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605539996328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -174.473 " "Worst-case setup slack is -174.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605539996332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605539996332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -174.473          -15143.067 clk  " " -174.473          -15143.067 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605539996332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605539996332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.239 " "Worst-case hold slack is 0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605539997101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605539997101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 clk  " "    0.239               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605539997101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605539997101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605539997246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605539997253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.702 " "Worst-case minimum pulse width slack is -0.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605539997259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605539997259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.702            -208.056 clk  " "   -0.702            -208.056 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605539997259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605539997259 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605539998547 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605539998547 ""}
{ "Info" "0" "" "Analyzing Slow 1150mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1150mV -40C Model" 0 0 "Timing Analyzer" 0 0 1605539998595 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1605539999056 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1605540017868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605540019892 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1605540021294 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605540021294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -163.011 " "Worst-case setup slack is -163.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540021307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540021307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -163.011          -13740.589 clk  " " -163.011          -13740.589 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540021307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605540021307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540021804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540021804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 clk  " "    0.217               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540021804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605540021804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605540021825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605540021830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.702 " "Worst-case minimum pulse width slack is -0.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540021834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540021834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.702            -208.056 clk  " "   -0.702            -208.056 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540021834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605540021834 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605540022339 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605540022339 ""}
{ "Info" "0" "" "Analyzing Fast 1150mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1150mV 100C Model" 0 0 "Timing Analyzer" 0 0 1605540022349 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1605540022768 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1605540036052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605540037461 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1605540038190 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605540038190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -121.330 " "Worst-case setup slack is -121.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540038195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540038195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -121.330          -10050.524 clk  " " -121.330          -10050.524 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540038195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605540038195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540038954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540038954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 clk  " "    0.162               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540038954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605540038954 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605540038979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605540038989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.500 " "Worst-case minimum pulse width slack is -0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540039006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540039006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500             -48.856 clk  " "   -0.500             -48.856 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540039006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605540039006 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605540039826 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605540039826 ""}
{ "Info" "0" "" "Analyzing Fast 1150mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1150mV -40C Model" 0 0 "Timing Analyzer" 0 0 1605540039854 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605540042427 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1605540043161 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605540043161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -107.594 " "Worst-case setup slack is -107.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540043166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540043166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -107.594           -8538.539 clk  " " -107.594           -8538.539 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540043166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605540043166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540043906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540043906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 clk  " "    0.142               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540043906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605540043906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605540043914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605540043925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.500 " "Worst-case minimum pulse width slack is -0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540043931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540043931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500             -49.474 clk  " "   -0.500             -49.474 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605540043931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605540043931 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605540044720 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605540044720 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605540048644 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605540048815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1440 " "Peak virtual memory: 1440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605540049428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 18:20:49 2020 " "Processing ended: Mon Nov 16 18:20:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605540049428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:47 " "Elapsed time: 00:01:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605540049428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605540049428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1605540049428 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 115 s " "Quartus Prime Full Compilation was successful. 0 errors, 115 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1605540052134 ""}
