Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Apr 14 21:22:20 2024
| Host         : P1-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.869        0.000                      0                   31        0.196        0.000                      0                   31        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.869        0.000                      0                   31        0.196        0.000                      0                   31        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 p1/pwm_serial/pulseCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_serial/signal_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 1.250ns (66.693%)  route 0.624ns (33.307%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724     5.327    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  p1/pwm_serial/pulseCounter_reg[1]/Q
                         net (fo=8, routed)           0.624     6.370    p1/pwm_serial/pulseCounter_reg[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I3_O)        0.299     6.669 r  p1/pwm_serial/lessThan_carry_i_8/O
                         net (fo=1, routed)           0.000     6.669    p1/pwm_serial/lessThan_carry_i_8_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.201 r  p1/pwm_serial/lessThan_carry/CO[3]
                         net (fo=1, routed)           0.000     7.201    p1/pwm_serial/lessThan
    SLICE_X0Y90          FDRE                                         r  p1/pwm_serial/signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.603    10.026    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  p1/pwm_serial/signal_reg/C  (IS_INVERTED)
                         clock pessimism              0.275    10.301    
                         clock uncertainty           -0.035    10.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)       -0.195    10.070    p1/pwm_serial/signal_reg
  -------------------------------------------------------------------
                         required time                         10.070    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 p1/pwm_serial/pulseCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_serial/pulseCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.842ns (29.407%)  route 2.021ns (70.593%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724     5.327    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  p1/pwm_serial/pulseCounter_reg[1]/Q
                         net (fo=8, routed)           1.052     6.798    p1/pwm_serial/pulseCounter_reg[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.299     7.097 f  p1/pwm_serial/pulseCounter[6]_i_3/O
                         net (fo=2, routed)           0.426     7.523    p1/pwm_serial/pulseCounter[6]_i_3_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124     7.647 r  p1/pwm_serial/pulseCounter[6]_i_1/O
                         net (fo=7, routed)           0.543     8.190    p1/pwm_serial/load
    SLICE_X0Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604    15.027    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[3]/C
                         clock pessimism              0.278    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.840    p1/pwm_serial/pulseCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 p1/pwm_serial/pulseCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_serial/pulseCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.842ns (29.407%)  route 2.021ns (70.593%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724     5.327    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  p1/pwm_serial/pulseCounter_reg[1]/Q
                         net (fo=8, routed)           1.052     6.798    p1/pwm_serial/pulseCounter_reg[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.299     7.097 f  p1/pwm_serial/pulseCounter[6]_i_3/O
                         net (fo=2, routed)           0.426     7.523    p1/pwm_serial/pulseCounter[6]_i_3_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124     7.647 r  p1/pwm_serial/pulseCounter[6]_i_1/O
                         net (fo=7, routed)           0.543     8.190    p1/pwm_serial/load
    SLICE_X0Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604    15.027    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[4]/C
                         clock pessimism              0.278    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.840    p1/pwm_serial/pulseCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 p1/pwm_serial/pulseCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_serial/pulseCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.842ns (29.407%)  route 2.021ns (70.593%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724     5.327    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  p1/pwm_serial/pulseCounter_reg[1]/Q
                         net (fo=8, routed)           1.052     6.798    p1/pwm_serial/pulseCounter_reg[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.299     7.097 f  p1/pwm_serial/pulseCounter[6]_i_3/O
                         net (fo=2, routed)           0.426     7.523    p1/pwm_serial/pulseCounter[6]_i_3_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124     7.647 r  p1/pwm_serial/pulseCounter[6]_i_1/O
                         net (fo=7, routed)           0.543     8.190    p1/pwm_serial/load
    SLICE_X0Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604    15.027    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[5]/C
                         clock pessimism              0.278    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.840    p1/pwm_serial/pulseCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 p1/pwm_serial/pulseCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_serial/pulseCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.842ns (29.407%)  route 2.021ns (70.593%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724     5.327    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  p1/pwm_serial/pulseCounter_reg[1]/Q
                         net (fo=8, routed)           1.052     6.798    p1/pwm_serial/pulseCounter_reg[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.299     7.097 f  p1/pwm_serial/pulseCounter[6]_i_3/O
                         net (fo=2, routed)           0.426     7.523    p1/pwm_serial/pulseCounter[6]_i_3_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124     7.647 r  p1/pwm_serial/pulseCounter[6]_i_1/O
                         net (fo=7, routed)           0.543     8.190    p1/pwm_serial/load
    SLICE_X0Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604    15.027    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[6]/C
                         clock pessimism              0.278    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.840    p1/pwm_serial/pulseCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 p1/pwm_serial/pulseCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_serial/pulseCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.842ns (29.452%)  route 2.017ns (70.548%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724     5.327    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  p1/pwm_serial/pulseCounter_reg[1]/Q
                         net (fo=8, routed)           1.052     6.798    p1/pwm_serial/pulseCounter_reg[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.299     7.097 f  p1/pwm_serial/pulseCounter[6]_i_3/O
                         net (fo=2, routed)           0.426     7.523    p1/pwm_serial/pulseCounter[6]_i_3_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124     7.647 r  p1/pwm_serial/pulseCounter[6]_i_1/O
                         net (fo=7, routed)           0.539     8.186    p1/pwm_serial/load
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604    15.027    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[0]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429    14.862    p1/pwm_serial/pulseCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 p1/pwm_serial/pulseCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_serial/pulseCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.842ns (29.452%)  route 2.017ns (70.548%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724     5.327    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  p1/pwm_serial/pulseCounter_reg[1]/Q
                         net (fo=8, routed)           1.052     6.798    p1/pwm_serial/pulseCounter_reg[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.299     7.097 f  p1/pwm_serial/pulseCounter[6]_i_3/O
                         net (fo=2, routed)           0.426     7.523    p1/pwm_serial/pulseCounter[6]_i_3_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124     7.647 r  p1/pwm_serial/pulseCounter[6]_i_1/O
                         net (fo=7, routed)           0.539     8.186    p1/pwm_serial/load
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604    15.027    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[1]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429    14.862    p1/pwm_serial/pulseCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 p1/pwm_serial/pulseCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_serial/pulseCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.842ns (29.452%)  route 2.017ns (70.548%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724     5.327    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  p1/pwm_serial/pulseCounter_reg[1]/Q
                         net (fo=8, routed)           1.052     6.798    p1/pwm_serial/pulseCounter_reg[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.299     7.097 f  p1/pwm_serial/pulseCounter[6]_i_3/O
                         net (fo=2, routed)           0.426     7.523    p1/pwm_serial/pulseCounter[6]_i_3_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124     7.647 r  p1/pwm_serial/pulseCounter[6]_i_1/O
                         net (fo=7, routed)           0.539     8.186    p1/pwm_serial/load
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604    15.027    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[2]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429    14.862    p1/pwm_serial/pulseCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 CPU/pc/zero/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc/tenth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.223ns  (logic 0.842ns (26.128%)  route 2.381ns (73.872%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 20.023 - 15.000 ) 
    Source Clock Delay      (SCD):    5.314ns = ( 10.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.711    10.314    CPU/pc/zero/notClock
    SLICE_X0Y78          FDCE                                         r  CPU/pc/zero/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.422    10.736 r  CPU/pc/zero/q_reg/Q
                         net (fo=7, routed)           0.770    11.506    CPU/pc/fifth/q_reg_4
    SLICE_X0Y77          LUT6 (Prop_lut6_I3_O)        0.296    11.802 r  CPU/pc/fifth/q_i_2__4/O
                         net (fo=10, routed)          1.610    13.412    CPU/pc/tenth/q_reg_6
    SLICE_X0Y63          LUT6 (Prop_lut6_I3_O)        0.124    13.536 r  CPU/pc/tenth/q_i_1__12/O
                         net (fo=1, routed)           0.000    13.536    CPU/pc/tenth/finish[10]
    SLICE_X0Y63          FDCE                                         r  CPU/pc/tenth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.600    20.023    CPU/pc/tenth/notClock
    SLICE_X0Y63          FDCE                                         r  CPU/pc/tenth/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.282    
                         clock uncertainty           -0.035    20.246    
    SLICE_X0Y63          FDCE (Setup_fdce_C_D)        0.034    20.280    CPU/pc/tenth/q_reg
  -------------------------------------------------------------------
                         required time                         20.280    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  6.744    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 CPU/pc/zero/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc/fifteenth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.081ns  (logic 0.842ns (27.331%)  route 2.239ns (72.669%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 20.024 - 15.000 ) 
    Source Clock Delay      (SCD):    5.314ns = ( 10.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.711    10.314    CPU/pc/zero/notClock
    SLICE_X0Y78          FDCE                                         r  CPU/pc/zero/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.422    10.736 r  CPU/pc/zero/q_reg/Q
                         net (fo=7, routed)           0.770    11.506    CPU/pc/fifth/q_reg_4
    SLICE_X0Y77          LUT6 (Prop_lut6_I3_O)        0.296    11.802 r  CPU/pc/fifth/q_i_2__4/O
                         net (fo=10, routed)          1.468    13.270    CPU/pc/fifteenth/q_reg_3
    SLICE_X0Y62          LUT6 (Prop_lut6_I4_O)        0.124    13.394 r  CPU/pc/fifteenth/q_i_1__3/O
                         net (fo=1, routed)           0.000    13.394    CPU/pc/fifteenth/finish[15]
    SLICE_X0Y62          FDCE                                         r  CPU/pc/fifteenth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.601    20.024    CPU/pc/fifteenth/notClock
    SLICE_X0Y62          FDCE                                         r  CPU/pc/fifteenth/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.283    
                         clock uncertainty           -0.035    20.247    
    SLICE_X0Y62          FDCE (Setup_fdce_C_D)        0.032    20.279    CPU/pc/fifteenth/q_reg
  -------------------------------------------------------------------
                         required time                         20.279    
                         arrival time                         -13.394    
  -------------------------------------------------------------------
                         slack                                  6.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 p1/pwm_serial/pulseCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_serial/pulseCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.818%)  route 0.115ns (38.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.603     1.522    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  p1/pwm_serial/pulseCounter_reg[2]/Q
                         net (fo=8, routed)           0.115     1.778    p1/pwm_serial/pulseCounter_reg[2]
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.045     1.823 r  p1/pwm_serial/pulseCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.823    p1/pwm_serial/pulseCounter0[5]
    SLICE_X0Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.876     2.041    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[5]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.092     1.627    p1/pwm_serial/pulseCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 p1/pwm_serial/pulseCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_serial/pulseCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.046%)  route 0.142ns (42.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.603     1.522    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  p1/pwm_serial/pulseCounter_reg[0]/Q
                         net (fo=9, routed)           0.142     1.806    p1/pwm_serial/pulseCounter_reg[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I1_O)        0.048     1.854 r  p1/pwm_serial/pulseCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    p1/pwm_serial/pulseCounter0[4]
    SLICE_X0Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.876     2.041    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[4]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.107     1.642    p1/pwm_serial/pulseCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 p1/pwm_serial/pulseCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_serial/pulseCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.603     1.522    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  p1/pwm_serial/pulseCounter_reg[0]/Q
                         net (fo=9, routed)           0.142     1.806    p1/pwm_serial/pulseCounter_reg[0]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.045     1.851 r  p1/pwm_serial/pulseCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.851    p1/pwm_serial/pulseCounter0[3]
    SLICE_X0Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.876     2.041    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[3]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.091     1.626    p1/pwm_serial/pulseCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 CPU/pc/seventh/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc/tenth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.355ns  (logic 0.191ns (53.749%)  route 0.164ns (46.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 6.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.600     6.519    CPU/pc/seventh/notClock
    SLICE_X0Y64          FDCE                                         r  CPU/pc/seventh/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.146     6.665 r  CPU/pc/seventh/q_reg/Q
                         net (fo=9, routed)           0.164     6.830    CPU/pc/tenth/q_reg_7
    SLICE_X0Y63          LUT6 (Prop_lut6_I4_O)        0.045     6.875 r  CPU/pc/tenth/q_i_1__12/O
                         net (fo=1, routed)           0.000     6.875    CPU/pc/tenth/finish[10]
    SLICE_X0Y63          FDCE                                         r  CPU/pc/tenth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.872     7.037    CPU/pc/tenth/notClock
    SLICE_X0Y63          FDCE                                         r  CPU/pc/tenth/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.534    
    SLICE_X0Y63          FDCE (Hold_fdce_C_D)         0.099     6.633    CPU/pc/tenth/q_reg
  -------------------------------------------------------------------
                         required time                         -6.633    
                         arrival time                           6.875    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 CPU/pc/first/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc/fifth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.355ns  (logic 0.191ns (53.872%)  route 0.164ns (46.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 7.029 - 5.000 ) 
    Source Clock Delay      (SCD):    1.513ns = ( 6.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.594     6.513    CPU/pc/first/notClock
    SLICE_X0Y78          FDCE                                         r  CPU/pc/first/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.146     6.659 r  CPU/pc/first/q_reg/Q
                         net (fo=6, routed)           0.164     6.823    CPU/pc/third/q_reg_2
    SLICE_X0Y77          LUT6 (Prop_lut6_I1_O)        0.045     6.868 r  CPU/pc/third/q_i_1__7/O
                         net (fo=1, routed)           0.000     6.868    CPU/pc/fifth/finish[0]
    SLICE_X0Y77          FDCE                                         r  CPU/pc/fifth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.864     7.029    CPU/pc/fifth/notClock
    SLICE_X0Y77          FDCE                                         r  CPU/pc/fifth/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.526    
    SLICE_X0Y77          FDCE (Hold_fdce_C_D)         0.099     6.625    CPU/pc/fifth/q_reg
  -------------------------------------------------------------------
                         required time                         -6.625    
                         arrival time                           6.868    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 CPU/pc/seventh/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc/eleventh/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.356ns  (logic 0.191ns (53.598%)  route 0.165ns (46.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 6.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.600     6.519    CPU/pc/seventh/notClock
    SLICE_X0Y64          FDCE                                         r  CPU/pc/seventh/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.146     6.665 r  CPU/pc/seventh/q_reg/Q
                         net (fo=9, routed)           0.165     6.831    CPU/pc/eleventh/q_reg_6
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.045     6.876 r  CPU/pc/eleventh/q_i_1/O
                         net (fo=1, routed)           0.000     6.876    CPU/pc/eleventh/finish[11]
    SLICE_X0Y63          FDCE                                         r  CPU/pc/eleventh/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.872     7.037    CPU/pc/eleventh/notClock
    SLICE_X0Y63          FDCE                                         r  CPU/pc/eleventh/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.534    
    SLICE_X0Y63          FDCE (Hold_fdce_C_D)         0.098     6.632    CPU/pc/eleventh/q_reg
  -------------------------------------------------------------------
                         required time                         -6.632    
                         arrival time                           6.876    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CPU/pc/eighth/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc/twelfth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.191ns (52.430%)  route 0.173ns (47.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 6.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.600     6.519    CPU/pc/eighth/notClock
    SLICE_X0Y64          FDCE                                         r  CPU/pc/eighth/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.146     6.665 r  CPU/pc/eighth/q_reg/Q
                         net (fo=9, routed)           0.173     6.839    CPU/pc/twelfth/q_reg_3
    SLICE_X0Y63          LUT6 (Prop_lut6_I2_O)        0.045     6.884 r  CPU/pc/twelfth/q_i_1__0/O
                         net (fo=1, routed)           0.000     6.884    CPU/pc/twelfth/finish[12]
    SLICE_X0Y63          FDCE                                         r  CPU/pc/twelfth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.872     7.037    CPU/pc/twelfth/notClock
    SLICE_X0Y63          FDCE                                         r  CPU/pc/twelfth/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.534    
    SLICE_X0Y63          FDCE (Hold_fdce_C_D)         0.099     6.633    CPU/pc/twelfth/q_reg
  -------------------------------------------------------------------
                         required time                         -6.633    
                         arrival time                           6.884    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 p1/pwm_serial/pulseCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_serial/pulseCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.227ns (65.513%)  route 0.119ns (34.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.603     1.522    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  p1/pwm_serial/pulseCounter_reg[4]/Q
                         net (fo=6, routed)           0.119     1.770    p1/pwm_serial/pulseCounter_reg[4]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.099     1.869 r  p1/pwm_serial/pulseCounter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.869    p1/pwm_serial/pulseCounter0[6]
    SLICE_X0Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.876     2.041    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[6]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.092     1.614    p1/pwm_serial/pulseCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 CPU/pc/second/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc/fourth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.384ns  (logic 0.191ns (49.775%)  route 0.193ns (50.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 7.029 - 5.000 ) 
    Source Clock Delay      (SCD):    1.513ns = ( 6.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.594     6.513    CPU/pc/second/notClock
    SLICE_X0Y78          FDCE                                         r  CPU/pc/second/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.146     6.659 r  CPU/pc/second/q_reg/Q
                         net (fo=5, routed)           0.193     6.852    CPU/pc/fourth/q_reg_1
    SLICE_X0Y77          LUT5 (Prop_lut5_I1_O)        0.045     6.897 r  CPU/pc/fourth/q_i_1__6/O
                         net (fo=1, routed)           0.000     6.897    CPU/pc/fourth/finish[4]
    SLICE_X0Y77          FDCE                                         r  CPU/pc/fourth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.864     7.029    CPU/pc/fourth/notClock
    SLICE_X0Y77          FDCE                                         r  CPU/pc/fourth/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.526    
    SLICE_X0Y77          FDCE (Hold_fdce_C_D)         0.098     6.624    CPU/pc/fourth/q_reg
  -------------------------------------------------------------------
                         required time                         -6.624    
                         arrival time                           6.897    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 p1/pwm_serial/pulseCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_serial/pulseCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.603     1.522    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  p1/pwm_serial/pulseCounter_reg[0]/Q
                         net (fo=9, routed)           0.202     1.865    p1/pwm_serial/pulseCounter_reg[0]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.042     1.907 r  p1/pwm_serial/pulseCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.907    p1/pwm_serial/pulseCounter0[1]
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.876     2.041    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.107     1.629    p1/pwm_serial/pulseCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64     CPU/pc/eighth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     CPU/pc/eleventh/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     CPU/pc/fifteenth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     CPU/pc/fifth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     CPU/pc/first/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     CPU/pc/fourteenth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     CPU/pc/fourth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64     CPU/pc/ninth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     CPU/pc/second/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     CPU/pc/eighth/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     CPU/pc/eighth/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     CPU/pc/eleventh/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     CPU/pc/eleventh/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     CPU/pc/fifteenth/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     CPU/pc/fifteenth/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     CPU/pc/fifth/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     CPU/pc/fifth/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     CPU/pc/first/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     CPU/pc/first/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     CPU/pc/eighth/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     CPU/pc/eighth/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     CPU/pc/eleventh/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     CPU/pc/eleventh/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     CPU/pc/fifteenth/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     CPU/pc/fifteenth/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     CPU/pc/fifth/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     CPU/pc/fifth/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     CPU/pc/first/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     CPU/pc/first/q_reg/C



