{'addr': {'DefVars': ['q'],
          'Lines': ['12:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f09af5233d0>]},
 'data': {'DefVars': ['ram'],
          'Lines': ['17:D'],
          'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f09af53d4d0>]},
 'ram': {'DefVars': ['q'],
         'Lines': ['12:D'],
         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f09af5233d0>]},
 'we': {'DefVars': ['q', None],
        'Lines': ['12:D', '15:C'],
        'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f09af5233d0>,
                          ['we']]}}
