VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {mtm_Alu}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {best}
  {PVT Mode} {min}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {1.900}
  {Temperature} {0.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v17.13-s098_1 ((64bit) 02/08/2018 11:36 (Linux 2.6.18-194.el5))}
  {DATE} {May 02, 2020}
END_BANNER
PATH 1
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[52]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[52]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[31]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.006}
    {+} {Hold} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.320}
    {} {Slack Time} {0.214}
  END_SLK_CLC
  SLK 0.214
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.502} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.501} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.364} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.110} {0.121} {-0.143} {-0.357} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.004} {-0.218} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.001} { 0.000} {0.140} {0.173} {-0.003} {-0.217} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[31]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.206} { 0.000} {0.074} {} { 0.203} {-0.010} {} {1} {(278.39,246.99) (285.12,246.40)} 
    NET {} {} {} {} {} {C[31]} {} { 0.000} { 0.000} {0.074} {0.005} { 0.203} {-0.010} {} {} {} 
    INST {u_mtm_Alu_serializer/g3801} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.075} { 0.000} {0.135} {} { 0.278} { 0.065} {} {1} {(285.82,247.28) (286.72,246.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_129} {} { 0.000} { 0.000} {0.135} {0.005} { 0.278} { 0.065} {} {} {} 
    INST {u_mtm_Alu_serializer/g3715} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.041} { 0.000} {0.055} {} { 0.320} { 0.106} {} {1} {(290.12,247.28) (290.32,248.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_214} {} { 0.000} { 0.000} {0.055} {0.006} { 0.320} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.075} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.073} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.065} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.113} {0.122} {-0.142} { 0.071} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.145} { 0.000} {0.151} {} { 0.002} { 0.216} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.151} {0.190} { 0.006} { 0.220} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[1]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_crc_reg[0]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.007}
    {+} {Hold} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.107}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.321}
    {} {Slack Time} {0.214}
  END_SLK_CLC
  SLK 0.214
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.503} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.501} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.365} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.110} {0.121} {-0.143} {-0.357} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.004} {-0.218} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.001} { 0.000} {0.140} {0.173} {-0.003} {-0.217} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_crc_reg[0]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.207} { 0.000} {0.074} {} { 0.203} {-0.011} {} {1} {(248.16,243.25) (254.88,243.84)} 
    NET {} {} {} {} {} {crc[0]} {} { 0.000} { 0.000} {0.074} {0.005} { 0.203} {-0.011} {} {} {} 
    INST {u_mtm_Alu_serializer/g3818} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.076} { 0.000} {0.137} {} { 0.279} { 0.065} {} {1} {(255.58,242.96) (256.48,243.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_115} {} { 0.000} { 0.000} {0.137} {0.005} { 0.279} { 0.065} {} {} {} 
    INST {u_mtm_Alu_serializer/g3738} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.041} { 0.000} {0.055} {} { 0.321} { 0.107} {} {1} {(261.32,242.96) (261.52,241.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_191} {} { 0.000} { 0.000} {0.055} {0.006} { 0.321} { 0.107} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.075} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.073} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.065} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.113} {0.122} {-0.142} { 0.072} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.145} { 0.000} {0.151} {} { 0.002} { 0.216} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.151} {0.190} { 0.007} { 0.221} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[38]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[38]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[20]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.097}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.314}
    {} {Slack Time} {0.217}
  END_SLK_CLC
  SLK 0.217
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.506} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.504} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.368} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.110} {0.121} {-0.147} {-0.365} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.141} { 0.000} {0.144} {} {-0.006} {-0.224} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.001} { 0.000} {0.144} {0.179} {-0.006} {-0.223} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[20]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.203} { 0.000} {0.077} {} { 0.197} {-0.020} {} {1} {(265.44,93.50) (272.16,94.08)} 
    NET {} {} {} {} {} {C[20]} {} { 0.000} { 0.000} {0.077} {0.006} { 0.197} {-0.020} {} {} {} 
    INST {u_mtm_Alu_serializer/g3825} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.077} { 0.000} {0.138} {} { 0.274} { 0.056} {} {1} {(272.86,93.20) (273.76,94.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_108} {} { 0.000} { 0.000} {0.138} {0.005} { 0.274} { 0.056} {} {} {} 
    INST {u_mtm_Alu_serializer/g3745} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.041} { 0.000} {0.054} {} { 0.314} { 0.097} {} {1} {(277.88,93.20) (278.08,91.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_185} {} { 0.000} { 0.000} {0.054} {0.006} { 0.314} { 0.097} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.071} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.070} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.069} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.113} {0.122} {-0.146} { 0.072} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.142} { 0.000} {0.145} {} {-0.004} { 0.214} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.001} { 0.000} {0.145} {0.181} {-0.002} { 0.215} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[16]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[16]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[4]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.311}
    {} {Slack Time} {0.219}
  END_SLK_CLC
  SLK 0.219
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.508} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.506} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.370} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.110} {0.121} {-0.149} {-0.368} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.139} {} {-0.010} {-0.230} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.000} { 0.000} {0.139} {0.171} {-0.010} {-0.230} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[4]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.203} { 0.000} {0.078} {} { 0.193} {-0.026} {} {1} {(241.68,35.90) (248.40,36.48)} 
    NET {} {} {} {} {} {C[4]} {} { 0.000} { 0.000} {0.078} {0.006} { 0.193} {-0.026} {} {} {} 
    INST {u_mtm_Alu_serializer/g3779} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.078} { 0.000} {0.141} {} { 0.271} { 0.052} {} {1} {(250.54,39.92) (251.44,39.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_151} {} { 0.000} { 0.000} {0.141} {0.005} { 0.271} { 0.052} {} {} {} 
    INST {u_mtm_Alu_serializer/g3722} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.040} { 0.000} {0.053} {} { 0.311} { 0.092} {} {1} {(255.56,35.60) (255.76,33.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_207} {} { 0.000} { 0.000} {0.053} {0.005} { 0.311} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.070} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.068} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.070} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.113} {0.122} {-0.147} { 0.072} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.007} { 0.212} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.140} {0.173} {-0.007} { 0.212} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[37]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[37]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[19]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.312}
    {} {Slack Time} {0.221}
  END_SLK_CLC
  SLK 0.221
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.510} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.508} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.371} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.110} {0.121} {-0.149} {-0.369} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.139} {} {-0.010} {-0.231} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.139} {0.171} {-0.010} {-0.231} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[19]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.207} { 0.000} {0.075} {} { 0.197} {-0.024} {} {1} {(254.64,70.45) (261.36,71.04)} 
    NET {} {} {} {} {} {C[19]} {} { 0.000} { 0.000} {0.075} {0.006} { 0.197} {-0.024} {} {} {} 
    INST {u_mtm_Alu_serializer/g3823} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.075} { 0.000} {0.136} {} { 0.272} { 0.051} {} {1} {(262.78,70.16) (263.68,71.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_110} {} { 0.000} { 0.000} {0.136} {0.005} { 0.272} { 0.051} {} {} {} 
    INST {u_mtm_Alu_serializer/g3744} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.040} { 0.000} {0.054} {} { 0.312} { 0.092} {} {1} {(267.80,70.16) (268.00,68.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_186} {} { 0.000} { 0.000} {0.054} {0.006} { 0.312} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.068} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.066} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.072} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.113} {0.122} {-0.147} { 0.074} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.007} { 0.213} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.140} {0.173} {-0.007} { 0.214} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[19]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[19]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[7]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.313}
    {} {Slack Time} {0.221}
  END_SLK_CLC
  SLK 0.221
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.510} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.508} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.372} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.110} {0.121} {-0.149} {-0.370} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.139} {} {-0.010} {-0.232} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.139} {0.171} {-0.010} {-0.231} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[7]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.207} { 0.000} {0.075} {} { 0.197} {-0.025} {} {1} {(274.07,39.62) (280.80,39.04)} 
    NET {} {} {} {} {} {C[7]} {} { 0.000} { 0.000} {0.075} {0.006} { 0.197} {-0.025} {} {} {} 
    INST {u_mtm_Alu_serializer/g3809} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.077} { 0.000} {0.140} {} { 0.274} { 0.053} {} {1} {(282.94,39.92) (283.84,39.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_124} {} { 0.000} { 0.000} {0.140} {0.005} { 0.274} { 0.053} {} {} {} 
    INST {u_mtm_Alu_serializer/g3727} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.039} { 0.000} {0.052} {} { 0.313} { 0.092} {} {1} {(290.12,35.60) (290.32,33.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_202} {} { 0.000} { 0.000} {0.052} {0.005} { 0.313} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.067} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.066} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.073} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.113} {0.122} {-0.147} { 0.074} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.007} { 0.214} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.140} {0.173} {-0.007} { 0.214} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[36]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[36]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[18]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.313}
    {} {Slack Time} {0.221}
  END_SLK_CLC
  SLK 0.221
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.510} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.508} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.372} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.110} {0.121} {-0.149} {-0.370} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.139} {} {-0.010} {-0.232} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.139} {0.171} {-0.010} {-0.231} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[18]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.206} { 0.000} {0.081} {} { 0.196} {-0.026} {} {1} {(255.36,62.66) (262.08,62.08)} 
    NET {} {} {} {} {} {C[18]} {} { 0.000} { 0.000} {0.081} {0.007} { 0.196} {-0.026} {} {} {} 
    INST {u_mtm_Alu_serializer/g3822} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.077} { 0.000} {0.138} {} { 0.273} { 0.052} {} {1} {(258.46,58.64) (259.36,59.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_111} {} { 0.000} { 0.000} {0.138} {0.005} { 0.273} { 0.052} {} {} {} 
    INST {u_mtm_Alu_serializer/g3760} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.040} { 0.000} {0.053} {} { 0.313} { 0.092} {} {1} {(264.20,58.64) (264.40,56.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_170} {} { 0.000} { 0.000} {0.053} {0.005} { 0.313} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.067} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.066} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.073} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.113} {0.122} {-0.147} { 0.074} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.007} { 0.214} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.140} {0.173} {-0.007} { 0.215} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[4]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[4]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_flag_reg[0]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.007}
    {+} {Hold} {-0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.328}
    {} {Slack Time} {0.222}
  END_SLK_CLC
  SLK 0.222
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.510} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.509} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.372} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.110} {0.121} {-0.143} {-0.365} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.004} {-0.226} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.001} { 0.000} {0.140} {0.173} {-0.003} {-0.225} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_flag_reg[0]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.209} { 0.000} {0.084} {} { 0.206} {-0.016} {} {1} {(280.56,243.25) (287.28,243.84)} 
    NET {} {} {} {} {} {flags[0]} {} { 0.000} { 0.000} {0.084} {0.007} { 0.206} {-0.016} {} {} {} 
    INST {u_mtm_Alu_serializer/g3826} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.078} { 0.000} {0.139} {} { 0.284} { 0.063} {} {1} {(280.78,231.44) (281.68,232.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_107} {} { 0.000} { 0.000} {0.139} {0.005} { 0.284} { 0.063} {} {} {} 
    INST {u_mtm_Alu_serializer/g3749} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.044} { 0.000} {0.058} {} { 0.328} { 0.106} {} {1} {(281.48,224.24) (281.68,225.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_181} {} { 0.000} { 0.000} {0.058} {0.007} { 0.328} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.067} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.065} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.073} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.113} {0.122} {-0.142} { 0.079} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.145} { 0.000} {0.151} {} { 0.002} { 0.224} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.151} {0.190} { 0.007} { 0.228} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[3]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_crc_reg[2]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.007}
    {+} {Hold} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.107}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.328}
    {} {Slack Time} {0.222}
  END_SLK_CLC
  SLK 0.222
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.510} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.509} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.372} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.110} {0.121} {-0.144} {-0.366} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.144} { 0.000} {0.150} {} {-0.001} {-0.222} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.150} {0.188} { 0.004} {-0.218} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_crc_reg[2]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.207} { 0.000} {0.080} {} { 0.210} {-0.011} {} {1} {(258.95,223.94) (265.68,223.36)} 
    NET {} {} {} {} {} {crc[2]} {} { 0.000} { 0.000} {0.080} {0.006} { 0.210} {-0.011} {} {} {} 
    INST {u_mtm_Alu_serializer/g3824} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.078} { 0.000} {0.140} {} { 0.288} { 0.067} {} {1} {(266.38,231.44) (267.28,232.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_109} {} { 0.000} { 0.000} {0.140} {0.005} { 0.288} { 0.067} {} {} {} 
    INST {u_mtm_Alu_serializer/g3743} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.040} { 0.000} {0.053} {} { 0.328} { 0.107} {} {1} {(272.84,231.44) (273.04,229.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_187} {} { 0.000} { 0.000} {0.053} {0.005} { 0.328} { 0.107} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.067} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.065} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.073} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.113} {0.122} {-0.142} { 0.079} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.145} { 0.000} {0.151} {} { 0.002} { 0.224} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.151} {0.190} { 0.007} { 0.228} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[28]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[28]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[13]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.097}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.319}
    {} {Slack Time} {0.222}
  END_SLK_CLC
  SLK 0.222
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.511} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.509} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.372} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.110} {0.121} {-0.147} {-0.369} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.141} { 0.000} {0.144} {} {-0.006} {-0.228} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.001} { 0.000} {0.144} {0.179} {-0.005} {-0.227} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[13]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.207} { 0.000} {0.074} {} { 0.202} {-0.020} {} {1} {(267.60,139.58) (274.32,140.16)} 
    NET {} {} {} {} {} {C[13]} {} { 0.000} { 0.000} {0.074} {0.005} { 0.202} {-0.020} {} {} {} 
    INST {u_mtm_Alu_serializer/g3815} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.075} { 0.000} {0.136} {} { 0.277} { 0.055} {} {1} {(275.02,139.28) (275.92,140.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_118} {} { 0.000} { 0.000} {0.136} {0.005} { 0.277} { 0.055} {} {} {} 
    INST {u_mtm_Alu_serializer/g3735} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.041} { 0.000} {0.054} {} { 0.319} { 0.097} {} {1} {(272.12,143.60) (272.32,145.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_194} {} { 0.000} { 0.000} {0.054} {0.006} { 0.319} { 0.097} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.067} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.065} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.073} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.113} {0.122} {-0.146} { 0.076} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.142} { 0.000} {0.145} {} {-0.004} { 0.218} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.001} { 0.000} {0.145} {0.181} {-0.002} { 0.219} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[41]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[41]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[23]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.098}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.320}
    {} {Slack Time} {0.222}
  END_SLK_CLC
  SLK 0.222
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.511} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.509} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.372} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.110} {0.121} {-0.147} {-0.369} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.141} { 0.000} {0.144} {} {-0.006} {-0.228} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.001} { 0.000} {0.144} {0.179} {-0.005} {-0.227} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[23]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.207} { 0.000} {0.081} {} { 0.202} {-0.020} {} {1} {(273.36,128.06) (280.08,128.64)} 
    NET {} {} {} {} {} {C[23]} {} { 0.000} { 0.000} {0.081} {0.007} { 0.202} {-0.020} {} {} {} 
    INST {u_mtm_Alu_serializer/g3830} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.080} { 0.000} {0.143} {} { 0.281} { 0.059} {} {1} {(284.38,132.08) (285.28,131.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_103} {} { 0.000} { 0.000} {0.143} {0.006} { 0.281} { 0.059} {} {} {} 
    INST {u_mtm_Alu_serializer/g3750} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.039} { 0.000} {0.051} {} { 0.320} { 0.098} {} {1} {(291.56,139.28) (291.76,137.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_180} {} { 0.000} { 0.000} {0.051} {0.005} { 0.320} { 0.098} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.067} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.065} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.073} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.113} {0.122} {-0.146} { 0.076} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.142} { 0.000} {0.145} {} {-0.004} { 0.218} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.146} {0.181} {-0.002} { 0.220} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[8]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[8]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_buf_reg[8]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.105}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.327}
    {} {Slack Time} {0.222}
  END_SLK_CLC
  SLK 0.222
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.511} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.509} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.372} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.110} {0.121} {-0.144} {-0.366} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.144} { 0.000} {0.150} {} {-0.001} {-0.223} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.150} {0.188} { 0.002} {-0.220} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_buf_reg[8]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.223} { 0.000} {0.106} {} { 0.226} { 0.004} {} {2} {(297.83,189.38) (304.56,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_buf[8]} {} { 0.000} { 0.000} {0.106} {0.011} { 0.226} { 0.004} {} {} {} 
    INST {u_mtm_Alu_serializer/g3777} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.055} {} { 0.327} { 0.105} {} {1} {(302.47,196.88) (301.84,195.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_153} {} { 0.000} { 0.000} {0.055} {0.006} { 0.327} { 0.105} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.067} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.065} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.073} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.113} {0.122} {-0.142} { 0.079} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.145} { 0.000} {0.151} {} { 0.002} { 0.224} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.151} {0.190} { 0.005} { 0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[7]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[7]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_flag_reg[3]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.006}
    {+} {Hold} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.328}
    {} {Slack Time} {0.223}
  END_SLK_CLC
  SLK 0.223
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.511} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.510} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.373} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.110} {0.121} {-0.144} {-0.367} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.144} { 0.000} {0.150} {} {-0.001} {-0.223} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.150} {0.188} { 0.003} {-0.220} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_flag_reg[3]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.208} { 0.000} {0.081} {} { 0.211} {-0.012} {} {1} {(284.16,200.91) (290.88,200.32)} 
    NET {} {} {} {} {} {flags[3]} {} { 0.000} { 0.000} {0.081} {0.007} { 0.211} {-0.012} {} {} {} 
    INST {u_mtm_Alu_serializer/g3833} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.076} { 0.000} {0.136} {} { 0.287} { 0.065} {} {1} {(294.46,208.40) (295.36,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_100} {} { 0.000} { 0.000} {0.136} {0.005} { 0.287} { 0.065} {} {} {} 
    INST {u_mtm_Alu_serializer/g3752} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.041} { 0.000} {0.055} {} { 0.328} { 0.106} {} {1} {(300.20,208.40) (300.40,206.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_178} {} { 0.000} { 0.000} {0.055} {0.006} { 0.328} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.066} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.064} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.074} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.113} {0.122} {-0.142} { 0.080} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.145} { 0.000} {0.151} {} { 0.002} { 0.225} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.151} {0.190} { 0.006} { 0.228} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[21]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[21]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_buf_reg[21]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.315}
    {} {Slack Time} {0.223}
  END_SLK_CLC
  SLK 0.223
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.512} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.510} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.373} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.110} {0.121} {-0.149} {-0.372} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.139} {} {-0.010} {-0.233} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.139} {0.171} {-0.010} {-0.233} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_buf_reg[21]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.223} { 0.000} {0.109} {} { 0.214} {-0.009} {} {2} {(297.83,51.15) (304.56,50.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_buf[21]} {} { 0.000} { 0.000} {0.109} {0.012} { 0.214} {-0.009} {} {} {} 
    INST {u_mtm_Alu_serializer/g3771} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.101} { 0.000} {0.053} {} { 0.315} { 0.092} {} {1} {(296.70,47.12) (296.08,45.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_159} {} { 0.000} { 0.000} {0.053} {0.005} { 0.315} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.066} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.064} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.074} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.113} {0.122} {-0.147} { 0.076} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.007} { 0.215} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.140} {0.173} {-0.007} { 0.216} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/ctl_reg[7]} {CLK}
  ENDPT {u_mtm_Alu_serializer/ctl_reg[7]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/ctl_reg[7]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.098}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.321}
    {} {Slack Time} {0.223}
  END_SLK_CLC
  SLK 0.223
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.512} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.510} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.374} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.110} {0.121} {-0.143} {-0.366} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.004} {-0.227} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.000} { 0.000} {0.140} {0.173} {-0.004} {-0.227} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/ctl_reg[7]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.223} { 0.000} {0.108} {} { 0.219} {-0.005} {} {2} {(207.12,254.78) (213.84,255.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/ctl[7]} {} { 0.000} { 0.000} {0.108} {0.011} { 0.219} {-0.005} {} {} {} 
    INST {u_mtm_Alu_serializer/g3729} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.055} {} { 0.321} { 0.097} {} {1} {(206.71,266.00) (206.08,264.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_200} {} { 0.000} { 0.000} {0.055} {0.006} { 0.321} { 0.098} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.066} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.064} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.074} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.113} {0.122} {-0.141} { 0.082} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.140} { 0.000} {0.141} {} {-0.001} { 0.222} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.000} { 0.000} {0.141} {0.175} {-0.001} { 0.222} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[47]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[47]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[26]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.006}
    {+} {Hold} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.329}
    {} {Slack Time} {0.223}
  END_SLK_CLC
  SLK 0.223
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.512} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.510} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.374} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.110} {0.121} {-0.144} {-0.368} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.144} { 0.000} {0.150} {} {-0.001} {-0.224} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.002} { 0.000} {0.150} {0.188} { 0.001} {-0.222} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[26]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.205} { 0.000} {0.078} {} { 0.207} {-0.016} {} {1} {(269.75,177.87) (276.48,177.28)} 
    NET {} {} {} {} {} {C[26]} {} { 0.000} { 0.000} {0.078} {0.006} { 0.207} {-0.016} {} {} {} 
    INST {u_mtm_Alu_serializer/g3835} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.081} { 0.000} {0.147} {} { 0.288} { 0.065} {} {1} {(276.46,185.36) (277.36,186.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_98} {} { 0.000} { 0.000} {0.147} {0.006} { 0.288} { 0.065} {} {} {} 
    INST {u_mtm_Alu_serializer/g3755} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.041} { 0.000} {0.054} {} { 0.329} { 0.106} {} {1} {(275.00,196.88) (275.20,195.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_175} {} { 0.000} { 0.000} {0.054} {0.006} { 0.329} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.065} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.064} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.075} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.113} {0.122} {-0.142} { 0.081} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.145} { 0.000} {0.151} {} { 0.002} { 0.226} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.151} {0.190} { 0.006} { 0.229} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/ctl_reg[0]} {CLK}
  ENDPT {u_mtm_Alu_serializer/ctl_reg[0]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/ctl_reg[0]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.098}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.321}
    {} {Slack Time} {0.223}
  END_SLK_CLC
  SLK 0.223
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.512} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.510} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.374} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.110} {0.121} {-0.143} {-0.366} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.004} {-0.228} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.000} { 0.000} {0.140} {0.173} {-0.004} {-0.227} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/ctl_reg[0]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.223} { 0.000} {0.108} {} { 0.219} {-0.004} {} {2} {(229.44,270.02) (236.16,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/ctl[0]} {} { 0.000} { 0.000} {0.108} {0.011} { 0.219} {-0.004} {} {} {} 
    INST {u_mtm_Alu_serializer/g3766} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.055} {} { 0.321} { 0.098} {} {1} {(230.47,266.00) (229.84,264.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_164} {} { 0.000} { 0.000} {0.055} {0.006} { 0.321} { 0.098} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.065} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.064} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.075} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.113} {0.122} {-0.141} { 0.082} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.140} { 0.000} {0.141} {} {-0.001} { 0.222} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.000} { 0.000} {0.141} {0.175} {-0.001} { 0.223} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[50]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[50]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[29]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.006}
    {+} {Hold} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.223}
  END_SLK_CLC
  SLK 0.223
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.512} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.510} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.374} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.110} {0.121} {-0.144} {-0.368} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.144} { 0.000} {0.150} {} {-0.001} {-0.224} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.150} {0.188} { 0.003} {-0.220} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[29]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.208} { 0.000} {0.075} {} { 0.212} {-0.012} {} {1} {(255.36,208.69) (262.08,209.28)} 
    NET {} {} {} {} {} {C[29]} {} { 0.000} { 0.000} {0.075} {0.006} { 0.212} {-0.012} {} {} {} 
    INST {u_mtm_Alu_serializer/g3799} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.076} { 0.000} {0.138} {} { 0.288} { 0.065} {} {1} {(263.50,208.40) (264.40,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_131} {} { 0.000} { 0.000} {0.138} {0.005} { 0.288} { 0.065} {} {} {} 
    INST {u_mtm_Alu_serializer/g3713} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.042} { 0.000} {0.055} {} { 0.330} { 0.106} {} {1} {(269.24,208.40) (269.44,206.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_216} {} { 0.000} { 0.000} {0.055} {0.006} { 0.330} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.065} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.064} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.075} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.113} {0.122} {-0.142} { 0.081} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.145} { 0.000} {0.151} {} { 0.002} { 0.226} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.151} {0.190} { 0.006} { 0.230} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[40]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[40]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[22]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.097}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.321}
    {} {Slack Time} {0.224}
  END_SLK_CLC
  SLK 0.224
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.513} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.511} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.374} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.110} {0.121} {-0.147} {-0.371} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.141} { 0.000} {0.144} {} {-0.006} {-0.230} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.001} { 0.000} {0.144} {0.179} {-0.005} {-0.229} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[22]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.206} { 0.000} {0.080} {} { 0.200} {-0.023} {} {1} {(269.04,120.27) (275.76,119.68)} 
    NET {} {} {} {} {} {C[22]} {} { 0.000} { 0.000} {0.080} {0.006} { 0.200} {-0.023} {} {} {} 
    INST {u_mtm_Alu_serializer/g3828} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.078} { 0.000} {0.140} {} { 0.278} { 0.055} {} {1} {(279.34,116.24) (280.24,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_105} {} { 0.000} { 0.000} {0.140} {0.005} { 0.279} { 0.055} {} {} {} 
    INST {u_mtm_Alu_serializer/g3748} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.043} { 0.000} {0.056} {} { 0.321} { 0.097} {} {1} {(285.08,116.24) (285.28,114.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_182} {} { 0.000} { 0.000} {0.056} {0.006} { 0.321} { 0.097} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.065} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.063} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.075} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.113} {0.122} {-0.146} { 0.078} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.142} { 0.000} {0.145} {} {-0.004} { 0.220} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.146} {0.181} {-0.002} { 0.222} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[39]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[39]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[21]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.097}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.321}
    {} {Slack Time} {0.224}
  END_SLK_CLC
  SLK 0.224
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.513} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.511} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.374} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.110} {0.121} {-0.147} {-0.371} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.141} { 0.000} {0.144} {} {-0.006} {-0.230} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.001} { 0.000} {0.144} {0.179} {-0.006} {-0.230} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[21]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.208} { 0.000} {0.076} {} { 0.203} {-0.021} {} {1} {(268.31,108.75) (275.04,108.16)} 
    NET {} {} {} {} {} {C[21]} {} { 0.000} { 0.000} {0.076} {0.006} { 0.203} {-0.021} {} {} {} 
    INST {u_mtm_Alu_serializer/g3827} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.076} { 0.000} {0.138} {} { 0.279} { 0.055} {} {1} {(277.90,109.04) (278.80,108.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_106} {} { 0.000} { 0.000} {0.138} {0.005} { 0.279} { 0.055} {} {} {} 
    INST {u_mtm_Alu_serializer/g3747} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.041} { 0.000} {0.055} {} { 0.321} { 0.097} {} {1} {(282.92,109.04) (283.12,110.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_183} {} { 0.000} { 0.000} {0.055} {0.006} { 0.321} { 0.097} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.065} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.063} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.075} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.113} {0.122} {-0.146} { 0.078} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.142} { 0.000} {0.145} {} {-0.004} { 0.220} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.001} { 0.000} {0.145} {0.181} {-0.002} { 0.221} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/ctl_reg[10]} {CLK}
  ENDPT {u_mtm_Alu_serializer/ctl_reg[10]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/ctl_reg[9]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.099}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.324}
    {} {Slack Time} {0.225}
  END_SLK_CLC
  SLK 0.225
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.513} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.512} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.375} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.110} {0.121} {-0.143} {-0.368} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.004} {-0.229} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.001} { 0.000} {0.140} {0.173} {-0.004} {-0.228} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/ctl_reg[9]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.231} { 0.000} {0.112} {} { 0.228} { 0.003} {} {2} {(230.16,254.78) (236.88,255.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/ctl[9]} {} { 0.000} { 0.000} {0.112} {0.012} { 0.228} { 0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g3838} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.060} { 0.000} {0.086} {} { 0.288} { 0.063} {} {1} {(238.28,259.52) (239.20,259.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_94} {} { 0.000} { 0.000} {0.086} {0.004} { 0.288} { 0.063} {} {} {} 
    INST {u_mtm_Alu_serializer/g3772} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.036} { 0.000} {0.051} {} { 0.324} { 0.099} {} {1} {(241.16,258.80) (241.36,260.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_158} {} { 0.000} { 0.000} {0.051} {0.005} { 0.324} { 0.099} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.064} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.062} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.076} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.113} {0.122} {-0.141} { 0.083} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.140} { 0.000} {0.141} {} {-0.001} { 0.223} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.001} { 0.000} {0.142} {0.175} {-0.000} { 0.225} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[27]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[27]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[12]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.098}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.323}
    {} {Slack Time} {0.225}
  END_SLK_CLC
  SLK 0.225
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.513} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.512} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.375} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.110} {0.121} {-0.147} {-0.372} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.141} { 0.000} {0.144} {} {-0.006} {-0.231} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.001} { 0.000} {0.144} {0.179} {-0.005} {-0.230} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[12]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.210} { 0.000} {0.078} {} { 0.204} {-0.020} {} {1} {(267.60,131.78) (274.32,131.20)} 
    NET {} {} {} {} {} {C[12]} {} { 0.000} { 0.000} {0.078} {0.006} { 0.204} {-0.020} {} {} {} 
    INST {u_mtm_Alu_serializer/g3814} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.077} { 0.000} {0.138} {} { 0.281} { 0.056} {} {1} {(277.18,132.08) (278.08,131.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_119} {} { 0.000} { 0.000} {0.138} {0.005} { 0.281} { 0.056} {} {} {} 
    INST {u_mtm_Alu_serializer/g3734} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.042} { 0.000} {0.055} {} { 0.323} { 0.098} {} {1} {(281.48,139.28) (281.68,137.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_195} {} { 0.000} { 0.000} {0.055} {0.006} { 0.323} { 0.098} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.064} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.062} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.076} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.113} {0.122} {-0.146} { 0.079} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.142} { 0.000} {0.145} {} {-0.004} { 0.221} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.146} {0.181} {-0.001} { 0.224} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[6]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[6]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_flag_reg[2]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.006}
    {+} {Hold} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.225}
  END_SLK_CLC
  SLK 0.225
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.514} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.512} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.375} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.110} {0.121} {-0.144} {-0.369} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.144} { 0.000} {0.150} {} {-0.001} {-0.225} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.150} {0.188} { 0.004} {-0.221} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_flag_reg[2]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.210} { 0.000} {0.077} {} { 0.214} {-0.011} {} {1} {(282.72,220.22) (289.44,220.80)} 
    NET {} {} {} {} {} {flags[2]} {} { 0.000} { 0.000} {0.077} {0.006} { 0.214} {-0.011} {} {} {} 
    INST {u_mtm_Alu_serializer/g3831} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.076} { 0.000} {0.136} {} { 0.290} { 0.065} {} {1} {(292.30,219.92) (293.20,220.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_102} {} { 0.000} { 0.000} {0.136} {0.005} { 0.290} { 0.065} {} {} {} 
    INST {u_mtm_Alu_serializer/g3751} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.041} { 0.000} {0.054} {} { 0.331} { 0.106} {} {1} {(297.32,219.92) (297.52,218.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_179} {} { 0.000} { 0.000} {0.054} {0.006} { 0.331} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.064} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.062} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.076} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.113} {0.122} {-0.142} { 0.082} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.145} { 0.000} {0.151} {} { 0.002} { 0.227} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.151} {0.190} { 0.006} { 0.231} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[51]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[51]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[30]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.006}
    {+} {Hold} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.226}
  END_SLK_CLC
  SLK 0.226
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.515} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.513} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.377} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.110} {0.121} {-0.144} {-0.370} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.144} { 0.000} {0.150} {} {-0.001} {-0.227} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.150} {0.188} { 0.003} {-0.223} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[30]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.205} { 0.000} {0.077} {} { 0.208} {-0.018} {} {1} {(260.39,212.43) (267.12,211.84)} 
    NET {} {} {} {} {} {C[30]} {} { 0.000} { 0.000} {0.077} {0.006} { 0.208} {-0.018} {} {} {} 
    INST {u_mtm_Alu_serializer/g3800} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.085} { 0.000} {0.155} {} { 0.293} { 0.067} {} {1} {(267.82,219.92) (268.72,220.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_130} {} { 0.000} { 0.000} {0.155} {0.008} { 0.293} { 0.067} {} {} {} 
    INST {u_mtm_Alu_serializer/g3714} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.039} { 0.000} {0.052} {} { 0.332} { 0.106} {} {1} {(285.80,231.44) (286.00,229.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_215} {} { 0.000} { 0.000} {0.052} {0.005} { 0.332} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.063} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.061} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.077} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.113} {0.122} {-0.142} { 0.084} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.145} { 0.000} {0.151} {} { 0.002} { 0.228} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.151} {0.190} { 0.006} { 0.232} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[5]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[5]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_flag_reg[1]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.006}
    {+} {Hold} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.333}
    {} {Slack Time} {0.226}
  END_SLK_CLC
  SLK 0.226
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.515} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.513} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.377} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.110} {0.121} {-0.144} {-0.370} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.144} { 0.000} {0.150} {} {-0.001} {-0.227} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.150} {0.188} { 0.003} {-0.223} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_flag_reg[1]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.212} { 0.000} {0.086} {} { 0.215} {-0.011} {} {1} {(284.88,208.69) (291.60,209.28)} 
    NET {} {} {} {} {} {flags[1]} {} { 0.000} { 0.000} {0.086} {0.008} { 0.215} {-0.011} {} {} {} 
    INST {u_mtm_Alu_serializer/g3829} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.079} { 0.000} {0.140} {} { 0.294} { 0.068} {} {1} {(284.38,224.24) (285.28,223.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_104} {} { 0.000} { 0.000} {0.140} {0.005} { 0.294} { 0.068} {} {} {} 
    INST {u_mtm_Alu_serializer/g3746} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.039} { 0.000} {0.052} {} { 0.333} { 0.106} {} {1} {(288.68,224.24) (288.88,225.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_184} {} { 0.000} { 0.000} {0.052} {0.005} { 0.333} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.063} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.061} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.077} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.113} {0.122} {-0.142} { 0.084} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.145} { 0.000} {0.151} {} { 0.002} { 0.228} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.151} {0.190} { 0.006} { 0.232} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[54]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[54]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_buf_reg[54]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.099}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.326}
    {} {Slack Time} {0.227}
  END_SLK_CLC
  SLK 0.227
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.516} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.514} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.377} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.110} {0.121} {-0.143} {-0.370} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.004} {-0.231} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.001} { 0.000} {0.140} {0.173} {-0.003} {-0.230} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_buf_reg[54]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.227} { 0.000} {0.115} {} { 0.224} {-0.003} {} {2} {(282.00,258.50) (288.72,257.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_buf[54]} {} { 0.000} { 0.000} {0.115} {0.013} { 0.224} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g3769} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.053} {} { 0.326} { 0.099} {} {1} {(281.58,254.48) (280.96,252.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_161} {} { 0.000} { 0.000} {0.053} {0.005} { 0.326} { 0.099} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.062} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.060} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.078} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.113} {0.122} {-0.141} { 0.086} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.140} { 0.000} {0.141} {} {-0.001} { 0.226} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.001} { 0.000} {0.142} {0.175} {-0.000} { 0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[48]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[48]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[27]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.006}
    {+} {Hold} {-0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.333}
    {} {Slack Time} {0.227}
  END_SLK_CLC
  SLK 0.227
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.516} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.514} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.378} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.110} {0.121} {-0.144} {-0.371} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.144} { 0.000} {0.150} {} {-0.001} {-0.228} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.150} {0.188} { 0.002} {-0.225} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[27]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.209} { 0.000} {0.083} {} { 0.212} {-0.016} {} {1} {(269.04,185.66) (275.76,186.24)} 
    NET {} {} {} {} {} {C[27]} {} { 0.000} { 0.000} {0.083} {0.007} { 0.212} {-0.015} {} {} {} 
    INST {u_mtm_Alu_serializer/g3797} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.078} { 0.000} {0.139} {} { 0.290} { 0.063} {} {1} {(268.54,189.68) (269.44,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_133} {} { 0.000} { 0.000} {0.139} {0.005} { 0.290} { 0.063} {} {} {} 
    INST {u_mtm_Alu_serializer/g3756} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.043} { 0.000} {0.057} {} { 0.333} { 0.106} {} {1} {(269.24,196.88) (269.44,195.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_174} {} { 0.000} { 0.000} {0.057} {0.006} { 0.333} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.062} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.060} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.078} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.113} {0.122} {-0.142} { 0.085} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.145} { 0.000} {0.151} {} { 0.002} { 0.229} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.151} {0.190} { 0.006} { 0.233} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[15]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[15]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[3]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.319}
    {} {Slack Time} {0.228}
  END_SLK_CLC
  SLK 0.228
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.516} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.515} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.378} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.110} {0.121} {-0.149} {-0.376} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.139} {} {-0.010} {-0.238} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.139} {0.171} {-0.010} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[3]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.207} { 0.000} {0.083} {} { 0.197} {-0.030} {} {1} {(228.72,28.11) (235.44,27.52)} 
    NET {} {} {} {} {} {C[3]} {} { 0.000} { 0.000} {0.083} {0.007} { 0.198} {-0.030} {} {} {} 
    INST {u_mtm_Alu_serializer/g3780} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.080} { 0.000} {0.144} {} { 0.278} { 0.050} {} {1} {(244.78,28.40) (245.68,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_150} {} { 0.000} { 0.000} {0.144} {0.006} { 0.278} { 0.050} {} {} {} 
    INST {u_mtm_Alu_serializer/g3721} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.042} { 0.000} {0.055} {} { 0.319} { 0.092} {} {1} {(254.12,28.40) (254.32,30.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_208} {} { 0.000} { 0.000} {0.055} {0.006} { 0.319} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.061} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.059} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.079} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.113} {0.122} {-0.147} { 0.081} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.007} { 0.220} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.140} {0.173} {-0.007} { 0.221} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[49]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[49]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[28]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.006}
    {+} {Hold} {-0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.106}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.228}
  END_SLK_CLC
  SLK 0.228
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.517} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.515} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.379} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.110} {0.121} {-0.144} {-0.372} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.144} { 0.000} {0.150} {} {-0.001} {-0.229} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.150} {0.188} { 0.002} {-0.226} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[28]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.210} { 0.000} {0.084} {} { 0.213} {-0.016} {} {1} {(259.68,189.38) (266.40,188.80)} 
    NET {} {} {} {} {} {C[28]} {} { 0.000} { 0.000} {0.084} {0.007} { 0.213} {-0.015} {} {} {} 
    INST {u_mtm_Alu_serializer/g3798} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.078} { 0.000} {0.138} {} { 0.291} { 0.062} {} {1} {(263.50,196.88) (264.40,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_132} {} { 0.000} { 0.000} {0.138} {0.005} { 0.291} { 0.062} {} {} {} 
    INST {u_mtm_Alu_serializer/g3712} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.043} { 0.000} {0.058} {} { 0.334} { 0.106} {} {1} {(259.16,196.88) (259.36,195.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_217} {} { 0.000} { 0.000} {0.058} {0.007} { 0.334} { 0.106} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.061} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.059} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.079} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.113} {0.122} {-0.142} { 0.086} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.145} { 0.000} {0.151} {} { 0.002} { 0.230} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.151} {0.190} { 0.006} { 0.234} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[24]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[24]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[9]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.097}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.326}
    {} {Slack Time} {0.229}
  END_SLK_CLC
  SLK 0.229
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.518} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.516} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.380} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.110} {0.121} {-0.147} {-0.376} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.141} { 0.000} {0.144} {} {-0.006} {-0.236} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.001} { 0.000} {0.144} {0.179} {-0.006} {-0.235} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[9]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.212} { 0.000} {0.087} {} { 0.206} {-0.023} {} {1} {(265.44,97.23) (272.16,96.64)} 
    NET {} {} {} {} {} {C[9]} {} { 0.000} { 0.000} {0.087} {0.008} { 0.206} {-0.023} {} {} {} 
    INST {u_mtm_Alu_serializer/g3811} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.080} { 0.000} {0.142} {} { 0.286} { 0.057} {} {1} {(288.70,93.20) (289.60,94.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_122} {} { 0.000} { 0.000} {0.142} {0.005} { 0.287} { 0.057} {} {} {} 
    INST {u_mtm_Alu_serializer/g3731} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.040} { 0.000} {0.053} {} { 0.326} { 0.097} {} {1} {(285.08,93.20) (285.28,91.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_198} {} { 0.000} { 0.000} {0.053} {0.005} { 0.326} { 0.097} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.060} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.058} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.080} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.113} {0.122} {-0.146} { 0.084} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.142} { 0.000} {0.145} {} {-0.004} { 0.226} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.001} { 0.000} {0.145} {0.181} {-0.002} { 0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[20]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[20]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_buf_reg[19]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.322}
    {} {Slack Time} {0.230}
  END_SLK_CLC
  SLK 0.230
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.519} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.517} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.381} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.110} {0.121} {-0.149} {-0.379} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.139} {} {-0.010} {-0.241} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.139} {0.171} {-0.010} {-0.240} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_buf_reg[19]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.231} { 0.000} {0.112} {} { 0.221} {-0.009} {} {2} {(296.39,39.62) (303.12,39.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_buf[19]} {} { 0.000} { 0.000} {0.112} {0.012} { 0.221} {-0.009} {} {} {} 
    INST {u_mtm_Alu_serializer/g3841} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.063} { 0.000} {0.091} {} { 0.284} { 0.054} {} {1} {(298.76,34.88) (299.68,34.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_91} {} { 0.000} { 0.000} {0.091} {0.005} { 0.284} { 0.054} {} {} {} 
    INST {u_mtm_Alu_serializer/g3770} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.038} { 0.000} {0.054} {} { 0.322} { 0.092} {} {1} {(294.44,35.60) (294.64,33.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_160} {} { 0.000} { 0.000} {0.054} {0.006} { 0.322} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.059} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.057} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.081} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.113} {0.122} {-0.147} { 0.083} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.007} { 0.223} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.140} {0.173} {-0.007} { 0.224} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/ctl_reg[9]} {CLK}
  ENDPT {u_mtm_Alu_serializer/ctl_reg[9]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/ctl_reg[9]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.098}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.329}
    {} {Slack Time} {0.230}
  END_SLK_CLC
  SLK 0.230
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.519} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.517} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.381} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.110} {0.121} {-0.143} {-0.373} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.004} {-0.235} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.001} { 0.000} {0.140} {0.173} {-0.004} {-0.234} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/ctl_reg[9]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.231} { 0.000} {0.112} {} { 0.228} {-0.003} {} {2} {(230.16,254.78) (236.88,255.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/ctl[9]} {} { 0.000} { 0.000} {0.112} {0.012} { 0.228} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g3765} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.101} { 0.000} {0.052} {} { 0.329} { 0.098} {} {1} {(226.15,258.80) (225.52,260.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_165} {} { 0.000} { 0.000} {0.052} {0.005} { 0.329} { 0.098} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.058} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.057} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.082} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.113} {0.122} {-0.141} { 0.089} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.140} { 0.000} {0.141} {} {-0.001} { 0.229} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.000} { 0.000} {0.141} {0.175} {-0.001} { 0.230} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[23]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[23]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[8]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.097}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.328}
    {} {Slack Time} {0.230}
  END_SLK_CLC
  SLK 0.230
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.519} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.517} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.381} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.110} {0.121} {-0.147} {-0.378} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.141} { 0.000} {0.144} {} {-0.006} {-0.237} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.000} { 0.000} {0.144} {0.179} {-0.006} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[8]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.208} { 0.000} {0.082} {} { 0.202} {-0.029} {} {1} {(284.16,81.98) (290.88,82.56)} 
    NET {} {} {} {} {} {C[8]} {} { 0.000} { 0.000} {0.082} {0.007} { 0.202} {-0.029} {} {} {} 
    INST {u_mtm_Alu_serializer/g3810} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.084} { 0.000} {0.153} {} { 0.286} { 0.056} {} {1} {(294.46,74.48) (295.36,73.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_123} {} { 0.000} { 0.000} {0.153} {0.007} { 0.286} { 0.056} {} {} {} 
    INST {u_mtm_Alu_serializer/g3730} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.042} { 0.000} {0.055} {} { 0.328} { 0.097} {} {1} {(293.72,93.20) (293.92,91.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_199} {} { 0.000} { 0.000} {0.055} {0.006} { 0.328} { 0.097} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.058} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.057} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.082} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.113} {0.122} {-0.146} { 0.085} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.142} { 0.000} {0.145} {} {-0.004} { 0.227} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.146} {0.181} {-0.002} { 0.228} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/OUT_reg[97]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/OUT_reg[97]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/OUT_reg[97]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.333}
    {} {Slack Time} {0.231}
  END_SLK_CLC
  SLK 0.231
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.520} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.518} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.135} { 0.000} {0.106} {} {-0.153} {-0.383} {} {5} {(72.68,57.92) (79.36,59.52)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.007} { 0.000} {0.107} {0.115} {-0.146} {-0.377} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk1_G0_L2_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.145} { 0.000} {0.154} {} {-0.001} {-0.232} {} {31} {(58.28,236.48) (64.96,234.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_6} {} { 0.001} { 0.000} {0.154} {0.194} {-0.001} {-0.232} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/OUT_reg[97]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.234} { 0.000} {0.113} {} { 0.233} { 0.002} {} {2} {(89.75,258.50) (96.48,257.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/OUT[97]} {} { 0.000} { 0.000} {0.113} {0.012} { 0.233} { 0.002} {} {} {} 
    INST {u_mtm_Alu_deserializer/g8938} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.064} { 0.000} {0.093} {} { 0.297} { 0.066} {} {1} {(87.80,253.76) (88.72,253.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_274} {} { 0.000} { 0.000} {0.093} {0.005} { 0.297} { 0.066} {} {} {} 
    INST {u_mtm_Alu_deserializer/g8832} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.036} { 0.000} {0.058} {} { 0.333} { 0.103} {} {1} {(83.48,254.48) (83.68,252.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_379} {} { 0.000} { 0.000} {0.058} {0.005} { 0.333} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.058} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.056} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.136} { 0.000} {0.109} {} {-0.151} { 0.080} {} {5} {(72.68,57.92) (79.36,59.52)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.007} { 0.000} {0.109} {0.116} {-0.144} { 0.087} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk1_G0_L2_3} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.146} { 0.000} {0.154} {} { 0.002} { 0.232} {} {31} {(58.28,236.48) (64.96,234.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_6} {} { 0.001} { 0.000} {0.154} {0.196} { 0.002} { 0.233} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[14]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[14]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[2]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.323}
    {} {Slack Time} {0.231}
  END_SLK_CLC
  SLK 0.231
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.520} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.518} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.382} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.110} {0.121} {-0.149} {-0.380} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.139} {} {-0.010} {-0.242} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.139} {0.171} {-0.010} {-0.241} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[2]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.211} { 0.000} {0.087} {} { 0.201} {-0.030} {} {1} {(223.68,24.38) (230.40,24.96)} 
    NET {} {} {} {} {} {C[2]} {} { 0.000} { 0.000} {0.087} {0.008} { 0.201} {-0.030} {} {} {} 
    INST {u_mtm_Alu_serializer/g3792} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.080} { 0.000} {0.142} {} { 0.281} { 0.050} {} {1} {(249.10,28.40) (250.00,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_138} {} { 0.000} { 0.000} {0.142} {0.005} { 0.281} { 0.050} {} {} {} 
    INST {u_mtm_Alu_serializer/g3720} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.042} { 0.000} {0.055} {} { 0.323} { 0.092} {} {1} {(240.44,28.40) (240.64,30.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_209} {} { 0.000} { 0.000} {0.055} {0.006} { 0.323} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.057} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.056} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.083} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.113} {0.122} {-0.147} { 0.084} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.007} { 0.224} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.140} {0.173} {-0.007} { 0.225} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[26]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[26]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[11]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.097}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.328}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.520} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.519} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.382} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.110} {0.121} {-0.147} {-0.379} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.141} { 0.000} {0.144} {} {-0.006} {-0.238} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.001} { 0.000} {0.144} {0.179} {-0.006} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[11]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.208} { 0.000} {0.075} {} { 0.202} {-0.030} {} {1} {(264.72,105.02) (271.44,105.60)} 
    NET {} {} {} {} {} {C[11]} {} { 0.000} { 0.000} {0.075} {0.006} { 0.202} {-0.030} {} {} {} 
    INST {u_mtm_Alu_serializer/g3813} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.077} { 0.000} {0.139} {} { 0.279} { 0.047} {} {1} {(272.86,104.72) (273.76,105.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_120} {} { 0.000} { 0.000} {0.139} {0.005} { 0.279} { 0.048} {} {} {} 
    INST {u_mtm_Alu_serializer/g3733} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.049} { 0.000} {0.065} {} { 0.328} { 0.096} {} {1} {(275.00,116.24) (275.20,114.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_196} {} { 0.000} { 0.000} {0.065} {0.009} { 0.328} { 0.097} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.057} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.055} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.083} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.113} {0.122} {-0.146} { 0.086} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.142} { 0.000} {0.145} {} {-0.004} { 0.228} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.146} {0.181} {-0.002} { 0.230} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[18]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[18]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_buf_reg[18]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.324}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.520} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.519} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.382} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.110} {0.121} {-0.149} {-0.380} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.139} {} {-0.010} {-0.242} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.139} {0.171} {-0.010} {-0.241} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_buf_reg[18]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.231} { 0.000} {0.113} {} { 0.222} {-0.010} {} {2} {(285.60,28.11) (292.32,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_buf[18]} {} { 0.000} { 0.000} {0.113} {0.012} { 0.222} {-0.010} {} {} {} 
    INST {u_mtm_Alu_serializer/g3725} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.053} {} { 0.324} { 0.092} {} {1} {(285.91,35.60) (285.28,33.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_204} {} { 0.000} { 0.000} {0.053} {0.005} { 0.324} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.057} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.055} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.083} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.113} {0.122} {-0.147} { 0.085} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.007} { 0.224} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.140} {0.173} {-0.007} { 0.225} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[42]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[42]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_buf_reg[41]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.098}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.521} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.519} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.383} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.110} {0.121} {-0.147} {-0.379} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.141} { 0.000} {0.144} {} {-0.006} {-0.239} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.144} {0.179} {-0.005} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_buf_reg[41]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.232} { 0.000} {0.112} {} { 0.227} {-0.005} {} {2} {(297.12,131.78) (303.84,131.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_buf[41]} {} { 0.000} { 0.000} {0.112} {0.012} { 0.227} {-0.005} {} {} {} 
    INST {u_mtm_Alu_serializer/g3859} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.063} { 0.000} {0.091} {} { 0.290} { 0.058} {} {1} {(298.04,138.56) (298.96,138.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_73} {} { 0.000} { 0.000} {0.091} {0.005} { 0.290} { 0.058} {} {} {} 
    INST {u_mtm_Alu_serializer/g3775} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.040} { 0.000} {0.056} {} { 0.330} { 0.098} {} {1} {(295.16,139.28) (295.36,137.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_155} {} { 0.000} { 0.000} {0.056} {0.006} { 0.330} { 0.098} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.057} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.055} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.083} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.113} {0.122} {-0.146} { 0.086} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.142} { 0.000} {0.145} {} {-0.004} { 0.228} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.146} {0.181} {-0.001} { 0.231} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[12]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[12]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[0]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.324}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.521} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.519} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.383} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.110} {0.121} {-0.149} {-0.381} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.139} {} {-0.010} {-0.243} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.000} { 0.000} {0.139} {0.171} {-0.010} {-0.243} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[0]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.211} { 0.000} {0.086} {} { 0.200} {-0.032} {} {1} {(248.88,58.94) (255.60,59.52)} 
    NET {} {} {} {} {} {C[0]} {} { 0.000} { 0.000} {0.086} {0.008} { 0.201} {-0.032} {} {} {} 
    INST {u_mtm_Alu_serializer/g3802} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.084} { 0.000} {0.150} {} { 0.284} { 0.052} {} {1} {(267.82,51.44) (268.72,50.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_128} {} { 0.000} { 0.000} {0.150} {0.007} { 0.284} { 0.052} {} {} {} 
    INST {u_mtm_Alu_serializer/g3716} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.040} { 0.000} {0.053} {} { 0.324} { 0.092} {} {1} {(277.16,47.12) (277.36,45.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_213} {} { 0.000} { 0.000} {0.053} {0.005} { 0.324} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.056} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.055} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.084} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.113} {0.122} {-0.147} { 0.085} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.007} { 0.225} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.140} {0.173} {-0.007} { 0.225} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[35]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[35]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_buf_reg[35]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.091}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.324}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.521} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.520} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.383} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.110} {0.121} {-0.149} {-0.381} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.139} {} {-0.010} {-0.243} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.000} { 0.000} {0.139} {0.171} {-0.010} {-0.243} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_buf_reg[35]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.230} { 0.000} {0.111} {} { 0.220} {-0.013} {} {2} {(253.19,51.15) (259.92,50.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_buf[35]} {} { 0.000} { 0.000} {0.111} {0.012} { 0.220} {-0.013} {} {} {} 
    INST {u_mtm_Alu_serializer/g3707} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.103} { 0.000} {0.056} {} { 0.323} { 0.091} {} {1} {(262.14,51.44) (261.52,53.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_222} {} { 0.000} { 0.000} {0.056} {0.006} { 0.324} { 0.091} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.056} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.054} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.084} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.113} {0.122} {-0.147} { 0.086} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.007} { 0.225} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.000} { 0.000} {0.140} {0.173} {-0.007} { 0.225} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[53]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[53]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_buf_reg[52]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.099}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.522} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.520} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.383} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.110} {0.121} {-0.144} {-0.377} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.144} { 0.000} {0.150} {} {-0.001} {-0.233} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.150} {0.188} { 0.003} {-0.230} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_buf_reg[52]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.231} { 0.000} {0.109} {} { 0.234} { 0.001} {} {2} {(296.39,243.25) (303.12,243.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_buf[52]} {} { 0.000} { 0.000} {0.109} {0.011} { 0.234} { 0.001} {} {} {} 
    INST {u_mtm_Alu_serializer/g3842} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.060} { 0.000} {0.086} {} { 0.294} { 0.061} {} {1} {(293.00,248.00) (293.92,248.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_90} {} { 0.000} { 0.000} {0.086} {0.004} { 0.294} { 0.061} {} {} {} 
    INST {u_mtm_Alu_serializer/g3768} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.038} { 0.000} {0.054} {} { 0.332} { 0.099} {} {1} {(295.88,247.28) (296.08,248.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_162} {} { 0.000} { 0.000} {0.054} {0.006} { 0.332} { 0.099} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.056} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.054} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.084} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.113} {0.122} {-0.141} { 0.091} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.140} { 0.000} {0.141} {} {-0.001} { 0.232} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.001} { 0.000} {0.142} {0.175} { 0.000} { 0.233} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[29]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[29]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[14]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.098}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.522} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.520} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.383} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.110} {0.121} {-0.144} {-0.377} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.144} { 0.000} {0.150} {} {-0.001} {-0.233} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.150} {0.188} { 0.001} {-0.232} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[14]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.208} { 0.000} {0.081} {} { 0.209} {-0.024} {} {1} {(268.31,151.09) (275.04,151.68)} 
    NET {} {} {} {} {} {C[14]} {} { 0.000} { 0.000} {0.081} {0.007} { 0.209} {-0.024} {} {} {} 
    INST {u_mtm_Alu_serializer/g3816} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.081} { 0.000} {0.145} {} { 0.290} { 0.057} {} {1} {(279.34,150.80) (280.24,151.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_117} {} { 0.000} { 0.000} {0.145} {0.006} { 0.290} { 0.057} {} {} {} 
    INST {u_mtm_Alu_serializer/g3736} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.041} { 0.000} {0.055} {} { 0.331} { 0.098} {} {1} {(285.80,155.12) (286.00,156.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_193} {} { 0.000} { 0.000} {0.055} {0.006} { 0.331} { 0.098} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.056} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.054} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.084} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.113} {0.122} {-0.146} { 0.087} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.142} { 0.000} {0.145} {} {-0.004} { 0.229} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.146} {0.181} {-0.001} { 0.232} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[13]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[13]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[1]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.325}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.522} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.520} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.384} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.110} {0.121} {-0.149} {-0.382} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.139} {} {-0.010} {-0.244} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.000} { 0.000} {0.139} {0.171} {-0.010} {-0.244} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[1]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.211} { 0.000} {0.087} {} { 0.201} {-0.032} {} {1} {(241.68,39.62) (248.40,39.04)} 
    NET {} {} {} {} {} {C[1]} {} { 0.000} { 0.000} {0.087} {0.008} { 0.201} {-0.032} {} {} {} 
    INST {u_mtm_Alu_serializer/g3803} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.084} { 0.000} {0.151} {} { 0.286} { 0.052} {} {1} {(262.78,39.92) (263.68,39.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_127} {} { 0.000} { 0.000} {0.151} {0.007} { 0.286} { 0.052} {} {} {} 
    INST {u_mtm_Alu_serializer/g3718} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.040} { 0.000} {0.053} {} { 0.325} { 0.092} {} {1} {(262.76,28.40) (262.96,30.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_211} {} { 0.000} { 0.000} {0.053} {0.005} { 0.325} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.055} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.054} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.085} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.113} {0.122} {-0.147} { 0.086} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.007} { 0.226} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.140} {0.173} {-0.007} { 0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/ctl_reg[8]} {CLK}
  ENDPT {u_mtm_Alu_serializer/ctl_reg[8]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/ctl_reg[8]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.097}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.522} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.520} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.384} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.110} {0.121} {-0.143} {-0.376} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.004} {-0.238} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.000} { 0.000} {0.140} {0.173} {-0.004} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/ctl_reg[8]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.230} { 0.000} {0.109} {} { 0.226} {-0.007} {} {2} {(214.31,243.25) (221.04,243.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/ctl[8]} {} { 0.000} { 0.000} {0.109} {0.012} { 0.226} {-0.007} {} {} {} 
    INST {u_mtm_Alu_serializer/g3764} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.058} {} { 0.330} { 0.097} {} {1} {(216.78,254.48) (216.16,252.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_166} {} { 0.000} { 0.000} {0.058} {0.007} { 0.331} { 0.097} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.055} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.054} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.085} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.113} {0.122} {-0.141} { 0.092} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.140} { 0.000} {0.141} {} {-0.001} { 0.232} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.000} { 0.000} {0.141} {0.175} {-0.001} { 0.232} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[17]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[17]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_buf_reg[17]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.007}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.326}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.522} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.520} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.384} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.110} {0.121} {-0.149} {-0.382} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.139} {} {-0.010} {-0.244} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.139} {0.171} {-0.010} {-0.243} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_buf_reg[17]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.234} { 0.000} {0.116} {} { 0.224} {-0.009} {} {2} {(281.28,24.38) (288.00,24.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_buf[17]} {} { 0.000} { 0.000} {0.116} {0.013} { 0.224} {-0.009} {} {} {} 
    INST {u_mtm_Alu_serializer/g3724} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.052} {} { 0.326} { 0.092} {} {1} {(275.11,28.40) (274.48,30.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_205} {} { 0.000} { 0.000} {0.052} {0.005} { 0.326} { 0.092} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.055} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.053} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.085} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.002} { 0.000} {0.113} {0.122} {-0.147} { 0.087} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_9} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.007} { 0.226} {} {28} {(227.48,52.16) (234.16,50.56)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.001} { 0.000} {0.140} {0.173} {-0.007} { 0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[32]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[32]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_buf_reg[32]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.097}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.234}
  END_SLK_CLC
  SLK 0.234
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.522} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.521} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.384} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.110} {0.121} {-0.147} {-0.381} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.141} { 0.000} {0.144} {} {-0.006} {-0.240} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.001} { 0.000} {0.144} {0.179} {-0.005} {-0.239} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_buf_reg[32]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.230} { 0.000} {0.116} {} { 0.225} {-0.009} {} {2} {(298.56,81.98) (305.28,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_buf[32]} {} { 0.000} { 0.000} {0.116} {0.013} { 0.225} {-0.009} {} {} {} 
    INST {u_mtm_Alu_serializer/g3774} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.105} { 0.000} {0.057} {} { 0.330} { 0.097} {} {1} {(300.31,93.20) (299.68,91.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_156} {} { 0.000} { 0.000} {0.057} {0.007} { 0.330} { 0.097} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.055} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.053} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.085} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.113} {0.122} {-0.146} { 0.088} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.142} { 0.000} {0.145} {} {-0.004} { 0.230} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.001} { 0.000} {0.145} {0.181} {-0.002} { 0.231} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/error_flag_reg[0]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/error_flag_reg[0]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/error_flag_reg[0]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.234}
  END_SLK_CLC
  SLK 0.234
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.522} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.521} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.135} { 0.000} {0.106} {} {-0.153} {-0.386} {} {5} {(72.68,57.92) (79.36,59.52)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.007} { 0.000} {0.107} {0.115} {-0.146} {-0.380} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.142} { 0.000} {0.147} {} {-0.004} {-0.238} {} {28} {(106.52,248.00) (113.20,246.40)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.148} {0.184} {-0.002} {-0.235} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/error_flag_reg[0]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.232} { 0.000} {0.110} {} { 0.230} {-0.003} {} {2} {(188.40,254.78) (195.12,255.36)} 
    NET {} {} {} {} {} {error_flag[0]} {} { 0.000} { 0.000} {0.110} {0.012} { 0.231} {-0.003} {} {} {} 
    INST {u_mtm_Alu_deserializer/g8696} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.057} {} { 0.334} { 0.101} {} {1} {(188.71,266.00) (188.08,264.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_410} {} { 0.000} { 0.000} {0.057} {0.007} { 0.334} { 0.101} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.055} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.054} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.136} { 0.000} {0.109} {} {-0.151} { 0.083} {} {5} {(72.68,57.92) (79.36,59.52)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.007} { 0.000} {0.109} {0.116} {-0.144} { 0.089} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.143} { 0.000} {0.149} {} {-0.001} { 0.232} {} {28} {(106.52,248.00) (113.20,246.40)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.149} {0.187} { 0.001} { 0.235} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[43]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[43]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_buf_reg[43]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.098}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.234}
  END_SLK_CLC
  SLK 0.234
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.523} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.521} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.384} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.110} {0.121} {-0.147} {-0.381} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.141} { 0.000} {0.144} {} {-0.006} {-0.240} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.145} {0.179} {-0.004} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_buf_reg[43]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.231} { 0.000} {0.118} {} { 0.228} {-0.006} {} {2} {(298.56,166.34) (305.28,165.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_buf[43]} {} { 0.000} { 0.000} {0.118} {0.013} { 0.228} {-0.006} {} {} {} 
    INST {u_mtm_Alu_serializer/g3776} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.055} {} { 0.332} { 0.098} {} {1} {(297.43,155.12) (296.80,156.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_154} {} { 0.000} { 0.000} {0.055} {0.006} { 0.332} { 0.098} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.055} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.053} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.085} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.113} {0.122} {-0.146} { 0.088} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_10} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.142} { 0.000} {0.145} {} {-0.004} { 0.230} {} {29} {(264.20,86.72) (270.88,85.12)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.146} {0.181} {-0.001} { 0.233} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_buf_reg[45]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_buf_reg[45]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/data_C_reg[24]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.105}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.339}
    {} {Slack Time} {0.234}
  END_SLK_CLC
  SLK 0.234
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.523} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.521} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.385} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.110} {0.121} {-0.144} {-0.378} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.144} { 0.000} {0.150} {} {-0.001} {-0.235} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.002} { 0.000} {0.150} {0.188} { 0.001} {-0.233} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/data_C_reg[24]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.215} { 0.000} {0.090} {} { 0.216} {-0.018} {} {1} {(270.48,174.13) (277.20,174.72)} 
    NET {} {} {} {} {} {C[24]} {} { 0.000} { 0.000} {0.090} {0.009} { 0.217} {-0.018} {} {} {} 
    INST {u_mtm_Alu_serializer/g3832} {EIN2} {F} {AUS} {R} {} {UCL_AOI22_2} { 0.080} { 0.000} {0.141} {} { 0.297} { 0.063} {} {1} {(289.42,178.16) (290.32,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_101} {} { 0.000} { 0.000} {0.141} {0.005} { 0.297} { 0.063} {} {} {} 
    INST {u_mtm_Alu_serializer/g3753} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.042} { 0.000} {0.056} {} { 0.339} { 0.105} {} {1} {(285.08,178.16) (285.28,179.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_177} {} { 0.000} { 0.000} {0.056} {0.006} { 0.339} { 0.105} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.055} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.053} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.085} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.113} {0.122} {-0.142} { 0.092} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_8} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.145} { 0.000} {0.151} {} { 0.002} { 0.236} {} {30} {(236.84,167.36) (243.52,165.76)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.151} {0.190} { 0.005} { 0.239} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/ctl_reg[4]} {CLK}
  ENDPT {u_mtm_Alu_serializer/ctl_reg[4]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/ctl_reg[4]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {-0.001}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.098}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.333}
    {} {Slack Time} {0.234}
  END_SLK_CLC
  SLK 0.234
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.523} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.521} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.137} { 0.000} {0.110} {} {-0.150} {-0.385} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.110} {0.121} {-0.143} {-0.378} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.139} { 0.000} {0.140} {} {-0.004} {-0.239} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.001} { 0.000} {0.140} {0.173} {-0.004} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/ctl_reg[4]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.234} { 0.000} {0.116} {} { 0.230} {-0.004} {} {2} {(218.63,277.81) (225.36,278.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/ctl[4]} {} { 0.000} { 0.000} {0.116} {0.013} { 0.230} {-0.004} {} {} {} 
    INST {u_mtm_Alu_serializer/g3723} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.053} {} { 0.333} { 0.098} {} {1} {(209.59,277.52) (208.96,275.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_206} {} { 0.000} { 0.000} {0.053} {0.005} { 0.333} { 0.098} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.052} {-0.289} {-0.054} {} {2} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.002} { 0.000} {0.200} {0.052} {-0.287} {-0.053} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.138} { 0.000} {0.113} {} {-0.149} { 0.086} {} {5} {(161.96,52.16) (168.64,50.56)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.113} {0.122} {-0.141} { 0.093} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L2_7} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.140} { 0.000} {0.141} {} {-0.001} { 0.233} {} {28} {(207.32,248.00) (214.00,246.40)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.000} { 0.000} {0.141} {0.175} {-0.001} { 0.234} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50

