do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:39:14 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:39:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:39:14 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:39:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:39:14 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:39:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:39:14 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 11:39:15 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:39:15 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 11:39:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:40:12 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:40:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:40:12 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:40:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:40:12 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:40:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:40:12 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 352; length of actual is 350.
# ** Warning: acc2.vhd(120): (vcom-1012) Slice range direction (downto) does not match slice prefix direction (to).
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 11:40:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:40:12 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 11:40:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:49:44 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:49:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:49:44 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:49:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:49:44 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:49:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:49:44 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(96): syntax error, missing "RETURN" clause
# ** Error: acc2.vhd(99): Illegal concurrent statement.
# ** Error: acc2.vhd(100): Illegal target for signal assignment.
# ** Error: acc2.vhd(100): (vcom-1136) Unknown identifier "result".
# ** Error: acc2.vhd(102): RETURN statement must be inside of a subprogram.
# ** Error: acc2.vhd(103): near "function": (vcom-1576) expecting ';'.
# End time: 11:49:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:51:26 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:51:26 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:51:26 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:51:26 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:51:26 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:51:26 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:51:26 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(96): near "array": (vcom-1576) expecting STRING or IDENTIFIER or <<.
# ** Error: acc2.vhd(100): Illegal target for signal assignment.
# ** Error: acc2.vhd(100): (vcom-1136) Unknown identifier "result".
# ** Error: acc2.vhd(102): RETURN statement in procedure must not return a value.
# ** Error: acc2.vhd(103): near "function": (vcom-1576) expecting ';'.
# End time: 11:51:26 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:54:49 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:54:49 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:54:49 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:54:49 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:54:49 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:54:49 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:54:49 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(98): (vcom-1136) Unknown identifier "img_word_t_byte_arr_tis".
# ** Error: acc2.vhd(121): Target type img_byte_arr_t in signal assignment is different from expression type img_word_t_byte_arr_t.
# ** Warning: acc2.vhd(121): (vcom-1156) Concatenation result right index bound 4 does not belong to the index subtype range 0 to 3.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(305): VHDL Compiler exiting
# End time: 11:54:49 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 3
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:10 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:55:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:10 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:55:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:10 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:55:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:10 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(101): Target of signal assignment is not a signal.
# ** Error: acc2.vhd(121): Target type img_byte_arr_t in signal assignment is different from expression type img_word_t_byte_arr_t.
# ** Warning: acc2.vhd(121): (vcom-1156) Concatenation result right index bound 4 does not belong to the index subtype range 0 to 3.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(305): VHDL Compiler exiting
# End time: 11:55:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 3
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:29 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:55:29 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:29 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:55:29 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:29 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:55:29 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:29 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(121): Target type img_byte_arr_t in signal assignment is different from expression type img_word_t_byte_arr_t.
# ** Warning: acc2.vhd(121): (vcom-1156) Concatenation result right index bound 4 does not belong to the index subtype range 0 to 3.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(305): VHDL Compiler exiting
# End time: 11:55:29 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 3
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:56:15 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:56:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:56:15 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:56:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:56:15 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:56:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:56:15 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(121): Target type img_byte_arr_t in signal assignment is different from expression type img_word_t_byte_arr_t.
# ** Warning: acc2.vhd(121): (vcom-1156) Concatenation result right index bound 4 does not belong to the index subtype range 0 to 3.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(305): VHDL Compiler exiting
# End time: 11:56:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 3
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:59:20 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:59:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:59:20 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:59:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:59:20 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:59:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:59:20 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(122): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(123): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(124): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(124): (vcom-1167) Index value 32 (of type work.types.word_t) is out of range 31 downto 0.
# ** Warning: acc2.vhd(124): (vcom-1272) Length of expected is 8; length of actual is 9.
# ** Warning: acc2.vhd(173): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(173): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(124): (vcom-1272) Length of expected is 8; length of actual is 9.
# ** Warning: acc2.vhd(173): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 11:59:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:59:20 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 11:59:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:10:17 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 12:10:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:10:17 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 12:10:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:10:17 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 12:10:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:10:17 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 352; length of actual is 349.
# ** Warning: acc2.vhd(121): (vcom-1012) Slice range direction (downto) does not match slice prefix direction (to).
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 12:10:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:10:17 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 12:10:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:21 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 12:12:22 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:22 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 12:12:22 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:22 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 12:12:22 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:22 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 352; length of actual is 349.
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 12:12:22 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:22 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 12:12:22 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:55 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 12:12:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:55 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 12:12:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:55 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 12:12:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:55 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(121): (vcom-1581) No feasible entries for infix operator '&'.
# ** Error: acc2.vhd(121): Bad right hand side (infix expression) in signal assignment.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(309): VHDL Compiler exiting
# End time: 12:12:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:25 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 13:38:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:25 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 13:38:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:25 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 13:38:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:25 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(179): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(179): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(179): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 13:38:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:25 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 13:38:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:59 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 13:38:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:59 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 13:38:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:59 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 13:38:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:59 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(126): (vcom-1272) Length of expected is 352; length of actual is 349.
# ** Warning: acc2.vhd(126): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(179): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(179): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(126): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(179): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 13:38:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:59 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 13:38:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:17 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 13:40:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:17 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 13:40:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:17 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 13:40:18 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:18 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(126): (vcom-1581) No feasible entries for infix operator '<='.
# ** Error: acc2.vhd(126): Bad right hand side (infix expression) in signal assignment.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(310): VHDL Compiler exiting
# End time: 13:40:18 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:34 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 13:40:34 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:34 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 13:40:34 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:34 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 13:40:34 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:34 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(126): (vcom-1167) Index value 32 (of type work.types.word_t) is out of range 31 downto 0.
# ** Warning: acc2.vhd(126): (vcom-1272) Length of expected is 8; length of actual is 9.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(126): (vcom-1272) Length of expected is 8; length of actual is 9.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 13:40:34 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:34 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 13:40:34 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:41:02 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 13:41:02 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:41:02 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 13:41:02 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:41:02 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 13:41:02 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:41:02 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 13:41:02 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:41:02 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 13:41:02 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:52:22 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 13:52:22 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:52:22 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 13:52:23 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:52:23 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 13:52:23 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:52:23 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(175): (vcom-1601) Operator "&" is ambiguous.
#    Feasible operators are:
#       (implicit) rtl."&"[img_byte_arr_t, STD_LOGIC_VECTOR return img_byte_arr_t] at acc2.vhd(61)
#       (implicit) rtl."&"[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return img_byte_arr_t] at acc2.vhd(61)
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(310): VHDL Compiler exiting
# End time: 13:52:23 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:55:59 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 13:55:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:55:59 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 13:55:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:55:59 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 13:55:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:55:59 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 13:55:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:55:59 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 13:55:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:06:39 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:06:39 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:06:39 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:06:39 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:06:39 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:06:40 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:06:40 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(122): (vcom-1246) Range 0 downto 347 is null.
# ** Warning: acc2.vhd(126): (vcom-1272) Length of expected is 352; length of actual is 4.
# ** Warning: acc2.vhd(122): (vcom-1012) Slice range direction (downto) does not match slice prefix direction (to).
# End time: 14:06:40 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:06:40 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:06:40 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:07:27 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:07:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:07:27 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:07:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:07:27 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:07:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:07:27 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(122): (vcom-1012) Slice range direction (downto) does not match slice prefix direction (to).
# End time: 14:07:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:07:27 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:07:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:10:16 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:10:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:10:16 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:10:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:10:16 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:10:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:10:16 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(126): (vcom-1246) Range 0 downto 347 is null.
# ** Error: acc2.vhd(126): (vcom-1601) Operator "&" is ambiguous.
#    Feasible operators are:
#       (implicit) rtl."&"[img_byte_arr_t, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
#       (implicit) rtl."&"[STD_LOGIC_VECTOR, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
# ** Error: acc2.vhd(175): (vcom-1601) Operator "&" is ambiguous.
#    Feasible operators are:
#       (implicit) rtl."&"[img_byte_arr_t, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
#       (implicit) rtl."&"[STD_LOGIC_VECTOR, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
# ** Warning: acc2.vhd(126): (vcom-1272) Length of expected is 352; length of actual is 1.
# ** Warning: acc2.vhd(126): (vcom-1012) Slice range direction (downto) does not match slice prefix direction (to).
# ** Warning: acc2.vhd(125): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 352; length of actual is 349.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(310): VHDL Compiler exiting
# End time: 14:10:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 6
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:10:44 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:10:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:10:44 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:10:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:10:44 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:10:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:10:44 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(126): (vcom-1601) Operator "&" is ambiguous.
#    Feasible operators are:
#       (implicit) rtl."&"[img_byte_arr_t, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
#       (implicit) rtl."&"[STD_LOGIC_VECTOR, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
# ** Error: acc2.vhd(175): (vcom-1601) Operator "&" is ambiguous.
#    Feasible operators are:
#       (implicit) rtl."&"[img_byte_arr_t, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
#       (implicit) rtl."&"[STD_LOGIC_VECTOR, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
# ** Warning: acc2.vhd(126): (vcom-1272) Length of expected is 352; length of actual is 349.
# ** Warning: acc2.vhd(125): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 352; length of actual is 349.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(310): VHDL Compiler exiting
# End time: 14:10:45 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 3, Warnings: 4
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:12:10 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:12:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:12:10 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:12:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:12:10 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:12:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:12:10 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:12:11 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:12:11 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:12:11 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:29 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:13:30 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:30 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:13:30 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:30 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:13:30 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:30 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:13:30 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:30 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:13:30 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0












fo
# ambiguous command name "fo": focus font for force foreach foreachGridWindow foreachSignalsWindow foreachVariablesWindow foreachWatchWindow foreachWaveWindow foreachWindow foreachWindowType format formatTime format_vsim_error
      img_calc_buf(0) <=  pixel_in(31 downto 24)  &
# invalid command name "img_calc_buf(0)"
                          pixel_in(23 downto 16)  &
# invalid command name "pixel_in(23"
                          pixel_in(15 downto 8)   &
# invalid command name "pixel_in(15"
                          pixel_in(7 downto 0)    &
# invalid command name "pixel_in(7"
                          img_calc_buf(0)(0 to IMG_WIDTH - 4);
# invalid command name "img_calc_buf(0)(0"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:47 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:13:47 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:47 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:13:48 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:48 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:13:48 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:48 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:13:48 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:48 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:13:48 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:14:14 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:14:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:14:14 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:14:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:14:14 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:14:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:14:14 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(122): (vcom-1601) Operator "&" is ambiguous.
#    Feasible operators are:
#       (implicit) rtl."&"[img_byte_arr_t, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
#       (implicit) rtl."&"[STD_LOGIC_VECTOR, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
# ** Warning: acc2.vhd(122): (vcom-1272) Length of expected is 352; length of actual is 349.
# ** Warning: acc2.vhd(122): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(313): VHDL Compiler exiting
# End time: 14:14:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:18 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:15:19 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:19 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:15:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:19 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:15:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:19 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:15:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:19 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:15:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0


fo
# ambiguous command name "fo": focus font for force foreach foreachGridWindow foreachSignalsWindow foreachVariablesWindow foreachWatchWindow foreachWaveWindow foreachWindow foreachWindowType format formatTime format_vsim_error
fo
# ambiguous command name "fo": focus font for force foreach foreachGridWindow foreachSignalsWindow foreachVariablesWindow foreachWatchWindow foreachWaveWindow foreachWindow foreachWindowType format formatTime format_vsim_error
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:25 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:15:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:25 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:15:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:25 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:15:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:25 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:15:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:25 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:15:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:16:17 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:16:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:16:17 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:16:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:16:17 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:16:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:16:17 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:16:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:16:17 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:16:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error: No Design Loaded!
# Error in macro ./recomAndRun.do line 2
# No Design Loaded!
#     while executing
# "restartCmd -f"
#     ("eval" body line 1)
#     invoked from within
# "eval restartCmd $args"
#     (procedure "restart" line 18)
#     invoked from within
# "restart -f"
do task2.do
# ** Warning: (vlib-34) Library already exists at "work".
# vsim testbench 
# Start time: 14:16:25 on Nov 09,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading ieee.numeric_std(body)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4080480 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do wave.do
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:26:34 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:26:34 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:26:34 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:26:34 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:26:34 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:26:34 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:26:34 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(121): (vcom-1012) Slice range direction (to) does not match slice prefix direction (downto).
# ** Warning: acc2.vhd(177): (vcom-1012) Slice range direction (to) does not match slice prefix direction (downto).
# End time: 14:26:34 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:26:34 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:26:34 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Fatal: (vsim-3607) Slice range direction (to) does not match slice prefix direction (downto).
#    Time: 480 ns  Iteration: 1  Process: /testbench/Accelerator/shift_in File: acc2.vhd
# Fatal error in Process shift_in at acc2.vhd line 121
# 
# HDL call sequence:
# Stopped at acc2.vhd 121 Process shift_in
# 
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:27:11 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:27:11 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:27:11 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:27:11 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:27:11 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:27:11 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:27:11 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:27:11 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:27:11 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:27:11 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4080480 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:28:17 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:28:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:28:17 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:28:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:28:17 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:28:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:28:17 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(152): Target type ieee.std_logic_1164.STD_LOGIC in variable assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: acc2.vhd(161): Target type ieee.std_logic_1164.STD_LOGIC in variable assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: acc2.vhd(170): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(170): Bad right hand side (infix expression) in signal assignment.
# ** Error: acc2.vhd(312): VHDL Compiler exiting
# End time: 14:28:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:29:19 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:29:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:29:19 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:29:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:29:19 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:29:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:29:19 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:29:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:29:19 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:29:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4080480 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:31:09 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:31:09 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:31:09 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:31:09 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:31:09 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:31:09 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:31:09 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:31:09 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:31:09 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:31:09 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4080480 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:34:53 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:34:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:34:53 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:34:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:34:53 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:34:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:34:53 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(153): near "-": syntax error
# ** Error: acc2.vhd(312): VHDL Compiler exiting
# End time: 14:34:53 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:35:08 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:35:08 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:35:08 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:35:08 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:35:08 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:35:08 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:35:08 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(153): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: acc2.vhd(154): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: acc2.vhd(153): ** Error: (vcom-1590) Bad expression in left operand of infix expression '+'.
# ** Error: acc2.vhd(154): ** Error: (vcom-1590) Bad expression in right operand of infix expression '+'.
# ** Error: acc2.vhd(155): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: acc2.vhd(154): ** Error: (vcom-1590) Bad expression in left operand of infix expression '+'.
# ** Error: acc2.vhd(155): ** Error: (vcom-1590) Bad expression in right operand of infix expression '+'.
# ** Error: acc2.vhd(157): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: acc2.vhd(155): ** Error: (vcom-1590) Bad expression in left operand of infix expression '+'.
# ** Error: acc2.vhd(157): ** Error: (vcom-1590) Bad expression in right operand of infix expression '+'.
# ** Error: acc2.vhd(158): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: acc2.vhd(157): ** Error: (vcom-1590) Bad expression in left operand of infix expression '+'.
# ** Error: acc2.vhd(158): ** Error: (vcom-1590) Bad expression in right operand of infix expression '+'.
# ** Error: acc2.vhd(159): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: acc2.vhd(158): ** Error: (vcom-1590) Bad expression in left operand of infix expression '+'.
# ** Error: acc2.vhd(159): ** Error: (vcom-1590) Bad expression in right operand of infix expression '+'.
# ** Error: acc2.vhd(159): Bad right hand side (infix expression) in variable assignment.
# ** Error: acc2.vhd(312): VHDL Compiler exiting
# End time: 14:35:08 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 18, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:38:18 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:38:19 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:38:19 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:38:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:38:19 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:38:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:38:19 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(152): Target type work.types.byte_t in variable assignment is different from expression type ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED.
# ** Warning: acc2.vhd(159): (vcom-1272) Length of expected is 8; length of actual is 16.
# ** Warning: acc2.vhd(153): (vcom-1144) Value -1 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Warning: acc2.vhd(154): (vcom-1144) Value -2 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Warning: acc2.vhd(155): (vcom-1144) Value -1 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Error: acc2.vhd(312): VHDL Compiler exiting
# End time: 14:38:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 4
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:38:54 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:38:55 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:38:55 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:38:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:38:55 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:38:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:38:55 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(170): Target type ieee.std_logic_1164.STD_LOGIC_VECTOR in signal assignment is different from expression type ieee.NUMERIC_STD.UNSIGNED.
# ** Warning: acc2.vhd(159): (vcom-1272) Length of expected is 8; length of actual is 16.
# ** Warning: acc2.vhd(153): (vcom-1144) Value -1 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Warning: acc2.vhd(154): (vcom-1144) Value -2 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Warning: acc2.vhd(155): (vcom-1144) Value -1 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Error: acc2.vhd(312): VHDL Compiler exiting
# End time: 14:38:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 4
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:40:27 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:40:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:40:27 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:40:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:40:27 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:40:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:40:27 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(159): (vcom-1272) Length of expected is 8; length of actual is 16.
# ** Warning: acc2.vhd(153): (vcom-1144) Value -1 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Warning: acc2.vhd(154): (vcom-1144) Value -2 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Warning: acc2.vhd(155): (vcom-1144) Value -1 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# End time: 14:40:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:40:27 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:40:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Fatal: (vsim-3738) (vcom-1144) Value -1 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
#    Time: 22080 ns  Iteration: 1  Process: /testbench/Accelerator/sobel_reg File: acc2.vhd Line: 159
# Fatal error in ForLoop calcLoop at acc2.vhd line 159
# 
# HDL call sequence:
# Stopped at acc2.vhd 159 ForLoop calcLoop
# 
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:41:13 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:41:13 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:41:13 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:41:13 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:41:13 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:41:13 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:41:13 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(159): (vcom-1272) Length of expected is 8; length of actual is 16.
# End time: 14:41:13 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:41:13 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:41:13 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 16 (15 downto 0).
#    Time: 22080 ns  Iteration: 1  Process: /testbench/Accelerator/sobel_reg File: acc2.vhd
# Fatal error in ForLoop calcLoop at acc2.vhd line 159
# 
# HDL call sequence:
# Stopped at acc2.vhd 159 ForLoop calcLoop
# 
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:53:46 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:53:46 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:53:46 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:53:46 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:53:46 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:53:46 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:53:46 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(152): Target type ieee.NUMERIC_STD.SIGNED in variable assignment is different from expression type ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED.
# ** Warning: acc2.vhd(159): (vcom-1272) Length of expected is 8; length of actual is 16.
# ** Warning: acc2.vhd(153): (vcom-1144) Value -1 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Warning: acc2.vhd(154): (vcom-1144) Value -2 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Warning: acc2.vhd(155): (vcom-1144) Value -1 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Error: acc2.vhd(312): VHDL Compiler exiting
# End time: 14:53:47 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 2, Warnings: 4
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:54:30 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:54:30 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:54:30 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:54:30 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:54:30 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:54:30 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:54:30 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(153): ** Error: (vcom-1583) Illegal type converson from 'Integer' to 'ieee.NUMERIC_STD.SIGNED' (numeric to array).
# ** Error: acc2.vhd(154): ** Error: (vcom-1583) Illegal type converson from 'Integer' to 'ieee.NUMERIC_STD.SIGNED' (numeric to array).
# ** Error: acc2.vhd(155): ** Error: (vcom-1583) Illegal type converson from 'Integer' to 'ieee.NUMERIC_STD.SIGNED' (numeric to array).
# ** Error: acc2.vhd(157): ** Error: (vcom-1583) Illegal type converson from 'Integer' to 'ieee.NUMERIC_STD.SIGNED' (numeric to array).
# ** Error: acc2.vhd(158): ** Error: (vcom-1583) Illegal type converson from 'Integer' to 'ieee.NUMERIC_STD.SIGNED' (numeric to array).
# ** Error: acc2.vhd(159): ** Error: (vcom-1583) Illegal type converson from 'Integer' to 'ieee.NUMERIC_STD.SIGNED' (numeric to array).
# ** Error: acc2.vhd(312): VHDL Compiler exiting
# End time: 14:54:30 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:56:42 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:56:42 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:56:42 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:56:42 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:56:42 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:56:43 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:56:43 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(146): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: acc2.vhd(147): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: acc2.vhd(148): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: acc2.vhd(150): Integer literal 1 is not of type ieee.NUMERIC_STD.SIGNED.
# ** Error: acc2.vhd(151): Integer literal 2 is not of type ieee.NUMERIC_STD.SIGNED.
# ** Error: acc2.vhd(152): Integer literal 1 is not of type ieee.NUMERIC_STD.SIGNED.
# ** Warning: acc2.vhd(166): (vcom-1272) Length of expected is 8; length of actual is 16.
# ** Error: acc2.vhd(319): VHDL Compiler exiting
# End time: 14:56:43 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 7, Warnings: 1
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:58:39 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:58:39 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:58:39 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:58:39 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:58:39 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:58:39 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:58:39 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(146): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: acc2.vhd(147): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: acc2.vhd(148): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: acc2.vhd(150): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: acc2.vhd(151): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: acc2.vhd(152): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Warning: acc2.vhd(166): (vcom-1272) Length of expected is 8; length of actual is 16.
# ** Error: acc2.vhd(319): VHDL Compiler exiting
# End time: 14:58:39 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 7, Warnings: 1
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:58:52 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:58:52 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:58:52 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:58:52 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:58:52 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:58:52 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:58:52 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(166): (vcom-1272) Length of expected is 8; length of actual is 16.
# End time: 14:58:52 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:58:52 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:58:52 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 16 (15 downto 0).
#    Time: 22080 ns  Iteration: 1  Process: /testbench/Accelerator/sobel_reg File: acc2.vhd
# Fatal error in ForLoop calcLoop at acc2.vhd line 166
# 
# HDL call sequence:
# Stopped at acc2.vhd 166 ForLoop calcLoop
# 
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:59:49 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:59:49 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:59:49 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:59:49 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:59:49 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:59:49 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:59:49 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(159): Target type ieee.NUMERIC_STD.SIGNED in variable assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: acc2.vhd(166): (vcom-1272) Length of expected is 8; length of actual is 16.
# ** Error: acc2.vhd(319): VHDL Compiler exiting
# End time: 14:59:49 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:00:58 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 15:00:58 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:00:58 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 15:00:58 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:00:58 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 15:00:58 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:00:58 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(168): (vcom-1272) Length of expected is 8; length of actual is 16.
# End time: 15:00:58 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:00:58 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 15:00:58 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 16 (15 downto 0).
#    Time: 22080 ns  Iteration: 1  Process: /testbench/Accelerator/sobel_reg File: acc2.vhd
# Fatal error in ForLoop calcLoop at acc2.vhd line 168
# 
# HDL call sequence:
# Stopped at acc2.vhd 168 ForLoop calcLoop
# 
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:02:08 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 15:02:08 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:02:08 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 15:02:08 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:02:08 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 15:02:08 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:02:08 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(168): (vcom-1272) Length of expected is 8; length of actual is 16.
# End time: 15:02:08 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:02:08 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 15:02:08 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 16 (15 downto 0).
#    Time: 22080 ns  Iteration: 1  Process: /testbench/Accelerator/sobel_reg File: acc2.vhd
# Fatal error in ForLoop calcLoop at acc2.vhd line 168
# 
# HDL call sequence:
# Stopped at acc2.vhd 168 ForLoop calcLoop
# 
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:02:23 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 15:02:23 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:02:23 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 15:02:23 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:02:23 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 15:02:24 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:02:24 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 15:02:24 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:02:24 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 15:02:24 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:13:38 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 15:13:38 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:13:38 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 15:13:38 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:13:38 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 15:13:38 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:13:38 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(163): near ")": (vcom-1576) expecting ';'.
# ** Error: acc2.vhd(321): VHDL Compiler exiting
# End time: 15:13:38 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:13:54 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 15:13:54 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:13:54 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 15:13:54 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:13:54 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 15:13:54 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:13:54 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 15:13:54 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:13:54 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 15:13:54 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4080480 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:15:55 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 15:15:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:15:55 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 15:15:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:15:55 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 15:15:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:15:55 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 15:15:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:15:55 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 15:15:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4080480 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:21:04 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 15:21:04 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:21:04 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 15:21:04 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:21:04 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 15:21:04 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:21:04 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(189): near ";": (vcom-1576) expecting ')'.
# ** Error: acc2.vhd(331): VHDL Compiler exiting
# End time: 15:21:04 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:21:21 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 15:21:21 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:21:21 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 15:21:21 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:21:21 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 15:21:21 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:21:21 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 15:21:21 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:21:21 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 15:21:21 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4080480 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:22:16 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 15:22:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:22:16 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 15:22:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:22:16 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 15:22:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:22:16 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 15:22:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:22:16 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 15:22:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4080480 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:24:05 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 15:24:05 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:24:05 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 15:24:05 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:24:05 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 15:24:05 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:24:05 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 15:24:05 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:24:05 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 15:24:05 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4080480 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:38:33 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 15:38:33 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:38:33 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 15:38:33 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:38:33 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 15:38:33 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:38:33 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 15:38:33 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:38:33 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 15:38:33 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:13:13 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 16:13:13 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:13:13 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 16:13:13 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:13:13 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 16:13:13 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:13:13 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 16:13:14 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:13:14 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 16:13:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:16:03 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 16:16:03 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:16:03 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 16:16:03 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:16:03 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 16:16:03 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:16:03 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 16:16:03 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:16:03 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 16:16:03 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:16:51 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 16:16:51 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:16:51 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 16:16:51 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:16:51 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 16:16:51 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:16:51 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 16:16:51 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:16:51 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 16:16:51 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:18:50 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 16:18:50 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:18:50 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 16:18:50 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:18:50 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 16:18:50 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:18:50 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 16:18:50 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:18:50 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 16:18:50 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:19:27 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 16:19:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:19:27 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 16:19:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:19:27 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 16:19:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:19:27 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 16:19:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:19:27 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 16:19:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:20:20 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 16:20:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:20:20 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 16:20:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:20:20 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 16:20:21 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:20:21 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 16:20:21 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:20:21 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 16:20:21 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:20:56 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 16:20:56 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:20:56 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 16:20:56 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:20:56 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 16:20:56 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:20:56 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(189): (vcom-1581) No feasible entries for prefix operator 'abs'.
# ** Error: acc2.vhd(189): Cannot resolve expression type of prefix expression.
# ** Error: acc2.vhd(189): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'work.types.byte_t' (operand type is not known).
# ** Error: acc2.vhd(332): VHDL Compiler exiting
# End time: 16:20:56 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:21:19 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 16:21:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:21:19 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 16:21:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:21:19 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 16:21:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:21:19 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 16:21:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:21:19 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 16:21:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:23:50 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 16:23:50 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:23:50 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 16:23:50 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:23:50 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 16:23:50 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:23:50 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(180): near ";": (vcom-1576) expecting ')'.
# ** Error: acc2.vhd(323): VHDL Compiler exiting
# End time: 16:23:50 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:24:12 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 16:24:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:24:12 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 16:24:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:24:12 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 16:24:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:24:12 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 16:24:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:24:12 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 16:24:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:25:35 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 16:25:35 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:25:35 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 16:25:35 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:25:35 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 16:25:35 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:25:35 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 16:25:35 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:25:35 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 16:25:35 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:26:15 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 16:26:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:26:15 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 16:26:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:26:15 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 16:26:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:26:15 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 16:26:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:26:15 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 16:26:16 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:27:54 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 16:27:54 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:27:54 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 16:27:54 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:27:54 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 16:27:55 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:27:55 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 16:27:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:27:55 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 16:27:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:33:30 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 16:33:30 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:33:30 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 16:33:30 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:33:30 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 16:33:30 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:33:30 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 16:33:30 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:33:30 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 16:33:30 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:34:28 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 16:34:28 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:34:28 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 16:34:28 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:34:28 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 16:34:28 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:34:28 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 16:34:28 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:34:28 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 16:34:28 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:59:02 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 16:59:02 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:59:02 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 16:59:02 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:59:02 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 16:59:02 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:59:02 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 16:59:02 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:59:02 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 16:59:02 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:14:09 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 17:14:09 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:14:09 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 17:14:09 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:14:09 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 17:14:09 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:14:09 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(163): near "(": (vcom-1576) expecting ';'.
# ** Error: acc2.vhd(327): VHDL Compiler exiting
# End time: 17:14:09 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:14:24 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 17:14:24 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:14:24 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 17:14:24 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:14:24 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 17:14:24 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:14:24 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 17:14:24 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:14:24 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 17:14:24 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:21:31 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 17:21:31 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:21:31 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 17:21:31 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:21:31 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 17:21:31 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:21:31 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(163): near "(": (vcom-1576) expecting ')'.
# ** Error: acc2.vhd(323): VHDL Compiler exiting
# End time: 17:21:31 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:20 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 17:26:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:20 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 17:26:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:20 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 17:26:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:20 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 17:26:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:20 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 17:26:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:29:36 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 17:29:36 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:29:36 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 17:29:36 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:29:36 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 17:29:36 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:29:36 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(165): (vcom-1272) Length of expected is 16; length of actual is 8.
# ** Warning: acc2.vhd(166): (vcom-1272) Length of expected is 16; length of actual is 8.
# ** Warning: acc2.vhd(167): (vcom-1272) Length of expected is 16; length of actual is 8.
# ** Warning: acc2.vhd(184): (vcom-1272) Length of type "byte_t" is 8; length of operand is 16.
# End time: 17:29:36 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:29:36 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 17:29:36 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 16 (15 downto 0). Right is 8 (7 downto 0).
#    Time: 22320 ns  Iteration: 1  Process: /testbench/Accelerator/sobel_reg File: acc2.vhd
# Fatal error in ForLoop calcLoop at acc2.vhd line 165
# 
# HDL call sequence:
# Stopped at acc2.vhd 165 ForLoop calcLoop
# 
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:31:16 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 17:31:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:31:16 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 17:31:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:31:16 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 17:31:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:31:16 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 8; length of actual is 16.
# ** Warning: acc2.vhd(169): (vcom-1167) Index value 14 (of type work.types.byte_t) is out of range 7 downto 0.
# End time: 17:31:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:31:16 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 17:31:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Fatal: (vsim-3471) Slice range (14 downto 0) does not belong to the prefix index range (7 downto 0).
#    Time: 22320 ns  Iteration: 1  Process: /testbench/Accelerator/sobel_reg File: acc2.vhd
# Fatal error in ForLoop calcLoop at acc2.vhd line 169
# 
# HDL call sequence:
# Stopped at acc2.vhd 169 ForLoop calcLoop
# 
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:33:40 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 17:33:40 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:33:40 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 17:33:40 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:33:40 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 17:33:40 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:33:40 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 8; length of actual is 9.
# End time: 17:33:40 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:33:40 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 17:33:40 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 9 (8 downto 0).
#    Time: 22320 ns  Iteration: 1  Process: /testbench/Accelerator/sobel_reg File: acc2.vhd
# Fatal error in ForLoop calcLoop at acc2.vhd line 169
# 
# HDL call sequence:
# Stopped at acc2.vhd 169 ForLoop calcLoop
# 
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:34:20 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 17:34:21 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:34:21 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 17:34:21 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:34:21 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 17:34:21 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:34:21 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 8; length of actual is 9.
# End time: 17:34:21 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:34:21 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 17:34:21 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 9 (8 downto 0).
#    Time: 22320 ns  Iteration: 1  Process: /testbench/Accelerator/sobel_reg File: acc2.vhd
# Fatal error in ForLoop calcLoop at acc2.vhd line 169
# 
# HDL call sequence:
# Stopped at acc2.vhd 169 ForLoop calcLoop
# 
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:34:50 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 17:34:50 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:34:50 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 17:34:50 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:34:50 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 17:34:50 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:34:50 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 17:34:50 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:34:50 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 17:34:50 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126320 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
