m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/simulation/questa
T_opt
!s110 1723799624
VC_O5:TXcUD01<lfPfO7nm3
04 13 4 work tb_half_adder fast 0
=1-002b674aeb7f-66bf1848-2a4-5c6c
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vhalf_adder
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL/half_adder.v
Z3 !s110 1723799623
!i10b 1
!s100 >XR1AdOI?;lfEUPM64mTT2
Ik32If6Sn3bIHBiC9H]NgT2
R1
w1723799530
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL/half_adder.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL/half_adder.v
!i122 0
L0 1 13
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1723799623.000000
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL/half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL/half_adder.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_half_adder
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim/tb_half_adder.v
R3
!i10b 1
!s100 ;10IHhmTULkF^_:`Xz;;B1
IZV[09Ezl[UbKDjHbLPH[K3
R1
w1723193999
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim/tb_half_adder.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim/tb_half_adder.v
!i122 1
L0 2 36
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim/tb_half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim/tb_half_adder.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
