<session jtag_chain="DE-SoC [USB-1]" jtag_device="@2: 5CSE(BA5|MA5)/5CSTFD5D5/.. (0x02D120DD)" sof_file="final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="8"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="16368"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2024/04/12 10:51:44  #0">
      <clock name="CLOCK_50" polarity="posedge" tap_mode="classic"/>
      <config pipeline_level="0" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="AS_L" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[0]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[10]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[11]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[12]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[13]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[14]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[15]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[16]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[17]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[18]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[19]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[1]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[20]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[21]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[22]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[23]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[24]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[25]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[26]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[27]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[28]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[29]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[2]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[30]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[31]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[3]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[4]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[5]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[6]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[7]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[8]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[9]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|GraphicsCS_L" tap_mode="classic"/>
          <wire name="M68000CPU:b2v_inst17|LDS_L" tap_mode="classic"/>
          <wire name="UDS_L" tap_mode="classic"/>
          <wire name="octl[0]" tap_mode="classic"/>
          <wire name="octl[1]" tap_mode="classic"/>
          <wire name="octl[2]" tap_mode="classic"/>
          <wire name="octl[3]" tap_mode="classic"/>
          <wire name="octl[4]" tap_mode="classic"/>
          <wire name="octl[5]" tap_mode="classic"/>
          <wire name="octl[6]" tap_mode="classic"/>
          <wire name="octl[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|clk25MHz" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|wren" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|wren" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wren" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wrencolor" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="AS_L" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[0]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[10]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[11]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[12]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[13]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[14]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[15]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[16]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[17]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[18]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[19]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[1]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[20]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[21]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[22]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[23]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[24]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[25]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[26]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[27]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[28]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[29]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[2]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[30]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[31]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[3]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[4]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[5]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[6]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[7]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[8]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[9]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|GraphicsCS_L" tap_mode="classic"/>
          <wire name="M68000CPU:b2v_inst17|LDS_L" tap_mode="classic"/>
          <wire name="UDS_L" tap_mode="classic"/>
          <wire name="octl[0]" tap_mode="classic"/>
          <wire name="octl[1]" tap_mode="classic"/>
          <wire name="octl[2]" tap_mode="classic"/>
          <wire name="octl[3]" tap_mode="classic"/>
          <wire name="octl[4]" tap_mode="classic"/>
          <wire name="octl[5]" tap_mode="classic"/>
          <wire name="octl[6]" tap_mode="classic"/>
          <wire name="octl[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|clk25MHz" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|wren" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|wren" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wren" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wrencolor" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="AS_L" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[0]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[10]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[11]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[12]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[13]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[14]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[15]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[16]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[17]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[18]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[19]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[1]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[20]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[21]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[22]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[23]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[24]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[25]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[26]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[27]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[28]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[29]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[2]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[30]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[31]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[3]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[4]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[5]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[6]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[7]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[8]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|Address[9]" tap_mode="classic"/>
          <wire name="AddressDecoder_Verilog:b2v_inst20|GraphicsCS_L" tap_mode="classic"/>
          <wire name="M68000CPU:b2v_inst17|LDS_L" tap_mode="classic"/>
          <wire name="UDS_L" tap_mode="classic"/>
          <wire name="octl[0]" tap_mode="classic"/>
          <wire name="octl[1]" tap_mode="classic"/>
          <wire name="octl[2]" tap_mode="classic"/>
          <wire name="octl[3]" tap_mode="classic"/>
          <wire name="octl[4]" tap_mode="classic"/>
          <wire name="octl[5]" tap_mode="classic"/>
          <wire name="octl[6]" tap_mode="classic"/>
          <wire name="octl[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|clk25MHz" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|intoit[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|wren" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|wren" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcolor[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[0]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[1]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[2]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[3]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[4]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[5]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[6]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wcursor[7]" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wren" tap_mode="classic"/>
          <wire name="vga80x40_Altera:vga80x40_Altera_1|wrencolor" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node is_selected="false" level-0="alt_or" name="octl[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <node data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <node data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <node data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
            <node data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
            <node data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
            <node data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <node data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <node data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="unknown"/>
            <node data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="unknown"/>
            <node data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="unknown"/>
            <node data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="unknown"/>
            <node data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="unknown"/>
            <node data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="unknown"/>
            <node data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="unknown"/>
            <node data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="unknown"/>
          </node>
          <node data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="vga80x40_Altera:vga80x40_Altera_1|wrencolor" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="96" type="unknown"/>
          <node data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="vga80x40_Altera:vga80x40_Altera_1|wren" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="95" type="unknown"/>
          <node data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|clk25MHz" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|intoit[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="unknown"/>
            <node data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="unknown"/>
            <node data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="unknown"/>
            <node data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
            <node data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
            <node data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
            <node data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
            <node data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="unknown"/>
            <node data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="unknown"/>
            <node data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="unknown"/>
            <node data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="unknown"/>
            <node data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="unknown"/>
            <node data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="unknown"/>
            <node data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="unknown"/>
            <node data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="unknown"/>
            <node data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="unknown"/>
            <node data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="unknown"/>
            <node data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="unknown"/>
            <node data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="unknown"/>
            <node data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="unknown"/>
            <node data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="unknown"/>
            <node data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="unknown"/>
          </node>
          <node data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|wren" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="unknown"/>
            <node data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="unknown"/>
            <node data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="unknown"/>
            <node data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="unknown"/>
            <node data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="unknown"/>
            <node data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="unknown"/>
            <node data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="unknown"/>
            <node data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="unknown"/>
            <node data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="unknown"/>
            <node data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="unknown"/>
            <node data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="unknown"/>
            <node data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="unknown"/>
            <node data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="unknown"/>
            <node data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="unknown"/>
            <node data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="unknown"/>
          </node>
          <node data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|wren" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="unknown"/>
          <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AS_L" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <node data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="UDS_L" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
          <node data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|GraphicsCS_L" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="AddressDecoder_Verilog:b2v_inst20|Address[31..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <node data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <node data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <node data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <node data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <node data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <node data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          </node>
          <node data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="M68000CPU:b2v_inst17|LDS_L" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[7..0]" order="msb_to_lsb" type="combinatorial">
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[7]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[6]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[5]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[4]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[3]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[2]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[1]" tap_mode="classic" type="combinatorial"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[0]" tap_mode="classic" type="combinatorial"/>
          </node>
        </unified_setup_data_view>
        <data_view>
          <bus is_selected="false" level-0="alt_or" name="octl[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="unknown"/>
            <net data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="unknown"/>
            <net data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="unknown"/>
            <net data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="unknown"/>
            <net data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="unknown"/>
            <net data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="unknown"/>
            <net data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="unknown"/>
            <net data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="unknown"/>
          </bus>
          <net data_index="104" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="vga80x40_Altera:vga80x40_Altera_1|wrencolor" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="104" type="unknown"/>
          <net data_index="103" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="vga80x40_Altera:vga80x40_Altera_1|wren" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="103" type="unknown"/>
          <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|clk25MHz" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|intoit[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="unknown"/>
            <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="unknown"/>
            <net data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="unknown"/>
            <net data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="unknown"/>
            <net data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="unknown"/>
            <net data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="unknown"/>
            <net data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="unknown"/>
            <net data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="unknown"/>
            <net data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="unknown"/>
            <net data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="unknown"/>
            <net data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="unknown"/>
            <net data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="unknown"/>
            <net data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="unknown"/>
            <net data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="unknown"/>
            <net data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="unknown"/>
            <net data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="unknown"/>
          </bus>
          <net data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|wren" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="unknown"/>
            <net data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="unknown"/>
            <net data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="unknown"/>
            <net data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="unknown"/>
            <net data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="unknown"/>
            <net data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="unknown"/>
            <net data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="unknown"/>
            <net data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="unknown"/>
            <net data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="unknown"/>
            <net data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="unknown"/>
            <net data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="unknown"/>
            <net data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="unknown"/>
            <net data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="unknown"/>
            <net data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="unknown"/>
            <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="unknown"/>
          </bus>
          <net data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|wren" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="unknown"/>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AS_L" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="UDS_L" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
          <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|GraphicsCS_L" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="AddressDecoder_Verilog:b2v_inst20|Address[31..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          </bus>
          <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="M68000CPU:b2v_inst17|LDS_L" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[7..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="102" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[7]" storage_index="102" tap_mode="classic" trigger_index="102" type="unknown"/>
            <net data_index="101" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[6]" storage_index="101" tap_mode="classic" trigger_index="101" type="unknown"/>
            <net data_index="100" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[5]" storage_index="100" tap_mode="classic" trigger_index="100" type="unknown"/>
            <net data_index="99" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[4]" storage_index="99" tap_mode="classic" trigger_index="99" type="unknown"/>
            <net data_index="98" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[3]" storage_index="98" tap_mode="classic" trigger_index="98" type="unknown"/>
            <net data_index="97" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[2]" storage_index="97" tap_mode="classic" trigger_index="97" type="unknown"/>
            <net data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[1]" storage_index="96" tap_mode="classic" trigger_index="96" type="unknown"/>
            <net data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[0]" storage_index="95" tap_mode="classic" trigger_index="95" type="unknown"/>
          </bus>
        </data_view>
        <setup_view>
          <bus is_selected="false" level-0="alt_or" name="octl[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="octl[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="unknown"/>
            <net data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="unknown"/>
            <net data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="unknown"/>
            <net data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="unknown"/>
            <net data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="unknown"/>
            <net data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="unknown"/>
            <net data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="unknown"/>
            <net data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcolor[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="unknown"/>
          </bus>
          <net data_index="104" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="vga80x40_Altera:vga80x40_Altera_1|wrencolor" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="104" type="unknown"/>
          <net data_index="103" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="vga80x40_Altera:vga80x40_Altera_1|wren" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="103" type="unknown"/>
          <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|clk25MHz" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|intoit[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="unknown"/>
            <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|intoit[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="unknown"/>
            <net data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="unknown"/>
            <net data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="unknown"/>
            <net data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="unknown"/>
            <net data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="unknown"/>
            <net data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="unknown"/>
            <net data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="unknown"/>
            <net data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="unknown"/>
            <net data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="unknown"/>
            <net data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="unknown"/>
            <net data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="unknown"/>
            <net data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="unknown"/>
            <net data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="unknown"/>
            <net data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="unknown"/>
            <net data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="unknown"/>
          </bus>
          <net data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|wren" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="unknown"/>
            <net data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="unknown"/>
            <net data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="unknown"/>
            <net data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="unknown"/>
            <net data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="unknown"/>
            <net data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="unknown"/>
            <net data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="unknown"/>
            <net data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[7..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="unknown"/>
            <net data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="unknown"/>
            <net data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="unknown"/>
            <net data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="unknown"/>
            <net data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="unknown"/>
            <net data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="unknown"/>
            <net data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="unknown"/>
            <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="unknown"/>
          </bus>
          <net data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|wren" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="unknown"/>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AS_L" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="UDS_L" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
          <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|GraphicsCS_L" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="AddressDecoder_Verilog:b2v_inst20|Address[31..0]" order="msb_to_lsb" pwr_level-0="alt_or" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AddressDecoder_Verilog:b2v_inst20|Address[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          </bus>
          <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="M68000CPU:b2v_inst17|LDS_L" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[7..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="102" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[7]" storage_index="102" tap_mode="classic" trigger_index="102" type="unknown"/>
            <net data_index="101" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[6]" storage_index="101" tap_mode="classic" trigger_index="101" type="unknown"/>
            <net data_index="100" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[5]" storage_index="100" tap_mode="classic" trigger_index="100" type="unknown"/>
            <net data_index="99" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[4]" storage_index="99" tap_mode="classic" trigger_index="99" type="unknown"/>
            <net data_index="98" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[3]" storage_index="98" tap_mode="classic" trigger_index="98" type="unknown"/>
            <net data_index="97" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[2]" storage_index="97" tap_mode="classic" trigger_index="97" type="unknown"/>
            <net data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[1]" storage_index="96" tap_mode="classic" trigger_index="96" type="unknown"/>
            <net data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="vga80x40_Altera:vga80x40_Altera_1|wcursor[0]" storage_index="95" tap_mode="classic" trigger_index="95" type="unknown"/>
          </bus>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2024/04/12 10:51:44  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level editor="basic_or" enabled="yes" name="condition1" type="advanced">
            <power_up enabled="yes">
              <power_up_expression><![CDATA[alt_reduction(alt_true, {((mbpm('X', 'AS_L') && variable(1))), ((mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|GraphicsCS_L') && variable(1))), ((mbpm('X', 'M68000CPU:b2v_inst17|LDS_L') && variable(1))), ((mbpm('X', 'UDS_L') && variable(1))), ((mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|clk25MHz') && variable(1))), ((mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|wren') && variable(1))), ((mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|wren') && variable(1))), ((mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wren') && variable(1))), ((mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wrencolor') && variable(1))), (alt_reduction(alt_false, {(mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[0]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[10]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[11]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[12]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[13]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[14]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[15]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[16]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[17]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[18]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[19]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[1]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[20]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[21]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[22]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[23]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[24]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[25]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[26]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[27]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[28]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[29]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[2]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[30]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[31]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[3]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[4]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[5]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[6]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[7]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[8]') && variable(1)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[9]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'octl[0]') && variable(1)), (mbpm('X', 'octl[1]') && variable(1)), (mbpm('X', 'octl[2]') && variable(1)), (mbpm('X', 'octl[3]') && variable(1)), (mbpm('X', 'octl[4]') && variable(1)), (mbpm('X', 'octl[5]') && variable(1)), (mbpm('X', 'octl[6]') && variable(1)), (mbpm('X', 'octl[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|intoit[0]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|intoit[1]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|intoit[2]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|intoit[3]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|intoit[4]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|intoit[5]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|intoit[6]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|intoit[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[0]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[1]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[2]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[3]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[4]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[5]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[6]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[0]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[1]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[2]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[3]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[4]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[5]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[6]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[0]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[1]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[2]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[3]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[4]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[5]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[6]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[0]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[1]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[2]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[3]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[4]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[5]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[6]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcolor[0]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcolor[1]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcolor[2]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcolor[3]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcolor[4]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcolor[5]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcolor[6]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcolor[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcursor[0]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcursor[1]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcursor[2]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcursor[3]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcursor[4]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcursor[5]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcursor[6]') && variable(1)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcursor[7]') && variable(1))}))})]]>
              </power_up_expression>
            </power_up>
            <expression><![CDATA[alt_reduction(alt_or, {((mbpm('X', 'AS_L') && variable(0))), ((mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|GraphicsCS_L') && variable(0))), ((mbpm('X', 'M68000CPU:b2v_inst17|LDS_L') && variable(0))), ((mbpm('X', 'UDS_L') && variable(0))), ((mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|clk25MHz') && variable(0))), ((mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|wren') && variable(0))), ((mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|wren') && variable(0))), ((mbpm('E', 'vga80x40_Altera:vga80x40_Altera_1|wren') && variable(1))), ((mbpm('E', 'vga80x40_Altera:vga80x40_Altera_1|wrencolor') && variable(1))), (alt_reduction(alt_false, {(mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[0]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[10]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[11]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[12]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[13]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[14]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[15]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[16]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[17]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[18]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[19]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[1]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[20]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[21]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[22]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[23]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[24]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[25]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[26]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[27]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[28]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[29]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[2]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[30]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[31]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[3]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[4]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[5]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[6]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[7]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[8]') && variable(0)), (mbpm('X', 'AddressDecoder_Verilog:b2v_inst20|Address[9]') && variable(0))})), (alt_reduction(alt_false, {(mbpm('X', 'octl[0]') && variable(0)), (mbpm('X', 'octl[1]') && variable(0)), (mbpm('X', 'octl[2]') && variable(0)), (mbpm('X', 'octl[3]') && variable(0)), (mbpm('X', 'octl[4]') && variable(0)), (mbpm('X', 'octl[5]') && variable(0)), (mbpm('X', 'octl[6]') && variable(0)), (mbpm('X', 'octl[7]') && variable(0))})), (alt_reduction(alt_false, {(mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|intoit[0]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|intoit[1]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|intoit[2]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|intoit[3]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|intoit[4]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|intoit[5]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|intoit[6]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|intoit[7]') && variable(0))})), (alt_reduction(alt_false, {(mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[0]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[1]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[2]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[3]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[4]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[5]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[6]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[7]') && variable(0))})), (alt_reduction(alt_false, {(mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[0]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[1]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[2]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[3]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[4]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[5]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[6]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[7]') && variable(0))})), (alt_reduction(alt_false, {(mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[0]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[1]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[2]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[3]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[4]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[5]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[6]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[7]') && variable(0))})), (alt_reduction(alt_false, {(mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[0]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[1]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[2]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[3]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[4]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[5]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[6]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[7]') && variable(0))})), (alt_reduction(alt_false, {(mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcolor[0]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcolor[1]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcolor[2]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcolor[3]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcolor[4]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcolor[5]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcolor[6]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcolor[7]') && variable(0))})), (alt_reduction(alt_false, {(mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcursor[0]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcursor[1]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcursor[2]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcursor[3]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcursor[4]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcursor[5]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcursor[6]') && variable(0)), (mbpm('X', 'vga80x40_Altera:vga80x40_Altera_1|wcursor[7]') && variable(0))}))})]]>
            </expression>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
            <pwr_up_transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="0"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="column width" size="23" value="34,34,176,74,68,78,95,96,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1920,991"/>
    <multi attribute="jtag widget size" size="2" value="403,146"/>
  </global_info>
</session>
