VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
control[3:0] input std_input
data_in1[31:0] input std_input
data_in2[31:0] input std_input
