0.7
2020.2
Oct 19 2021
02:56:52
/home/student/dmironiuk/Desktop/projekcik-Logika/fpga/rtl/top_vga_basys3.sv,1722249559,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/sim/common/tiff_writer.sv,,top_vga_basys3,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Figure/draw_figure.sv,1722257665,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Figure/figure_position.sv,,draw_figure,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Figure/figure_position.sv,1722257689,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Figure/figure_rom.sv,,figure_position,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Figure/figure_rom.sv,1722258535,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Game_Logic/chess_board.sv,,figure_rom,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Game_Logic/chess_board.sv,1722255669,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Game_Logic/figure_move_logic.sv,,chess_board,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Game_Logic/figure_move_logic.sv,1722258354,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Game_Logic/waiting_for_player.sv,,figure_move_logic,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Game_Logic/waiting_for_player.sv,1722257536,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Letters/bg_letters.sv,,MoveController,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Letters/bg_letters.sv,1722259518,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Letters/font_rom.sv,,bg_letters,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Letters/font_rom.sv,1722249559,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Mouse/draw_mouse.sv,,font_rom,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Mouse/MouseCtl.vhd,1722249559,vhdl,,,,mousectl,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Mouse/MouseDisplay.vhd,1722249559,vhdl,,,,mousedisplay,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Mouse/Ps2Interface.vhd,1722249559,vhdl,,,,ps2interface,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Mouse/draw_mouse.sv,1722249559,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/fpga/rtl/top_vga_basys3.sv,,draw_mouse,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Rect/draw_rect.sv,1722249559,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Rect/draw_rect_ctl.sv,,draw_rect,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Rect/draw_rect_ctl.sv,1722249559,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/top_vga.sv,,draw_rect_ctl,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/clk_wiz_0.v,1722249559,verilog,,,,clk_wiz_0,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/clk_wiz_0_clk_wiz.v,1722249559,verilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/delay.sv,1722249559,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Figure/draw_figure.sv,,delay,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/draw_bg.sv,1722249559,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Rect/draw_rect.sv,,draw_bg,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/top_vga.sv,1722258813,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/delay.sv,,top_vga,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/vga_if.sv,1722249559,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/draw_bg.sv,,vga_if,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/vga_pkg.sv,1722249559,systemVerilog,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Figure/draw_figure.sv;/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Figure/figure_position.sv;/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Letters/bg_letters.sv;/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Mouse/draw_mouse.sv;/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Rect/draw_rect.sv;/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/Rect/draw_rect_ctl.sv;/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/draw_bg.sv;/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/vga_timing.sv,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/vga_timing.sv,,vga_pkg,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/vga_timing.sv,1722249559,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/vga_if.sv,,vga_timing,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/sim/common/glbl.v,1722249559,verilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/rtl/clk_wiz_0_clk_wiz.v,,glbl,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/sim/common/tiff_writer.sv,1722249559,systemVerilog,,/home/student/dmironiuk/Desktop/projekcik-Logika/sim/top_vga/top_vga_tb.sv,,tiff_writer,,unisims_ver,,,,,,
/home/student/dmironiuk/Desktop/projekcik-Logika/sim/top_vga/top_vga_tb.sv,1722258847,systemVerilog,,,,top_vga_tb,,unisims_ver,,,,,,
