

================================================================
== Vivado HLS Report for 'obj_detector_softmax'
================================================================
* Date:           Thu Dec  1 08:40:52 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        proj1_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     16.62|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  122|  122|  122|  122|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- softmax_label9   |    8|    8|         4|          -|          -|     2|    no    |
        |- softmax_label10  |   20|   20|        10|          -|          -|     2|    no    |
        |- softmax_label11  |   32|   32|        16|          -|          -|     2|    no    |
        |- softmax_label12  |   58|   58|        29|          -|          -|     2|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 60
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	6  / (exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
	7  / (!exitcond2)
	16  / (exitcond2)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	6  / true
16 --> 
	17  / (!exitcond1)
	32  / (exitcond1)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	16  / true
32 --> 
	33  / (!exitcond)
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	32  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_61 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface([2 x float]* %out_r, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: inp_1_read_1 [1/1] 0.00ns
:1  %inp_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %inp_1_read)

ST_1: inp_0_read_1 [1/1] 0.00ns
:2  %inp_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %inp_0_read)

ST_1: stg_64 [1/1] 1.57ns
:3  br label %1


 <State 2>: 11.90ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i2 [ 0, %0 ], [ %i_5, %2 ]

ST_2: sum [1/1] 0.00ns
:1  %sum = phi float [ 0.000000e+00, %0 ], [ %sum_2, %2 ]

ST_2: exitcond3 [1/1] 1.36ns
:2  %exitcond3 = icmp eq i2 %i, -2

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_2: i_5 [1/1] 0.80ns
:4  %i_5 = add i2 %i, 1

ST_2: stg_70 [1/1] 1.57ns
:5  br i1 %exitcond3, label %.preheader5, label %2

ST_2: tmp [1/1] 0.00ns
:1  %tmp = trunc i2 %i to i1

ST_2: inp_1_read_assign [1/1] 1.37ns
:2  %inp_1_read_assign = select i1 %tmp, float %inp_1_read_1, float %inp_0_read_1

ST_2: sum_2 [4/4] 10.53ns
:3  %sum_2 = fadd float %sum, %inp_1_read_assign


 <State 3>: 10.53ns
ST_3: sum_2 [3/4] 10.53ns
:3  %sum_2 = fadd float %sum, %inp_1_read_assign


 <State 4>: 10.53ns
ST_4: sum_2 [2/4] 10.53ns
:3  %sum_2 = fadd float %sum, %inp_1_read_assign


 <State 5>: 10.53ns
ST_5: stg_76 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str15) nounwind

ST_5: sum_2 [1/4] 10.53ns
:3  %sum_2 = fadd float %sum, %inp_1_read_assign

ST_5: stg_78 [1/1] 0.00ns
:4  br label %1


 <State 6>: 2.93ns
ST_6: temp_1_s [1/1] 0.00ns
.preheader5:0  %temp_1_s = phi float [ %temp_1_1, %3 ], [ undef, %1 ]

ST_6: temp_0_s [1/1] 0.00ns
.preheader5:1  %temp_0_s = phi float [ %temp_1_2, %3 ], [ undef, %1 ]

ST_6: i1 [1/1] 0.00ns
.preheader5:2  %i1 = phi i2 [ %i_6, %3 ], [ 0, %1 ]

ST_6: exitcond2 [1/1] 1.36ns
.preheader5:3  %exitcond2 = icmp eq i2 %i1, -2

ST_6: empty_8 [1/1] 0.00ns
.preheader5:4  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_6: i_6 [1/1] 0.80ns
.preheader5:5  %i_6 = add i2 %i1, 1

ST_6: stg_85 [1/1] 1.57ns
.preheader5:6  br i1 %exitcond2, label %.preheader4, label %3

ST_6: tmp_10 [1/1] 0.00ns
:1  %tmp_10 = trunc i2 %i1 to i1

ST_6: inp_1_read_assign_1 [1/1] 1.37ns
:2  %inp_1_read_assign_1 = select i1 %tmp_10, float %inp_1_read_1, float %inp_0_read_1


 <State 7>: 16.62ns
ST_7: temp_0 [8/8] 16.62ns
:3  %temp_0 = fdiv float %inp_1_read_assign_1, %sum


 <State 8>: 16.62ns
ST_8: temp_0 [7/8] 16.62ns
:3  %temp_0 = fdiv float %inp_1_read_assign_1, %sum


 <State 9>: 16.62ns
ST_9: temp_0 [6/8] 16.62ns
:3  %temp_0 = fdiv float %inp_1_read_assign_1, %sum


 <State 10>: 16.62ns
ST_10: temp_0 [5/8] 16.62ns
:3  %temp_0 = fdiv float %inp_1_read_assign_1, %sum


 <State 11>: 16.62ns
ST_11: temp_0 [4/8] 16.62ns
:3  %temp_0 = fdiv float %inp_1_read_assign_1, %sum


 <State 12>: 16.62ns
ST_12: temp_0 [3/8] 16.62ns
:3  %temp_0 = fdiv float %inp_1_read_assign_1, %sum


 <State 13>: 16.62ns
ST_13: temp_0 [2/8] 16.62ns
:3  %temp_0 = fdiv float %inp_1_read_assign_1, %sum


 <State 14>: 16.62ns
ST_14: temp_0 [1/8] 16.62ns
:3  %temp_0 = fdiv float %inp_1_read_assign_1, %sum


 <State 15>: 1.37ns
ST_15: stg_96 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str16) nounwind

ST_15: temp_1_1 [1/1] 1.37ns
:4  %temp_1_1 = select i1 %tmp_10, float %temp_0, float %temp_1_s

ST_15: temp_1_2 [1/1] 1.37ns
:5  %temp_1_2 = select i1 %tmp_10, float %temp_0_s, float %temp_0

ST_15: stg_99 [1/1] 0.00ns
:6  br label %.preheader5


 <State 16>: 6.92ns
ST_16: sum_1 [1/1] 0.00ns
.preheader4:0  %sum_1 = phi float [ %sum_3, %4 ], [ 0.000000e+00, %.preheader5 ]

ST_16: i2 [1/1] 0.00ns
.preheader4:1  %i2 = phi i2 [ %i_7, %4 ], [ 0, %.preheader5 ]

ST_16: exitcond1 [1/1] 1.36ns
.preheader4:2  %exitcond1 = icmp eq i2 %i2, -2

ST_16: empty_9 [1/1] 0.00ns
.preheader4:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_16: i_7 [1/1] 0.80ns
.preheader4:4  %i_7 = add i2 %i2, 1

ST_16: stg_105 [1/1] 0.00ns
.preheader4:5  br i1 %exitcond1, label %.preheader.preheader, label %4

ST_16: tmp_11 [1/1] 0.00ns
:1  %tmp_11 = trunc i2 %i2 to i1

ST_16: temp_load_phi [1/1] 1.37ns
:2  %temp_load_phi = select i1 %tmp_11, float %temp_1_s, float %temp_0_s

ST_16: tmp_5 [1/1] 5.55ns
:3  %tmp_5 = fpext float %temp_load_phi to double

ST_16: tmp_s [1/1] 5.55ns
.preheader.preheader:0  %tmp_s = fpext float %sum_1 to double

ST_16: stg_110 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader


 <State 17>: 14.25ns
ST_17: tmp_6 [10/10] 14.25ns
:4  %tmp_6 = call double @llvm.exp.f64(double %tmp_5)


 <State 18>: 14.25ns
ST_18: tmp_6 [9/10] 14.25ns
:4  %tmp_6 = call double @llvm.exp.f64(double %tmp_5)


 <State 19>: 14.25ns
ST_19: tmp_6 [8/10] 14.25ns
:4  %tmp_6 = call double @llvm.exp.f64(double %tmp_5)


 <State 20>: 14.25ns
ST_20: tmp_6 [7/10] 14.25ns
:4  %tmp_6 = call double @llvm.exp.f64(double %tmp_5)


 <State 21>: 14.25ns
ST_21: tmp_6 [6/10] 14.25ns
:4  %tmp_6 = call double @llvm.exp.f64(double %tmp_5)


 <State 22>: 14.25ns
ST_22: tmp_6 [5/10] 14.25ns
:4  %tmp_6 = call double @llvm.exp.f64(double %tmp_5)


 <State 23>: 14.25ns
ST_23: tmp_6 [4/10] 14.25ns
:4  %tmp_6 = call double @llvm.exp.f64(double %tmp_5)


 <State 24>: 14.25ns
ST_24: tmp_6 [3/10] 14.25ns
:4  %tmp_6 = call double @llvm.exp.f64(double %tmp_5)


 <State 25>: 14.25ns
ST_25: tmp_6 [2/10] 14.25ns
:4  %tmp_6 = call double @llvm.exp.f64(double %tmp_5)


 <State 26>: 14.25ns
ST_26: tmp_6 [1/10] 14.25ns
:4  %tmp_6 = call double @llvm.exp.f64(double %tmp_5)

ST_26: tmp_7 [1/1] 5.55ns
:5  %tmp_7 = fpext float %sum_1 to double


 <State 27>: 14.77ns
ST_27: tmp_8 [4/4] 14.77ns
:6  %tmp_8 = fadd double %tmp_7, %tmp_6


 <State 28>: 14.77ns
ST_28: tmp_8 [3/4] 14.77ns
:6  %tmp_8 = fadd double %tmp_7, %tmp_6


 <State 29>: 14.77ns
ST_29: tmp_8 [2/4] 14.77ns
:6  %tmp_8 = fadd double %tmp_7, %tmp_6


 <State 30>: 14.77ns
ST_30: tmp_8 [1/4] 14.77ns
:6  %tmp_8 = fadd double %tmp_7, %tmp_6


 <State 31>: 6.50ns
ST_31: stg_126 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str17) nounwind

ST_31: sum_3 [1/1] 6.50ns
:7  %sum_3 = fptrunc double %tmp_8 to float

ST_31: stg_128 [1/1] 0.00ns
:8  br label %.preheader4


 <State 32>: 6.92ns
ST_32: i3 [1/1] 0.00ns
.preheader:0  %i3 = phi i2 [ %i_8, %5 ], [ 0, %.preheader.preheader ]

ST_32: exitcond [1/1] 1.36ns
.preheader:1  %exitcond = icmp eq i2 %i3, -2

ST_32: empty_10 [1/1] 0.00ns
.preheader:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_32: i_8 [1/1] 0.80ns
.preheader:3  %i_8 = add i2 %i3, 1

ST_32: stg_133 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %6, label %5

ST_32: tmp_12 [1/1] 0.00ns
:2  %tmp_12 = trunc i2 %i3 to i1

ST_32: temp_load_1_phi [1/1] 1.37ns
:3  %temp_load_1_phi = select i1 %tmp_12, float %temp_1_s, float %temp_0_s

ST_32: tmp_2 [1/1] 5.55ns
:4  %tmp_2 = fpext float %temp_load_1_phi to double

ST_32: stg_137 [1/1] 0.00ns
:0  ret void


 <State 33>: 14.25ns
ST_33: tmp_3 [10/10] 14.25ns
:5  %tmp_3 = call double @llvm.exp.f64(double %tmp_2)


 <State 34>: 14.25ns
ST_34: tmp_3 [9/10] 14.25ns
:5  %tmp_3 = call double @llvm.exp.f64(double %tmp_2)


 <State 35>: 14.25ns
ST_35: tmp_3 [8/10] 14.25ns
:5  %tmp_3 = call double @llvm.exp.f64(double %tmp_2)


 <State 36>: 14.25ns
ST_36: tmp_3 [7/10] 14.25ns
:5  %tmp_3 = call double @llvm.exp.f64(double %tmp_2)


 <State 37>: 14.25ns
ST_37: tmp_3 [6/10] 14.25ns
:5  %tmp_3 = call double @llvm.exp.f64(double %tmp_2)


 <State 38>: 14.25ns
ST_38: tmp_3 [5/10] 14.25ns
:5  %tmp_3 = call double @llvm.exp.f64(double %tmp_2)


 <State 39>: 14.25ns
ST_39: tmp_3 [4/10] 14.25ns
:5  %tmp_3 = call double @llvm.exp.f64(double %tmp_2)


 <State 40>: 14.25ns
ST_40: tmp_3 [3/10] 14.25ns
:5  %tmp_3 = call double @llvm.exp.f64(double %tmp_2)


 <State 41>: 14.25ns
ST_41: tmp_3 [2/10] 14.25ns
:5  %tmp_3 = call double @llvm.exp.f64(double %tmp_2)


 <State 42>: 14.25ns
ST_42: tmp_3 [1/10] 14.25ns
:5  %tmp_3 = call double @llvm.exp.f64(double %tmp_2)


 <State 43>: 15.64ns
ST_43: tmp_4 [17/17] 15.64ns
:6  %tmp_4 = fdiv double %tmp_3, %tmp_s


 <State 44>: 15.64ns
ST_44: tmp_4 [16/17] 15.64ns
:6  %tmp_4 = fdiv double %tmp_3, %tmp_s


 <State 45>: 15.64ns
ST_45: tmp_4 [15/17] 15.64ns
:6  %tmp_4 = fdiv double %tmp_3, %tmp_s


 <State 46>: 15.64ns
ST_46: tmp_4 [14/17] 15.64ns
:6  %tmp_4 = fdiv double %tmp_3, %tmp_s


 <State 47>: 15.64ns
ST_47: tmp_4 [13/17] 15.64ns
:6  %tmp_4 = fdiv double %tmp_3, %tmp_s


 <State 48>: 15.64ns
ST_48: tmp_4 [12/17] 15.64ns
:6  %tmp_4 = fdiv double %tmp_3, %tmp_s


 <State 49>: 15.64ns
ST_49: tmp_4 [11/17] 15.64ns
:6  %tmp_4 = fdiv double %tmp_3, %tmp_s


 <State 50>: 15.64ns
ST_50: tmp_4 [10/17] 15.64ns
:6  %tmp_4 = fdiv double %tmp_3, %tmp_s


 <State 51>: 15.64ns
ST_51: tmp_4 [9/17] 15.64ns
:6  %tmp_4 = fdiv double %tmp_3, %tmp_s


 <State 52>: 15.64ns
ST_52: tmp_4 [8/17] 15.64ns
:6  %tmp_4 = fdiv double %tmp_3, %tmp_s


 <State 53>: 15.64ns
ST_53: tmp_4 [7/17] 15.64ns
:6  %tmp_4 = fdiv double %tmp_3, %tmp_s


 <State 54>: 15.64ns
ST_54: tmp_4 [6/17] 15.64ns
:6  %tmp_4 = fdiv double %tmp_3, %tmp_s


 <State 55>: 15.64ns
ST_55: tmp_4 [5/17] 15.64ns
:6  %tmp_4 = fdiv double %tmp_3, %tmp_s


 <State 56>: 15.64ns
ST_56: tmp_4 [4/17] 15.64ns
:6  %tmp_4 = fdiv double %tmp_3, %tmp_s


 <State 57>: 15.64ns
ST_57: tmp_4 [3/17] 15.64ns
:6  %tmp_4 = fdiv double %tmp_3, %tmp_s


 <State 58>: 15.64ns
ST_58: tmp_4 [2/17] 15.64ns
:6  %tmp_4 = fdiv double %tmp_3, %tmp_s


 <State 59>: 15.64ns
ST_59: tmp_4 [1/17] 15.64ns
:6  %tmp_4 = fdiv double %tmp_3, %tmp_s


 <State 60>: 8.89ns
ST_60: stg_165 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str18) nounwind

ST_60: tmp_9 [1/1] 0.00ns
:1  %tmp_9 = zext i2 %i3 to i64

ST_60: tmp_1 [1/1] 6.50ns
:7  %tmp_1 = fptrunc double %tmp_4 to float

ST_60: out_addr [1/1] 0.00ns
:8  %out_addr = getelementptr [2 x float]* %out_r, i64 0, i64 %tmp_9

ST_60: stg_169 [1/1] 2.39ns
:9  store float %tmp_1, float* %out_addr, align 4

ST_60: stg_170 [1/1] 0.00ns
:10  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
