Cycle,Instr,Op,Fct3,Rd,Rs1,Rs2,RegWrite,ALUSrc,FwdA,FwdB,MemRd,MemWr,WBSel,bne
0,"sub x2, x1, x3",sub,000,x2,x1,x3,1,0,*,*,0,0,0,
1,"and x12, x2, x5",and,111,x12,x2,x5,1,0,10,*,0,0,0,
2,"or x13, x6, x2",or,110,x13,x6,x2,1,0,*,01,0,0,0,
3,"and x2, x12, x13",and,111,x2,x12,x13,1,0,01,10,0,0,0,
4,"add x14, x2, x2",add,000,x14,x2,x2,1,0,10,10,0,0,0,
