{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698640070677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698640070677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 23:27:50 2023 " "Processing started: Sun Oct 29 23:27:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698640070677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698640070677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ave8_E -c ave8_E " "Command: quartus_map --read_settings_files=on --write_settings_files=off ave8_E -c ave8_E" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698640070678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698640071102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698640071102 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ave8_E.v(50) " "Verilog HDL information at ave8_E.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698640078947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ave8_e.v 2 2 " "Found 2 design units, including 2 entities, in source file ave8_e.v" { { "Info" "ISGN_ENTITY_NAME" "1 ave8 " "Found entity 1: ave8" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698640078949 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_display_decoder " "Found entity 2: seven_display_decoder" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698640078949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698640078949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ave8 " "Elaborating entity \"ave8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698640078984 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory2 ave8_E.v(26) " "Verilog HDL warning at ave8_E.v(26): object memory2 used but never assigned" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 26 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1698640078987 "|ave8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ave8_E.v(32) " "Verilog HDL assignment warning at ave8_E.v(32): truncated value with size 32 to match size of target (4)" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698640078987 "|ave8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ave8_E.v(39) " "Verilog HDL assignment warning at ave8_E.v(39): truncated value with size 32 to match size of target (4)" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698640078988 "|ave8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ave8_E.v(46) " "Verilog HDL assignment warning at ave8_E.v(46): truncated value with size 32 to match size of target (4)" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698640078991 "|ave8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 ave8_E.v(24) " "Net \"memory.data_a\" at ave8_E.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698640078994 "|ave8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 ave8_E.v(24) " "Net \"memory.waddr_a\" at ave8_E.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698640078994 "|ave8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1.data_a 0 ave8_E.v(25) " "Net \"memory1.data_a\" at ave8_E.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698640078994 "|ave8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1.waddr_a 0 ave8_E.v(25) " "Net \"memory1.waddr_a\" at ave8_E.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698640078995 "|ave8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 ave8_E.v(24) " "Net \"memory.we_a\" at ave8_E.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698640078995 "|ave8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory1.we_a 0 ave8_E.v(25) " "Net \"memory1.we_a\" at ave8_E.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698640078995 "|ave8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_display_decoder seven_display_decoder:u1 " "Elaborating entity \"seven_display_decoder\" for hierarchy \"seven_display_decoder:u1\"" {  } { { "ave8_E.v" "u1" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698640079010 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ave8_E.v(74) " "Verilog HDL Case Statement warning at ave8_E.v(74): case item expression covers a value already covered by a previous case item" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 74 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1698640079010 "|ave8|seven_display_decoder:u1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory " "RAM logic \"memory\" is uninferred due to inappropriate RAM size" {  } { { "ave8_E.v" "memory" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1698640079293 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory1 " "RAM logic \"memory1\" is uninferred due to inappropriate RAM size" {  } { { "ave8_E.v" "memory1" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1698640079293 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1698640079293 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/db/ave8_E.ram0_ave8_330a32.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/db/ave8_E.ram0_ave8_330a32.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1698640079296 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/db/ave8_E.ram0_ave8_330a32.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/db/ave8_E.ram0_ave8_330a32.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1698640079297 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/db/ave8_E.ram2_ave8_330a32.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/db/ave8_E.ram2_ave8_330a32.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1698640079297 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/db/ave8_E.ram2_ave8_330a32.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/db/ave8_E.ram2_ave8_330a32.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1698640079297 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_units\[6\] GND " "Pin \"seven_display_units\[6\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_units[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_units\[5\] GND " "Pin \"seven_display_units\[5\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_units[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_units\[4\] GND " "Pin \"seven_display_units\[4\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_units[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_units\[3\] GND " "Pin \"seven_display_units\[3\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_units[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_units\[2\] GND " "Pin \"seven_display_units\[2\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_units[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_units\[1\] GND " "Pin \"seven_display_units\[1\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_units[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_units\[0\] VCC " "Pin \"seven_display_units\[0\]\" is stuck at VCC" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_units[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_tens\[6\] GND " "Pin \"seven_display_tens\[6\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_tens[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_tens\[5\] GND " "Pin \"seven_display_tens\[5\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_tens[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_tens\[4\] GND " "Pin \"seven_display_tens\[4\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_tens[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_tens\[3\] GND " "Pin \"seven_display_tens\[3\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_tens[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_tens\[2\] GND " "Pin \"seven_display_tens\[2\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_tens[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_tens\[1\] GND " "Pin \"seven_display_tens\[1\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_tens[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_tens\[0\] VCC " "Pin \"seven_display_tens\[0\]\" is stuck at VCC" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_tens[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_hun\[6\] GND " "Pin \"seven_display_hun\[6\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_hun[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_hun\[5\] GND " "Pin \"seven_display_hun\[5\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_hun[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_hun\[4\] GND " "Pin \"seven_display_hun\[4\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_hun[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_hun\[3\] GND " "Pin \"seven_display_hun\[3\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_hun[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_hun\[2\] GND " "Pin \"seven_display_hun\[2\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_hun[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_hun\[1\] GND " "Pin \"seven_display_hun\[1\]\" is stuck at GND" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_hun[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_display_hun\[0\] VCC " "Pin \"seven_display_hun\[0\]\" is stuck at VCC" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698640079409 "|ave8|seven_display_hun[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698640079409 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698640079418 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.map.smsg " "Generated suppressed messages file C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698640079445 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698640079600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698640079600 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[7\] " "No output dependent on input pin \"in0\[7\]\"" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698640079649 "|ave8|in0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[6\] " "No output dependent on input pin \"in0\[6\]\"" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698640079649 "|ave8|in0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[5\] " "No output dependent on input pin \"in0\[5\]\"" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698640079649 "|ave8|in0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[4\] " "No output dependent on input pin \"in0\[4\]\"" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698640079649 "|ave8|in0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[3\] " "No output dependent on input pin \"in0\[3\]\"" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698640079649 "|ave8|in0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[2\] " "No output dependent on input pin \"in0\[2\]\"" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698640079649 "|ave8|in0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[1\] " "No output dependent on input pin \"in0\[1\]\"" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698640079649 "|ave8|in0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[0\] " "No output dependent on input pin \"in0\[0\]\"" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698640079649 "|ave8|in0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698640079649 "|ave8|enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK " "No output dependent on input pin \"CLOCK\"" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698640079649 "|ave8|CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "ave8_E.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.1/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698640079649 "|ave8|RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698640079649 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698640079649 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698640079649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698640079649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698640079675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 23:27:59 2023 " "Processing ended: Sun Oct 29 23:27:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698640079675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698640079675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698640079675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698640079675 ""}
