{"Source Block": ["hdl/library/axi_ad7616/axi_ad7616_control.v@121:131@HdlIdDef", "  reg             cnvst_buf = 1'b0;\n  reg             cnvst_pulse = 1'b0;\n  reg     [ 2:0]  chsel_ff = 3'b0;\n\n  wire            up_rst;\n  wire            up_rreq_s;\n  wire            up_wreq_s;\n  wire            end_of_conv_s;\n\n  wire    [31:0]  up_read_data_s;\n  wire            up_read_valid_s;\n"], "Clone Blocks": [["hdl/library/axi_ad7616/axi_ad7616_control.v@120:130", "  reg     [ 3:0]  pulse_counter = 8'b0;\n  reg             cnvst_buf = 1'b0;\n  reg             cnvst_pulse = 1'b0;\n  reg     [ 2:0]  chsel_ff = 3'b0;\n\n  wire            up_rst;\n  wire            up_rreq_s;\n  wire            up_wreq_s;\n  wire            end_of_conv_s;\n\n  wire    [31:0]  up_read_data_s;\n"], ["hdl/library/axi_ad7616/axi_ad7616_control.v@122:132", "  reg             cnvst_pulse = 1'b0;\n  reg     [ 2:0]  chsel_ff = 3'b0;\n\n  wire            up_rst;\n  wire            up_rreq_s;\n  wire            up_wreq_s;\n  wire            end_of_conv_s;\n\n  wire    [31:0]  up_read_data_s;\n  wire            up_read_valid_s;\n\n"], ["hdl/library/axi_ad7616/axi_ad7616_control.v@118:128", "\n  reg     [31:0]  cnvst_counter = 32'b0;\n  reg     [ 3:0]  pulse_counter = 8'b0;\n  reg             cnvst_buf = 1'b0;\n  reg             cnvst_pulse = 1'b0;\n  reg     [ 2:0]  chsel_ff = 3'b0;\n\n  wire            up_rst;\n  wire            up_rreq_s;\n  wire            up_wreq_s;\n  wire            end_of_conv_s;\n"], ["hdl/library/axi_ad7616/axi_ad7616_control.v@123:133", "  reg     [ 2:0]  chsel_ff = 3'b0;\n\n  wire            up_rst;\n  wire            up_rreq_s;\n  wire            up_wreq_s;\n  wire            end_of_conv_s;\n\n  wire    [31:0]  up_read_data_s;\n  wire            up_read_valid_s;\n\n  // decode block select\n"]], "Diff Content": {"Delete": [], "Add": [[126, "  wire            up_rack_s;\n"]]}}