
ubuntu-preinstalled/setkeycodes:     file format elf32-littlearm


Disassembly of section .init:

00000728 <.init>:
 728:	push	{r3, lr}
 72c:	bl	a44 <__snprintf_chk@plt+0x1f4>
 730:	pop	{r3, pc}

Disassembly of section .plt:

00000734 <strcmp@plt-0x14>:
 734:	push	{lr}		; (str lr, [sp, #-4]!)
 738:	ldr	lr, [pc, #4]	; 744 <strcmp@plt-0x4>
 73c:	add	lr, pc, lr
 740:	ldr	pc, [lr, #8]!
 744:	andeq	r1, r1, ip, lsr #16

00000748 <strcmp@plt>:
 748:	add	ip, pc, #0, 12
 74c:	add	ip, ip, #69632	; 0x11000
 750:	ldr	pc, [ip, #2092]!	; 0x82c

00000754 <__cxa_finalize@plt>:
 754:	add	ip, pc, #0, 12
 758:	add	ip, ip, #69632	; 0x11000
 75c:	ldr	pc, [ip, #2084]!	; 0x824

00000760 <strtol@plt>:
 760:	add	ip, pc, #0, 12
 764:	add	ip, ip, #69632	; 0x11000
 768:	ldr	pc, [ip, #2076]!	; 0x81c

0000076c <dcgettext@plt>:
 76c:	add	ip, pc, #0, 12
 770:	add	ip, ip, #69632	; 0x11000
 774:	ldr	pc, [ip, #2068]!	; 0x814

00000778 <__stack_chk_fail@plt>:
 778:	add	ip, pc, #0, 12
 77c:	add	ip, ip, #69632	; 0x11000
 780:	ldr	pc, [ip, #2060]!	; 0x80c

00000784 <textdomain@plt>:
 784:	add	ip, pc, #0, 12
 788:	add	ip, ip, #69632	; 0x11000
 78c:	ldr	pc, [ip, #2052]!	; 0x804

00000790 <ioctl@plt>:
 790:	add	ip, pc, #0, 12
 794:	add	ip, ip, #69632	; 0x11000
 798:	ldr	pc, [ip, #2044]!	; 0x7fc

0000079c <__libc_start_main@plt>:
 79c:	add	ip, pc, #0, 12
 7a0:	add	ip, ip, #69632	; 0x11000
 7a4:	ldr	pc, [ip, #2036]!	; 0x7f4

000007a8 <strerror@plt>:
 7a8:	add	ip, pc, #0, 12
 7ac:	add	ip, ip, #69632	; 0x11000
 7b0:	ldr	pc, [ip, #2028]!	; 0x7ec

000007b4 <__vfprintf_chk@plt>:
 7b4:	add	ip, pc, #0, 12
 7b8:	add	ip, ip, #69632	; 0x11000
 7bc:	ldr	pc, [ip, #2020]!	; 0x7e4

000007c0 <__gmon_start__@plt>:
 7c0:	add	ip, pc, #0, 12
 7c4:	add	ip, ip, #69632	; 0x11000
 7c8:	ldr	pc, [ip, #2012]!	; 0x7dc

000007cc <open@plt>:
 7cc:	add	ip, pc, #0, 12
 7d0:	add	ip, ip, #69632	; 0x11000
 7d4:	ldr	pc, [ip, #2004]!	; 0x7d4

000007d8 <exit@plt>:
 7d8:	add	ip, pc, #0, 12
 7dc:	add	ip, ip, #69632	; 0x11000
 7e0:	ldr	pc, [ip, #1996]!	; 0x7cc

000007e4 <__errno_location@plt>:
 7e4:	add	ip, pc, #0, 12
 7e8:	add	ip, ip, #69632	; 0x11000
 7ec:	ldr	pc, [ip, #1988]!	; 0x7c4

000007f0 <__printf_chk@plt>:
 7f0:	add	ip, pc, #0, 12
 7f4:	add	ip, ip, #69632	; 0x11000
 7f8:	ldr	pc, [ip, #1980]!	; 0x7bc

000007fc <__fprintf_chk@plt>:
 7fc:	add	ip, pc, #0, 12
 800:	add	ip, ip, #69632	; 0x11000
 804:	ldr	pc, [ip, #1972]!	; 0x7b4

00000808 <setlocale@plt>:
 808:	add	ip, pc, #0, 12
 80c:	add	ip, ip, #69632	; 0x11000
 810:	ldr	pc, [ip, #1964]!	; 0x7ac

00000814 <strrchr@plt>:
 814:	add	ip, pc, #0, 12
 818:	add	ip, ip, #69632	; 0x11000
 81c:	ldr	pc, [ip, #1956]!	; 0x7a4

00000820 <bindtextdomain@plt>:
 820:	add	ip, pc, #0, 12
 824:	add	ip, ip, #69632	; 0x11000
 828:	ldr	pc, [ip, #1948]!	; 0x79c

0000082c <isatty@plt>:
 82c:	add	ip, pc, #0, 12
 830:	add	ip, ip, #69632	; 0x11000
 834:	ldr	pc, [ip, #1940]!	; 0x794

00000838 <abort@plt>:
 838:	add	ip, pc, #0, 12
 83c:	add	ip, ip, #69632	; 0x11000
 840:	ldr	pc, [ip, #1932]!	; 0x78c

00000844 <close@plt>:
 844:	add	ip, pc, #0, 12
 848:	add	ip, ip, #69632	; 0x11000
 84c:	ldr	pc, [ip, #1924]!	; 0x784

00000850 <__snprintf_chk@plt>:
 850:	add	ip, pc, #0, 12
 854:	add	ip, ip, #69632	; 0x11000
 858:	ldr	pc, [ip, #1916]!	; 0x77c

Disassembly of section .text:

0000085c <.text>:
 85c:	ldrbmi	lr, [r0, sp, lsr #18]!
 860:	cdpmi	0, 5, cr11, cr9, cr6, {4}
 864:	blmi	165209c <progname@@Base+0x1640090>
 868:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
 86c:	ldrdhi	pc, [r0], -r1
 870:			; <UNDEFINED> instruction: 0xf856212f
 874:	strbmi	r9, [r0], -r3
 878:	ldrdcc	pc, [r0], -r9
 87c:			; <UNDEFINED> instruction: 0xf7ff9305
 880:	smlabtlt	r8, sl, pc, lr	; <UNPREDICTABLE>
 884:	stmdaeq	r1, {r8, ip, sp, lr, pc}
 888:	andcs	r4, r6, r1, asr fp
 88c:	svcmi	0x00524951
 890:	ldrbtmi	r5, [r9], #-2294	; 0xfffff70a
 894:			; <UNDEFINED> instruction: 0xf8c6447f
 898:			; <UNDEFINED> instruction: 0xf7ff8000
 89c:	stmdbmi	pc, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
 8a0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
 8a4:	svc	0x00bcf7ff
 8a8:			; <UNDEFINED> instruction: 0xf7ff4638
 8ac:	stccs	15, cr14, [r2, #-432]	; 0xfffffe50
 8b0:			; <UNDEFINED> instruction: 0xf005d055
 8b4:	stccs	0, cr0, [r0, #-4]
 8b8:	submi	fp, r0, #184, 30	; 0x2e0
 8bc:	strmi	r2, [r7], -r1, lsl #16
 8c0:	andcs	sp, r0, r4, asr r1
 8c4:			; <UNDEFINED> instruction: 0xf98af000
 8c8:	blle	15c80e8 <progname@@Base+0x15b60dc>
 8cc:	ldcle	13, cr2, [sp, #-8]!
 8d0:	ldrdhi	pc, [ip, -pc]
 8d4:	ldrbtmi	sl, [r8], #3842	; 0xf02
 8d8:	stccc	0, cr14, [r2, #-12]
 8dc:	cfstrscs	mvf3, [r2, #-32]	; 0xffffffe0
 8e0:	andcs	sp, sl, #52, 26	; 0xd00
 8e4:	stmiavs	r0!, {r8, sp}
 8e8:	svc	0x003af7ff
 8ec:			; <UNDEFINED> instruction: 0x46392210
 8f0:	stmdavs	r0!, {r2, ip, pc}^
 8f4:	svc	0x0034f7ff
 8f8:	andls	r9, r3, r2, lsl #22
 8fc:	blcs	1e970 <progname@@Base+0xc964>
 900:			; <UNDEFINED> instruction: 0xf5b0d148
 904:	bge	d468c <progname@@Base+0xc2680>
 908:			; <UNDEFINED> instruction: 0xf5a0bf28
 90c:			; <UNDEFINED> instruction: 0xf644405f
 910:	svclt	0x0024314d
 914:	andls	r3, r3, r0, lsl #17
 918:			; <UNDEFINED> instruction: 0xf7ff4630
 91c:	stmdacs	r0, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
 920:			; <UNDEFINED> instruction: 0xf7ffd0db
 924:	andcs	lr, r5, #96, 30	; 0x180
 928:	stccc	6, cr4, [r2, #-260]	; 0xfffffefc
 92c:			; <UNDEFINED> instruction: 0xf8d03408
 930:	andcs	sl, r0, r0
 934:	svc	0x001af7ff
 938:	andcc	lr, r3, #3620864	; 0x374000
 93c:	andls	r4, r0, #84934656	; 0x5100000
 940:	andcs	r4, r1, r2, lsl #12
 944:	blx	fe6bc94c <progname@@Base+0xfe6aa940>
 948:	stclle	13, cr2, [sl], {2}
 94c:	andcs	r9, r0, r5, lsl #20
 950:	ldrdcc	pc, [r0], -r9
 954:			; <UNDEFINED> instruction: 0xd125429a
 958:	pop	{r1, r2, ip, sp, pc}
 95c:	stmdbmi	r1!, {r4, r5, r6, r7, r8, r9, sl, pc}
 960:	ldrbtmi	r6, [r9], #-2144	; 0xfffff7a0
 964:	mrc	7, 7, APSR_nzcv, cr0, cr15, {7}
 968:	mvnlt	r4, r4, lsl #12
 96c:	andcs	r4, r5, #491520	; 0x78000
 970:	ldrbtmi	r2, [r9], #-0
 974:	mrc	7, 7, APSR_nzcv, cr10, cr15, {7}
 978:			; <UNDEFINED> instruction: 0xf8c8f000
 97c:	andcs	r4, r5, #442368	; 0x6c000
 980:	ldrbtmi	r2, [r9], #-0
 984:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
 988:	strmi	r2, [r2], -r0, lsl #2
 98c:			; <UNDEFINED> instruction: 0xf0004638
 990:			; <UNDEFINED> instruction: 0xe79bfa75
 994:	andcs	r4, r5, #360448	; 0x58000
 998:	ldrbtmi	r2, [r9], #-0
 99c:	mcr	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
 9a0:			; <UNDEFINED> instruction: 0xf8b4f000
 9a4:	mcr	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 9a8:	andcs	r4, r5, #294912	; 0x48000
 9ac:			; <UNDEFINED> instruction: 0xf7ff4479
 9b0:	blmi	47c530 <progname@@Base+0x46a524>
 9b4:	ldrbtmi	r6, [fp], #-2098	; 0xfffff7ce
 9b8:	andcs	r4, r1, r1, lsl #12
 9bc:	svc	0x0018f7ff
 9c0:			; <UNDEFINED> instruction: 0xf7ff4620
 9c4:	svclt	0x0000ef0a
 9c8:	andeq	r1, r1, r2, lsl #14
 9cc:	andeq	r0, r0, r8, ror r0
 9d0:	andeq	r0, r0, r4, ror r0
 9d4:	muleq	r0, lr, r8
 9d8:	andeq	r0, r0, r4, ror #14
 9dc:	andeq	r0, r0, r2, asr #14
 9e0:			; <UNDEFINED> instruction: 0x000007b6
 9e4:	muleq	r0, sl, r6
 9e8:	andeq	r0, r0, r6, lsr #13
 9ec:			; <UNDEFINED> instruction: 0x000006ba
 9f0:	ldrdeq	r0, [r0], -sl
 9f4:	andeq	r0, r0, r4, asr r6
 9f8:	andeq	r0, r0, r6, asr r6
 9fc:	bleq	3cb40 <progname@@Base+0x2ab34>
 a00:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 a04:	strbtmi	fp, [sl], -r2, lsl #24
 a08:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 a0c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 a10:	ldrmi	sl, [sl], #776	; 0x308
 a14:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 a18:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 a1c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 a20:			; <UNDEFINED> instruction: 0xf85a4b06
 a24:	stmdami	r6, {r0, r1, ip, sp}
 a28:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 a2c:	mrc	7, 5, APSR_nzcv, cr6, cr15, {7}
 a30:	svc	0x0002f7ff
 a34:	andeq	r1, r1, ip, lsr r5
 a38:	andeq	r0, r0, r8, rrx
 a3c:	andeq	r0, r0, r4, lsl #1
 a40:	andeq	r0, r0, r8, lsl #1
 a44:	ldr	r3, [pc, #20]	; a60 <__snprintf_chk@plt+0x210>
 a48:	ldr	r2, [pc, #20]	; a64 <__snprintf_chk@plt+0x214>
 a4c:	add	r3, pc, r3
 a50:	ldr	r2, [r3, r2]
 a54:	cmp	r2, #0
 a58:	bxeq	lr
 a5c:	b	7c0 <__gmon_start__@plt>
 a60:	andeq	r1, r1, ip, lsl r5
 a64:	andeq	r0, r0, r0, lsl #1
 a68:	blmi	1d2a88 <progname@@Base+0x1c0a7c>
 a6c:	bmi	1d1c54 <progname@@Base+0x1bfc48>
 a70:	addmi	r4, r3, #2063597568	; 0x7b000000
 a74:	andle	r4, r3, sl, ror r4
 a78:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 a7c:	ldrmi	fp, [r8, -r3, lsl #2]
 a80:	svclt	0x00004770
 a84:	muleq	r1, r8, r5
 a88:	muleq	r1, r4, r5
 a8c:	strdeq	r1, [r1], -r8
 a90:	andeq	r0, r0, r0, ror r0
 a94:	blmi	252abc <progname@@Base+0x240ab0>
 a98:	bmi	251c80 <progname@@Base+0x23fc74>
 a9c:	bne	651c90 <progname@@Base+0x63fc84>
 aa0:	addne	r4, r9, sl, ror r4
 aa4:	bicsvc	lr, r1, r1, lsl #22
 aa8:	andle	r1, r3, r9, asr #32
 aac:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 ab0:	ldrmi	fp, [r8, -r3, lsl #2]
 ab4:	svclt	0x00004770
 ab8:	andeq	r1, r1, ip, ror #10
 abc:	andeq	r1, r1, r8, ror #10
 ac0:	andeq	r1, r1, ip, asr #9
 ac4:	andeq	r0, r0, ip, lsl #1
 ac8:	blmi	2adef0 <progname@@Base+0x29bee4>
 acc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 ad0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 ad4:	blmi	26f088 <progname@@Base+0x25d07c>
 ad8:	ldrdlt	r5, [r3, -r3]!
 adc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 ae0:			; <UNDEFINED> instruction: 0xf7ff6818
 ae4:			; <UNDEFINED> instruction: 0xf7ffee38
 ae8:	blmi	1c09ec <progname@@Base+0x1ae9e0>
 aec:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 af0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 af4:	andeq	r1, r1, r6, lsr r5
 af8:	muleq	r1, ip, r4
 afc:	andeq	r0, r0, ip, rrx
 b00:	andeq	r1, r1, r2, lsr #10
 b04:	andeq	r1, r1, r6, lsl r5
 b08:	svclt	0x0000e7c4
 b0c:	tstcs	r1, sp, lsl #24
 b10:	ldrbtmi	r4, [ip], #-3341	; 0xfffff2f3
 b14:	strlt	r4, [r8, #-2573]	; 0xfffff5f3
 b18:	strtmi	r4, [r0], -r3, lsl #12
 b1c:	stmdbpl	r4, {r1, r3, r4, r5, r6, sl, lr}^
 b20:			; <UNDEFINED> instruction: 0xf7ff6820
 b24:	stmdbmi	sl, {r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
 b28:	andcs	r2, r0, r5, lsl #4
 b2c:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}
 b30:	mrc	7, 0, APSR_nzcv, cr12, cr15, {7}
 b34:	strmi	r2, [r2], -r1, lsl #2
 b38:			; <UNDEFINED> instruction: 0xf7ff4620
 b3c:	andcs	lr, r1, r0, ror #28
 b40:	mcr	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
 b44:	andeq	r1, r1, sl, asr r4
 b48:	andeq	r0, r0, ip, ror r0
 b4c:	andeq	r0, r0, r0, lsr r4
 b50:	andeq	r0, r0, r0, lsr r4
 b54:	tstcs	r2, r0, lsl r5
 b58:			; <UNDEFINED> instruction: 0xf7ff4604
 b5c:	stmdacs	r0, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
 b60:	vldrlt	d13, [r0, #-0]
 b64:	strtmi	r2, [r0], -r1, lsl #2
 b68:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
 b6c:	ble	ffe0ab74 <progname@@Base+0xffdf8b68>
 b70:	tstcs	r0, r0, lsr #12
 b74:	mcr	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
 b78:	rscvc	lr, r0, r0, asr #20
 b7c:	svclt	0x0000bd10
 b80:	tstcs	r0, r4, lsl fp
 b84:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
 b88:	addlt	fp, r3, r0, lsr r5
 b8c:			; <UNDEFINED> instruction: 0x4605589c
 b90:	andne	pc, r3, sp, lsl #17
 b94:	movwls	r6, #6179	; 0x1823
 b98:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 b9c:	andcs	fp, r0, r0, lsr r9
 ba0:	stmdavs	r3!, {r0, r9, fp, ip, pc}
 ba4:			; <UNDEFINED> instruction: 0xd112429a
 ba8:	ldclt	0, cr11, [r0, #-12]!
 bac:			; <UNDEFINED> instruction: 0xf10d4628
 bb0:			; <UNDEFINED> instruction: 0xf6440203
 bb4:			; <UNDEFINED> instruction: 0xf7ff3133
 bb8:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
 bbc:			; <UNDEFINED> instruction: 0xf89dd1ef
 bc0:	stmdacc	r1, {r0, r1}
 bc4:	svclt	0x008c2801
 bc8:	andcs	r2, r1, r0
 bcc:			; <UNDEFINED> instruction: 0xf7ffe7e8
 bd0:	svclt	0x0000edd4
 bd4:	andeq	r1, r1, r6, ror #7
 bd8:	andeq	r0, r0, r8, ror r0
 bdc:	mcrmi	5, 1, fp, cr9, cr0, {3}
 be0:	hvclt	33870	; 0x844e
 be4:			; <UNDEFINED> instruction: 0xf7ff4605
 be8:	mcrne	15, 0, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
 bec:			; <UNDEFINED> instruction: 0xf7ffdb38
 bf0:	orrslt	pc, r0, #796	; 0x31c
 bf4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
 bf8:	stmdami	r4!, {r0, r1, r5, r8, sl, fp, lr}
 bfc:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
 c00:	and	r3, r2, r4, lsl #10
 c04:	bleq	13ed60 <progname@@Base+0x12cd54>
 c08:			; <UNDEFINED> instruction: 0xf7ffb170
 c0c:	cdpne	15, 0, cr15, cr4, cr3, {5}
 c10:			; <UNDEFINED> instruction: 0xf7ffdbf8
 c14:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 c18:	strtmi	sp, [r0], -ip, ror #3
 c1c:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
 c20:	bleq	13ed7c <progname@@Base+0x12cd70>
 c24:	mvnsle	r2, r0, lsl #16
 c28:	strtmi	r4, [r0], -r4, lsl #12
 c2c:			; <UNDEFINED> instruction: 0xffa8f7ff
 c30:	bicsle	r2, pc, r0, lsl #16
 c34:	cfstrscs	mvf3, [r3], {1}
 c38:	blmi	57541c <progname@@Base+0x563410>
 c3c:	ldmdbmi	r5, {r0, r2, r9, sp}
 c40:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
 c44:			; <UNDEFINED> instruction: 0xf7ff681c
 c48:			; <UNDEFINED> instruction: 0x2101ed92
 c4c:	strtmi	r4, [r0], -r2, lsl #12
 c50:	ldcl	7, cr15, [r4, #1020]	; 0x3fc
 c54:			; <UNDEFINED> instruction: 0xf7ff2001
 c58:	strtmi	lr, [r0], -r0, asr #27
 c5c:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
 c60:	andcs	r4, r5, #11264	; 0x2c00
 c64:	andcs	r4, r0, ip, lsl #18
 c68:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
 c6c:			; <UNDEFINED> instruction: 0xf7ff681c
 c70:			; <UNDEFINED> instruction: 0x462bed7e
 c74:	strmi	r2, [r2], -r1, lsl #2
 c78:			; <UNDEFINED> instruction: 0xf7ff4620
 c7c:	andcs	lr, r1, r0, asr #27
 c80:	stc	7, cr15, [sl, #1020]!	; 0x3fc
 c84:	andeq	r1, r1, ip, lsl #7
 c88:	andeq	r1, r1, r4, asr r2
 c8c:	ldrdeq	r0, [r0], -r6
 c90:	andeq	r0, r0, ip, ror r0
 c94:			; <UNDEFINED> instruction: 0x000004b6
 c98:	andeq	r0, r0, sl, ror r4
 c9c:	svcmi	0x00f0e92d
 ca0:			; <UNDEFINED> instruction: 0xf8dfb089
 ca4:	mvfgesp	f0, #0.0
 ca8:			; <UNDEFINED> instruction: 0xf10d4a49
 cac:	stmdbmi	r9, {r2, r3, r9, fp}^
 cb0:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
 cb4:	stclmi	6, cr4, [r8, #-204]	; 0xffffff34
 cb8:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
 cbc:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
 cc0:	ldrbtmi	ip, [sp], #-2567	; 0xfffff5f9
 cc4:	ldrdmi	pc, [r0], -r9
 cc8:	movwgt	r3, #13572	; 0x3504
 ccc:	andsvc	r4, sl, r3, asr #16
 cd0:	strls	r2, [r7], #-768	; 0xfffffd00
 cd4:			; <UNDEFINED> instruction: 0xf8ad4478
 cd8:	and	r3, r2, r9, lsl r0
 cdc:	bleq	13ee38 <progname@@Base+0x12ce2c>
 ce0:			; <UNDEFINED> instruction: 0xf7ffb1f8
 ce4:	mcrne	15, 0, pc, cr4, cr7, {1}	; <UNPREDICTABLE>
 ce8:			; <UNDEFINED> instruction: 0xf7ffdbf8
 cec:	orrlt	pc, r8, r9, asr #30
 cf0:			; <UNDEFINED> instruction: 0xf6444652
 cf4:	strtmi	r3, [r0], -r4, asr #2
 cf8:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
 cfc:	blle	24ad04 <progname@@Base+0x238cf8>
 d00:	blcs	e7914 <progname@@Base+0xd5908>
 d04:	blcs	74e50 <progname@@Base+0x62e44>
 d08:			; <UNDEFINED> instruction: 0xf1b7bf08
 d0c:	svclt	0x00083fff
 d10:	rscle	r4, r3, r7, lsr #12
 d14:			; <UNDEFINED> instruction: 0xf7ff4620
 d18:			; <UNDEFINED> instruction: 0xf855ed96
 d1c:	stmdacs	r0, {r2, r8, r9, fp}
 d20:			; <UNDEFINED> instruction: 0xf8dfd1df
 d24:			; <UNDEFINED> instruction: 0xf10db0bc
 d28:	strcs	r0, [r1, #-2584]	; 0xfffff5e8
 d2c:	strd	r4, [r2], -fp
 d30:	cfstr32cs	mvfx3, [sp, #-4]
 d34:	movwcs	sp, #12327	; 0x3027
 d38:	ldrmi	r2, [r9], -r1, lsl #4
 d3c:	strlt	lr, [r0, #-2509]	; 0xfffff633
 d40:			; <UNDEFINED> instruction: 0xf7ff4650
 d44:	ldrtmi	lr, [r0], -r6, lsl #27
 d48:			; <UNDEFINED> instruction: 0xff04f7ff
 d4c:	blle	ffbc8564 <progname@@Base+0xffbb6558>
 d50:			; <UNDEFINED> instruction: 0xff16f7ff
 d54:	bge	ed37c <progname@@Base+0xdb370>
 d58:	cmpcc	r4, r4, asr #12	; <UNPREDICTABLE>
 d5c:			; <UNDEFINED> instruction: 0xf7ff4620
 d60:	stmdacs	r0, {r3, r4, r8, sl, fp, sp, lr, pc}
 d64:	blls	f7990 <progname@@Base+0xe5984>
 d68:	andsle	r2, lr, r3, lsl #22
 d6c:	svclt	0x00082b01
 d70:	svccc	0x00fff1b7
 d74:	strtmi	fp, [r7], -r8, lsl #30
 d78:			; <UNDEFINED> instruction: 0x4620d0da
 d7c:			; <UNDEFINED> instruction: 0xf7ff3501
 d80:	stccs	13, cr14, [sp, #-392]	; 0xfffffe78
 d84:	blmi	5f54e8 <progname@@Base+0x5e34dc>
 d88:	ldmdbmi	r7, {r0, r2, r9, sp}
 d8c:			; <UNDEFINED> instruction: 0xf8582000
 d90:	ldrbtmi	r3, [r9], #-3
 d94:			; <UNDEFINED> instruction: 0xf7ff681c
 d98:	smlattcs	r1, sl, ip, lr
 d9c:	strtmi	r4, [r0], -r2, lsl #12
 da0:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
 da4:			; <UNDEFINED> instruction: 0xf7ff2001
 da8:	ldclne	13, cr14, [fp], #-96	; 0xffffffa0
 dac:	bls	1f51d4 <progname@@Base+0x1e31c8>
 db0:			; <UNDEFINED> instruction: 0xf8d94620
 db4:	addsmi	r3, sl, #0
 db8:	andlt	sp, r9, r6, lsl #2
 dbc:	svchi	0x00f0e8bd
 dc0:			; <UNDEFINED> instruction: 0xf7ff4638
 dc4:	ldrb	lr, [r2, r0, asr #26]!
 dc8:	ldcl	7, cr15, [r6], {255}	; 0xff
 dcc:			; <UNDEFINED> instruction: 0x000112bc
 dd0:	andeq	r0, r0, r6, lsl r4
 dd4:	andeq	r0, r0, r8, ror r0
 dd8:	andeq	r1, r1, lr, lsl #3
 ddc:	andeq	r0, r0, r0, lsl #8
 de0:	andeq	r0, r0, r8, lsl #8
 de4:	andeq	r0, r0, ip, ror r0
 de8:	andeq	r0, r0, r6, ror #6
 dec:	tstcs	r1, lr, lsl #8
 df0:	ldrblt	r4, [r0, #2844]!	; 0xb1c
 df4:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
 df8:	bge	26d010 <progname@@Base+0x25b004>
 dfc:			; <UNDEFINED> instruction: 0x46064c1b
 e00:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
 e04:	blvc	13ef54 <progname@@Base+0x12cf48>
 e08:	ldrdgt	pc, [r0], -r5
 e0c:	bmi	66561c <progname@@Base+0x653610>
 e10:	andgt	pc, ip, sp, asr #17
 e14:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
 e18:	ldmdapl	ip, {r0, sl, ip, pc}
 e1c:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
 e20:			; <UNDEFINED> instruction: 0xf7ff681b
 e24:	ldrtmi	lr, [sl], -ip, ror #25
 e28:	tstcs	r1, r0, lsr #16
 e2c:			; <UNDEFINED> instruction: 0xf7ff9b02
 e30:	cdpcs	12, 0, cr14, cr0, cr2, {6}
 e34:	ldrtmi	sp, [r0], -sl, lsl #26
 e38:			; <UNDEFINED> instruction: 0xf7ff6824
 e3c:	bmi	3bc11c <progname@@Base+0x3aa110>
 e40:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
 e44:	strtmi	r4, [r0], -r3, lsl #12
 e48:	ldcl	7, cr15, [r8], {255}	; 0xff
 e4c:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
 e50:			; <UNDEFINED> instruction: 0xd104429a
 e54:	pop	{r2, ip, sp, pc}
 e58:	strdlt	r4, [r3], -r0
 e5c:			; <UNDEFINED> instruction: 0xf7ff4770
 e60:	svclt	0x0000ec8c
 e64:	andeq	r1, r1, r8, ror r1
 e68:	andeq	r0, r0, r8, ror r0
 e6c:	andeq	r0, r0, r4, ror r0
 e70:	andeq	r0, r0, ip, ror r0
 e74:	andeq	r0, r0, r6, asr r3
 e78:	andeq	r0, r0, r2, lsr r3
 e7c:	strmi	fp, [r6], -ip, lsl #8
 e80:			; <UNDEFINED> instruction: 0x460d4b19
 e84:	addlt	fp, r4, r0, lsl #11
 e88:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
 e8c:	ldfeqd	f7, [r8], {13}
 e90:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
 e94:	ldmpl	sl, {r0, r8, sp}
 e98:	blvc	13f010 <progname@@Base+0x12d004>
 e9c:	andgt	pc, r8, sp, asr #17
 ea0:	ldrdgt	pc, [r0], -r2
 ea4:			; <UNDEFINED> instruction: 0xf8cd4a14
 ea8:	ldrbtmi	ip, [sl], #-12
 eac:	strls	r5, [r1], #-2332	; 0xfffff6e4
 eb0:	blls	56f28 <progname@@Base+0x44f1c>
 eb4:	ldmdavs	fp, {r5, fp, sp, lr}
 eb8:	stc	7, cr15, [r0], #1020	; 0x3fc
 ebc:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
 ec0:	blls	892cc <progname@@Base+0x772c0>
 ec4:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
 ec8:	stcle	13, cr2, [sl, #-0]
 ecc:	stmdavs	r4!, {r3, r5, r9, sl, lr}
 ed0:	stcl	7, cr15, [sl], #-1020	; 0xfffffc04
 ed4:	tstcs	r1, r9, lsl #20
 ed8:			; <UNDEFINED> instruction: 0x4603447a
 edc:			; <UNDEFINED> instruction: 0xf7ff4620
 ee0:	ldrtmi	lr, [r0], -lr, lsl #25
 ee4:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
 ee8:	andeq	r1, r1, r2, ror #1
 eec:	andeq	r0, r0, r8, ror r0
 ef0:	andeq	r0, r0, r4, ror r0
 ef4:	andeq	r0, r0, ip, ror r0
 ef8:	andeq	r0, r0, r2, asr #5
 efc:	muleq	r0, ip, r2
 f00:	mvnsmi	lr, #737280	; 0xb4000
 f04:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 f08:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 f0c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 f10:	stc	7, cr15, [sl], {255}	; 0xff
 f14:	blne	1d92110 <progname@@Base+0x1d80104>
 f18:	strhle	r1, [sl], -r6
 f1c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 f20:			; <UNDEFINED> instruction: 0xf8553401
 f24:	strbmi	r3, [sl], -r4, lsl #30
 f28:	ldrtmi	r4, [r8], -r1, asr #12
 f2c:	adcmi	r4, r6, #152, 14	; 0x2600000
 f30:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 f34:	svclt	0x000083f8
 f38:	andeq	r0, r1, lr, lsr pc
 f3c:	andeq	r0, r1, r4, lsr pc
 f40:	svclt	0x00004770

Disassembly of section .fini:

00000f44 <.fini>:
 f44:	push	{r3, lr}
 f48:	pop	{r3, pc}
