* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Mar 16 2019 14:32:48

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : SPI_Master_With_Single_CS_1.N_32
T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g2_1
T_2_10_wire_logic_cluster/lc_7/in_0

T_2_10_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g2_1
T_1_10_wire_logic_cluster/lc_3/in_0

T_2_10_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g2_1
T_1_10_wire_logic_cluster/lc_5/in_0

T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g2_1
T_2_10_wire_logic_cluster/lc_6/in_1

T_2_10_wire_logic_cluster/lc_1/out
T_2_11_lc_trk_g0_1
T_2_11_wire_logic_cluster/lc_6/in_1

T_2_10_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g1_1
T_1_11_wire_logic_cluster/lc_3/in_1

End 

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_CountZ0Z_6
T_2_11_wire_logic_cluster/lc_6/out
T_2_8_sp4_v_t_36
T_2_9_lc_trk_g2_4
T_2_9_wire_logic_cluster/lc_0/in_0

T_2_11_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g2_6
T_2_11_wire_logic_cluster/lc_6/in_0

End 

Net : SPI_Master_With_Single_CS_1.r_SM_CS_ns_i_0_o2_3_1
T_2_9_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g1_0
T_2_10_wire_logic_cluster/lc_1/in_0

T_2_9_wire_logic_cluster/lc_0/out
T_2_9_sp4_h_l_5
T_4_9_lc_trk_g2_0
T_4_9_wire_logic_cluster/lc_7/in_3

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_EdgeZ0
T_5_10_wire_logic_cluster/lc_0/out
T_5_8_sp4_v_t_45
T_6_12_sp4_h_l_2
T_6_12_lc_trk_g0_7
T_6_12_wire_logic_cluster/lc_4/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g1_0
T_5_11_wire_logic_cluster/lc_4/in_1

T_5_10_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g1_0
T_5_11_input_2_5
T_5_11_wire_logic_cluster/lc_5/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g1_0
T_5_11_input_2_3
T_5_11_wire_logic_cluster/lc_3/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_5_6_sp12_v_t_23
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_0/in_0

T_5_10_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g0_0
T_5_10_wire_logic_cluster/lc_4/in_0

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_0_sqmuxa
T_6_12_wire_logic_cluster/lc_4/out
T_6_11_sp4_v_t_40
T_6_15_sp4_v_t_45
T_6_11_sp4_v_t_46
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_0/cen

End 

Net : SPI_Master_With_Single_CS_1.r_TX_CountZ0Z_1
T_4_10_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_0/in_0

T_4_10_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_2/in_0

T_4_10_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_6/in_0

End 

Net : SPI_Master_With_Single_CS_1.r_SM_CS_1_sqmuxa
T_4_10_wire_logic_cluster/lc_0/out
T_3_10_sp4_h_l_8
T_2_10_lc_trk_g0_0
T_2_10_wire_logic_cluster/lc_1/in_1

T_4_10_wire_logic_cluster/lc_0/out
T_3_10_sp4_h_l_8
T_2_10_sp4_v_t_39
T_1_11_lc_trk_g2_7
T_1_11_wire_logic_cluster/lc_3/in_0

T_4_10_wire_logic_cluster/lc_0/out
T_3_10_sp4_h_l_8
T_0_10_span4_horz_35
T_1_10_lc_trk_g2_6
T_1_10_wire_logic_cluster/lc_3/in_1

T_4_10_wire_logic_cluster/lc_0/out
T_3_10_sp4_h_l_8
T_0_10_span4_horz_35
T_1_10_lc_trk_g2_6
T_1_10_wire_logic_cluster/lc_5/in_1

T_4_10_wire_logic_cluster/lc_0/out
T_3_10_sp4_h_l_8
T_2_10_sp4_v_t_39
T_2_11_lc_trk_g3_7
T_2_11_input_2_6
T_2_11_wire_logic_cluster/lc_6/in_2

T_4_10_wire_logic_cluster/lc_0/out
T_3_10_sp4_h_l_8
T_2_6_sp4_v_t_45
T_2_9_lc_trk_g0_5
T_2_9_wire_logic_cluster/lc_4/in_3

T_4_10_wire_logic_cluster/lc_0/out
T_3_10_sp4_h_l_8
T_2_10_lc_trk_g0_0
T_2_10_wire_logic_cluster/lc_2/in_0

T_4_10_wire_logic_cluster/lc_0/out
T_3_10_sp4_h_l_8
T_2_10_lc_trk_g0_0
T_2_10_wire_logic_cluster/lc_6/in_0

T_4_10_wire_logic_cluster/lc_0/out
T_3_10_sp4_h_l_8
T_2_10_lc_trk_g0_0
T_2_10_wire_logic_cluster/lc_7/in_1

T_4_10_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g0_0
T_4_9_wire_logic_cluster/lc_7/in_1

T_4_10_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g1_0
T_4_11_wire_logic_cluster/lc_2/in_3

T_4_10_wire_logic_cluster/lc_0/out
T_4_10_lc_trk_g2_0
T_4_10_wire_logic_cluster/lc_5/in_3

End 

Net : SPI_Master_With_Single_CS_1.r_TX_CountZ0Z_0
T_4_10_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g3_2
T_4_10_wire_logic_cluster/lc_0/in_1

T_4_10_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g3_2
T_4_10_wire_logic_cluster/lc_2/in_3

T_4_10_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g3_2
T_4_10_wire_logic_cluster/lc_6/in_3

End 

Net : SPI_Master_With_Single_CS_1.w_Master_Ready
T_5_10_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g3_3
T_4_10_input_2_0
T_4_10_wire_logic_cluster/lc_0/in_2

T_5_10_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g3_3
T_4_9_wire_logic_cluster/lc_6/in_0

T_5_10_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g3_3
T_4_9_wire_logic_cluster/lc_5/in_3

T_5_10_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g2_3
T_6_11_wire_logic_cluster/lc_1/in_0

T_5_10_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g0_3
T_5_10_wire_logic_cluster/lc_4/in_3

T_5_10_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g2_3
T_6_11_wire_logic_cluster/lc_4/in_3

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_EdgesZ0Z_0
T_5_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_3/in_1

T_5_9_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g3_6
T_4_8_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_6/in_0

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.un2_0
T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_0/in_3

T_5_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_0/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g3_4
T_6_10_wire_logic_cluster/lc_1/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_3/in_3

T_5_9_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g3_4
T_6_10_wire_logic_cluster/lc_2/in_3

T_5_9_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g3_4
T_6_8_wire_logic_cluster/lc_6/in_3

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.o_tx_ready2
T_5_9_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g1_0
T_5_10_input_2_5
T_5_10_wire_logic_cluster/lc_5/in_2

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.un2lto4_1_cascade_
T_5_9_wire_logic_cluster/lc_3/ltout
T_5_9_wire_logic_cluster/lc_4/in_2

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_EdgesZ0Z_3
T_4_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g1_2
T_5_9_wire_logic_cluster/lc_3/in_0

T_4_9_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g0_2
T_4_8_wire_logic_cluster/lc_3/in_1

T_4_9_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g2_2
T_4_9_input_2_2
T_4_9_wire_logic_cluster/lc_2/in_2

End 

Net : SPI_Master_With_Single_CS_1.r_SM_CSZ0Z_0
T_4_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g2_5
T_4_10_wire_logic_cluster/lc_0/in_3

T_4_10_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g0_5
T_4_9_wire_logic_cluster/lc_6/in_3

T_4_10_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g0_5
T_4_9_wire_logic_cluster/lc_5/in_0

T_4_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g2_5
T_4_10_wire_logic_cluster/lc_1/in_0

T_4_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g2_5
T_4_10_wire_logic_cluster/lc_5/in_0

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.N_44
T_5_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g2_5
T_4_9_input_2_1
T_4_9_wire_logic_cluster/lc_1/in_2

T_5_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g2_5
T_4_9_wire_logic_cluster/lc_0/in_3

T_5_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g2_5
T_4_9_wire_logic_cluster/lc_2/in_3

T_5_9_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g3_5
T_4_8_input_2_4
T_4_8_wire_logic_cluster/lc_4/in_2

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_CountZ0Z_3
T_6_10_wire_logic_cluster/lc_1/out
T_6_8_sp4_v_t_47
T_6_9_lc_trk_g3_7
T_6_9_input_2_2
T_6_9_wire_logic_cluster/lc_2/in_2

T_6_10_wire_logic_cluster/lc_1/out
T_6_8_sp4_v_t_47
T_6_9_lc_trk_g3_7
T_6_9_input_2_4
T_6_9_wire_logic_cluster/lc_4/in_2

T_6_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g2_1
T_6_10_wire_logic_cluster/lc_3/in_0

T_6_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g2_1
T_6_10_input_2_1
T_6_10_wire_logic_cluster/lc_1/in_2

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_0_sqmuxa_0_a2_0
T_6_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g2_2
T_5_9_wire_logic_cluster/lc_5/in_3

T_6_9_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g1_2
T_6_8_wire_logic_cluster/lc_6/in_1

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_CountZ0Z_1
T_6_11_wire_logic_cluster/lc_4/out
T_6_12_lc_trk_g0_4
T_6_12_wire_logic_cluster/lc_3/in_3

T_6_11_wire_logic_cluster/lc_4/out
T_6_12_lc_trk_g0_4
T_6_12_wire_logic_cluster/lc_2/in_0

T_6_11_wire_logic_cluster/lc_4/out
T_6_12_lc_trk_g0_4
T_6_12_wire_logic_cluster/lc_5/in_3

T_6_11_wire_logic_cluster/lc_4/out
T_6_12_lc_trk_g0_4
T_6_12_wire_logic_cluster/lc_7/in_3

T_6_11_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g1_4
T_6_11_wire_logic_cluster/lc_4/in_1

T_6_11_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g1_4
T_6_11_input_2_1
T_6_11_wire_logic_cluster/lc_1/in_2

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Bytece_0_0_cascade_
T_6_12_wire_logic_cluster/lc_3/ltout
T_6_12_wire_logic_cluster/lc_4/in_2

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_CountZ0Z_2
T_6_11_wire_logic_cluster/lc_1/out
T_6_12_lc_trk_g1_1
T_6_12_wire_logic_cluster/lc_3/in_1

T_6_11_wire_logic_cluster/lc_1/out
T_6_12_lc_trk_g1_1
T_6_12_input_2_2
T_6_12_wire_logic_cluster/lc_2/in_2

T_6_11_wire_logic_cluster/lc_1/out
T_6_12_lc_trk_g1_1
T_6_12_wire_logic_cluster/lc_5/in_1

T_6_11_wire_logic_cluster/lc_1/out
T_6_12_lc_trk_g1_1
T_6_12_wire_logic_cluster/lc_7/in_1

T_6_11_wire_logic_cluster/lc_1/out
T_6_11_lc_trk_g3_1
T_6_11_wire_logic_cluster/lc_1/in_3

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_CountZ0Z_0
T_5_10_wire_logic_cluster/lc_4/out
T_6_9_sp4_v_t_41
T_6_12_lc_trk_g0_1
T_6_12_wire_logic_cluster/lc_4/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_4/in_3

T_5_10_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_5/in_0

T_5_10_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_3/in_0

T_5_10_wire_logic_cluster/lc_4/out
T_6_9_sp4_v_t_41
T_5_13_lc_trk_g1_4
T_5_13_wire_logic_cluster/lc_0/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g1_4
T_5_10_wire_logic_cluster/lc_4/in_1

End 

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_CountZ0Z_1
T_2_10_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g1_6
T_2_9_wire_logic_cluster/lc_0/in_3

T_2_10_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g0_6
T_2_11_wire_logic_cluster/lc_1/in_1

T_2_10_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g3_6
T_2_10_wire_logic_cluster/lc_6/in_3

End 

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_CountZ0Z_4
T_2_10_wire_logic_cluster/lc_7/out
T_2_9_lc_trk_g0_7
T_2_9_wire_logic_cluster/lc_0/in_1

T_2_10_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g0_7
T_2_11_wire_logic_cluster/lc_4/in_1

T_2_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g2_7
T_2_10_input_2_7
T_2_10_wire_logic_cluster/lc_7/in_2

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_EdgesZ0Z_4
T_4_8_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g2_4
T_5_9_wire_logic_cluster/lc_4/in_0

T_4_8_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g1_4
T_4_8_wire_logic_cluster/lc_4/in_1

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_CountZ0Z_2
T_5_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g1_1
T_6_9_wire_logic_cluster/lc_2/in_0

T_5_9_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g3_1
T_6_10_wire_logic_cluster/lc_3/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g1_1
T_6_9_wire_logic_cluster/lc_4/in_0

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_1/in_1

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_EdgesZ0Z_2
T_4_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g0_1
T_5_9_wire_logic_cluster/lc_4/in_1

T_4_9_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g0_1
T_4_8_wire_logic_cluster/lc_2/in_1

T_4_9_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g3_1
T_4_9_wire_logic_cluster/lc_1/in_3

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_CountZ0Z_1
T_5_10_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g2_5
T_6_9_wire_logic_cluster/lc_2/in_1

T_5_10_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g1_5
T_6_10_wire_logic_cluster/lc_3/in_3

T_5_10_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g2_5
T_6_9_wire_logic_cluster/lc_4/in_1

T_5_10_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g1_5
T_5_9_wire_logic_cluster/lc_1/in_3

T_5_10_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g1_5
T_5_10_wire_logic_cluster/lc_5/in_3

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_EdgesZ0Z_1
T_4_9_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g1_0
T_5_9_wire_logic_cluster/lc_4/in_3

T_4_9_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g0_0
T_4_8_wire_logic_cluster/lc_1/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g1_0
T_4_9_wire_logic_cluster/lc_0/in_1

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_CountZ0Z_0
T_6_10_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g1_2
T_6_9_wire_logic_cluster/lc_2/in_3

T_6_10_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g1_2
T_6_9_wire_logic_cluster/lc_4/in_3

T_6_10_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g3_2
T_5_9_wire_logic_cluster/lc_1/in_0

T_6_10_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g3_2
T_5_10_wire_logic_cluster/lc_5/in_0

T_6_10_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g3_2
T_6_10_wire_logic_cluster/lc_2/in_1

T_6_10_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g3_2
T_5_10_wire_logic_cluster/lc_0/in_3

End 

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_4_THRU_CO
T_2_11_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g3_5
T_1_10_wire_logic_cluster/lc_5/in_3

End 

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_CountZ0Z_0
T_2_10_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g1_2
T_2_11_wire_logic_cluster/lc_0/in_1

T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g3_2
T_2_10_wire_logic_cluster/lc_0/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g3_2
T_2_10_wire_logic_cluster/lc_2/in_3

End 

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_4
T_2_11_wire_logic_cluster/lc_4/cout
T_2_11_wire_logic_cluster/lc_5/in_3

Net : SPI_Master_With_Single_CS_1.N_32_cascade_
T_2_10_wire_logic_cluster/lc_1/ltout
T_2_10_wire_logic_cluster/lc_2/in_2

End 

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_CountZ0Z_3
T_1_11_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g3_3
T_2_10_wire_logic_cluster/lc_0/in_0

T_1_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g1_3
T_2_11_wire_logic_cluster/lc_3/in_1

T_1_11_wire_logic_cluster/lc_3/out
T_1_11_lc_trk_g0_3
T_1_11_input_2_3
T_1_11_wire_logic_cluster/lc_3/in_2

End 

Net : SPI_Master_With_Single_CS_1.r_SM_CS_ns_i_0_o2_4_1
T_2_10_wire_logic_cluster/lc_0/out
T_2_10_sp4_h_l_5
T_5_6_sp4_v_t_46
T_4_9_lc_trk_g3_6
T_4_9_input_2_7
T_4_9_wire_logic_cluster/lc_7/in_2

End 

Net : SPI_Master_With_Single_CS_1.N_110
T_4_10_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g0_1
T_4_11_wire_logic_cluster/lc_2/in_1

T_4_10_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g3_1
T_4_10_input_2_6
T_4_10_wire_logic_cluster/lc_6/in_2

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.o_tx_ready2_cascade_
T_5_9_wire_logic_cluster/lc_0/ltout
T_5_9_wire_logic_cluster/lc_1/in_2

End 

Net : r_Master_TX_DVZ0
T_2_9_wire_logic_cluster/lc_4/out
T_0_9_span4_horz_0
T_4_9_sp4_v_t_37
T_4_10_lc_trk_g3_5
T_4_10_wire_logic_cluster/lc_1/in_1

T_2_9_wire_logic_cluster/lc_4/out
T_3_9_sp12_h_l_0
T_5_9_lc_trk_g0_7
T_5_9_wire_logic_cluster/lc_5/in_0

T_2_9_wire_logic_cluster/lc_4/out
T_3_9_sp12_h_l_0
T_4_9_lc_trk_g0_4
T_4_9_wire_logic_cluster/lc_5/in_1

T_2_9_wire_logic_cluster/lc_4/out
T_3_9_sp12_h_l_0
T_5_9_lc_trk_g0_7
T_5_9_wire_logic_cluster/lc_0/in_1

T_2_9_wire_logic_cluster/lc_4/out
T_0_9_span4_horz_0
T_4_9_sp4_v_t_37
T_4_10_lc_trk_g3_5
T_4_10_wire_logic_cluster/lc_4/in_0

T_2_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_8
T_7_9_sp4_h_l_11
T_6_9_sp4_v_t_40
T_5_10_lc_trk_g3_0
T_5_10_wire_logic_cluster/lc_0/in_1

T_2_9_wire_logic_cluster/lc_4/out
T_0_9_span4_horz_0
T_4_5_sp4_v_t_43
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_4/in_0

T_2_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_8
T_6_9_sp4_v_t_36
T_6_10_lc_trk_g2_4
T_6_10_wire_logic_cluster/lc_2/in_0

T_2_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_8
T_6_5_sp4_v_t_39
T_6_8_lc_trk_g1_7
T_6_8_wire_logic_cluster/lc_6/in_0

T_2_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_8
T_6_9_sp4_v_t_36
T_5_10_lc_trk_g2_4
T_5_10_wire_logic_cluster/lc_3/in_1

T_2_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_8
T_6_9_sp4_v_t_36
T_6_10_lc_trk_g2_4
T_6_10_wire_logic_cluster/lc_1/in_1

T_2_9_wire_logic_cluster/lc_4/out
T_3_9_sp12_h_l_0
T_4_9_lc_trk_g1_4
T_4_9_wire_logic_cluster/lc_1/in_0

T_2_9_wire_logic_cluster/lc_4/out
T_3_9_sp12_h_l_0
T_4_9_lc_trk_g0_4
T_4_9_wire_logic_cluster/lc_2/in_0

T_2_9_wire_logic_cluster/lc_4/out
T_3_9_sp12_h_l_0
T_4_9_lc_trk_g0_4
T_4_9_input_2_0
T_4_9_wire_logic_cluster/lc_0/in_2

T_2_9_wire_logic_cluster/lc_4/out
T_3_9_sp12_h_l_0
T_5_9_lc_trk_g0_7
T_5_9_wire_logic_cluster/lc_6/in_3

T_2_9_wire_logic_cluster/lc_4/out
T_2_9_lc_trk_g0_4
T_2_9_wire_logic_cluster/lc_4/in_0

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_2_THRU_CO
T_4_8_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g0_3
T_4_9_wire_logic_cluster/lc_2/in_1

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_2
T_4_8_wire_logic_cluster/lc_2/cout
T_4_8_wire_logic_cluster/lc_3/in_3

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_3_THRU_CO
T_2_11_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g0_4
T_2_10_wire_logic_cluster/lc_7/in_3

End 

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_3
T_2_11_wire_logic_cluster/lc_3/cout
T_2_11_wire_logic_cluster/lc_4/in_3

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.un2_0_cascade_
T_5_9_wire_logic_cluster/lc_4/ltout
T_5_9_wire_logic_cluster/lc_5/in_2

End 

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_CountZ0Z_2
T_1_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g0_3
T_2_10_wire_logic_cluster/lc_0/in_1

T_1_10_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g2_3
T_2_11_wire_logic_cluster/lc_2/in_1

T_1_10_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g1_3
T_1_10_wire_logic_cluster/lc_3/in_3

End 

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_CountZ0Z_5
T_1_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_input_2_0
T_2_10_wire_logic_cluster/lc_0/in_2

T_1_10_wire_logic_cluster/lc_5/out
T_2_11_lc_trk_g3_5
T_2_11_wire_logic_cluster/lc_5/in_1

T_1_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g2_5
T_1_10_input_2_5
T_1_10_wire_logic_cluster/lc_5/in_2

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.N_44_cascade_
T_5_9_wire_logic_cluster/lc_5/ltout
T_5_9_wire_logic_cluster/lc_6/in_2

End 

Net : SPI_Master_With_Single_CS_1.r_SM_CSZ0Z_1
T_4_9_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_38
T_0_10_span4_horz_8
T_2_10_lc_trk_g2_0
T_2_10_wire_logic_cluster/lc_1/in_3

T_4_9_wire_logic_cluster/lc_7/out
T_4_9_lc_trk_g2_7
T_4_9_wire_logic_cluster/lc_6/in_1

T_4_9_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g1_7
T_4_10_wire_logic_cluster/lc_1/in_3

T_4_9_wire_logic_cluster/lc_7/out
T_4_9_lc_trk_g2_7
T_4_9_wire_logic_cluster/lc_7/in_0

T_4_9_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g1_7
T_4_10_wire_logic_cluster/lc_5/in_1

End 

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_2
T_2_11_wire_logic_cluster/lc_2/cout
T_2_11_wire_logic_cluster/lc_3/in_3

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_2_THRU_CO
T_2_11_wire_logic_cluster/lc_3/out
T_1_11_lc_trk_g3_3
T_1_11_wire_logic_cluster/lc_3/in_3

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_1_THRU_CO
T_4_8_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_1/in_1

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_1
T_4_8_wire_logic_cluster/lc_1/cout
T_4_8_wire_logic_cluster/lc_2/in_3

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_1
T_2_11_wire_logic_cluster/lc_1/cout
T_2_11_wire_logic_cluster/lc_2/in_3

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_1_THRU_CO
T_2_11_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g3_2
T_1_10_input_2_3
T_1_10_wire_logic_cluster/lc_3/in_2

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_0_THRU_CO
T_4_8_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g1_1
T_4_9_wire_logic_cluster/lc_0/in_0

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_0
T_4_8_wire_logic_cluster/lc_0/cout
T_4_8_wire_logic_cluster/lc_1/in_3

Net : SPI_Master_With_Single_CS_1.N_73
T_4_9_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g0_5
T_4_10_wire_logic_cluster/lc_2/in_1

T_4_9_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g0_5
T_4_10_wire_logic_cluster/lc_6/in_1

End 

Net : SPI_Master_With_Single_CS_1.r_SM_CS_ns_i_0_o2_4_1_cascade_
T_2_10_wire_logic_cluster/lc_0/ltout
T_2_10_wire_logic_cluster/lc_1/in_2

End 

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0_THRU_CO
T_2_11_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g1_1
T_2_10_input_2_6
T_2_10_wire_logic_cluster/lc_6/in_2

End 

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0
T_2_11_wire_logic_cluster/lc_0/cout
T_2_11_wire_logic_cluster/lc_1/in_3

Net : SPI_Master_With_Single_CS_1.N_85
T_4_9_wire_logic_cluster/lc_6/out
T_3_9_sp4_h_l_4
T_2_9_lc_trk_g1_4
T_2_9_wire_logic_cluster/lc_4/in_1

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_3
T_6_9_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g0_4
T_6_10_wire_logic_cluster/lc_1/in_3

End 

Net : r_LED_Count_cry_6
T_2_13_wire_logic_cluster/lc_6/cout
T_2_13_wire_logic_cluster/lc_7/in_3

End 

Net : r_LED_CountZ0Z_0
T_2_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g3_0
T_2_13_wire_logic_cluster/lc_0/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_2_13_sp4_h_l_5
T_4_13_lc_trk_g3_0
T_4_13_wire_logic_cluster/lc_0/in_3

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Bytece_0_3
T_5_11_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g0_5
T_5_12_wire_logic_cluster/lc_3/in_0

T_5_11_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g0_5
T_5_12_wire_logic_cluster/lc_4/in_1

T_5_11_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g0_5
T_5_12_wire_logic_cluster/lc_6/in_1

T_5_11_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g0_5
T_5_12_wire_logic_cluster/lc_2/in_3

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.N_64
T_5_11_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g0_4
T_6_11_wire_logic_cluster/lc_4/in_0

T_5_11_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g0_4
T_6_11_wire_logic_cluster/lc_1/in_1

End 

Net : SPI_Master_With_Single_CS_1.w_Master_RX_Count_0
T_4_15_wire_logic_cluster/lc_4/out
T_4_15_lc_trk_g1_4
T_4_15_wire_logic_cluster/lc_6/in_3

T_4_15_wire_logic_cluster/lc_4/out
T_4_15_lc_trk_g1_4
T_4_15_wire_logic_cluster/lc_1/in_0

T_4_15_wire_logic_cluster/lc_4/out
T_4_15_lc_trk_g1_4
T_4_15_wire_logic_cluster/lc_4/in_3

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.N_67
T_6_12_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g2_2
T_5_12_wire_logic_cluster/lc_2/in_0

T_6_12_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g2_2
T_5_12_wire_logic_cluster/lc_1/in_3

End 

Net : un3_w_master_rx_dv
T_4_15_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g0_6
T_4_14_wire_logic_cluster/lc_2/in_0

T_4_15_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g0_6
T_4_14_wire_logic_cluster/lc_4/in_0

T_4_15_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g0_6
T_4_14_wire_logic_cluster/lc_6/in_0

T_4_15_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g2_6
T_5_14_wire_logic_cluster/lc_2/in_0

T_4_15_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g0_6
T_4_14_wire_logic_cluster/lc_5/in_3

T_4_15_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g0_6
T_4_14_wire_logic_cluster/lc_3/in_3

T_4_15_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g0_6
T_4_14_wire_logic_cluster/lc_7/in_3

T_4_15_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g2_6
T_5_14_wire_logic_cluster/lc_5/in_3

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Bytece_0_2
T_5_11_wire_logic_cluster/lc_3/out
T_5_12_lc_trk_g1_3
T_5_12_wire_logic_cluster/lc_0/in_0

T_5_11_wire_logic_cluster/lc_3/out
T_5_12_lc_trk_g0_3
T_5_12_input_2_1
T_5_12_wire_logic_cluster/lc_1/in_2

T_5_11_wire_logic_cluster/lc_3/out
T_5_12_lc_trk_g0_3
T_5_12_input_2_7
T_5_12_wire_logic_cluster/lc_7/in_2

End 

Net : SPI_Master_With_Single_CS_1.w_Master_RX_Count_1
T_4_15_wire_logic_cluster/lc_1/out
T_4_15_lc_trk_g0_1
T_4_15_wire_logic_cluster/lc_6/in_1

T_4_15_wire_logic_cluster/lc_1/out
T_4_15_lc_trk_g0_1
T_4_15_input_2_1
T_4_15_wire_logic_cluster/lc_1/in_2

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.N_156
T_6_10_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g3_3
T_5_10_wire_logic_cluster/lc_5/in_1

T_6_10_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g3_3
T_5_10_input_2_0
T_5_10_wire_logic_cluster/lc_0/in_2

End 

Net : SPI_Master_With_Single_CS_1.N_78_cascade_
T_4_10_wire_logic_cluster/lc_4/ltout
T_4_10_wire_logic_cluster/lc_5/in_2

End 

Net : r_LED_CountZ0Z_1
T_2_13_wire_logic_cluster/lc_1/out
T_2_13_lc_trk_g3_1
T_2_13_wire_logic_cluster/lc_1/in_1

T_2_13_wire_logic_cluster/lc_1/out
T_2_13_sp4_h_l_7
T_4_13_lc_trk_g3_2
T_4_13_wire_logic_cluster/lc_1/in_0

End 

Net : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_5
T_2_11_wire_logic_cluster/lc_5/cout
T_2_11_wire_logic_cluster/lc_6/in_3

End 

Net : r_LED_Count_cry_5
T_2_13_wire_logic_cluster/lc_5/cout
T_2_13_wire_logic_cluster/lc_6/in_3

Net : SPI_Master_With_Single_CS_1.N_110_cascade_
T_4_10_wire_logic_cluster/lc_1/ltout
T_4_10_wire_logic_cluster/lc_2/in_2

End 

Net : o_SPI_CS_n_c
T_4_11_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g1_2
T_4_10_input_2_1
T_4_10_wire_logic_cluster/lc_1/in_2

T_4_11_wire_logic_cluster/lc_2/out
T_4_9_sp12_v_t_23
T_4_15_lc_trk_g3_4
T_4_15_wire_logic_cluster/lc_4/in_1

T_4_11_wire_logic_cluster/lc_2/out
T_4_9_sp12_v_t_23
T_4_15_lc_trk_g2_4
T_4_15_wire_logic_cluster/lc_1/in_3

T_4_11_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g1_2
T_4_10_wire_logic_cluster/lc_4/in_3

T_4_11_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g2_2
T_4_11_wire_logic_cluster/lc_2/in_0

T_4_11_wire_logic_cluster/lc_2/out
T_0_11_span12_horz_4
T_11_11_sp12_h_l_0
T_13_11_lc_trk_g1_4
T_13_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.N_66
T_6_12_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g2_5
T_5_12_wire_logic_cluster/lc_0/in_3

T_6_12_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g2_5
T_5_12_wire_logic_cluster/lc_6/in_3

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Bytece_0_0
T_6_12_wire_logic_cluster/lc_3/out
T_5_12_lc_trk_g2_3
T_5_12_wire_logic_cluster/lc_4/in_3

T_6_12_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g0_3
T_5_13_wire_logic_cluster/lc_0/in_3

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.N_65
T_6_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g3_7
T_5_12_wire_logic_cluster/lc_7/in_3

T_6_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g3_7
T_5_12_wire_logic_cluster/lc_3/in_3

End 

Net : r_LED_CountZ0Z_2
T_2_13_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g1_2
T_2_13_wire_logic_cluster/lc_2/in_1

T_2_13_wire_logic_cluster/lc_2/out
T_2_13_sp4_h_l_9
T_4_13_lc_trk_g3_4
T_4_13_wire_logic_cluster/lc_2/in_3

End 

Net : r_LED_Count_cry_4
T_2_13_wire_logic_cluster/lc_4/cout
T_2_13_wire_logic_cluster/lc_5/in_3

Net : r_LED_CountZ0Z_3
T_2_13_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_3/in_1

T_2_13_wire_logic_cluster/lc_3/out
T_2_13_sp4_h_l_11
T_4_13_lc_trk_g2_6
T_4_13_wire_logic_cluster/lc_3/in_3

End 

Net : r_LED_Count_cry_3
T_2_13_wire_logic_cluster/lc_3/cout
T_2_13_wire_logic_cluster/lc_4/in_3

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_3
T_4_8_wire_logic_cluster/lc_3/cout
T_4_8_wire_logic_cluster/lc_4/in_3

End 

Net : r_LED_Count_cry_2
T_2_13_wire_logic_cluster/lc_2/cout
T_2_13_wire_logic_cluster/lc_3/in_3

Net : r_LED_CountZ0Z_4
T_2_13_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g3_4
T_2_13_wire_logic_cluster/lc_4/in_1

T_2_13_wire_logic_cluster/lc_4/out
T_3_13_sp4_h_l_8
T_4_13_lc_trk_g2_0
T_4_13_wire_logic_cluster/lc_4/in_0

End 

Net : r_LED_CountZ0Z_5
T_2_13_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g1_5
T_2_13_wire_logic_cluster/lc_5/in_1

T_2_13_wire_logic_cluster/lc_5/out
T_2_13_sp12_h_l_1
T_4_13_lc_trk_g0_6
T_4_13_wire_logic_cluster/lc_5/in_3

End 

Net : r_LED_Count_cry_1
T_2_13_wire_logic_cluster/lc_1/cout
T_2_13_wire_logic_cluster/lc_2/in_3

Net : w_Master_RX_DV
T_5_13_wire_logic_cluster/lc_0/out
T_5_11_sp4_v_t_45
T_4_15_lc_trk_g2_0
T_4_15_wire_logic_cluster/lc_4/in_0

T_5_13_wire_logic_cluster/lc_0/out
T_5_11_sp4_v_t_45
T_4_15_lc_trk_g2_0
T_4_15_wire_logic_cluster/lc_1/in_1

T_5_13_wire_logic_cluster/lc_0/out
T_5_14_lc_trk_g1_0
T_5_14_wire_logic_cluster/lc_5/in_0

T_5_13_wire_logic_cluster/lc_0/out
T_4_14_lc_trk_g1_0
T_4_14_wire_logic_cluster/lc_5/in_0

T_5_13_wire_logic_cluster/lc_0/out
T_4_14_lc_trk_g1_0
T_4_14_wire_logic_cluster/lc_3/in_0

T_5_13_wire_logic_cluster/lc_0/out
T_4_14_lc_trk_g1_0
T_4_14_wire_logic_cluster/lc_7/in_0

T_5_13_wire_logic_cluster/lc_0/out
T_5_14_lc_trk_g1_0
T_5_14_wire_logic_cluster/lc_2/in_1

T_5_13_wire_logic_cluster/lc_0/out
T_4_14_lc_trk_g1_0
T_4_14_wire_logic_cluster/lc_2/in_1

T_5_13_wire_logic_cluster/lc_0/out
T_4_14_lc_trk_g1_0
T_4_14_wire_logic_cluster/lc_4/in_1

T_5_13_wire_logic_cluster/lc_0/out
T_4_14_lc_trk_g1_0
T_4_14_wire_logic_cluster/lc_6/in_1

End 

Net : r_LED_Count_cry_0
T_2_13_wire_logic_cluster/lc_0/cout
T_2_13_wire_logic_cluster/lc_1/in_3

Net : r_LED_CountZ0Z_6
T_2_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g1_6
T_2_13_wire_logic_cluster/lc_6/in_1

T_2_13_wire_logic_cluster/lc_6/out
T_2_13_sp4_h_l_1
T_4_13_lc_trk_g2_4
T_4_13_wire_logic_cluster/lc_6/in_0

End 

Net : w_Master_RX_Byte_7
T_5_12_wire_logic_cluster/lc_3/out
T_5_9_sp4_v_t_46
T_5_13_sp4_v_t_39
T_4_14_lc_trk_g2_7
T_4_14_input_2_7
T_4_14_wire_logic_cluster/lc_7/in_2

T_5_12_wire_logic_cluster/lc_3/out
T_5_9_sp4_v_t_46
T_5_12_lc_trk_g1_6
T_5_12_input_2_3
T_5_12_wire_logic_cluster/lc_3/in_2

End 

Net : w_Master_RX_Byte_2
T_5_12_wire_logic_cluster/lc_1/out
T_6_10_sp4_v_t_46
T_3_14_sp4_h_l_11
T_4_14_lc_trk_g2_3
T_4_14_input_2_5
T_4_14_wire_logic_cluster/lc_5/in_2

T_5_12_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g0_1
T_5_12_wire_logic_cluster/lc_1/in_0

End 

Net : w_Master_RX_Byte_3
T_5_12_wire_logic_cluster/lc_2/out
T_5_11_sp4_v_t_36
T_5_14_lc_trk_g1_4
T_5_14_input_2_5
T_5_14_wire_logic_cluster/lc_5/in_2

T_5_12_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g3_2
T_5_12_wire_logic_cluster/lc_2/in_1

End 

Net : w_Master_RX_Byte_4
T_5_12_wire_logic_cluster/lc_0/out
T_5_10_sp4_v_t_45
T_4_14_lc_trk_g2_0
T_4_14_input_2_2
T_4_14_wire_logic_cluster/lc_2/in_2

T_5_12_wire_logic_cluster/lc_0/out
T_5_12_lc_trk_g1_0
T_5_12_wire_logic_cluster/lc_0/in_1

End 

Net : w_Master_RX_Byte_6
T_5_12_wire_logic_cluster/lc_7/out
T_5_10_sp4_v_t_43
T_4_14_lc_trk_g1_6
T_4_14_input_2_3
T_4_14_wire_logic_cluster/lc_3/in_2

T_5_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g2_7
T_5_12_wire_logic_cluster/lc_7/in_0

End 

Net : w_Master_RX_Byte_1
T_5_12_wire_logic_cluster/lc_4/out
T_6_10_sp4_v_t_36
T_3_14_sp4_h_l_1
T_4_14_lc_trk_g3_1
T_4_14_input_2_6
T_4_14_wire_logic_cluster/lc_6/in_2

T_5_12_wire_logic_cluster/lc_4/out
T_5_12_lc_trk_g0_4
T_5_12_wire_logic_cluster/lc_4/in_0

End 

Net : w_Master_RX_Byte_5
T_5_12_wire_logic_cluster/lc_6/out
T_5_10_sp4_v_t_41
T_2_14_sp4_h_l_9
T_4_14_lc_trk_g2_4
T_4_14_input_2_4
T_4_14_wire_logic_cluster/lc_4/in_2

T_5_12_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g2_6
T_5_12_wire_logic_cluster/lc_6/in_0

End 

Net : r_LED_CountZ0Z_7
T_2_13_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g1_7
T_2_13_wire_logic_cluster/lc_7/in_1

T_2_13_wire_logic_cluster/lc_7/out
T_2_13_sp4_h_l_3
T_4_13_lc_trk_g3_6
T_4_13_wire_logic_cluster/lc_7/in_0

End 

Net : r_ADC_WordZ0Z_6
T_4_14_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g1_3
T_4_14_wire_logic_cluster/lc_3/in_1

T_4_14_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g0_3
T_4_13_input_2_1
T_4_13_wire_logic_cluster/lc_1/in_2

End 

Net : r_ADC_WordZ0Z_7
T_4_14_wire_logic_cluster/lc_7/out
T_4_14_lc_trk_g3_7
T_4_14_wire_logic_cluster/lc_7/in_1

T_4_14_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g1_7
T_4_13_input_2_2
T_4_13_wire_logic_cluster/lc_2/in_2

End 

Net : r_ADC_WordZ0Z_11
T_5_14_wire_logic_cluster/lc_5/out
T_5_14_lc_trk_g1_5
T_5_14_wire_logic_cluster/lc_5/in_1

T_5_14_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g3_5
T_4_13_input_2_6
T_4_13_wire_logic_cluster/lc_6/in_2

End 

Net : r_ADC_WordZ0Z_10
T_4_14_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g1_5
T_4_14_wire_logic_cluster/lc_5/in_1

T_4_14_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g0_5
T_4_13_input_2_5
T_4_13_wire_logic_cluster/lc_5/in_2

End 

Net : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_ClkZ0
T_6_8_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g2_6
T_6_8_input_2_6
T_6_8_wire_logic_cluster/lc_6/in_2

T_6_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g1_6
T_7_8_wire_logic_cluster/lc_4/in_3

End 

Net : w_Master_RX_Byte_0
T_6_13_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g1_1
T_5_14_input_2_2
T_5_14_wire_logic_cluster/lc_2/in_2

End 

Net : r_ADC_WordZ0Z_5
T_4_14_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g1_4
T_4_14_wire_logic_cluster/lc_4/in_3

T_4_14_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_45
T_4_13_lc_trk_g1_5
T_4_13_input_2_0
T_4_13_wire_logic_cluster/lc_0/in_2

End 

Net : r_ADC_WordZ0Z_8
T_5_14_wire_logic_cluster/lc_2/out
T_5_14_lc_trk_g3_2
T_5_14_wire_logic_cluster/lc_2/in_3

T_5_14_wire_logic_cluster/lc_2/out
T_5_11_sp4_v_t_44
T_4_13_lc_trk_g2_1
T_4_13_input_2_3
T_4_13_wire_logic_cluster/lc_3/in_2

End 

Net : r_ADC_WordZ0Z_9
T_4_14_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g3_6
T_4_14_wire_logic_cluster/lc_6/in_3

T_4_14_wire_logic_cluster/lc_6/out
T_4_8_sp12_v_t_23
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_4/in_1

End 

Net : r_ADC_WordZ0Z_12
T_4_14_wire_logic_cluster/lc_2/out
T_4_14_lc_trk_g3_2
T_4_14_wire_logic_cluster/lc_2/in_3

T_4_14_wire_logic_cluster/lc_2/out
T_4_10_sp4_v_t_41
T_4_13_lc_trk_g0_1
T_4_13_input_2_7
T_4_13_wire_logic_cluster/lc_7/in_2

End 

Net : CONSTANT_ONE_NET
T_2_8_wire_logic_cluster/lc_6/out
T_2_8_sp4_h_l_1
T_4_8_lc_trk_g3_4
T_4_8_input_2_1
T_4_8_wire_logic_cluster/lc_1/in_2

T_2_8_wire_logic_cluster/lc_6/out
T_2_8_sp4_h_l_1
T_4_8_lc_trk_g2_4
T_4_8_input_2_2
T_4_8_wire_logic_cluster/lc_2/in_2

T_2_8_wire_logic_cluster/lc_6/out
T_2_8_sp4_h_l_1
T_4_8_lc_trk_g3_4
T_4_8_input_2_3
T_4_8_wire_logic_cluster/lc_3/in_2

T_2_8_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_44
T_3_11_sp4_h_l_3
T_2_11_lc_trk_g0_3
T_2_11_input_2_1
T_2_11_wire_logic_cluster/lc_1/in_2

T_2_8_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_44
T_2_11_lc_trk_g1_1
T_2_11_input_2_2
T_2_11_wire_logic_cluster/lc_2/in_2

T_2_8_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_44
T_3_11_sp4_h_l_3
T_2_11_lc_trk_g0_3
T_2_11_input_2_3
T_2_11_wire_logic_cluster/lc_3/in_2

T_2_8_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_44
T_2_11_lc_trk_g1_1
T_2_11_input_2_4
T_2_11_wire_logic_cluster/lc_4/in_2

T_2_8_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_44
T_3_11_sp4_h_l_3
T_2_11_lc_trk_g0_3
T_2_11_input_2_5
T_2_11_wire_logic_cluster/lc_5/in_2

End 

Net : bfn_4_14_0_
T_4_14_wire_logic_cluster/carry_in_mux/cout
T_4_14_wire_logic_cluster/lc_0/in_3

End 

Net : i_Clk_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_13_wire_logic_cluster/lc_3/clk

End 

Net : i_SPI_MISO_c
T_13_9_wire_io_cluster/io_0/D_IN_0
T_11_9_sp4_h_l_0
T_7_9_sp4_h_l_8
T_6_9_sp4_v_t_45
T_5_12_lc_trk_g3_5
T_5_12_input_2_4
T_5_12_wire_logic_cluster/lc_4/in_2

T_13_9_wire_io_cluster/io_0/D_IN_0
T_11_9_sp4_h_l_0
T_7_9_sp4_h_l_8
T_6_9_sp4_v_t_45
T_5_12_lc_trk_g3_5
T_5_12_wire_logic_cluster/lc_1/in_1

T_13_9_wire_io_cluster/io_0/D_IN_0
T_11_9_sp4_h_l_0
T_7_9_sp4_h_l_8
T_6_9_sp4_v_t_45
T_5_12_lc_trk_g3_5
T_5_12_input_2_2
T_5_12_wire_logic_cluster/lc_2/in_2

T_13_9_wire_io_cluster/io_0/D_IN_0
T_11_9_sp4_h_l_0
T_7_9_sp4_h_l_8
T_6_9_sp4_v_t_45
T_5_12_lc_trk_g3_5
T_5_12_input_2_0
T_5_12_wire_logic_cluster/lc_0/in_2

T_13_9_wire_io_cluster/io_0/D_IN_0
T_11_9_sp4_h_l_0
T_7_9_sp4_h_l_8
T_6_9_sp4_v_t_45
T_5_12_lc_trk_g3_5
T_5_12_input_2_6
T_5_12_wire_logic_cluster/lc_6/in_2

T_13_9_wire_io_cluster/io_0/D_IN_0
T_11_9_sp4_h_l_0
T_7_9_sp4_h_l_8
T_6_9_sp4_v_t_45
T_5_12_lc_trk_g3_5
T_5_12_wire_logic_cluster/lc_7/in_1

T_13_9_wire_io_cluster/io_0/D_IN_0
T_11_9_sp4_h_l_0
T_7_9_sp4_h_l_8
T_6_9_sp4_v_t_45
T_5_12_lc_trk_g3_5
T_5_12_wire_logic_cluster/lc_3/in_1

T_13_9_wire_io_cluster/io_0/D_IN_0
T_11_9_sp4_h_l_0
T_7_9_sp4_h_l_8
T_6_9_sp4_v_t_45
T_6_13_lc_trk_g1_0
T_6_13_wire_logic_cluster/lc_1/in_0

End 

Net : i_Switch_1_c_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_13_wire_logic_cluster/lc_5/s_r

End 

Net : i_Switch_1_ibuf_gb_io_gb_input
T_13_4_wire_io_cluster/io_1/D_IN_0
T_3_4_sp12_h_l_0
T_4_4_sp4_h_l_3
T_3_4_sp4_v_t_44
T_0_8_span4_horz_15
T_0_8_lc_trk_g0_7
T_0_8_wire_gbuf/in

End 

Net : o_SPI_Clk_c
T_7_8_wire_logic_cluster/lc_4/out
T_8_8_sp12_h_l_0
T_13_8_lc_trk_g0_3
T_13_8_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_LED_Count_i_0
T_4_13_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g1_0
T_4_13_wire_logic_cluster/lc_0/in_1

End 

Net : r_LED_Count_i_1
T_4_13_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g3_1
T_4_13_wire_logic_cluster/lc_1/in_1

End 

Net : r_LED_Count_i_2
T_4_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g1_2
T_4_13_wire_logic_cluster/lc_2/in_1

End 

Net : r_LED_Count_i_3
T_4_13_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g3_3
T_4_13_wire_logic_cluster/lc_3/in_1

End 

Net : r_LED_Count_i_4
T_4_13_wire_logic_cluster/lc_4/out
T_4_13_lc_trk_g0_4
T_4_13_input_2_4
T_4_13_wire_logic_cluster/lc_4/in_2

End 

Net : r_LED_Count_i_5
T_4_13_wire_logic_cluster/lc_5/out
T_4_13_sp12_h_l_1
T_4_13_lc_trk_g0_2
T_4_13_wire_logic_cluster/lc_5/in_1

End 

Net : r_LED_Count_i_6
T_4_13_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g1_6
T_4_13_wire_logic_cluster/lc_6/in_1

End 

Net : bfn_2_13_0_
Net : un1_w_led_enable_cry_7_i
T_4_14_wire_logic_cluster/lc_0/out
T_4_10_sp12_v_t_23
T_4_17_lc_trk_g1_3
T_4_17_wire_io_cluster/io_0/D_OUT_0

T_4_14_wire_logic_cluster/lc_0/out
T_4_10_sp12_v_t_23
T_4_17_lc_trk_g0_3
T_4_17_wire_io_cluster/io_1/D_OUT_0

T_4_14_wire_logic_cluster/lc_0/out
T_0_14_span12_horz_0
T_0_14_lc_trk_g0_0
T_0_14_wire_io_cluster/io_0/D_OUT_0

T_4_14_wire_logic_cluster/lc_0/out
T_0_14_span12_horz_0
T_0_14_lc_trk_g1_0
T_0_14_wire_io_cluster/io_1/D_OUT_0

T_4_14_wire_logic_cluster/lc_0/out
T_4_14_sp4_h_l_5
T_3_14_sp4_v_t_40
T_3_17_lc_trk_g1_0
T_3_17_wire_io_cluster/io_1/D_OUT_0

T_4_14_wire_logic_cluster/lc_0/out
T_5_12_sp4_v_t_44
T_5_16_sp4_v_t_44
T_5_17_lc_trk_g0_4
T_5_17_wire_io_cluster/io_0/D_OUT_0

T_4_14_wire_logic_cluster/lc_0/out
T_5_12_sp4_v_t_44
T_5_16_sp4_v_t_44
T_5_17_lc_trk_g1_4
T_5_17_wire_io_cluster/io_1/D_OUT_0

T_4_14_wire_logic_cluster/lc_0/out
T_4_12_sp4_v_t_45
T_0_16_span4_horz_1
T_0_12_span4_vert_t_12
T_0_13_lc_trk_g0_4
T_0_13_wire_io_cluster/io_0/D_OUT_0

T_4_14_wire_logic_cluster/lc_0/out
T_4_12_sp4_v_t_45
T_0_16_span4_horz_1
T_0_12_span4_vert_t_12
T_0_13_lc_trk_g1_4
T_0_13_wire_io_cluster/io_1/D_OUT_0

T_4_14_wire_logic_cluster/lc_0/out
T_3_14_sp4_h_l_8
T_2_14_sp4_v_t_39
T_2_17_lc_trk_g0_7
T_2_17_wire_io_cluster/io_1/D_OUT_0

T_4_14_wire_logic_cluster/lc_0/out
T_3_14_sp4_h_l_8
T_6_14_sp4_v_t_36
T_6_17_lc_trk_g0_4
T_6_17_wire_io_cluster/io_0/D_OUT_0

T_4_14_wire_logic_cluster/lc_0/out
T_3_14_sp4_h_l_8
T_6_14_sp4_v_t_36
T_6_17_lc_trk_g1_4
T_6_17_wire_io_cluster/io_1/D_OUT_0

T_4_14_wire_logic_cluster/lc_0/out
T_4_12_sp4_v_t_45
T_0_12_span4_horz_8
T_0_12_lc_trk_g0_0
T_0_12_wire_io_cluster/io_0/D_OUT_0

T_4_14_wire_logic_cluster/lc_0/out
T_5_12_sp4_v_t_44
T_5_16_sp4_v_t_37
T_1_17_span4_horz_r_2
T_1_17_lc_trk_g1_2
T_1_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_LED_Count_i_7
T_4_13_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g3_7
T_4_13_wire_logic_cluster/lc_7/in_1

End 

