--- 
# information
project: 
  title: "snn-asic"
  description: "asic snn accelerator with adaptive threshold neurons and recurrent connective synapses"
  picture: docs/wrapped_snn_network.png
  author: "Peng Zhou"
  license: LICENSE
  waive_module_test: "no module test yet"

# optional interfaces you want to use: gpio, la1, la2, la3, irq, clk2, wishbone & openram
interfaces: ['gpio']

# test within caravel
caravel_test:
  recipe: "coco_test"
  directory: "caravel_snn_test"
  id: 4
  module_name: "wrapped_snn_network"

# module test
module_test:
  recipe: "all" 
  directory: "project directory"
  makefile: "Makefile"

# run the wrapper formal proof
wrapper_proof:
  directory: "."
  sby: "properties.sby"

# openlane config, used in case I need to re-harden
openlane:
  config: "config.tcl"

# source required for various configs and module instantiation
source:
    - wrapper.v
    - src/input_neuron.v
    - src/hidden_neuron.v
    - src/output_neuron.v
    - src/snn_network.v
    - src/spk_counter.v

# gds - check nothing on metal 5, DRC & LVS
final:
  directory: "final"
  gds_filename: "gds/wrapped_snn_network.gds"
  lvs_filename: "verilog/gl/wrapped_snn_network.v"
  lef_filename: "lef/wrapped_snn_network.lef"
