{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639391067940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639391067948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 13 18:24:27 2021 " "Processing started: Mon Dec 13 18:24:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639391067948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391067948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov5640_sdram_vga -c ov5640_sdram_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_sdram_vga -c ov5640_sdram_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391067948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639391068909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639391068909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 adv7123_driver " "Found entity 1: adv7123_driver" {  } { { "../rtl/vga/adv7123_driver.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/tb/top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/tb/top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "../tb/top_tb.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/tb/top_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/sobel_shift/sobel_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/sobel_shift/sobel_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_shift " "Found entity 1: sobel_shift" {  } { { "../ip/sobel_shift/sobel_shift.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/sobel_shift/sobel_shift.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_fifo " "Found entity 1: vga_fifo" {  } { { "../ip/vga_fifo/vga_fifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/data_buf/data_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/data_buf/data_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_buf " "Found entity 1: data_buf" {  } { { "../ip/data_buf/data_buf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/data_buf/data_buf.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/cmd_buf/cmd_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/cmd_buf/cmd_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_buf " "Found entity 1: cmd_buf" {  } { { "../ip/cmd_buf/cmd_buf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/cmd_buf/cmd_buf.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../ip/wrfifo/wrfifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../ip/rdfifo/rdfifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/gs_shift/gs_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/gs_shift/gs_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 gs_shift " "Found entity 1: gs_shift" {  } { { "../ip/gs_shift/gs_shift.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/gs_shift/gs_shift.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080612 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/iobuf/iobuf.v E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/iobuf.v " "Clear box output file E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/iobuf/iobuf.v is not compatible with the current compile. Used regenerated output file E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/iobuf.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1639391080652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/iobuf.v 2 2 " "Found 2 design units, including 2 entities, in source file db/iobuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 iobuf_iobuf_in_d8i " "Found entity 1: iobuf_iobuf_in_d8i" {  } { { "db/iobuf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/iobuf.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080654 ""} { "Info" "ISGN_ENTITY_NAME" "2 iobuf " "Found entity 2: iobuf" {  } { { "db/iobuf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/iobuf.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_intf " "Found entity 1: sdram_intf" {  } { { "../rtl/sdram/sdram_intf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_controler.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_controler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controler " "Found entity 1: sdram_controler" {  } { { "../rtl/sdram/sdram_controler.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_controler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_config " "Found entity 1: ov5640_config" {  } { { "../rtl/ov5640/ov5640_config.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_config.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_cfg " "Found entity 1: ov5640_cfg" {  } { { "../rtl/ov5640/ov5640_cfg.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_cfg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_intf.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_intf " "Found entity 1: i2c_intf" {  } { { "../rtl/ov5640/i2c_intf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_intf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_interface " "Found entity 1: i2c_interface" {  } { { "../rtl/ov5640/i2c_interface.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_config " "Found entity 1: i2c_config" {  } { { "../rtl/ov5640/i2c_config.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_cfg " "Found entity 1: i2c_cfg" {  } { { "../rtl/ov5640/i2c_cfg.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_cfg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "../rtl/img_process/sobel.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/img_process/sobel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/rgb565_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/rgb565_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb565_gray " "Found entity 1: rgb565_gray" {  } { { "../rtl/img_process/rgb565_gray.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/img_process/rgb565_gray.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/img_process.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/img_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_process " "Found entity 1: img_process" {  } { { "../rtl/img_process/img_process.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/img_process/img_process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/gs_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/gs_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 gs_filter " "Found entity 1: gs_filter" {  } { { "../rtl/img_process/gs_filter.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/img_process/gs_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/gray2bin.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/gray2bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 gray2bin " "Found entity 1: gray2bin" {  } { { "../rtl/img_process/gray2bin.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/img_process/gray2bin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/param.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_sdram_vga " "Found entity 1: ov5640_sdram_vga" {  } { { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391080996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391080996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/capture.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 capture " "Found entity 1: capture" {  } { { "../rtl/capture.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/capture.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391081022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391081022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll0/pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll0/pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Found entity 1: pll0" {  } { { "../ip/pll0/pll0.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391081025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391081025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0_0002 " "Found entity 1: pll0_0002" {  } { { "../ip/pll0/pll0/pll0_0002.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391081057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391081057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll1/pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll1/pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "../ip/pll1/pll1.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391081062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391081062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_0002 " "Found entity 1: pll1_0002" {  } { { "../ip/pll1/pll1/pll1_0002.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391081068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391081068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_sdram_vga " "Elaborating entity \"ov5640_sdram_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639391081615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0 pll0:u_pll0 " "Elaborating entity \"pll0\" for hierarchy \"pll0:u_pll0\"" {  } { { "../rtl/ov5640_sdram_vga.v" "u_pll0" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391081625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0_0002 pll0:u_pll0\|pll0_0002:pll0_inst " "Elaborating entity \"pll0_0002\" for hierarchy \"pll0:u_pll0\|pll0_0002:pll0_inst\"" {  } { { "../ip/pll0/pll0.v" "pll0_inst" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391081632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/pll0/pll0/pll0_0002.v" "altera_pll_i" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391081674 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639391081771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/pll0/pll0/pll0_0002.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391081771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 24.000000 MHz " "Parameter \"output_clock_frequency0\" = \"24.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 74.285714 MHz " "Parameter \"output_clock_frequency1\" = \"74.285714 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081771 ""}  } { { "../ip/pll0/pll0/pll0_0002.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639391081771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:u_pll1 " "Elaborating entity \"pll1\" for hierarchy \"pll1:u_pll1\"" {  } { { "../rtl/ov5640_sdram_vga.v" "u_pll1" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391081782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_0002 pll1:u_pll1\|pll1_0002:pll1_inst " "Elaborating entity \"pll1_0002\" for hierarchy \"pll1:u_pll1\|pll1_0002:pll1_inst\"" {  } { { "../ip/pll1/pll1.v" "pll1_inst" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391081795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/pll1/pll1/pll1_0002.v" "altera_pll_i" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391081807 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639391081825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/pll1/pll1/pll1_0002.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391081825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 150.000000 MHz " "Parameter \"output_clock_frequency0\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 150.000000 MHz " "Parameter \"output_clock_frequency1\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 2222 ps " "Parameter \"phase_shift1\" = \"2222 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391081825 ""}  } { { "../ip/pll1/pll1/pll1_0002.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639391081825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iobuf iobuf:u_iobuf " "Elaborating entity \"iobuf\" for hierarchy \"iobuf:u_iobuf\"" {  } { { "../rtl/ov5640_sdram_vga.v" "u_iobuf" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391081838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iobuf_iobuf_in_d8i iobuf:u_iobuf\|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component " "Elaborating entity \"iobuf_iobuf_in_d8i\" for hierarchy \"iobuf:u_iobuf\|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component\"" {  } { { "db/iobuf.v" "iobuf_iobuf_in_d8i_component" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/iobuf.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391081868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_config ov5640_config:u_cfg " "Elaborating entity \"ov5640_config\" for hierarchy \"ov5640_config:u_cfg\"" {  } { { "../rtl/ov5640_sdram_vga.v" "u_cfg" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391081895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_config ov5640_config:u_cfg\|i2c_config:u_i2c_cfg " "Elaborating entity \"i2c_config\" for hierarchy \"ov5640_config:u_cfg\|i2c_config:u_i2c_cfg\"" {  } { { "../rtl/ov5640/ov5640_config.v" "u_i2c_cfg" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_config.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391081898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 i2c_config.v(129) " "Verilog HDL assignment warning at i2c_config.v(129): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/ov5640/i2c_config.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639391081900 "|ov5640_sdram_vga|ov5640_config:u_cfg|i2c_config:u_i2c_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_config.v(146) " "Verilog HDL assignment warning at i2c_config.v(146): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ov5640/i2c_config.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639391081900 "|ov5640_sdram_vga|ov5640_config:u_cfg|i2c_config:u_i2c_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 i2c_config.v(163) " "Verilog HDL assignment warning at i2c_config.v(163): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/ov5640/i2c_config.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639391081900 "|ov5640_sdram_vga|ov5640_config:u_cfg|i2c_config:u_i2c_cfg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_interface ov5640_config:u_cfg\|i2c_interface:u_i2c_interface " "Elaborating entity \"i2c_interface\" for hierarchy \"ov5640_config:u_cfg\|i2c_interface:u_i2c_interface\"" {  } { { "../rtl/ov5640/ov5640_config.v" "u_i2c_interface" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_config.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_interface.v(148) " "Verilog HDL assignment warning at i2c_interface.v(148): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/ov5640/i2c_interface.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_interface.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639391082014 "|ov5640_sdram_vga|ov5640_config:u_cfg|i2c_interface:u_i2c_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_interface.v(165) " "Verilog HDL assignment warning at i2c_interface.v(165): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ov5640/i2c_interface.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_interface.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639391082014 "|ov5640_sdram_vga|ov5640_config:u_cfg|i2c_interface:u_i2c_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "capture capture:u_capture " "Elaborating entity \"capture\" for hierarchy \"capture:u_capture\"" {  } { { "../rtl/ov5640_sdram_vga.v" "u_capture" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082030 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 capture.v(45) " "Verilog HDL assignment warning at capture.v(45): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/capture.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/capture.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639391082031 "|ov5640_sdram_vga|capture:u_capture"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 capture.v(61) " "Verilog HDL assignment warning at capture.v(61): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/capture.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/capture.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639391082032 "|ov5640_sdram_vga|capture:u_capture"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controler sdram_controler:u_sdram_ctrl " "Elaborating entity \"sdram_controler\" for hierarchy \"sdram_controler:u_sdram_ctrl\"" {  } { { "../rtl/ov5640_sdram_vga.v" "u_sdram_ctrl" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\"" {  } { { "../rtl/sdram/sdram_controler.v" "u_rw_ctrl" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_controler.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082091 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdram_ctrl.v(207) " "Verilog HDL assignment warning at sdram_ctrl.v(207): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639391082092 "|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdram_ctrl.v(223) " "Verilog HDL assignment warning at sdram_ctrl.v(223): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639391082092 "|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_ctrl.v(290) " "Verilog HDL assignment warning at sdram_ctrl.v(290): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639391082093 "|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "wrfifo_inst" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../ip/wrfifo/wrfifo.v" "dcfifo_component" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../ip/wrfifo/wrfifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391082474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391082474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391082474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391082474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391082474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391082474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391082474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391082474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391082474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391082474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391082474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391082474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391082474 ""}  } { { "../ip/wrfifo/wrfifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639391082474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_n8r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_n8r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_n8r1 " "Found entity 1: dcfifo_n8r1" {  } { { "db/dcfifo_n8r1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391082526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391082526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_n8r1 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated " "Elaborating entity \"dcfifo_n8r1\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_rab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_rab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_rab " "Found entity 1: a_gray2bin_rab" {  } { { "db/a_gray2bin_rab.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_gray2bin_rab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391082554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391082554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_rab sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|a_gray2bin_rab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_rab\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|a_gray2bin_rab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_n8r1.tdf" "rdptr_g_gray2bin" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qv6 " "Found entity 1: a_graycounter_qv6" {  } { { "db/a_graycounter_qv6.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_graycounter_qv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391082603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391082603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qv6 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|a_graycounter_qv6:rdptr_g1p " "Elaborating entity \"a_graycounter_qv6\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|a_graycounter_qv6:rdptr_g1p\"" {  } { { "db/dcfifo_n8r1.tdf" "rdptr_g1p" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mdc " "Found entity 1: a_graycounter_mdc" {  } { { "db/a_graycounter_mdc.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_graycounter_mdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391082660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391082660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mdc sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|a_graycounter_mdc:wrptr_g1p " "Elaborating entity \"a_graycounter_mdc\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|a_graycounter_mdc:wrptr_g1p\"" {  } { { "db/dcfifo_n8r1.tdf" "wrptr_g1p" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j1b1 " "Found entity 1: altsyncram_j1b1" {  } { { "db/altsyncram_j1b1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/altsyncram_j1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391082717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391082717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j1b1 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|altsyncram_j1b1:fifo_ram " "Elaborating entity \"altsyncram_j1b1\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|altsyncram_j1b1:fifo_ram\"" {  } { { "db/dcfifo_n8r1.tdf" "fifo_ram" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391082731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391082731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_n8r1.tdf" "rs_brp" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391082777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391082777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_n8r1.tdf" "rs_dgwp" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391082797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391082797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe13 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe13\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe13" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391082813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391082813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_n8r1.tdf" "ws_dgrp" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391082830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391082830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe16 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe16\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe16" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c06 " "Found entity 1: cmpr_c06" {  } { { "db/cmpr_c06.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cmpr_c06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391082876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391082876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c06 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|cmpr_c06:rdempty_eq_comp " "Elaborating entity \"cmpr_c06\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|cmpr_c06:rdempty_eq_comp\"" {  } { { "db/dcfifo_n8r1.tdf" "rdempty_eq_comp" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "rdfifo_inst" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391082899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../ip/rdfifo/rdfifo.v" "dcfifo_component" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391083161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../ip/rdfifo/rdfifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391083171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083171 ""}  } { { "../ip/rdfifo/rdfifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639391083171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_a9r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_a9r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_a9r1 " "Found entity 1: dcfifo_a9r1" {  } { { "db/dcfifo_a9r1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_a9r1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391083219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391083219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_a9r1 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated " "Elaborating entity \"dcfifo_a9r1\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391083220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_dpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391083303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391083303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\"" {  } { { "db/dcfifo_a9r1.tdf" "rs_dgwp" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_a9r1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391083304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391083318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391083318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_ue9:dffpipe5 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_ue9:dffpipe5\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe5" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_dpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391083320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_epl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_epl " "Found entity 1: alt_synch_pipe_epl" {  } { { "db/alt_synch_pipe_epl.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_epl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391083340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391083340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_epl sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|alt_synch_pipe_epl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_epl\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\"" {  } { { "db/dcfifo_a9r1.tdf" "ws_dgrp" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_a9r1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391083342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391083361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391083361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_ve9:dffpipe8 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_ve9:dffpipe8\"" {  } { { "db/alt_synch_pipe_epl.tdf" "dffpipe8" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_epl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391083363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_intf sdram_controler:u_sdram_ctrl\|sdram_intf:u_intf " "Elaborating entity \"sdram_intf\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_intf:u_intf\"" {  } { { "../rtl/sdram/sdram_controler.v" "u_intf" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_controler.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391083412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdram_intf.v(177) " "Verilog HDL assignment warning at sdram_intf.v(177): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/sdram/sdram_intf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639391083413 "|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_intf:u_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_intf.v(194) " "Verilog HDL assignment warning at sdram_intf.v(194): truncated value with size 32 to match size of target (15)" {  } { { "../rtl/sdram/sdram_intf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639391083414 "|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_intf:u_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_intf.v(217) " "Verilog HDL assignment warning at sdram_intf.v(217): truncated value with size 32 to match size of target (15)" {  } { { "../rtl/sdram/sdram_intf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639391083415 "|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_intf:u_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_intf.v(237) " "Verilog HDL assignment warning at sdram_intf.v(237): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/sdram/sdram_intf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639391083415 "|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_intf:u_intf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adv7123_driver adv7123_driver:u_vga_intf " "Elaborating entity \"adv7123_driver\" for hierarchy \"adv7123_driver:u_vga_intf\"" {  } { { "../rtl/ov5640_sdram_vga.v" "u_vga_intf" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391083430 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 adv7123_driver.v(50) " "Verilog HDL assignment warning at adv7123_driver.v(50): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/vga/adv7123_driver.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639391083431 "|ov5640_sdram_vga|adv7123_driver:u_vga_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adv7123_driver.v(66) " "Verilog HDL assignment warning at adv7123_driver.v(66): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga/adv7123_driver.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639391083431 "|ov5640_sdram_vga|adv7123_driver:u_vga_intf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_fifo adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst " "Elaborating entity \"vga_fifo\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\"" {  } { { "../rtl/vga/adv7123_driver.v" "vga_fifo_inst" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391083456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\"" {  } { { "../ip/vga_fifo/vga_fifo.v" "scfifo_component" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391083683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\"" {  } { { "../ip/vga_fifo/vga_fifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391083718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639391083719 ""}  } { { "../ip/vga_fifo/vga_fifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639391083719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_m7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_m7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_m7a1 " "Found entity 1: scfifo_m7a1" {  } { { "db/scfifo_m7a1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/scfifo_m7a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391083786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391083786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_m7a1 adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated " "Elaborating entity \"scfifo_m7a1\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391083787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tda1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tda1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tda1 " "Found entity 1: a_dpfifo_tda1" {  } { { "db/a_dpfifo_tda1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391083822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391083822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tda1 adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo " "Elaborating entity \"a_dpfifo_tda1\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\"" {  } { { "db/scfifo_m7a1.tdf" "dpfifo" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/scfifo_m7a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391083824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d0i1 " "Found entity 1: altsyncram_d0i1" {  } { { "db/altsyncram_d0i1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/altsyncram_d0i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391083884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391083884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d0i1 adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|altsyncram_d0i1:FIFOram " "Elaborating entity \"altsyncram_d0i1\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|altsyncram_d0i1:FIFOram\"" {  } { { "db/a_dpfifo_tda1.tdf" "FIFOram" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391083886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cmpr_3l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391083942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391083942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tda1.tdf" "almost_full_comparer" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391083944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cmpr_3l8:three_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cmpr_3l8:three_comparison\"" {  } { { "db/a_dpfifo_tda1.tdf" "three_comparison" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391083949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cntr_ggb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391083997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391083997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cntr_ggb:rd_ptr_msb " "Elaborating entity \"cntr_ggb\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cntr_ggb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tda1.tdf" "rd_ptr_msb" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391084000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cntr_tg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391084053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391084053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_tda1.tdf" "usedw_counter" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391084055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639391084109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391084109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cntr_hgb:wr_ptr " "Elaborating entity \"cntr_hgb\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cntr_hgb:wr_ptr\"" {  } { { "db/a_dpfifo_tda1.tdf" "wr_ptr" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391084111 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|altsyncram_d0i1:FIFOram\|q_b\[5\] " "Synthesized away node \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|altsyncram_d0i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_d0i1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/altsyncram_d0i1.tdf" 177 2 0 } } { "db/a_dpfifo_tda1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf" 46 2 0 } } { "db/scfifo_m7a1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/scfifo_m7a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../ip/vga_fifo/vga_fifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v" 82 0 0 } } { "../rtl/vga/adv7123_driver.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v" 122 0 0 } } { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 224 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639391084919 "|ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|altsyncram_d0i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|altsyncram_j1b1:fifo_ram\|q_b\[5\] " "Synthesized away node \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|altsyncram_j1b1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_j1b1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/altsyncram_j1b1.tdf" 190 2 0 } } { "db/dcfifo_a9r1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_a9r1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../ip/rdfifo/rdfifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v" 92 0 0 } } { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v" 390 0 0 } } { "../rtl/sdram/sdram_controler.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_controler.v" 67 0 0 } } { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639391084919 "|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|altsyncram_j1b1:fifo_ram|ram_block11a5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1639391084919 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1639391084919 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639391088984 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn GND " "Pin \"cmos_pwdn\" is stuck at GND" {  } { { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639391100620 "|ov5640_sdram_vga|cmos_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_reset VCC " "Pin \"cmos_reset\" is stuck at VCC" {  } { { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639391100620 "|ov5640_sdram_vga|cmos_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639391100620 "|ov5640_sdram_vga|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_csn GND " "Pin \"sdram_csn\" is stuck at GND" {  } { { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639391100620 "|ov5640_sdram_vga|sdram_csn"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[7\] GND " "Pin \"vga_g\[7\]\" is stuck at GND" {  } { { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639391100620 "|ov5640_sdram_vga|vga_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639391100620 "|ov5640_sdram_vga|vga_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639391100620 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639391100914 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639391103726 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 4 0 0 " "Adding 14 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639391104346 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639391104346 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1567 " "Implemented 1567 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639391104692 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639391104692 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1639391104692 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1431 " "Implemented 1431 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639391104692 ""} { "Info" "ICUT_CUT_TM_RAMS" "46 " "Implemented 46 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639391104692 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1639391104692 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639391104692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639391104728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 13 18:25:04 2021 " "Processing ended: Mon Dec 13 18:25:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639391104728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639391104728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639391104728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639391104728 ""}
