-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/complex_convert1/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri_x11 is
  port (
    c : in std_logic_vector( 38-1 downto 0 );
    re : out std_logic_vector( 19-1 downto 0 );
    im : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri_x11;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri_x11 is 
  signal slice_im_y_net : std_logic_vector( 19-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 19-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  reinterpret1_output_port_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/complex_convert1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x21 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x21;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x21 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_d7bc13a9b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/complex_convert1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_complex_convert1 is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_complex_convert1;
architecture structural of blast_module_v6_cordic_ddc_complex_convert1 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri_x11 
  port map (
    c => reinterpret1_output_port_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x21 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  convert_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 19,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 19,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/complex_convert2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri_x12 is
  port (
    c : in std_logic_vector( 38-1 downto 0 );
    re : out std_logic_vector( 19-1 downto 0 );
    im : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri_x12;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri_x12 is 
  signal force_re_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 19-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  reinterpret1_output_port_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/complex_convert2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x22 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x22;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x22 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_d7bc13a9b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/complex_convert2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_complex_convert2 is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_complex_convert2;
architecture structural of blast_module_v6_cordic_ddc_complex_convert2 is 
  signal force_re_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal convert_im_dout_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri_x12 
  port map (
    c => reinterpret1_output_port_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x22 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  convert_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 19,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 19,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/downselect /c_to_ri8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri8 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri8;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri8 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/downselect /ri_to_c5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c5 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c5;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c5 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal shift3_op_net : std_logic_vector( 18-1 downto 0 );
  signal shift1_op_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  shift3_op_net <= re;
  shift1_op_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_d7bc13a9b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => shift1_op_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => shift3_op_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/downselect 
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_downselect is
  port (
    complexin : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_downselect;
architecture structural of blast_module_v6_cordic_ddc_downselect is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal shift3_op_net : std_logic_vector( 18-1 downto 0 );
  signal shift1_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out1 <= concat_y_net_x0;
  concat_y_net <= complexin;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri8 : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri8 
  port map (
    c => concat_y_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  ri_to_c5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c5 
  port map (
    re => shift3_op_net,
    im => shift1_op_net,
    c => concat_y_net_x0
  );
  shift1 : entity xil_defaultlib.sysgen_shift_f19750dfa5 
  port map (
    clr => '0',
    ip => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => shift1_op_net
  );
  shift3 : entity xil_defaultlib.sysgen_shift_f19750dfa5 
  port map (
    clr => '0',
    ip => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => shift3_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/downselect 1/c_to_ri8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri8_x0 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri8_x0;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri8_x0 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/downselect 1/ri_to_c5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c5_x0 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c5_x0;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c5_x0 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal shift3_op_net : std_logic_vector( 18-1 downto 0 );
  signal shift1_op_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  shift3_op_net <= re;
  shift1_op_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_d7bc13a9b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => shift1_op_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => shift3_op_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/downselect 1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_downselect_1 is
  port (
    complexin : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_downselect_1;
architecture structural of blast_module_v6_cordic_ddc_downselect_1 is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal shift3_op_net : std_logic_vector( 18-1 downto 0 );
  signal shift1_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out1 <= concat_y_net_x0;
  concat_y_net <= complexin;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri8 : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri8_x0 
  port map (
    c => concat_y_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  ri_to_c5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c5_x0 
  port map (
    re => shift3_op_net,
    im => shift1_op_net,
    c => concat_y_net_x0
  );
  shift1 : entity xil_defaultlib.sysgen_shift_f19750dfa5 
  port map (
    clr => '0',
    ip => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => shift1_op_net
  );
  shift3 : entity xil_defaultlib.sysgen_shift_f19750dfa5 
  port map (
    clr => '0',
    ip => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => shift3_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x24 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x24;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x24 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x24 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x24;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x24 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmux0_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => dmux0_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => dmux0_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x11 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x11;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x11 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_646be2ce72 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_add_x5 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_add_x5;
architecture structural of blast_module_v6_cordic_ddc_bus_add_x5 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= concatenate_y_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x24 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x24 
  port map (
    bus_in => dmux0_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x11 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_190f0e03f7 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_190f0e03f7 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x76 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    in3 : in std_logic_vector( 19-1 downto 0 );
    in4 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x76;
architecture structural of blast_module_v6_cordic_ddc_bussify_x76 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  convert_dout_net_x1 <= in1;
  convert_dout_net_x0 <= in2;
  convert_dout_net <= in3;
  convert_dout_net_x2 <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_4b6b792f08 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv1_x5 is
  port (
    din : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv1_x5;
architecture structural of blast_module_v6_cordic_ddc_conv1_x5 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal never_op_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= convert_dout_net;
  of_x0 <= never_op_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 19,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  never : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => never_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv2_x5 is
  port (
    din : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv2_x5;
architecture structural of blast_module_v6_cordic_ddc_conv2_x5 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal never_op_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= convert_dout_net;
  of_x0 <= never_op_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 19,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  never : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => never_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv3_x5 is
  port (
    din : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv3_x5;
architecture structural of blast_module_v6_cordic_ddc_conv3_x5 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal never_op_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= convert_dout_net;
  of_x0 <= never_op_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 19,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  never : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => never_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv4_x5 is
  port (
    din : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv4_x5;
architecture structural of blast_module_v6_cordic_ddc_conv4_x5 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal never_op_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= convert_dout_net;
  of_x0 <= never_op_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 19,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  never : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => never_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x29 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x29;
architecture structural of blast_module_v6_cordic_ddc_debus_x29 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_convert/of_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_of_bussify_x4 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_of_bussify_x4;
architecture structural of blast_module_v6_cordic_ddc_of_bussify_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal never_op_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal never_op_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal never_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal never_op_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  never_op_net_x2 <= in1;
  never_op_net_x1 <= in2;
  never_op_net_x0 <= in3;
  never_op_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => never_op_net_x2,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => never_op_net_x1,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => never_op_net_x0,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => never_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert_x10 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 76-1 downto 0 );
    overflow : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert_x10;
architecture structural of blast_module_v6_cordic_ddc_bus_convert_x10 is 
  signal concatenate_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal never_op_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal never_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal never_op_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal never_op_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  overflow <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x76 
  port map (
    in1 => convert_dout_net,
    in2 => convert_dout_net_x0,
    in3 => convert_dout_net_x1,
    in4 => convert_dout_net_x2,
    bus_out => concatenate_y_net_x0
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv1_x5 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net,
    of_x0 => never_op_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv2_x5 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x0,
    of_x0 => never_op_net_x0
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv3_x5 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x1,
    of_x0 => never_op_net_x1
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv4_x5 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x2,
    of_x0 => never_op_net_x2
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x29 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  of_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_of_bussify_x4 
  port map (
    in1 => never_op_net,
    in2 => never_op_net_x0,
    in3 => never_op_net_x1,
    in4 => never_op_net_x2,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x11 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x11;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x11 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_relational/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x23 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x23;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x23 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  constant_op_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => constant_op_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_relational/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x23 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x23;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x23 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_relational/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x77 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x77;
architecture structural of blast_module_v6_cordic_ddc_bussify_x77 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  relational1_op_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => relational1_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_relational
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_relational_x5 is
  port (
    a : in std_logic_vector( 4-1 downto 0 );
    b : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_relational_x5;
architecture structural of blast_module_v6_cordic_ddc_bus_relational_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net;
  constant_op_net <= a;
  reinterpret_out_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x23 
  port map (
    bus_in => constant_op_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x23 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x77 
  port map (
    in1 => relational1_op_net,
    bus_out => reinterpret1_output_port_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_152d82e84a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x22 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x22;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x22 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x22 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x22;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x22 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmux0_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => dmux0_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => dmux0_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x12 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x12;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x12 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_646be2ce72 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_sub_x5 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_sub_x5;
architecture structural of blast_module_v6_cordic_ddc_bus_sub_x5 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= concatenate_y_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x22 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x22 
  port map (
    bus_in => dmux0_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x12 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_1a59bf3765 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_1a59bf3765 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/munge/join
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_join_x7 is
  port (
    in1 : in std_logic_vector( 2-1 downto 0 );
    in2 : in std_logic_vector( 2-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_join_x7;
architecture structural of blast_module_v6_cordic_ddc_join_x7 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_5eed0ef8e9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/munge/split
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_split_x7 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out2 : out std_logic_vector( 2-1 downto 0 );
    lsb_out1 : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_split_x7;
architecture structural of blast_module_v6_cordic_ddc_split_x7 is 
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 2-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 3,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct/munge
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_munge_x5 is
  port (
    din : in std_logic_vector( 4-1 downto 0 );
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_munge_x5;
architecture structural of blast_module_v6_cordic_ddc_munge_x5 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concatenate_y_net_x0 <= din;
  join : entity xil_defaultlib.blast_module_v6_cordic_ddc_join_x7 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split : entity xil_defaultlib.blast_module_v6_cordic_ddc_split_x7 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret_out : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x0,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_butterfly_direct_x5 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw : out std_logic_vector( 38-1 downto 0 );
    a_bw_x0 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_butterfly_direct_x5;
architecture structural of blast_module_v6_cordic_ddc_butterfly_direct_x5 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 38-1 downto 0 );
begin
  a_bw <= reinterpret2_output_port_net;
  a_bw_x0 <= reinterpret1_output_port_net;
  of_x0 <= reinterpret1_output_port_net_x0;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net_x1 <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_add_x5 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => dmux0_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert_x10 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0,
    overflow => concatenate_y_net_x1
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x11 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_relational : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_relational_x5 
  port map (
    a => constant_op_net,
    b => reinterpret_out_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x0
  );
  bus_sub : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_sub_x5 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => dmux0_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x2
  );
  munge : entity xil_defaultlib.blast_module_v6_cordic_ddc_munge_x5 
  port map (
    din => concatenate_y_net_x1,
    dout => reinterpret_out_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_ebee13c473 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x2,
    y => concat_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_e355fec26b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  delay0 : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/delay0/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand_x11 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand_x11;
architecture structural of blast_module_v6_cordic_ddc_din_expand_x11 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal din2_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  din2_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => din2_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/delay0/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress_x11 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress_x11;
architecture structural of blast_module_v6_cordic_ddc_dout_compress_x11 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal del1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay0_x5 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay0_x5;
architecture structural of blast_module_v6_cordic_ddc_delay0_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal din2_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal del1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  din2_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand_x11 
  port map (
    bus_in => din2_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress_x11 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_88da11b4d2 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/delay1/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand_x12 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand_x12;
architecture structural of blast_module_v6_cordic_ddc_din_expand_x12 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  dmux1_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => dmux1_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/delay1/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress_x12 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress_x12;
architecture structural of blast_module_v6_cordic_ddc_dout_compress_x12 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal del1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay1_x5 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay1_x5;
architecture structural of blast_module_v6_cordic_ddc_delay1_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal del1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  dmux1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand_x12 
  port map (
    bus_in => dmux1_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress_x12 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_88da11b4d2 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sync_delay_x8 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sync_delay_x8;
architecture structural of blast_module_v6_cordic_ddc_sync_delay_x8 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 9-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 9-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 9-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_987d205740 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_cb89977908 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_11e4ffe641 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 9
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_d6387abb0b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity xil_defaultlib.sysgen_relational_61035e34f5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_58c5ae0fa0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_fft_stage_1 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    of_in : in std_logic_vector( 1-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 10-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 38-1 downto 0 );
    out2 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_fft_stage_1;
architecture structural of blast_module_v6_cordic_ddc_fft_stage_1 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal fft_shift_net : std_logic_vector( 10-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal din2_q_net : std_logic_vector( 36-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 36-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net;
  out2 <= reinterpret1_output_port_net;
  of_x0 <= logical1_y_net;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net_x2 <= in1;
  reinterpret1_output_port_net_x1 <= in2;
  constant_op_net <= of_in;
  delay1_q_net <= sync;
  fft_shift_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity xil_defaultlib.blast_module_v6_cordic_ddc_butterfly_direct_x5 
  port map (
    a => reinterpret1_output_port_net_x3,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw => reinterpret2_output_port_net,
    a_bw_x0 => reinterpret1_output_port_net,
    of_x0 => reinterpret1_output_port_net_x0,
    sync_out => delay0_q_net
  );
  delay0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay0_x5 
  port map (
    din => din2_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x4
  );
  delay1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay1_x5 
  port map (
    din => dmux1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x3
  );
  sync_delay_x2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_sync_delay_x8 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  din0 : entity xil_defaultlib.sysgen_delay_08ae4cb062 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret1_output_port_net_x2,
    q => din0_q_net
  );
  dsync0 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay1_q_net,
    q => dsync0_q_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 9
  )
  port map (
    en => "1",
    clr => '0',
    rst => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 8,
    x_width => 9,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_9a6d5f6ef8 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din0_q_net,
    d1 => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux0 : entity xil_defaultlib.sysgen_mux_9a6d5f6ef8 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x4,
    d1 => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  dmux0 : entity xil_defaultlib.sysgen_delay_08ae4cb062 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux0_y_net,
    q => dmux0_q_net
  );
  dsync1 : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  din2 : entity xil_defaultlib.sysgen_delay_08ae4cb062 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret1_output_port_net_x1,
    q => din2_q_net
  );
  dmux1 : entity xil_defaultlib.sysgen_delay_08ae4cb062 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux1_y_net,
    q => dmux1_q_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_ba8a1ff382 
  port map (
    clr => '0',
    d0 => reinterpret1_output_port_net_x0,
    d1 => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    y => logical1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x17 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x17;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x17 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay0_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => delay0_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => delay0_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x17 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x17;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x17 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x7 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x7;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x7 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_badcc6ad05 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_add_x3 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_add_x3;
architecture structural of blast_module_v6_cordic_ddc_bus_add_x3 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  delay0_q_net <= a;
  reinterpret_out_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x17 
  port map (
    bus_in => delay0_q_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x17 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x7 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_f65379f0a0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_f65379f0a0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x0,
    b => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x70 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    in3 : in std_logic_vector( 19-1 downto 0 );
    in4 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x70;
architecture structural of blast_module_v6_cordic_ddc_bussify_x70 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  convert_dout_net_x1 <= in1;
  convert_dout_net_x0 <= in2;
  convert_dout_net <= in3;
  convert_dout_net_x2 <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_4b6b792f08 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv1_x3 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv1_x3;
architecture structural of blast_module_v6_cordic_ddc_conv1_x3 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_1642ad96c0 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_1642ad96c0 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv2_x3 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv2_x3;
architecture structural of blast_module_v6_cordic_ddc_conv2_x3 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_1642ad96c0 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_1642ad96c0 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv3_x3 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv3_x3;
architecture structural of blast_module_v6_cordic_ddc_conv3_x3 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_1642ad96c0 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_1642ad96c0 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv4_x3 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv4_x3;
architecture structural of blast_module_v6_cordic_ddc_conv4_x3 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_1642ad96c0 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_1642ad96c0 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x26 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x26;
architecture structural of blast_module_v6_cordic_ddc_debus_x26 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_convert/of_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_of_bussify_x3 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_of_bussify_x3;
architecture structural of blast_module_v6_cordic_ddc_of_bussify_x3 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  and_y_net_x2 <= in1;
  and_y_net_x1 <= in2;
  and_y_net_x0 <= in3;
  and_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x2,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x1,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x0,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert_x7 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 76-1 downto 0 );
    overflow : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert_x7;
architecture structural of blast_module_v6_cordic_ddc_bus_convert_x7 is 
  signal concatenate_y_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  overflow <= concatenate_y_net_x0;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x70 
  port map (
    in1 => convert_dout_net,
    in2 => convert_dout_net_x0,
    in3 => convert_dout_net_x1,
    in4 => convert_dout_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv1_x3 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net,
    of_x0 => and_y_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv2_x3 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x0,
    of_x0 => and_y_net_x0
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv3_x3 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x1,
    of_x0 => and_y_net_x1
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv4_x3 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x2,
    of_x0 => and_y_net_x2
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x26 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  of_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_of_bussify_x3 
  port map (
    in1 => and_y_net,
    in2 => and_y_net_x0,
    in3 => and_y_net_x1,
    in4 => and_y_net_x2,
    bus_out => concatenate_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x8 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x8;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x8 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x64 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x64;
architecture structural of blast_module_v6_cordic_ddc_bussify_x64 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_d2f85fdf8a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x22 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x22;
architecture structural of blast_module_v6_cordic_ddc_debus_x22 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm0_x3 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm0_x3;
architecture structural of blast_module_v6_cordic_ddc_bus_norm0_x3 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x64 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x22 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x66 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x66;
architecture structural of blast_module_v6_cordic_ddc_bussify_x66 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_d2f85fdf8a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x24 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x24;
architecture structural of blast_module_v6_cordic_ddc_debus_x24 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm1_x4 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm1_x4;
architecture structural of blast_module_v6_cordic_ddc_bus_norm1_x4 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x66 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x24 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_relational/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x16 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x16;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x16 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  constant_op_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => constant_op_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_relational/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x16 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x16;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x16 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_relational/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x68 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x68;
architecture structural of blast_module_v6_cordic_ddc_bussify_x68 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  relational1_op_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => relational1_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_relational
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_relational_x4 is
  port (
    a : in std_logic_vector( 4-1 downto 0 );
    b : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_relational_x4;
architecture structural of blast_module_v6_cordic_ddc_bus_relational_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net;
  constant_op_net <= a;
  reinterpret_out_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x16 
  port map (
    bus_in => constant_op_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x16 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x68 
  port map (
    in1 => relational1_op_net,
    bus_out => reinterpret1_output_port_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_152d82e84a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x65 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x65;
architecture structural of blast_module_v6_cordic_ddc_bussify_x65 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_9212f5dc8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x23 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x23;
architecture structural of blast_module_v6_cordic_ddc_debus_x23 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_scale_x4 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    dout : out std_logic_vector( 80-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_scale_x4;
architecture structural of blast_module_v6_cordic_ddc_bus_scale_x4 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x65 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x23 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_dd8fa65636 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_dd8fa65636 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity xil_defaultlib.sysgen_scale_dd8fa65636 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity xil_defaultlib.sysgen_scale_dd8fa65636 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x18 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x18;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x18 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay0_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => delay0_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => delay0_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x18 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x18;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x18 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x8 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x8;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x8 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_badcc6ad05 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_sub_x3 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_sub_x3;
architecture structural of blast_module_v6_cordic_ddc_bus_sub_x3 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  delay0_q_net <= a;
  reinterpret_out_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x18 
  port map (
    bus_in => delay0_q_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x18 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x8 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_bd8542f1c6 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_bd8542f1c6 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x0,
    b => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/munge/join
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_join_x4 is
  port (
    in1 : in std_logic_vector( 2-1 downto 0 );
    in2 : in std_logic_vector( 2-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_join_x4;
architecture structural of blast_module_v6_cordic_ddc_join_x4 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_5eed0ef8e9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/munge/split
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_split_x4 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out2 : out std_logic_vector( 2-1 downto 0 );
    lsb_out1 : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_split_x4;
architecture structural of blast_module_v6_cordic_ddc_split_x4 is 
  signal slice2_y_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 2-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 3,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/munge
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_munge_x4 is
  port (
    din : in std_logic_vector( 4-1 downto 0 );
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_munge_x4;
architecture structural of blast_module_v6_cordic_ddc_munge_x4 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concatenate_y_net_x0 <= din;
  join : entity xil_defaultlib.blast_module_v6_cordic_ddc_join_x4 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split : entity xil_defaultlib.blast_module_v6_cordic_ddc_split_x4 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret_out : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x0,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_d_bussify_x5 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_d_bussify_x5;
architecture structural of blast_module_v6_cordic_ddc_d_bussify_x5 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_d2f85fdf8a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_aca086265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_aca086265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_aca086265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_aca086265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand0_x5 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand0_x5;
architecture structural of blast_module_v6_cordic_ddc_expand0_x5 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_aca086265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_aca086265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_aca086265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_aca086265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand1_x5 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand1_x5;
architecture structural of blast_module_v6_cordic_ddc_expand1_x5 is 
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_aca086265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_aca086265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_aca086265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_aca086265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sel_expand_x5 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sel_expand_x5;
architecture structural of blast_module_v6_cordic_ddc_sel_expand_x5 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_mux_x4 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 84-1 downto 0 );
    d1 : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_mux_x4;
architecture structural of blast_module_v6_cordic_ddc_mux_x4 is 
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_d_bussify_x5 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand0_x5 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand1_x5 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_sel_expand_x5 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity xil_defaultlib.sysgen_mux_d364fdcdd4 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_d364fdcdd4 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity xil_defaultlib.sysgen_mux_d364fdcdd4 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity xil_defaultlib.sysgen_mux_d364fdcdd4 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x67 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x67;
architecture structural of blast_module_v6_cordic_ddc_bussify_x67 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_shift_replicate_x3 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_shift_replicate_x3;
architecture structural of blast_module_v6_cordic_ddc_shift_replicate_x3 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x67 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_create_x3 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_create_x3;
architecture structural of blast_module_v6_cordic_ddc_bus_create_x3 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 19-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_646be2ce72 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_cd4287868b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_cd4287868b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x9 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x9;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x9 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_cd4287868b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_cd4287868b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/twiddle/munge_in/join
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_join_x5 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_join_x5;
architecture structural of blast_module_v6_cordic_ddc_join_x5 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_646be2ce72 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_cd4287868b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_cd4287868b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/twiddle/munge_in/split
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_split_x5 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_split_x5;
architecture structural of blast_module_v6_cordic_ddc_split_x5 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_cd4287868b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_cd4287868b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/twiddle/munge_in
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_munge_in is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_munge_in;
architecture structural of blast_module_v6_cordic_ddc_munge_in is 
  signal reinterpret_out_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  dmux0_q_net <= din;
  join : entity xil_defaultlib.blast_module_v6_cordic_ddc_join_x5 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split : entity xil_defaultlib.blast_module_v6_cordic_ddc_split_x5 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret_out : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => dmux0_q_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/twiddle/munge_out/join
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_join_x6 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_join_x6;
architecture structural of blast_module_v6_cordic_ddc_join_x6 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_646be2ce72 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_cd4287868b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_cd4287868b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/twiddle/munge_out/split
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_split_x6 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_split_x6;
architecture structural of blast_module_v6_cordic_ddc_split_x6 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_cd4287868b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_cd4287868b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/twiddle/munge_out
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_munge_out is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_munge_out;
architecture structural of blast_module_v6_cordic_ddc_munge_out is 
  signal reinterpret_out_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concatenate_y_net_x0 <= din;
  join : entity xil_defaultlib.blast_module_v6_cordic_ddc_join_x6 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split : entity xil_defaultlib.blast_module_v6_cordic_ddc_split_x6 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret_out : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x0,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/twiddle/negate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x69 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x69;
architecture structural of blast_module_v6_cordic_ddc_bussify_x69 is 
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal neg1_op_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  neg1_op_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => neg1_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/twiddle/negate/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x25 is
  port (
    bus_in : in std_logic_vector( 19-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x25;
architecture structural of blast_module_v6_cordic_ddc_debus_x25 is 
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 19,
    y_width => 19
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/twiddle/negate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_negate is
  port (
    din : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_negate;
architecture structural of blast_module_v6_cordic_ddc_negate is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal neg1_op_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x0;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x69 
  port map (
    in1 => neg1_op_net,
    bus_out => reinterpret1_output_port_net_x0
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x25 
  port map (
    bus_in => reinterpret2_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net
  );
  neg1 : entity xil_defaultlib.sysgen_negate_fce9851758 
  port map (
    clr => '0',
    ip => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => neg1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_twiddle_x3 is
  port (
    ai : in std_logic_vector( 38-1 downto 0 );
    bi : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 38-1 downto 0 );
    bwo : out std_logic_vector( 38-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_twiddle_x3;
architecture structural of blast_module_v6_cordic_ddc_twiddle_x3 is 
  signal delay0_q_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 19-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret_out_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 19-1 downto 0 );
  signal delay6_q_net : std_logic_vector( 19-1 downto 0 );
  signal counter_op_net : std_logic_vector( 8-1 downto 0 );
  signal delay7_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 19-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 19-1 downto 0 );
begin
  ao <= delay0_q_net;
  bwo <= reinterpret_out_output_port_net;
  sync_out <= delay8_q_net;
  reinterpret1_output_port_net <= ai;
  dmux0_q_net <= bi;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_create : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_create_x3 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    bus_out => concatenate_y_net
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x9 
  port map (
    bus_in => reinterpret_out_output_port_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  munge_in : entity xil_defaultlib.blast_module_v6_cordic_ddc_munge_in 
  port map (
    din => dmux0_q_net,
    dout => reinterpret_out_output_port_net_x0
  );
  munge_out : entity xil_defaultlib.blast_module_v6_cordic_ddc_munge_out 
  port map (
    din => concatenate_y_net,
    dout => reinterpret_out_output_port_net
  );
  negate : entity xil_defaultlib.blast_module_v6_cordic_ddc_negate 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  delay5 : entity xil_defaultlib.sysgen_delay_361ca48ebb 
  port map (
    clr => '0',
    d => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay5_q_net
  );
  delay0 : entity xil_defaultlib.sysgen_delay_3c42180347 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
  delay6 : entity xil_defaultlib.sysgen_delay_361ca48ebb 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => delay6_q_net
  );
  counter : entity xil_defaultlib.sysgen_counter_a9b70f93d5 
  port map (
    clr => '0',
    rst => delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 7,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice_y_net
  );
  delay7 : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay7_q_net
  );
  mux0 : entity xil_defaultlib.sysgen_mux_e76686ad1b 
  port map (
    clr => '0',
    sel => slice_y_net,
    d0 => delay5_q_net,
    d1 => delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  delay2 : entity xil_defaultlib.sysgen_delay_4b6dfac9df 
  port map (
    clr => '0',
    d => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay3 : entity xil_defaultlib.sysgen_delay_f06489fad7 
  port map (
    clr => '0',
    d => delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay3_q_net
  );
  delay4 : entity xil_defaultlib.sysgen_delay_f06489fad7 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay4_q_net
  );
  delay8 : entity xil_defaultlib.sysgen_delay_ec46aaf929 
  port map (
    clr => '0',
    d => delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_6ccbe22ea3 
  port map (
    clr => '0',
    sel => delay2_q_net,
    d0 => delay3_q_net,
    d1 => delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_butterfly_direct_x4 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw : out std_logic_vector( 38-1 downto 0 );
    a_bw_x0 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_butterfly_direct_x4;
architecture structural of blast_module_v6_cordic_ddc_butterfly_direct_x4 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_out_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 80-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 4-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw <= reinterpret2_output_port_net;
  a_bw_x0 <= reinterpret1_output_port_net_x0;
  of_x0 <= reinterpret1_output_port_net_x1;
  sync_out <= delay0_q_net_x0;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_add_x3 
  port map (
    a => delay0_q_net,
    b => reinterpret_out_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert_x7 
  port map (
    din => concatenate_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0,
    overflow => concatenate_y_net_x1
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x8 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_norm0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm0_x3 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x7
  );
  bus_norm1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm1_x4 
  port map (
    din => concatenate_y_net_x5,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x6
  );
  bus_relational : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_relational_x4 
  port map (
    a => constant_op_net,
    b => reinterpret_out_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x1
  );
  bus_scale : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_scale_x4 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x5
  );
  bus_sub : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_sub_x3 
  port map (
    a => delay0_q_net,
    b => reinterpret_out_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x4
  );
  munge : entity xil_defaultlib.blast_module_v6_cordic_ddc_munge_x4 
  port map (
    din => concatenate_y_net_x1,
    dout => reinterpret_out_output_port_net
  );
  mux : entity xil_defaultlib.blast_module_v6_cordic_ddc_mux_x4 
  port map (
    sel => concatenate_y_net_x2,
    d0 => concatenate_y_net_x7,
    d1 => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x3
  );
  shift_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_shift_replicate_x3 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x2
  );
  twiddle_x0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_twiddle_x3 
  port map (
    ai => reinterpret1_output_port_net,
    bi => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => delay0_q_net,
    bwo => reinterpret_out_output_port_net_x0,
    sync_out => delay8_q_net
  );
  concat : entity xil_defaultlib.sysgen_concat_c6fa18e71c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x4,
    y => concat_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_e355fec26b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  delay0 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/delay0/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand_x9 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand_x9;
architecture structural of blast_module_v6_cordic_ddc_din_expand_x9 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  din2_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => din2_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/delay0/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress_x9 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress_x9;
architecture structural of blast_module_v6_cordic_ddc_dout_compress_x9 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay0_x4 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay0_x4;
architecture structural of blast_module_v6_cordic_ddc_delay0_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  din2_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand_x9 
  port map (
    bus_in => din2_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress_x9 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_ec9c405cbd 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/delay1/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand_x10 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand_x10;
architecture structural of blast_module_v6_cordic_ddc_din_expand_x10 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  dmux1_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => dmux1_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/delay1/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress_x10 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress_x10;
architecture structural of blast_module_v6_cordic_ddc_dout_compress_x10 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay1_x4 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay1_x4;
architecture structural of blast_module_v6_cordic_ddc_delay1_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  dmux1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand_x10 
  port map (
    bus_in => dmux1_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress_x10 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_ec9c405cbd 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sync_delay_x7 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sync_delay_x7;
architecture structural of blast_module_v6_cordic_ddc_sync_delay_x7 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 8-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 8-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 8-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 8-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_74e4ac72e2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_7094aea53f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_b28f76ca95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i3",
    op_arith => xlUnsigned,
    op_width => 8
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_d6387abb0b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity xil_defaultlib.sysgen_relational_03d42046c4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_e8728c4bbd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_fft_stage_2 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 38-1 downto 0 );
    of_in : in std_logic_vector( 1-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 10-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 38-1 downto 0 );
    out2 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_fft_stage_2;
architecture structural of blast_module_v6_cordic_ddc_fft_stage_2 is 
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal fft_shift_net : std_logic_vector( 10-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 38-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 38-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 38-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net_x0;
  out2 <= reinterpret1_output_port_net_x3;
  of_x0 <= logical1_y_net_x0;
  sync_out <= delay0_q_net_x0;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  logical1_y_net <= of_in;
  delay0_q_net <= sync;
  fft_shift_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity xil_defaultlib.blast_module_v6_cordic_ddc_butterfly_direct_x4 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw => reinterpret2_output_port_net_x0,
    a_bw_x0 => reinterpret1_output_port_net_x3,
    of_x0 => reinterpret1_output_port_net_x2,
    sync_out => delay0_q_net_x0
  );
  delay0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay0_x4 
  port map (
    din => din2_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  delay1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay1_x4 
  port map (
    din => dmux1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sync_delay_x2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_sync_delay_x7 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  din0 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret2_output_port_net,
    q => din0_q_net
  );
  dsync0 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay0_q_net,
    q => dsync0_q_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i2",
    op_arith => xlUnsigned,
    op_width => 8
  )
  port map (
    en => "1",
    clr => '0',
    rst => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 7,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din0_q_net,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux0 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x1,
    d1 => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  dmux0 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux0_y_net,
    q => dmux0_q_net
  );
  dsync1 : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  din2 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret1_output_port_net,
    q => din2_q_net
  );
  dmux1 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux1_y_net,
    q => dmux1_q_net
  );
  slice0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => fft_shift_net,
    y => slice0_y_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_ba8a1ff382 
  port map (
    clr => '0',
    d0 => reinterpret1_output_port_net_x2,
    d1 => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    y => logical1_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x19 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x19;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x19 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x19 is
  port (
    bus_in : in std_logic_vector( 40-1 downto 0 );
    msb_out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x19;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x19 is 
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x9 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x9;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x9 is 
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_a47d6b689d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_add_x4 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 40-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_add_x4;
architecture structural of blast_module_v6_cordic_ddc_bus_add_x4 is 
  signal concatenate_y_net_x0 : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x19 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x19 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x9 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_eba05b38d0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_eba05b38d0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x99 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    in3 : in std_logic_vector( 19-1 downto 0 );
    in4 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x99;
architecture structural of blast_module_v6_cordic_ddc_bussify_x99 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  convert_dout_net_x1 <= in1;
  convert_dout_net_x0 <= in2;
  convert_dout_net <= in3;
  convert_dout_net_x2 <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_4b6b792f08 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv1_x4 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv1_x4;
architecture structural of blast_module_v6_cordic_ddc_conv1_x4 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv2_x4 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv2_x4;
architecture structural of blast_module_v6_cordic_ddc_conv2_x4 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv3_x4 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv3_x4;
architecture structural of blast_module_v6_cordic_ddc_conv3_x4 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv4_x4 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv4_x4;
architecture structural of blast_module_v6_cordic_ddc_conv4_x4 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x28 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x28;
architecture structural of blast_module_v6_cordic_ddc_debus_x28 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_convert/of_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_of_bussify_x7 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_of_bussify_x7;
architecture structural of blast_module_v6_cordic_ddc_of_bussify_x7 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  and_y_net_x2 <= in1;
  and_y_net_x1 <= in2;
  and_y_net_x0 <= in3;
  and_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x2,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x1,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x0,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert_x8 is
  port (
    din : in std_logic_vector( 88-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 76-1 downto 0 );
    overflow : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert_x8;
architecture structural of blast_module_v6_cordic_ddc_bus_convert_x8 is 
  signal concatenate_y_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  overflow <= concatenate_y_net_x0;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x99 
  port map (
    in1 => convert_dout_net,
    in2 => convert_dout_net_x0,
    in3 => convert_dout_net_x1,
    in4 => convert_dout_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv1_x4 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net,
    of_x0 => and_y_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv2_x4 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x0,
    of_x0 => and_y_net_x0
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv3_x4 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x1,
    of_x0 => and_y_net_x1
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv4_x4 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x2,
    of_x0 => and_y_net_x2
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x28 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  of_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_of_bussify_x7 
  port map (
    in1 => and_y_net,
    in2 => and_y_net_x0,
    in3 => and_y_net_x1,
    in4 => and_y_net_x2,
    bus_out => concatenate_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x15 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x15;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x15 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x101 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x101;
architecture structural of blast_module_v6_cordic_ddc_bussify_x101 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x40 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x40;
architecture structural of blast_module_v6_cordic_ddc_debus_x40 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm0_x6 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm0_x6;
architecture structural of blast_module_v6_cordic_ddc_bus_norm0_x6 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x101 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x40 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x97 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x97;
architecture structural of blast_module_v6_cordic_ddc_bussify_x97 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x38 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x38;
architecture structural of blast_module_v6_cordic_ddc_debus_x38 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm1_x7 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm1_x7;
architecture structural of blast_module_v6_cordic_ddc_bus_norm1_x7 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x97 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x38 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_relational/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x36 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x36;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x36 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  constant_op_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => constant_op_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_relational/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x35 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x35;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x35 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_relational/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x112 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x112;
architecture structural of blast_module_v6_cordic_ddc_bussify_x112 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  relational1_op_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => relational1_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_relational
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_relational_x8 is
  port (
    a : in std_logic_vector( 4-1 downto 0 );
    b : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_relational_x8;
architecture structural of blast_module_v6_cordic_ddc_bus_relational_x8 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net;
  constant_op_net <= a;
  reinterpret_out_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x36 
  port map (
    bus_in => constant_op_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x35 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x112 
  port map (
    in1 => relational1_op_net,
    bus_out => reinterpret1_output_port_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_152d82e84a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x98 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x98;
architecture structural of blast_module_v6_cordic_ddc_bussify_x98 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_d2f85fdf8a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x41 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x41;
architecture structural of blast_module_v6_cordic_ddc_debus_x41 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_scale_x7 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_scale_x7;
architecture structural of blast_module_v6_cordic_ddc_bus_scale_x7 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x98 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x41 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x20 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x20;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x20 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x20 is
  port (
    bus_in : in std_logic_vector( 40-1 downto 0 );
    msb_out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x20;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x20 is 
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x10 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x10;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x10 is 
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_a47d6b689d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_sub_x4 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 40-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_sub_x4;
architecture structural of blast_module_v6_cordic_ddc_bus_sub_x4 is 
  signal concatenate_y_net_x0 : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x20 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x20 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x10 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_e6e08c0a1f 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_e6e08c0a1f 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/munge/join
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_join_x10 is
  port (
    in1 : in std_logic_vector( 2-1 downto 0 );
    in2 : in std_logic_vector( 2-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_join_x10;
architecture structural of blast_module_v6_cordic_ddc_join_x10 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_5eed0ef8e9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/munge/split
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_split_x10 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out2 : out std_logic_vector( 2-1 downto 0 );
    lsb_out1 : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_split_x10;
architecture structural of blast_module_v6_cordic_ddc_split_x10 is 
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 2-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 3,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/munge
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_munge_x8 is
  port (
    din : in std_logic_vector( 4-1 downto 0 );
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_munge_x8;
architecture structural of blast_module_v6_cordic_ddc_munge_x8 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concatenate_y_net_x0 <= din;
  join : entity xil_defaultlib.blast_module_v6_cordic_ddc_join_x10 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split : entity xil_defaultlib.blast_module_v6_cordic_ddc_split_x10 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret_out : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x0,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_d_bussify_x8 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_d_bussify_x8;
architecture structural of blast_module_v6_cordic_ddc_d_bussify_x8 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand0_x8 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand0_x8;
architecture structural of blast_module_v6_cordic_ddc_expand0_x8 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand1_x8 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand1_x8;
architecture structural of blast_module_v6_cordic_ddc_expand1_x8 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sel_expand_x8 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sel_expand_x8;
architecture structural of blast_module_v6_cordic_ddc_sel_expand_x8 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_mux_x7 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 88-1 downto 0 );
    d1 : in std_logic_vector( 88-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_mux_x7;
architecture structural of blast_module_v6_cordic_ddc_mux_x7 is 
  signal concatenate_y_net_x2 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 88-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_d_bussify_x8 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand0_x8 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand1_x8 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_sel_expand_x8 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x100 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x100;
architecture structural of blast_module_v6_cordic_ddc_bussify_x100 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_shift_replicate_x6 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_shift_replicate_x6;
architecture structural of blast_module_v6_cordic_ddc_shift_replicate_x6 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x100 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x71 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x71;
architecture structural of blast_module_v6_cordic_ddc_bussify_x71 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_badcc6ad05 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x27 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x27;
architecture structural of blast_module_v6_cordic_ddc_debus_x27 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bfef7b416a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bfef7b416a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert_x9 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    misci : in std_logic_vector( 39-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 );
    misco : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert_x9;
architecture structural of blast_module_v6_cordic_ddc_bus_convert_x9 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 39-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net_x0;
  reinterpret1_output_port_net <= din;
  dmisc_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x71 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x27 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 20,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 20,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  dmisc : entity xil_defaultlib.sysgen_delay_aaa0db9a04 
  port map (
    clr => '0',
    d => dmisc_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_create_x4 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_create_x4;
architecture structural of blast_module_v6_cordic_ddc_bus_create_x4 is 
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  dmux0_q_net <= in1;
  mux_y_net <= in2;
  reinterpret1_output_port_net <= in3;
  concatenate : entity xil_defaultlib.sysgen_concat_c8ff374ba7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => dmux0_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x10 is
  port (
    bus_in : in std_logic_vector( 77-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x10;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x10 is 
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 39-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay1_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_061077a431 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 38,
    x_width => 77,
    y_width => 39
  )
  port map (
    x => delay1_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 39,
    new_msb => 76,
    x_width => 77,
    y_width => 38
  )
  port map (
    x => delay1_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand1_x3 is
  port (
    bus_in : in std_logic_vector( 39-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand1_x3;
architecture structural of blast_module_v6_cordic_ddc_bus_expand1_x3 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 39,
    y_width => 38
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 38,
    x_width => 39,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_b_bussify_x3 is
  port (
    in1 : in std_logic_vector( 76-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_b_bussify_x3;
architecture structural of blast_module_v6_cordic_ddc_a_b_bussify_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d2aa3a4229 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x21 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x21;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x21 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x21 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x21;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x21 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_expand_x4 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_expand_x4;
architecture structural of blast_module_v6_cordic_ddc_a_expand_x4 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x74 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x74;
architecture structural of blast_module_v6_cordic_ddc_bussify_x74 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  concatenate : entity xil_defaultlib.sysgen_concat_9685bf23bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_replicate_x4 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_replicate_x4;
architecture structural of blast_module_v6_cordic_ddc_a_replicate_x4 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x74 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_expand_x4 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_expand_x4;
architecture structural of blast_module_v6_cordic_ddc_b_expand_x4 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x75 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x75;
architecture structural of blast_module_v6_cordic_ddc_bussify_x75 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  concatenate : entity xil_defaultlib.sysgen_concat_ebee13c473 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_replicate_x4 is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    out_x0 : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_replicate_x4;
architecture structural of blast_module_v6_cordic_ddc_b_replicate_x4 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x75 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x20 is
  port (
    re : in std_logic_vector( 38-1 downto 0 );
    im : in std_logic_vector( 38-1 downto 0 );
    c : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x20;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x20 is 
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 38-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 38-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_ebee13c473 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_d16c8ce1f1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d16c8ce1f1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_mult1_x3 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_mult1_x3;
architecture structural of blast_module_v6_cordic_ddc_mult1_x3 is 
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 38-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 38-1 downto 0 );
  signal rere_p_net : std_logic_vector( 37-1 downto 0 );
  signal imim_p_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 37-1 downto 0 );
  signal reim_p_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 38-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 38-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_expand_x4 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_replicate_x4 
  port map (
    in_x0 => reinterpret1_output_port_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_expand_x4 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_replicate_x4 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x20 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  rere : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
  imim : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  addsub_re : entity xil_defaultlib.sysgen_addsub_55210fa1ba 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  addsub_im : entity xil_defaultlib.sysgen_addsub_631e9b679b 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  convert_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 38,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  convert_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 38,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x72 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x72;
architecture structural of blast_module_v6_cordic_ddc_bussify_x72 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_repa_x3 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_repa_x3;
architecture structural of blast_module_v6_cordic_ddc_repa_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x72 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x73 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x73;
architecture structural of blast_module_v6_cordic_ddc_bussify_x73 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_repb_x3 is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    out_x0 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_repb_x3;
architecture structural of blast_module_v6_cordic_ddc_repb_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x73 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_mult_x3 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    misci : in std_logic_vector( 39-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 76-1 downto 0 );
    misco : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_mult_x3;
architecture structural of blast_module_v6_cordic_ddc_bus_mult_x3 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 38-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_b_bussify_x3 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x21 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x21 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_mult1_x3 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity xil_defaultlib.blast_module_v6_cordic_ddc_repa_x3 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity xil_defaultlib.blast_module_v6_cordic_ddc_repb_x3 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity xil_defaultlib.sysgen_delay_5a1d93c8ad 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/coeff_gen/bit_reverse
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bit_reverse_x2 is
  port (
    in_x0 : in std_logic_vector( 2-1 downto 0 );
    out_x0 : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bit_reverse_x2;
architecture structural of blast_module_v6_cordic_ddc_bit_reverse_x2 is 
  signal concat_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice_y_net : std_logic_vector( 2-1 downto 0 );
  signal bit0_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  slice_y_net <= in_x0;
  concat : entity xil_defaultlib.sysgen_concat_8c73fb8a1a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => bit0_y_net,
    in1 => bit1_y_net,
    y => concat_y_net
  );
  bit1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit1_y_net
  );
  bit0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit0_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/coeff_gen/cosin/add_convert0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_add_convert0_x1 is
  port (
    theta : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_add_convert0_x1;
architecture structural of blast_module_v6_cordic_ddc_add_convert0_x1 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 2-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 2-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 3-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 2-1 downto 0 );
  signal concat_y_net : std_logic_vector( 3-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 2-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 2-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  assert_dout_net <= theta;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity xil_defaultlib.sysgen_concat_8c28c65753 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 3,
    y_width => 2
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 2,
    x_width => 3,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity xil_defaultlib.sysgen_constant_90ebeee843 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1cde85b4c1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 2
  )
  port map (
    en => '1',
    rst => '0',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 2,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity xil_defaultlib.sysgen_delay_83c442b78a 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/coeff_gen/cosin/add_convert1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_add_convert1_x2 is
  port (
    theta : in std_logic_vector( 2-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 2-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_add_convert1_x2;
architecture structural of blast_module_v6_cordic_ddc_add_convert1_x2 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 2-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 2-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 3-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 2-1 downto 0 );
  signal concat_y_net : std_logic_vector( 3-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 2-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 2-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  misco <= delay1_q_net;
  assert_dout_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity xil_defaultlib.sysgen_concat_8c28c65753 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 3,
    y_width => 2
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 2,
    x_width => 3,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity xil_defaultlib.sysgen_constant_0e2b50da44 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1cde85b4c1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 2
  )
  port map (
    en => '1',
    rst => '0',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 2,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity xil_defaultlib.sysgen_delay_83c442b78a 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay1 : entity xil_defaultlib.sysgen_delay_30fa736b53 
  port map (
    clr => '0',
    d => concatenate_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/coeff_gen/cosin/invert0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_invert0_x1 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_invert0_x1;
architecture structural of blast_module_v6_cordic_ddc_invert0_x1 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_douta_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay10_q_net <= negate_x0;
  lookup_douta_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay10_q_net,
    q => delay21_q_net
  );
  delay20 : entity xil_defaultlib.sysgen_delay_6fee59fdf6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => lookup_douta_net,
    q => delay20_q_net
  );
  negate : entity xil_defaultlib.sysgen_negate_3686e73455 
  port map (
    clr => '0',
    ip => lookup_douta_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_e4836aa2f8 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/coeff_gen/cosin/invert1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_invert1_x1 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_invert1_x1;
architecture structural of blast_module_v6_cordic_ddc_invert1_x1 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_doutb_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  misco <= delay1_q_net;
  delay8_q_net <= negate_x0;
  lookup_doutb_net <= in_x0;
  delay_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay8_q_net,
    q => delay21_q_net
  );
  delay20 : entity xil_defaultlib.sysgen_delay_6fee59fdf6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => lookup_doutb_net,
    q => delay20_q_net
  );
  negate : entity xil_defaultlib.sysgen_negate_3686e73455 
  port map (
    clr => '0',
    ip => lookup_doutb_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_e4836aa2f8 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
  delay1 : entity xil_defaultlib.sysgen_delay_06168ad581 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/coeff_gen/cosin
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_cosin_x2 is
  port (
    theta : in std_logic_vector( 2-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_cosin_x2;
architecture structural of blast_module_v6_cordic_ddc_cosin_x2 is 
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal concat_y_net : std_logic_vector( 2-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 2-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 2-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 77-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_douta_net : std_logic_vector( 18-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_doutb_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 77-1 downto 0 );
  signal constant_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
begin
  cos <= mux_y_net_x0;
  sin <= mux_y_net;
  misco <= delay1_q_net;
  concat_y_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_convert0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_add_convert0_x1 
  port map (
    theta => assert_dout_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net,
    add => convert2_dout_net
  );
  add_convert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_add_convert1_x2 
  port map (
    theta => assert_dout_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net_x0,
    add => convert2_dout_net_x0,
    misco => delay1_q_net_x2
  );
  invert0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_invert0_x1 
  port map (
    negate_x0 => delay10_q_net,
    in_x0 => lookup_douta_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  invert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_invert1_x1 
  port map (
    negate_x0 => delay8_q_net,
    in_x0 => lookup_doutb_net,
    misci => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net,
    misco => delay1_q_net
  );
  assert_x0 : entity xil_defaultlib.xlpassthrough 
  generic map (
    din_width => 2,
    dout_width => 2
  )
  port map (
    din => concat_y_net,
    dout => assert_dout_net
  );
  delay : entity xil_defaultlib.sysgen_delay_bbd9052f3c 
  port map (
    clr => '0',
    d => delay1_q_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  lookup : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldpram_dist 
  generic map (
    addr_width => 2,
    c_address_width => 4,
    c_width => 18,
    core_name0 => "blast_module_v6_cordic_ddc_dist_mem_gen_i0",
    latency => 2
  )
  port map (
    ena => "1",
    enb => "1",
    addra => convert2_dout_net,
    dina => constant_op_net,
    wea => constant2_op_net,
    addrb => convert2_dout_net_x0,
    a_clk => clk_net,
    a_ce => ce_net,
    b_clk => clk_net,
    b_ce => ce_net,
    douta => lookup_douta_net,
    doutb => lookup_doutb_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_7422d1c0c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  delay8 : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => delay2_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  delay10 : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay10_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x19 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x19;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x19 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  mux_y_net_x0 <= re;
  mux_y_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_d7bc13a9b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_coeff_gen_x3 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_coeff_gen_x3;
architecture structural of blast_module_v6_cordic_ddc_coeff_gen_x3 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal slice_y_net : std_logic_vector( 2-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 8-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= delay1_q_net;
  mux_y_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bit_reverse : entity xil_defaultlib.blast_module_v6_cordic_ddc_bit_reverse_x2 
  port map (
    in_x0 => slice_y_net,
    out_x0 => concat_y_net_x0
  );
  cosin : entity xil_defaultlib.blast_module_v6_cordic_ddc_cosin_x2 
  port map (
    theta => concat_y_net_x0,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => mux_y_net_x1,
    sin => mux_y_net_x0,
    misco => delay1_q_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x19 
  port map (
    re => mux_y_net_x1,
    im => mux_y_net_x0,
    c => concat_y_net
  );
  counter : entity xil_defaultlib.sysgen_counter_a9b70f93d5 
  port map (
    clr => '0',
    rst => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 6,
    new_msb => 7,
    x_width => 8,
    y_width => 2
  )
  port map (
    x => counter_op_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_twiddle_x5 is
  port (
    ai : in std_logic_vector( 38-1 downto 0 );
    bi : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 38-1 downto 0 );
    bwo : out std_logic_vector( 40-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_twiddle_x5;
architecture structural of blast_module_v6_cordic_ddc_twiddle_x5 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 39-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 77-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x0;
  bwo <= concatenate_y_net;
  sync_out <= slice2_y_net;
  reinterpret1_output_port_net_x2 <= ai;
  dmux0_q_net <= bi;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert_x9 
  port map (
    din => reinterpret1_output_port_net_x1,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_create_x4 
  port map (
    in1 => dmux0_q_net,
    in2 => mux_y_net,
    in3 => reinterpret1_output_port_net_x2,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x10 
  port map (
    bus_in => delay1_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand1_x3 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_mult : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_mult_x3 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net,
    misci => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x1,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity xil_defaultlib.blast_module_v6_cordic_ddc_coeff_gen_x3 
  port map (
    rst => mux_y_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_butterfly_direct_x3 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw : out std_logic_vector( 38-1 downto 0 );
    a_bw_x0 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_butterfly_direct_x3;
architecture structural of blast_module_v6_cordic_ddc_butterfly_direct_x3 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 88-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 42-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 4-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw <= reinterpret2_output_port_net;
  a_bw_x0 <= reinterpret1_output_port_net_x1;
  of_x0 <= reinterpret1_output_port_net_x2;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_add_x4 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert_x8 
  port map (
    din => concatenate_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0,
    overflow => concatenate_y_net_x1
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x15 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_norm0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm0_x6 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x8
  );
  bus_norm1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm1_x7 
  port map (
    din => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x7
  );
  bus_relational : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_relational_x8 
  port map (
    a => constant_op_net,
    b => reinterpret_out_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x2
  );
  bus_scale : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_scale_x7 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x6
  );
  bus_sub : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_sub_x4 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  munge : entity xil_defaultlib.blast_module_v6_cordic_ddc_munge_x8 
  port map (
    din => concatenate_y_net_x1,
    dout => reinterpret_out_output_port_net
  );
  mux : entity xil_defaultlib.blast_module_v6_cordic_ddc_mux_x7 
  port map (
    sel => concatenate_y_net_x3,
    d0 => concatenate_y_net_x8,
    d1 => concatenate_y_net_x7,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x4
  );
  shift_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_shift_replicate_x6 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x3
  );
  twiddle_x0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_twiddle_x5 
  port map (
    ai => reinterpret1_output_port_net,
    bi => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x0,
    bwo => concatenate_y_net_x2,
    sync_out => slice2_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_5be87047c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x5,
    y => concat_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_e355fec26b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  delay0 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/delay0/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand_x5 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand_x5;
architecture structural of blast_module_v6_cordic_ddc_din_expand_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  din2_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => din2_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/delay0/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress_x5 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress_x5;
architecture structural of blast_module_v6_cordic_ddc_dout_compress_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay0_x2 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay0_x2;
architecture structural of blast_module_v6_cordic_ddc_delay0_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  din2_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand_x5 
  port map (
    bus_in => din2_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress_x5 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_95c44eb779 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/delay1/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand_x6 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand_x6;
architecture structural of blast_module_v6_cordic_ddc_din_expand_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  dmux1_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => dmux1_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/delay1/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress_x6 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress_x6;
architecture structural of blast_module_v6_cordic_ddc_dout_compress_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay1_x2 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay1_x2;
architecture structural of blast_module_v6_cordic_ddc_delay1_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  dmux1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand_x6 
  port map (
    bus_in => dmux1_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress_x6 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_95c44eb779 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sync_delay_x5 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sync_delay_x5;
architecture structural of blast_module_v6_cordic_ddc_sync_delay_x5 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 7-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_08a57a3574 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_c5236a25de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_29ea5de42c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i5",
    op_arith => xlUnsigned,
    op_width => 7
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_d6387abb0b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity xil_defaultlib.sysgen_relational_973019a12c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_e4c128d99f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_fft_stage_3 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 38-1 downto 0 );
    of_in : in std_logic_vector( 1-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 10-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 38-1 downto 0 );
    out2 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_fft_stage_3;
architecture structural of blast_module_v6_cordic_ddc_fft_stage_3 is 
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal fft_shift_net : std_logic_vector( 10-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 38-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 7-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 38-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 38-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net_x0;
  out2 <= reinterpret1_output_port_net_x3;
  of_x0 <= logical1_y_net_x0;
  sync_out <= delay0_q_net_x0;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  logical1_y_net <= of_in;
  delay0_q_net <= sync;
  fft_shift_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity xil_defaultlib.blast_module_v6_cordic_ddc_butterfly_direct_x3 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw => reinterpret2_output_port_net_x0,
    a_bw_x0 => reinterpret1_output_port_net_x3,
    of_x0 => reinterpret1_output_port_net_x2,
    sync_out => delay0_q_net_x0
  );
  delay0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay0_x2 
  port map (
    din => din2_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  delay1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay1_x2 
  port map (
    din => dmux1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sync_delay_x2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_sync_delay_x5 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  din0 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret2_output_port_net,
    q => din0_q_net
  );
  dsync0 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay0_q_net,
    q => dsync0_q_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i4",
    op_arith => xlUnsigned,
    op_width => 7
  )
  port map (
    en => "1",
    clr => '0',
    rst => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 6,
    new_msb => 6,
    x_width => 7,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din0_q_net,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux0 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x1,
    d1 => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  dmux0 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux0_y_net,
    q => dmux0_q_net
  );
  dsync1 : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  din2 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret1_output_port_net,
    q => din2_q_net
  );
  dmux1 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux1_y_net,
    q => dmux1_q_net
  );
  slice0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => fft_shift_net,
    y => slice0_y_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_ba8a1ff382 
  port map (
    clr => '0',
    d0 => reinterpret1_output_port_net_x2,
    d1 => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    y => logical1_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x35 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x35;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x35 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x36 is
  port (
    bus_in : in std_logic_vector( 40-1 downto 0 );
    msb_out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x36;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x36 is 
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x13 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x13;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x13 is 
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_a47d6b689d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_add_x8 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 40-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_add_x8;
architecture structural of blast_module_v6_cordic_ddc_bus_add_x8 is 
  signal concatenate_y_net_x0 : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x35 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x36 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x13 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_eba05b38d0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_eba05b38d0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x88 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    in3 : in std_logic_vector( 19-1 downto 0 );
    in4 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x88;
architecture structural of blast_module_v6_cordic_ddc_bussify_x88 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  convert_dout_net_x1 <= in1;
  convert_dout_net_x0 <= in2;
  convert_dout_net <= in3;
  convert_dout_net_x2 <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_4b6b792f08 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv1_x6 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv1_x6;
architecture structural of blast_module_v6_cordic_ddc_conv1_x6 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv2_x6 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv2_x6;
architecture structural of blast_module_v6_cordic_ddc_conv2_x6 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv3_x6 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv3_x6;
architecture structural of blast_module_v6_cordic_ddc_conv3_x6 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv4_x6 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv4_x6;
architecture structural of blast_module_v6_cordic_ddc_conv4_x6 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x34 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x34;
architecture structural of blast_module_v6_cordic_ddc_debus_x34 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_convert/of_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_of_bussify_x5 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_of_bussify_x5;
architecture structural of blast_module_v6_cordic_ddc_of_bussify_x5 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  and_y_net_x2 <= in1;
  and_y_net_x1 <= in2;
  and_y_net_x0 <= in3;
  and_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x2,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x1,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x0,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert_x11 is
  port (
    din : in std_logic_vector( 88-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 76-1 downto 0 );
    overflow : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert_x11;
architecture structural of blast_module_v6_cordic_ddc_bus_convert_x11 is 
  signal concatenate_y_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  overflow <= concatenate_y_net_x0;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x88 
  port map (
    in1 => convert_dout_net,
    in2 => convert_dout_net_x0,
    in3 => convert_dout_net_x1,
    in4 => convert_dout_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv1_x6 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net,
    of_x0 => and_y_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv2_x6 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x0,
    of_x0 => and_y_net_x0
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv3_x6 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x1,
    of_x0 => and_y_net_x1
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv4_x6 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x2,
    of_x0 => and_y_net_x2
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x34 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  of_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_of_bussify_x5 
  port map (
    in1 => and_y_net,
    in2 => and_y_net_x0,
    in3 => and_y_net_x1,
    in4 => and_y_net_x2,
    bus_out => concatenate_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x12 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x12;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x12 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x81 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x81;
architecture structural of blast_module_v6_cordic_ddc_bussify_x81 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x30 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x30;
architecture structural of blast_module_v6_cordic_ddc_debus_x30 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm0_x4 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm0_x4;
architecture structural of blast_module_v6_cordic_ddc_bus_norm0_x4 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x81 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x30 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x83 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x83;
architecture structural of blast_module_v6_cordic_ddc_bussify_x83 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x32 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x32;
architecture structural of blast_module_v6_cordic_ddc_debus_x32 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm1_x5 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm1_x5;
architecture structural of blast_module_v6_cordic_ddc_bus_norm1_x5 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x83 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x32 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_relational/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x26 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x26;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x26 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  constant_op_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => constant_op_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_relational/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x26 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x26;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x26 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_relational/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x84 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x84;
architecture structural of blast_module_v6_cordic_ddc_bussify_x84 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  relational1_op_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => relational1_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_relational
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_relational_x7 is
  port (
    a : in std_logic_vector( 4-1 downto 0 );
    b : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_relational_x7;
architecture structural of blast_module_v6_cordic_ddc_bus_relational_x7 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net;
  constant_op_net <= a;
  reinterpret_out_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x26 
  port map (
    bus_in => constant_op_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x26 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x84 
  port map (
    in1 => relational1_op_net,
    bus_out => reinterpret1_output_port_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_152d82e84a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x82 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x82;
architecture structural of blast_module_v6_cordic_ddc_bussify_x82 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_d2f85fdf8a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x31 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x31;
architecture structural of blast_module_v6_cordic_ddc_debus_x31 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_scale_x5 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_scale_x5;
architecture structural of blast_module_v6_cordic_ddc_bus_scale_x5 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x82 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x31 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x27 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x27;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x27 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x27 is
  port (
    bus_in : in std_logic_vector( 40-1 downto 0 );
    msb_out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x27;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x27 is 
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x14 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x14;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x14 is 
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_a47d6b689d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_sub_x6 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 40-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_sub_x6;
architecture structural of blast_module_v6_cordic_ddc_bus_sub_x6 is 
  signal concatenate_y_net_x0 : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x27 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x27 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x14 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_e6e08c0a1f 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_e6e08c0a1f 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/munge/join
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_join_x9 is
  port (
    in1 : in std_logic_vector( 2-1 downto 0 );
    in2 : in std_logic_vector( 2-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_join_x9;
architecture structural of blast_module_v6_cordic_ddc_join_x9 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_5eed0ef8e9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/munge/split
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_split_x9 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out2 : out std_logic_vector( 2-1 downto 0 );
    lsb_out1 : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_split_x9;
architecture structural of blast_module_v6_cordic_ddc_split_x9 is 
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 2-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 3,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/munge
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_munge_x6 is
  port (
    din : in std_logic_vector( 4-1 downto 0 );
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_munge_x6;
architecture structural of blast_module_v6_cordic_ddc_munge_x6 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concatenate_y_net_x0 <= din;
  join : entity xil_defaultlib.blast_module_v6_cordic_ddc_join_x9 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split : entity xil_defaultlib.blast_module_v6_cordic_ddc_split_x9 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret_out : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x0,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_d_bussify_x6 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_d_bussify_x6;
architecture structural of blast_module_v6_cordic_ddc_d_bussify_x6 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand0_x6 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand0_x6;
architecture structural of blast_module_v6_cordic_ddc_expand0_x6 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand1_x6 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand1_x6;
architecture structural of blast_module_v6_cordic_ddc_expand1_x6 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sel_expand_x6 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sel_expand_x6;
architecture structural of blast_module_v6_cordic_ddc_sel_expand_x6 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_mux_x5 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 88-1 downto 0 );
    d1 : in std_logic_vector( 88-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_mux_x5;
architecture structural of blast_module_v6_cordic_ddc_mux_x5 is 
  signal concatenate_y_net_x2 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 88-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_d_bussify_x6 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand0_x6 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand1_x6 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_sel_expand_x6 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x79 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x79;
architecture structural of blast_module_v6_cordic_ddc_bussify_x79 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_shift_replicate_x4 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_shift_replicate_x4;
architecture structural of blast_module_v6_cordic_ddc_shift_replicate_x4 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x79 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x111 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x111;
architecture structural of blast_module_v6_cordic_ddc_bussify_x111 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_badcc6ad05 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x42 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x42;
architecture structural of blast_module_v6_cordic_ddc_debus_x42 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bfef7b416a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bfef7b416a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert_x15 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    misci : in std_logic_vector( 39-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 );
    misco : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert_x15;
architecture structural of blast_module_v6_cordic_ddc_bus_convert_x15 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 39-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net_x0;
  reinterpret1_output_port_net <= din;
  dmisc_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x111 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x42 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 20,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 20,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  dmisc : entity xil_defaultlib.sysgen_delay_aaa0db9a04 
  port map (
    clr => '0',
    d => dmisc_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_create_x7 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_create_x7;
architecture structural of blast_module_v6_cordic_ddc_bus_create_x7 is 
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  dmux0_q_net <= in1;
  mux_y_net <= in2;
  reinterpret1_output_port_net <= in3;
  concatenate : entity xil_defaultlib.sysgen_concat_c8ff374ba7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => dmux0_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x17 is
  port (
    bus_in : in std_logic_vector( 77-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x17;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x17 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 39-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay1_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_061077a431 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 38,
    x_width => 77,
    y_width => 39
  )
  port map (
    x => delay1_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 39,
    new_msb => 76,
    x_width => 77,
    y_width => 38
  )
  port map (
    x => delay1_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand1_x6 is
  port (
    bus_in : in std_logic_vector( 39-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand1_x6;
architecture structural of blast_module_v6_cordic_ddc_bus_expand1_x6 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 39,
    y_width => 38
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 38,
    x_width => 39,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_b_bussify_x6 is
  port (
    in1 : in std_logic_vector( 76-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_b_bussify_x6;
architecture structural of blast_module_v6_cordic_ddc_a_b_bussify_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d2aa3a4229 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x34 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x34;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x34 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x34 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x34;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x34 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_expand_x7 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_expand_x7;
architecture structural of blast_module_v6_cordic_ddc_a_expand_x7 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x107 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x107;
architecture structural of blast_module_v6_cordic_ddc_bussify_x107 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  concatenate : entity xil_defaultlib.sysgen_concat_9685bf23bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_replicate_x7 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_replicate_x7;
architecture structural of blast_module_v6_cordic_ddc_a_replicate_x7 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x107 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_expand_x7 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_expand_x7;
architecture structural of blast_module_v6_cordic_ddc_b_expand_x7 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x108 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x108;
architecture structural of blast_module_v6_cordic_ddc_bussify_x108 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  concatenate : entity xil_defaultlib.sysgen_concat_ebee13c473 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_replicate_x7 is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    out_x0 : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_replicate_x7;
architecture structural of blast_module_v6_cordic_ddc_b_replicate_x7 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x108 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x27 is
  port (
    re : in std_logic_vector( 38-1 downto 0 );
    im : in std_logic_vector( 38-1 downto 0 );
    c : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x27;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x27 is 
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 38-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 38-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_ebee13c473 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_d16c8ce1f1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d16c8ce1f1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_mult1_x6 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_mult1_x6;
architecture structural of blast_module_v6_cordic_ddc_mult1_x6 is 
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 38-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 38-1 downto 0 );
  signal rere_p_net : std_logic_vector( 37-1 downto 0 );
  signal imim_p_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 37-1 downto 0 );
  signal reim_p_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 38-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 38-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_expand_x7 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_replicate_x7 
  port map (
    in_x0 => reinterpret1_output_port_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_expand_x7 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_replicate_x7 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x27 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  rere : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
  imim : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  addsub_re : entity xil_defaultlib.sysgen_addsub_55210fa1ba 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  addsub_im : entity xil_defaultlib.sysgen_addsub_631e9b679b 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  convert_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 38,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  convert_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 38,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x105 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x105;
architecture structural of blast_module_v6_cordic_ddc_bussify_x105 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_repa_x6 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_repa_x6;
architecture structural of blast_module_v6_cordic_ddc_repa_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x105 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x106 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x106;
architecture structural of blast_module_v6_cordic_ddc_bussify_x106 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_repb_x6 is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    out_x0 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_repb_x6;
architecture structural of blast_module_v6_cordic_ddc_repb_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x106 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_mult_x6 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    misci : in std_logic_vector( 39-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 76-1 downto 0 );
    misco : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_mult_x6;
architecture structural of blast_module_v6_cordic_ddc_bus_mult_x6 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 38-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_b_bussify_x6 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x34 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x34 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_mult1_x6 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity xil_defaultlib.blast_module_v6_cordic_ddc_repa_x6 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity xil_defaultlib.blast_module_v6_cordic_ddc_repb_x6 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity xil_defaultlib.sysgen_delay_5a1d93c8ad 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/coeff_gen/bit_reverse
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bit_reverse_x5 is
  port (
    in_x0 : in std_logic_vector( 3-1 downto 0 );
    out_x0 : out std_logic_vector( 3-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bit_reverse_x5;
architecture structural of blast_module_v6_cordic_ddc_bit_reverse_x5 is 
  signal concat_y_net : std_logic_vector( 3-1 downto 0 );
  signal slice_y_net : std_logic_vector( 3-1 downto 0 );
  signal bit0_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit1_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  slice_y_net <= in_x0;
  concat : entity xil_defaultlib.sysgen_concat_6cb6dcb7e2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => bit0_y_net,
    in1 => bit1_y_net,
    in2 => bit2_y_net,
    y => concat_y_net
  );
  bit2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit2_y_net
  );
  bit1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit1_y_net
  );
  bit0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit0_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/coeff_gen/cosin/add_convert0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_add_convert0_x5 is
  port (
    theta : in std_logic_vector( 3-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 3-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_add_convert0_x5;
architecture structural of blast_module_v6_cordic_ddc_add_convert0_x5 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 3-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 4-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 3-1 downto 0 );
  signal concat_y_net : std_logic_vector( 4-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 2-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 3-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 3-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  assert_dout_net <= theta;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity xil_defaultlib.sysgen_concat_ffee92a85b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 2,
    x_width => 4,
    y_width => 3
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 3,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity xil_defaultlib.sysgen_constant_90ebeee843 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_5eed0ef8e9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 3
  )
  port map (
    en => '1',
    rst => '0',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 3,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity xil_defaultlib.sysgen_delay_b06901efd3 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/coeff_gen/cosin/add_convert1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_add_convert1_x5 is
  port (
    theta : in std_logic_vector( 3-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 3-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_add_convert1_x5;
architecture structural of blast_module_v6_cordic_ddc_add_convert1_x5 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 3-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 3-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 4-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 3-1 downto 0 );
  signal concat_y_net : std_logic_vector( 4-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 2-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 3-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 3-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  misco <= delay1_q_net;
  assert_dout_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity xil_defaultlib.sysgen_concat_ffee92a85b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 2,
    x_width => 4,
    y_width => 3
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 3,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity xil_defaultlib.sysgen_constant_0e2b50da44 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_5eed0ef8e9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 3
  )
  port map (
    en => '1',
    rst => '0',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 3,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity xil_defaultlib.sysgen_delay_b06901efd3 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay1 : entity xil_defaultlib.sysgen_delay_30fa736b53 
  port map (
    clr => '0',
    d => concatenate_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/coeff_gen/cosin/invert0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_invert0_x5 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_invert0_x5;
architecture structural of blast_module_v6_cordic_ddc_invert0_x5 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_douta_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay10_q_net <= negate_x0;
  lookup_douta_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay10_q_net,
    q => delay21_q_net
  );
  delay20 : entity xil_defaultlib.sysgen_delay_6fee59fdf6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => lookup_douta_net,
    q => delay20_q_net
  );
  negate : entity xil_defaultlib.sysgen_negate_3686e73455 
  port map (
    clr => '0',
    ip => lookup_douta_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_e4836aa2f8 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/coeff_gen/cosin/invert1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_invert1_x5 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_invert1_x5;
architecture structural of blast_module_v6_cordic_ddc_invert1_x5 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_doutb_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  misco <= delay1_q_net;
  delay8_q_net <= negate_x0;
  lookup_doutb_net <= in_x0;
  delay_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay8_q_net,
    q => delay21_q_net
  );
  delay20 : entity xil_defaultlib.sysgen_delay_6fee59fdf6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => lookup_doutb_net,
    q => delay20_q_net
  );
  negate : entity xil_defaultlib.sysgen_negate_3686e73455 
  port map (
    clr => '0',
    ip => lookup_doutb_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_e4836aa2f8 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
  delay1 : entity xil_defaultlib.sysgen_delay_06168ad581 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/coeff_gen/cosin
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_cosin_x5 is
  port (
    theta : in std_logic_vector( 3-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_cosin_x5;
architecture structural of blast_module_v6_cordic_ddc_cosin_x5 is 
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal concat_y_net : std_logic_vector( 3-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 3-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 3-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net_x0 : std_logic_vector( 3-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 77-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_douta_net : std_logic_vector( 18-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_doutb_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 77-1 downto 0 );
  signal constant_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
begin
  cos <= mux_y_net_x0;
  sin <= mux_y_net;
  misco <= delay1_q_net;
  concat_y_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_convert0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_add_convert0_x5 
  port map (
    theta => assert_dout_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net,
    add => convert2_dout_net
  );
  add_convert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_add_convert1_x5 
  port map (
    theta => assert_dout_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net_x0,
    add => convert2_dout_net_x0,
    misco => delay1_q_net_x2
  );
  invert0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_invert0_x5 
  port map (
    negate_x0 => delay10_q_net,
    in_x0 => lookup_douta_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  invert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_invert1_x5 
  port map (
    negate_x0 => delay8_q_net,
    in_x0 => lookup_doutb_net,
    misci => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net,
    misco => delay1_q_net
  );
  assert_x0 : entity xil_defaultlib.xlpassthrough 
  generic map (
    din_width => 3,
    dout_width => 3
  )
  port map (
    din => concat_y_net,
    dout => assert_dout_net
  );
  delay : entity xil_defaultlib.sysgen_delay_bbd9052f3c 
  port map (
    clr => '0',
    d => delay1_q_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  lookup : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldpram_dist 
  generic map (
    addr_width => 3,
    c_address_width => 4,
    c_width => 18,
    core_name0 => "blast_module_v6_cordic_ddc_dist_mem_gen_i1",
    latency => 2
  )
  port map (
    ena => "1",
    enb => "1",
    addra => convert2_dout_net,
    dina => constant_op_net,
    wea => constant2_op_net,
    addrb => convert2_dout_net_x0,
    a_clk => clk_net,
    a_ce => ce_net,
    b_clk => clk_net,
    b_ce => ce_net,
    douta => lookup_douta_net,
    doutb => lookup_doutb_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_7422d1c0c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  delay8 : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => delay2_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  delay10 : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay10_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x28 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x28;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x28 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  mux_y_net_x0 <= re;
  mux_y_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_d7bc13a9b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_coeff_gen_x6 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_coeff_gen_x6;
architecture structural of blast_module_v6_cordic_ddc_coeff_gen_x6 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 3-1 downto 0 );
  signal slice_y_net : std_logic_vector( 3-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 8-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= delay1_q_net;
  mux_y_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bit_reverse : entity xil_defaultlib.blast_module_v6_cordic_ddc_bit_reverse_x5 
  port map (
    in_x0 => slice_y_net,
    out_x0 => concat_y_net_x0
  );
  cosin : entity xil_defaultlib.blast_module_v6_cordic_ddc_cosin_x5 
  port map (
    theta => concat_y_net_x0,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => mux_y_net_x1,
    sin => mux_y_net_x0,
    misco => delay1_q_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x28 
  port map (
    re => mux_y_net_x1,
    im => mux_y_net_x0,
    c => concat_y_net
  );
  counter : entity xil_defaultlib.sysgen_counter_a9b70f93d5 
  port map (
    clr => '0',
    rst => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 7,
    x_width => 8,
    y_width => 3
  )
  port map (
    x => counter_op_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_twiddle_x7 is
  port (
    ai : in std_logic_vector( 38-1 downto 0 );
    bi : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 38-1 downto 0 );
    bwo : out std_logic_vector( 40-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_twiddle_x7;
architecture structural of blast_module_v6_cordic_ddc_twiddle_x7 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 39-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 77-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x0;
  bwo <= concatenate_y_net;
  sync_out <= slice2_y_net;
  reinterpret1_output_port_net_x2 <= ai;
  dmux0_q_net <= bi;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert_x15 
  port map (
    din => reinterpret1_output_port_net_x1,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_create_x7 
  port map (
    in1 => dmux0_q_net,
    in2 => mux_y_net,
    in3 => reinterpret1_output_port_net_x2,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x17 
  port map (
    bus_in => delay1_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand1_x6 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_mult : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_mult_x6 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net,
    misci => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x1,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity xil_defaultlib.blast_module_v6_cordic_ddc_coeff_gen_x6 
  port map (
    rst => mux_y_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_butterfly_direct_x7 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw : out std_logic_vector( 38-1 downto 0 );
    a_bw_x0 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_butterfly_direct_x7;
architecture structural of blast_module_v6_cordic_ddc_butterfly_direct_x7 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 88-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 42-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 4-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw <= reinterpret2_output_port_net;
  a_bw_x0 <= reinterpret1_output_port_net_x1;
  of_x0 <= reinterpret1_output_port_net_x2;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_add_x8 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert_x11 
  port map (
    din => concatenate_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0,
    overflow => concatenate_y_net_x1
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x12 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_norm0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm0_x4 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x8
  );
  bus_norm1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm1_x5 
  port map (
    din => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x7
  );
  bus_relational : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_relational_x7 
  port map (
    a => constant_op_net,
    b => reinterpret_out_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x2
  );
  bus_scale : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_scale_x5 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x6
  );
  bus_sub : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_sub_x6 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  munge : entity xil_defaultlib.blast_module_v6_cordic_ddc_munge_x6 
  port map (
    din => concatenate_y_net_x1,
    dout => reinterpret_out_output_port_net
  );
  mux : entity xil_defaultlib.blast_module_v6_cordic_ddc_mux_x5 
  port map (
    sel => concatenate_y_net_x3,
    d0 => concatenate_y_net_x8,
    d1 => concatenate_y_net_x7,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x4
  );
  shift_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_shift_replicate_x4 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x3
  );
  twiddle_x0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_twiddle_x7 
  port map (
    ai => reinterpret1_output_port_net,
    bi => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x0,
    bwo => concatenate_y_net_x2,
    sync_out => slice2_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_5be87047c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x5,
    y => concat_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_e355fec26b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  delay0 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/delay0/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand_x15 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand_x15;
architecture structural of blast_module_v6_cordic_ddc_din_expand_x15 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  din2_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => din2_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/delay0/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress_x15 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress_x15;
architecture structural of blast_module_v6_cordic_ddc_dout_compress_x15 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay0_x7 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay0_x7;
architecture structural of blast_module_v6_cordic_ddc_delay0_x7 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  din2_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand_x15 
  port map (
    bus_in => din2_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress_x15 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_48a30353cc 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/delay1/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand_x16 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand_x16;
architecture structural of blast_module_v6_cordic_ddc_din_expand_x16 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  dmux1_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => dmux1_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/delay1/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress_x16 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress_x16;
architecture structural of blast_module_v6_cordic_ddc_dout_compress_x16 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay1_x7 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay1_x7;
architecture structural of blast_module_v6_cordic_ddc_delay1_x7 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  dmux1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand_x16 
  port map (
    bus_in => dmux1_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress_x16 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_48a30353cc 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sync_delay_x10 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sync_delay_x10;
architecture structural of blast_module_v6_cordic_ddc_sync_delay_x10 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_a173461cd1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_6aeb1c1459 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_2a57a77248 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i7",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_d6387abb0b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity xil_defaultlib.sysgen_relational_8a6fbe6281 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_ec1c1cbc48 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_fft_stage_4 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 38-1 downto 0 );
    of_in : in std_logic_vector( 1-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 10-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 38-1 downto 0 );
    out2 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_fft_stage_4;
architecture structural of blast_module_v6_cordic_ddc_fft_stage_4 is 
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal fft_shift_net : std_logic_vector( 10-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 38-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 38-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 38-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net_x0;
  out2 <= reinterpret1_output_port_net_x3;
  of_x0 <= logical1_y_net_x0;
  sync_out <= delay0_q_net_x0;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  logical1_y_net <= of_in;
  delay0_q_net <= sync;
  fft_shift_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity xil_defaultlib.blast_module_v6_cordic_ddc_butterfly_direct_x7 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw => reinterpret2_output_port_net_x0,
    a_bw_x0 => reinterpret1_output_port_net_x3,
    of_x0 => reinterpret1_output_port_net_x2,
    sync_out => delay0_q_net_x0
  );
  delay0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay0_x7 
  port map (
    din => din2_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  delay1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay1_x7 
  port map (
    din => dmux1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sync_delay_x2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_sync_delay_x10 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  din0 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret2_output_port_net,
    q => din0_q_net
  );
  dsync0 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay0_q_net,
    q => dsync0_q_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i6",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 5,
    x_width => 6,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din0_q_net,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux0 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x1,
    d1 => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  dmux0 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux0_y_net,
    q => dmux0_q_net
  );
  dsync1 : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  din2 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret1_output_port_net,
    q => din2_q_net
  );
  dmux1 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux1_y_net,
    q => dmux1_q_net
  );
  slice0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => fft_shift_net,
    y => slice0_y_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_ba8a1ff382 
  port map (
    clr => '0',
    d0 => reinterpret1_output_port_net_x2,
    d1 => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    y => logical1_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x28 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x28;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x28 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x28 is
  port (
    bus_in : in std_logic_vector( 40-1 downto 0 );
    msb_out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x28;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x28 is 
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x15 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x15;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x15 is 
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_a47d6b689d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_add_x6 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 40-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_add_x6;
architecture structural of blast_module_v6_cordic_ddc_bus_add_x6 is 
  signal concatenate_y_net_x0 : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x28 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x28 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x15 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_eba05b38d0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_eba05b38d0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x91 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    in3 : in std_logic_vector( 19-1 downto 0 );
    in4 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x91;
architecture structural of blast_module_v6_cordic_ddc_bussify_x91 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  convert_dout_net_x1 <= in1;
  convert_dout_net_x0 <= in2;
  convert_dout_net <= in3;
  convert_dout_net_x2 <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_4b6b792f08 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv1_x7 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv1_x7;
architecture structural of blast_module_v6_cordic_ddc_conv1_x7 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv2_x7 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv2_x7;
architecture structural of blast_module_v6_cordic_ddc_conv2_x7 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv3_x7 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv3_x7;
architecture structural of blast_module_v6_cordic_ddc_conv3_x7 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv4_x7 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv4_x7;
architecture structural of blast_module_v6_cordic_ddc_conv4_x7 is 
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x37 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x37;
architecture structural of blast_module_v6_cordic_ddc_debus_x37 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_convert/of_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_of_bussify_x6 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_of_bussify_x6;
architecture structural of blast_module_v6_cordic_ddc_of_bussify_x6 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  and_y_net_x2 <= in1;
  and_y_net_x1 <= in2;
  and_y_net_x0 <= in3;
  and_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x2,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x1,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x0,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert_x13 is
  port (
    din : in std_logic_vector( 88-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 76-1 downto 0 );
    overflow : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert_x13;
architecture structural of blast_module_v6_cordic_ddc_bus_convert_x13 is 
  signal concatenate_y_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  overflow <= concatenate_y_net_x0;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x91 
  port map (
    in1 => convert_dout_net,
    in2 => convert_dout_net_x0,
    in3 => convert_dout_net_x1,
    in4 => convert_dout_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv1_x7 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net,
    of_x0 => and_y_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv2_x7 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x0,
    of_x0 => and_y_net_x0
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv3_x7 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x1,
    of_x0 => and_y_net_x1
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv4_x7 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x2,
    of_x0 => and_y_net_x2
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x37 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  of_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_of_bussify_x6 
  port map (
    in1 => and_y_net,
    in2 => and_y_net_x0,
    in3 => and_y_net_x1,
    in4 => and_y_net_x2,
    bus_out => concatenate_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x3 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x3;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x3 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x16 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x16;
architecture structural of blast_module_v6_cordic_ddc_bussify_x16 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x2 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x2;
architecture structural of blast_module_v6_cordic_ddc_debus_x2 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm0_x5 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm0_x5;
architecture structural of blast_module_v6_cordic_ddc_bus_norm0_x5 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x16 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x2 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x18 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x18;
architecture structural of blast_module_v6_cordic_ddc_bussify_x18 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x6 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x6;
architecture structural of blast_module_v6_cordic_ddc_debus_x6 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm1_x0 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm1_x0;
architecture structural of blast_module_v6_cordic_ddc_bus_norm1_x0 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x18 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x6 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_relational/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x5 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x5;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  constant_op_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => constant_op_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_relational/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x5 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x5;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_relational/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x19 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x19;
architecture structural of blast_module_v6_cordic_ddc_bussify_x19 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  relational1_op_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => relational1_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_relational
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_relational_x1 is
  port (
    a : in std_logic_vector( 4-1 downto 0 );
    b : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_relational_x1;
architecture structural of blast_module_v6_cordic_ddc_bus_relational_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net;
  constant_op_net <= a;
  reinterpret_out_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x5 
  port map (
    bus_in => constant_op_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x5 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x19 
  port map (
    in1 => relational1_op_net,
    bus_out => reinterpret1_output_port_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_152d82e84a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x17 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x17;
architecture structural of blast_module_v6_cordic_ddc_bussify_x17 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_d2f85fdf8a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x5 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x5;
architecture structural of blast_module_v6_cordic_ddc_debus_x5 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_scale_x0 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_scale_x0;
architecture structural of blast_module_v6_cordic_ddc_bus_scale_x0 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x17 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x5 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x29 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x29;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x29 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x29 is
  port (
    bus_in : in std_logic_vector( 40-1 downto 0 );
    msb_out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x29;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x29 is 
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x16 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x16;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x16 is 
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_a47d6b689d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_sub_x7 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 40-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_sub_x7;
architecture structural of blast_module_v6_cordic_ddc_bus_sub_x7 is 
  signal concatenate_y_net_x0 : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x29 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x29 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x16 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_e6e08c0a1f 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_e6e08c0a1f 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/munge/join
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_join_x1 is
  port (
    in1 : in std_logic_vector( 2-1 downto 0 );
    in2 : in std_logic_vector( 2-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_join_x1;
architecture structural of blast_module_v6_cordic_ddc_join_x1 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_5eed0ef8e9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/munge/split
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_split_x1 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out2 : out std_logic_vector( 2-1 downto 0 );
    lsb_out1 : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_split_x1;
architecture structural of blast_module_v6_cordic_ddc_split_x1 is 
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 2-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 3,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/munge
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_munge_x1 is
  port (
    din : in std_logic_vector( 4-1 downto 0 );
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_munge_x1;
architecture structural of blast_module_v6_cordic_ddc_munge_x1 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concatenate_y_net_x0 <= din;
  join : entity xil_defaultlib.blast_module_v6_cordic_ddc_join_x1 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split : entity xil_defaultlib.blast_module_v6_cordic_ddc_split_x1 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret_out : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x0,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_d_bussify_x1 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_d_bussify_x1;
architecture structural of blast_module_v6_cordic_ddc_d_bussify_x1 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand0_x1 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand0_x1;
architecture structural of blast_module_v6_cordic_ddc_expand0_x1 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand1_x1 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand1_x1;
architecture structural of blast_module_v6_cordic_ddc_expand1_x1 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sel_expand_x1 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sel_expand_x1;
architecture structural of blast_module_v6_cordic_ddc_sel_expand_x1 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_mux_x1 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 88-1 downto 0 );
    d1 : in std_logic_vector( 88-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_mux_x1;
architecture structural of blast_module_v6_cordic_ddc_mux_x1 is 
  signal concatenate_y_net_x2 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 88-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_d_bussify_x1 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand0_x1 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand1_x1 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_sel_expand_x1 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x78 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x78;
architecture structural of blast_module_v6_cordic_ddc_bussify_x78 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_shift_replicate_x5 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_shift_replicate_x5;
architecture structural of blast_module_v6_cordic_ddc_shift_replicate_x5 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x78 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x89 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x89;
architecture structural of blast_module_v6_cordic_ddc_bussify_x89 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_badcc6ad05 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x36 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x36;
architecture structural of blast_module_v6_cordic_ddc_debus_x36 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bfef7b416a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bfef7b416a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert_x12 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    misci : in std_logic_vector( 39-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 );
    misco : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert_x12;
architecture structural of blast_module_v6_cordic_ddc_bus_convert_x12 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 39-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net_x0;
  reinterpret1_output_port_net <= din;
  dmisc_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x89 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x36 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 20,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 20,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  dmisc : entity xil_defaultlib.sysgen_delay_aaa0db9a04 
  port map (
    clr => '0',
    d => dmisc_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_create_x5 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_create_x5;
architecture structural of blast_module_v6_cordic_ddc_bus_create_x5 is 
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  dmux0_q_net <= in1;
  mux_y_net <= in2;
  reinterpret1_output_port_net <= in3;
  concatenate : entity xil_defaultlib.sysgen_concat_c8ff374ba7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => dmux0_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x14 is
  port (
    bus_in : in std_logic_vector( 77-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x14;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x14 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 39-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay1_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_061077a431 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 38,
    x_width => 77,
    y_width => 39
  )
  port map (
    x => delay1_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 39,
    new_msb => 76,
    x_width => 77,
    y_width => 38
  )
  port map (
    x => delay1_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand1_x4 is
  port (
    bus_in : in std_logic_vector( 39-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand1_x4;
architecture structural of blast_module_v6_cordic_ddc_bus_expand1_x4 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 39,
    y_width => 38
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 38,
    x_width => 39,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_b_bussify_x4 is
  port (
    in1 : in std_logic_vector( 76-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_b_bussify_x4;
architecture structural of blast_module_v6_cordic_ddc_a_b_bussify_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d2aa3a4229 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x30 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x30;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x30 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x30 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x30;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x30 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_expand_x5 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_expand_x5;
architecture structural of blast_module_v6_cordic_ddc_a_expand_x5 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x94 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x94;
architecture structural of blast_module_v6_cordic_ddc_bussify_x94 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  concatenate : entity xil_defaultlib.sysgen_concat_9685bf23bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_replicate_x5 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_replicate_x5;
architecture structural of blast_module_v6_cordic_ddc_a_replicate_x5 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x94 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_expand_x5 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_expand_x5;
architecture structural of blast_module_v6_cordic_ddc_b_expand_x5 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x90 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x90;
architecture structural of blast_module_v6_cordic_ddc_bussify_x90 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  concatenate : entity xil_defaultlib.sysgen_concat_ebee13c473 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_replicate_x5 is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    out_x0 : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_replicate_x5;
architecture structural of blast_module_v6_cordic_ddc_b_replicate_x5 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x90 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x23 is
  port (
    re : in std_logic_vector( 38-1 downto 0 );
    im : in std_logic_vector( 38-1 downto 0 );
    c : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x23;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x23 is 
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 38-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 38-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_ebee13c473 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_d16c8ce1f1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d16c8ce1f1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_mult1_x4 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_mult1_x4;
architecture structural of blast_module_v6_cordic_ddc_mult1_x4 is 
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 38-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 38-1 downto 0 );
  signal rere_p_net : std_logic_vector( 37-1 downto 0 );
  signal imim_p_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 37-1 downto 0 );
  signal reim_p_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 38-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 38-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_expand_x5 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_replicate_x5 
  port map (
    in_x0 => reinterpret1_output_port_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_expand_x5 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_replicate_x5 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x23 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  rere : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
  imim : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  addsub_re : entity xil_defaultlib.sysgen_addsub_55210fa1ba 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  addsub_im : entity xil_defaultlib.sysgen_addsub_631e9b679b 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  convert_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 38,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  convert_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 38,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x92 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x92;
architecture structural of blast_module_v6_cordic_ddc_bussify_x92 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_repa_x4 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_repa_x4;
architecture structural of blast_module_v6_cordic_ddc_repa_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x92 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x93 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x93;
architecture structural of blast_module_v6_cordic_ddc_bussify_x93 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_repb_x4 is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    out_x0 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_repb_x4;
architecture structural of blast_module_v6_cordic_ddc_repb_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x93 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_mult_x4 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    misci : in std_logic_vector( 39-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 76-1 downto 0 );
    misco : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_mult_x4;
architecture structural of blast_module_v6_cordic_ddc_bus_mult_x4 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 38-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_b_bussify_x4 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x30 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x30 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_mult1_x4 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity xil_defaultlib.blast_module_v6_cordic_ddc_repa_x4 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity xil_defaultlib.blast_module_v6_cordic_ddc_repb_x4 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity xil_defaultlib.sysgen_delay_5a1d93c8ad 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/coeff_gen/bit_reverse
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bit_reverse_x3 is
  port (
    in_x0 : in std_logic_vector( 4-1 downto 0 );
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bit_reverse_x3;
architecture structural of blast_module_v6_cordic_ddc_bit_reverse_x3 is 
  signal concat_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice_y_net : std_logic_vector( 4-1 downto 0 );
  signal bit0_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit1_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit2_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  slice_y_net <= in_x0;
  concat : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => bit0_y_net,
    in1 => bit1_y_net,
    in2 => bit2_y_net,
    in3 => bit3_y_net,
    y => concat_y_net
  );
  bit3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit3_y_net
  );
  bit2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit2_y_net
  );
  bit1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit1_y_net
  );
  bit0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit0_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/coeff_gen/cosin/add_convert0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_add_convert0_x2 is
  port (
    theta : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_add_convert0_x2;
architecture structural of blast_module_v6_cordic_ddc_add_convert0_x2 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 4-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 5-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 4-1 downto 0 );
  signal concat_y_net : std_logic_vector( 5-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 3-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 4-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 4-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  assert_dout_net <= theta;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity xil_defaultlib.sysgen_concat_35734442c1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 5,
    y_width => 4
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 4,
    x_width => 5,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity xil_defaultlib.sysgen_constant_90ebeee843 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 2,
    x_width => 5,
    y_width => 3
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_330bf70c38 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 4,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 4,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity xil_defaultlib.sysgen_delay_2989ec83f6 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/coeff_gen/cosin/add_convert1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_add_convert1_x3 is
  port (
    theta : in std_logic_vector( 4-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 4-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_add_convert1_x3;
architecture structural of blast_module_v6_cordic_ddc_add_convert1_x3 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 4-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 5-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 4-1 downto 0 );
  signal concat_y_net : std_logic_vector( 5-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 3-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 4-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 4-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  misco <= delay1_q_net;
  assert_dout_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity xil_defaultlib.sysgen_concat_35734442c1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 5,
    y_width => 4
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 4,
    x_width => 5,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity xil_defaultlib.sysgen_constant_0e2b50da44 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 2,
    x_width => 5,
    y_width => 3
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_330bf70c38 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '0',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 4,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 4,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity xil_defaultlib.sysgen_delay_2989ec83f6 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay1 : entity xil_defaultlib.sysgen_delay_30fa736b53 
  port map (
    clr => '0',
    d => concatenate_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/coeff_gen/cosin/invert0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_invert0_x3 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_invert0_x3;
architecture structural of blast_module_v6_cordic_ddc_invert0_x3 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_douta_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay10_q_net <= negate_x0;
  lookup_douta_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay10_q_net,
    q => delay21_q_net
  );
  delay20 : entity xil_defaultlib.sysgen_delay_6fee59fdf6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => lookup_douta_net,
    q => delay20_q_net
  );
  negate : entity xil_defaultlib.sysgen_negate_3686e73455 
  port map (
    clr => '0',
    ip => lookup_douta_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_e4836aa2f8 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/coeff_gen/cosin/invert1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_invert1_x3 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_invert1_x3;
architecture structural of blast_module_v6_cordic_ddc_invert1_x3 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_doutb_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  misco <= delay1_q_net;
  delay8_q_net <= negate_x0;
  lookup_doutb_net <= in_x0;
  delay_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay8_q_net,
    q => delay21_q_net
  );
  delay20 : entity xil_defaultlib.sysgen_delay_6fee59fdf6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => lookup_doutb_net,
    q => delay20_q_net
  );
  negate : entity xil_defaultlib.sysgen_negate_3686e73455 
  port map (
    clr => '0',
    ip => lookup_doutb_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_e4836aa2f8 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
  delay1 : entity xil_defaultlib.sysgen_delay_06168ad581 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/coeff_gen/cosin
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_cosin_x3 is
  port (
    theta : in std_logic_vector( 4-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_cosin_x3;
architecture structural of blast_module_v6_cordic_ddc_cosin_x3 is 
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal concat_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 4-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 4-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 77-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_douta_net : std_logic_vector( 18-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_doutb_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 77-1 downto 0 );
  signal constant_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
begin
  cos <= mux_y_net_x0;
  sin <= mux_y_net;
  misco <= delay1_q_net;
  concat_y_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_convert0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_add_convert0_x2 
  port map (
    theta => assert_dout_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net,
    add => convert2_dout_net
  );
  add_convert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_add_convert1_x3 
  port map (
    theta => assert_dout_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net_x0,
    add => convert2_dout_net_x0,
    misco => delay1_q_net_x2
  );
  invert0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_invert0_x3 
  port map (
    negate_x0 => delay10_q_net,
    in_x0 => lookup_douta_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  invert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_invert1_x3 
  port map (
    negate_x0 => delay8_q_net,
    in_x0 => lookup_doutb_net,
    misci => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net,
    misco => delay1_q_net
  );
  assert_x0 : entity xil_defaultlib.xlpassthrough 
  generic map (
    din_width => 4,
    dout_width => 4
  )
  port map (
    din => concat_y_net,
    dout => assert_dout_net
  );
  delay : entity xil_defaultlib.sysgen_delay_bbd9052f3c 
  port map (
    clr => '0',
    d => delay1_q_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  lookup : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldpram_dist 
  generic map (
    addr_width => 4,
    c_address_width => 4,
    c_width => 18,
    core_name0 => "blast_module_v6_cordic_ddc_dist_mem_gen_i2",
    latency => 2
  )
  port map (
    ena => "1",
    enb => "1",
    addra => convert2_dout_net,
    dina => constant_op_net,
    wea => constant2_op_net,
    addrb => convert2_dout_net_x0,
    a_clk => clk_net,
    a_ce => ce_net,
    b_clk => clk_net,
    b_ce => ce_net,
    douta => lookup_douta_net,
    doutb => lookup_doutb_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_7422d1c0c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  delay8 : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => delay2_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  delay10 : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay10_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x24 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x24;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x24 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  mux_y_net_x0 <= re;
  mux_y_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_d7bc13a9b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_coeff_gen_x4 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_coeff_gen_x4;
architecture structural of blast_module_v6_cordic_ddc_coeff_gen_x4 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal slice_y_net : std_logic_vector( 4-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 8-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= delay1_q_net;
  mux_y_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bit_reverse : entity xil_defaultlib.blast_module_v6_cordic_ddc_bit_reverse_x3 
  port map (
    in_x0 => slice_y_net,
    out_x0 => concat_y_net_x0
  );
  cosin : entity xil_defaultlib.blast_module_v6_cordic_ddc_cosin_x3 
  port map (
    theta => concat_y_net_x0,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => mux_y_net_x1,
    sin => mux_y_net_x0,
    misco => delay1_q_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x24 
  port map (
    re => mux_y_net_x1,
    im => mux_y_net_x0,
    c => concat_y_net
  );
  counter : entity xil_defaultlib.sysgen_counter_a9b70f93d5 
  port map (
    clr => '0',
    rst => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 7,
    x_width => 8,
    y_width => 4
  )
  port map (
    x => counter_op_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_twiddle_x6 is
  port (
    ai : in std_logic_vector( 38-1 downto 0 );
    bi : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 38-1 downto 0 );
    bwo : out std_logic_vector( 40-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_twiddle_x6;
architecture structural of blast_module_v6_cordic_ddc_twiddle_x6 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 39-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 77-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x0;
  bwo <= concatenate_y_net;
  sync_out <= slice2_y_net;
  reinterpret1_output_port_net_x2 <= ai;
  dmux0_q_net <= bi;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert_x12 
  port map (
    din => reinterpret1_output_port_net_x1,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_create_x5 
  port map (
    in1 => dmux0_q_net,
    in2 => mux_y_net,
    in3 => reinterpret1_output_port_net_x2,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x14 
  port map (
    bus_in => delay1_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand1_x4 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_mult : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_mult_x4 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net,
    misci => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x1,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity xil_defaultlib.blast_module_v6_cordic_ddc_coeff_gen_x4 
  port map (
    rst => mux_y_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_butterfly_direct_x6 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw : out std_logic_vector( 38-1 downto 0 );
    a_bw_x0 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_butterfly_direct_x6;
architecture structural of blast_module_v6_cordic_ddc_butterfly_direct_x6 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 88-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 42-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 4-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw <= reinterpret2_output_port_net;
  a_bw_x0 <= reinterpret1_output_port_net_x1;
  of_x0 <= reinterpret1_output_port_net_x2;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_add_x6 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert_x13 
  port map (
    din => concatenate_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0,
    overflow => concatenate_y_net_x1
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x3 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_norm0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm0_x5 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x8
  );
  bus_norm1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm1_x0 
  port map (
    din => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x7
  );
  bus_relational : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_relational_x1 
  port map (
    a => constant_op_net,
    b => reinterpret_out_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x2
  );
  bus_scale : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_scale_x0 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x6
  );
  bus_sub : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_sub_x7 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  munge : entity xil_defaultlib.blast_module_v6_cordic_ddc_munge_x1 
  port map (
    din => concatenate_y_net_x1,
    dout => reinterpret_out_output_port_net
  );
  mux : entity xil_defaultlib.blast_module_v6_cordic_ddc_mux_x1 
  port map (
    sel => concatenate_y_net_x3,
    d0 => concatenate_y_net_x8,
    d1 => concatenate_y_net_x7,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x4
  );
  shift_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_shift_replicate_x5 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x3
  );
  twiddle_x0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_twiddle_x6 
  port map (
    ai => reinterpret1_output_port_net,
    bi => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x0,
    bwo => concatenate_y_net_x2,
    sync_out => slice2_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_5be87047c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x5,
    y => concat_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_e355fec26b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  delay0 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/delay0/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand_x13 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand_x13;
architecture structural of blast_module_v6_cordic_ddc_din_expand_x13 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  din2_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => din2_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/delay0/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress_x13 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress_x13;
architecture structural of blast_module_v6_cordic_ddc_dout_compress_x13 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay0_x6 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay0_x6;
architecture structural of blast_module_v6_cordic_ddc_delay0_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  din2_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand_x13 
  port map (
    bus_in => din2_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress_x13 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_417312a6d6 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/delay1/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand_x14 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand_x14;
architecture structural of blast_module_v6_cordic_ddc_din_expand_x14 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  dmux1_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => dmux1_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/delay1/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress_x14 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress_x14;
architecture structural of blast_module_v6_cordic_ddc_dout_compress_x14 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay1_x6 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay1_x6;
architecture structural of blast_module_v6_cordic_ddc_delay1_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  dmux1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand_x14 
  port map (
    bus_in => dmux1_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress_x14 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_417312a6d6 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sync_delay_x9 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sync_delay_x9;
architecture structural of blast_module_v6_cordic_ddc_sync_delay_x9 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 5-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_91c55b3b8a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_39d350f805 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_b93d4ed972 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i9",
    op_arith => xlUnsigned,
    op_width => 5
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_d6387abb0b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity xil_defaultlib.sysgen_relational_fa2262db86 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_260722d099 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_fft_stage_5 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 38-1 downto 0 );
    of_in : in std_logic_vector( 1-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 10-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 38-1 downto 0 );
    out2 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_fft_stage_5;
architecture structural of blast_module_v6_cordic_ddc_fft_stage_5 is 
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal fft_shift_net : std_logic_vector( 10-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 38-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 5-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 38-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 38-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net_x0;
  out2 <= reinterpret1_output_port_net_x3;
  of_x0 <= logical1_y_net_x0;
  sync_out <= delay0_q_net_x0;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  logical1_y_net <= of_in;
  delay0_q_net <= sync;
  fft_shift_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity xil_defaultlib.blast_module_v6_cordic_ddc_butterfly_direct_x6 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw => reinterpret2_output_port_net_x0,
    a_bw_x0 => reinterpret1_output_port_net_x3,
    of_x0 => reinterpret1_output_port_net_x2,
    sync_out => delay0_q_net_x0
  );
  delay0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay0_x6 
  port map (
    din => din2_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  delay1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay1_x6 
  port map (
    din => dmux1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sync_delay_x2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_sync_delay_x9 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  din0 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret2_output_port_net,
    q => din0_q_net
  );
  dsync0 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay0_q_net,
    q => dsync0_q_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i8",
    op_arith => xlUnsigned,
    op_width => 5
  )
  port map (
    en => "1",
    clr => '0',
    rst => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 4,
    x_width => 5,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din0_q_net,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux0 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x1,
    d1 => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  dmux0 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux0_y_net,
    q => dmux0_q_net
  );
  dsync1 : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  din2 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret1_output_port_net,
    q => din2_q_net
  );
  dmux1 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux1_y_net,
    q => dmux1_q_net
  );
  slice0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 4,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => fft_shift_net,
    y => slice0_y_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_ba8a1ff382 
  port map (
    clr => '0',
    d0 => reinterpret1_output_port_net_x2,
    d1 => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    y => logical1_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x6 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x6;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x6 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x6 is
  port (
    bus_in : in std_logic_vector( 40-1 downto 0 );
    msb_out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x6;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x6 is 
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x1 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x1;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x1 is 
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_a47d6b689d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_add_x0 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 40-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_add_x0;
architecture structural of blast_module_v6_cordic_ddc_bus_add_x0 is 
  signal concatenate_y_net_x0 : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x6 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x6 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x1 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_eba05b38d0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_eba05b38d0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x21 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    in3 : in std_logic_vector( 19-1 downto 0 );
    in4 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x21;
architecture structural of blast_module_v6_cordic_ddc_bussify_x21 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  convert_dout_net_x1 <= in1;
  convert_dout_net_x0 <= in2;
  convert_dout_net <= in3;
  convert_dout_net_x2 <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_4b6b792f08 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv1_x0 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv1_x0;
architecture structural of blast_module_v6_cordic_ddc_conv1_x0 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv2_x0 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv2_x0;
architecture structural of blast_module_v6_cordic_ddc_conv2_x0 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv3_x0 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv3_x0;
architecture structural of blast_module_v6_cordic_ddc_conv3_x0 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv4_x0 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv4_x0;
architecture structural of blast_module_v6_cordic_ddc_conv4_x0 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x11 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x11;
architecture structural of blast_module_v6_cordic_ddc_debus_x11 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_convert/of_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_of_bussify_x0 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_of_bussify_x0;
architecture structural of blast_module_v6_cordic_ddc_of_bussify_x0 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  and_y_net_x2 <= in1;
  and_y_net_x1 <= in2;
  and_y_net_x0 <= in3;
  and_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x2,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x1,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x0,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert_x1 is
  port (
    din : in std_logic_vector( 88-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 76-1 downto 0 );
    overflow : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert_x1;
architecture structural of blast_module_v6_cordic_ddc_bus_convert_x1 is 
  signal concatenate_y_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  overflow <= concatenate_y_net_x0;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x21 
  port map (
    in1 => convert_dout_net,
    in2 => convert_dout_net_x0,
    in3 => convert_dout_net_x1,
    in4 => convert_dout_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv1_x0 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net,
    of_x0 => and_y_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv2_x0 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x0,
    of_x0 => and_y_net_x0
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv3_x0 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x1,
    of_x0 => and_y_net_x1
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv4_x0 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x2,
    of_x0 => and_y_net_x2
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x11 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  of_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_of_bussify_x0 
  port map (
    in1 => and_y_net,
    in2 => and_y_net_x0,
    in3 => and_y_net_x1,
    in4 => and_y_net_x2,
    bus_out => concatenate_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x0 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x0;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x0 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x22 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x22;
architecture structural of blast_module_v6_cordic_ddc_bussify_x22 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x7 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x7;
architecture structural of blast_module_v6_cordic_ddc_debus_x7 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm0_x0 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm0_x0;
architecture structural of blast_module_v6_cordic_ddc_bus_norm0_x0 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x22 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x7 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x1 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x1;
architecture structural of blast_module_v6_cordic_ddc_bussify_x1 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x9 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x9;
architecture structural of blast_module_v6_cordic_ddc_debus_x9 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm1_x1 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm1_x1;
architecture structural of blast_module_v6_cordic_ddc_bus_norm1_x1 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x1 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x9 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_relational/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x0 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x0;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  constant_op_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => constant_op_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_relational/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus;
architecture structural of blast_module_v6_cordic_ddc_b_debus is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_relational/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x2 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x2;
architecture structural of blast_module_v6_cordic_ddc_bussify_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  relational1_op_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => relational1_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_relational
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_relational is
  port (
    a : in std_logic_vector( 4-1 downto 0 );
    b : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_relational;
architecture structural of blast_module_v6_cordic_ddc_bus_relational is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net;
  constant_op_net <= a;
  reinterpret_out_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x0 
  port map (
    bus_in => constant_op_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x2 
  port map (
    in1 => relational1_op_net,
    bus_out => reinterpret1_output_port_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_152d82e84a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x23 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x23;
architecture structural of blast_module_v6_cordic_ddc_bussify_x23 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_d2f85fdf8a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x8 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x8;
architecture structural of blast_module_v6_cordic_ddc_debus_x8 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_scale_x1 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_scale_x1;
architecture structural of blast_module_v6_cordic_ddc_bus_scale_x1 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x23 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x8 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x7 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x7;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x7 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x7 is
  port (
    bus_in : in std_logic_vector( 40-1 downto 0 );
    msb_out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x7;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x7 is 
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x2 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x2;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x2 is 
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_a47d6b689d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_sub_x0 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 40-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_sub_x0;
architecture structural of blast_module_v6_cordic_ddc_bus_sub_x0 is 
  signal concatenate_y_net_x0 : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x7 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x7 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x2 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_e6e08c0a1f 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_e6e08c0a1f 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/munge/join
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_join is
  port (
    in1 : in std_logic_vector( 2-1 downto 0 );
    in2 : in std_logic_vector( 2-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_join;
architecture structural of blast_module_v6_cordic_ddc_join is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_5eed0ef8e9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/munge/split
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_split is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out2 : out std_logic_vector( 2-1 downto 0 );
    lsb_out1 : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_split;
architecture structural of blast_module_v6_cordic_ddc_split is 
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 2-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 3,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/munge
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_munge is
  port (
    din : in std_logic_vector( 4-1 downto 0 );
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_munge;
architecture structural of blast_module_v6_cordic_ddc_munge is 
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concatenate_y_net_x0 <= din;
  join : entity xil_defaultlib.blast_module_v6_cordic_ddc_join 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split : entity xil_defaultlib.blast_module_v6_cordic_ddc_split 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret_out : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x0,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_d_bussify is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_d_bussify;
architecture structural of blast_module_v6_cordic_ddc_d_bussify is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand0 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand0;
architecture structural of blast_module_v6_cordic_ddc_expand0 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand1 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand1;
architecture structural of blast_module_v6_cordic_ddc_expand1 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sel_expand is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sel_expand;
architecture structural of blast_module_v6_cordic_ddc_sel_expand is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_mux is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 88-1 downto 0 );
    d1 : in std_logic_vector( 88-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_mux;
architecture structural of blast_module_v6_cordic_ddc_mux is 
  signal concatenate_y_net_x2 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 88-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_d_bussify 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand0 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand1 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_sel_expand 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x20 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x20;
architecture structural of blast_module_v6_cordic_ddc_bussify_x20 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_shift_replicate_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_shift_replicate_x0;
architecture structural of blast_module_v6_cordic_ddc_shift_replicate_x0 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x20 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x24 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x24;
architecture structural of blast_module_v6_cordic_ddc_bussify_x24 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_badcc6ad05 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x10 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x10;
architecture structural of blast_module_v6_cordic_ddc_debus_x10 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bfef7b416a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bfef7b416a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert_x2 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    misci : in std_logic_vector( 39-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 );
    misco : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert_x2;
architecture structural of blast_module_v6_cordic_ddc_bus_convert_x2 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 39-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net_x0;
  reinterpret1_output_port_net <= din;
  dmisc_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x24 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x10 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 20,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 20,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  dmisc : entity xil_defaultlib.sysgen_delay_aaa0db9a04 
  port map (
    clr => '0',
    d => dmisc_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_create_x0 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_create_x0;
architecture structural of blast_module_v6_cordic_ddc_bus_create_x0 is 
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  dmux0_q_net <= in1;
  mux_y_net <= in2;
  reinterpret1_output_port_net <= in3;
  concatenate : entity xil_defaultlib.sysgen_concat_c8ff374ba7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => dmux0_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x2 is
  port (
    bus_in : in std_logic_vector( 77-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x2;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x2 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 39-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay1_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_061077a431 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 38,
    x_width => 77,
    y_width => 39
  )
  port map (
    x => delay1_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 39,
    new_msb => 76,
    x_width => 77,
    y_width => 38
  )
  port map (
    x => delay1_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand1_x0 is
  port (
    bus_in : in std_logic_vector( 39-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand1_x0;
architecture structural of blast_module_v6_cordic_ddc_bus_expand1_x0 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 39,
    y_width => 38
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 38,
    x_width => 39,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_b_bussify_x0 is
  port (
    in1 : in std_logic_vector( 76-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_b_bussify_x0;
architecture structural of blast_module_v6_cordic_ddc_a_b_bussify_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d2aa3a4229 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x4 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x4;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x4 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x4 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x4;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x4 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_expand_x0 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_expand_x0;
architecture structural of blast_module_v6_cordic_ddc_a_expand_x0 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x14 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x14;
architecture structural of blast_module_v6_cordic_ddc_bussify_x14 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  concatenate : entity xil_defaultlib.sysgen_concat_9685bf23bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_replicate_x0 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_replicate_x0;
architecture structural of blast_module_v6_cordic_ddc_a_replicate_x0 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x14 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_expand_x0 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_expand_x0;
architecture structural of blast_module_v6_cordic_ddc_b_expand_x0 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x15 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x15;
architecture structural of blast_module_v6_cordic_ddc_bussify_x15 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  concatenate : entity xil_defaultlib.sysgen_concat_ebee13c473 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_replicate_x0 is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    out_x0 : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_replicate_x0;
architecture structural of blast_module_v6_cordic_ddc_b_replicate_x0 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x15 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x7 is
  port (
    re : in std_logic_vector( 38-1 downto 0 );
    im : in std_logic_vector( 38-1 downto 0 );
    c : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x7;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x7 is 
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 38-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 38-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_ebee13c473 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_d16c8ce1f1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d16c8ce1f1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_mult1_x0 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_mult1_x0;
architecture structural of blast_module_v6_cordic_ddc_mult1_x0 is 
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 38-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 38-1 downto 0 );
  signal rere_p_net : std_logic_vector( 37-1 downto 0 );
  signal imim_p_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 37-1 downto 0 );
  signal reim_p_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 38-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 38-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_expand_x0 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_replicate_x0 
  port map (
    in_x0 => reinterpret1_output_port_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_expand_x0 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_replicate_x0 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x7 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  rere : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
  imim : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  addsub_re : entity xil_defaultlib.sysgen_addsub_55210fa1ba 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  addsub_im : entity xil_defaultlib.sysgen_addsub_631e9b679b 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  convert_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 38,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  convert_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 38,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x12 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x12;
architecture structural of blast_module_v6_cordic_ddc_bussify_x12 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_repa_x0 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_repa_x0;
architecture structural of blast_module_v6_cordic_ddc_repa_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x12 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x13 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x13;
architecture structural of blast_module_v6_cordic_ddc_bussify_x13 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_repb_x0 is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    out_x0 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_repb_x0;
architecture structural of blast_module_v6_cordic_ddc_repb_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x13 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_mult_x0 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    misci : in std_logic_vector( 39-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 76-1 downto 0 );
    misco : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_mult_x0;
architecture structural of blast_module_v6_cordic_ddc_bus_mult_x0 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 38-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_b_bussify_x0 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x4 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x4 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_mult1_x0 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity xil_defaultlib.blast_module_v6_cordic_ddc_repa_x0 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity xil_defaultlib.blast_module_v6_cordic_ddc_repb_x0 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity xil_defaultlib.sysgen_delay_5a1d93c8ad 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen/bit_reverse
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bit_reverse_x0 is
  port (
    in_x0 : in std_logic_vector( 5-1 downto 0 );
    out_x0 : out std_logic_vector( 5-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bit_reverse_x0;
architecture structural of blast_module_v6_cordic_ddc_bit_reverse_x0 is 
  signal concat_y_net : std_logic_vector( 5-1 downto 0 );
  signal slice_y_net : std_logic_vector( 5-1 downto 0 );
  signal bit0_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit1_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit2_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit3_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit4_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  slice_y_net <= in_x0;
  concat : entity xil_defaultlib.sysgen_concat_bf2bec6a08 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => bit0_y_net,
    in1 => bit1_y_net,
    in2 => bit2_y_net,
    in3 => bit3_y_net,
    in4 => bit4_y_net,
    y => concat_y_net
  );
  bit4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 4,
    x_width => 5,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit4_y_net
  );
  bit3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 5,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit3_y_net
  );
  bit2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 5,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit2_y_net
  );
  bit1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 5,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit1_y_net
  );
  bit0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 5,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit0_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen/cosin/add_convert0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_add_convert0_x3 is
  port (
    theta : in std_logic_vector( 5-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 5-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_add_convert0_x3;
architecture structural of blast_module_v6_cordic_ddc_add_convert0_x3 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 5-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 5-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 6-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 5-1 downto 0 );
  signal concat_y_net : std_logic_vector( 6-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 4-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 5-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 5-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  assert_dout_net <= theta;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity xil_defaultlib.sysgen_concat_0bf3b7c972 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 4,
    x_width => 6,
    y_width => 5
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 5,
    x_width => 6,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity xil_defaultlib.sysgen_constant_90ebeee843 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 6,
    y_width => 4
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_6eca00c2e2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 5
  )
  port map (
    en => '1',
    rst => '0',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 5,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 5,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity xil_defaultlib.sysgen_delay_afb5f78f82 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen/cosin/add_convert1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_add_convert1_x0 is
  port (
    theta : in std_logic_vector( 5-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_add_convert1_x0;
architecture structural of blast_module_v6_cordic_ddc_add_convert1_x0 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 5-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 6-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  misco <= delay1_q_net;
  assert_dout_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity xil_defaultlib.sysgen_concat_0bf3b7c972 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  quadrant : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 5,
    x_width => 6,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity xil_defaultlib.sysgen_constant_90ebeee843 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  invert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay1 : entity xil_defaultlib.sysgen_delay_30fa736b53 
  port map (
    clr => '0',
    d => concatenate_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen/cosin/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri_x4 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri_x4;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri_x4 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  rom_data_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen/cosin/invert0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_invert0 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_invert0;
architecture structural of blast_module_v6_cordic_ddc_invert0 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay10_q_net <= negate_x0;
  force_re_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay10_q_net,
    q => delay21_q_net
  );
  delay20 : entity xil_defaultlib.sysgen_delay_6fee59fdf6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => force_re_output_port_net,
    q => delay20_q_net
  );
  negate : entity xil_defaultlib.sysgen_negate_3686e73455 
  port map (
    clr => '0',
    ip => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_e4836aa2f8 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen/cosin/invert1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_invert1 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_invert1;
architecture structural of blast_module_v6_cordic_ddc_invert1 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  misco <= delay1_q_net;
  delay8_q_net <= negate_x0;
  force_im_output_port_net <= in_x0;
  delay_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay8_q_net,
    q => delay21_q_net
  );
  delay20 : entity xil_defaultlib.sysgen_delay_6fee59fdf6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => force_im_output_port_net,
    q => delay20_q_net
  );
  negate : entity xil_defaultlib.sysgen_negate_3686e73455 
  port map (
    clr => '0',
    ip => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_e4836aa2f8 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
  delay1 : entity xil_defaultlib.sysgen_delay_06168ad581 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen/cosin
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_cosin_x0 is
  port (
    theta : in std_logic_vector( 5-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_cosin_x0;
architecture structural of blast_module_v6_cordic_ddc_cosin_x0 is 
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 77-1 downto 0 );
  signal concat_y_net : std_logic_vector( 5-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 5-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 5-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net_x0 : std_logic_vector( 77-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 77-1 downto 0 );
begin
  cos <= mux_y_net_x0;
  sin <= mux_y_net;
  misco <= delay1_q_net_x2;
  concat_y_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_convert0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_add_convert0_x3 
  port map (
    theta => assert_dout_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net,
    add => convert2_dout_net
  );
  add_convert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_add_convert1_x0 
  port map (
    theta => assert_dout_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net_x0,
    misco => delay1_q_net_x0
  );
  c_to_ri : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri_x4 
  port map (
    c => rom_data_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  invert0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_invert0 
  port map (
    negate_x0 => delay10_q_net,
    in_x0 => force_re_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  invert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_invert1 
  port map (
    negate_x0 => delay8_q_net,
    in_x0 => force_im_output_port_net,
    misci => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net,
    misco => delay1_q_net_x2
  );
  assert_x0 : entity xil_defaultlib.xlpassthrough 
  generic map (
    din_width => 5,
    dout_width => 5
  )
  port map (
    din => concat_y_net,
    dout => assert_dout_net
  );
  delay : entity xil_defaultlib.sysgen_delay_bbd9052f3c 
  port map (
    clr => '0',
    d => delay1_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  rom : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 36,
    latency => 2,
    mem_init_file => "xpm_effb0c_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => convert2_dout_net,
    clk => clk_net,
    ce => ce_net,
    data => rom_data_net
  );
  delay8 : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => delay2_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  delay10 : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay10_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x6 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x6;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x6 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  mux_y_net_x0 <= re;
  mux_y_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_d7bc13a9b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_coeff_gen_x0 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_coeff_gen_x0;
architecture structural of blast_module_v6_cordic_ddc_coeff_gen_x0 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 5-1 downto 0 );
  signal slice_y_net : std_logic_vector( 5-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 8-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= delay1_q_net;
  mux_y_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bit_reverse : entity xil_defaultlib.blast_module_v6_cordic_ddc_bit_reverse_x0 
  port map (
    in_x0 => slice_y_net,
    out_x0 => concat_y_net_x0
  );
  cosin : entity xil_defaultlib.blast_module_v6_cordic_ddc_cosin_x0 
  port map (
    theta => concat_y_net_x0,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => mux_y_net_x1,
    sin => mux_y_net_x0,
    misco => delay1_q_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x6 
  port map (
    re => mux_y_net_x1,
    im => mux_y_net_x0,
    c => concat_y_net
  );
  counter : entity xil_defaultlib.sysgen_counter_a9b70f93d5 
  port map (
    clr => '0',
    rst => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 7,
    x_width => 8,
    y_width => 5
  )
  port map (
    x => counter_op_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_twiddle_x0 is
  port (
    ai : in std_logic_vector( 38-1 downto 0 );
    bi : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 38-1 downto 0 );
    bwo : out std_logic_vector( 40-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_twiddle_x0;
architecture structural of blast_module_v6_cordic_ddc_twiddle_x0 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 39-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 77-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x0;
  bwo <= concatenate_y_net;
  sync_out <= slice2_y_net;
  reinterpret1_output_port_net_x2 <= ai;
  dmux0_q_net <= bi;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert_x2 
  port map (
    din => reinterpret1_output_port_net_x1,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_create_x0 
  port map (
    in1 => dmux0_q_net,
    in2 => mux_y_net,
    in3 => reinterpret1_output_port_net_x2,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x2 
  port map (
    bus_in => delay1_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand1_x0 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_mult : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_mult_x0 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net,
    misci => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x1,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity xil_defaultlib.blast_module_v6_cordic_ddc_coeff_gen_x0 
  port map (
    rst => mux_y_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_butterfly_direct_x0 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw : out std_logic_vector( 38-1 downto 0 );
    a_bw_x0 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_butterfly_direct_x0;
architecture structural of blast_module_v6_cordic_ddc_butterfly_direct_x0 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 88-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 42-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 4-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw <= reinterpret2_output_port_net;
  a_bw_x0 <= reinterpret1_output_port_net_x1;
  of_x0 <= reinterpret1_output_port_net_x2;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_add_x0 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert_x1 
  port map (
    din => concatenate_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0,
    overflow => concatenate_y_net_x1
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x0 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_norm0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm0_x0 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x8
  );
  bus_norm1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm1_x1 
  port map (
    din => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x7
  );
  bus_relational : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_relational 
  port map (
    a => constant_op_net,
    b => reinterpret_out_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x2
  );
  bus_scale : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_scale_x1 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x6
  );
  bus_sub : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_sub_x0 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  munge : entity xil_defaultlib.blast_module_v6_cordic_ddc_munge 
  port map (
    din => concatenate_y_net_x1,
    dout => reinterpret_out_output_port_net
  );
  mux : entity xil_defaultlib.blast_module_v6_cordic_ddc_mux 
  port map (
    sel => concatenate_y_net_x3,
    d0 => concatenate_y_net_x8,
    d1 => concatenate_y_net_x7,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x4
  );
  shift_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_shift_replicate_x0 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x3
  );
  twiddle_x0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_twiddle_x0 
  port map (
    ai => reinterpret1_output_port_net,
    bi => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x0,
    bwo => concatenate_y_net_x2,
    sync_out => slice2_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_5be87047c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x5,
    y => concat_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_e355fec26b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  delay0 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/delay0/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand_x3 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand_x3;
architecture structural of blast_module_v6_cordic_ddc_din_expand_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  din2_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => din2_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/delay0/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress_x3 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress_x3;
architecture structural of blast_module_v6_cordic_ddc_dout_compress_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay0_x1 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay0_x1;
architecture structural of blast_module_v6_cordic_ddc_delay0_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  din2_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand_x3 
  port map (
    bus_in => din2_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress_x3 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_46b40bfd21 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/delay1/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand_x4 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand_x4;
architecture structural of blast_module_v6_cordic_ddc_din_expand_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  dmux1_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => dmux1_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/delay1/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress_x4 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress_x4;
architecture structural of blast_module_v6_cordic_ddc_dout_compress_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay1_x1 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay1_x1;
architecture structural of blast_module_v6_cordic_ddc_delay1_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  dmux1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand_x4 
  port map (
    bus_in => dmux1_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress_x4 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_46b40bfd21 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sync_delay_x2 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sync_delay_x2;
architecture structural of blast_module_v6_cordic_ddc_sync_delay_x2 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 4-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_099e5eb55d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_e355fec26b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_8546b6c529 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i11",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_d6387abb0b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity xil_defaultlib.sysgen_relational_62a1c8fb2e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_dcc71df4f9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_fft_stage_6 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 38-1 downto 0 );
    of_in : in std_logic_vector( 1-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 10-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 38-1 downto 0 );
    out2 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_fft_stage_6;
architecture structural of blast_module_v6_cordic_ddc_fft_stage_6 is 
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal fft_shift_net : std_logic_vector( 10-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 38-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 38-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 38-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net_x0;
  out2 <= reinterpret1_output_port_net_x3;
  of_x0 <= logical1_y_net_x0;
  sync_out <= delay0_q_net_x0;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  logical1_y_net <= of_in;
  delay0_q_net <= sync;
  fft_shift_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity xil_defaultlib.blast_module_v6_cordic_ddc_butterfly_direct_x0 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw => reinterpret2_output_port_net_x0,
    a_bw_x0 => reinterpret1_output_port_net_x3,
    of_x0 => reinterpret1_output_port_net_x2,
    sync_out => delay0_q_net_x0
  );
  delay0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay0_x1 
  port map (
    din => din2_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  delay1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay1_x1 
  port map (
    din => dmux1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sync_delay_x2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_sync_delay_x2 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  din0 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret2_output_port_net,
    q => din0_q_net
  );
  dsync0 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay0_q_net,
    q => dsync0_q_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i10",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    en => "1",
    clr => '0',
    rst => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din0_q_net,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux0 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x1,
    d1 => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  dmux0 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux0_y_net,
    q => dmux0_q_net
  );
  dsync1 : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  din2 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret1_output_port_net,
    q => din2_q_net
  );
  dmux1 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux1_y_net,
    q => dmux1_q_net
  );
  slice0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 5,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => fft_shift_net,
    y => slice0_y_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_ba8a1ff382 
  port map (
    clr => '0',
    d0 => reinterpret1_output_port_net_x2,
    d1 => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    y => logical1_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x2 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x2;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x2 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x2 is
  port (
    bus_in : in std_logic_vector( 40-1 downto 0 );
    msb_out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x2;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x2 is 
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify;
architecture structural of blast_module_v6_cordic_ddc_op_bussify is 
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_a47d6b689d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_add is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 40-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_add;
architecture structural of blast_module_v6_cordic_ddc_bus_add is 
  signal concatenate_y_net_x0 : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x2 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x2 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_eba05b38d0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_eba05b38d0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x11 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    in3 : in std_logic_vector( 19-1 downto 0 );
    in4 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x11;
architecture structural of blast_module_v6_cordic_ddc_bussify_x11 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  convert_dout_net_x1 <= in1;
  convert_dout_net_x0 <= in2;
  convert_dout_net <= in3;
  convert_dout_net_x2 <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_4b6b792f08 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv1 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv1;
architecture structural of blast_module_v6_cordic_ddc_conv1 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv2 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv2;
architecture structural of blast_module_v6_cordic_ddc_conv2 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv3 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv3;
architecture structural of blast_module_v6_cordic_ddc_conv3 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv4 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv4;
architecture structural of blast_module_v6_cordic_ddc_conv4 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x4 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x4;
architecture structural of blast_module_v6_cordic_ddc_debus_x4 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_convert/of_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_of_bussify is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_of_bussify;
architecture structural of blast_module_v6_cordic_ddc_of_bussify is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  and_y_net_x2 <= in1;
  and_y_net_x1 <= in2;
  and_y_net_x0 <= in3;
  and_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x2,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x1,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x0,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert_x0 is
  port (
    din : in std_logic_vector( 88-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 76-1 downto 0 );
    overflow : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert_x0;
architecture structural of blast_module_v6_cordic_ddc_bus_convert_x0 is 
  signal concatenate_y_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  overflow <= concatenate_y_net_x0;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x11 
  port map (
    in1 => convert_dout_net,
    in2 => convert_dout_net_x0,
    in3 => convert_dout_net_x1,
    in4 => convert_dout_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv1 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net,
    of_x0 => and_y_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv2 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x0,
    of_x0 => and_y_net_x0
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv3 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x1,
    of_x0 => and_y_net_x1
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv4 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x2,
    of_x0 => and_y_net_x2
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x4 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  of_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_of_bussify 
  port map (
    in1 => and_y_net,
    in2 => and_y_net_x0,
    in3 => and_y_net_x1,
    in4 => and_y_net_x2,
    bus_out => concatenate_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x1 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x1;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x1 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x4 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x4;
architecture structural of blast_module_v6_cordic_ddc_bussify_x4 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus;
architecture structural of blast_module_v6_cordic_ddc_debus is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm0 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm0;
architecture structural of blast_module_v6_cordic_ddc_bus_norm0 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x4 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x6 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x6;
architecture structural of blast_module_v6_cordic_ddc_bussify_x6 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x1 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x1;
architecture structural of blast_module_v6_cordic_ddc_debus_x1 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm1 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm1;
architecture structural of blast_module_v6_cordic_ddc_bus_norm1 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x6 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x1 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_relational/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x1 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x1;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  constant_op_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => constant_op_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_relational/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x0 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x0;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_relational/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x7 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x7;
architecture structural of blast_module_v6_cordic_ddc_bussify_x7 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  relational1_op_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => relational1_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_relational
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_relational_x0 is
  port (
    a : in std_logic_vector( 4-1 downto 0 );
    b : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_relational_x0;
architecture structural of blast_module_v6_cordic_ddc_bus_relational_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net;
  constant_op_net <= a;
  reinterpret_out_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x1 
  port map (
    bus_in => constant_op_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x0 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x7 
  port map (
    in1 => relational1_op_net,
    bus_out => reinterpret1_output_port_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_152d82e84a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x5 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x5;
architecture structural of blast_module_v6_cordic_ddc_bussify_x5 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_d2f85fdf8a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x0 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x0;
architecture structural of blast_module_v6_cordic_ddc_debus_x0 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_scale is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_scale;
architecture structural of blast_module_v6_cordic_ddc_bus_scale is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x5 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x0 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x3 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x3;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x3 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x3 is
  port (
    bus_in : in std_logic_vector( 40-1 downto 0 );
    msb_out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x3;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x3 is 
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x0 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x0;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x0 is 
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_a47d6b689d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_sub is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 40-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_sub;
architecture structural of blast_module_v6_cordic_ddc_bus_sub is 
  signal concatenate_y_net_x0 : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x3 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x3 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x0 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_e6e08c0a1f 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_e6e08c0a1f 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/munge/join
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_join_x0 is
  port (
    in1 : in std_logic_vector( 2-1 downto 0 );
    in2 : in std_logic_vector( 2-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_join_x0;
architecture structural of blast_module_v6_cordic_ddc_join_x0 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_5eed0ef8e9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/munge/split
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_split_x0 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out2 : out std_logic_vector( 2-1 downto 0 );
    lsb_out1 : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_split_x0;
architecture structural of blast_module_v6_cordic_ddc_split_x0 is 
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 2-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 3,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/munge
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_munge_x0 is
  port (
    din : in std_logic_vector( 4-1 downto 0 );
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_munge_x0;
architecture structural of blast_module_v6_cordic_ddc_munge_x0 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concatenate_y_net_x0 <= din;
  join : entity xil_defaultlib.blast_module_v6_cordic_ddc_join_x0 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split : entity xil_defaultlib.blast_module_v6_cordic_ddc_split_x0 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret_out : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x0,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_d_bussify_x0 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_d_bussify_x0;
architecture structural of blast_module_v6_cordic_ddc_d_bussify_x0 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand0_x0 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand0_x0;
architecture structural of blast_module_v6_cordic_ddc_expand0_x0 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand1_x0 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand1_x0;
architecture structural of blast_module_v6_cordic_ddc_expand1_x0 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sel_expand_x0 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sel_expand_x0;
architecture structural of blast_module_v6_cordic_ddc_sel_expand_x0 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_mux_x0 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 88-1 downto 0 );
    d1 : in std_logic_vector( 88-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_mux_x0;
architecture structural of blast_module_v6_cordic_ddc_mux_x0 is 
  signal concatenate_y_net_x2 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 88-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_d_bussify_x0 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand0_x0 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand1_x0 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_sel_expand_x0 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x3 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x3;
architecture structural of blast_module_v6_cordic_ddc_bussify_x3 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_shift_replicate is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_shift_replicate;
architecture structural of blast_module_v6_cordic_ddc_shift_replicate is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x3 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x10 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x10;
architecture structural of blast_module_v6_cordic_ddc_bussify_x10 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_badcc6ad05 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x3 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x3;
architecture structural of blast_module_v6_cordic_ddc_debus_x3 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bfef7b416a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bfef7b416a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    misci : in std_logic_vector( 39-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 );
    misco : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert;
architecture structural of blast_module_v6_cordic_ddc_bus_convert is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 39-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net_x0;
  reinterpret1_output_port_net <= din;
  dmisc_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x10 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x3 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 20,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 20,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  dmisc : entity xil_defaultlib.sysgen_delay_aaa0db9a04 
  port map (
    clr => '0',
    d => dmisc_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_create is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_create;
architecture structural of blast_module_v6_cordic_ddc_bus_create is 
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  dmux0_q_net <= in1;
  mux_y_net <= in2;
  reinterpret1_output_port_net <= in3;
  concatenate : entity xil_defaultlib.sysgen_concat_c8ff374ba7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => dmux0_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand is
  port (
    bus_in : in std_logic_vector( 77-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand;
architecture structural of blast_module_v6_cordic_ddc_bus_expand is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 39-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay1_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_061077a431 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 38,
    x_width => 77,
    y_width => 39
  )
  port map (
    x => delay1_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 39,
    new_msb => 76,
    x_width => 77,
    y_width => 38
  )
  port map (
    x => delay1_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand1 is
  port (
    bus_in : in std_logic_vector( 39-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand1;
architecture structural of blast_module_v6_cordic_ddc_bus_expand1 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 39,
    y_width => 38
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 38,
    x_width => 39,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_b_bussify is
  port (
    in1 : in std_logic_vector( 76-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_b_bussify;
architecture structural of blast_module_v6_cordic_ddc_a_b_bussify is 
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d2aa3a4229 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus;
architecture structural of blast_module_v6_cordic_ddc_a_debus is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x1 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x1;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x1 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_expand is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_expand;
architecture structural of blast_module_v6_cordic_ddc_a_expand is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x8 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x8;
architecture structural of blast_module_v6_cordic_ddc_bussify_x8 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  concatenate : entity xil_defaultlib.sysgen_concat_9685bf23bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_replicate is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_replicate;
architecture structural of blast_module_v6_cordic_ddc_a_replicate is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x8 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_expand is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_expand;
architecture structural of blast_module_v6_cordic_ddc_b_expand is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x9 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x9;
architecture structural of blast_module_v6_cordic_ddc_bussify_x9 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  concatenate : entity xil_defaultlib.sysgen_concat_ebee13c473 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_replicate is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    out_x0 : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_replicate;
architecture structural of blast_module_v6_cordic_ddc_b_replicate is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x9 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x5 is
  port (
    re : in std_logic_vector( 38-1 downto 0 );
    im : in std_logic_vector( 38-1 downto 0 );
    c : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x5;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x5 is 
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 38-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 38-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_ebee13c473 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_d16c8ce1f1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d16c8ce1f1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_mult1 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_mult1;
architecture structural of blast_module_v6_cordic_ddc_mult1 is 
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 38-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 38-1 downto 0 );
  signal rere_p_net : std_logic_vector( 37-1 downto 0 );
  signal imim_p_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 37-1 downto 0 );
  signal reim_p_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 38-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 38-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_expand 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_replicate 
  port map (
    in_x0 => reinterpret1_output_port_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_expand 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_replicate 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x5 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  rere : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
  imim : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  addsub_re : entity xil_defaultlib.sysgen_addsub_55210fa1ba 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  addsub_im : entity xil_defaultlib.sysgen_addsub_631e9b679b 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  convert_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 38,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  convert_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 38,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify;
architecture structural of blast_module_v6_cordic_ddc_bussify is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_repa is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_repa;
architecture structural of blast_module_v6_cordic_ddc_repa is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x0 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x0;
architecture structural of blast_module_v6_cordic_ddc_bussify_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_repb is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    out_x0 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_repb;
architecture structural of blast_module_v6_cordic_ddc_repb is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x0 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_mult is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    misci : in std_logic_vector( 39-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 76-1 downto 0 );
    misco : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_mult;
architecture structural of blast_module_v6_cordic_ddc_bus_mult is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 38-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_b_bussify 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x1 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_mult1 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity xil_defaultlib.blast_module_v6_cordic_ddc_repa 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity xil_defaultlib.blast_module_v6_cordic_ddc_repb 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity xil_defaultlib.sysgen_delay_5a1d93c8ad 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen/bit_reverse
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bit_reverse is
  port (
    in_x0 : in std_logic_vector( 6-1 downto 0 );
    out_x0 : out std_logic_vector( 6-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bit_reverse;
architecture structural of blast_module_v6_cordic_ddc_bit_reverse is 
  signal concat_y_net : std_logic_vector( 6-1 downto 0 );
  signal slice_y_net : std_logic_vector( 6-1 downto 0 );
  signal bit0_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit1_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit2_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit3_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit4_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit5_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  slice_y_net <= in_x0;
  concat : entity xil_defaultlib.sysgen_concat_c787d833c2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => bit0_y_net,
    in1 => bit1_y_net,
    in2 => bit2_y_net,
    in3 => bit3_y_net,
    in4 => bit4_y_net,
    in5 => bit5_y_net,
    y => concat_y_net
  );
  bit5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 5,
    x_width => 6,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit5_y_net
  );
  bit4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 4,
    x_width => 6,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit4_y_net
  );
  bit3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 6,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit3_y_net
  );
  bit2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 6,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit2_y_net
  );
  bit1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 6,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit1_y_net
  );
  bit0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 6,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit0_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen/cosin/add_convert0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_add_convert0 is
  port (
    theta : in std_logic_vector( 6-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 6-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_add_convert0;
architecture structural of blast_module_v6_cordic_ddc_add_convert0 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 6-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 7-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 6-1 downto 0 );
  signal concat_y_net : std_logic_vector( 7-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 5-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 6-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 6-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  assert_dout_net <= theta;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity xil_defaultlib.sysgen_concat_5b6f018207 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 5,
    x_width => 7,
    y_width => 6
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 6,
    x_width => 7,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity xil_defaultlib.sysgen_constant_90ebeee843 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 4,
    x_width => 7,
    y_width => 5
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_a76238539f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 6,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 6,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity xil_defaultlib.sysgen_delay_1272b6a7cc 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen/cosin/add_convert1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_add_convert1 is
  port (
    theta : in std_logic_vector( 6-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_add_convert1;
architecture structural of blast_module_v6_cordic_ddc_add_convert1 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 6-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 7-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  misco <= delay1_q_net;
  assert_dout_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity xil_defaultlib.sysgen_concat_5b6f018207 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  quadrant : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 6,
    x_width => 7,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity xil_defaultlib.sysgen_constant_90ebeee843 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  invert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay1 : entity xil_defaultlib.sysgen_delay_30fa736b53 
  port map (
    clr => '0',
    d => concatenate_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen/cosin/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri_x0 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri_x0;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri_x0 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  rom_data_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen/cosin/invert0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_invert0_x2 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_invert0_x2;
architecture structural of blast_module_v6_cordic_ddc_invert0_x2 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay10_q_net <= negate_x0;
  force_re_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay10_q_net,
    q => delay21_q_net
  );
  delay20 : entity xil_defaultlib.sysgen_delay_6fee59fdf6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => force_re_output_port_net,
    q => delay20_q_net
  );
  negate : entity xil_defaultlib.sysgen_negate_3686e73455 
  port map (
    clr => '0',
    ip => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_e4836aa2f8 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen/cosin/invert1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_invert1_x0 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_invert1_x0;
architecture structural of blast_module_v6_cordic_ddc_invert1_x0 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  misco <= delay1_q_net;
  delay8_q_net <= negate_x0;
  force_im_output_port_net <= in_x0;
  delay_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay8_q_net,
    q => delay21_q_net
  );
  delay20 : entity xil_defaultlib.sysgen_delay_6fee59fdf6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => force_im_output_port_net,
    q => delay20_q_net
  );
  negate : entity xil_defaultlib.sysgen_negate_3686e73455 
  port map (
    clr => '0',
    ip => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_e4836aa2f8 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
  delay1 : entity xil_defaultlib.sysgen_delay_06168ad581 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen/cosin
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_cosin is
  port (
    theta : in std_logic_vector( 6-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_cosin;
architecture structural of blast_module_v6_cordic_ddc_cosin is 
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 77-1 downto 0 );
  signal concat_y_net : std_logic_vector( 6-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 6-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 6-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net_x0 : std_logic_vector( 77-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 77-1 downto 0 );
begin
  cos <= mux_y_net_x0;
  sin <= mux_y_net;
  misco <= delay1_q_net_x2;
  concat_y_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_convert0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_add_convert0 
  port map (
    theta => assert_dout_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net,
    add => convert2_dout_net
  );
  add_convert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_add_convert1 
  port map (
    theta => assert_dout_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net_x0,
    misco => delay1_q_net_x0
  );
  c_to_ri : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri_x0 
  port map (
    c => rom_data_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  invert0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_invert0_x2 
  port map (
    negate_x0 => delay10_q_net,
    in_x0 => force_re_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  invert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_invert1_x0 
  port map (
    negate_x0 => delay8_q_net,
    in_x0 => force_im_output_port_net,
    misci => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net,
    misco => delay1_q_net_x2
  );
  assert_x0 : entity xil_defaultlib.xlpassthrough 
  generic map (
    din_width => 6,
    dout_width => 6
  )
  port map (
    din => concat_y_net,
    dout => assert_dout_net
  );
  delay : entity xil_defaultlib.sysgen_delay_bbd9052f3c 
  port map (
    clr => '0',
    d => delay1_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  rom : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 36,
    latency => 2,
    mem_init_file => "xpm_98f453_vivado.mem",
    mem_size => 2304,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => convert2_dout_net,
    clk => clk_net,
    ce => ce_net,
    data => rom_data_net
  );
  delay8 : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => delay2_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  delay10 : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay10_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x0 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x0;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x0 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  mux_y_net_x0 <= re;
  mux_y_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_d7bc13a9b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_coeff_gen is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_coeff_gen;
architecture structural of blast_module_v6_cordic_ddc_coeff_gen is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 6-1 downto 0 );
  signal slice_y_net : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 8-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= delay1_q_net;
  mux_y_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bit_reverse : entity xil_defaultlib.blast_module_v6_cordic_ddc_bit_reverse 
  port map (
    in_x0 => slice_y_net,
    out_x0 => concat_y_net_x0
  );
  cosin : entity xil_defaultlib.blast_module_v6_cordic_ddc_cosin 
  port map (
    theta => concat_y_net_x0,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => mux_y_net_x1,
    sin => mux_y_net_x0,
    misco => delay1_q_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x0 
  port map (
    re => mux_y_net_x1,
    im => mux_y_net_x0,
    c => concat_y_net
  );
  counter : entity xil_defaultlib.sysgen_counter_a9b70f93d5 
  port map (
    clr => '0',
    rst => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 7,
    x_width => 8,
    y_width => 6
  )
  port map (
    x => counter_op_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_twiddle is
  port (
    ai : in std_logic_vector( 38-1 downto 0 );
    bi : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 38-1 downto 0 );
    bwo : out std_logic_vector( 40-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_twiddle;
architecture structural of blast_module_v6_cordic_ddc_twiddle is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 39-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 77-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x0;
  bwo <= concatenate_y_net;
  sync_out <= slice2_y_net;
  reinterpret1_output_port_net_x2 <= ai;
  dmux0_q_net <= bi;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert 
  port map (
    din => reinterpret1_output_port_net_x1,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_create 
  port map (
    in1 => dmux0_q_net,
    in2 => mux_y_net,
    in3 => reinterpret1_output_port_net_x2,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand 
  port map (
    bus_in => delay1_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand1 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_mult : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_mult 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net,
    misci => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x1,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity xil_defaultlib.blast_module_v6_cordic_ddc_coeff_gen 
  port map (
    rst => mux_y_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_butterfly_direct is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw : out std_logic_vector( 38-1 downto 0 );
    a_bw_x0 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_butterfly_direct;
architecture structural of blast_module_v6_cordic_ddc_butterfly_direct is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 88-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 42-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 4-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw <= reinterpret2_output_port_net;
  a_bw_x0 <= reinterpret1_output_port_net_x1;
  of_x0 <= reinterpret1_output_port_net_x2;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_add 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert_x0 
  port map (
    din => concatenate_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0,
    overflow => concatenate_y_net_x1
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x1 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_norm0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm0 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x8
  );
  bus_norm1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm1 
  port map (
    din => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x7
  );
  bus_relational : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_relational_x0 
  port map (
    a => constant_op_net,
    b => reinterpret_out_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x2
  );
  bus_scale : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_scale 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x6
  );
  bus_sub : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_sub 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  munge : entity xil_defaultlib.blast_module_v6_cordic_ddc_munge_x0 
  port map (
    din => concatenate_y_net_x1,
    dout => reinterpret_out_output_port_net
  );
  mux : entity xil_defaultlib.blast_module_v6_cordic_ddc_mux_x0 
  port map (
    sel => concatenate_y_net_x3,
    d0 => concatenate_y_net_x8,
    d1 => concatenate_y_net_x7,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x4
  );
  shift_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_shift_replicate 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x3
  );
  twiddle_x0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_twiddle 
  port map (
    ai => reinterpret1_output_port_net,
    bi => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x0,
    bwo => concatenate_y_net_x2,
    sync_out => slice2_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_5be87047c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x5,
    y => concat_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_e355fec26b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  delay0 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/delay0/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand_x0 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand_x0;
architecture structural of blast_module_v6_cordic_ddc_din_expand_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  din2_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => din2_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/delay0/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress_x0 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress_x0;
architecture structural of blast_module_v6_cordic_ddc_dout_compress_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay0 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay0;
architecture structural of blast_module_v6_cordic_ddc_delay0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  din2_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand_x0 
  port map (
    bus_in => din2_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress_x0 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_991986e322 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/delay1/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand;
architecture structural of blast_module_v6_cordic_ddc_din_expand is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  dmux1_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => dmux1_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/delay1/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress;
architecture structural of blast_module_v6_cordic_ddc_dout_compress is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay1 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay1;
architecture structural of blast_module_v6_cordic_ddc_delay1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  dmux1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand 
  port map (
    bus_in => dmux1_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_991986e322 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sync_delay is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sync_delay;
architecture structural of blast_module_v6_cordic_ddc_sync_delay is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_3ded4596ee 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_f46f6dd7e0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_f1e25877b0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i13",
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_d6387abb0b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity xil_defaultlib.sysgen_relational_88c451f0c3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_aa937a395e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_fft_stage_7 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 38-1 downto 0 );
    of_in : in std_logic_vector( 1-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 10-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 38-1 downto 0 );
    out2 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_fft_stage_7;
architecture structural of blast_module_v6_cordic_ddc_fft_stage_7 is 
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal fft_shift_net : std_logic_vector( 10-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 38-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 38-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 38-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net_x0;
  out2 <= reinterpret1_output_port_net_x3;
  of_x0 <= logical1_y_net_x0;
  sync_out <= delay0_q_net_x0;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  logical1_y_net <= of_in;
  delay0_q_net <= sync;
  fft_shift_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity xil_defaultlib.blast_module_v6_cordic_ddc_butterfly_direct 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw => reinterpret2_output_port_net_x0,
    a_bw_x0 => reinterpret1_output_port_net_x3,
    of_x0 => reinterpret1_output_port_net_x2,
    sync_out => delay0_q_net_x0
  );
  delay0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay0 
  port map (
    din => din2_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  delay1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay1 
  port map (
    din => dmux1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sync_delay_x2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_sync_delay 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  din0 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret2_output_port_net,
    q => din0_q_net
  );
  dsync0 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay0_q_net,
    q => dsync0_q_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i12",
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    en => "1",
    clr => '0',
    rst => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din0_q_net,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux0 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x1,
    d1 => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  dmux0 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux0_y_net,
    q => dmux0_q_net
  );
  dsync1 : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  din2 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret1_output_port_net,
    q => din2_q_net
  );
  dmux1 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux1_y_net,
    q => dmux1_q_net
  );
  slice0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 6,
    new_msb => 6,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => fft_shift_net,
    y => slice0_y_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_ba8a1ff382 
  port map (
    clr => '0',
    d0 => reinterpret1_output_port_net_x2,
    d1 => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    y => logical1_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x12 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x12;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x12 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x12 is
  port (
    bus_in : in std_logic_vector( 40-1 downto 0 );
    msb_out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x12;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x12 is 
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x5 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x5;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x5 is 
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_a47d6b689d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_add_x2 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 40-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_add_x2;
architecture structural of blast_module_v6_cordic_ddc_bus_add_x2 is 
  signal concatenate_y_net_x0 : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x12 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x12 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x5 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_eba05b38d0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_eba05b38d0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x46 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    in3 : in std_logic_vector( 19-1 downto 0 );
    in4 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x46;
architecture structural of blast_module_v6_cordic_ddc_bussify_x46 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  convert_dout_net_x1 <= in1;
  convert_dout_net_x0 <= in2;
  convert_dout_net <= in3;
  convert_dout_net_x2 <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_4b6b792f08 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv1_x2 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv1_x2;
architecture structural of blast_module_v6_cordic_ddc_conv1_x2 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv2_x2 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv2_x2;
architecture structural of blast_module_v6_cordic_ddc_conv2_x2 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv3_x2 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv3_x2;
architecture structural of blast_module_v6_cordic_ddc_conv3_x2 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv4_x2 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv4_x2;
architecture structural of blast_module_v6_cordic_ddc_conv4_x2 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x17 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x17;
architecture structural of blast_module_v6_cordic_ddc_debus_x17 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_convert/of_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_of_bussify_x2 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_of_bussify_x2;
architecture structural of blast_module_v6_cordic_ddc_of_bussify_x2 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  and_y_net_x2 <= in1;
  and_y_net_x1 <= in2;
  and_y_net_x0 <= in3;
  and_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x2,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x1,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x0,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert_x5 is
  port (
    din : in std_logic_vector( 88-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 76-1 downto 0 );
    overflow : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert_x5;
architecture structural of blast_module_v6_cordic_ddc_bus_convert_x5 is 
  signal concatenate_y_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  overflow <= concatenate_y_net_x0;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x46 
  port map (
    in1 => convert_dout_net,
    in2 => convert_dout_net_x0,
    in3 => convert_dout_net_x1,
    in4 => convert_dout_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv1_x2 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net,
    of_x0 => and_y_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv2_x2 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x0,
    of_x0 => and_y_net_x0
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv3_x2 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x1,
    of_x0 => and_y_net_x1
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv4_x2 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x2,
    of_x0 => and_y_net_x2
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x17 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  of_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_of_bussify_x2 
  port map (
    in1 => and_y_net,
    in2 => and_y_net_x0,
    in3 => and_y_net_x1,
    in4 => and_y_net_x2,
    bus_out => concatenate_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x7 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x7;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x7 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x49 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x49;
architecture structural of blast_module_v6_cordic_ddc_bussify_x49 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x18 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x18;
architecture structural of blast_module_v6_cordic_ddc_debus_x18 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm0_x2 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm0_x2;
architecture structural of blast_module_v6_cordic_ddc_bus_norm0_x2 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x49 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x18 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x51 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x51;
architecture structural of blast_module_v6_cordic_ddc_bussify_x51 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x20 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x20;
architecture structural of blast_module_v6_cordic_ddc_debus_x20 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm1_x3 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm1_x3;
architecture structural of blast_module_v6_cordic_ddc_bus_norm1_x3 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x51 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x20 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_relational/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x15 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x15;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x15 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  constant_op_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => constant_op_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_relational/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x15 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x15;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x15 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_relational/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x61 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x61;
architecture structural of blast_module_v6_cordic_ddc_bussify_x61 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  relational1_op_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => relational1_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_relational
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_relational_x3 is
  port (
    a : in std_logic_vector( 4-1 downto 0 );
    b : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_relational_x3;
architecture structural of blast_module_v6_cordic_ddc_bus_relational_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net;
  constant_op_net <= a;
  reinterpret_out_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x15 
  port map (
    bus_in => constant_op_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x15 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x61 
  port map (
    in1 => relational1_op_net,
    bus_out => reinterpret1_output_port_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_152d82e84a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x50 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x50;
architecture structural of blast_module_v6_cordic_ddc_bussify_x50 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_d2f85fdf8a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x19 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x19;
architecture structural of blast_module_v6_cordic_ddc_debus_x19 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_scale_x3 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_scale_x3;
architecture structural of blast_module_v6_cordic_ddc_bus_scale_x3 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x50 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x19 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x13 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x13;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x13 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x13 is
  port (
    bus_in : in std_logic_vector( 40-1 downto 0 );
    msb_out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x13;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x13 is 
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x6 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x6;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x6 is 
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_a47d6b689d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_sub_x2 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 40-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_sub_x2;
architecture structural of blast_module_v6_cordic_ddc_bus_sub_x2 is 
  signal concatenate_y_net_x0 : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x13 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x13 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x6 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_e6e08c0a1f 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_e6e08c0a1f 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/munge/join
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_join_x3 is
  port (
    in1 : in std_logic_vector( 2-1 downto 0 );
    in2 : in std_logic_vector( 2-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_join_x3;
architecture structural of blast_module_v6_cordic_ddc_join_x3 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_5eed0ef8e9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/munge/split
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_split_x3 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out2 : out std_logic_vector( 2-1 downto 0 );
    lsb_out1 : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_split_x3;
architecture structural of blast_module_v6_cordic_ddc_split_x3 is 
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 2-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 3,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/munge
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_munge_x3 is
  port (
    din : in std_logic_vector( 4-1 downto 0 );
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_munge_x3;
architecture structural of blast_module_v6_cordic_ddc_munge_x3 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concatenate_y_net_x0 <= din;
  join : entity xil_defaultlib.blast_module_v6_cordic_ddc_join_x3 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split : entity xil_defaultlib.blast_module_v6_cordic_ddc_split_x3 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret_out : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x0,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_d_bussify_x4 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_d_bussify_x4;
architecture structural of blast_module_v6_cordic_ddc_d_bussify_x4 is 
  signal mux3_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand0_x3 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand0_x3;
architecture structural of blast_module_v6_cordic_ddc_expand0_x3 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand1_x4 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand1_x4;
architecture structural of blast_module_v6_cordic_ddc_expand1_x4 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sel_expand_x3 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sel_expand_x3;
architecture structural of blast_module_v6_cordic_ddc_sel_expand_x3 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_mux_x3 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 88-1 downto 0 );
    d1 : in std_logic_vector( 88-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_mux_x3;
architecture structural of blast_module_v6_cordic_ddc_mux_x3 is 
  signal concatenate_y_net_x2 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 88-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_d_bussify_x4 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand0_x3 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand1_x4 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_sel_expand_x3 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x48 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x48;
architecture structural of blast_module_v6_cordic_ddc_bussify_x48 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_shift_replicate_x2 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_shift_replicate_x2;
architecture structural of blast_module_v6_cordic_ddc_shift_replicate_x2 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x48 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x47 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x47;
architecture structural of blast_module_v6_cordic_ddc_bussify_x47 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_badcc6ad05 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x21 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x21;
architecture structural of blast_module_v6_cordic_ddc_debus_x21 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bfef7b416a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bfef7b416a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert_x6 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    misci : in std_logic_vector( 39-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 );
    misco : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert_x6;
architecture structural of blast_module_v6_cordic_ddc_bus_convert_x6 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 39-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net_x0;
  reinterpret1_output_port_net <= din;
  dmisc_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x47 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x21 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 20,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 20,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  dmisc : entity xil_defaultlib.sysgen_delay_aaa0db9a04 
  port map (
    clr => '0',
    d => dmisc_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_create_x1 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_create_x1;
architecture structural of blast_module_v6_cordic_ddc_bus_create_x1 is 
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  dmux0_q_net <= in1;
  mux_y_net <= in2;
  reinterpret1_output_port_net <= in3;
  concatenate : entity xil_defaultlib.sysgen_concat_c8ff374ba7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => dmux0_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x6 is
  port (
    bus_in : in std_logic_vector( 77-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x6;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x6 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 39-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay1_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_061077a431 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 38,
    x_width => 77,
    y_width => 39
  )
  port map (
    x => delay1_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 39,
    new_msb => 76,
    x_width => 77,
    y_width => 38
  )
  port map (
    x => delay1_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand1_x2 is
  port (
    bus_in : in std_logic_vector( 39-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand1_x2;
architecture structural of blast_module_v6_cordic_ddc_bus_expand1_x2 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 39,
    y_width => 38
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 38,
    x_width => 39,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_b_bussify_x2 is
  port (
    in1 : in std_logic_vector( 76-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_b_bussify_x2;
architecture structural of blast_module_v6_cordic_ddc_a_b_bussify_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d2aa3a4229 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x14 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x14;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x14 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x14 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x14;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x14 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_expand_x2 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_expand_x2;
architecture structural of blast_module_v6_cordic_ddc_a_expand_x2 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x54 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x54;
architecture structural of blast_module_v6_cordic_ddc_bussify_x54 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  concatenate : entity xil_defaultlib.sysgen_concat_9685bf23bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_replicate_x2 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_replicate_x2;
architecture structural of blast_module_v6_cordic_ddc_a_replicate_x2 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x54 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_expand_x2 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_expand_x2;
architecture structural of blast_module_v6_cordic_ddc_b_expand_x2 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x55 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x55;
architecture structural of blast_module_v6_cordic_ddc_bussify_x55 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  concatenate : entity xil_defaultlib.sysgen_concat_ebee13c473 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_replicate_x2 is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    out_x0 : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_replicate_x2;
architecture structural of blast_module_v6_cordic_ddc_b_replicate_x2 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x55 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x15 is
  port (
    re : in std_logic_vector( 38-1 downto 0 );
    im : in std_logic_vector( 38-1 downto 0 );
    c : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x15;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x15 is 
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 38-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 38-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_ebee13c473 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_d16c8ce1f1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d16c8ce1f1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_mult1_x2 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_mult1_x2;
architecture structural of blast_module_v6_cordic_ddc_mult1_x2 is 
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 38-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 38-1 downto 0 );
  signal rere_p_net : std_logic_vector( 37-1 downto 0 );
  signal imim_p_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 37-1 downto 0 );
  signal reim_p_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 38-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 38-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_expand_x2 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_replicate_x2 
  port map (
    in_x0 => reinterpret1_output_port_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_expand_x2 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_replicate_x2 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x15 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  rere : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
  imim : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  addsub_re : entity xil_defaultlib.sysgen_addsub_55210fa1ba 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  addsub_im : entity xil_defaultlib.sysgen_addsub_631e9b679b 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  convert_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 38,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  convert_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 38,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x52 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x52;
architecture structural of blast_module_v6_cordic_ddc_bussify_x52 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_repa_x2 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_repa_x2;
architecture structural of blast_module_v6_cordic_ddc_repa_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x52 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x53 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x53;
architecture structural of blast_module_v6_cordic_ddc_bussify_x53 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_repb_x2 is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    out_x0 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_repb_x2;
architecture structural of blast_module_v6_cordic_ddc_repb_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x53 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_mult_x2 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    misci : in std_logic_vector( 39-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 76-1 downto 0 );
    misco : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_mult_x2;
architecture structural of blast_module_v6_cordic_ddc_bus_mult_x2 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 38-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_b_bussify_x2 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x14 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x14 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_mult1_x2 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity xil_defaultlib.blast_module_v6_cordic_ddc_repa_x2 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity xil_defaultlib.blast_module_v6_cordic_ddc_repb_x2 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity xil_defaultlib.sysgen_delay_5a1d93c8ad 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen/bit_reverse
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bit_reverse_x1 is
  port (
    in_x0 : in std_logic_vector( 7-1 downto 0 );
    out_x0 : out std_logic_vector( 7-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bit_reverse_x1;
architecture structural of blast_module_v6_cordic_ddc_bit_reverse_x1 is 
  signal concat_y_net : std_logic_vector( 7-1 downto 0 );
  signal slice_y_net : std_logic_vector( 7-1 downto 0 );
  signal bit0_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit1_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit2_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit3_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit4_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit5_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit6_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  slice_y_net <= in_x0;
  concat : entity xil_defaultlib.sysgen_concat_17da66d4b3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => bit0_y_net,
    in1 => bit1_y_net,
    in2 => bit2_y_net,
    in3 => bit3_y_net,
    in4 => bit4_y_net,
    in5 => bit5_y_net,
    in6 => bit6_y_net,
    y => concat_y_net
  );
  bit6 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 6,
    new_msb => 6,
    x_width => 7,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit6_y_net
  );
  bit5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 5,
    x_width => 7,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit5_y_net
  );
  bit4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 4,
    x_width => 7,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit4_y_net
  );
  bit3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 7,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit3_y_net
  );
  bit2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 7,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit2_y_net
  );
  bit1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 7,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit1_y_net
  );
  bit0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 7,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit0_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen/cosin/add_convert0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_add_convert0_x0 is
  port (
    theta : in std_logic_vector( 7-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 7-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_add_convert0_x0;
architecture structural of blast_module_v6_cordic_ddc_add_convert0_x0 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 7-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 7-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 8-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 7-1 downto 0 );
  signal concat_y_net : std_logic_vector( 8-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 6-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 7-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 7-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  assert_dout_net <= theta;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity xil_defaultlib.sysgen_concat_f7c05fe5ad 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 6,
    x_width => 8,
    y_width => 7
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 6,
    new_msb => 7,
    x_width => 8,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity xil_defaultlib.sysgen_constant_90ebeee843 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 5,
    x_width => 8,
    y_width => 6
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_79a2ad6aee 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 7
  )
  port map (
    en => '1',
    rst => '0',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 7,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 7,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity xil_defaultlib.sysgen_delay_acc9fcef84 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen/cosin/add_convert1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_add_convert1_x1 is
  port (
    theta : in std_logic_vector( 7-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_add_convert1_x1;
architecture structural of blast_module_v6_cordic_ddc_add_convert1_x1 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 7-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 8-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  misco <= delay1_q_net;
  assert_dout_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity xil_defaultlib.sysgen_concat_f7c05fe5ad 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  quadrant : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 6,
    new_msb => 7,
    x_width => 8,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity xil_defaultlib.sysgen_constant_90ebeee843 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  invert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay1 : entity xil_defaultlib.sysgen_delay_30fa736b53 
  port map (
    clr => '0',
    d => concatenate_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen/cosin/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri_x10 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri_x10;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri_x10 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  rom_data_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen/cosin/invert0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_invert0_x0 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_invert0_x0;
architecture structural of blast_module_v6_cordic_ddc_invert0_x0 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay10_q_net <= negate_x0;
  force_re_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay10_q_net,
    q => delay21_q_net
  );
  delay20 : entity xil_defaultlib.sysgen_delay_6fee59fdf6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => force_re_output_port_net,
    q => delay20_q_net
  );
  negate : entity xil_defaultlib.sysgen_negate_3686e73455 
  port map (
    clr => '0',
    ip => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_e4836aa2f8 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen/cosin/invert1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_invert1_x2 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_invert1_x2;
architecture structural of blast_module_v6_cordic_ddc_invert1_x2 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  misco <= delay1_q_net;
  delay8_q_net <= negate_x0;
  force_im_output_port_net <= in_x0;
  delay_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay8_q_net,
    q => delay21_q_net
  );
  delay20 : entity xil_defaultlib.sysgen_delay_6fee59fdf6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => force_im_output_port_net,
    q => delay20_q_net
  );
  negate : entity xil_defaultlib.sysgen_negate_3686e73455 
  port map (
    clr => '0',
    ip => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_e4836aa2f8 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
  delay1 : entity xil_defaultlib.sysgen_delay_06168ad581 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen/cosin
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_cosin_x1 is
  port (
    theta : in std_logic_vector( 7-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_cosin_x1;
architecture structural of blast_module_v6_cordic_ddc_cosin_x1 is 
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 77-1 downto 0 );
  signal concat_y_net : std_logic_vector( 7-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 7-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 7-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net_x0 : std_logic_vector( 77-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 77-1 downto 0 );
begin
  cos <= mux_y_net_x0;
  sin <= mux_y_net;
  misco <= delay1_q_net_x2;
  concat_y_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_convert0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_add_convert0_x0 
  port map (
    theta => assert_dout_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net,
    add => convert2_dout_net
  );
  add_convert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_add_convert1_x1 
  port map (
    theta => assert_dout_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net_x0,
    misco => delay1_q_net_x0
  );
  c_to_ri : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri_x10 
  port map (
    c => rom_data_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  invert0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_invert0_x0 
  port map (
    negate_x0 => delay10_q_net,
    in_x0 => force_re_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  invert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_invert1_x2 
  port map (
    negate_x0 => delay8_q_net,
    in_x0 => force_im_output_port_net,
    misci => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net,
    misco => delay1_q_net_x2
  );
  assert_x0 : entity xil_defaultlib.xlpassthrough 
  generic map (
    din_width => 7,
    dout_width => 7
  )
  port map (
    din => concat_y_net,
    dout => assert_dout_net
  );
  delay : entity xil_defaultlib.sysgen_delay_bbd9052f3c 
  port map (
    clr => '0',
    d => delay1_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  rom : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlsprom 
  generic map (
    c_address_width => 7,
    c_width => 36,
    latency => 2,
    mem_init_file => "xpm_cb2434_vivado.mem",
    mem_size => 4608,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => convert2_dout_net,
    clk => clk_net,
    ce => ce_net,
    data => rom_data_net
  );
  delay8 : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => delay2_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  delay10 : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay10_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x14 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x14;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x14 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  mux_y_net_x0 <= re;
  mux_y_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_d7bc13a9b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_coeff_gen_x1 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_coeff_gen_x1;
architecture structural of blast_module_v6_cordic_ddc_coeff_gen_x1 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 7-1 downto 0 );
  signal slice_y_net : std_logic_vector( 7-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 8-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= delay1_q_net;
  mux_y_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bit_reverse : entity xil_defaultlib.blast_module_v6_cordic_ddc_bit_reverse_x1 
  port map (
    in_x0 => slice_y_net,
    out_x0 => concat_y_net_x0
  );
  cosin : entity xil_defaultlib.blast_module_v6_cordic_ddc_cosin_x1 
  port map (
    theta => concat_y_net_x0,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => mux_y_net_x1,
    sin => mux_y_net_x0,
    misco => delay1_q_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x14 
  port map (
    re => mux_y_net_x1,
    im => mux_y_net_x0,
    c => concat_y_net
  );
  counter : entity xil_defaultlib.sysgen_counter_a9b70f93d5 
  port map (
    clr => '0',
    rst => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 7,
    x_width => 8,
    y_width => 7
  )
  port map (
    x => counter_op_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_twiddle_x1 is
  port (
    ai : in std_logic_vector( 38-1 downto 0 );
    bi : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 38-1 downto 0 );
    bwo : out std_logic_vector( 40-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_twiddle_x1;
architecture structural of blast_module_v6_cordic_ddc_twiddle_x1 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 39-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 77-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x0;
  bwo <= concatenate_y_net;
  sync_out <= slice2_y_net;
  reinterpret1_output_port_net_x2 <= ai;
  dmux0_q_net <= bi;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert_x6 
  port map (
    din => reinterpret1_output_port_net_x1,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_create_x1 
  port map (
    in1 => dmux0_q_net,
    in2 => mux_y_net,
    in3 => reinterpret1_output_port_net_x2,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x6 
  port map (
    bus_in => delay1_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand1_x2 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_mult : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_mult_x2 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net,
    misci => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x1,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity xil_defaultlib.blast_module_v6_cordic_ddc_coeff_gen_x1 
  port map (
    rst => mux_y_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_butterfly_direct_x1 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw : out std_logic_vector( 38-1 downto 0 );
    a_bw_x0 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_butterfly_direct_x1;
architecture structural of blast_module_v6_cordic_ddc_butterfly_direct_x1 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 88-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 42-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 4-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw <= reinterpret2_output_port_net;
  a_bw_x0 <= reinterpret1_output_port_net_x1;
  of_x0 <= reinterpret1_output_port_net_x2;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_add_x2 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert_x5 
  port map (
    din => concatenate_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0,
    overflow => concatenate_y_net_x1
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x7 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_norm0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm0_x2 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x8
  );
  bus_norm1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm1_x3 
  port map (
    din => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x7
  );
  bus_relational : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_relational_x3 
  port map (
    a => constant_op_net,
    b => reinterpret_out_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x2
  );
  bus_scale : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_scale_x3 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x6
  );
  bus_sub : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_sub_x2 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  munge : entity xil_defaultlib.blast_module_v6_cordic_ddc_munge_x3 
  port map (
    din => concatenate_y_net_x1,
    dout => reinterpret_out_output_port_net
  );
  mux : entity xil_defaultlib.blast_module_v6_cordic_ddc_mux_x3 
  port map (
    sel => concatenate_y_net_x3,
    d0 => concatenate_y_net_x8,
    d1 => concatenate_y_net_x7,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x4
  );
  shift_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_shift_replicate_x2 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x3
  );
  twiddle_x0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_twiddle_x1 
  port map (
    ai => reinterpret1_output_port_net,
    bi => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x0,
    bwo => concatenate_y_net_x2,
    sync_out => slice2_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_5be87047c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x5,
    y => concat_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_e355fec26b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  delay0 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/delay0/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand_x1 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand_x1;
architecture structural of blast_module_v6_cordic_ddc_din_expand_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  din2_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => din2_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/delay0/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress_x2 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress_x2;
architecture structural of blast_module_v6_cordic_ddc_dout_compress_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay0_x0 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay0_x0;
architecture structural of blast_module_v6_cordic_ddc_delay0_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  din2_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand_x1 
  port map (
    bus_in => din2_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress_x2 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_2c26f652ea 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/delay1/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand_x2 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand_x2;
architecture structural of blast_module_v6_cordic_ddc_din_expand_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  dmux1_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => dmux1_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/delay1/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress_x1 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress_x1;
architecture structural of blast_module_v6_cordic_ddc_dout_compress_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay1_x0 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay1_x0;
architecture structural of blast_module_v6_cordic_ddc_delay1_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  dmux1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand_x2 
  port map (
    bus_in => dmux1_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress_x1 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_2c26f652ea 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sync_delay_x4 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sync_delay_x4;
architecture structural of blast_module_v6_cordic_ddc_sync_delay_x4 is 
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 2-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 2-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 2-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 2-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_0e2b50da44 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_90ebeee843 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_111d4609fc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i15",
    op_arith => xlUnsigned,
    op_width => 2
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_d6387abb0b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity xil_defaultlib.sysgen_relational_ac0dd1280e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1fb63445d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_fft_stage_8 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 38-1 downto 0 );
    of_in : in std_logic_vector( 1-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 10-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 38-1 downto 0 );
    out2 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_fft_stage_8;
architecture structural of blast_module_v6_cordic_ddc_fft_stage_8 is 
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal fft_shift_net : std_logic_vector( 10-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 38-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 2-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 38-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 38-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net_x0;
  out2 <= reinterpret1_output_port_net_x3;
  of_x0 <= logical1_y_net_x0;
  sync_out <= delay0_q_net_x0;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  logical1_y_net <= of_in;
  delay0_q_net <= sync;
  fft_shift_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity xil_defaultlib.blast_module_v6_cordic_ddc_butterfly_direct_x1 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw => reinterpret2_output_port_net_x0,
    a_bw_x0 => reinterpret1_output_port_net_x3,
    of_x0 => reinterpret1_output_port_net_x2,
    sync_out => delay0_q_net_x0
  );
  delay0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay0_x0 
  port map (
    din => din2_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  delay1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay1_x0 
  port map (
    din => dmux1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sync_delay_x2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_sync_delay_x4 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  din0 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret2_output_port_net,
    q => din0_q_net
  );
  dsync0 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay0_q_net,
    q => dsync0_q_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i14",
    op_arith => xlUnsigned,
    op_width => 2
  )
  port map (
    en => "1",
    clr => '0',
    rst => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din0_q_net,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux0 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x1,
    d1 => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  dmux0 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux0_y_net,
    q => dmux0_q_net
  );
  dsync1 : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  din2 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret1_output_port_net,
    q => din2_q_net
  );
  dmux1 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux1_y_net,
    q => dmux1_q_net
  );
  slice0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 7,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => fft_shift_net,
    y => slice0_y_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_ba8a1ff382 
  port map (
    clr => '0',
    d0 => reinterpret1_output_port_net_x2,
    d1 => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    y => logical1_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x31 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x31;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x31 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x31 is
  port (
    bus_in : in std_logic_vector( 40-1 downto 0 );
    msb_out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x31;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x31 is 
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x17 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x17;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x17 is 
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_a47d6b689d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_add_x7 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 40-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_add_x7;
architecture structural of blast_module_v6_cordic_ddc_bus_add_x7 is 
  signal concatenate_y_net_x0 : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x31 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x31 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x17 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_eba05b38d0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_eba05b38d0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x109 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    in3 : in std_logic_vector( 19-1 downto 0 );
    in4 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x109;
architecture structural of blast_module_v6_cordic_ddc_bussify_x109 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  convert_dout_net_x1 <= in1;
  convert_dout_net_x0 <= in2;
  convert_dout_net <= in3;
  convert_dout_net_x2 <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_4b6b792f08 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv1_x8 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv1_x8;
architecture structural of blast_module_v6_cordic_ddc_conv1_x8 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv2_x8 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv2_x8;
architecture structural of blast_module_v6_cordic_ddc_conv2_x8 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv3_x8 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv3_x8;
architecture structural of blast_module_v6_cordic_ddc_conv3_x8 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv4_x8 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv4_x8;
architecture structural of blast_module_v6_cordic_ddc_conv4_x8 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x44 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x44;
architecture structural of blast_module_v6_cordic_ddc_debus_x44 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_convert/of_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_of_bussify_x8 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_of_bussify_x8;
architecture structural of blast_module_v6_cordic_ddc_of_bussify_x8 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  and_y_net_x2 <= in1;
  and_y_net_x1 <= in2;
  and_y_net_x0 <= in3;
  and_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x2,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x1,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x0,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert_x16 is
  port (
    din : in std_logic_vector( 88-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 76-1 downto 0 );
    overflow : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert_x16;
architecture structural of blast_module_v6_cordic_ddc_bus_convert_x16 is 
  signal concatenate_y_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  overflow <= concatenate_y_net_x0;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x109 
  port map (
    in1 => convert_dout_net,
    in2 => convert_dout_net_x0,
    in3 => convert_dout_net_x1,
    in4 => convert_dout_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv1_x8 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net,
    of_x0 => and_y_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv2_x8 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x0,
    of_x0 => and_y_net_x0
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv3_x8 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x1,
    of_x0 => and_y_net_x1
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv4_x8 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x2,
    of_x0 => and_y_net_x2
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x44 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  of_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_of_bussify_x8 
  port map (
    in1 => and_y_net,
    in2 => and_y_net_x0,
    in3 => and_y_net_x1,
    in4 => and_y_net_x2,
    bus_out => concatenate_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x13 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x13;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x13 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x85 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x85;
architecture structural of blast_module_v6_cordic_ddc_bussify_x85 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x43 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x43;
architecture structural of blast_module_v6_cordic_ddc_debus_x43 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm0_x7 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm0_x7;
architecture structural of blast_module_v6_cordic_ddc_bus_norm0_x7 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x85 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x43 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x87 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x87;
architecture structural of blast_module_v6_cordic_ddc_bussify_x87 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x35 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x35;
architecture structural of blast_module_v6_cordic_ddc_debus_x35 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm1_x6 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm1_x6;
architecture structural of blast_module_v6_cordic_ddc_bus_norm1_x6 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x87 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x35 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_relational/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x25 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x25;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x25 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  constant_op_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => constant_op_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_relational/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x25 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x25;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x25 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_relational/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x80 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x80;
architecture structural of blast_module_v6_cordic_ddc_bussify_x80 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  relational1_op_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => relational1_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_relational
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_relational_x6 is
  port (
    a : in std_logic_vector( 4-1 downto 0 );
    b : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_relational_x6;
architecture structural of blast_module_v6_cordic_ddc_bus_relational_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net;
  constant_op_net <= a;
  reinterpret_out_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x25 
  port map (
    bus_in => constant_op_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x25 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x80 
  port map (
    in1 => relational1_op_net,
    bus_out => reinterpret1_output_port_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_152d82e84a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x86 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x86;
architecture structural of blast_module_v6_cordic_ddc_bussify_x86 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_d2f85fdf8a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x33 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x33;
architecture structural of blast_module_v6_cordic_ddc_debus_x33 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_scale_x6 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_scale_x6;
architecture structural of blast_module_v6_cordic_ddc_bus_scale_x6 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x86 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x33 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x32 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x32;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x32 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x32 is
  port (
    bus_in : in std_logic_vector( 40-1 downto 0 );
    msb_out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x32;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x32 is 
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x18 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x18;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x18 is 
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_a47d6b689d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_sub_x8 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 40-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_sub_x8;
architecture structural of blast_module_v6_cordic_ddc_bus_sub_x8 is 
  signal concatenate_y_net_x0 : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x32 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x32 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x18 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_e6e08c0a1f 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_e6e08c0a1f 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/munge/join
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_join_x8 is
  port (
    in1 : in std_logic_vector( 2-1 downto 0 );
    in2 : in std_logic_vector( 2-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_join_x8;
architecture structural of blast_module_v6_cordic_ddc_join_x8 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_5eed0ef8e9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/munge/split
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_split_x8 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out2 : out std_logic_vector( 2-1 downto 0 );
    lsb_out1 : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_split_x8;
architecture structural of blast_module_v6_cordic_ddc_split_x8 is 
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 2-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 3,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/munge
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_munge_x7 is
  port (
    din : in std_logic_vector( 4-1 downto 0 );
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_munge_x7;
architecture structural of blast_module_v6_cordic_ddc_munge_x7 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concatenate_y_net_x0 <= din;
  join : entity xil_defaultlib.blast_module_v6_cordic_ddc_join_x8 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split : entity xil_defaultlib.blast_module_v6_cordic_ddc_split_x8 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret_out : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x0,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_d_bussify_x7 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_d_bussify_x7;
architecture structural of blast_module_v6_cordic_ddc_d_bussify_x7 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand0_x7 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand0_x7;
architecture structural of blast_module_v6_cordic_ddc_expand0_x7 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand1_x7 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand1_x7;
architecture structural of blast_module_v6_cordic_ddc_expand1_x7 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sel_expand_x7 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sel_expand_x7;
architecture structural of blast_module_v6_cordic_ddc_sel_expand_x7 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_mux_x6 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 88-1 downto 0 );
    d1 : in std_logic_vector( 88-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_mux_x6;
architecture structural of blast_module_v6_cordic_ddc_mux_x6 is 
  signal concatenate_y_net_x2 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 88-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_d_bussify_x7 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand0_x7 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand1_x7 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_sel_expand_x7 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x110 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x110;
architecture structural of blast_module_v6_cordic_ddc_bussify_x110 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_shift_replicate_x7 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_shift_replicate_x7;
architecture structural of blast_module_v6_cordic_ddc_shift_replicate_x7 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x110 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x95 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x95;
architecture structural of blast_module_v6_cordic_ddc_bussify_x95 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_badcc6ad05 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x39 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x39;
architecture structural of blast_module_v6_cordic_ddc_debus_x39 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bfef7b416a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bfef7b416a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert_x14 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    misci : in std_logic_vector( 39-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 );
    misco : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert_x14;
architecture structural of blast_module_v6_cordic_ddc_bus_convert_x14 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 39-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net_x0;
  reinterpret1_output_port_net <= din;
  dmisc_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x95 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x39 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 20,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 20,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  dmisc : entity xil_defaultlib.sysgen_delay_aaa0db9a04 
  port map (
    clr => '0',
    d => dmisc_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_create_x6 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_create_x6;
architecture structural of blast_module_v6_cordic_ddc_bus_create_x6 is 
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  dmux0_q_net <= in1;
  mux_y_net <= in2;
  reinterpret1_output_port_net <= in3;
  concatenate : entity xil_defaultlib.sysgen_concat_c8ff374ba7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => dmux0_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x16 is
  port (
    bus_in : in std_logic_vector( 77-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x16;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x16 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 39-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay1_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_061077a431 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 38,
    x_width => 77,
    y_width => 39
  )
  port map (
    x => delay1_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 39,
    new_msb => 76,
    x_width => 77,
    y_width => 38
  )
  port map (
    x => delay1_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand1_x5 is
  port (
    bus_in : in std_logic_vector( 39-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand1_x5;
architecture structural of blast_module_v6_cordic_ddc_bus_expand1_x5 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 39,
    y_width => 38
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 38,
    x_width => 39,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_b_bussify_x5 is
  port (
    in1 : in std_logic_vector( 76-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_b_bussify_x5;
architecture structural of blast_module_v6_cordic_ddc_a_b_bussify_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d2aa3a4229 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x33 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x33;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x33 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x33 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x33;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x33 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_expand_x6 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_expand_x6;
architecture structural of blast_module_v6_cordic_ddc_a_expand_x6 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x104 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x104;
architecture structural of blast_module_v6_cordic_ddc_bussify_x104 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  concatenate : entity xil_defaultlib.sysgen_concat_9685bf23bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_replicate_x6 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_replicate_x6;
architecture structural of blast_module_v6_cordic_ddc_a_replicate_x6 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x104 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_expand_x6 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_expand_x6;
architecture structural of blast_module_v6_cordic_ddc_b_expand_x6 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x96 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x96;
architecture structural of blast_module_v6_cordic_ddc_bussify_x96 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  concatenate : entity xil_defaultlib.sysgen_concat_ebee13c473 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_replicate_x6 is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    out_x0 : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_replicate_x6;
architecture structural of blast_module_v6_cordic_ddc_b_replicate_x6 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x96 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x25 is
  port (
    re : in std_logic_vector( 38-1 downto 0 );
    im : in std_logic_vector( 38-1 downto 0 );
    c : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x25;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x25 is 
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 38-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 38-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_ebee13c473 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_d16c8ce1f1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d16c8ce1f1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_mult1_x5 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_mult1_x5;
architecture structural of blast_module_v6_cordic_ddc_mult1_x5 is 
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 38-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 38-1 downto 0 );
  signal rere_p_net : std_logic_vector( 37-1 downto 0 );
  signal imim_p_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 37-1 downto 0 );
  signal reim_p_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 38-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 38-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_expand_x6 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_replicate_x6 
  port map (
    in_x0 => reinterpret1_output_port_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_expand_x6 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_replicate_x6 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x25 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  rere : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
  imim : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  addsub_re : entity xil_defaultlib.sysgen_addsub_55210fa1ba 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  addsub_im : entity xil_defaultlib.sysgen_addsub_631e9b679b 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  convert_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 38,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  convert_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 38,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x102 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x102;
architecture structural of blast_module_v6_cordic_ddc_bussify_x102 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_repa_x5 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_repa_x5;
architecture structural of blast_module_v6_cordic_ddc_repa_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x102 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x103 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x103;
architecture structural of blast_module_v6_cordic_ddc_bussify_x103 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_repb_x5 is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    out_x0 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_repb_x5;
architecture structural of blast_module_v6_cordic_ddc_repb_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x103 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_mult_x5 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    misci : in std_logic_vector( 39-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 76-1 downto 0 );
    misco : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_mult_x5;
architecture structural of blast_module_v6_cordic_ddc_bus_mult_x5 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 38-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_b_bussify_x5 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x33 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x33 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_mult1_x5 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity xil_defaultlib.blast_module_v6_cordic_ddc_repa_x5 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity xil_defaultlib.blast_module_v6_cordic_ddc_repb_x5 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity xil_defaultlib.sysgen_delay_5a1d93c8ad 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen/bit_reverse
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bit_reverse_x4 is
  port (
    in_x0 : in std_logic_vector( 8-1 downto 0 );
    out_x0 : out std_logic_vector( 8-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bit_reverse_x4;
architecture structural of blast_module_v6_cordic_ddc_bit_reverse_x4 is 
  signal concat_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 8-1 downto 0 );
  signal bit0_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit1_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit2_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit3_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit4_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit5_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit6_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  slice_y_net <= in_x0;
  concat : entity xil_defaultlib.sysgen_concat_8a3f908b1c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => bit0_y_net,
    in1 => bit1_y_net,
    in2 => bit2_y_net,
    in3 => bit3_y_net,
    in4 => bit4_y_net,
    in5 => bit5_y_net,
    in6 => bit6_y_net,
    in7 => bit7_y_net,
    y => concat_y_net
  );
  bit7 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 7,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit7_y_net
  );
  bit6 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 6,
    new_msb => 6,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit6_y_net
  );
  bit5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 5,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit5_y_net
  );
  bit4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 4,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit4_y_net
  );
  bit3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit3_y_net
  );
  bit2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit2_y_net
  );
  bit1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit1_y_net
  );
  bit0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit0_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen/cosin/add_convert0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_add_convert0_x4 is
  port (
    theta : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 8-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_add_convert0_x4;
architecture structural of blast_module_v6_cordic_ddc_add_convert0_x4 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 8-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 9-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 9-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 7-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 8-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  assert_dout_net <= theta;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity xil_defaultlib.sysgen_concat_6394ba41a3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 9,
    y_width => 8
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 8,
    x_width => 9,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity xil_defaultlib.sysgen_constant_90ebeee843 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 6,
    x_width => 9,
    y_width => 7
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_ef4318f1ed 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 8,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 8,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity xil_defaultlib.sysgen_delay_cd9948e616 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen/cosin/add_convert1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_add_convert1_x4 is
  port (
    theta : in std_logic_vector( 8-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_add_convert1_x4;
architecture structural of blast_module_v6_cordic_ddc_add_convert1_x4 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 8-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 9-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  misco <= delay1_q_net;
  assert_dout_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity xil_defaultlib.sysgen_concat_6394ba41a3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  quadrant : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 8,
    x_width => 9,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity xil_defaultlib.sysgen_constant_90ebeee843 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  invert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay1 : entity xil_defaultlib.sysgen_delay_30fa736b53 
  port map (
    clr => '0',
    d => concatenate_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen/cosin/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri_x13 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri_x13;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri_x13 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  rom_data_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen/cosin/invert0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_invert0_x4 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_invert0_x4;
architecture structural of blast_module_v6_cordic_ddc_invert0_x4 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay10_q_net <= negate_x0;
  force_re_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay10_q_net,
    q => delay21_q_net
  );
  delay20 : entity xil_defaultlib.sysgen_delay_6fee59fdf6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => force_re_output_port_net,
    q => delay20_q_net
  );
  negate : entity xil_defaultlib.sysgen_negate_3686e73455 
  port map (
    clr => '0',
    ip => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_e4836aa2f8 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen/cosin/invert1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_invert1_x4 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_invert1_x4;
architecture structural of blast_module_v6_cordic_ddc_invert1_x4 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  misco <= delay1_q_net;
  delay8_q_net <= negate_x0;
  force_im_output_port_net <= in_x0;
  delay_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay8_q_net,
    q => delay21_q_net
  );
  delay20 : entity xil_defaultlib.sysgen_delay_6fee59fdf6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => force_im_output_port_net,
    q => delay20_q_net
  );
  negate : entity xil_defaultlib.sysgen_negate_3686e73455 
  port map (
    clr => '0',
    ip => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_e4836aa2f8 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
  delay1 : entity xil_defaultlib.sysgen_delay_06168ad581 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen/cosin
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_cosin_x4 is
  port (
    theta : in std_logic_vector( 8-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_cosin_x4;
architecture structural of blast_module_v6_cordic_ddc_cosin_x4 is 
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal concat_y_net : std_logic_vector( 8-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 8-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 8-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 77-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 77-1 downto 0 );
begin
  cos <= mux_y_net_x0;
  sin <= mux_y_net;
  misco <= delay1_q_net;
  concat_y_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_convert0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_add_convert0_x4 
  port map (
    theta => assert_dout_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net,
    add => convert2_dout_net
  );
  add_convert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_add_convert1_x4 
  port map (
    theta => assert_dout_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net_x0,
    misco => delay1_q_net_x2
  );
  c_to_ri : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri_x13 
  port map (
    c => rom_data_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  invert0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_invert0_x4 
  port map (
    negate_x0 => delay10_q_net,
    in_x0 => force_re_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  invert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_invert1_x4 
  port map (
    negate_x0 => delay8_q_net,
    in_x0 => force_im_output_port_net,
    misci => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net,
    misco => delay1_q_net
  );
  assert_x0 : entity xil_defaultlib.xlpassthrough 
  generic map (
    din_width => 8,
    dout_width => 8
  )
  port map (
    din => concat_y_net,
    dout => assert_dout_net
  );
  delay : entity xil_defaultlib.sysgen_delay_bbd9052f3c 
  port map (
    clr => '0',
    d => delay1_q_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  rom : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlsprom 
  generic map (
    c_address_width => 8,
    c_width => 36,
    latency => 2,
    mem_init_file => "xpm_45185a_vivado.mem",
    mem_size => 9216,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => convert2_dout_net,
    clk => clk_net,
    ce => ce_net,
    data => rom_data_net
  );
  delay8 : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => delay2_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  delay10 : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay10_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x26 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x26;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x26 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  mux_y_net_x0 <= re;
  mux_y_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_d7bc13a9b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_coeff_gen_x5 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_coeff_gen_x5;
architecture structural of blast_module_v6_cordic_ddc_coeff_gen_x5 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 8-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= delay1_q_net;
  mux_y_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bit_reverse : entity xil_defaultlib.blast_module_v6_cordic_ddc_bit_reverse_x4 
  port map (
    in_x0 => slice_y_net,
    out_x0 => concat_y_net_x0
  );
  cosin : entity xil_defaultlib.blast_module_v6_cordic_ddc_cosin_x4 
  port map (
    theta => concat_y_net_x0,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => mux_y_net_x1,
    sin => mux_y_net_x0,
    misco => delay1_q_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x26 
  port map (
    re => mux_y_net_x1,
    im => mux_y_net_x0,
    c => concat_y_net
  );
  counter : entity xil_defaultlib.sysgen_counter_a9b70f93d5 
  port map (
    clr => '0',
    rst => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 8,
    y_width => 8
  )
  port map (
    x => counter_op_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_twiddle_x4 is
  port (
    ai : in std_logic_vector( 38-1 downto 0 );
    bi : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 38-1 downto 0 );
    bwo : out std_logic_vector( 40-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_twiddle_x4;
architecture structural of blast_module_v6_cordic_ddc_twiddle_x4 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 39-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 77-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 77-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x0;
  bwo <= concatenate_y_net;
  sync_out <= slice2_y_net;
  reinterpret1_output_port_net_x2 <= ai;
  dmux0_q_net <= bi;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert_x14 
  port map (
    din => reinterpret1_output_port_net_x1,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_create_x6 
  port map (
    in1 => dmux0_q_net,
    in2 => mux_y_net,
    in3 => reinterpret1_output_port_net_x2,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x16 
  port map (
    bus_in => delay1_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand1_x5 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_mult : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_mult_x5 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net,
    misci => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x1,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity xil_defaultlib.blast_module_v6_cordic_ddc_coeff_gen_x5 
  port map (
    rst => mux_y_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => delay1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_butterfly_direct_x2 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw : out std_logic_vector( 38-1 downto 0 );
    a_bw_x0 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_butterfly_direct_x2;
architecture structural of blast_module_v6_cordic_ddc_butterfly_direct_x2 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 88-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 42-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 4-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw <= reinterpret2_output_port_net;
  a_bw_x0 <= reinterpret1_output_port_net_x1;
  of_x0 <= reinterpret1_output_port_net_x2;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_add_x7 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert_x16 
  port map (
    din => concatenate_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0,
    overflow => concatenate_y_net_x1
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x13 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_norm0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm0_x7 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x8
  );
  bus_norm1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm1_x6 
  port map (
    din => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x7
  );
  bus_relational : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_relational_x6 
  port map (
    a => constant_op_net,
    b => reinterpret_out_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x2
  );
  bus_scale : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_scale_x6 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x6
  );
  bus_sub : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_sub_x8 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  munge : entity xil_defaultlib.blast_module_v6_cordic_ddc_munge_x7 
  port map (
    din => concatenate_y_net_x1,
    dout => reinterpret_out_output_port_net
  );
  mux : entity xil_defaultlib.blast_module_v6_cordic_ddc_mux_x6 
  port map (
    sel => concatenate_y_net_x3,
    d0 => concatenate_y_net_x8,
    d1 => concatenate_y_net_x7,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x4
  );
  shift_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_shift_replicate_x7 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x3
  );
  twiddle_x0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_twiddle_x4 
  port map (
    ai => reinterpret1_output_port_net,
    bi => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x0,
    bwo => concatenate_y_net_x2,
    sync_out => slice2_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_5be87047c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x5,
    y => concat_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_e355fec26b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  delay0 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/delay0/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand_x7 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand_x7;
architecture structural of blast_module_v6_cordic_ddc_din_expand_x7 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  din2_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => din2_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/delay0/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress_x7 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress_x7;
architecture structural of blast_module_v6_cordic_ddc_dout_compress_x7 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay0_x3 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay0_x3;
architecture structural of blast_module_v6_cordic_ddc_delay0_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  din2_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand_x7 
  port map (
    bus_in => din2_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress_x7 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_3f2b5fe94e 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/delay1/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_expand_x8 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_expand_x8;
architecture structural of blast_module_v6_cordic_ddc_din_expand_x8 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  dmux1_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => dmux1_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/delay1/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dout_compress_x8 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dout_compress_x8;
architecture structural of blast_module_v6_cordic_ddc_dout_compress_x8 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay1_x3 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay1_x3;
architecture structural of blast_module_v6_cordic_ddc_delay1_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal del1_q_net : std_logic_vector( 38-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  dmux1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_expand_x8 
  port map (
    bus_in => dmux1_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity xil_defaultlib.blast_module_v6_cordic_ddc_dout_compress_x8 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity xil_defaultlib.sysgen_delay_3f2b5fe94e 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sync_delay_x6 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sync_delay_x6;
architecture structural of blast_module_v6_cordic_ddc_sync_delay_x6 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 2-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 2-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 2-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 2-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_0e2b50da44 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_90ebeee843 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_0e2b50da44 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i15",
    op_arith => xlUnsigned,
    op_width => 2
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_d6387abb0b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity xil_defaultlib.sysgen_relational_ac0dd1280e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1fb63445d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core/fft_stage_9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_fft_stage_9 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 38-1 downto 0 );
    of_in : in std_logic_vector( 1-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 10-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 38-1 downto 0 );
    out2 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_fft_stage_9;
architecture structural of blast_module_v6_cordic_ddc_fft_stage_9 is 
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal fft_shift_net : std_logic_vector( 10-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal din2_q_net : std_logic_vector( 38-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 38-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 38-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 38-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 38-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net_x0;
  out2 <= reinterpret1_output_port_net_x3;
  of_x0 <= logical1_y_net_x0;
  sync_out <= delay0_q_net_x0;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  logical1_y_net <= of_in;
  delay0_q_net <= sync;
  fft_shift_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity xil_defaultlib.blast_module_v6_cordic_ddc_butterfly_direct_x2 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw => reinterpret2_output_port_net_x0,
    a_bw_x0 => reinterpret1_output_port_net_x3,
    of_x0 => reinterpret1_output_port_net_x2,
    sync_out => delay0_q_net_x0
  );
  delay0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay0_x3 
  port map (
    din => din2_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  delay1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay1_x3 
  port map (
    din => dmux1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sync_delay_x2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_sync_delay_x6 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  din0 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret2_output_port_net,
    q => din0_q_net
  );
  dsync0 : entity xil_defaultlib.sysgen_delay_444d0e92d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay0_q_net,
    q => dsync0_q_net
  );
  counter : entity xil_defaultlib.sysgen_counter_cc6987cad8 
  port map (
    clr => '0',
    rst => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din0_q_net,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux0 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x1,
    d1 => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  dmux0 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux0_y_net,
    q => dmux0_q_net
  );
  dsync1 : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  din2 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret1_output_port_net,
    q => din2_q_net
  );
  dmux1 : entity xil_defaultlib.sysgen_delay_fdb3cccfda 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux1_y_net,
    q => dmux1_q_net
  );
  slice0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 8,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => fft_shift_net,
    y => slice0_y_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_ba8a1ff382 
  port map (
    clr => '0',
    d0 => reinterpret1_output_port_net_x2,
    d1 => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    y => logical1_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_core
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_biplex_core is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 10-1 downto 0 );
    pol1 : in std_logic_vector( 36-1 downto 0 );
    pol2 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    out1 : out std_logic_vector( 38-1 downto 0 );
    out2 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_biplex_core;
architecture structural of blast_module_v6_cordic_ddc_biplex_core is 
  signal delay0_q_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x3 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal fft_shift_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net_x7 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x7 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x9 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net_x6 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net_x7 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x6 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x8 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net_x5 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net_x6 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x5 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x7 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x4 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net_x5 : std_logic_vector( 1-1 downto 0 );
begin
  sync_out <= delay0_q_net_x4;
  out1 <= reinterpret2_output_port_net_x3;
  out2 <= reinterpret1_output_port_net_x5;
  of_x0 <= logical1_y_net_x2;
  delay1_q_net <= sync;
  fft_shift_net <= shift;
  reinterpret1_output_port_net_x4 <= pol1;
  reinterpret1_output_port_net_x3 <= pol2;
  clk_net <= clk_1;
  ce_net <= ce_1;
  fft_stage_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_fft_stage_1 
  port map (
    in1 => reinterpret1_output_port_net_x4,
    in2 => reinterpret1_output_port_net_x3,
    of_in => constant_op_net,
    sync => delay1_q_net,
    shift => fft_shift_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net,
    out2 => reinterpret1_output_port_net_x2,
    of_x0 => logical1_y_net_x1,
    sync_out => delay0_q_net_x1
  );
  fft_stage_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_fft_stage_2 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net_x2,
    of_in => logical1_y_net_x1,
    sync => delay0_q_net_x1,
    shift => fft_shift_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net_x2,
    out2 => reinterpret1_output_port_net_x1,
    of_x0 => logical1_y_net,
    sync_out => delay0_q_net
  );
  fft_stage_3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_fft_stage_3 
  port map (
    in1 => reinterpret2_output_port_net_x2,
    in2 => reinterpret1_output_port_net_x1,
    of_in => logical1_y_net,
    sync => delay0_q_net,
    shift => fft_shift_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net_x0,
    out2 => reinterpret1_output_port_net,
    of_x0 => logical1_y_net_x0,
    sync_out => delay0_q_net_x0
  );
  fft_stage_4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_fft_stage_4 
  port map (
    in1 => reinterpret2_output_port_net_x0,
    in2 => reinterpret1_output_port_net,
    of_in => logical1_y_net_x0,
    sync => delay0_q_net_x0,
    shift => fft_shift_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net_x1,
    out2 => reinterpret1_output_port_net_x0,
    of_x0 => logical1_y_net_x7,
    sync_out => delay0_q_net_x2
  );
  fft_stage_5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_fft_stage_5 
  port map (
    in1 => reinterpret2_output_port_net_x1,
    in2 => reinterpret1_output_port_net_x0,
    of_in => logical1_y_net_x7,
    sync => delay0_q_net_x2,
    shift => fft_shift_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net_x7,
    out2 => reinterpret1_output_port_net_x9,
    of_x0 => logical1_y_net_x6,
    sync_out => delay0_q_net_x7
  );
  fft_stage_6 : entity xil_defaultlib.blast_module_v6_cordic_ddc_fft_stage_6 
  port map (
    in1 => reinterpret2_output_port_net_x7,
    in2 => reinterpret1_output_port_net_x9,
    of_in => logical1_y_net_x6,
    sync => delay0_q_net_x7,
    shift => fft_shift_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net_x6,
    out2 => reinterpret1_output_port_net_x8,
    of_x0 => logical1_y_net_x5,
    sync_out => delay0_q_net_x6
  );
  fft_stage_7 : entity xil_defaultlib.blast_module_v6_cordic_ddc_fft_stage_7 
  port map (
    in1 => reinterpret2_output_port_net_x6,
    in2 => reinterpret1_output_port_net_x8,
    of_in => logical1_y_net_x5,
    sync => delay0_q_net_x6,
    shift => fft_shift_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net_x5,
    out2 => reinterpret1_output_port_net_x7,
    of_x0 => logical1_y_net_x4,
    sync_out => delay0_q_net_x3
  );
  fft_stage_8 : entity xil_defaultlib.blast_module_v6_cordic_ddc_fft_stage_8 
  port map (
    in1 => reinterpret2_output_port_net_x5,
    in2 => reinterpret1_output_port_net_x7,
    of_in => logical1_y_net_x4,
    sync => delay0_q_net_x3,
    shift => fft_shift_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net_x4,
    out2 => reinterpret1_output_port_net_x6,
    of_x0 => logical1_y_net_x3,
    sync_out => delay0_q_net_x5
  );
  fft_stage_9 : entity xil_defaultlib.blast_module_v6_cordic_ddc_fft_stage_9 
  port map (
    in1 => reinterpret2_output_port_net_x4,
    in2 => reinterpret1_output_port_net_x6,
    of_in => logical1_y_net_x3,
    sync => delay0_q_net_x5,
    shift => fft_shift_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net_x3,
    out2 => reinterpret1_output_port_net_x5,
    of_x0 => logical1_y_net_x2,
    sync_out => delay0_q_net_x4
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler/barrel_switcher
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_barrel_switcher_x0 is
  port (
    sel : in std_logic_vector( 1-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    out1 : out std_logic_vector( 38-1 downto 0 );
    out2 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_barrel_switcher_x0;
architecture structural of blast_module_v6_cordic_ddc_barrel_switcher_x0 is 
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal mux11_y_net : std_logic_vector( 38-1 downto 0 );
  signal mux21_y_net : std_logic_vector( 38-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sync_out <= delay_sync_q_net;
  out1 <= mux11_y_net;
  out2 <= mux21_y_net;
  convert_dout_net <= sel;
  delay0_q_net <= sync_in;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_sync : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => delay0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_sync_q_net
  );
  mux11 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    y => mux11_y_net
  );
  mux21 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    y => mux21_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => convert_dout_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler/barrel_switcher1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_barrel_switcher1 is
  port (
    sel : in std_logic_vector( 1-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    out1 : out std_logic_vector( 38-1 downto 0 );
    out2 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_barrel_switcher1;
architecture structural of blast_module_v6_cordic_ddc_barrel_switcher1 is 
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal mux11_y_net : std_logic_vector( 38-1 downto 0 );
  signal mux21_y_net : std_logic_vector( 38-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal post_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal buf0_data_out_net : std_logic_vector( 38-1 downto 0 );
  signal buf0_data_out_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sync_out <= delay_sync_q_net;
  out1 <= mux11_y_net;
  out2 <= mux21_y_net;
  convert1_dout_net <= sel;
  post_sync_delay_q_net <= sync_in;
  buf0_data_out_net <= in1;
  buf0_data_out_net_x0 <= in2;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_sync : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => post_sync_delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_sync_q_net
  );
  mux11 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => buf0_data_out_net,
    d1 => buf0_data_out_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux11_y_net
  );
  mux21 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => buf0_data_out_net_x0,
    d1 => buf0_data_out_net,
    clk => clk_net,
    ce => ce_net,
    y => mux21_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => convert1_dout_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler/reorder/addr_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_addr_expand_x1 is
  port (
    bus_in : in std_logic_vector( 9-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_addr_expand_x1;
architecture structural of blast_module_v6_cordic_ddc_addr_expand_x1 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler/reorder/addr_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x62 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x62;
architecture structural of blast_module_v6_cordic_ddc_bussify_x62 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal mux_y_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  mux_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler/reorder/addr_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_addr_replicate_x1 is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    out_x0 : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_addr_replicate_x1;
architecture structural of blast_module_v6_cordic_ddc_addr_replicate_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal mux_y_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  mux_y_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x62 
  port map (
    in1 => mux_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler/reorder/sync_delay_en
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sync_delay_en_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sync_delay_en_x0;
architecture structural of blast_module_v6_cordic_ddc_sync_delay_en_x0 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal pre_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal or_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 10-1 downto 0 );
  signal logical2_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  pre_sync_delay_q_net <= in_x0;
  or_y_net <= en;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_4cb898ecf5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_a0072b94e0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_3b37f35939 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i16",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    rst => "0",
    clr => '0',
    load => pre_sync_delay_q_net,
    din => constant2_op_net,
    en => logical2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => pre_sync_delay_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => logical_y_net,
    d1 => or_y_net,
    y => logical1_y_net
  );
  logical2 : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => pre_sync_delay_q_net,
    d1 => logical1_y_net,
    y => logical2_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_d6387abb0b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => pre_sync_delay_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity xil_defaultlib.sysgen_relational_6f35be9cee 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_08159b4dc0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler/reorder/we_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_we_expand_x0 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_we_expand_x0;
architecture structural of blast_module_v6_cordic_ddc_we_expand_x0 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler/reorder/we_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x60 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x60;
architecture structural of blast_module_v6_cordic_ddc_bussify_x60 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  delay_we2_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay_we2_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler/reorder/we_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_we_replicate_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_we_replicate_x0;
architecture structural of blast_module_v6_cordic_ddc_we_replicate_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  delay_we2_q_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x60 
  port map (
    in1 => delay_we2_q_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler/reorder
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_reorder_x0 is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    din0 : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    dout0 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_reorder_x0;
architecture structural of blast_module_v6_cordic_ddc_reorder_x0 is 
  signal post_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal buf0_data_out_net : std_logic_vector( 38-1 downto 0 );
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal mux11_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal pre_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal or_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_we0_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_din0_q_net : std_logic_vector( 38-1 downto 0 );
  signal counter_op_net : std_logic_vector( 10-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 9-1 downto 0 );
  signal delay_sel_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay_d0_q_net : std_logic_vector( 9-1 downto 0 );
  signal delay_map1_q_net : std_logic_vector( 9-1 downto 0 );
  signal map1_data_net : std_logic_vector( 9-1 downto 0 );
begin
  sync_out <= post_sync_delay_q_net;
  dout0 <= buf0_data_out_net;
  delay_sync_q_net <= sync;
  constant_op_net <= en;
  mux11_y_net <= din0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_addr_expand_x1 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  addr_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_addr_replicate_x1 
  port map (
    in_x0 => mux_y_net_x0,
    out_x0 => reinterpret1_output_port_net_x0
  );
  sync_delay_en_x0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_sync_delay_en_x0 
  port map (
    in_x0 => pre_sync_delay_q_net,
    en => or_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  we_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_we_expand_x0 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => slice1_y_net
  );
  we_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_we_replicate_x0 
  port map (
    in_x0 => delay_we2_q_net,
    out_x0 => reinterpret1_output_port_net
  );
  delay_we0 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_we0_q_net
  );
  delay_we2 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_we2_q_net
  );
  pre_sync_delay : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => delay_sync_q_net,
    clk => clk_net,
    ce => ce_net,
    q => pre_sync_delay_q_net
  );
  or_x0 : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => pre_sync_delay_q_net,
    d1 => delay_we0_q_net,
    y => or_y_net
  );
  post_sync_delay : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => post_sync_delay_q_net
  );
  delay_din0 : entity xil_defaultlib.sysgen_delay_677464f142 
  port map (
    clr => '0',
    d => mux11_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_din0_q_net
  );
  counter : entity xil_defaultlib.sysgen_counter_6d9a9647cd 
  port map (
    clr => '0',
    rst => delay_sync_q_net,
    en => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 10,
    y_width => 9
  )
  port map (
    x => counter_op_net,
    y => slice2_y_net
  );
  delay_sel : entity xil_defaultlib.sysgen_delay_81a0432a76 
  port map (
    clr => '0',
    d => slice1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_sel_q_net
  );
  delay_d0 : entity xil_defaultlib.sysgen_delay_159c419628 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_d0_q_net
  );
  buf0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"00000000000000000000000000000000000000",
    latency => 2,
    mem_init_file => "xpm_154457_vivado.mem",
    mem_size => 19456,
    mem_type => "block",
    read_reset_val => "0",
    width => 38,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x1,
    data_in => delay_din0_q_net,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => buf0_data_out_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 9,
    new_msb => 9,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net_x0
  );
  mux : entity xil_defaultlib.sysgen_mux_4706a87a92 
  port map (
    clr => '0',
    sel => delay_sel_q_net,
    d0 => delay_d0_q_net,
    d1 => delay_map1_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net_x0
  );
  map1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 9,
    latency => 2,
    mem_init_file => "xpm_f0602d_vivado.mem",
    mem_size => 4608,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => map1_data_net
  );
  delay_map1 : entity xil_defaultlib.sysgen_delay_0e9d4f0b35 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => map1_data_net,
    q => delay_map1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler/reorder1/addr_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_addr_expand_x0 is
  port (
    bus_in : in std_logic_vector( 9-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_addr_expand_x0;
architecture structural of blast_module_v6_cordic_ddc_addr_expand_x0 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler/reorder1/addr_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x56 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x56;
architecture structural of blast_module_v6_cordic_ddc_bussify_x56 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal mux_y_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  mux_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler/reorder1/addr_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_addr_replicate_x0 is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    out_x0 : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_addr_replicate_x0;
architecture structural of blast_module_v6_cordic_ddc_addr_replicate_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal mux_y_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  mux_y_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x56 
  port map (
    in1 => mux_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler/reorder1/we_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_we_expand_x1 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_we_expand_x1;
architecture structural of blast_module_v6_cordic_ddc_we_expand_x1 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler/reorder1/we_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x63 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x63;
architecture structural of blast_module_v6_cordic_ddc_bussify_x63 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  delay_we2_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay_we2_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler/reorder1/we_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_we_replicate_x1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_we_replicate_x1;
architecture structural of blast_module_v6_cordic_ddc_we_replicate_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  delay_we2_q_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x63 
  port map (
    in1 => delay_we2_q_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler/reorder1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_reorder1 is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    din0 : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout0 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_reorder1;
architecture structural of blast_module_v6_cordic_ddc_reorder1 is 
  signal buf0_data_out_net : std_logic_vector( 38-1 downto 0 );
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal mux21_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_din0_q_net : std_logic_vector( 38-1 downto 0 );
  signal counter_op_net : std_logic_vector( 10-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 9-1 downto 0 );
  signal delay_sel_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay_d0_q_net : std_logic_vector( 9-1 downto 0 );
  signal delay_map1_q_net : std_logic_vector( 9-1 downto 0 );
  signal map1_data_net : std_logic_vector( 9-1 downto 0 );
begin
  dout0 <= buf0_data_out_net;
  delay_sync_q_net <= sync;
  constant_op_net <= en;
  mux21_y_net <= din0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_addr_expand_x0 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  addr_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_addr_replicate_x0 
  port map (
    in_x0 => mux_y_net_x0,
    out_x0 => reinterpret1_output_port_net_x0
  );
  we_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_we_expand_x1 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => slice1_y_net
  );
  we_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_we_replicate_x1 
  port map (
    in_x0 => delay_we2_q_net,
    out_x0 => reinterpret1_output_port_net
  );
  delay_we2 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_we2_q_net
  );
  delay_din0 : entity xil_defaultlib.sysgen_delay_677464f142 
  port map (
    clr => '0',
    d => mux21_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_din0_q_net
  );
  counter : entity xil_defaultlib.sysgen_counter_6d9a9647cd 
  port map (
    clr => '0',
    rst => delay_sync_q_net,
    en => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 10,
    y_width => 9
  )
  port map (
    x => counter_op_net,
    y => slice2_y_net
  );
  delay_sel : entity xil_defaultlib.sysgen_delay_81a0432a76 
  port map (
    clr => '0',
    d => slice1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_sel_q_net
  );
  delay_d0 : entity xil_defaultlib.sysgen_delay_159c419628 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_d0_q_net
  );
  buf0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"00000000000000000000000000000000000000",
    latency => 2,
    mem_init_file => "xpm_154457_vivado.mem",
    mem_size => 19456,
    mem_type => "block",
    read_reset_val => "0",
    width => 38,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x1,
    data_in => delay_din0_q_net,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => buf0_data_out_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 9,
    new_msb => 9,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net_x0
  );
  mux : entity xil_defaultlib.sysgen_mux_4706a87a92 
  port map (
    clr => '0',
    sel => delay_sel_q_net,
    d0 => delay_d0_q_net,
    d1 => delay_map1_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net_x0
  );
  map1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 9,
    latency => 2,
    mem_init_file => "xpm_f7f5fd_vivado.mem",
    mem_size => 4608,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => map1_data_net
  );
  delay_map1 : entity xil_defaultlib.sysgen_delay_0e9d4f0b35 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => map1_data_net,
    q => delay_map1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/biplex_cplx_unscrambler
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_biplex_cplx_unscrambler is
  port (
    even : in std_logic_vector( 38-1 downto 0 );
    odd : in std_logic_vector( 38-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    pol1 : out std_logic_vector( 38-1 downto 0 );
    pol2 : out std_logic_vector( 38-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_biplex_cplx_unscrambler;
architecture structural of blast_module_v6_cordic_ddc_biplex_cplx_unscrambler is 
  signal mux11_y_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal mux21_y_net : std_logic_vector( 38-1 downto 0 );
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_sync_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mux11_y_net : std_logic_vector( 38-1 downto 0 );
  signal mux21_y_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal post_sync_delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal buf0_data_out_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal buf0_data_out_net : std_logic_vector( 38-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 9-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 9-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 9-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  pol1 <= mux11_y_net_x0;
  pol2 <= mux21_y_net;
  sync_out <= delay_sync_q_net;
  reinterpret2_output_port_net <= even;
  reinterpret1_output_port_net <= odd;
  delay0_q_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  barrel_switcher : entity xil_defaultlib.blast_module_v6_cordic_ddc_barrel_switcher_x0 
  port map (
    sel => convert_dout_net,
    sync_in => delay0_q_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => delay_sync_q_net_x0,
    out1 => mux11_y_net,
    out2 => mux21_y_net_x0
  );
  barrel_switcher1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_barrel_switcher1 
  port map (
    sel => convert1_dout_net,
    sync_in => post_sync_delay_q_net_x0,
    in1 => buf0_data_out_net_x0,
    in2 => buf0_data_out_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => delay_sync_q_net,
    out1 => mux11_y_net_x0,
    out2 => mux21_y_net
  );
  reorder : entity xil_defaultlib.blast_module_v6_cordic_ddc_reorder_x0 
  port map (
    sync => delay_sync_q_net_x0,
    en => constant_op_net,
    din0 => mux11_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => post_sync_delay_q_net_x0,
    dout0 => buf0_data_out_net_x0
  );
  reorder1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_reorder1 
  port map (
    sync => delay_sync_q_net_x0,
    en => constant_op_net,
    din0 => mux21_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout0 => buf0_data_out_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 9
  )
  port map (
    en => "1",
    clr => '0',
    rst => delay0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_11e4ffe641 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  relational : entity xil_defaultlib.sysgen_relational_a623314dc8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => relational_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_11e4ffe641 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  counter1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 9
  )
  port map (
    en => "1",
    clr => '0',
    rst => post_sync_delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_a623314dc8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant2_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
  convert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => relational1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/even_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_even_bussify is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_even_bussify;
architecture structural of blast_module_v6_cordic_ddc_even_bussify is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/odd_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_odd_bussify is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_odd_bussify;
architecture structural of blast_module_v6_cordic_ddc_odd_bussify is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/pol0_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pol0_debus is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pol0_debus;
architecture structural of blast_module_v6_cordic_ddc_pol0_debus is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal mux11_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  mux11_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => mux11_y_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex/pol1_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pol1_debus is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pol1_debus;
architecture structural of blast_module_v6_cordic_ddc_pol1_debus is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal mux21_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  mux21_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => mux21_y_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_biplex
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_fft_biplex is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 10-1 downto 0 );
    pol00_in : in std_logic_vector( 36-1 downto 0 );
    pol01_in : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    pol00_out : out std_logic_vector( 38-1 downto 0 );
    pol01_out : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_fft_biplex;
architecture structural of blast_module_v6_cordic_ddc_fft_biplex is 
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal fft_shift_net : std_logic_vector( 10-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal mux11_y_net : std_logic_vector( 38-1 downto 0 );
  signal mux21_y_net : std_logic_vector( 38-1 downto 0 );
begin
  sync_out <= delay_sync_q_net;
  pol00_out <= reinterpret1_output_port_net_x2;
  pol01_out <= reinterpret1_output_port_net_x3;
  of_x0 <= logical1_y_net;
  delay1_q_net <= sync;
  fft_shift_net <= shift;
  concat_y_net <= pol00_in;
  concat_y_net_x0 <= pol01_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  biplex_core : entity xil_defaultlib.blast_module_v6_cordic_ddc_biplex_core 
  port map (
    sync => delay1_q_net,
    shift => fft_shift_net,
    pol1 => reinterpret1_output_port_net_x0,
    pol2 => reinterpret1_output_port_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => delay0_q_net,
    out1 => reinterpret2_output_port_net,
    out2 => reinterpret1_output_port_net,
    of_x0 => logical1_y_net
  );
  biplex_cplx_unscrambler : entity xil_defaultlib.blast_module_v6_cordic_ddc_biplex_cplx_unscrambler 
  port map (
    even => reinterpret2_output_port_net,
    odd => reinterpret1_output_port_net,
    sync => delay0_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    pol1 => mux11_y_net,
    pol2 => mux21_y_net,
    sync_out => delay_sync_q_net
  );
  even_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_even_bussify 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net_x0
  );
  odd_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_odd_bussify 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x1
  );
  pol0_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_pol0_debus 
  port map (
    bus_in => mux11_y_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  pol1_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_pol1_debus 
  port map (
    bus_in => mux21_y_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x3
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/abus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_abus is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_abus;
architecture structural of blast_module_v6_cordic_ddc_abus is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/adebus0_0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_adebus0_0 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_adebus0_0;
architecture structural of blast_module_v6_cordic_ddc_adebus0_0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/bbus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bbus is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bbus;
architecture structural of blast_module_v6_cordic_ddc_bbus is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/bdebus0_0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bdebus0_0 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bdebus0_0;
architecture structural of blast_module_v6_cordic_ddc_bdebus0_0 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x10 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x10;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x10 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x10 is
  port (
    bus_in : in std_logic_vector( 40-1 downto 0 );
    msb_out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x10;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x10 is 
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x4 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x4;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x4 is 
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_a47d6b689d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_add_x1 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 40-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_add_x1;
architecture structural of blast_module_v6_cordic_ddc_bus_add_x1 is 
  signal concatenate_y_net_x0 : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x10 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x10 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x4 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_eba05b38d0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_eba05b38d0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x26 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    in3 : in std_logic_vector( 19-1 downto 0 );
    in4 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x26;
architecture structural of blast_module_v6_cordic_ddc_bussify_x26 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  convert_dout_net_x1 <= in1;
  convert_dout_net_x0 <= in2;
  convert_dout_net <= in3;
  convert_dout_net_x2 <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_4b6b792f08 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_dout_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv1_x1 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv1_x1;
architecture structural of blast_module_v6_cordic_ddc_conv1_x1 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv2_x1 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv2_x1;
architecture structural of blast_module_v6_cordic_ddc_conv2_x1 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv3_x1 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv3_x1;
architecture structural of blast_module_v6_cordic_ddc_conv3_x1 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_conv4_x1 is
  port (
    din : in std_logic_vector( 22-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_conv4_x1;
architecture structural of blast_module_v6_cordic_ddc_conv4_x1 is 
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal all_0s_y_net : std_logic_vector( 1-1 downto 0 );
  signal invert1_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert2_op_net : std_logic_vector( 1-1 downto 0 );
  signal invert3_op_net : std_logic_vector( 1-1 downto 0 );
  signal all_1s_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= convert_dout_net;
  of_x0 <= and_y_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 22,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 19,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  all_0s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => invert1_op_net,
    d1 => invert2_op_net,
    d2 => invert3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => all_0s_y_net
  );
  all_1s : entity xil_defaultlib.sysgen_logical_4a98fdf25f 
  port map (
    clr => '0',
    d0 => slice1_y_net,
    d1 => slice2_y_net,
    d2 => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    y => all_1s_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 21,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  invert1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert1_op_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
  invert2 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert2_op_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 22,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice3_y_net
  );
  invert3 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => invert3_op_net
  );
  and_x0 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => all_0s_y_net,
    d1 => all_1s_y_net,
    y => and_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x12 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x12;
architecture structural of blast_module_v6_cordic_ddc_debus_x12 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_aae22ed8eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_convert/of_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_of_bussify_x1 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_of_bussify_x1;
architecture structural of blast_module_v6_cordic_ddc_of_bussify_x1 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  and_y_net_x2 <= in1;
  and_y_net_x1 <= in2;
  and_y_net_x0 <= in3;
  and_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x2,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x1,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net_x0,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => and_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert_x3 is
  port (
    din : in std_logic_vector( 88-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 76-1 downto 0 );
    overflow : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert_x3;
architecture structural of blast_module_v6_cordic_ddc_bus_convert_x3 is 
  signal concatenate_y_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal convert_dout_net : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal convert_dout_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal and_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal and_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  overflow <= concatenate_y_net_x0;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x26 
  port map (
    in1 => convert_dout_net,
    in2 => convert_dout_net_x0,
    in3 => convert_dout_net_x1,
    in4 => convert_dout_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv1_x1 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net,
    of_x0 => and_y_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv2_x1 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x0,
    of_x0 => and_y_net_x0
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv3_x1 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x1,
    of_x0 => and_y_net_x1
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_conv4_x1 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => convert_dout_net_x2,
    of_x0 => and_y_net_x2
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x12 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  of_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_of_bussify_x1 
  port map (
    in1 => and_y_net,
    in2 => and_y_net_x0,
    in3 => and_y_net_x1,
    in4 => and_y_net_x2,
    bus_out => concatenate_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x4 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x4;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x4 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x28 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x28;
architecture structural of blast_module_v6_cordic_ddc_bussify_x28 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x13 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x13;
architecture structural of blast_module_v6_cordic_ddc_debus_x13 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm0_x1 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm0_x1;
architecture structural of blast_module_v6_cordic_ddc_bus_norm0_x1 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x28 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x13 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x29 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x29;
architecture structural of blast_module_v6_cordic_ddc_bussify_x29 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c02456c8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x15 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x15;
architecture structural of blast_module_v6_cordic_ddc_debus_x15 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_norm1_x2 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_norm1_x2;
architecture structural of blast_module_v6_cordic_ddc_bus_norm1_x2 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 22-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x29 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x15 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 18,
    din_width => 21,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 22,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_relational/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x8 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x8;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x8 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  constant_op_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => constant_op_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_relational/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x9 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x9;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x9 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_relational/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x41 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x41;
architecture structural of blast_module_v6_cordic_ddc_bussify_x41 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  relational1_op_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => relational1_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_relational
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_relational_x2 is
  port (
    a : in std_logic_vector( 4-1 downto 0 );
    b : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_relational_x2;
architecture structural of blast_module_v6_cordic_ddc_bus_relational_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net;
  constant_op_net <= a;
  reinterpret_out_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x8 
  port map (
    bus_in => constant_op_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x9 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x41 
  port map (
    in1 => relational1_op_net,
    bus_out => reinterpret1_output_port_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_152d82e84a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x25 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x25;
architecture structural of blast_module_v6_cordic_ddc_bussify_x25 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_d2f85fdf8a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x14 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x14;
architecture structural of blast_module_v6_cordic_ddc_debus_x14 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4099b31888 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_scale_x2 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_scale_x2;
architecture structural of blast_module_v6_cordic_ddc_bus_scale_x2 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 21-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x25 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x14 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity xil_defaultlib.sysgen_scale_f4c3a5dcdf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x11 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x11;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x11 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x11 is
  port (
    bus_in : in std_logic_vector( 40-1 downto 0 );
    msb_out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x11;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x11 is 
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_c247e59392 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 40,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_op_bussify_x3 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_op_bussify_x3;
architecture structural of blast_module_v6_cordic_ddc_op_bussify_x3 is 
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_a47d6b689d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_0a67ea6387 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_sub_x1 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 40-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 42-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_sub_x1;
architecture structural of blast_module_v6_cordic_ddc_bus_sub_x1 is 
  signal concatenate_y_net_x0 : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 21-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x11 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x11 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_op_bussify_x3 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity xil_defaultlib.sysgen_addsub_e6e08c0a1f 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.sysgen_addsub_e6e08c0a1f 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/munge/join
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_join_x2 is
  port (
    in1 : in std_logic_vector( 2-1 downto 0 );
    in2 : in std_logic_vector( 2-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_join_x2;
architecture structural of blast_module_v6_cordic_ddc_join_x2 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_5eed0ef8e9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/munge/split
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_split_x2 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out2 : out std_logic_vector( 2-1 downto 0 );
    lsb_out1 : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_split_x2;
architecture structural of blast_module_v6_cordic_ddc_split_x2 is 
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 2-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 3,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/munge
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_munge_x2 is
  port (
    din : in std_logic_vector( 4-1 downto 0 );
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_munge_x2;
architecture structural of blast_module_v6_cordic_ddc_munge_x2 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concatenate_y_net_x0 <= din;
  join : entity xil_defaultlib.blast_module_v6_cordic_ddc_join_x2 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split : entity xil_defaultlib.blast_module_v6_cordic_ddc_split_x2 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret_out : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_a9956693a5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x0,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_d_bussify_x2 is
  port (
    in1 : in std_logic_vector( 22-1 downto 0 );
    in2 : in std_logic_vector( 22-1 downto 0 );
    in3 : in std_logic_vector( 22-1 downto 0 );
    in4 : in std_logic_vector( 22-1 downto 0 );
    bus_out : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_d_bussify_x2;
architecture structural of blast_module_v6_cordic_ddc_d_bussify_x2 is 
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_2122fa1385 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand0_x2 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand0_x2;
architecture structural of blast_module_v6_cordic_ddc_expand0_x2 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand1_x2 is
  port (
    bus_in : in std_logic_vector( 88-1 downto 0 );
    msb_out4 : out std_logic_vector( 22-1 downto 0 );
    out3 : out std_logic_vector( 22-1 downto 0 );
    out2 : out std_logic_vector( 22-1 downto 0 );
    lsb_out1 : out std_logic_vector( 22-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand1_x2;
architecture structural of blast_module_v6_cordic_ddc_expand1_x2 is 
  signal reinterpret4_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 88-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 22-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 22-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 21,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 22,
    new_msb => 43,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 66,
    new_msb => 87,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 44,
    new_msb => 65,
    x_width => 88,
    y_width => 22
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_73b58624a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sel_expand_x2 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sel_expand_x2;
architecture structural of blast_module_v6_cordic_ddc_sel_expand_x2 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/mux
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_mux_x2 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 88-1 downto 0 );
    d1 : in std_logic_vector( 88-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 88-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_mux_x2;
architecture structural of blast_module_v6_cordic_ddc_mux_x2 is 
  signal concatenate_y_net_x2 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 88-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 22-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 22-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_d_bussify_x2 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand0_x2 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand1_x2 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_sel_expand_x2 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity xil_defaultlib.sysgen_mux_b9215a53d9 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x27 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x27;
architecture structural of blast_module_v6_cordic_ddc_bussify_x27 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity xil_defaultlib.sysgen_concat_53702be20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_shift_replicate_x1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_shift_replicate_x1;
architecture structural of blast_module_v6_cordic_ddc_shift_replicate_x1 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x27 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x34 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x34;
architecture structural of blast_module_v6_cordic_ddc_bussify_x34 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_badcc6ad05 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_cb40fc9519 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_x16 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_x16;
architecture structural of blast_module_v6_cordic_ddc_debus_x16 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bfef7b416a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bfef7b416a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 75,
    x_width => 76,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_convert_x4 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    misci : in std_logic_vector( 39-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 );
    misco : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_convert_x4;
architecture structural of blast_module_v6_cordic_ddc_bus_convert_x4 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 39-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net_x0;
  reinterpret1_output_port_net <= din;
  dmisc_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x34 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_x16 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  conv1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 20,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 20,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  dmisc : entity xil_defaultlib.sysgen_delay_aaa0db9a04 
  port map (
    clr => '0',
    d => dmisc_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_create_x2 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_create_x2;
architecture structural of blast_module_v6_cordic_ddc_bus_create_x2 is 
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  delay_sync_q_net <= in2;
  reinterpret1_output_port_net_x1 <= in3;
  concatenate : entity xil_defaultlib.sysgen_concat_c8ff374ba7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay_sync_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x1,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand_x5 is
  port (
    bus_in : in std_logic_vector( 77-1 downto 0 );
    msb_out2 : out std_logic_vector( 38-1 downto 0 );
    lsb_out1 : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand_x5;
architecture structural of blast_module_v6_cordic_ddc_bus_expand_x5 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 77-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 39-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_061077a431 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 38,
    x_width => 77,
    y_width => 39
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 39,
    new_msb => 76,
    x_width => 77,
    y_width => 38
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_expand1_x1 is
  port (
    bus_in : in std_logic_vector( 39-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_expand1_x1;
architecture structural of blast_module_v6_cordic_ddc_bus_expand1_x1 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 39,
    y_width => 38
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 38,
    x_width => 39,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_b_bussify_x1 is
  port (
    in1 : in std_logic_vector( 76-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_b_bussify_x1;
architecture structural of blast_module_v6_cordic_ddc_a_b_bussify_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 76-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d2aa3a4229 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_debus_x9 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_debus_x9;
architecture structural of blast_module_v6_cordic_ddc_a_debus_x9 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_debus_x8 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_debus_x8;
architecture structural of blast_module_v6_cordic_ddc_b_debus_x8 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_expand_x1 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_expand_x1;
architecture structural of blast_module_v6_cordic_ddc_a_expand_x1 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x32 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x32;
architecture structural of blast_module_v6_cordic_ddc_bussify_x32 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  concatenate : entity xil_defaultlib.sysgen_concat_9685bf23bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_replicate_x1 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_replicate_x1;
architecture structural of blast_module_v6_cordic_ddc_a_replicate_x1 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x32 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_expand_x1 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_expand_x1;
architecture structural of blast_module_v6_cordic_ddc_b_expand_x1 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_d8ac298ac1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x33 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x33;
architecture structural of blast_module_v6_cordic_ddc_bussify_x33 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  concatenate : entity xil_defaultlib.sysgen_concat_ebee13c473 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_replicate_x1 is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    out_x0 : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_replicate_x1;
architecture structural of blast_module_v6_cordic_ddc_b_replicate_x1 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x33 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x13 is
  port (
    re : in std_logic_vector( 38-1 downto 0 );
    im : in std_logic_vector( 38-1 downto 0 );
    c : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x13;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x13 is 
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 38-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 38-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_ebee13c473 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_d16c8ce1f1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_d16c8ce1f1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_mult1_x1 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 76-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_mult1_x1;
architecture structural of blast_module_v6_cordic_ddc_mult1_x1 is 
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 38-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 38-1 downto 0 );
  signal rere_p_net : std_logic_vector( 37-1 downto 0 );
  signal imim_p_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 37-1 downto 0 );
  signal reim_p_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 38-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 38-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_expand_x1 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_replicate_x1 
  port map (
    in_x0 => reinterpret1_output_port_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_expand_x1 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_replicate_x1 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x13 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  rere : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
  imim : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity xil_defaultlib.sysgen_mult_76160d363f 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  addsub_re : entity xil_defaultlib.sysgen_addsub_55210fa1ba 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  addsub_im : entity xil_defaultlib.sysgen_addsub_631e9b679b 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  convert_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 38,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  convert_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 38,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 38,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x30 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x30;
architecture structural of blast_module_v6_cordic_ddc_bussify_x30 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_repa_x1 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_repa_x1;
architecture structural of blast_module_v6_cordic_ddc_repa_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x30 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x31 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x31;
architecture structural of blast_module_v6_cordic_ddc_bussify_x31 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_repb_x1 is
  port (
    in_x0 : in std_logic_vector( 38-1 downto 0 );
    out_x0 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_repb_x1;
architecture structural of blast_module_v6_cordic_ddc_repb_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x31 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus_mult_x1 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    misci : in std_logic_vector( 39-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 76-1 downto 0 );
    misco : out std_logic_vector( 39-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus_mult_x1;
architecture structural of blast_module_v6_cordic_ddc_bus_mult_x1 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 39-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 38-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_b_bussify_x1 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_debus_x9 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_debus_x8 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_mult1_x1 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity xil_defaultlib.blast_module_v6_cordic_ddc_repa_x1 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity xil_defaultlib.blast_module_v6_cordic_ddc_repb_x1 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity xil_defaultlib.sysgen_delay_5a1d93c8ad 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri_x9 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri_x9;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri_x9 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal dcoeffs_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  dcoeffs_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => dcoeffs_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => dcoeffs_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/cmult/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_expand_x3 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_expand_x3;
architecture structural of blast_module_v6_cordic_ddc_a_expand_x3 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/cmult/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x58 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x58;
architecture structural of blast_module_v6_cordic_ddc_bussify_x58 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_9685bf23bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/cmult/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_a_replicate_x3 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_a_replicate_x3;
architecture structural of blast_module_v6_cordic_ddc_a_replicate_x3 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal working_values_doutb_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  working_values_doutb_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x58 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '0',
    d => working_values_doutb_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '0',
    d => working_values_doutb_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/cmult/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_expand_x3 is
  port (
    bus_in : in std_logic_vector( 100-1 downto 0 );
    msb_out4 : out std_logic_vector( 25-1 downto 0 );
    out3 : out std_logic_vector( 25-1 downto 0 );
    out2 : out std_logic_vector( 25-1 downto 0 );
    lsb_out1 : out std_logic_vector( 25-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_expand_x3;
architecture structural of blast_module_v6_cordic_ddc_b_expand_x3 is 
  signal reinterpret4_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 100-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 25-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 25-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 25-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 25-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_4dfb0c3dfa 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_4dfb0c3dfa 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 24,
    x_width => 100,
    y_width => 25
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 49,
    x_width => 100,
    y_width => 25
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 75,
    new_msb => 99,
    x_width => 100,
    y_width => 25
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_4dfb0c3dfa 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 50,
    new_msb => 74,
    x_width => 100,
    y_width => 25
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_4dfb0c3dfa 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/cmult/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x59 is
  port (
    in1 : in std_logic_vector( 50-1 downto 0 );
    in2 : in std_logic_vector( 50-1 downto 0 );
    bus_out : out std_logic_vector( 100-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x59;
architecture structural of blast_module_v6_cordic_ddc_bussify_x59 is 
  signal concatenate_y_net : std_logic_vector( 100-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 50-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 50-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 50-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 50-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_7bf3603a00 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3d19293981 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3d19293981 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/cmult/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_replicate_x3 is
  port (
    in_x0 : in std_logic_vector( 50-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 100-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_replicate_x3;
architecture structural of blast_module_v6_cordic_ddc_b_replicate_x3 is 
  signal concatenate_y_net : std_logic_vector( 100-1 downto 0 );
  signal concat_y_net : std_logic_vector( 50-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 50-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 50-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  concat_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x59 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 50
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 50
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/cmult/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x18 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x18;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x18 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_d7bc13a9b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/cmult
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_cmult is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 50-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_cmult;
architecture structural of blast_module_v6_cordic_ddc_cmult is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal working_values_doutb_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 50-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 25-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 25-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 25-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 25-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 100-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 18-1 downto 0 );
  signal rere_p_net : std_logic_vector( 43-1 downto 0 );
  signal imim_p_net : std_logic_vector( 43-1 downto 0 );
  signal imre_p_net : std_logic_vector( 43-1 downto 0 );
  signal reim_p_net : std_logic_vector( 43-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 44-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 44-1 downto 0 );
begin
  ab <= concat_y_net_x0;
  working_values_doutb_net <= a;
  concat_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_expand_x3 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  a_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_a_replicate_x3 
  port map (
    in_x0 => working_values_doutb_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  b_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_expand_x3 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  b_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_replicate_x3 
  port map (
    in_x0 => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x18 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net_x0
  );
  rere : entity xil_defaultlib.sysgen_mult_8e443454bb 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net,
    b => reinterpret4_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
  imim : entity xil_defaultlib.sysgen_mult_8e443454bb 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity xil_defaultlib.sysgen_mult_8e443454bb 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity xil_defaultlib.sysgen_mult_8e443454bb 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  addsub_re : entity xil_defaultlib.sysgen_addsub_d51467d599 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  addsub_im : entity xil_defaultlib.sysgen_addsub_54b3c67ff5 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  convert_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 41,
    din_width => 44,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  convert_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 41,
    din_width => 44,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/outmux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_d_bussify_x3 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_d_bussify_x3;
architecture structural of blast_module_v6_cordic_ddc_d_bussify_x3 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 18-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_d7bc13a9b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_f29c7834cc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_f29c7834cc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/outmux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand0_x4 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand0_x4;
architecture structural of blast_module_v6_cordic_ddc_expand0_x4 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reference_values_data_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reference_values_data_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_f29c7834cc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_f29c7834cc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reference_values_data_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reference_values_data_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/outmux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_expand1_x3 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_expand1_x3;
architecture structural of blast_module_v6_cordic_ddc_expand1_x3 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_f29c7834cc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_f29c7834cc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/outmux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sel_expand_x4 is
  port (
    bus_in : in std_logic_vector( 2-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sel_expand_x4;
architecture structural of blast_module_v6_cordic_ddc_sel_expand_x4 is 
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_de90cd72c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/outmux
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_outmux is
  port (
    sel : in std_logic_vector( 2-1 downto 0 );
    d0 : in std_logic_vector( 36-1 downto 0 );
    d1 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_outmux;
architecture structural of blast_module_v6_cordic_ddc_outmux is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reference_values_data_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 18-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  concatenate_y_net_x0 <= sel;
  reference_values_data_net <= d0;
  concat_y_net <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_d_bussify_x3 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    bus_out => concatenate_y_net
  );
  expand0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand0_x4 
  port map (
    bus_in => reference_values_data_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_expand1_x3 
  port map (
    bus_in => concat_y_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_sel_expand_x4 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity xil_defaultlib.sysgen_mux_05e3979333 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_05e3979333 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x17 is
  port (
    re : in std_logic_vector( 25-1 downto 0 );
    im : in std_logic_vector( 25-1 downto 0 );
    c : out std_logic_vector( 50-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x17;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x17 is 
  signal concat_y_net : std_logic_vector( 50-1 downto 0 );
  signal rotation_real_op_net : std_logic_vector( 25-1 downto 0 );
  signal rotation_imag_op_net : std_logic_vector( 25-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 25-1 downto 0 );
begin
  c <= concat_y_net;
  rotation_real_op_net <= re;
  rotation_imag_op_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_9be0d56d5b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_2f3110e4c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rotation_imag_op_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_2f3110e4c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rotation_real_op_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/sel_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x57 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x57;
architecture structural of blast_module_v6_cordic_ddc_bussify_x57 is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_8c73fb8a1a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/sel_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sel_replicate is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sel_replicate;
architecture structural of blast_module_v6_cordic_ddc_sel_replicate is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal dselect_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  dselect_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x57 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => dselect_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => dselect_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_feedback_osc is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_feedback_osc;
architecture structural of blast_module_v6_cordic_ddc_feedback_osc is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 77-1 downto 0 );
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal en_op_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dcoeffs_q_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal working_values_doutb_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 50-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal reference_values_data_net : std_logic_vector( 36-1 downto 0 );
  signal rotation_real_op_net : std_logic_vector( 25-1 downto 0 );
  signal rotation_imag_op_net : std_logic_vector( 25-1 downto 0 );
  signal dselect_q_net : std_logic_vector( 1-1 downto 0 );
  signal count_op_net : std_logic_vector( 9-1 downto 0 );
  signal choice_y_net : std_logic_vector( 4-1 downto 0 );
  signal segment_y_net : std_logic_vector( 1-1 downto 0 );
  signal offset_y_net : std_logic_vector( 4-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 5-1 downto 0 );
  signal dconcat_q_net : std_logic_vector( 5-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal select_op_net : std_logic_vector( 1-1 downto 0 );
  signal doffset0_q_net : std_logic_vector( 4-1 downto 0 );
  signal doffset1_q_net : std_logic_vector( 4-1 downto 0 );
  signal working_values_douta_net : std_logic_vector( 36-1 downto 0 );
  signal den0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  cos <= force_re_output_port_net;
  sin <= force_im_output_port_net;
  misco <= dmisc_q_net;
  delay_sync_q_net <= sync;
  en_op_net <= en;
  concatenate_y_net_x0 <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri_x9 
  port map (
    c => dcoeffs_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  cmult : entity xil_defaultlib.blast_module_v6_cordic_ddc_cmult 
  port map (
    a => working_values_doutb_net,
    b => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x1
  );
  outmux : entity xil_defaultlib.blast_module_v6_cordic_ddc_outmux 
  port map (
    sel => concatenate_y_net,
    d0 => reference_values_data_net,
    d1 => concat_y_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x1
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x17 
  port map (
    re => rotation_real_op_net,
    im => rotation_imag_op_net,
    c => concat_y_net
  );
  sel_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_sel_replicate 
  port map (
    in_x0 => dselect_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  count : entity xil_defaultlib.sysgen_counter_38765cb446 
  port map (
    clr => '0',
    rst => delay_sync_q_net,
    en => en_op_net,
    clk => clk_net,
    ce => ce_net,
    op => count_op_net
  );
  choice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 7,
    x_width => 9,
    y_width => 4
  )
  port map (
    x => count_op_net,
    y => choice_y_net
  );
  segment : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 8,
    x_width => 9,
    y_width => 1
  )
  port map (
    x => count_op_net,
    y => segment_y_net
  );
  offset : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 9,
    y_width => 4
  )
  port map (
    x => count_op_net,
    y => offset_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_35734442c1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => segment_y_net,
    in1 => offset_y_net,
    y => concat_y_net_x0
  );
  dconcat : entity xil_defaultlib.sysgen_delay_cc2aa6f398 
  port map (
    clr => '0',
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dconcat_q_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_e355fec26b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  select_x0 : entity xil_defaultlib.sysgen_relational_152d82e84a 
  port map (
    clr => '0',
    a => constant_op_net,
    b => choice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => select_op_net
  );
  dselect : entity xil_defaultlib.sysgen_delay_6ac8d69557 
  port map (
    clr => '0',
    d => select_op_net,
    clk => clk_net,
    ce => ce_net,
    q => dselect_q_net
  );
  reference_values : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 36,
    latency => 2,
    mem_init_file => "xpm_a54c85_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => dconcat_q_net,
    clk => clk_net,
    ce => ce_net,
    data => reference_values_data_net
  );
  doffset0 : entity xil_defaultlib.sysgen_delay_2989ec83f6 
  port map (
    clr => '0',
    d => offset_y_net,
    clk => clk_net,
    ce => ce_net,
    q => doffset0_q_net
  );
  doffset1 : entity xil_defaultlib.sysgen_delay_5073db0cd9 
  port map (
    clr => '0',
    d => offset_y_net,
    clk => clk_net,
    ce => ce_net,
    q => doffset1_q_net
  );
  working_values : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldpram_dist 
  generic map (
    addr_width => 4,
    c_address_width => 4,
    c_width => 36,
    core_name0 => "blast_module_v6_cordic_ddc_dist_mem_gen_i3",
    latency => 2
  )
  port map (
    ena => "1",
    enb => "1",
    addra => doffset1_q_net,
    dina => concatenate_y_net_x1,
    wea => den0_q_net,
    addrb => doffset0_q_net,
    a_clk => clk_net,
    a_ce => ce_net,
    b_clk => clk_net,
    b_ce => ce_net,
    douta => working_values_douta_net,
    doutb => working_values_doutb_net
  );
  rotation_real : entity xil_defaultlib.sysgen_constant_4ec9f28331 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => rotation_real_op_net
  );
  rotation_imag : entity xil_defaultlib.sysgen_constant_ebc38eb43d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => rotation_imag_op_net
  );
  dcoeffs : entity xil_defaultlib.sysgen_delay_e352aad9fe 
  port map (
    clr => '0',
    d => concatenate_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => dcoeffs_q_net
  );
  den0 : entity xil_defaultlib.sysgen_delay_9a5c2f3295 
  port map (
    clr => '0',
    d => en_op_net,
    clk => clk_net,
    ce => ce_net,
    q => den0_q_net
  );
  dmisc : entity xil_defaultlib.sysgen_delay_2bbd9af971 
  port map (
    clr => '0',
    d => concatenate_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x16 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x16;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x16 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal force_re_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  force_re_output_port_net_x0 <= re;
  force_im_output_port_net_x0 <= im;
  concat : entity xil_defaultlib.sysgen_concat_d7bc13a9b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x0,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_coeff_gen_x2 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 77-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 77-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_coeff_gen_x2;
architecture structural of blast_module_v6_cordic_ddc_coeff_gen_x2 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 77-1 downto 0 );
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 77-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal en_op_net : std_logic_vector( 1-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= dmisc_q_net;
  delay_sync_q_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  feedback_osc : entity xil_defaultlib.blast_module_v6_cordic_ddc_feedback_osc 
  port map (
    sync => delay_sync_q_net,
    en => en_op_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => force_re_output_port_net,
    sin => force_im_output_port_net,
    misco => dmisc_q_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x16 
  port map (
    re => force_re_output_port_net,
    im => force_im_output_port_net,
    c => concat_y_net
  );
  en : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => en_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_twiddle_x2 is
  port (
    ai : in std_logic_vector( 38-1 downto 0 );
    bi : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 38-1 downto 0 );
    bwo : out std_logic_vector( 40-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_twiddle_x2;
architecture structural of blast_module_v6_cordic_ddc_twiddle_x2 is 
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 39-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 39-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 77-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 39-1 downto 0 );
  signal dmisc_q_net_x1 : std_logic_vector( 77-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x2;
  bwo <= concatenate_y_net;
  sync_out <= slice2_y_net;
  reinterpret1_output_port_net <= ai;
  reinterpret1_output_port_net_x0 <= bi;
  delay_sync_q_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert_x4 
  port map (
    din => reinterpret1_output_port_net_x3,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_create_x2 
  port map (
    in1 => reinterpret1_output_port_net_x0,
    in2 => delay_sync_q_net,
    in3 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x5 
  port map (
    bus_in => dmisc_q_net_x1,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_expand1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand1_x1 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  bus_mult : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_mult_x1 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net,
    misci => reinterpret1_output_port_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x3,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity xil_defaultlib.blast_module_v6_cordic_ddc_coeff_gen_x2 
  port map (
    rst => delay_sync_q_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => dmisc_q_net_x1
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct/butterfly0_0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_butterfly0_0 is
  port (
    a : in std_logic_vector( 38-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw : out std_logic_vector( 38-1 downto 0 );
    a_bw_x0 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_butterfly0_0;
architecture structural of blast_module_v6_cordic_ddc_butterfly0_0 is 
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net_x3 : std_logic_vector( 42-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 88-1 downto 0 );
  signal concat_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 88-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 84-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 42-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw <= reinterpret2_output_port_net;
  a_bw_x0 <= reinterpret1_output_port_net_x3;
  of_x0 <= reinterpret1_output_port_net_x2;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  delay_sync_q_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_add_x1 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x3
  );
  bus_convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_convert_x3 
  port map (
    din => concatenate_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x8,
    overflow => concatenate_y_net_x7
  );
  bus_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_expand_x4 
  port map (
    bus_in => concatenate_y_net_x8,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x3
  );
  bus_norm0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm0_x1 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x6
  );
  bus_norm1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_norm1_x2 
  port map (
    din => concatenate_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  bus_relational : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_relational_x2 
  port map (
    a => constant_op_net,
    b => reinterpret_out_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x2
  );
  bus_scale : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_scale_x2 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x4
  );
  bus_sub : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus_sub_x1 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  munge : entity xil_defaultlib.blast_module_v6_cordic_ddc_munge_x2 
  port map (
    din => concatenate_y_net_x7,
    dout => reinterpret_out_output_port_net
  );
  mux : entity xil_defaultlib.blast_module_v6_cordic_ddc_mux_x2 
  port map (
    sel => concatenate_y_net_x1,
    d0 => concatenate_y_net_x6,
    d1 => concatenate_y_net_x5,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x2
  );
  shift_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_shift_replicate_x1 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x1
  );
  twiddle_x0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_twiddle_x2 
  port map (
    ai => reinterpret1_output_port_net,
    bi => reinterpret1_output_port_net_x0,
    sync_in => delay_sync_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x1,
    bwo => concatenate_y_net_x0,
    sync_out => slice2_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_5be87047c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net_x3,
    in1 => concatenate_y_net,
    y => concat_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_e355fec26b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  delay0 : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_direct
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_fft_direct is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    in00 : in std_logic_vector( 38-1 downto 0 );
    in01 : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    out00 : out std_logic_vector( 38-1 downto 0 );
    out01 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_fft_direct;
architecture structural of blast_module_v6_cordic_ddc_fft_direct is 
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 1-1 downto 0 );
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 38-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sync_out <= delay0_q_net;
  out00 <= reinterpret1_output_port_net_x2;
  out01 <= reinterpret1_output_port_net_x4;
  of_x0 <= reinterpret1_output_port_net_x6;
  delay_sync_q_net <= sync;
  slice_y_net <= shift;
  reinterpret1_output_port_net <= in00;
  reinterpret1_output_port_net_x0 <= in01;
  clk_net <= clk_1;
  ce_net <= ce_1;
  abus : entity xil_defaultlib.blast_module_v6_cordic_ddc_abus 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => reinterpret1_output_port_net_x1
  );
  adebus0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_adebus0_0 
  port map (
    bus_in => reinterpret2_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  bbus : entity xil_defaultlib.blast_module_v6_cordic_ddc_bbus 
  port map (
    in1 => reinterpret1_output_port_net_x0,
    bus_out => reinterpret1_output_port_net_x3
  );
  bdebus0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bdebus0_0 
  port map (
    bus_in => reinterpret1_output_port_net_x5,
    msb_lsb_out1 => reinterpret1_output_port_net_x4
  );
  butterfly0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_butterfly0_0 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x3,
    sync_in => delay_sync_q_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw => reinterpret2_output_port_net,
    a_bw_x0 => reinterpret1_output_port_net_x5,
    of_x0 => reinterpret1_output_port_net_x6,
    sync_out => delay0_q_net
  );
  slice0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => slice0_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/bus0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus0 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus0;
architecture structural of blast_module_v6_cordic_ddc_bus0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/bus1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bus1 is
  port (
    in1 : in std_logic_vector( 38-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bus1;
architecture structural of blast_module_v6_cordic_ddc_bus1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/debus0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus0 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus0;
architecture structural of blast_module_v6_cordic_ddc_debus0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/debus1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus1 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus1;
architecture structural of blast_module_v6_cordic_ddc_debus1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 38-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_fe3d7ae3bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 37,
    x_width => 38,
    y_width => 38
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/addr_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_addr_expand is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_out2 : out std_logic_vector( 9-1 downto 0 );
    lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_addr_expand;
architecture structural of blast_module_v6_cordic_ddc_addr_expand is 
  signal reinterpret2_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 18,
    y_width => 9
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 9,
    new_msb => 17,
    x_width => 18,
    y_width => 9
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/addr_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x43 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    in2 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x43;
architecture structural of blast_module_v6_cordic_ddc_bussify_x43 is 
  signal concatenate_y_net : std_logic_vector( 18-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_45e49ddae1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/addr_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_addr_replicate is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_addr_replicate;
architecture structural of blast_module_v6_cordic_ddc_addr_replicate is 
  signal concatenate_y_net : std_logic_vector( 18-1 downto 0 );
  signal map_mux_y_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  map_mux_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x43 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => map_mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => map_mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf0/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_addr_x0 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_out2 : out std_logic_vector( 9-1 downto 0 );
    lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_addr_x0;
architecture structural of blast_module_v6_cordic_ddc_debus_addr_x0 is 
  signal reinterpret2_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 9,
    new_msb => 17,
    x_width => 18,
    y_width => 9
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 18,
    y_width => 9
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf0/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_din is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 2-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_din;
architecture structural of blast_module_v6_cordic_ddc_debus_din is 
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 37,
    x_width => 38,
    y_width => 2
  )
  port map (
    x => ddin_q_net,
    y => slice2_y_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 38,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf0/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_we is
  port (
    bus_in : in std_logic_vector( 2-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_we;
architecture structural of blast_module_v6_cordic_ddc_debus_we is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= slice1_y_net;
  concatenate_y_net <= bus_in;
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf0/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_bussify is
  port (
    in1 : in std_logic_vector( 2-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_bussify;
architecture structural of blast_module_v6_cordic_ddc_din_bussify is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 2-1 downto 0 );
  signal bram1_data_out_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  bram0_data_out_net <= in1;
  bram1_data_out_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_03a1635507 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram1_data_out_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf0/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x44 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    in2 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x44;
architecture structural of blast_module_v6_cordic_ddc_bussify_x44 is 
  signal concatenate_y_net : std_logic_vector( 18-1 downto 0 );
  signal din1_0_q_net : std_logic_vector( 9-1 downto 0 );
  signal din1_1_q_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din1_0_q_net <= in1;
  din1_1_q_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_45e49ddae1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din1_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din1_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf0/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_rep_addr_x0 is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_rep_addr_x0;
architecture structural of blast_module_v6_cordic_ddc_rep_addr_x0 is 
  signal concatenate_y_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din1_0_q_net : std_logic_vector( 9-1 downto 0 );
  signal din1_1_q_net : std_logic_vector( 9-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x44 
  port map (
    in1 => din1_0_q_net,
    in2 => din1_1_q_net,
    bus_out => concatenate_y_net
  );
  din1_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_1_q_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din1_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf0/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x45 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x45;
architecture structural of blast_module_v6_cordic_ddc_bussify_x45 is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal din1_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din1_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din1_0_q_net <= in1;
  din1_1_q_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_8c73fb8a1a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din1_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din1_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf0/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_rep_we_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_rep_we_x0;
architecture structural of blast_module_v6_cordic_ddc_rep_we_x0 is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din1_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din1_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice2_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x45 
  port map (
    in1 => din1_0_q_net,
    in2 => din1_1_q_net,
    bus_out => concatenate_y_net
  );
  din1_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_1_q_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din1_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_buf0 is
  port (
    addr : in std_logic_vector( 9-1 downto 0 );
    din : in std_logic_vector( 38-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_buf0;
architecture structural of blast_module_v6_cordic_ddc_buf0 is 
  signal concatenate_y_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal delay_din0_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 2-1 downto 0 );
  signal bram1_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  reinterpret2_output_port_net <= addr;
  delay_din0_q_net <= din;
  slice2_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_addr_x0 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net
  );
  debus_din : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_din 
  port map (
    bus_in => ddin_q_net,
    msb_out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  debus_we : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_we 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => slice2_y_net_x0,
    lsb_out1 => slice1_y_net
  );
  din_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_bussify 
  port map (
    in1 => bram0_data_out_net,
    in2 => bram1_data_out_net,
    bus_out => concatenate_y_net_x1
  );
  rep_addr : entity xil_defaultlib.blast_module_v6_cordic_ddc_rep_addr_x0 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  rep_we : entity xil_defaultlib.blast_module_v6_cordic_ddc_rep_we_x0 
  port map (
    in_x0 => slice2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  bram1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"000000000000000000000000000000000000",
    latency => 2,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 18432,
    mem_type => "block",
    read_reset_val => "0",
    width => 36,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net,
    data_in => reinterpret1_output_port_net_x0,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram1_data_out_net
  );
  ddin : entity xil_defaultlib.sysgen_delay_2c26f652ea 
  port map (
    clr => '0',
    d => delay_din0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
  bram0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"00",
    latency => 2,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 1024,
    mem_type => "block",
    read_reset_val => "0",
    width => 2,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret2_output_port_net_x0,
    data_in => reinterpret2_output_port_net_x1,
    we => slice2_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf1/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_addr is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_out2 : out std_logic_vector( 9-1 downto 0 );
    lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_addr;
architecture structural of blast_module_v6_cordic_ddc_debus_addr is 
  signal reinterpret2_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 9,
    new_msb => 17,
    x_width => 18,
    y_width => 9
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 18,
    y_width => 9
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf1/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_din_x0 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 2-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_din_x0;
architecture structural of blast_module_v6_cordic_ddc_debus_din_x0 is 
  signal reinterpret2_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 37,
    x_width => 38,
    y_width => 2
  )
  port map (
    x => ddin_q_net,
    y => slice2_y_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 38,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf1/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_we_x0 is
  port (
    bus_in : in std_logic_vector( 2-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_we_x0;
architecture structural of blast_module_v6_cordic_ddc_debus_we_x0 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= slice1_y_net;
  concatenate_y_net <= bus_in;
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf1/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_din_bussify_x0 is
  port (
    in1 : in std_logic_vector( 2-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_din_bussify_x0;
architecture structural of blast_module_v6_cordic_ddc_din_bussify_x0 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 2-1 downto 0 );
  signal bram1_data_out_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  bram0_data_out_net <= in1;
  bram1_data_out_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_03a1635507 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e2aa35f44b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram1_data_out_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_73062a2566 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf1/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x35 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    in2 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x35;
architecture structural of blast_module_v6_cordic_ddc_bussify_x35 is 
  signal concatenate_y_net : std_logic_vector( 18-1 downto 0 );
  signal din1_0_q_net : std_logic_vector( 9-1 downto 0 );
  signal din1_1_q_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din1_0_q_net <= in1;
  din1_1_q_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_45e49ddae1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din1_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din1_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf1/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_rep_addr is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_rep_addr;
architecture structural of blast_module_v6_cordic_ddc_rep_addr is 
  signal concatenate_y_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din1_0_q_net : std_logic_vector( 9-1 downto 0 );
  signal din1_1_q_net : std_logic_vector( 9-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x35 
  port map (
    in1 => din1_0_q_net,
    in2 => din1_1_q_net,
    bus_out => concatenate_y_net
  );
  din1_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_1_q_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din1_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf1/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x36 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x36;
architecture structural of blast_module_v6_cordic_ddc_bussify_x36 is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal din1_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din1_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din1_0_q_net <= in1;
  din1_1_q_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_8c73fb8a1a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din1_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din1_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf1/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_rep_we is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_rep_we;
architecture structural of blast_module_v6_cordic_ddc_rep_we is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din1_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din1_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice1_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x36 
  port map (
    in1 => din1_0_q_net,
    in2 => din1_1_q_net,
    bus_out => concatenate_y_net
  );
  din1_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_1_q_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din1_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/buf1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_buf1 is
  port (
    addr : in std_logic_vector( 9-1 downto 0 );
    din : in std_logic_vector( 38-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_buf1;
architecture structural of blast_module_v6_cordic_ddc_buf1 is 
  signal concatenate_y_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal delay_din1_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 2-1 downto 0 );
  signal bram1_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  reinterpret1_output_port_net <= addr;
  delay_din1_q_net <= din;
  slice1_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_addr 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  debus_din : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_din_x0 
  port map (
    bus_in => ddin_q_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  debus_we : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_we_x0 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => slice1_y_net_x0
  );
  din_bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_din_bussify_x0 
  port map (
    in1 => bram0_data_out_net,
    in2 => bram1_data_out_net,
    bus_out => concatenate_y_net_x1
  );
  rep_addr : entity xil_defaultlib.blast_module_v6_cordic_ddc_rep_addr 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  rep_we : entity xil_defaultlib.blast_module_v6_cordic_ddc_rep_we 
  port map (
    in_x0 => slice1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  bram1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"000000000000000000000000000000000000",
    latency => 2,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 18432,
    mem_type => "block",
    read_reset_val => "0",
    width => 36,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x0,
    data_in => reinterpret1_output_port_net_x1,
    we => slice1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data_out => bram1_data_out_net
  );
  ddin : entity xil_defaultlib.sysgen_delay_2c26f652ea 
  port map (
    clr => '0',
    d => delay_din1_q_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
  bram0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"00",
    latency => 2,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 1024,
    mem_type => "block",
    read_reset_val => "0",
    width => 2,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret2_output_port_net,
    data_in => reinterpret2_output_port_net_x0,
    we => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/current_map/B_bussify0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_b_bussify0 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_b_bussify0;
architecture structural of blast_module_v6_cordic_ddc_b_bussify0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal bram0_0_doutb_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_0_doutb_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_0_doutb_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/current_map/debus_addra0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_addra0 is
  port (
    bus_in : in std_logic_vector( 9-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_addra0;
architecture structural of blast_module_v6_cordic_ddc_debus_addra0 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/current_map/debus_addrb0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_addrb0 is
  port (
    bus_in : in std_logic_vector( 9-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_addrb0;
architecture structural of blast_module_v6_cordic_ddc_debus_addrb0 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/current_map/debus_dina0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_dina0 is
  port (
    bus_in : in std_logic_vector( 9-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_dina0;
architecture structural of blast_module_v6_cordic_ddc_debus_dina0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal ddina0_q_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddina0_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => ddina0_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/current_map/debus_dinb0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_dinb0 is
  port (
    bus_in : in std_logic_vector( 9-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_dinb0;
architecture structural of blast_module_v6_cordic_ddc_debus_dinb0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal ddinb0_q_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddinb0_q_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => ddinb0_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/current_map/debus_wea0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_wea0 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_wea0;
architecture structural of blast_module_v6_cordic_ddc_debus_wea0 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/current_map/debus_web0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_debus_web0 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_debus_web0;
architecture structural of blast_module_v6_cordic_ddc_debus_web0 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/current_map/rep_addra0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x38 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x38;
architecture structural of blast_module_v6_cordic_ddc_bussify_x38 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal din3_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din3_0_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din3_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/current_map/rep_addra0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_rep_addra0 is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_rep_addra0;
architecture structural of blast_module_v6_cordic_ddc_rep_addra0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal alsbs_slice_y_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din3_0_q_net : std_logic_vector( 9-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
  signal din1_0_q_net : std_logic_vector( 9-1 downto 0 );
  signal din2_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  alsbs_slice_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x38 
  port map (
    in1 => din3_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity xil_defaultlib.sysgen_delay_327c0b5204 
  port map (
    clr => '0',
    d => alsbs_slice_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din1_0 : entity xil_defaultlib.sysgen_delay_327c0b5204 
  port map (
    clr => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_0_q_net
  );
  din2_0 : entity xil_defaultlib.sysgen_delay_327c0b5204 
  port map (
    clr => '0',
    d => din1_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din2_0_q_net
  );
  din3_0 : entity xil_defaultlib.sysgen_delay_327c0b5204 
  port map (
    clr => '0',
    d => din2_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din3_0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/current_map/rep_addrb0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x37 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x37;
architecture structural of blast_module_v6_cordic_ddc_bussify_x37 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal blsbs_slice_y_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  blsbs_slice_y_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e5bdd939b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => blsbs_slice_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/current_map/rep_addrb0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_rep_addrb0 is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    out_x0 : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_rep_addrb0;
architecture structural of blast_module_v6_cordic_ddc_rep_addrb0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal blsbs_slice_y_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  blsbs_slice_y_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x37 
  port map (
    in1 => blsbs_slice_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/current_map/rep_wea0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x39 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x39;
architecture structural of blast_module_v6_cordic_ddc_bussify_x39 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din3_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din3_0_q_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din3_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/current_map/rep_wea0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_rep_wea0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_rep_wea0;
architecture structural of blast_module_v6_cordic_ddc_rep_wea0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal den_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din3_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din1_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din2_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  den_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x39 
  port map (
    in1 => din3_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => den_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din1_0 : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_0_q_net
  );
  din2_0 : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => din1_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din2_0_q_net
  );
  din3_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => din2_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din3_0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/current_map/rep_web0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x40 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x40;
architecture structural of blast_module_v6_cordic_ddc_bussify_x40 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal never_op_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  never_op_net <= in1;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => never_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/current_map/rep_web0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_rep_web0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_rep_web0;
architecture structural of blast_module_v6_cordic_ddc_rep_web0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal never_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  never_op_net <= in_x0;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x40 
  port map (
    in1 => never_op_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/current_map
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_current_map is
  port (
    addra : in std_logic_vector( 9-1 downto 0 );
    dina : in std_logic_vector( 9-1 downto 0 );
    wea : in std_logic_vector( 1-1 downto 0 );
    addrb : in std_logic_vector( 9-1 downto 0 );
    dinb : in std_logic_vector( 9-1 downto 0 );
    web : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    b : out std_logic_vector( 9-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_current_map;
architecture structural of blast_module_v6_cordic_ddc_current_map is 
  signal reinterpret1_output_port_net_x7 : std_logic_vector( 9-1 downto 0 );
  signal daddr1_q_net : std_logic_vector( 9-1 downto 0 );
  signal dnew_map_q_net : std_logic_vector( 9-1 downto 0 );
  signal den_q_net : std_logic_vector( 1-1 downto 0 );
  signal daddr0_q_net : std_logic_vector( 9-1 downto 0 );
  signal blank_op_net : std_logic_vector( 9-1 downto 0 );
  signal never_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal bram0_0_doutb_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 9-1 downto 0 );
  signal ddina0_q_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 9-1 downto 0 );
  signal ddinb0_q_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal alsbs_slice_y_net : std_logic_vector( 9-1 downto 0 );
  signal blsbs_slice_y_net : std_logic_vector( 9-1 downto 0 );
  signal bram0_0_douta_net : std_logic_vector( 9-1 downto 0 );
begin
  b <= reinterpret1_output_port_net_x7;
  daddr1_q_net <= addra;
  dnew_map_q_net <= dina;
  den_q_net <= wea;
  daddr0_q_net <= addrb;
  blank_op_net <= dinb;
  never_op_net <= web;
  clk_net <= clk_1;
  ce_net <= ce_1;
  b_bussify0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_b_bussify0 
  port map (
    in1 => bram0_0_doutb_net,
    bus_out => reinterpret1_output_port_net_x7
  );
  debus_addra0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_addra0 
  port map (
    bus_in => reinterpret1_output_port_net_x1,
    msb_lsb_out1 => reinterpret1_output_port_net_x5
  );
  debus_addrb0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_addrb0 
  port map (
    bus_in => reinterpret1_output_port_net_x6,
    msb_lsb_out1 => reinterpret1_output_port_net_x4
  );
  debus_dina0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_dina0 
  port map (
    bus_in => ddina0_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x3
  );
  debus_dinb0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_dinb0 
  port map (
    bus_in => ddinb0_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  debus_wea0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_wea0 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_lsb_out1 => slice1_y_net_x0
  );
  debus_web0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus_web0 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => slice1_y_net
  );
  rep_addra0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_rep_addra0 
  port map (
    in_x0 => alsbs_slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x1
  );
  rep_addrb0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_rep_addrb0 
  port map (
    in_x0 => blsbs_slice_y_net,
    out_x0 => reinterpret1_output_port_net_x6
  );
  rep_wea0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_rep_wea0 
  port map (
    in_x0 => den_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x0
  );
  rep_web0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_rep_web0 
  port map (
    in_x0 => never_op_net,
    out_x0 => reinterpret1_output_port_net
  );
  blsbs_slice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => daddr0_q_net,
    y => blsbs_slice_y_net
  );
  alsbs_slice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => daddr1_q_net,
    y => alsbs_slice_y_net
  );
  ddina0 : entity xil_defaultlib.sysgen_delay_0e9d4f0b35 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => dnew_map_q_net,
    q => ddina0_q_net
  );
  ddinb0 : entity xil_defaultlib.sysgen_delay_0e9d4f0b35 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => blank_op_net,
    q => ddinb0_q_net
  );
  bram0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xltdpram 
  generic map (
    addr_width_b => 9,
    clocking_mode => "common_clock",
    data_width_b => 9,
    latency => 2,
    mem_init_file => "xpm_b42cce_vivado.mem",
    mem_size => 4608,
    mem_type => "block",
    read_reset_a => "0",
    read_reset_b => "0",
    width => 9,
    width_addr => 9,
    write_mode_a => "read_first",
    write_mode_b => "read_first"
  )
  port map (
    ena => "1",
    enb => "1",
    rsta => "0",
    rstb => "0",
    addra => reinterpret1_output_port_net_x5,
    dina => reinterpret1_output_port_net_x3,
    wea => slice1_y_net_x0,
    addrb => reinterpret1_output_port_net_x4,
    dinb => reinterpret1_output_port_net_x2,
    web => slice1_y_net,
    a_clk => clk_net,
    a_ce => ce_net,
    b_clk => clk_net,
    b_ce => ce_net,
    douta => bram0_0_douta_net,
    doutb => bram0_0_doutb_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/edge_detect
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_edge_detect is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_edge_detect;
architecture structural of blast_module_v6_cordic_ddc_edge_detect is 
  signal edge_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal msb_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= edge_op_y_net;
  msb_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => msb_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => msb_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  edge_op : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => delay_q_net,
    y => edge_op_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/sync_delay_en
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sync_delay_en is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sync_delay_en;
architecture structural of blast_module_v6_cordic_ddc_sync_delay_en is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal pre_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal or_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 10-1 downto 0 );
  signal logical2_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  pre_sync_delay_q_net <= in_x0;
  or_y_net <= en;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_4cb898ecf5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_a0072b94e0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_3b37f35939 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i16",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    rst => "0",
    clr => '0',
    load => pre_sync_delay_q_net,
    din => constant2_op_net,
    en => logical2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => pre_sync_delay_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => logical_y_net,
    d1 => or_y_net,
    y => logical1_y_net
  );
  logical2 : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => pre_sync_delay_q_net,
    d1 => logical1_y_net,
    y => logical2_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_d6387abb0b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => pre_sync_delay_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity xil_defaultlib.sysgen_relational_6f35be9cee 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_08159b4dc0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/we_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_we_expand is
  port (
    bus_in : in std_logic_vector( 2-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_we_expand;
architecture structural of blast_module_v6_cordic_ddc_we_expand is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= slice1_y_net;
  concatenate_y_net <= bus_in;
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/we_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bussify_x42 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bussify_x42;
architecture structural of blast_module_v6_cordic_ddc_bussify_x42 is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity xil_defaultlib.sysgen_concat_8c73fb8a1a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_3558caabac 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder/we_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_we_replicate is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 2-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_we_replicate;
architecture structural of blast_module_v6_cordic_ddc_we_replicate is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  delay_we2_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify : entity xil_defaultlib.blast_module_v6_cordic_ddc_bussify_x42 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_we2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_we2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/reorder
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_reorder is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    din0 : in std_logic_vector( 38-1 downto 0 );
    din1 : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    dout0 : out std_logic_vector( 38-1 downto 0 );
    dout1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_reorder;
architecture structural of blast_module_v6_cordic_ddc_reorder is 
  signal post_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal dly_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal en_op_net : std_logic_vector( 1-1 downto 0 );
  signal dly_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux21_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 9-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal map_mux_y_net : std_logic_vector( 9-1 downto 0 );
  signal delay_din0_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay_din1_q_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal daddr1_q_net : std_logic_vector( 9-1 downto 0 );
  signal dnew_map_q_net : std_logic_vector( 9-1 downto 0 );
  signal den_q_net : std_logic_vector( 1-1 downto 0 );
  signal daddr0_q_net : std_logic_vector( 9-1 downto 0 );
  signal blank_op_net : std_logic_vector( 9-1 downto 0 );
  signal never_op_net : std_logic_vector( 1-1 downto 0 );
  signal edge_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal msb_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal pre_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal or_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_we0_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
  signal dsync_q_net : std_logic_vector( 1-1 downto 0 );
  signal map_src_q_net : std_logic_vector( 1-1 downto 0 );
  signal dmap_src_q_net : std_logic_vector( 1-1 downto 0 );
  signal map_mod_data_net : std_logic_vector( 9-1 downto 0 );
begin
  sync_out <= post_sync_delay_q_net;
  dout0 <= concatenate_y_net_x1;
  dout1 <= concatenate_y_net_x0;
  dly_q_net_x0 <= sync;
  en_op_net <= en;
  dly_q_net <= din0;
  mux21_y_net <= din1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_addr_expand 
  port map (
    bus_in => concatenate_y_net_x2,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  addr_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_addr_replicate 
  port map (
    in_x0 => map_mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x2
  );
  buf0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_buf0 
  port map (
    addr => reinterpret2_output_port_net,
    din => delay_din0_q_net,
    we => slice2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x1
  );
  buf1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_buf1 
  port map (
    addr => reinterpret1_output_port_net_x1,
    din => delay_din1_q_net,
    we => slice1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0
  );
  current_map : entity xil_defaultlib.blast_module_v6_cordic_ddc_current_map 
  port map (
    addra => daddr1_q_net,
    dina => dnew_map_q_net,
    wea => den_q_net,
    addrb => daddr0_q_net,
    dinb => blank_op_net,
    web => never_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    b => reinterpret1_output_port_net
  );
  edge_detect : entity xil_defaultlib.blast_module_v6_cordic_ddc_edge_detect 
  port map (
    in_x0 => msb_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => edge_op_y_net
  );
  sync_delay_en_x0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_sync_delay_en 
  port map (
    in_x0 => pre_sync_delay_q_net,
    en => or_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  we_expand : entity xil_defaultlib.blast_module_v6_cordic_ddc_we_expand 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => slice1_y_net
  );
  we_replicate : entity xil_defaultlib.blast_module_v6_cordic_ddc_we_replicate 
  port map (
    in_x0 => delay_we2_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  delay_we0 : entity xil_defaultlib.sysgen_delay_40e0a86879 
  port map (
    clr => '0',
    d => en_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_we0_q_net
  );
  delay_we2 : entity xil_defaultlib.sysgen_delay_ec46aaf929 
  port map (
    clr => '0',
    d => en_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_we2_q_net
  );
  pre_sync_delay : entity xil_defaultlib.sysgen_delay_40e0a86879 
  port map (
    clr => '0',
    d => dly_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => pre_sync_delay_q_net
  );
  or_x0 : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => pre_sync_delay_q_net,
    d1 => delay_we0_q_net,
    y => or_y_net
  );
  post_sync_delay : entity xil_defaultlib.sysgen_delay_ec46aaf929 
  port map (
    clr => '0',
    d => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => post_sync_delay_q_net
  );
  delay_din0 : entity xil_defaultlib.sysgen_delay_705a67e11d 
  port map (
    clr => '0',
    d => dly_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_din0_q_net
  );
  delay_din1 : entity xil_defaultlib.sysgen_delay_705a67e11d 
  port map (
    clr => '0',
    d => mux21_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_din1_q_net
  );
  counter : entity xil_defaultlib.sysgen_counter_38765cb446 
  port map (
    clr => '0',
    rst => dly_q_net_x0,
    en => en_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  dsync : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => dly_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dsync_q_net
  );
  msb : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 8,
    x_width => 9,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => msb_y_net
  );
  map_src : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    d => edge_op_y_net,
    rst => dsync_q_net,
    en => edge_op_y_net,
    clk => clk_net,
    ce => ce_net,
    q => map_src_q_net
  );
  dmap_src : entity xil_defaultlib.sysgen_delay_0b48dbb765 
  port map (
    clr => '0',
    d => map_src_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dmap_src_q_net
  );
  map_mux : entity xil_defaultlib.sysgen_mux_13e0f55278 
  port map (
    clr => '0',
    sel => dmap_src_q_net,
    d0 => daddr1_q_net,
    d1 => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    y => map_mux_y_net
  );
  daddr0 : entity xil_defaultlib.sysgen_delay_327c0b5204 
  port map (
    clr => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => daddr0_q_net
  );
  blank : entity xil_defaultlib.sysgen_constant_cb89977908 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => blank_op_net
  );
  never : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => never_op_net
  );
  den : entity xil_defaultlib.sysgen_delay_8ed0eef107 
  port map (
    clr => '0',
    d => en_op_net,
    clk => clk_net,
    ce => ce_net,
    q => den_q_net
  );
  daddr1 : entity xil_defaultlib.sysgen_delay_159c419628 
  port map (
    clr => '0',
    d => daddr0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => daddr1_q_net
  );
  map_mod : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 9,
    latency => 2,
    mem_init_file => "xpm_8739c2_vivado.mem",
    mem_size => 4608,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => map_mux_y_net,
    clk => clk_net,
    ce => ce_net,
    data => map_mod_data_net
  );
  dnew_map : entity xil_defaultlib.sysgen_delay_327c0b5204 
  port map (
    clr => '0',
    d => map_mod_data_net,
    clk => clk_net,
    ce => ce_net,
    q => dnew_map_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/square_transposer/barrel_switcher
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_barrel_switcher is
  port (
    sel : in std_logic_vector( 1-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    in1 : in std_logic_vector( 38-1 downto 0 );
    in2 : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    out1 : out std_logic_vector( 38-1 downto 0 );
    out2 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_barrel_switcher;
architecture structural of blast_module_v6_cordic_ddc_barrel_switcher is 
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal mux11_y_net : std_logic_vector( 38-1 downto 0 );
  signal mux21_y_net : std_logic_vector( 38-1 downto 0 );
  signal counter_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal dly_q_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sync_out <= delay_sync_q_net;
  out1 <= mux11_y_net;
  out2 <= mux21_y_net;
  counter_op_net <= sel;
  delay0_q_net <= sync_in;
  reinterpret1_output_port_net <= in1;
  dly_q_net <= in2;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_sync : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => delay0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_sync_q_net
  );
  mux11 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net,
    d1 => dly_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux11_y_net
  );
  mux21 : entity xil_defaultlib.sysgen_mux_3e4923468f 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => dly_q_net,
    d1 => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    y => mux21_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/square_transposer/db0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_db0 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_db0;
architecture structural of blast_module_v6_cordic_ddc_db0 is 
  signal dly_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux11_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= dly_q_net;
  mux11_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  dly : entity xil_defaultlib.sysgen_delay_3f2b5fe94e 
  port map (
    clr => '0',
    d => mux11_y_net,
    clk => clk_net,
    ce => ce_net,
    q => dly_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/square_transposer/df1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_df1 is
  port (
    din : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_df1;
architecture structural of blast_module_v6_cordic_ddc_df1 is 
  signal dly_q_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= dly_q_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  dly : entity xil_defaultlib.sysgen_delay_3f2b5fe94e 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dly_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/square_transposer/dsync
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_dsync is
  port (
    din : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_dsync;
architecture structural of blast_module_v6_cordic_ddc_dsync is 
  signal dly_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= dly_q_net;
  delay_sync_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  dly : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => delay_sync_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dly_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler/square_transposer
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_square_transposer is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    in0 : in std_logic_vector( 38-1 downto 0 );
    in1 : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    out0 : out std_logic_vector( 38-1 downto 0 );
    out1 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_square_transposer;
architecture structural of blast_module_v6_cordic_ddc_square_transposer is 
  signal dly_q_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal dly_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux21_y_net : std_logic_vector( 38-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal mux11_y_net : std_logic_vector( 38-1 downto 0 );
  signal counter_op_net : std_logic_vector( 1-1 downto 0 );
  signal dly_q_net_x0 : std_logic_vector( 38-1 downto 0 );
begin
  sync_out <= dly_q_net_x1;
  out0 <= dly_q_net;
  out1 <= mux21_y_net;
  delay0_q_net <= sync;
  reinterpret1_output_port_net <= in0;
  reinterpret1_output_port_net_x0 <= in1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  barrel_switcher : entity xil_defaultlib.blast_module_v6_cordic_ddc_barrel_switcher 
  port map (
    sel => counter_op_net,
    sync_in => delay0_q_net,
    in1 => reinterpret1_output_port_net,
    in2 => dly_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => delay_sync_q_net,
    out1 => mux11_y_net,
    out2 => mux21_y_net
  );
  db0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_db0 
  port map (
    din => mux11_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => dly_q_net
  );
  df1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_df1 
  port map (
    din => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => dly_q_net_x0
  );
  dsync : entity xil_defaultlib.blast_module_v6_cordic_ddc_dsync 
  port map (
    din => delay_sync_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => dly_q_net_x1
  );
  counter : entity xil_defaultlib.sysgen_counter_a48de03c72 
  port map (
    clr => '0',
    rst => delay0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft/fft_unscrambler
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_fft_unscrambler is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    in00 : in std_logic_vector( 38-1 downto 0 );
    in01 : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    out00 : out std_logic_vector( 38-1 downto 0 );
    out01 : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_fft_unscrambler;
architecture structural of blast_module_v6_cordic_ddc_fft_unscrambler is 
  signal post_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 38-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal dly_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal en_op_net : std_logic_vector( 1-1 downto 0 );
  signal dly_q_net : std_logic_vector( 38-1 downto 0 );
  signal mux21_y_net : std_logic_vector( 38-1 downto 0 );
begin
  sync_out <= post_sync_delay_q_net;
  out00 <= reinterpret1_output_port_net_x3;
  out01 <= reinterpret1_output_port_net_x4;
  delay0_q_net <= sync;
  reinterpret1_output_port_net <= in00;
  reinterpret1_output_port_net_x0 <= in01;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus0 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => reinterpret1_output_port_net_x1
  );
  bus1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_bus1 
  port map (
    in1 => reinterpret1_output_port_net_x0,
    bus_out => reinterpret1_output_port_net_x2
  );
  debus0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus0 
  port map (
    bus_in => concatenate_y_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x3
  );
  debus1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_debus1 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_lsb_out1 => reinterpret1_output_port_net_x4
  );
  reorder : entity xil_defaultlib.blast_module_v6_cordic_ddc_reorder 
  port map (
    sync => dly_q_net_x0,
    en => en_op_net,
    din0 => dly_q_net,
    din1 => mux21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => post_sync_delay_q_net,
    dout0 => concatenate_y_net,
    dout1 => concatenate_y_net_x0
  );
  square_transposer : entity xil_defaultlib.blast_module_v6_cordic_ddc_square_transposer 
  port map (
    sync => delay0_q_net,
    in0 => reinterpret1_output_port_net_x1,
    in1 => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => dly_q_net_x0,
    out0 => dly_q_net,
    out1 => mux21_y_net
  );
  en : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => en_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/fft
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_fft is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 10-1 downto 0 );
    in00 : in std_logic_vector( 36-1 downto 0 );
    in01 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    out00 : out std_logic_vector( 38-1 downto 0 );
    out01 : out std_logic_vector( 38-1 downto 0 );
    of_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_fft;
architecture structural of blast_module_v6_cordic_ddc_fft is 
  signal post_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 38-1 downto 0 );
  signal of_or_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal fft_shift_net : std_logic_vector( 10-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sync_out <= post_sync_delay_q_net;
  out00 <= reinterpret1_output_port_net_x4;
  out01 <= reinterpret1_output_port_net_x5;
  of_x0 <= of_or_y_net;
  delay1_q_net <= sync;
  fft_shift_net <= shift;
  concat_y_net <= in00;
  concat_y_net_x0 <= in01;
  clk_net <= clk_1;
  ce_net <= ce_1;
  fft_biplex : entity xil_defaultlib.blast_module_v6_cordic_ddc_fft_biplex 
  port map (
    sync => delay1_q_net,
    shift => fft_shift_net,
    pol00_in => concat_y_net,
    pol01_in => concat_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => delay_sync_q_net,
    pol00_out => reinterpret1_output_port_net,
    pol01_out => reinterpret1_output_port_net_x0,
    of_x0 => logical1_y_net
  );
  fft_direct : entity xil_defaultlib.blast_module_v6_cordic_ddc_fft_direct 
  port map (
    sync => delay_sync_q_net,
    shift => slice_y_net,
    in00 => reinterpret1_output_port_net,
    in01 => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => delay0_q_net,
    out00 => reinterpret1_output_port_net_x1,
    out01 => reinterpret1_output_port_net_x2,
    of_x0 => reinterpret1_output_port_net_x3
  );
  fft_unscrambler : entity xil_defaultlib.blast_module_v6_cordic_ddc_fft_unscrambler 
  port map (
    sync => delay0_q_net,
    in00 => reinterpret1_output_port_net_x1,
    in01 => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => post_sync_delay_q_net,
    out00 => reinterpret1_output_port_net_x4,
    out01 => reinterpret1_output_port_net_x5
  );
  of_or : entity xil_defaultlib.sysgen_logical_ba8a1ff382 
  port map (
    clr => '0',
    d0 => reinterpret1_output_port_net_x3,
    d1 => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    y => of_or_y_net
  );
  slice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 9,
    new_msb => 9,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => fft_shift_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pol1_in1_coeffs is
  port (
    din : in std_logic_vector( 32-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pol1_in1_coeffs;
architecture structural of blast_module_v6_cordic_ddc_pol1_in1_coeffs is 
  signal delay1_q_net : std_logic_vector( 32-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 72-1 downto 0 );
  signal register0_q_net : std_logic_vector( 32-1 downto 0 );
  signal edge_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 9-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 9-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 9-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 9-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  sync_out <= delay_q_net;
  coeff <= register_q_net;
  register0_q_net <= din;
  edge_op_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_b2d8c05730 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 9
  )
  port map (
    en => "1",
    clr => '0',
    rst => edge_op_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => edge_op_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 32
  )
  port map (
    en => '1',
    rst => '0',
    d => register0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_f133f0_vivado.mem",
    mem_size => 9216,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_65b62b_vivado.mem",
    mem_size => 9216,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  register_x0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlregister 
  generic map (
    d_width => 72,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  rom3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_3dec81_vivado.mem",
    mem_size => 9216,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  fan_delay4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  rom4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_9c9994_vivado.mem",
    mem_size => 9216,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri_x5 is
  port (
    c : in std_logic_vector( 32-1 downto 0 );
    re : out std_logic_vector( 16-1 downto 0 );
    im : out std_logic_vector( 16-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri_x5;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri_x5 is 
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 32-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 16-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 15,
    x_width => 32,
    y_width => 16
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 16,
    new_msb => 31,
    x_width => 32,
    y_width => 16
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay_bram_x3 is
  port (
    din : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay_bram_x3;
architecture structural of blast_module_v6_cordic_ddc_delay_bram_x3 is 
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  dout <= ram_data_out_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_80c0c8d612 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"00000000000000000000000000000000",
    latency => 2,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 16384,
    mem_type => "block",
    read_reset_val => "0",
    width => 32,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x9 is
  port (
    re : in std_logic_vector( 34-1 downto 0 );
    im : in std_logic_vector( 34-1 downto 0 );
    c : out std_logic_vector( 68-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x9;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x9 is 
  signal concat_y_net : std_logic_vector( 68-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 34-1 downto 0 );
  signal mult_p_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 34-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_67b7c5a88a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5ca878ee54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_5ca878ee54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_first_tap/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sync_delay_x3 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sync_delay_x3;
architecture structural of blast_module_v6_cordic_ddc_sync_delay_x3 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 10-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_4cb898ecf5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_a0072b94e0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_3b37f35939 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i16",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    rst => "0",
    clr => '0',
    load => delay_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => delay_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_d6387abb0b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => delay_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity xil_defaultlib.sysgen_relational_6f35be9cee 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_08159b4dc0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pol1_in1_first_tap is
  port (
    din : in std_logic_vector( 32-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 68-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pol1_in1_first_tap;
architecture structural of blast_module_v6_cordic_ddc_pol1_in1_first_tap is 
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 68-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 32-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 34-1 downto 0 );
  signal mult_p_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= ram_data_out_net;
  sync_out <= mux_y_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri_x5 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay_bram_x3 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x9 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  sync_delay_x2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_sync_delay_x3 
  port map (
    in_x0 => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_b9b17031da 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_b9b17031da 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri_x6 is
  port (
    c : in std_logic_vector( 32-1 downto 0 );
    re : out std_logic_vector( 16-1 downto 0 );
    im : out std_logic_vector( 16-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri_x6;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri_x6 is 
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 16-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  ram_data_out_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 15,
    x_width => 32,
    y_width => 16
  )
  port map (
    x => ram_data_out_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 16,
    new_msb => 31,
    x_width => 32,
    y_width => 16
  )
  port map (
    x => ram_data_out_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_adder_tree1 is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    din1 : in std_logic_vector( 34-1 downto 0 );
    din2 : in std_logic_vector( 34-1 downto 0 );
    din3 : in std_logic_vector( 34-1 downto 0 );
    din4 : in std_logic_vector( 34-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    dout : out std_logic_vector( 34-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_adder_tree1;
architecture structural of blast_module_v6_cordic_ddc_adder_tree1 is 
  signal sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 34-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr2_s_net : std_logic_vector( 34-1 downto 0 );
  signal addr1_s_net : std_logic_vector( 34-1 downto 0 );
begin
  sync_out <= sync_delay_q_net;
  dout <= addr3_s_net;
  delay_q_net <= sync;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 34,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 34,
    c_has_c_out => 0,
    c_latency => 2,
    c_output_width => 35,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i1",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 35,
    latency => 3,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 32,
    s_width => 34
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 34,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 34,
    c_has_c_out => 0,
    c_latency => 2,
    c_output_width => 35,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i1",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 35,
    latency => 3,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 32,
    s_width => 34
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 34,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 34,
    c_has_c_out => 0,
    c_latency => 2,
    c_output_width => 35,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i1",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 35,
    latency => 3,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 32,
    s_width => 34
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  sync_delay_x2 : entity xil_defaultlib.sysgen_delay_6ac8d69557 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => sync_delay_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_adder_tree2 is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    din1 : in std_logic_vector( 34-1 downto 0 );
    din2 : in std_logic_vector( 34-1 downto 0 );
    din3 : in std_logic_vector( 34-1 downto 0 );
    din4 : in std_logic_vector( 34-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 34-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_adder_tree2;
architecture structural of blast_module_v6_cordic_ddc_adder_tree2 is 
  signal addr3_s_net : std_logic_vector( 34-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr2_s_net : std_logic_vector( 34-1 downto 0 );
  signal addr1_s_net : std_logic_vector( 34-1 downto 0 );
begin
  dout <= addr3_s_net;
  delay_q_net <= sync;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 34,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 34,
    c_has_c_out => 0,
    c_latency => 2,
    c_output_width => 35,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i1",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 35,
    latency => 3,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 32,
    s_width => 34
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 34,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 34,
    c_has_c_out => 0,
    c_latency => 2,
    c_output_width => 35,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i1",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 35,
    latency => 3,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 32,
    s_width => 34
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 34,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 34,
    c_has_c_out => 0,
    c_latency => 2,
    c_output_width => 35,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i1",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 35,
    latency => 3,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 32,
    s_width => 34
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x10 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x10;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x10 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_d7bc13a9b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pfb_add_tree is
  port (
    din : in std_logic_vector( 272-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pfb_add_tree;
architecture structural of blast_module_v6_cordic_ddc_pfb_add_tree is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 272-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal addr3_s_net_x0 : std_logic_vector( 34-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 34-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 34-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 34-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 34-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 34-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 34-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 34-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 34-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 34-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 34-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 34-1 downto 0 );
begin
  dout <= concat_y_net;
  sync_out <= delay1_q_net;
  concat_y_net_x0 <= din;
  delay_q_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_adder_tree1 
  port map (
    sync => delay_q_net,
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => sync_delay_q_net,
    dout => addr3_s_net_x0
  );
  adder_tree2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_adder_tree2 
  port map (
    sync => delay_q_net,
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr3_s_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x10 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_6e120e04f8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_6e120e04f8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_6e120e04f8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_6e120e04f8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 238,
    new_msb => 271,
    x_width => 272,
    y_width => 34
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 204,
    new_msb => 237,
    x_width => 272,
    y_width => 34
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 170,
    new_msb => 203,
    x_width => 272,
    y_width => 34
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 136,
    new_msb => 169,
    x_width => 272,
    y_width => 34
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  convert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 33,
    din_width => 34,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 3,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 33,
    din_width => 34,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 3,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => sync_delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_ca499f91c2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr3_s_net_x0,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_ca499f91c2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr3_s_net,
    op => scale2_op_net
  );
  slice2_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 102,
    new_msb => 135,
    x_width => 272,
    y_width => 34
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_6e120e04f8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  slice2_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 68,
    new_msb => 101,
    x_width => 272,
    y_width => 34
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_6e120e04f8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  slice3_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 67,
    x_width => 272,
    y_width => 34
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_6e120e04f8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  slice3_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 33,
    x_width => 272,
    y_width => 34
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_6e120e04f8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x8 is
  port (
    re : in std_logic_vector( 34-1 downto 0 );
    im : in std_logic_vector( 34-1 downto 0 );
    c : out std_logic_vector( 68-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x8;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x8 is 
  signal concat_y_net : std_logic_vector( 68-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 34-1 downto 0 );
  signal mult_p_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 34-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_67b7c5a88a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5ca878ee54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_5ca878ee54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pol1_in1_last_tap is
  port (
    din : in std_logic_vector( 32-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 204-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pol1_in1_last_tap;
architecture structural of blast_module_v6_cordic_ddc_pol1_in1_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 204-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net : std_logic_vector( 272-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 68-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 34-1 downto 0 );
  signal mult_p_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  sync_out <= delay1_q_net;
  ram_data_out_net <= din;
  mux_y_net <= sync;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri_x6 
  port map (
    c => ram_data_out_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.blast_module_v6_cordic_ddc_pfb_add_tree 
  port map (
    din => concat_y_net,
    sync => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0,
    sync_out => delay1_q_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x8 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_a10c771707 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  delay : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_b9b17031da 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_b9b17031da 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri_x1 is
  port (
    c : in std_logic_vector( 32-1 downto 0 );
    re : out std_logic_vector( 16-1 downto 0 );
    im : out std_logic_vector( 16-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri_x1;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri_x1 is 
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 16-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  ram_data_out_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 15,
    x_width => 32,
    y_width => 16
  )
  port map (
    x => ram_data_out_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 16,
    new_msb => 31,
    x_width => 32,
    y_width => 16
  )
  port map (
    x => ram_data_out_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay_bram_x0 is
  port (
    din : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay_bram_x0;
architecture structural of blast_module_v6_cordic_ddc_delay_bram_x0 is 
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal ram_data_out_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  dout <= ram_data_out_net;
  ram_data_out_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_80c0c8d612 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"00000000000000000000000000000000",
    latency => 2,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 16384,
    mem_type => "block",
    read_reset_val => "0",
    width => 32,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => ram_data_out_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x3 is
  port (
    re : in std_logic_vector( 34-1 downto 0 );
    im : in std_logic_vector( 34-1 downto 0 );
    c : out std_logic_vector( 68-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x3;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x3 is 
  signal concat_y_net : std_logic_vector( 68-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 34-1 downto 0 );
  signal mult_p_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 34-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_67b7c5a88a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5ca878ee54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_5ca878ee54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_tap2/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sync_delay_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sync_delay_x0;
architecture structural of blast_module_v6_cordic_ddc_sync_delay_x0 is 
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 10-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net_x0;
  mux_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_4cb898ecf5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_a0072b94e0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_3b37f35939 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i16",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    rst => "0",
    clr => '0',
    load => mux_y_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_d6387abb0b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => mux_y_net,
    d1 => relational_op_net,
    y => mux_y_net_x0
  );
  relational : entity xil_defaultlib.sysgen_relational_6f35be9cee 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_08159b4dc0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pol1_in1_tap2 is
  port (
    din : in std_logic_vector( 32-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 68-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 136-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pol1_in1_tap2;
architecture structural of blast_module_v6_cordic_ddc_pol1_in1_tap2 is 
  signal ram_data_out_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 136-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 68-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 68-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 34-1 downto 0 );
  signal mult_p_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= ram_data_out_net_x0;
  sync_out <= mux_y_net;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  ram_data_out_net <= din;
  mux_y_net_x0 <= sync;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri_x1 
  port map (
    c => ram_data_out_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay_bram_x0 
  port map (
    din => ram_data_out_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net_x0
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x3 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  sync_delay_x2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_sync_delay_x0 
  port map (
    in_x0 => mux_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_2b21f6a523 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_b9b17031da 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_b9b17031da 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri_x2 is
  port (
    c : in std_logic_vector( 32-1 downto 0 );
    re : out std_logic_vector( 16-1 downto 0 );
    im : out std_logic_vector( 16-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri_x2;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri_x2 is 
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 16-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  ram_data_out_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 15,
    x_width => 32,
    y_width => 16
  )
  port map (
    x => ram_data_out_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 16,
    new_msb => 31,
    x_width => 32,
    y_width => 16
  )
  port map (
    x => ram_data_out_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay_bram_x1 is
  port (
    din : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay_bram_x1;
architecture structural of blast_module_v6_cordic_ddc_delay_bram_x1 is 
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal ram_data_out_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  dout <= ram_data_out_net;
  ram_data_out_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_80c0c8d612 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"00000000000000000000000000000000",
    latency => 2,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 16384,
    mem_type => "block",
    read_reset_val => "0",
    width => 32,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => ram_data_out_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x1 is
  port (
    re : in std_logic_vector( 34-1 downto 0 );
    im : in std_logic_vector( 34-1 downto 0 );
    c : out std_logic_vector( 68-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x1;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x1 is 
  signal concat_y_net : std_logic_vector( 68-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 34-1 downto 0 );
  signal mult_p_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 34-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_67b7c5a88a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5ca878ee54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_5ca878ee54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_tap3/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sync_delay_x1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sync_delay_x1;
architecture structural of blast_module_v6_cordic_ddc_sync_delay_x1 is 
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 10-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net_x0;
  mux_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_4cb898ecf5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_a0072b94e0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_3b37f35939 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i16",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    rst => "0",
    clr => '0',
    load => mux_y_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_d6387abb0b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => mux_y_net,
    d1 => relational_op_net,
    y => mux_y_net_x0
  );
  relational : entity xil_defaultlib.sysgen_relational_6f35be9cee 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_08159b4dc0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in1_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pol1_in1_tap3 is
  port (
    din : in std_logic_vector( 32-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 136-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 204-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pol1_in1_tap3;
architecture structural of blast_module_v6_cordic_ddc_pol1_in1_tap3 is 
  signal ram_data_out_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 204-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 136-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 68-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 34-1 downto 0 );
  signal mult_p_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= ram_data_out_net_x0;
  sync_out <= mux_y_net;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  ram_data_out_net <= din;
  mux_y_net_x0 <= sync;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri_x2 
  port map (
    c => ram_data_out_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay_bram_x1 
  port map (
    din => ram_data_out_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net_x0
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x1 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  sync_delay_x2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_sync_delay_x1 
  port map (
    in_x0 => mux_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_45a90e7152 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_b9b17031da 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_b9b17031da 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pol1_in2_coeffs is
  port (
    din : in std_logic_vector( 32-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 );
    coeff : out std_logic_vector( 72-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pol1_in2_coeffs;
architecture structural of blast_module_v6_cordic_ddc_pol1_in2_coeffs is 
  signal delay1_q_net : std_logic_vector( 32-1 downto 0 );
  signal register_q_net : std_logic_vector( 72-1 downto 0 );
  signal register0_q_net : std_logic_vector( 32-1 downto 0 );
  signal edge_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 9-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 9-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 9-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 9-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  register0_q_net <= din;
  edge_op_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_b2d8c05730 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_free 
  generic map (
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 9
  )
  port map (
    en => "1",
    clr => '0',
    rst => edge_op_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 32
  )
  port map (
    en => '1',
    rst => '0',
    d => register0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_d7858d_vivado.mem",
    mem_size => 9216,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_5aee90_vivado.mem",
    mem_size => 9216,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  register_x0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlregister 
  generic map (
    d_width => 72,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  rom3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c30a66_vivado.mem",
    mem_size => 9216,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  fan_delay4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  rom4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_25902f_vivado.mem",
    mem_size => 9216,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_first_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri_x7 is
  port (
    c : in std_logic_vector( 32-1 downto 0 );
    re : out std_logic_vector( 16-1 downto 0 );
    im : out std_logic_vector( 16-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri_x7;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri_x7 is 
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 32-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 16-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  delay1_q_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 15,
    x_width => 32,
    y_width => 16
  )
  port map (
    x => delay1_q_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 16,
    new_msb => 31,
    x_width => 32,
    y_width => 16
  )
  port map (
    x => delay1_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay_bram_x4 is
  port (
    din : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay_bram_x4;
architecture structural of blast_module_v6_cordic_ddc_delay_bram_x4 is 
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  dout <= ram_data_out_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_80c0c8d612 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"00000000000000000000000000000000",
    latency => 2,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 16384,
    mem_type => "block",
    read_reset_val => "0",
    width => 32,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_first_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x11 is
  port (
    re : in std_logic_vector( 34-1 downto 0 );
    im : in std_logic_vector( 34-1 downto 0 );
    c : out std_logic_vector( 68-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x11;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x11 is 
  signal concat_y_net : std_logic_vector( 68-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 34-1 downto 0 );
  signal mult_p_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 34-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_67b7c5a88a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5ca878ee54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_5ca878ee54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pol1_in2_first_tap is
  port (
    din : in std_logic_vector( 32-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 68-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pol1_in2_first_tap;
architecture structural of blast_module_v6_cordic_ddc_pol1_in2_first_tap is 
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 68-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 32-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 34-1 downto 0 );
  signal mult_p_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= ram_data_out_net;
  coeff_out <= slice1_y_net;
  taps_out <= concat_y_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri_x7 
  port map (
    c => delay1_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay_bram_x4 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x11 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_b9b17031da 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_b9b17031da 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_last_tap/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri_x8 is
  port (
    c : in std_logic_vector( 32-1 downto 0 );
    re : out std_logic_vector( 16-1 downto 0 );
    im : out std_logic_vector( 16-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri_x8;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri_x8 is 
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 16-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  ram_data_out_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 15,
    x_width => 32,
    y_width => 16
  )
  port map (
    x => ram_data_out_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 16,
    new_msb => 31,
    x_width => 32,
    y_width => 16
  )
  port map (
    x => ram_data_out_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_last_tap/pfb_add_tree/adder_tree1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_adder_tree1_x0 is
  port (
    din1 : in std_logic_vector( 34-1 downto 0 );
    din2 : in std_logic_vector( 34-1 downto 0 );
    din3 : in std_logic_vector( 34-1 downto 0 );
    din4 : in std_logic_vector( 34-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 34-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_adder_tree1_x0;
architecture structural of blast_module_v6_cordic_ddc_adder_tree1_x0 is 
  signal addr3_s_net : std_logic_vector( 34-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr2_s_net : std_logic_vector( 34-1 downto 0 );
  signal addr1_s_net : std_logic_vector( 34-1 downto 0 );
begin
  dout <= addr3_s_net;
  reint0_1_output_port_net <= din1;
  reint1_1_output_port_net <= din2;
  reint2_1_output_port_net <= din3;
  reint3_1_output_port_net <= din4;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 34,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 34,
    c_has_c_out => 0,
    c_latency => 2,
    c_output_width => 35,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i1",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 35,
    latency => 3,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 32,
    s_width => 34
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_1_output_port_net,
    b => reint3_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 34,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 34,
    c_has_c_out => 0,
    c_latency => 2,
    c_output_width => 35,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i1",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 35,
    latency => 3,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 32,
    s_width => 34
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 34,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 34,
    c_has_c_out => 0,
    c_latency => 2,
    c_output_width => 35,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i1",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 35,
    latency => 3,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 32,
    s_width => 34
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_1_output_port_net,
    b => reint1_1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_last_tap/pfb_add_tree/adder_tree2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_adder_tree2_x0 is
  port (
    din1 : in std_logic_vector( 34-1 downto 0 );
    din2 : in std_logic_vector( 34-1 downto 0 );
    din3 : in std_logic_vector( 34-1 downto 0 );
    din4 : in std_logic_vector( 34-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 34-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_adder_tree2_x0;
architecture structural of blast_module_v6_cordic_ddc_adder_tree2_x0 is 
  signal addr3_s_net : std_logic_vector( 34-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr2_s_net : std_logic_vector( 34-1 downto 0 );
  signal addr1_s_net : std_logic_vector( 34-1 downto 0 );
begin
  dout <= addr3_s_net;
  reint0_2_output_port_net <= din1;
  reint1_2_output_port_net <= din2;
  reint2_2_output_port_net <= din3;
  reint3_2_output_port_net <= din4;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 34,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 34,
    c_has_c_out => 0,
    c_latency => 2,
    c_output_width => 35,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i1",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 35,
    latency => 3,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 32,
    s_width => 34
  )
  port map (
    clr => '0',
    en => "1",
    a => reint2_2_output_port_net,
    b => reint3_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 34,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 34,
    c_has_c_out => 0,
    c_latency => 2,
    c_output_width => 35,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i1",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 35,
    latency => 3,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 32,
    s_width => 34
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 34,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 34,
    c_has_c_out => 0,
    c_latency => 2,
    c_output_width => 35,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i1",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 35,
    latency => 3,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 32,
    s_width => 34
  )
  port map (
    clr => '0',
    en => "1",
    a => reint0_2_output_port_net,
    b => reint1_2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_last_tap/pfb_add_tree/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x12 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x12;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x12 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert1_dout_net <= re;
  convert2_dout_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_d7bc13a9b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_847db399db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_last_tap/pfb_add_tree
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pfb_add_tree_x0 is
  port (
    din : in std_logic_vector( 272-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pfb_add_tree_x0;
architecture structural of blast_module_v6_cordic_ddc_pfb_add_tree_x0 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 272-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr3_s_net_x0 : std_logic_vector( 34-1 downto 0 );
  signal reint0_1_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint1_1_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint2_1_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint3_1_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 34-1 downto 0 );
  signal reint0_2_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint1_2_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint2_2_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reint3_2_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice0_1_y_net : std_logic_vector( 34-1 downto 0 );
  signal slice0_2_y_net : std_logic_vector( 34-1 downto 0 );
  signal slice1_1_y_net : std_logic_vector( 34-1 downto 0 );
  signal slice1_2_y_net : std_logic_vector( 34-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 34-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 34-1 downto 0 );
  signal slice2_1_y_net : std_logic_vector( 34-1 downto 0 );
  signal slice2_2_y_net : std_logic_vector( 34-1 downto 0 );
  signal slice3_1_y_net : std_logic_vector( 34-1 downto 0 );
  signal slice3_2_y_net : std_logic_vector( 34-1 downto 0 );
begin
  dout <= concat_y_net;
  concat_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_tree1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_adder_tree1_x0 
  port map (
    din1 => reint0_1_output_port_net,
    din2 => reint1_1_output_port_net,
    din3 => reint2_1_output_port_net,
    din4 => reint3_1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr3_s_net_x0
  );
  adder_tree2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_adder_tree2_x0 
  port map (
    din1 => reint0_2_output_port_net,
    din2 => reint1_2_output_port_net,
    din3 => reint2_2_output_port_net,
    din4 => reint3_2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr3_s_net
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x12 
  port map (
    re => convert1_dout_net,
    im => convert2_dout_net,
    c => concat_y_net
  );
  reint0_1 : entity xil_defaultlib.sysgen_reinterpret_6e120e04f8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_1_y_net,
    output_port => reint0_1_output_port_net
  );
  reint0_2 : entity xil_defaultlib.sysgen_reinterpret_6e120e04f8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice0_2_y_net,
    output_port => reint0_2_output_port_net
  );
  reint1_1 : entity xil_defaultlib.sysgen_reinterpret_6e120e04f8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_1_y_net,
    output_port => reint1_1_output_port_net
  );
  reint1_2 : entity xil_defaultlib.sysgen_reinterpret_6e120e04f8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_2_y_net,
    output_port => reint1_2_output_port_net
  );
  slice0_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 238,
    new_msb => 271,
    x_width => 272,
    y_width => 34
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_1_y_net
  );
  slice0_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 204,
    new_msb => 237,
    x_width => 272,
    y_width => 34
  )
  port map (
    x => concat_y_net_x0,
    y => slice0_2_y_net
  );
  slice1_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 170,
    new_msb => 203,
    x_width => 272,
    y_width => 34
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_1_y_net
  );
  slice1_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 136,
    new_msb => 169,
    x_width => 272,
    y_width => 34
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_2_y_net
  );
  convert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 33,
    din_width => 34,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 3,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  convert2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 33,
    din_width => 34,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 3,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  scale1 : entity xil_defaultlib.sysgen_scale_ca499f91c2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr3_s_net_x0,
    op => scale1_op_net
  );
  scale2 : entity xil_defaultlib.sysgen_scale_ca499f91c2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr3_s_net,
    op => scale2_op_net
  );
  slice2_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 102,
    new_msb => 135,
    x_width => 272,
    y_width => 34
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_1_y_net
  );
  reint2_1 : entity xil_defaultlib.sysgen_reinterpret_6e120e04f8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_1_y_net,
    output_port => reint2_1_output_port_net
  );
  slice2_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 68,
    new_msb => 101,
    x_width => 272,
    y_width => 34
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_2_y_net
  );
  reint2_2 : entity xil_defaultlib.sysgen_reinterpret_6e120e04f8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_2_y_net,
    output_port => reint2_2_output_port_net
  );
  slice3_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 67,
    x_width => 272,
    y_width => 34
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_1_y_net
  );
  reint3_1 : entity xil_defaultlib.sysgen_reinterpret_6e120e04f8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_1_y_net,
    output_port => reint3_1_output_port_net
  );
  slice3_2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 33,
    x_width => 272,
    y_width => 34
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_2_y_net
  );
  reint3_2 : entity xil_defaultlib.sysgen_reinterpret_6e120e04f8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_2_y_net,
    output_port => reint3_2_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_last_tap/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x2 is
  port (
    re : in std_logic_vector( 34-1 downto 0 );
    im : in std_logic_vector( 34-1 downto 0 );
    c : out std_logic_vector( 68-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x2;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x2 is 
  signal concat_y_net : std_logic_vector( 68-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 34-1 downto 0 );
  signal mult_p_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 34-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_67b7c5a88a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5ca878ee54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_5ca878ee54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pol1_in2_last_tap is
  port (
    din : in std_logic_vector( 32-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    taps : in std_logic_vector( 204-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pol1_in2_last_tap;
architecture structural of blast_module_v6_cordic_ddc_pol1_in2_last_tap is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 204-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net : std_logic_vector( 272-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 68-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 34-1 downto 0 );
  signal mult_p_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concat_y_net_x0;
  ram_data_out_net <= din;
  slice1_y_net <= coeff;
  concat_y_net_x2 <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri_x8 
  port map (
    c => ram_data_out_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  pfb_add_tree : entity xil_defaultlib.blast_module_v6_cordic_ddc_pfb_add_tree_x0 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x2 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_a10c771707 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net_x2,
    y => concat_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_b9b17031da 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_b9b17031da 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_tap2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri_x3 is
  port (
    c : in std_logic_vector( 32-1 downto 0 );
    re : out std_logic_vector( 16-1 downto 0 );
    im : out std_logic_vector( 16-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri_x3;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri_x3 is 
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 16-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  ram_data_out_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 15,
    x_width => 32,
    y_width => 16
  )
  port map (
    x => ram_data_out_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 16,
    new_msb => 31,
    x_width => 32,
    y_width => 16
  )
  port map (
    x => ram_data_out_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay_bram_x2 is
  port (
    din : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay_bram_x2;
architecture structural of blast_module_v6_cordic_ddc_delay_bram_x2 is 
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal ram_data_out_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  dout <= ram_data_out_net;
  ram_data_out_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_80c0c8d612 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"00000000000000000000000000000000",
    latency => 2,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 16384,
    mem_type => "block",
    read_reset_val => "0",
    width => 32,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => ram_data_out_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_tap2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c_x4 is
  port (
    re : in std_logic_vector( 34-1 downto 0 );
    im : in std_logic_vector( 34-1 downto 0 );
    c : out std_logic_vector( 68-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c_x4;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c_x4 is 
  signal concat_y_net : std_logic_vector( 68-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 34-1 downto 0 );
  signal mult_p_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 34-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_67b7c5a88a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5ca878ee54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_5ca878ee54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pol1_in2_tap2 is
  port (
    din : in std_logic_vector( 32-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    taps : in std_logic_vector( 68-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 136-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pol1_in2_tap2;
architecture structural of blast_module_v6_cordic_ddc_pol1_in2_tap2 is 
  signal ram_data_out_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 136-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net : std_logic_vector( 68-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 68-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 34-1 downto 0 );
  signal mult_p_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= ram_data_out_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  ram_data_out_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri_x3 
  port map (
    c => ram_data_out_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay_bram_x2 
  port map (
    din => ram_data_out_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net_x0
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c_x4 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_2b21f6a523 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_b9b17031da 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_b9b17031da 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_tap3/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri is
  port (
    c : in std_logic_vector( 32-1 downto 0 );
    re : out std_logic_vector( 16-1 downto 0 );
    im : out std_logic_vector( 16-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri is 
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 16-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  ram_data_out_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 15,
    x_width => 32,
    y_width => 16
  )
  port map (
    x => ram_data_out_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 16,
    new_msb => 31,
    x_width => 32,
    y_width => 16
  )
  port map (
    x => ram_data_out_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay_bram is
  port (
    din : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay_bram;
architecture structural of blast_module_v6_cordic_ddc_delay_bram is 
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal ram_data_out_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  dout <= ram_data_out_net;
  ram_data_out_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_80c0c8d612 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"00000000000000000000000000000000",
    latency => 2,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 16384,
    mem_type => "block",
    read_reset_val => "0",
    width => 32,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => ram_data_out_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_tap3/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c is
  port (
    re : in std_logic_vector( 34-1 downto 0 );
    im : in std_logic_vector( 34-1 downto 0 );
    c : out std_logic_vector( 68-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c is 
  signal concat_y_net : std_logic_vector( 68-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 34-1 downto 0 );
  signal mult_p_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 34-1 downto 0 );
begin
  c <= concat_y_net;
  mult1_p_net <= re;
  mult_p_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_67b7c5a88a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5ca878ee54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_5ca878ee54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir/pol1_in2_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pol1_in2_tap3 is
  port (
    din : in std_logic_vector( 32-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    taps : in std_logic_vector( 136-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 204-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pol1_in2_tap3;
architecture structural of blast_module_v6_cordic_ddc_pol1_in2_tap3 is 
  signal ram_data_out_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 204-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 136-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 68-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 34-1 downto 0 );
  signal mult_p_net : std_logic_vector( 34-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= ram_data_out_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= concat_y_net_x0;
  ram_data_out_net <= din;
  slice1_y_net <= coeff;
  concat_y_net <= taps;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri 
  port map (
    c => ram_data_out_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  delay_bram : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay_bram 
  port map (
    din => ram_data_out_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net_x0
  );
  ri_to_c : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c 
  port map (
    re => mult1_p_net,
    im => mult_p_net,
    c => concat_y_net_x1
  );
  concat : entity xil_defaultlib.sysgen_concat_45a90e7152 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x1,
    in1 => concat_y_net,
    y => concat_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_b9b17031da 
  port map (
    clr => '0',
    a => force_im_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.sysgen_mult_b9b17031da 
  port map (
    clr => '0',
    a => force_re_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult1_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pfb_fir
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pfb_fir is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    pol1_in1 : in std_logic_vector( 32-1 downto 0 );
    pol1_in2 : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    pol1_out1 : out std_logic_vector( 36-1 downto 0 );
    pol1_out2 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pfb_fir;
architecture structural of blast_module_v6_cordic_ddc_pfb_fir is 
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal edge_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal register0_q_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal register0_q_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay1_q_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 72-1 downto 0 );
  signal ram_data_out_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 68-1 downto 0 );
  signal ram_data_out_net_x4 : std_logic_vector( 32-1 downto 0 );
  signal mux_y_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x6 : std_logic_vector( 204-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 136-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 32-1 downto 0 );
  signal register_q_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal ram_data_out_net_x3 : std_logic_vector( 32-1 downto 0 );
  signal slice1_y_net_x3 : std_logic_vector( 54-1 downto 0 );
  signal concat_y_net_x5 : std_logic_vector( 68-1 downto 0 );
  signal ram_data_out_net_x1 : std_logic_vector( 32-1 downto 0 );
  signal slice1_y_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 204-1 downto 0 );
  signal ram_data_out_net_x2 : std_logic_vector( 32-1 downto 0 );
  signal slice1_y_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 136-1 downto 0 );
begin
  sync_out <= delay1_q_net;
  pol1_out1 <= concat_y_net_x0;
  pol1_out2 <= concat_y_net_x4;
  edge_op_y_net <= sync;
  register0_q_net_x0 <= pol1_in1;
  register0_q_net <= pol1_in2;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pol1_in1_coeffs : entity xil_defaultlib.blast_module_v6_cordic_ddc_pol1_in1_coeffs 
  port map (
    din => register0_q_net_x0,
    sync => edge_op_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x0,
    sync_out => delay_q_net,
    coeff => register_q_net
  );
  pol1_in1_first_tap : entity xil_defaultlib.blast_module_v6_cordic_ddc_pol1_in1_first_tap 
  port map (
    din => delay1_q_net_x0,
    sync => delay_q_net,
    coeffs => register_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net_x0,
    sync_out => mux_y_net,
    coeff_out => slice1_y_net_x0,
    taps_out => concat_y_net_x1
  );
  pol1_in1_last_tap : entity xil_defaultlib.blast_module_v6_cordic_ddc_pol1_in1_last_tap 
  port map (
    din => ram_data_out_net_x4,
    sync => mux_y_net_x4,
    coeff => slice1_y_net_x4,
    taps => concat_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x0,
    sync_out => delay1_q_net
  );
  pol1_in1_tap2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_pol1_in1_tap2 
  port map (
    din => ram_data_out_net_x0,
    sync => mux_y_net,
    coeff => slice1_y_net_x0,
    taps => concat_y_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net,
    sync_out => mux_y_net_x0,
    coeff_out => slice1_y_net,
    taps_out => concat_y_net
  );
  pol1_in1_tap3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_pol1_in1_tap3 
  port map (
    din => ram_data_out_net,
    sync => mux_y_net_x0,
    coeff => slice1_y_net,
    taps => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net_x4,
    sync_out => mux_y_net_x4,
    coeff_out => slice1_y_net_x4,
    taps_out => concat_y_net_x6
  );
  pol1_in2_coeffs : entity xil_defaultlib.blast_module_v6_cordic_ddc_pol1_in2_coeffs 
  port map (
    din => register0_q_net,
    sync => edge_op_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x2,
    coeff => register_q_net_x0
  );
  pol1_in2_first_tap : entity xil_defaultlib.blast_module_v6_cordic_ddc_pol1_in2_first_tap 
  port map (
    din => delay1_q_net_x2,
    sync => delay_q_net,
    coeffs => register_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net_x3,
    coeff_out => slice1_y_net_x3,
    taps_out => concat_y_net_x5
  );
  pol1_in2_last_tap : entity xil_defaultlib.blast_module_v6_cordic_ddc_pol1_in2_last_tap 
  port map (
    din => ram_data_out_net_x1,
    coeff => slice1_y_net_x1,
    taps => concat_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat_y_net_x4
  );
  pol1_in2_tap2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_pol1_in2_tap2 
  port map (
    din => ram_data_out_net_x3,
    coeff => slice1_y_net_x3,
    taps => concat_y_net_x5,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net_x2,
    coeff_out => slice1_y_net_x2,
    taps_out => concat_y_net_x3
  );
  pol1_in2_tap3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_pol1_in2_tap3 
  port map (
    din => ram_data_out_net_x2,
    coeff => slice1_y_net_x2,
    taps => concat_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net_x1,
    coeff_out => slice1_y_net_x1,
    taps_out => concat_y_net_x2
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB/pipeline5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pipeline5_x0 is
  port (
    d : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    q : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pipeline5_x0;
architecture structural of blast_module_v6_cordic_ddc_pipeline5_x0 is 
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal post_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  q <= register0_q_net;
  post_sync_delay_q_net <= d;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => post_sync_delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/PFB
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pfb is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    i0q0_in : in std_logic_vector( 32-1 downto 0 );
    i1q1_in : in std_logic_vector( 32-1 downto 0 );
    fft_shift_in : in std_logic_vector( 10-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    i0q0 : out std_logic_vector( 36-1 downto 0 );
    i1q1 : out std_logic_vector( 36-1 downto 0 );
    fft_of : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pfb;
architecture structural of blast_module_v6_cordic_ddc_pfb is 
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal of_or_y_net : std_logic_vector( 1-1 downto 0 );
  signal edge_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal register0_q_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal register0_q_net_x1 : std_logic_vector( 32-1 downto 0 );
  signal fft_shift_net : std_logic_vector( 10-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal post_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
begin
  sync_out <= register0_q_net;
  i0q0 <= concat_y_net;
  i1q1 <= concat_y_net_x0;
  fft_of <= of_or_y_net;
  edge_op_y_net <= sync;
  register0_q_net_x0 <= i0q0_in;
  register0_q_net_x1 <= i1q1_in;
  fft_shift_net <= fft_shift_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  complex_convert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_complex_convert1 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net
  );
  complex_convert2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_complex_convert2 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x0
  );
  downselect : entity xil_defaultlib.blast_module_v6_cordic_ddc_downselect 
  port map (
    complexin => concat_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => concat_y_net_x1
  );
  downselect_1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_downselect_1 
  port map (
    complexin => concat_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => concat_y_net_x2
  );
  fft : entity xil_defaultlib.blast_module_v6_cordic_ddc_fft 
  port map (
    sync => delay1_q_net,
    shift => fft_shift_net,
    in00 => concat_y_net_x1,
    in01 => concat_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => post_sync_delay_q_net,
    out00 => reinterpret1_output_port_net,
    out01 => reinterpret1_output_port_net_x0,
    of_x0 => of_or_y_net
  );
  pfb_fir : entity xil_defaultlib.blast_module_v6_cordic_ddc_pfb_fir 
  port map (
    sync => edge_op_y_net,
    pol1_in1 => register0_q_net_x0,
    pol1_in2 => register0_q_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => delay1_q_net,
    pol1_out1 => concat_y_net_x3,
    pol1_out2 => concat_y_net_x4
  );
  pipeline5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_pipeline5_x0 
  port map (
    d => post_sync_delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    q => register0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/bin_select
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_bin_select is
  port (
    sync_in : in std_logic_vector( 1-1 downto 0 );
    bin_data : in std_logic_vector( 72-1 downto 0 );
    load_bins : in std_logic_vector( 11-1 downto 0 );
    bin_idx : in std_logic_vector( 10-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    bin_data_out : out std_logic_vector( 72-1 downto 0 );
    bin_idx0 : out std_logic_vector( 9-1 downto 0 );
    select0 : out std_logic_vector( 1-1 downto 0 );
    bini_idx2 : out std_logic_vector( 9-1 downto 0 );
    select2 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_bin_select;
architecture structural of blast_module_v6_cordic_ddc_bin_select is 
  signal delay98_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay32_q_net : std_logic_vector( 72-1 downto 0 );
  signal slice39_y_net : std_logic_vector( 9-1 downto 0 );
  signal slice36_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice40_y_net : std_logic_vector( 9-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical3_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 72-1 downto 0 );
  signal load_bins_net : std_logic_vector( 11-1 downto 0 );
  signal bin_num_net : std_logic_vector( 10-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addsub1_s_net : std_logic_vector( 10-1 downto 0 );
  signal mux19_y_net : std_logic_vector( 10-1 downto 0 );
  signal constant4_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant12_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant13_op_net : std_logic_vector( 10-1 downto 0 );
  signal delay100_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice37_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay101_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay102_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 10-1 downto 0 );
  signal dual_port_ram3_doutb_net : std_logic_vector( 10-1 downto 0 );
  signal delay15_q_net : std_logic_vector( 72-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 72-1 downto 0 );
  signal delay46_q_net : std_logic_vector( 10-1 downto 0 );
  signal delay99_q_net : std_logic_vector( 10-1 downto 0 );
  signal dual_port_ram3_douta_net : std_logic_vector( 10-1 downto 0 );
  signal slice35_y_net : std_logic_vector( 10-1 downto 0 );
  signal lut_counter1_op_net : std_logic_vector( 10-1 downto 0 );
  signal slice38_y_net : std_logic_vector( 10-1 downto 0 );
begin
  sync_out <= delay98_q_net;
  bin_data_out <= delay32_q_net;
  bin_idx0 <= slice39_y_net;
  select0 <= slice36_y_net;
  bini_idx2 <= slice40_y_net;
  select2 <= slice3_y_net;
  logical3_y_net <= sync_in;
  delay1_q_net <= bin_data;
  load_bins_net <= load_bins;
  bin_num_net <= bin_idx;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addsub1 : entity xil_defaultlib.sysgen_addsub_ca9c48827d 
  port map (
    clr => '0',
    a => mux19_y_net,
    b => constant4_op_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  constant12 : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant12_op_net
  );
  constant13 : entity xil_defaultlib.sysgen_constant_a0072b94e0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant13_op_net
  );
  constant4 : entity xil_defaultlib.sysgen_constant_4cb898ecf5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant4_op_net
  );
  delay100 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice37_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay100_q_net
  );
  delay101 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay102_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay101_q_net
  );
  delay102 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => logical3_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay102_q_net
  );
  delay13 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 10
  )
  port map (
    en => '1',
    rst => '0',
    d => dual_port_ram3_doutb_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  delay15 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 72
  )
  port map (
    en => '1',
    rst => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay15_q_net
  );
  delay2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 72
  )
  port map (
    en => '1',
    rst => '0',
    d => delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay32 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 72
  )
  port map (
    en => '1',
    rst => '0',
    d => delay15_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay32_q_net
  );
  delay46 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 10
  )
  port map (
    en => '1',
    rst => '0',
    d => bin_num_net,
    clk => clk_net,
    ce => ce_net,
    q => delay46_q_net
  );
  delay98 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay101_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay98_q_net
  );
  delay99 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 10
  )
  port map (
    en => '1',
    rst => '0',
    d => dual_port_ram3_douta_net,
    clk => clk_net,
    ce => ce_net,
    q => delay99_q_net
  );
  dual_port_ram3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xltdpram 
  generic map (
    addr_width_b => 10,
    clocking_mode => "common_clock",
    data_width_b => 10,
    latency => 3,
    mem_init_file => "xpm_f5fed5_vivado.mem",
    mem_size => 10240,
    mem_type => "block",
    read_reset_a => "0",
    read_reset_b => "0",
    width => 10,
    width_addr => 10,
    write_mode_a => "no_change",
    write_mode_b => "no_change"
  )
  port map (
    ena => "1",
    enb => "1",
    rsta => "0",
    rstb => "0",
    addra => mux19_y_net,
    dina => slice35_y_net,
    wea => delay100_q_net,
    addrb => addsub1_s_net,
    dinb => constant13_op_net,
    web => constant12_op_net,
    a_clk => clk_net,
    a_ce => ce_net,
    b_clk => clk_net,
    b_ce => ce_net,
    douta => dual_port_ram3_douta_net,
    doutb => dual_port_ram3_doutb_net
  );
  lut_counter1 : entity xil_defaultlib.sysgen_counter_209b5cf6b1 
  port map (
    clr => '0',
    rst => logical3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => lut_counter1_op_net
  );
  mux19 : entity xil_defaultlib.sysgen_mux_86b7e6b083 
  port map (
    clr => '0',
    sel => slice37_y_net,
    d0 => lut_counter1_op_net,
    d1 => slice38_y_net,
    clk => clk_net,
    ce => ce_net,
    y => mux19_y_net
  );
  slice3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => delay13_q_net,
    y => slice3_y_net
  );
  slice35 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 9,
    x_width => 10,
    y_width => 10
  )
  port map (
    x => delay46_q_net,
    y => slice35_y_net
  );
  slice36 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => delay99_q_net,
    y => slice36_y_net
  );
  slice37 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 11,
    y_width => 1
  )
  port map (
    x => load_bins_net,
    y => slice37_y_net
  );
  slice38 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 10,
    x_width => 11,
    y_width => 10
  )
  port map (
    x => load_bins_net,
    y => slice38_y_net
  );
  slice39 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 9,
    x_width => 10,
    y_width => 9
  )
  port map (
    x => delay99_q_net,
    y => slice39_y_net
  );
  slice40 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 9,
    x_width => 10,
    y_width => 9
  )
  port map (
    x => delay13_q_net,
    y => slice40_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/c_to_ri3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri3 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri3;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri3 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  slice14_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice14_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice14_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/c_to_ri6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_c_to_ri6 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_c_to_ri6;
architecture structural of blast_module_v6_cordic_ddc_c_to_ri6 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  slice13_y_net <= c;
  force_im : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_98be71d21c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice13_y_net,
    y => slice_im_y_net
  );
  slice_re : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice13_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/chan_select
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_chan_select is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    bin_data : in std_logic_vector( 72-1 downto 0 );
    select0 : in std_logic_vector( 1-1 downto 0 );
    select2 : in std_logic_vector( 1-1 downto 0 );
    bin_idx0 : in std_logic_vector( 9-1 downto 0 );
    bin_idx2 : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    i0q0 : out std_logic_vector( 36-1 downto 0 );
    i1q1 : out std_logic_vector( 36-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_chan_select;
architecture structural of blast_module_v6_cordic_ddc_chan_select is 
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay98_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay32_q_net : std_logic_vector( 72-1 downto 0 );
  signal slice36_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice39_y_net : std_logic_vector( 9-1 downto 0 );
  signal slice40_y_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adress_counter3_op_net : std_logic_vector( 9-1 downto 0 );
  signal inverter4_op_net : std_logic_vector( 1-1 downto 0 );
  signal adress_counter4_op_net : std_logic_vector( 9-1 downto 0 );
  signal convert3_dout_net : std_logic_vector( 1-1 downto 0 );
  signal constant11_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant14_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant15_op_net : std_logic_vector( 72-1 downto 0 );
  signal constant16_op_net : std_logic_vector( 72-1 downto 0 );
  signal selector1_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay61_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay103_q_net : std_logic_vector( 9-1 downto 0 );
  signal delay104_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay105_q_net : std_logic_vector( 72-1 downto 0 );
  signal dual_port_ram4_douta_net : std_logic_vector( 72-1 downto 0 );
  signal delay107_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay108_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay109_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay110_q_net : std_logic_vector( 72-1 downto 0 );
  signal dual_port_ram4_doutb_net : std_logic_vector( 72-1 downto 0 );
  signal delay112_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay113_q_net : std_logic_vector( 72-1 downto 0 );
  signal dual_port_ram5_douta_net : std_logic_vector( 72-1 downto 0 );
  signal delay114_q_net : std_logic_vector( 72-1 downto 0 );
  signal dual_port_ram5_doutb_net : std_logic_vector( 72-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 9-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay26_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay33_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay38_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay43_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay6_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay63_q_net : std_logic_vector( 72-1 downto 0 );
  signal delay68_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay71_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay79_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay77_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay78_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay96_q_net : std_logic_vector( 72-1 downto 0 );
  signal concatenate4_y_net : std_logic_vector( 72-1 downto 0 );
  signal delay97_q_net : std_logic_vector( 72-1 downto 0 );
  signal concatenate5_y_net : std_logic_vector( 72-1 downto 0 );
  signal mux17_y_net : std_logic_vector( 9-1 downto 0 );
  signal mux18_y_net : std_logic_vector( 9-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter5_op_net : std_logic_vector( 1-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice42_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice41_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux15_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice48_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice47_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux16_y_net : std_logic_vector( 72-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice44_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice43_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice46_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice45_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sync_out <= delay8_q_net;
  i0q0 <= slice14_y_net;
  i1q1 <= slice13_y_net;
  delay98_q_net <= sync;
  delay32_q_net <= bin_data;
  slice36_y_net <= select0;
  slice3_y_net <= select2;
  slice39_y_net <= bin_idx0;
  slice40_y_net <= bin_idx2;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adress_counter3 : entity xil_defaultlib.sysgen_counter_38765cb446 
  port map (
    clr => '0',
    rst => delay98_q_net,
    en => inverter4_op_net,
    clk => clk_net,
    ce => ce_net,
    op => adress_counter3_op_net
  );
  adress_counter4 : entity xil_defaultlib.sysgen_counter_38765cb446 
  port map (
    clr => '0',
    rst => delay98_q_net,
    en => convert3_dout_net,
    clk => clk_net,
    ce => ce_net,
    op => adress_counter4_op_net
  );
  constant11 : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant11_op_net
  );
  constant14 : entity xil_defaultlib.sysgen_constant_176785f110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant14_op_net
  );
  constant15 : entity xil_defaultlib.sysgen_constant_665a58b017 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant15_op_net
  );
  constant16 : entity xil_defaultlib.sysgen_constant_665a58b017 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant16_op_net
  );
  convert3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => selector1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert3_dout_net
  );
  delay10 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay61_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay10_q_net
  );
  delay103 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => slice40_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay103_q_net
  );
  delay104 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay104_q_net
  );
  delay105 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 72
  )
  port map (
    en => '1',
    rst => '0',
    d => dual_port_ram4_douta_net,
    clk => clk_net,
    ce => ce_net,
    q => delay105_q_net
  );
  delay107 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay107_q_net
  );
  delay108 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => convert3_dout_net,
    clk => clk_net,
    ce => ce_net,
    q => delay108_q_net
  );
  delay109 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay107_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay109_q_net
  );
  delay110 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 72
  )
  port map (
    en => '1',
    rst => '0',
    d => dual_port_ram4_doutb_net,
    clk => clk_net,
    ce => ce_net,
    q => delay110_q_net
  );
  delay112 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay112_q_net
  );
  delay113 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 72
  )
  port map (
    en => '1',
    rst => '0',
    d => dual_port_ram5_douta_net,
    clk => clk_net,
    ce => ce_net,
    q => delay113_q_net
  );
  delay114 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 72
  )
  port map (
    en => '1',
    rst => '0',
    d => dual_port_ram5_doutb_net,
    clk => clk_net,
    ce => ce_net,
    q => delay114_q_net
  );
  delay14 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '0',
    d => slice40_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  delay2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay26 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay109_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay26_q_net
  );
  delay3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice36_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay3_q_net
  );
  delay33 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => convert3_dout_net,
    clk => clk_net,
    ce => ce_net,
    q => delay33_q_net
  );
  delay38 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay10_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay38_q_net
  );
  delay4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => convert3_dout_net,
    clk => clk_net,
    ce => ce_net,
    q => delay4_q_net
  );
  delay43 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 512,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay98_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay43_q_net
  );
  delay6 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay6_q_net
  );
  delay61 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay43_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay61_q_net
  );
  delay63 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 72
  )
  port map (
    en => '1',
    rst => '0',
    d => delay32_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay63_q_net
  );
  delay68 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay109_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay68_q_net
  );
  delay71 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay79_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay71_q_net
  );
  delay77 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay77_q_net
  );
  delay78 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay38_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay78_q_net
  );
  delay79 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay77_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay79_q_net
  );
  delay8 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay78_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  delay96 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 72
  )
  port map (
    en => '1',
    rst => '0',
    d => concatenate4_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay96_q_net
  );
  delay97 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 72
  )
  port map (
    en => '1',
    rst => '0',
    d => concatenate5_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay97_q_net
  );
  dual_port_ram4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xltdpram 
  generic map (
    addr_width_b => 9,
    clocking_mode => "common_clock",
    data_width_b => 72,
    latency => 3,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 36864,
    mem_type => "block",
    read_reset_a => "0",
    read_reset_b => "0",
    width => 72,
    width_addr => 9,
    write_mode_a => "no_change",
    write_mode_b => "no_change"
  )
  port map (
    ena => "1",
    enb => "1",
    rsta => "0",
    rstb => "0",
    addra => mux17_y_net,
    dina => delay63_q_net,
    wea => delay33_q_net,
    addrb => delay14_q_net,
    dinb => constant15_op_net,
    web => constant14_op_net,
    a_clk => clk_net,
    a_ce => ce_net,
    b_clk => clk_net,
    b_ce => ce_net,
    douta => dual_port_ram4_douta_net,
    doutb => dual_port_ram4_doutb_net
  );
  dual_port_ram5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xltdpram 
  generic map (
    addr_width_b => 9,
    clocking_mode => "common_clock",
    data_width_b => 72,
    latency => 3,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 36864,
    mem_type => "block",
    read_reset_a => "0",
    read_reset_b => "0",
    width => 72,
    width_addr => 9,
    write_mode_a => "no_change",
    write_mode_b => "no_change"
  )
  port map (
    ena => "1",
    enb => "1",
    rsta => "0",
    rstb => "0",
    addra => mux18_y_net,
    dina => delay63_q_net,
    wea => inverter1_op_net,
    addrb => delay103_q_net,
    dinb => constant16_op_net,
    web => constant11_op_net,
    a_clk => clk_net,
    a_ce => ce_net,
    b_clk => clk_net,
    b_ce => ce_net,
    douta => dual_port_ram5_douta_net,
    doutb => dual_port_ram5_doutb_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => delay108_q_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  inverter4 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => convert3_dout_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter4_op_net
  );
  inverter5 : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => convert3_dout_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter5_op_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_9a6d5f6ef8 
  port map (
    clr => '0',
    sel => delay104_q_net,
    d0 => slice42_y_net,
    d1 => slice41_y_net,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux15 : entity xil_defaultlib.sysgen_mux_9a6d5f6ef8 
  port map (
    clr => '0',
    sel => delay26_q_net,
    d0 => slice48_y_net,
    d1 => slice47_y_net,
    clk => clk_net,
    ce => ce_net,
    y => mux15_y_net
  );
  mux16 : entity xil_defaultlib.sysgen_mux_f0ee5f7368 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => delay71_q_net,
    d0 => delay96_q_net,
    d1 => delay97_q_net,
    y => mux16_y_net
  );
  mux17 : entity xil_defaultlib.sysgen_mux_13e0f55278 
  port map (
    clr => '0',
    sel => convert3_dout_net,
    d0 => slice39_y_net,
    d1 => adress_counter4_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux17_y_net
  );
  mux18 : entity xil_defaultlib.sysgen_mux_13e0f55278 
  port map (
    clr => '0',
    sel => inverter5_op_net,
    d0 => slice39_y_net,
    d1 => adress_counter3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux18_y_net
  );
  mux2 : entity xil_defaultlib.sysgen_mux_9a6d5f6ef8 
  port map (
    clr => '0',
    sel => delay68_q_net,
    d0 => slice44_y_net,
    d1 => slice43_y_net,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity xil_defaultlib.sysgen_mux_9a6d5f6ef8 
  port map (
    clr => '0',
    sel => delay112_q_net,
    d0 => slice46_y_net,
    d1 => slice45_y_net,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
  slice13 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => mux16_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => mux16_y_net,
    y => slice14_y_net
  );
  slice41 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => delay105_q_net,
    y => slice41_y_net
  );
  slice42 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => delay105_q_net,
    y => slice42_y_net
  );
  slice43 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => delay110_q_net,
    y => slice43_y_net
  );
  slice44 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => delay110_q_net,
    y => slice44_y_net
  );
  slice45 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => delay113_q_net,
    y => slice45_y_net
  );
  slice46 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => delay113_q_net,
    y => slice46_y_net
  );
  slice47 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => delay114_q_net,
    y => slice47_y_net
  );
  slice48 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => delay114_q_net,
    y => slice48_y_net
  );
  concatenate4 : entity xil_defaultlib.sysgen_concat_9685bf23bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => mux2_y_net,
    in1 => mux1_y_net,
    y => concatenate4_y_net
  );
  concatenate5 : entity xil_defaultlib.sysgen_concat_9685bf23bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => mux15_y_net,
    in1 => mux3_y_net,
    y => concatenate5_y_net
  );
  selector1 : entity xil_defaultlib.sysgen_counter_987333675f 
  port map (
    clr => '0',
    en => delay98_q_net,
    clk => clk_net,
    ce => ce_net,
    op => selector1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/ddc_even/delay_bram_prog
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay_bram_prog is
  port (
    din : in std_logic_vector( 18-1 downto 0 );
    delay : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay_bram_prog;
architecture structural of blast_module_v6_cordic_ddc_delay_bram_prog is 
  signal single_port_ram_data_out_net : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 18-1 downto 0 );
  signal dds_shift_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addsub_s_net : std_logic_vector( 9-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 9-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= single_port_ram_data_out_net;
  convert_dout_net <= din;
  dds_shift_net <= delay;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addsub : entity xil_defaultlib.sysgen_addsub_52cf408ab9 
  port map (
    clr => '0',
    a => dds_shift_net,
    b => constant1_op_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_8f33b1ff97 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_cfcbc8add2 
  port map (
    clr => '0',
    rst => relational_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  relational : entity xil_defaultlib.sysgen_relational_70a096748c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => addsub_s_net,
    op => relational_op_net
  );
  single_port_ram : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"000000000000000000",
    latency => 2,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 9216,
    mem_type => "block",
    read_reset_val => "0",
    width => 18,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => convert_dout_net,
    we => constant2_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => single_port_ram_data_out_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/ddc_even
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ddc_even is
  port (
    sync_in : in std_logic_vector( 1-1 downto 0 );
    q_in : in std_logic_vector( 18-1 downto 0 );
    i_in : in std_logic_vector( 18-1 downto 0 );
    dphi_in : in std_logic_vector( 16-1 downto 0 );
    delay_in : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    q_out : out std_logic_vector( 19-1 downto 0 );
    i_out : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ddc_even;
architecture structural of blast_module_v6_cordic_ddc_ddc_even is 
  signal delay6_q_net : std_logic_vector( 1-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_imag_net : std_logic_vector( 19-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_real_net : std_logic_vector( 19-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal dphi_even_net : std_logic_vector( 16-1 downto 0 );
  signal dds_shift_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal single_port_ram_data_out_net : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 18-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 16-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tvalid_net : std_logic;
  signal constant_op_net : std_logic;
  signal delay7_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 1-1 downto 0 );
begin
  sync_out <= delay6_q_net;
  q_out <= cordic_6_0_m_axis_dout_tdata_imag_net;
  i_out <= cordic_6_0_m_axis_dout_tdata_real_net;
  delay8_q_net <= sync_in;
  force_im_output_port_net <= q_in;
  force_re_output_port_net <= i_in;
  dphi_even_net <= dphi_in;
  dds_shift_net <= delay_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram_prog : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay_bram_prog 
  port map (
    din => convert_dout_net,
    delay => dds_shift_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => single_port_ram_data_out_net
  );
  addsub : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 16,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 16,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 17,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i2",
    extra_registers => 1,
    full_s_arith => 1,
    full_s_width => 17,
    latency => 2,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 16
  )
  port map (
    clr => '0',
    en => "1",
    a => dphi_even_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  cordic_6_0 : entity xil_defaultlib.xlcordic_0e2680a07a8c31d5e27b207d1479bd1e 
  port map (
    s_axis_cartesian_tvalid => constant_op_net,
    s_axis_cartesian_tdata_imag => delay7_q_net,
    s_axis_cartesian_tdata_real => delay4_q_net,
    s_axis_phase_tvalid => constant_op_net,
    s_axis_phase_tdata_phase => single_port_ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    m_axis_dout_tvalid => cordic_6_0_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_imag => cordic_6_0_m_axis_dout_tdata_imag_net,
    m_axis_dout_tdata_real => cordic_6_0_m_axis_dout_tdata_real_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op(0) => constant_op_net
  );
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 15,
    din_width => 16,
    dout_arith => 2,
    dout_bin_pt => 15,
    dout_width => 18,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  delay : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 510,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '0',
    d => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay4_q_net
  );
  delay5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay5_q_net
  );
  delay6 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 24,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay6_q_net
  );
  delay7 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '0',
    d => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay7_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub_s_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/ddc_odd/delay_bram_prog1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay_bram_prog1 is
  port (
    din : in std_logic_vector( 18-1 downto 0 );
    delay : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay_bram_prog1;
architecture structural of blast_module_v6_cordic_ddc_delay_bram_prog1 is 
  signal single_port_ram_data_out_net : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 18-1 downto 0 );
  signal dds_shift_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addsub_s_net : std_logic_vector( 9-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 9-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= single_port_ram_data_out_net;
  convert_dout_net <= din;
  dds_shift_net <= delay;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addsub : entity xil_defaultlib.sysgen_addsub_52cf408ab9 
  port map (
    clr => '0',
    a => dds_shift_net,
    b => constant1_op_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_8f33b1ff97 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_cfcbc8add2 
  port map (
    clr => '0',
    rst => relational_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  relational : entity xil_defaultlib.sysgen_relational_70a096748c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => addsub_s_net,
    op => relational_op_net
  );
  single_port_ram : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"000000000000000000",
    latency => 2,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 9216,
    mem_type => "block",
    read_reset_val => "0",
    width => 18,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => convert_dout_net,
    we => constant2_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => single_port_ram_data_out_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/ddc_odd
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ddc_odd is
  port (
    sync_in : in std_logic_vector( 1-1 downto 0 );
    q_in : in std_logic_vector( 18-1 downto 0 );
    i_in : in std_logic_vector( 18-1 downto 0 );
    dphi_in : in std_logic_vector( 16-1 downto 0 );
    delay_in : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    q_out : out std_logic_vector( 19-1 downto 0 );
    i_out : out std_logic_vector( 19-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ddc_odd;
architecture structural of blast_module_v6_cordic_ddc_ddc_odd is 
  signal cordic_6_0_m_axis_dout_tdata_imag_net : std_logic_vector( 19-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_real_net : std_logic_vector( 19-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal dphi_odd_net : std_logic_vector( 16-1 downto 0 );
  signal dds_shift_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal single_port_ram_data_out_net : std_logic_vector( 18-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 18-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 16-1 downto 0 );
  signal delay_q_net : std_logic_vector( 16-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tvalid_net : std_logic;
  signal constant_op_net : std_logic;
  signal delay7_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 16-1 downto 0 );
begin
  q_out <= cordic_6_0_m_axis_dout_tdata_imag_net;
  i_out <= cordic_6_0_m_axis_dout_tdata_real_net;
  delay8_q_net <= sync_in;
  force_im_output_port_net <= q_in;
  force_re_output_port_net <= i_in;
  dphi_odd_net <= dphi_in;
  dds_shift_net <= delay_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram_prog1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay_bram_prog1 
  port map (
    din => convert_dout_net,
    delay => dds_shift_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => single_port_ram_data_out_net
  );
  addsub : entity xil_defaultlib.blast_module_v6_cordic_ddc_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 16,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 16,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 17,
    core_name0 => "blast_module_v6_cordic_ddc_c_addsub_v12_0_i2",
    extra_registers => 1,
    full_s_arith => 1,
    full_s_width => 17,
    latency => 2,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 16
  )
  port map (
    clr => '0',
    en => "1",
    a => dphi_odd_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  cordic_6_0 : entity xil_defaultlib.xlcordic_0e2680a07a8c31d5e27b207d1479bd1e 
  port map (
    s_axis_cartesian_tvalid => constant_op_net,
    s_axis_cartesian_tdata_imag => delay7_q_net,
    s_axis_cartesian_tdata_real => delay4_q_net,
    s_axis_phase_tvalid => constant_op_net,
    s_axis_phase_tdata_phase => single_port_ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    m_axis_dout_tvalid => cordic_6_0_m_axis_dout_tvalid_net,
    m_axis_dout_tdata_imag => cordic_6_0_m_axis_dout_tdata_imag_net,
    m_axis_dout_tdata_real => cordic_6_0_m_axis_dout_tdata_real_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op(0) => constant_op_net
  );
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 15,
    din_width => 16,
    dout_arith => 2,
    dout_bin_pt => 15,
    dout_width => 18,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  delay : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 510,
    reg_retiming => 0,
    reset => 0,
    width => 16
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '0',
    d => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay4_q_net
  );
  delay7 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 18
  )
  port map (
    en => '1',
    rst => '0',
    d => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay7_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7800c1649b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub_s_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/I0/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay_bram_x6 is
  port (
    in1 : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 32-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay_bram_x6;
architecture structural of blast_module_v6_cordic_ddc_delay_bram_x6 is 
  signal single_port_ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal adder_s_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  out1 <= single_port_ram_data_out_net;
  adder_s_net <= in1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant2 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_limit 
  generic map (
    cnt_15_0 => 507,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 9
  )
  port map (
    en => "1",
    rst => "0",
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  single_port_ram : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"00000000000000000000000000000000",
    latency => 2,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 16384,
    mem_type => "block",
    read_reset_val => "0",
    width => 32,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => adder_s_net,
    we => constant2_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => single_port_ram_data_out_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/I0/pulse_ext/posedge
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_posedge is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_posedge;
architecture structural of blast_module_v6_cordic_ddc_posedge is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay58_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= logical_y_net;
  delay58_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => delay58_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => delay58_q_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/I0/pulse_ext
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pulse_ext is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pulse_ext;
architecture structural of blast_module_v6_cordic_ddc_pulse_ext is 
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay58_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 10-1 downto 0 );
  signal counter3_op_net : std_logic_vector( 10-1 downto 0 );
begin
  out_x0 <= relational5_op_net;
  delay58_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  posedge : entity xil_defaultlib.blast_module_v6_cordic_ddc_posedge 
  port map (
    in_x0 => delay58_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => logical_y_net
  );
  constant5 : entity xil_defaultlib.sysgen_constant_3b37f35939 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant5_op_net
  );
  counter3 : entity xil_defaultlib.sysgen_counter_e59cfdbb09 
  port map (
    clr => '0',
    rst => logical_y_net,
    en => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter3_op_net
  );
  relational5 : entity xil_defaultlib.sysgen_relational_08159b4dc0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter3_op_net,
    b => constant5_op_net,
    op => relational5_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/I0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_i0 is
  port (
    new_acc : in std_logic_vector( 1-1 downto 0 );
    din : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_i0;
architecture structural of blast_module_v6_cordic_ddc_i0 is 
  signal single_port_ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay58_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay49_q_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 32-1 downto 0 );
  signal mux_y_net : std_logic_vector( 32-1 downto 0 );
  signal constant_op_net : std_logic_vector( 32-1 downto 0 );
begin
  dout <= single_port_ram_data_out_net;
  valid <= relational5_op_net;
  delay58_q_net <= new_acc;
  delay49_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay_bram_x6 
  port map (
    in1 => adder_s_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => single_port_ram_data_out_net
  );
  pulse_ext : entity xil_defaultlib.blast_module_v6_cordic_ddc_pulse_ext 
  port map (
    in_x0 => delay58_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => relational5_op_net
  );
  adder : entity xil_defaultlib.sysgen_addsub_8335f39909 
  port map (
    clr => '0',
    a => delay49_q_net,
    b => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_947176cc4e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_02817e1bc0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => relational5_op_net,
    d0 => single_port_ram_data_out_net,
    d1 => constant_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/I1/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay_bram_x7 is
  port (
    in1 : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 32-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay_bram_x7;
architecture structural of blast_module_v6_cordic_ddc_delay_bram_x7 is 
  signal single_port_ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal adder_s_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  out1 <= single_port_ram_data_out_net;
  adder_s_net <= in1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant2 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_limit 
  generic map (
    cnt_15_0 => 507,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 9
  )
  port map (
    en => "1",
    rst => "0",
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  single_port_ram : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"00000000000000000000000000000000",
    latency => 2,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 16384,
    mem_type => "block",
    read_reset_val => "0",
    width => 32,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => adder_s_net,
    we => constant2_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => single_port_ram_data_out_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/I1/pulse_ext/posedge
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_posedge_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_posedge_x0;
architecture structural of blast_module_v6_cordic_ddc_posedge_x0 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay58_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= logical_y_net;
  delay58_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => delay58_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => delay58_q_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/I1/pulse_ext
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pulse_ext_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pulse_ext_x0;
architecture structural of blast_module_v6_cordic_ddc_pulse_ext_x0 is 
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay58_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 10-1 downto 0 );
  signal counter3_op_net : std_logic_vector( 10-1 downto 0 );
begin
  out_x0 <= relational5_op_net;
  delay58_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  posedge : entity xil_defaultlib.blast_module_v6_cordic_ddc_posedge_x0 
  port map (
    in_x0 => delay58_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => logical_y_net
  );
  constant5 : entity xil_defaultlib.sysgen_constant_3b37f35939 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant5_op_net
  );
  counter3 : entity xil_defaultlib.sysgen_counter_e59cfdbb09 
  port map (
    clr => '0',
    rst => logical_y_net,
    en => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter3_op_net
  );
  relational5 : entity xil_defaultlib.sysgen_relational_08159b4dc0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter3_op_net,
    b => constant5_op_net,
    op => relational5_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/I1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_i1 is
  port (
    new_acc : in std_logic_vector( 1-1 downto 0 );
    din : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_i1;
architecture structural of blast_module_v6_cordic_ddc_i1 is 
  signal single_port_ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay58_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay60_q_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 32-1 downto 0 );
  signal mux_y_net : std_logic_vector( 32-1 downto 0 );
  signal constant_op_net : std_logic_vector( 32-1 downto 0 );
begin
  dout <= single_port_ram_data_out_net;
  valid <= relational5_op_net;
  delay58_q_net <= new_acc;
  delay60_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay_bram_x7 
  port map (
    in1 => adder_s_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => single_port_ram_data_out_net
  );
  pulse_ext : entity xil_defaultlib.blast_module_v6_cordic_ddc_pulse_ext_x0 
  port map (
    in_x0 => delay58_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => relational5_op_net
  );
  adder : entity xil_defaultlib.sysgen_addsub_8335f39909 
  port map (
    clr => '0',
    a => delay60_q_net,
    b => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_947176cc4e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_02817e1bc0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => relational5_op_net,
    d0 => single_port_ram_data_out_net,
    d1 => constant_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/Q0/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay_bram_x5 is
  port (
    in1 : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 32-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay_bram_x5;
architecture structural of blast_module_v6_cordic_ddc_delay_bram_x5 is 
  signal single_port_ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal adder_s_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  out1 <= single_port_ram_data_out_net;
  adder_s_net <= in1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant2 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_limit 
  generic map (
    cnt_15_0 => 507,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 9
  )
  port map (
    en => "1",
    rst => "0",
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  single_port_ram : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"00000000000000000000000000000000",
    latency => 2,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 16384,
    mem_type => "block",
    read_reset_val => "0",
    width => 32,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => adder_s_net,
    we => constant2_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => single_port_ram_data_out_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/Q0/pulse_ext/posedge
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_posedge_x1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_posedge_x1;
architecture structural of blast_module_v6_cordic_ddc_posedge_x1 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay58_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= logical_y_net;
  delay58_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => delay58_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => delay58_q_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/Q0/pulse_ext
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pulse_ext_x1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pulse_ext_x1;
architecture structural of blast_module_v6_cordic_ddc_pulse_ext_x1 is 
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay58_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 10-1 downto 0 );
  signal counter3_op_net : std_logic_vector( 10-1 downto 0 );
begin
  out_x0 <= relational5_op_net;
  delay58_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  posedge : entity xil_defaultlib.blast_module_v6_cordic_ddc_posedge_x1 
  port map (
    in_x0 => delay58_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => logical_y_net
  );
  constant5 : entity xil_defaultlib.sysgen_constant_3b37f35939 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant5_op_net
  );
  counter3 : entity xil_defaultlib.sysgen_counter_e59cfdbb09 
  port map (
    clr => '0',
    rst => logical_y_net,
    en => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter3_op_net
  );
  relational5 : entity xil_defaultlib.sysgen_relational_08159b4dc0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter3_op_net,
    b => constant5_op_net,
    op => relational5_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/Q0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_q0 is
  port (
    new_acc : in std_logic_vector( 1-1 downto 0 );
    din : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_q0;
architecture structural of blast_module_v6_cordic_ddc_q0 is 
  signal single_port_ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay58_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay50_q_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 32-1 downto 0 );
  signal mux_y_net : std_logic_vector( 32-1 downto 0 );
  signal constant_op_net : std_logic_vector( 32-1 downto 0 );
begin
  dout <= single_port_ram_data_out_net;
  valid <= relational5_op_net;
  delay58_q_net <= new_acc;
  delay50_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay_bram_x5 
  port map (
    in1 => adder_s_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => single_port_ram_data_out_net
  );
  pulse_ext : entity xil_defaultlib.blast_module_v6_cordic_ddc_pulse_ext_x1 
  port map (
    in_x0 => delay58_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => relational5_op_net
  );
  adder : entity xil_defaultlib.sysgen_addsub_8335f39909 
  port map (
    clr => '0',
    a => delay50_q_net,
    b => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_947176cc4e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_02817e1bc0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => relational5_op_net,
    d0 => single_port_ram_data_out_net,
    d1 => constant_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/Q1/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_delay_bram_x8 is
  port (
    in1 : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 32-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_delay_bram_x8;
architecture structural of blast_module_v6_cordic_ddc_delay_bram_x8 is 
  signal single_port_ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal adder_s_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  out1 <= single_port_ram_data_out_net;
  adder_s_net <= in1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant2 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  counter : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlcounter_limit 
  generic map (
    cnt_15_0 => 507,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "blast_module_v6_cordic_ddc_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 9
  )
  port map (
    en => "1",
    rst => "0",
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  single_port_ram : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlspram 
  generic map (
    init_value => b"00000000000000000000000000000000",
    latency => 2,
    mem_init_file => "xpm_f6cc85_vivado.mem",
    mem_size => 16384,
    mem_type => "block",
    read_reset_val => "0",
    width => 32,
    width_addr => 9,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => adder_s_net,
    we => constant2_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => single_port_ram_data_out_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/Q1/pulse_ext/posedge
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_posedge_x2 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_posedge_x2;
architecture structural of blast_module_v6_cordic_ddc_posedge_x2 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay58_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= logical_y_net;
  delay58_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => delay58_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_5bf0fcff18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => delay58_q_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/Q1/pulse_ext
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pulse_ext_x2 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pulse_ext_x2;
architecture structural of blast_module_v6_cordic_ddc_pulse_ext_x2 is 
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay58_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 10-1 downto 0 );
  signal counter3_op_net : std_logic_vector( 10-1 downto 0 );
begin
  out_x0 <= relational5_op_net;
  delay58_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  posedge : entity xil_defaultlib.blast_module_v6_cordic_ddc_posedge_x2 
  port map (
    in_x0 => delay58_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => logical_y_net
  );
  constant5 : entity xil_defaultlib.sysgen_constant_3b37f35939 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant5_op_net
  );
  counter3 : entity xil_defaultlib.sysgen_counter_e59cfdbb09 
  port map (
    clr => '0',
    rst => logical_y_net,
    en => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter3_op_net
  );
  relational5 : entity xil_defaultlib.sysgen_relational_08159b4dc0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter3_op_net,
    b => constant5_op_net,
    op => relational5_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/Q1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_q1 is
  port (
    new_acc : in std_logic_vector( 1-1 downto 0 );
    din : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 32-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_q1;
architecture structural of blast_module_v6_cordic_ddc_q1 is 
  signal single_port_ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay58_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay62_q_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 32-1 downto 0 );
  signal mux_y_net : std_logic_vector( 32-1 downto 0 );
  signal constant_op_net : std_logic_vector( 32-1 downto 0 );
begin
  dout <= single_port_ram_data_out_net;
  valid <= relational5_op_net;
  delay58_q_net <= new_acc;
  delay62_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.blast_module_v6_cordic_ddc_delay_bram_x8 
  port map (
    in1 => adder_s_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => single_port_ram_data_out_net
  );
  pulse_ext : entity xil_defaultlib.blast_module_v6_cordic_ddc_pulse_ext_x2 
  port map (
    in_x0 => delay58_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => relational5_op_net
  );
  adder : entity xil_defaultlib.sysgen_addsub_8335f39909 
  port map (
    clr => '0',
    a => delay62_q_net,
    b => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_947176cc4e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  mux : entity xil_defaultlib.sysgen_mux_02817e1bc0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => relational5_op_net,
    d0 => single_port_ram_data_out_net,
    d1 => constant_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/sync/edge_detect2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_edge_detect2 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_edge_detect2;
architecture structural of blast_module_v6_cordic_ddc_edge_detect2 is 
  signal edge_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal accum_reset_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= edge_op_y_net;
  accum_reset_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => accum_reset_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => accum_reset_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  edge_op : entity xil_defaultlib.sysgen_logical_c96ceaca88 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => delay_q_net,
    y => edge_op_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp/sync
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_sync is
  port (
    sync_in : in std_logic_vector( 1-1 downto 0 );
    acc_rst_in : in std_logic_vector( 1-1 downto 0 );
    acc_len_in : in std_logic_vector( 24-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    accum_ready : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_sync;
architecture structural of blast_module_v6_cordic_ddc_sync is 
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay6_q_net : std_logic_vector( 1-1 downto 0 );
  signal accum_reset_net : std_logic_vector( 1-1 downto 0 );
  signal accum_len_net : std_logic_vector( 24-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal edge_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal accum_counter1_op_net : std_logic_vector( 24-1 downto 0 );
begin
  accum_ready <= relational4_op_net;
  delay6_q_net <= sync_in;
  accum_reset_net <= acc_rst_in;
  accum_len_net <= acc_len_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  edge_detect2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_edge_detect2 
  port map (
    in_x0 => accum_reset_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => edge_op_y_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  convert1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register1_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  logical : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => edge_op_y_net,
    d1 => relational4_op_net,
    y => logical_y_net
  );
  register1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    d => constant1_op_net,
    rst => edge_op_y_net,
    en => delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  relational4 : entity xil_defaultlib.sysgen_relational_a73ec3dcbd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => accum_counter1_op_net,
    b => accum_len_net,
    op => relational4_op_net
  );
  accum_counter1 : entity xil_defaultlib.sysgen_counter_bfda3b3425 
  port map (
    clr => '0',
    rst => logical_y_net,
    en => convert1_dout_net,
    clk => clk_net,
    ce => ce_net,
    op => accum_counter1_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/downsamp
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_downsamp is
  port (
    sync_in : in std_logic_vector( 1-1 downto 0 );
    i0_x0 : in std_logic_vector( 19-1 downto 0 );
    q0_x0 : in std_logic_vector( 19-1 downto 0 );
    i1_x0 : in std_logic_vector( 19-1 downto 0 );
    q1_x0 : in std_logic_vector( 19-1 downto 0 );
    acc_rst_in : in std_logic_vector( 1-1 downto 0 );
    acc_len_in : in std_logic_vector( 24-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    i0_out : out std_logic_vector( 32-1 downto 0 );
    q0_out : out std_logic_vector( 32-1 downto 0 );
    i1_out : out std_logic_vector( 32-1 downto 0 );
    q1_out : out std_logic_vector( 32-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_downsamp;
architecture structural of blast_module_v6_cordic_ddc_downsamp is 
  signal delay57_q_net : std_logic_vector( 32-1 downto 0 );
  signal delay24_q_net : std_logic_vector( 32-1 downto 0 );
  signal delay23_q_net : std_logic_vector( 32-1 downto 0 );
  signal delay28_q_net : std_logic_vector( 32-1 downto 0 );
  signal delay9_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay6_q_net : std_logic_vector( 1-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_real_net : std_logic_vector( 19-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_imag_net : std_logic_vector( 19-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_real_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_imag_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal accum_reset_net : std_logic_vector( 1-1 downto 0 );
  signal accum_len_net : std_logic_vector( 24-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal single_port_ram_data_out_net_x2 : std_logic_vector( 32-1 downto 0 );
  signal relational5_op_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal delay58_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay49_q_net : std_logic_vector( 19-1 downto 0 );
  signal single_port_ram_data_out_net_x1 : std_logic_vector( 32-1 downto 0 );
  signal relational5_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay60_q_net : std_logic_vector( 19-1 downto 0 );
  signal single_port_ram_data_out_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay50_q_net : std_logic_vector( 19-1 downto 0 );
  signal single_port_ram_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal relational5_op_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal delay62_q_net : std_logic_vector( 19-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
begin
  i0_out <= delay57_q_net;
  q0_out <= delay24_q_net;
  i1_out <= delay23_q_net;
  q1_out <= delay28_q_net;
  sync_out <= delay9_q_net;
  delay6_q_net <= sync_in;
  cordic_6_0_m_axis_dout_tdata_real_net <= i0_x0;
  cordic_6_0_m_axis_dout_tdata_imag_net <= q0_x0;
  cordic_6_0_m_axis_dout_tdata_real_net_x0 <= i1_x0;
  cordic_6_0_m_axis_dout_tdata_imag_net_x0 <= q1_x0;
  accum_reset_net <= acc_rst_in;
  accum_len_net <= acc_len_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  i0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_i0 
  port map (
    new_acc => delay58_q_net,
    din => delay49_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => single_port_ram_data_out_net_x2,
    valid => relational5_op_net_x1
  );
  i1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_i1 
  port map (
    new_acc => delay58_q_net,
    din => delay60_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => single_port_ram_data_out_net_x1,
    valid => relational5_op_net_x0
  );
  q0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_q0 
  port map (
    new_acc => delay58_q_net,
    din => delay50_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => single_port_ram_data_out_net_x0,
    valid => relational5_op_net
  );
  q1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_q1 
  port map (
    new_acc => delay58_q_net,
    din => delay62_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => single_port_ram_data_out_net,
    valid => relational5_op_net_x2
  );
  sync : entity xil_defaultlib.blast_module_v6_cordic_ddc_sync 
  port map (
    sync_in => delay6_q_net,
    acc_rst_in => accum_reset_net,
    acc_len_in => accum_len_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    accum_ready => relational4_op_net
  );
  delay23 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 32
  )
  port map (
    en => '1',
    rst => '0',
    d => single_port_ram_data_out_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => delay23_q_net
  );
  delay24 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 32
  )
  port map (
    en => '1',
    rst => '0',
    d => single_port_ram_data_out_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay24_q_net
  );
  delay28 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 32
  )
  port map (
    en => '1',
    rst => '0',
    d => single_port_ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => delay28_q_net
  );
  delay49 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 19
  )
  port map (
    en => '1',
    rst => '0',
    d => cordic_6_0_m_axis_dout_tdata_real_net,
    clk => clk_net,
    ce => ce_net,
    q => delay49_q_net
  );
  delay50 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 19
  )
  port map (
    en => '1',
    rst => '0',
    d => cordic_6_0_m_axis_dout_tdata_imag_net,
    clk => clk_net,
    ce => ce_net,
    q => delay50_q_net
  );
  delay57 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 32
  )
  port map (
    en => '1',
    rst => '0',
    d => single_port_ram_data_out_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => delay57_q_net
  );
  delay58 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => relational4_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay58_q_net
  );
  delay60 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 19
  )
  port map (
    en => '1',
    rst => '0',
    d => cordic_6_0_m_axis_dout_tdata_real_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay60_q_net
  );
  delay62 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 19
  )
  port map (
    en => '1',
    rst => '0',
    d => cordic_6_0_m_axis_dout_tdata_imag_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay62_q_net
  );
  delay9 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay58_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay9_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/fft_sync
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_fft_sync is
  port (
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    data_ready : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_fft_sync;
architecture structural of blast_module_v6_cordic_ddc_fft_sync is 
  signal logical3_y_net : std_logic_vector( 1-1 downto 0 );
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 9-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal fft_bin_counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  data_ready <= logical3_y_net;
  register0_q_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_3c0307c440 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_fd240a3f03 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  convert : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_0e37466b68 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => register0_q_net,
    d1 => logical3_y_net,
    y => logical1_y_net
  );
  logical3 : entity xil_defaultlib.sysgen_logical_f5cc4a54e0 
  port map (
    clr => '0',
    d0 => register0_q_net,
    d1 => relational3_op_net,
    clk => clk_net,
    ce => ce_net,
    y => logical3_y_net
  );
  register_x0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => constant2_op_net,
    en => register0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  relational3 : entity xil_defaultlib.sysgen_relational_61035e34f5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => fft_bin_counter_op_net,
    b => constant1_op_net,
    op => relational3_op_net
  );
  fft_bin_counter : entity xil_defaultlib.sysgen_counter_e6e439bf8c 
  port map (
    clr => '0',
    rst => logical1_y_net,
    en => convert_dout_net,
    clk => clk_net,
    ce => ce_net,
    op => fft_bin_counter_op_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/pipeline3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pipeline3 is
  port (
    d : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    q : out std_logic_vector( 16-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pipeline3;
architecture structural of blast_module_v6_cordic_ddc_pipeline3 is 
  signal register0_q_net : std_logic_vector( 16-1 downto 0 );
  signal adc_i1_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  q <= register0_q_net;
  adc_i1_net <= d;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => adc_i1_net,
    clk => clk_net,
    ce => ce_net,
    q => register0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/pipeline4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pipeline4 is
  port (
    d : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    q : out std_logic_vector( 16-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pipeline4;
architecture structural of blast_module_v6_cordic_ddc_pipeline4 is 
  signal register0_q_net : std_logic_vector( 16-1 downto 0 );
  signal adc_i0_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  q <= register0_q_net;
  adc_i0_net <= d;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => adc_i0_net,
    clk => clk_net,
    ce => ce_net,
    q => register0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/pipeline5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pipeline5 is
  port (
    d : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    q : out std_logic_vector( 16-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pipeline5;
architecture structural of blast_module_v6_cordic_ddc_pipeline5 is 
  signal register0_q_net : std_logic_vector( 16-1 downto 0 );
  signal adc_q1_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  q <= register0_q_net;
  adc_q1_net <= d;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => adc_q1_net,
    clk => clk_net,
    ce => ce_net,
    q => register0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/pipeline6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pipeline6 is
  port (
    d : in std_logic_vector( 16-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    q : out std_logic_vector( 16-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pipeline6;
architecture structural of blast_module_v6_cordic_ddc_pipeline6 is 
  signal register0_q_net : std_logic_vector( 16-1 downto 0 );
  signal adc_q0_net : std_logic_vector( 16-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  q <= register0_q_net;
  adc_q0_net <= d;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlregister 
  generic map (
    d_width => 16,
    init_value => b"0000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => adc_q0_net,
    clk => clk_net,
    ce => ce_net,
    q => register0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/pipeline7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pipeline7 is
  port (
    d : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    q : out std_logic_vector( 32-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pipeline7;
architecture structural of blast_module_v6_cordic_ddc_pipeline7 is 
  signal register0_q_net : std_logic_vector( 32-1 downto 0 );
  signal concat_y_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  q <= register0_q_net;
  concat_y_net <= d;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlregister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/pipeline8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pipeline8 is
  port (
    d : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    q : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pipeline8;
architecture structural of blast_module_v6_cordic_ddc_pipeline8 is 
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal start_dac_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  q <= register1_q_net;
  start_dac_net <= d;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => start_dac_net,
    clk => clk_net,
    ce => ce_net,
    q => register0_q_net
  );
  register1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => register0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/pipeline9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_pipeline9 is
  port (
    d : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    q : out std_logic_vector( 32-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_pipeline9;
architecture structural of blast_module_v6_cordic_ddc_pipeline9 is 
  signal register0_q_net : std_logic_vector( 32-1 downto 0 );
  signal concat_y_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  q <= register0_q_net;
  concat_y_net <= d;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register0 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xlregister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register0_q_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/posedge1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_posedge1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_posedge1;
architecture structural of blast_module_v6_cordic_ddc_posedge1 is 
  signal edge_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= edge_op_y_net;
  register1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity xil_defaultlib.sysgen_delay_082ef01941 
  port map (
    clr => '0',
    d => register1_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_d0b44177fb 
  port map (
    clr => '0',
    ip => register1_q_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  edge_op : entity xil_defaultlib.sysgen_logical_c96ceaca88 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => delay_q_net,
    y => edge_op_y_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/ri_to_c1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c1 is
  port (
    re : in std_logic_vector( 19-1 downto 0 );
    im : in std_logic_vector( 19-1 downto 0 );
    c : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c1;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c1 is 
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_real_net : std_logic_vector( 19-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_imag_net : std_logic_vector( 19-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  c <= concat_y_net;
  cordic_6_0_m_axis_dout_tdata_real_net <= re;
  cordic_6_0_m_axis_dout_tdata_imag_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_646be2ce72 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => cordic_6_0_m_axis_dout_tdata_imag_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => cordic_6_0_m_axis_dout_tdata_real_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/ri_to_c2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c2 is
  port (
    re : in std_logic_vector( 19-1 downto 0 );
    im : in std_logic_vector( 19-1 downto 0 );
    c : out std_logic_vector( 38-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c2;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c2 is 
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_real_net : std_logic_vector( 19-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_imag_net : std_logic_vector( 19-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  c <= concat_y_net;
  cordic_6_0_m_axis_dout_tdata_real_net <= re;
  cordic_6_0_m_axis_dout_tdata_imag_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_646be2ce72 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => cordic_6_0_m_axis_dout_tdata_imag_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_54c3542cc7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => cordic_6_0_m_axis_dout_tdata_real_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/ri_to_c4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c4 is
  port (
    re : in std_logic_vector( 16-1 downto 0 );
    im : in std_logic_vector( 16-1 downto 0 );
    c : out std_logic_vector( 32-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c4;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c4 is 
  signal concat_y_net : std_logic_vector( 32-1 downto 0 );
  signal register0_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal register0_q_net : std_logic_vector( 16-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
begin
  c <= concat_y_net;
  register0_q_net_x0 <= re;
  register0_q_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_26a5bf778a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_a5073c6c33 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => register0_q_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_a5073c6c33 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => register0_q_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc/ri_to_c5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_ri_to_c5_x1 is
  port (
    re : in std_logic_vector( 16-1 downto 0 );
    im : in std_logic_vector( 16-1 downto 0 );
    c : out std_logic_vector( 32-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_ri_to_c5_x1;
architecture structural of blast_module_v6_cordic_ddc_ri_to_c5_x1 is 
  signal concat_y_net : std_logic_vector( 32-1 downto 0 );
  signal register0_q_net_x0 : std_logic_vector( 16-1 downto 0 );
  signal register0_q_net : std_logic_vector( 16-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 16-1 downto 0 );
begin
  c <= concat_y_net;
  register0_q_net_x0 <= re;
  register0_q_net <= im;
  concat : entity xil_defaultlib.sysgen_concat_26a5bf778a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity xil_defaultlib.sysgen_reinterpret_a5073c6c33 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => register0_q_net,
    output_port => force_im_output_port_net
  );
  force_re : entity xil_defaultlib.sysgen_reinterpret_a5073c6c33 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => register0_q_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block blast_module_v6_cordic_ddc_struct
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_struct is
  port (
    accum_len : in std_logic_vector( 24-1 downto 0 );
    accum_reset : in std_logic_vector( 1-1 downto 0 );
    adc_i0 : in std_logic_vector( 16-1 downto 0 );
    adc_i1 : in std_logic_vector( 16-1 downto 0 );
    adc_q0 : in std_logic_vector( 16-1 downto 0 );
    adc_q1 : in std_logic_vector( 16-1 downto 0 );
    bin_num : in std_logic_vector( 10-1 downto 0 );
    dds_shift : in std_logic_vector( 9-1 downto 0 );
    dphi_even : in std_logic_vector( 16-1 downto 0 );
    dphi_odd : in std_logic_vector( 16-1 downto 0 );
    fft_shift : in std_logic_vector( 10-1 downto 0 );
    load_bins : in std_logic_vector( 11-1 downto 0 );
    start_dac : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    accum_snap_i0 : out std_logic_vector( 32-1 downto 0 );
    accum_snap_i1 : out std_logic_vector( 32-1 downto 0 );
    accum_snap_q0 : out std_logic_vector( 32-1 downto 0 );
    accum_snap_q1 : out std_logic_vector( 32-1 downto 0 );
    accum_snap_sync : out std_logic_vector( 1-1 downto 0 );
    ddc_snap_i0q0 : out std_logic_vector( 38-1 downto 0 );
    ddc_snap_i1q1 : out std_logic_vector( 38-1 downto 0 );
    ddc_snap_sync : out std_logic_vector( 1-1 downto 0 );
    fft_of : out std_logic_vector( 1-1 downto 0 );
    fft_snap_i0q0 : out std_logic_vector( 36-1 downto 0 );
    fft_snap_i1q1 : out std_logic_vector( 36-1 downto 0 );
    fft_snap_sync : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc_struct;
architecture structural of blast_module_v6_cordic_ddc_struct is 
  signal accum_len_net : std_logic_vector( 24-1 downto 0 );
  signal accum_reset_net : std_logic_vector( 1-1 downto 0 );
  signal delay57_q_net : std_logic_vector( 32-1 downto 0 );
  signal delay23_q_net : std_logic_vector( 32-1 downto 0 );
  signal delay24_q_net : std_logic_vector( 32-1 downto 0 );
  signal delay28_q_net : std_logic_vector( 32-1 downto 0 );
  signal delay9_q_net : std_logic_vector( 1-1 downto 0 );
  signal adc_i0_net : std_logic_vector( 16-1 downto 0 );
  signal adc_i1_net : std_logic_vector( 16-1 downto 0 );
  signal adc_q0_net : std_logic_vector( 16-1 downto 0 );
  signal adc_q1_net : std_logic_vector( 16-1 downto 0 );
  signal bin_num_net : std_logic_vector( 10-1 downto 0 );
  signal concat_y_net_x4 : std_logic_vector( 38-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 38-1 downto 0 );
  signal delay6_q_net : std_logic_vector( 1-1 downto 0 );
  signal dds_shift_net : std_logic_vector( 9-1 downto 0 );
  signal dphi_even_net : std_logic_vector( 16-1 downto 0 );
  signal dphi_odd_net : std_logic_vector( 16-1 downto 0 );
  signal of_or_y_net : std_logic_vector( 1-1 downto 0 );
  signal fft_shift_net : std_logic_vector( 10-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 36-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 36-1 downto 0 );
  signal logical3_y_net : std_logic_vector( 1-1 downto 0 );
  signal load_bins_net : std_logic_vector( 11-1 downto 0 );
  signal start_dac_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal edge_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal register0_q_net_x1 : std_logic_vector( 32-1 downto 0 );
  signal register0_q_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal delay98_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay32_q_net : std_logic_vector( 72-1 downto 0 );
  signal slice39_y_net : std_logic_vector( 9-1 downto 0 );
  signal slice36_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice40_y_net : std_logic_vector( 9-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 72-1 downto 0 );
  signal force_re_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 36-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_imag_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_real_net : std_logic_vector( 19-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_imag_net : std_logic_vector( 19-1 downto 0 );
  signal cordic_6_0_m_axis_dout_tdata_real_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal register0_q_net_x5 : std_logic_vector( 16-1 downto 0 );
  signal register0_q_net_x4 : std_logic_vector( 16-1 downto 0 );
  signal register0_q_net_x3 : std_logic_vector( 16-1 downto 0 );
  signal register0_q_net_x2 : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 32-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 32-1 downto 0 );
  signal concatenate7_y_net : std_logic_vector( 72-1 downto 0 );
begin
  accum_len_net <= accum_len;
  accum_reset_net <= accum_reset;
  accum_snap_i0 <= delay57_q_net;
  accum_snap_i1 <= delay23_q_net;
  accum_snap_q0 <= delay24_q_net;
  accum_snap_q1 <= delay28_q_net;
  accum_snap_sync <= delay9_q_net;
  adc_i0_net <= adc_i0;
  adc_i1_net <= adc_i1;
  adc_q0_net <= adc_q0;
  adc_q1_net <= adc_q1;
  bin_num_net <= bin_num;
  ddc_snap_i0q0 <= concat_y_net_x4;
  ddc_snap_i1q1 <= concat_y_net_x3;
  ddc_snap_sync <= delay6_q_net;
  dds_shift_net <= dds_shift;
  dphi_even_net <= dphi_even;
  dphi_odd_net <= dphi_odd;
  fft_of <= of_or_y_net;
  fft_shift_net <= fft_shift;
  fft_snap_i0q0 <= delay3_q_net;
  fft_snap_i1q1 <= delay2_q_net;
  fft_snap_sync <= logical3_y_net;
  load_bins_net <= load_bins;
  start_dac_net <= start_dac;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pfb : entity xil_defaultlib.blast_module_v6_cordic_ddc_pfb 
  port map (
    sync => edge_op_y_net,
    i0q0_in => register0_q_net_x1,
    i1q1_in => register0_q_net_x0,
    fft_shift_in => fft_shift_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => register0_q_net,
    i0q0 => concat_y_net,
    i1q1 => concat_y_net_x0,
    fft_of => of_or_y_net
  );
  bin_select : entity xil_defaultlib.blast_module_v6_cordic_ddc_bin_select 
  port map (
    sync_in => logical3_y_net,
    bin_data => delay1_q_net,
    load_bins => load_bins_net,
    bin_idx => bin_num_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => delay98_q_net,
    bin_data_out => delay32_q_net,
    bin_idx0 => slice39_y_net,
    select0 => slice36_y_net,
    bini_idx2 => slice40_y_net,
    select2 => slice3_y_net
  );
  c_to_ri3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri3 
  port map (
    c => slice14_y_net,
    re => force_re_output_port_net_x0,
    im => force_im_output_port_net_x0
  );
  c_to_ri6 : entity xil_defaultlib.blast_module_v6_cordic_ddc_c_to_ri6 
  port map (
    c => slice13_y_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  chan_select : entity xil_defaultlib.blast_module_v6_cordic_ddc_chan_select 
  port map (
    sync => delay98_q_net,
    bin_data => delay32_q_net,
    select0 => slice36_y_net,
    select2 => slice3_y_net,
    bin_idx0 => slice39_y_net,
    bin_idx2 => slice40_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => delay8_q_net,
    i0q0 => slice14_y_net,
    i1q1 => slice13_y_net
  );
  ddc_even : entity xil_defaultlib.blast_module_v6_cordic_ddc_ddc_even 
  port map (
    sync_in => delay8_q_net,
    q_in => force_im_output_port_net_x0,
    i_in => force_re_output_port_net_x0,
    dphi_in => dphi_even_net,
    delay_in => dds_shift_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => delay6_q_net,
    q_out => cordic_6_0_m_axis_dout_tdata_imag_net_x0,
    i_out => cordic_6_0_m_axis_dout_tdata_real_net
  );
  ddc_odd : entity xil_defaultlib.blast_module_v6_cordic_ddc_ddc_odd 
  port map (
    sync_in => delay8_q_net,
    q_in => force_im_output_port_net,
    i_in => force_re_output_port_net,
    dphi_in => dphi_odd_net,
    delay_in => dds_shift_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    q_out => cordic_6_0_m_axis_dout_tdata_imag_net,
    i_out => cordic_6_0_m_axis_dout_tdata_real_net_x0
  );
  downsamp : entity xil_defaultlib.blast_module_v6_cordic_ddc_downsamp 
  port map (
    sync_in => delay6_q_net,
    i0_x0 => cordic_6_0_m_axis_dout_tdata_real_net,
    q0_x0 => cordic_6_0_m_axis_dout_tdata_imag_net_x0,
    i1_x0 => cordic_6_0_m_axis_dout_tdata_real_net_x0,
    q1_x0 => cordic_6_0_m_axis_dout_tdata_imag_net,
    acc_rst_in => accum_reset_net,
    acc_len_in => accum_len_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    i0_out => delay57_q_net,
    q0_out => delay24_q_net,
    i1_out => delay23_q_net,
    q1_out => delay28_q_net,
    sync_out => delay9_q_net
  );
  fft_sync : entity xil_defaultlib.blast_module_v6_cordic_ddc_fft_sync 
  port map (
    sync_in => register0_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    data_ready => logical3_y_net
  );
  pipeline3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_pipeline3 
  port map (
    d => adc_i1_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    q => register0_q_net_x5
  );
  pipeline4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_pipeline4 
  port map (
    d => adc_i0_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    q => register0_q_net_x4
  );
  pipeline5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_pipeline5 
  port map (
    d => adc_q1_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    q => register0_q_net_x3
  );
  pipeline6 : entity xil_defaultlib.blast_module_v6_cordic_ddc_pipeline6 
  port map (
    d => adc_q0_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    q => register0_q_net_x2
  );
  pipeline7 : entity xil_defaultlib.blast_module_v6_cordic_ddc_pipeline7 
  port map (
    d => concat_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    q => register0_q_net_x1
  );
  pipeline8 : entity xil_defaultlib.blast_module_v6_cordic_ddc_pipeline8 
  port map (
    d => start_dac_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    q => register1_q_net
  );
  pipeline9 : entity xil_defaultlib.blast_module_v6_cordic_ddc_pipeline9 
  port map (
    d => concat_y_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    q => register0_q_net_x0
  );
  posedge1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_posedge1 
  port map (
    in_x0 => register1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => edge_op_y_net
  );
  ri_to_c1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c1 
  port map (
    re => cordic_6_0_m_axis_dout_tdata_real_net,
    im => cordic_6_0_m_axis_dout_tdata_imag_net_x0,
    c => concat_y_net_x4
  );
  ri_to_c2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c2 
  port map (
    re => cordic_6_0_m_axis_dout_tdata_real_net_x0,
    im => cordic_6_0_m_axis_dout_tdata_imag_net,
    c => concat_y_net_x3
  );
  ri_to_c4 : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c4 
  port map (
    re => register0_q_net_x4,
    im => register0_q_net_x2,
    c => concat_y_net_x2
  );
  ri_to_c5 : entity xil_defaultlib.blast_module_v6_cordic_ddc_ri_to_c5_x1 
  port map (
    re => register0_q_net_x5,
    im => register0_q_net_x3,
    c => concat_y_net_x1
  );
  delay1 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 72
  )
  port map (
    en => '1',
    rst => '0',
    d => concatenate7_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  delay2 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay3 : entity xil_defaultlib.blast_module_v6_cordic_ddc_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay3_q_net
  );
  concatenate7 : entity xil_defaultlib.sysgen_concat_9685bf23bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x0,
    in1 => concat_y_net,
    y => concatenate7_y_net
  );
end structural;
-- Generated from Simulink block 
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc_default_clock_driver is
  port (
    blast_module_v6_cordic_ddc_sysclk : in std_logic;
    blast_module_v6_cordic_ddc_sysce : in std_logic;
    blast_module_v6_cordic_ddc_sysclr : in std_logic;
    blast_module_v6_cordic_ddc_clk1 : out std_logic;
    blast_module_v6_cordic_ddc_ce1 : out std_logic
  );
end blast_module_v6_cordic_ddc_default_clock_driver;
architecture structural of blast_module_v6_cordic_ddc_default_clock_driver is 
begin
  clockdriver : entity xil_defaultlib.xlclockdriver 
  generic map (
    period => 1,
    log_2_period => 1
  )
  port map (
    sysclk => blast_module_v6_cordic_ddc_sysclk,
    sysce => blast_module_v6_cordic_ddc_sysce,
    sysclr => blast_module_v6_cordic_ddc_sysclr,
    clk => blast_module_v6_cordic_ddc_clk1,
    ce => blast_module_v6_cordic_ddc_ce1
  );
end structural;
-- Generated from Simulink block 
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity blast_module_v6_cordic_ddc is
  port (
    accum_len : in std_logic_vector( 24-1 downto 0 );
    accum_reset : in std_logic_vector( 1-1 downto 0 );
    adc_i0 : in std_logic_vector( 16-1 downto 0 );
    adc_i1 : in std_logic_vector( 16-1 downto 0 );
    adc_q0 : in std_logic_vector( 16-1 downto 0 );
    adc_q1 : in std_logic_vector( 16-1 downto 0 );
    bin_num : in std_logic_vector( 10-1 downto 0 );
    dds_shift : in std_logic_vector( 9-1 downto 0 );
    dphi_even : in std_logic_vector( 16-1 downto 0 );
    dphi_odd : in std_logic_vector( 16-1 downto 0 );
    fft_shift : in std_logic_vector( 10-1 downto 0 );
    load_bins : in std_logic_vector( 11-1 downto 0 );
    start_dac : in std_logic_vector( 1-1 downto 0 );
    clk : in std_logic;
    accum_snap_i0 : out std_logic_vector( 32-1 downto 0 );
    accum_snap_i1 : out std_logic_vector( 32-1 downto 0 );
    accum_snap_q0 : out std_logic_vector( 32-1 downto 0 );
    accum_snap_q1 : out std_logic_vector( 32-1 downto 0 );
    accum_snap_sync : out std_logic_vector( 1-1 downto 0 );
    ddc_snap_i0q0 : out std_logic_vector( 38-1 downto 0 );
    ddc_snap_i1q1 : out std_logic_vector( 38-1 downto 0 );
    ddc_snap_sync : out std_logic_vector( 1-1 downto 0 );
    fft_of : out std_logic_vector( 1-1 downto 0 );
    fft_snap_i0q0 : out std_logic_vector( 36-1 downto 0 );
    fft_snap_i1q1 : out std_logic_vector( 36-1 downto 0 );
    fft_snap_sync : out std_logic_vector( 1-1 downto 0 )
  );
end blast_module_v6_cordic_ddc;
architecture structural of blast_module_v6_cordic_ddc is 
  attribute core_generation_info : string;
  attribute core_generation_info of structural : architecture is "blast_module_v6_cordic_ddc,sysgen_core_2021_1,{,compilation=IP Catalog,block_icon_display=Default,family=zynquplusRFSOC,part=xczu28dr,speed=-2-e,package=ffvg1517,synthesis_language=vhdl,hdl_library=xil_defaultlib,synthesis_strategy=Vivado Synthesis Defaults,implementation_strategy=Vivado Implementation Defaults,testbench=0,interface_doc=0,ce_clr=0,clock_period=10,system_simulink_period=1,waveform_viewer=0,axilite_interface=0,ip_catalog_plugin=0,hwcosim_burst_mode=0,simulation_time=10,addsub=93,assert=7,concat=235,constant=179,convert=175,cordic_v6_0=2,counter=66,delay=434,dpram=8,inv=114,logical=155,mult=52,mux=111,negate=15,register=14,reinterpret=1236,relational=57,scale=40,shift=4,slice=914,spram=18,sprom=16,}";
  signal clk_1_net : std_logic;
  signal ce_1_net : std_logic;
begin
  blast_module_v6_cordic_ddc_default_clock_driver : entity xil_defaultlib.blast_module_v6_cordic_ddc_default_clock_driver 
  port map (
    blast_module_v6_cordic_ddc_sysclk => clk,
    blast_module_v6_cordic_ddc_sysce => '1',
    blast_module_v6_cordic_ddc_sysclr => '0',
    blast_module_v6_cordic_ddc_clk1 => clk_1_net,
    blast_module_v6_cordic_ddc_ce1 => ce_1_net
  );
  blast_module_v6_cordic_ddc_struct : entity xil_defaultlib.blast_module_v6_cordic_ddc_struct 
  port map (
    accum_len => accum_len,
    accum_reset => accum_reset,
    adc_i0 => adc_i0,
    adc_i1 => adc_i1,
    adc_q0 => adc_q0,
    adc_q1 => adc_q1,
    bin_num => bin_num,
    dds_shift => dds_shift,
    dphi_even => dphi_even,
    dphi_odd => dphi_odd,
    fft_shift => fft_shift,
    load_bins => load_bins,
    start_dac => start_dac,
    clk_1 => clk_1_net,
    ce_1 => ce_1_net,
    accum_snap_i0 => accum_snap_i0,
    accum_snap_i1 => accum_snap_i1,
    accum_snap_q0 => accum_snap_q0,
    accum_snap_q1 => accum_snap_q1,
    accum_snap_sync => accum_snap_sync,
    ddc_snap_i0q0 => ddc_snap_i0q0,
    ddc_snap_i1q1 => ddc_snap_i1q1,
    ddc_snap_sync => ddc_snap_sync,
    fft_of => fft_of,
    fft_snap_i0q0 => fft_snap_i0q0,
    fft_snap_i1q1 => fft_snap_i1q1,
    fft_snap_sync => fft_snap_sync
  );
end structural;
