<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<!-- import the script somewhere in the head -->
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cloudFPGA (cF) API: repos_for_Dox/cFp_Zoo/ROLE/vision/hdl/Role.vhdl Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">cloudFPGA (cF) API
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">The documentation of the source code of cloudFPGA (cF)</div>
  </td>
   <td style="padding-left: 0.5em;">
   <div id="projectbrief"><a href="https://cloudfpga.github.io/Doc">Return to the generic documentation of cloudFPGA</a></div>
   </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('cFp__Zoo_2ROLE_2vision_2hdl_2Role_8vhdl_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Role.vhdl</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cFp__Zoo_2ROLE_2vision_2hdl_2Role_8vhdl.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">--  *</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">--  *                       cloudFPGA</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">--  *     Copyright IBM Research, All Rights Reserved</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">--  *    =============================================</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">--  *     Created: Apr 2019</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">--  *     Authors: FAB, WEI, NGL</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">--  *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">--  *     Description:</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">--  *       ROLE template for Themisto SRA</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">--  *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">--******************************************************************************</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">--**  CONTEXT CLAUSE  **  FMKU60 ROLE(Flash)</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">--******************************************************************************</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">IEEE</span>;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="vhdlkeyword">use     </span>IEEE.std_logic_1164.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="vhdlkeyword">use     </span>IEEE.numeric_std.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">UNISIM</span>; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="vhdlkeyword">use     </span>UNISIM.vcomponents.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">-- library XIL_DEFAULTLIB;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">-- use     XIL_DEFAULTLIB.all;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">--******************************************************************************</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">--**  ENTITY  **  FMKU60 ROLE</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">--******************************************************************************</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keywordflow">entity </span><a class="code" href="classRole__Themisto.html">Role_Themisto</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a6a1cd622ba7ce1ccae6b37350fe3858a">gAxiIdWidth</a></span>          <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span>  <span class="vhdllogic"></span><span class="vhdllogic">8</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">    -- SHELL / Global Input Clock and Reset Interface</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a03cd4ea33db5b989a8153f3a8066afad">piSHL_156_25Clk</a></span>                     <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a09002268da26f542b1f5eaadaaa7632c">piSHL_156_25Rst</a></span>                     <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">    -- LY7 Enable and Reset</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#ad1a9bce41adaad815d6bc742ffd5b059">piMMIO_Ly7_Rst</a></span>                      <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a5b9c76821bac845d54b76f3142a73315">piMMIO_Ly7_En</a></span>                       <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">    -- SHELL / Role / Nts0 / Udp Interface</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">    ---- Input AXI-Write Stream Interface ----------</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#adac49cdd7b05d7fb0f9948846be99557">siNRC_Udp_Data_tdata</a></span>       <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a93deb8a4b150d14446591ec085f10bb4">siNRC_Udp_Data_tkeep</a></span>       <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a53efd1513097d7d50adf627827a8b413">siNRC_Udp_Data_tvalid</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a0d80d652096ce3632b981f5636d9ba89">siNRC_Udp_Data_tlast</a></span>       <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a86aeab334a54c0e32f093c91a4e1ddd1">siNRC_Udp_Data_tready</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">    ---- Output AXI-Write Stream Interface ---------</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a023920dd77c97b6cd4d30b4ab308de84">soNRC_Udp_Data_tdata</a></span>       <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#ae16a64a7556bb9f2d679320c1530df4e">soNRC_Udp_Data_tkeep</a></span>       <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a630d04a5f87d8116e6ab1bc4f5c723c4">soNRC_Udp_Data_tvalid</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a5e938761b1c75bd3baddb4e0c6e0665d">soNRC_Udp_Data_tlast</a></span>       <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a4e35c7e4a8438d76b92adaf2daa02fa0">soNRC_Udp_Data_tready</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">    -- Open Port vector</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#afaf9bb55dc8929a876d72bbc65f123d2">poROL_Nrc_Udp_Rx_ports</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">    -- ROLE &lt;-&gt; NRC Meta Interface</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#aa31223b3a2b081363225bdfba357ca5b">soROLE_Nrc_Udp_Meta_TDATA</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a5f0a58acd7f9126f1d48f695445ae600">soROLE_Nrc_Udp_Meta_TVALID</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a02d067011d989627e951d8ca399441be">soROLE_Nrc_Udp_Meta_TREADY</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a07bb0f5e03468b56b60ae4a5111c602a">soROLE_Nrc_Udp_Meta_TKEEP</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#abeccc3f5bdee537ce50d2b7a773bb6d3">soROLE_Nrc_Udp_Meta_TLAST</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a3ea064863673f66e7b86c5cc3cf1b167">siNRC_Role_Udp_Meta_TDATA</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#ad781b5aa1caf0b9e259f5e1ca7e2b99a">siNRC_Role_Udp_Meta_TVALID</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#abb48c78fcca7c5d5aa76d7842ffd2f22">siNRC_Role_Udp_Meta_TREADY</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a1544552e8f7f3665d6a694e208832ef0">siNRC_Role_Udp_Meta_TKEEP</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a84c10d4a7244392833d804d98c5a2edb">siNRC_Role_Udp_Meta_TLAST</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">    -- SHELL / Role / Nts0 / Tcp Interface</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">    ---- Input AXI-Write Stream Interface ----------</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a6828cb900fbe40d5f9bb2b818e0dec0a">siNRC_Tcp_Data_tdata</a></span>       <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#aaf6d6ed404887a86058a43767abf5fc8">siNRC_Tcp_Data_tkeep</a></span>       <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a83a8fb4df7616f95bea677469131d3c1">siNRC_Tcp_Data_tvalid</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#ae2c49d360940ee93fb9b80f419582519">siNRC_Tcp_Data_tlast</a></span>       <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a3c7eb2f90ff1be3c2d8e3fb511fc6de2">siNRC_Tcp_Data_tready</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">    ---- Output AXI-Write Stream Interface ---------</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a3028b6167e4f788d96ed4c6b9f876fca">soNRC_Tcp_Data_tdata</a></span>       <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a955b19dc5febd91c7bf90edaabc61fad">soNRC_Tcp_Data_tkeep</a></span>       <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#afeec964ff1e6c5bebb707fe5e5fcf661">soNRC_Tcp_Data_tvalid</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#abe47ee32020130f153ea0e5da5db07ff">soNRC_Tcp_Data_tlast</a></span>       <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a001dcca4c79309fa819e32a96e3aa553">soNRC_Tcp_Data_tready</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">    -- Open Port vector</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a8268980429290e8420a853634361629d">poROL_Nrc_Tcp_Rx_ports</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">    -- ROLE &lt;-&gt; NRC Meta Interface</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a8fc4e0fad96dd6f0eee29eefb50ef3e2">soROLE_Nrc_Tcp_Meta_TDATA</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a5fd1c94012bec310f9ccfc3e038cf9b0">soROLE_Nrc_Tcp_Meta_TVALID</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a36ae9ee5f020c304b7704132c7219612">soROLE_Nrc_Tcp_Meta_TREADY</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#aa7da8d3f637d9047da848c11a419a9ef">soROLE_Nrc_Tcp_Meta_TKEEP</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#adf625df540d5f646d21007e195885130">soROLE_Nrc_Tcp_Meta_TLAST</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a46cdf30c86ad6301264cd2a0f17643e0">siNRC_Role_Tcp_Meta_TDATA</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a448fd8196b516b6303379b9c4c1d1f57">siNRC_Role_Tcp_Meta_TVALID</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#ad52d3a3c6db40796c198f71f84c64ff4">siNRC_Role_Tcp_Meta_TREADY</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a78244cdaf02cf637f1894d863ca92ef4">siNRC_Role_Tcp_Meta_TKEEP</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a387565afa399e5609187612a490e7956">siNRC_Role_Tcp_Meta_TLAST</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">    -- SHELL / Mem / Mp0 Interface</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">    ---- Memory Port #0 / S2MM-AXIS ----------------</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">    ------ Stream Read Command ---------</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a69a9aad879f40c1a08feb027cdbf29a0">soMEM_Mp0_RdCmd_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">79</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a943aca903d8f2385094e768635f66457">soMEM_Mp0_RdCmd_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#ab2fb39d6b4448861897b42cbb81343f7">soMEM_Mp0_RdCmd_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">    ------ Stream Read Status ----------</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a7a6e9d9fb2d70c100350e28646a0483e">siMEM_Mp0_RdSts_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#abe6d764f8a20d9fdac49cdf942bee4f6">siMEM_Mp0_RdSts_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a73bc8ab4b734ce6ee0e4a0dcb5abf54e">siMEM_Mp0_RdSts_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">    ------ Stream Data Input Channel ---</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a7016a9f3fba77b44116d7f1aac55115f">siMEM_Mp0_Read_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">511</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a176423258f5149fae34652a5b701ab6b">siMEM_Mp0_Read_tkeep</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#afe4222fe5c7210a433f29adb43a3cd10">siMEM_Mp0_Read_tlast</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a95ef9f024fa49cdcb717f29f6bd00166">siMEM_Mp0_Read_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a0ee601d38f5dc4c5314c4bd9f51503a2">siMEM_Mp0_Read_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">    ------ Stream Write Command --------</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#ad1a0ea046e85c275cd41487bbb1feb48">soMEM_Mp0_WrCmd_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">79</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a8e07dc75760c929d53d24ff70ab1e1b3">soMEM_Mp0_WrCmd_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a4fd53f2d641b4560f8e376955ef91329">soMEM_Mp0_WrCmd_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">    ------ Stream Write Status ---------</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a38803228ff5a939fb9dfe0dfb038491b">siMEM_Mp0_WrSts_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#aea9e7662a3b5da2e3954cd455955a3d0">siMEM_Mp0_WrSts_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#ae6fbb54c68c1ba0a8a451b0c2dd5987b">siMEM_Mp0_WrSts_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">    ------ Stream Data Output Channel --</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a72efa62e79c02d5c8ff48ac503a703ab">soMEM_Mp0_Write_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">511</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a3a0256d85ccbaf329f3a6fcfc4a12c4a">soMEM_Mp0_Write_tkeep</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a88d6db98ae7b406ee0e762b76a04e75e">soMEM_Mp0_Write_tlast</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#aeafba662b610790dcf7aca79485216b9">soMEM_Mp0_Write_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a5dcc188980ec501ab399702d8eff75c8">soMEM_Mp0_Write_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">--    --------------------------------------------------------</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">--    -- SHELL / Mem / Mp0 Interface</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">--    --------------------------------------------------------</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">--    moMEM_Mp0_AWID                  : out   std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">--    moMEM_Mp0_AWADDR                : out   std_ulogic_vector(32 downto 0);</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">--    moMEM_Mp0_AWLEN                 : out   std_ulogic_vector(7 downto 0);</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">--    moMEM_Mp0_AWSIZE                : out   std_ulogic_vector(2 downto 0);</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">--    moMEM_Mp0_AWBURST               : out   std_ulogic_vector(1 downto 0);</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">--    moMEM_Mp0_AWVALID               : out   std_ulogic;</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">--    moMEM_Mp0_AWREADY               : in    std_ulogic;</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">--    moMEM_Mp0_WDATA                 : out   std_ulogic_vector(511 downto 0);</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">--    moMEM_Mp0_WSTRB                 : out   std_ulogic_vector(63 downto 0);</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">--    moMEM_Mp0_WLAST                 : out   std_ulogic;</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">--    moMEM_Mp0_WVALID                : out   std_ulogic;</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">--    moMEM_Mp0_WREADY                : in    std_ulogic;</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">--    moMEM_Mp0_BID                   : in    std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">--    moMEM_Mp0_BRESP                 : in    std_ulogic_vector(1 downto 0);</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">--    moMEM_Mp0_BVALID                : in    std_ulogic;</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">--    moMEM_Mp0_BREADY                : out   std_ulogic;</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">--    moMEM_Mp0_ARID                  : out   std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">--    moMEM_Mp0_ARADDR                : out   std_ulogic_vector(32 downto 0);</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">--    moMEM_Mp0_ARLEN                 : out   std_ulogic_vector(7 downto 0);</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">--    moMEM_Mp0_ARSIZE                : out   std_ulogic_vector(2 downto 0);</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">--    moMEM_Mp0_ARBURST               : out   std_ulogic_vector(1 downto 0);</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">--    moMEM_Mp0_ARVALID               : out   std_ulogic;</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">--    moMEM_Mp0_ARREADY               : in    std_ulogic;</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">--    moMEM_Mp0_RID                   : in    std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">--    moMEM_Mp0_RDATA                 : in    std_ulogic_vector(511 downto 0);</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">--    moMEM_Mp0_RRESP                 : in    std_ulogic_vector(1 downto 0);</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">--    moMEM_Mp0_RLAST                 : in    std_ulogic;</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">--    moMEM_Mp0_RVALID                : in    std_ulogic;</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">--    moMEM_Mp0_RREADY                : out   std_ulogic;</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">    -- SHELL / Mem / Mp1 Interface</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a4a78ad9172626b11bf3beec0d5e5bbef">moMEM_Mp1_AWID</a></span>                  <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a6a1cd622ba7ce1ccae6b37350fe3858a">gAxiIdWidth</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a0110506c3f193e71a9a5b149c3ae3e05">moMEM_Mp1_AWADDR</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">32</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#aa95892420b1d4e58d9c39682018b260f">moMEM_Mp1_AWLEN</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#abfdd90b89fca26dfb12da426482d570a">moMEM_Mp1_AWSIZE</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a91e11a4b6928554660674841fbc39def">moMEM_Mp1_AWBURST</a></span>               <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">    --moMEM_Mp1_AWLOCK                : out   std_ulogic_vector(1 downto 0);</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">    --moMEM_Mp1_AWREGION              : out   std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">    --moMEM_Mp1_AWCACHE               : out   std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">    --moMEM_Mp1_AWPROT                : out   std_ulogic_vector(2 downto 0);</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">    --moMEM_Mp1_AWQOS                 : out   std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a43d40690fd26f5263f5181673a97fcf4">moMEM_Mp1_AWVALID</a></span>               <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#af568722439a3fe108a43a2aad6640f62">moMEM_Mp1_AWREADY</a></span>               <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a638e6b52ecee470d62de27d211e8f1bd">moMEM_Mp1_WDATA</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">511</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a4915dc37397660285bd40c87054f714b">moMEM_Mp1_WSTRB</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a60f3abb1e9f3dddf73ada2f0c87385fa">moMEM_Mp1_WLAST</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="classRole__Themisto.html#a170664aaeee375ecc0840e6bf3296ab6">  189</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a170664aaeee375ecc0840e6bf3296ab6">moMEM_Mp1_WID</a></span>                   <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#ad880dbb071ae82bdd170c55eeb6c4bca">moMEM_Mp1_WVALID</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#ab40f46fa5f7dd3357a57197de2919fce">moMEM_Mp1_WREADY</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#acca532dc392d6f573451db1c8d367010">moMEM_Mp1_BID</a></span>                   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a6a1cd622ba7ce1ccae6b37350fe3858a">gAxiIdWidth</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#ad7f604a18fb88451b16333e65789ca7f">moMEM_Mp1_BRESP</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a490fef60c7e25a2608d0ecf4cbfd64fb">moMEM_Mp1_BVALID</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a4a1502483d9084b8a48a060f027bf603">moMEM_Mp1_BREADY</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a8ae438a9966d4d1aaf4d28a7828c21df">moMEM_Mp1_ARID</a></span>                  <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a6a1cd622ba7ce1ccae6b37350fe3858a">gAxiIdWidth</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#aec745c5f43aa48a6157bde8edc685b33">moMEM_Mp1_ARADDR</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">32</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#ade7bf0a74a20cfd4ef121b5c9b3697ef">moMEM_Mp1_ARLEN</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a00fba6dbc2f19d7411652e6ea2cf848d">moMEM_Mp1_ARSIZE</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a755efcc53dc58a28f0037e8348eb080a">moMEM_Mp1_ARBURST</a></span>               <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">    --moMEM_Mp1_ARLOCK                : out   std_ulogic_vector(1 downto 0);</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">    --moMEM_Mp1_ARREGION              : out   std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">    --moMEM_Mp1_ARCACHE               : out   std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">    --moMEM_Mp1_ARPROT                : out   std_ulogic_vector(2 downto 0);</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">    --moMEM_Mp1_ARQOS                 : out   std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a8e9be15ea8cb978500f638b5a221bd03">moMEM_Mp1_ARVALID</a></span>               <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a853f956b0c4c75201f78b02e985b2ec1">moMEM_Mp1_ARREADY</a></span>               <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#aa13d90b8ed6dec12ee95c11ed94ed7ce">moMEM_Mp1_RID</a></span>                   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a6a1cd622ba7ce1ccae6b37350fe3858a">gAxiIdWidth</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#ac6bd7e26c04c77a5f116c99154ad11a0">moMEM_Mp1_RDATA</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">511</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a889cb828720d37968d80c4e71b96566f">moMEM_Mp1_RRESP</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a0bcb171513c4e0e41d20f5c7dcafbce6">moMEM_Mp1_RLAST</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a4c6c58bdf4c5bcd19009eac8ffcc4677">moMEM_Mp1_RVALID</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a05c74a95e1625e05dac4fbc2070a16b1">moMEM_Mp1_RREADY</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">    ---- [APP_RDROL] -------------------</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">    -- to be use as ROLE VERSION IDENTIFICATION --</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#ad3b3761c6c5b22e2dadc1aecef2623af">poSHL_Mmio_RdReg</a></span>                    <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">    -- TOP : Secondary Clock (Asynchronous)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#aa906460f49fe27968c9e03a43348f510">piTOP_250_00Clk</a></span>                     <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;<span class="comment">  -- Freerunning</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">    ------------------------------------------------</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">    -- SMC Interface</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">    ------------------------------------------------ </span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#aa4d0ac55bed1db4abf5285403f470066">piFMC_ROLE_rank</a></span>                      <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#aab22b8fc1939a8d99ba6367ddfab727b">piFMC_ROLE_size</a></span>                      <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#aeca5143b52fc5a741ecb2042f5b32a36">poVoid</a></span>                              <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="keywordflow">end</span> <a class="code" href="classRole__Themisto.html">Role_Themisto</a>;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">-- *****************************************************************************</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">-- **  ARCHITECTURE  **  FLASH of ROLE </span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">-- *****************************************************************************</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="keywordflow">architecture</span> <a class="code" href="classRole__Themisto.html">Flash</a> <span class="keywordflow">of</span> <a class="code" href="classRole__Themisto.html">Role_Themisto</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordflow">constant</span> <span class="vhdlchar">cUSE_DEPRECATED_DIRECTIVES</span>       <span class="vhdlchar">:</span> <span class="keywordtype">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">  --============================================================================</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">  --  SIGNAL DECLARATIONS</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">  --============================================================================  </span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">  -- signal EMIF_inv   : std_logic_vector(7 downto 0);</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160; </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">  -- I hate Vivado HLS </span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">sReadTlastAsVector</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">sWriteTlastAsVector</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">sResetAsVector</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">sMetaOutTlastAsVector_Udp</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">sMetaInTlastAsVector_Udp</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">sMetaOutTlastAsVector_Tcp</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">sMetaInTlastAsVector_Tcp</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">sUdpPostCnt</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">sTcpPostCnt</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">  --signal sMemTestDebugOut : std_logic_vector(15 downto 0);</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">  --============================================================================</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">  --  VARIABLE DECLARATIONS</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">  --============================================================================  </span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">  --===========================================================================</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">  --== COMPONENT DECLARATIONS</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">  --===========================================================================</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">component</span> Median_BlurApplication <span class="keywordflow">is</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">      -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;           ap_clk                      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;           ap_rst_n                    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;           ap_start                    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">      -- rank and size</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;           piFMC_ROL_rank_V        : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span> (<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">      --piSMC_ROL_rank_V_ap_vld : in std_logic;</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;           piFMC_ROL_size_V        : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span> (<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">      --piSMC_ROL_size_V_ap_vld : in std_logic;</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">      -- From SHELL / Udp-Tcp Data Interfaces</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;           siSHL_This_Data_tdata     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;           siSHL_This_Data_tkeep     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;           siSHL_This_Data_tlast     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;           siSHL_This_Data_tvalid    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;           siSHL_This_Data_tready    : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">      -- To SHELL / Udp-Tcp Data Interfaces</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;           soTHIS_Shl_Data_tdata     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;           soTHIS_Shl_Data_tkeep     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;           soTHIS_Shl_Data_tlast     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;           soTHIS_Shl_Data_tvalid    : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;           soTHIS_Shl_Data_tready    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">      -- NRC Meta and Ports</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;           siNrc_meta_TDATA          : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span> (<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;           siNrc_meta_TVALID         : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;           siNrc_meta_TREADY         : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;           siNrc_meta_TKEEP          : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span> (<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;           siNrc_meta_TLAST          : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span> (<span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;           soNrc_meta_TDATA          : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span> (<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;           soNrc_meta_TVALID         : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;           soNrc_meta_TREADY         : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;           soNrc_meta_TKEEP          : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span> (<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;           soNrc_meta_TLAST          : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span> (<span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160; </div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;           poROL_NRC_Rx_ports_V        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span> (<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;           poROL_NRC_Rx_ports_V_ap_vld : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;           </div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;           </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;           </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160; </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;           </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">    -- SHELL / Mem / Mp0 Interface / Start Component</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    ; <span class="comment">-- semicolumn for syntax correctness when Mp1 is instantiated    </span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">--           moMEM_Mp0_AWID                  : out   std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">--           moMEM_Mp0_AWADDR                : out   std_ulogic_vector(32 downto 0);</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">--           moMEM_Mp0_AWLEN                 : out   std_ulogic_vector(7 downto 0);</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">--           moMEM_Mp0_AWSIZE                : out   std_ulogic_vector(2 downto 0);</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">--           moMEM_Mp0_AWBURST               : out   std_ulogic_vector(1 downto 0);</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">--           moMEM_Mp0_AWVALID               : out   std_ulogic;</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">--           moMEM_Mp0_AWREADY               : in    std_ulogic;</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">--           moMEM_Mp0_WDATA                 : out   std_ulogic_vector(511 downto 0);</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">--           moMEM_Mp0_WSTRB                 : out   std_ulogic_vector(63 downto 0);</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">--           moMEM_Mp0_WLAST                 : out   std_ulogic;</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">--           moMEM_Mp0_WVALID                : out   std_ulogic;</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">--           moMEM_Mp0_WREADY                : in    std_ulogic;</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">--           moMEM_Mp0_BID                   : in    std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">--           moMEM_Mp0_BRESP                 : in    std_ulogic_vector(1 downto 0);</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">--           moMEM_Mp0_BVALID                : in    std_ulogic;</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">--           moMEM_Mp0_BREADY                : out   std_ulogic;</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">--           moMEM_Mp0_ARID                  : out   std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">--           moMEM_Mp0_ARADDR                : out   std_ulogic_vector(32 downto 0);</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">--           moMEM_Mp0_ARLEN                 : out   std_ulogic_vector(7 downto 0);</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">--           moMEM_Mp0_ARSIZE                : out   std_ulogic_vector(2 downto 0);</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">--           moMEM_Mp0_ARBURST               : out   std_ulogic_vector(1 downto 0);</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">--           moMEM_Mp0_ARVALID               : out   std_ulogic;</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">--           moMEM_Mp0_ARREADY               : in    std_ulogic;</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">--           moMEM_Mp0_RID                   : in    std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">--           moMEM_Mp0_RDATA                 : in    std_ulogic_vector(511 downto 0);</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">--           moMEM_Mp0_RRESP                 : in    std_ulogic_vector(1 downto 0);</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">--           moMEM_Mp0_RLAST                 : in    std_ulogic;</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">--           moMEM_Mp0_RVALID                : in    std_ulogic;</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">--           moMEM_Mp0_RREADY                : out   std_ulogic;</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      </div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">--    ---- Axi4-Stream Read Command -----</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">--    soMemRdCmdP0_TDATA          : out std_logic_vector( 79 downto 0);</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">--    soMemRdCmdP0_TVALID         : out std_logic;</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">--    soMemRdCmdP0_TREADY         : in  std_logic;</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">--    ---- Axi4-Stream Read Status ------</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">--    siMemRdStsP0_TDATA          : in  std_logic_vector(  7 downto 0);</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">--    siMemRdStsP0_TVALID         : in  std_logic;</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">--    siMemRdStsP0_TREADY         : out std_logic;</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">--    ---- Axi4-Stream Data Output Channel</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">--    siMemReadP0_TDATA           : in  std_logic_vector(511 downto 0);</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">--    siMemReadP0_TKEEP           : in  std_logic_vector( 63 downto 0);</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">--    siMemReadP0_TLAST           : in  std_logic_vector(  0 downto 0);</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">--    siMemReadP0_TVALID          : in  std_logic;</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">--    siMemReadP0_TREADY          : out std_logic;</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">    ---- Axi4-Stream Write Command ----</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    soMemWrCmdP0_TDATA          : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">79</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    soMemWrCmdP0_TVALID         : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    soMemWrCmdP0_TREADY         : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">    ---- Axi4-Stream Write Status -----</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    siMemWrStsP0_TDATA          : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    siMemWrStsP0_TVALID         : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    siMemWrStsP0_TREADY         : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">    ---- Axi4-Stream Write Command ----</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    soMemWriteP0_TDATA          : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">511</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    soMemWriteP0_TKEEP          : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    soMemWriteP0_TLAST          : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    soMemWriteP0_TVALID         : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    soMemWriteP0_TREADY         : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160; </div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160; </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160; </div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">    -- SHELL / Mem / Mp1 Interface / Start Component</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">    --m_axi_moMEM_Mp1_AWID                  : out   std_ulogic_vector(gAxiIdWidth-1 downto 0);</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    m_axi_moMEM_Mp1_AWADDR                : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    m_axi_moMEM_Mp1_AWLEN                 : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    m_axi_moMEM_Mp1_AWSIZE                : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    m_axi_moMEM_Mp1_AWBURST               : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    m_axi_moMEM_Mp1_AWLOCK                : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    m_axi_moMEM_Mp1_AWREGION              : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">    --m_axi_moMEM_Mp1_AWUSER                : out   std_ulogic_vector(0 downto 0);</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    m_axi_moMEM_Mp1_AWCACHE               : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    m_axi_moMEM_Mp1_AWPROT                : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    m_axi_moMEM_Mp1_AWQOS                 : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    m_axi_moMEM_Mp1_AWVALID               : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    m_axi_moMEM_Mp1_AWREADY               : <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    m_axi_moMEM_Mp1_WDATA                 : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">511</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    m_axi_moMEM_Mp1_WSTRB                 : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    m_axi_moMEM_Mp1_WLAST                 : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">    --m_axi_moMEM_Mp1_WID                   : out   std_ulogic_vector(gAxiIdWidth-1 downto 0);</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">    --m_axi_moMEM_Mp1_WUSER                 : out   std_ulogic_vector(0 downto 0);</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    m_axi_moMEM_Mp1_WVALID                : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    m_axi_moMEM_Mp1_WREADY                : <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">    --m_axi_moMEM_Mp1_BID                   : in    std_ulogic_vector(gAxiIdWidth-1 downto 0);</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">    --m_axi_moMEM_Mp1_BUSER                 : in    std_ulogic_vector(0 downto 0);</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    m_axi_moMEM_Mp1_BRESP                 : <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    m_axi_moMEM_Mp1_BVALID                : <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    m_axi_moMEM_Mp1_BREADY                : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">    --m_axi_moMEM_Mp1_ARID                  : out   std_ulogic_vector(gAxiIdWidth-1 downto 0);</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    m_axi_moMEM_Mp1_ARADDR                : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    m_axi_moMEM_Mp1_ARLEN                 : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    m_axi_moMEM_Mp1_ARSIZE                : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    m_axi_moMEM_Mp1_ARBURST               : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    m_axi_moMEM_Mp1_ARLOCK                : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    m_axi_moMEM_mp1_ARREGION              : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">    --m_axi_moMEM_mp1_ARUSER                : out   std_ulogic_vector(0 downto 0);</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    m_axi_moMEM_mp1_ARCACHE               : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    m_axi_moMEM_mp1_ARPROT                : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    m_axi_moMEM_mp1_ARQOS                 : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    m_axi_moMEM_Mp1_ARVALID               : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    m_axi_moMEM_Mp1_ARREADY               : <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">    --m_axi_moMEM_Mp1_RID                   : in    std_ulogic_vector(gAxiIdWidth-1 downto 0);</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">    --m_axi_moMEM_Mp1_RUSER                 : in    std_ulogic_vector(0 downto 0);</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    m_axi_moMEM_Mp1_RDATA                 : <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">511</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    m_axi_moMEM_Mp1_RRESP                 : <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    m_axi_moMEM_Mp1_RLAST                 : <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    m_axi_moMEM_Mp1_RVALID                : <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    m_axi_moMEM_Mp1_RREADY                : <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    lcl_mem0_v                            : <span class="keywordflow">in</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    lcl_mem1_v                            : <span class="keywordflow">in</span>   <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">    -- SHELL / Mem / Mp1 Interface / End Component</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    </div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;         );</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> <span class="vhdlchar">Median_BlurApplication</span>;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160; </div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160; </div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160; </div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">  --===========================================================================</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">  --== FUNCTION DECLARATIONS  [TODO-Move to a package]</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">  --===========================================================================</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordflow">function</span> fVectorize(s: <span class="keywordtype">std_logic</span>) <span class="keywordflow">return</span> <span class="keywordtype">std_logic_vector</span> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordflow">variable</span> <span class="vhdlchar">v</span><span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="vhdlkeyword">  begin</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="vhdlchar">v</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">s</span>;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordflow">return</span> <span class="vhdlchar">v</span>;</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordflow">end</span> fVectorize;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160; </div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordflow">function</span> fScalarize(v: <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>) <span class="keywordflow">return</span> <span class="keywordtype">std_ulogic</span> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="vhdlkeyword">  begin</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keywordflow">assert</span> <span class="vhdlchar">v</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">length</span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="keywordflow">report</span> <span class="keyword">&quot;scalarize: output port must be single bit!&quot;</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keywordflow">severity</span> <span class="vhdlchar">FAILURE</span>;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="keywordflow">return</span> <span class="vhdlchar">v</span><span class="vhdlchar">(</span><span class="vhdlchar">v</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">LEFT</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordflow">end</span>;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160; </div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160; </div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">--################################################################################</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">--#                                                                              #</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">--#                          #####   ####  ####  #     #                         #</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">--#                          #    # #    # #   #  #   #                          #</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">--#                          #    # #    # #    #  ###                           #</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">--#                          #####  #    # #    #   #                            #</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">--#                          #    # #    # #    #   #                            #</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">--#                          #    # #    # #   #    #                            #</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">--#                          #####   ####  ####     #                            #</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">--#                                                                              #</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">--################################################################################</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160; </div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160; </div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">  --poSHL_Mmio_RdReg &lt;= sMemTestDebugOut when (unsigned(piSHL_Mmio_WrReg) /= 0) else </span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">  -- x&quot;BEEF&quot;; </span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">  -- to be use as ROLE VERSION IDENTIFICATION --</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#ad3b3761c6c5b22e2dadc1aecef2623af">poSHL_Mmio_RdReg</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">x</span><span class="keyword">&quot;BEEF&quot;</span>;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  </div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160; </div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">  --################################################################################</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">  --#                                                                              #</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">  --#    #     #  #####    ######     #####                                        #</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">  --#    #     #  #    #   #     #   #     # #####   #####                         #</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">  --#    #     #  #     #  #     #   #     # #    #  #    #                        #</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">  --#    #     #  #     #  ######    ####### #####   #####                         #</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">  --#    #     #  #    #   #         #     # #       #                             #</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">  --#    #######  #####    #         #     # #       #                             #</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">  --#                                                                              #</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">  --################################################################################</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160; </div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">  -- gUdpAppFlashDepre : if cUSE_DEPRECATED_DIRECTIVES generate --TODO</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160; </div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">  --  begin </span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160; </div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="vhdlchar">sMetaInTlastAsVector_Udp</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a84c10d4a7244392833d804d98c5a2edb">siNRC_Role_Udp_Meta_TLAST</a></span>;</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#abeccc3f5bdee537ce50d2b7a773bb6d3">soROLE_Nrc_Udp_Meta_TLAST</a></span> <span class="vhdlchar">&lt;=</span>  <span class="vhdlchar">sMetaOutTlastAsVector_Udp</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160; </div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  UAF: Median_BlurApplication</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160; </div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">             ------------------------------------------------------</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">             -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">             ------------------------------------------------------</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;             ap_clk                      =&gt; <a class="code" href="classRole__Themisto.html#a03cd4ea33db5b989a8153f3a8066afad">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;             ap_rst_n                    =&gt; <span class="vhdlchar">(</span><span class="keywordflow">not</span> <a class="code" href="classRole__Themisto.html#ad1a9bce41adaad815d6bc742ffd5b059">piMMIO_Ly7_Rst</a><span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;             ap_start                    =&gt; <a class="code" href="classRole__Themisto.html#a5b9c76821bac845d54b76f3142a73315">piMMIO_Ly7_En</a>,</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;            </div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;             piFMC_ROL_rank_V         =&gt; <a class="code" href="classRole__Themisto.html#aa4d0ac55bed1db4abf5285403f470066">piFMC_ROLE_rank</a>,</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">             --piFMC_ROL_rank_V_ap_vld  =&gt; &#39;1&#39;,</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;             piFMC_ROL_size_V         =&gt; <a class="code" href="classRole__Themisto.html#aab22b8fc1939a8d99ba6367ddfab727b">piFMC_ROLE_size</a>,</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">             --piFMC_ROL_size_V_ap_vld  =&gt; &#39;1&#39;,</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">             --------------------------------------------------------</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">             -- From SHELL / Udp Data Interfaces</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">             --------------------------------------------------------</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;             siSHL_This_Data_tdata     =&gt; <a class="code" href="classRole__Themisto.html#adac49cdd7b05d7fb0f9948846be99557">siNRC_Udp_Data_tdata</a>,</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;             siSHL_This_Data_tkeep     =&gt; <a class="code" href="classRole__Themisto.html#a93deb8a4b150d14446591ec085f10bb4">siNRC_Udp_Data_tkeep</a>,</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;             siSHL_This_Data_tlast     =&gt; <a class="code" href="classRole__Themisto.html#a0d80d652096ce3632b981f5636d9ba89">siNRC_Udp_Data_tlast</a>,</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;             siSHL_This_Data_tvalid    =&gt; <a class="code" href="classRole__Themisto.html#a53efd1513097d7d50adf627827a8b413">siNRC_Udp_Data_tvalid</a>,</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;             siSHL_This_Data_tready    =&gt; <a class="code" href="classRole__Themisto.html#a86aeab334a54c0e32f093c91a4e1ddd1">siNRC_Udp_Data_tready</a>,</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">             --------------------------------------------------------</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">             -- To SHELL / Udp Data Interfaces</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">             --------------------------------------------------------</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;             soTHIS_Shl_Data_tdata     =&gt; <a class="code" href="classRole__Themisto.html#a023920dd77c97b6cd4d30b4ab308de84">soNRC_Udp_Data_tdata</a>,</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;             soTHIS_Shl_Data_tkeep     =&gt; <a class="code" href="classRole__Themisto.html#ae16a64a7556bb9f2d679320c1530df4e">soNRC_Udp_Data_tkeep</a>,</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;             soTHIS_Shl_Data_tlast     =&gt; <a class="code" href="classRole__Themisto.html#a5e938761b1c75bd3baddb4e0c6e0665d">soNRC_Udp_Data_tlast</a>,</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;             soTHIS_Shl_Data_tvalid    =&gt; <a class="code" href="classRole__Themisto.html#a630d04a5f87d8116e6ab1bc4f5c723c4">soNRC_Udp_Data_tvalid</a>,</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;             soTHIS_Shl_Data_tready    =&gt; <a class="code" href="classRole__Themisto.html#a4e35c7e4a8438d76b92adaf2daa02fa0">soNRC_Udp_Data_tready</a>, </div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160; </div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;             siNrc_meta_TDATA          =&gt;  <a class="code" href="classRole__Themisto.html#a3ea064863673f66e7b86c5cc3cf1b167">siNRC_Role_Udp_Meta_TDATA</a>,</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;             siNrc_meta_TVALID         =&gt;  <a class="code" href="classRole__Themisto.html#ad781b5aa1caf0b9e259f5e1ca7e2b99a">siNRC_Role_Udp_Meta_TVALID</a>,</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;             siNrc_meta_TREADY         =&gt;  <a class="code" href="classRole__Themisto.html#abb48c78fcca7c5d5aa76d7842ffd2f22">siNRC_Role_Udp_Meta_TREADY</a>,</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;             siNrc_meta_TKEEP          =&gt;  <a class="code" href="classRole__Themisto.html#a1544552e8f7f3665d6a694e208832ef0">siNRC_Role_Udp_Meta_TKEEP</a>,</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;             siNrc_meta_TLAST          =&gt;  sMetaInTlastAsVector_Udp,</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160; </div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;             soNrc_meta_TDATA          =&gt;  <a class="code" href="classRole__Themisto.html#aa31223b3a2b081363225bdfba357ca5b">soROLE_Nrc_Udp_Meta_TDATA</a>,</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;             soNrc_meta_TVALID         =&gt;  <a class="code" href="classRole__Themisto.html#a5f0a58acd7f9126f1d48f695445ae600">soROLE_Nrc_Udp_Meta_TVALID</a>,</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;             soNrc_meta_TREADY         =&gt;  <a class="code" href="classRole__Themisto.html#a02d067011d989627e951d8ca399441be">soROLE_Nrc_Udp_Meta_TREADY</a>,</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;             soNrc_meta_TKEEP          =&gt;  <a class="code" href="classRole__Themisto.html#a07bb0f5e03468b56b60ae4a5111c602a">soROLE_Nrc_Udp_Meta_TKEEP</a>,</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;             soNrc_meta_TLAST          =&gt;  sMetaOutTlastAsVector_Udp,</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160; </div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;             poROL_NRC_Rx_ports_V      =&gt; <a class="code" href="classRole__Themisto.html#afaf9bb55dc8929a876d72bbc65f123d2">poROL_Nrc_Udp_Rx_ports</a></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">           --poROL_NRC_Udp_Rx_ports_V_ap_vld =&gt; &#39;1&#39;</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160; </div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">             --------------------------------------------------------</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">             -- SHELL / Mem / Mp0 Interface / Start in UAF</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">             --------------------------------------------------------</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;             ,<span class="comment"> -- comma for syntax correctness when Mp1 is instantiated             </span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">--             m_axi_card_mem0_araddr       =&gt; moMEM_Mp0_ARADDR,</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">--             m_axi_card_mem0_arburst      =&gt; moMEM_Mp0_ARBURST,</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">--             m_axi_card_mem0_arcache      =&gt; open, -- m_axi_card_mem0_arcache,</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">--             m_axi_card_mem0_arid         =&gt; moMEM_Mp0_ARID( 0 DOWNTO 0),--SR# 10394170 : out   std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">--             m_axi_card_mem0_arlen        =&gt; moMEM_Mp0_ARLEN,</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">--             m_axi_card_mem0_arlock       =&gt; open, -- m_axi_card_mem0_arlock,</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">--             m_axi_card_mem0_arprot       =&gt; open, -- m_axi_card_mem0_arprot,</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">--             m_axi_card_mem0_arqos        =&gt; open, -- m_axi_card_mem0_arqos,</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">--             m_axi_card_mem0_arready      =&gt; moMEM_Mp0_ARREADY,</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">--             m_axi_card_mem0_arregion     =&gt; open, -- m_axi_card_mem0_arregion,</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">--             m_axi_card_mem0_arsize       =&gt; moMEM_Mp0_ARSIZE,</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">--             m_axi_card_mem0_aruser       =&gt; open, -- m_axi_card_mem0_aruser,</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">--             m_axi_card_mem0_arvalid      =&gt; moMEM_Mp0_ARVALID,</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">--             m_axi_card_mem0_awaddr       =&gt; moMEM_Mp0_AWADDR,</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">--             m_axi_card_mem0_awburst      =&gt; moMEM_Mp0_AWBURST,</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">--             m_axi_card_mem0_awcache      =&gt; open, -- m_axi_card_mem0_awcache,</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">--             m_axi_card_mem0_awid         =&gt; moMEM_Mp0_AWID(0 DOWNTO 0),--SR# 10394170 : out   std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">--             m_axi_card_mem0_awlen        =&gt; moMEM_Mp0_AWLEN,</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">--             m_axi_card_mem0_awlock       =&gt; open, -- m_axi_card_mem0_awlock,</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">--             m_axi_card_mem0_awprot       =&gt; open, -- m_axi_card_mem0_awprot,</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">--             m_axi_card_mem0_awqos        =&gt; open, -- m_axi_card_mem0_awqos,</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">--             m_axi_card_mem0_awready      =&gt; moMEM_Mp0_AWREADY,</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">--             m_axi_card_mem0_awregion     =&gt; open, -- m_axi_card_mem0_awregion,</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">--             m_axi_card_mem0_awsize       =&gt; moMEM_Mp0_AWSIZE,</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">--             m_axi_card_mem0_awuser       =&gt; open, -- m_axi_card_mem0_awuser,</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">--             m_axi_card_mem0_awvalid      =&gt; moMEM_Mp0_AWVALID,</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">--             m_axi_card_mem0_bid          =&gt; moMEM_Mp0_BID(0 DOWNTO 0),--SR# 10394170 : in    std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">--             m_axi_card_mem0_bready       =&gt; moMEM_Mp0_BREADY,</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">--             m_axi_card_mem0_bresp        =&gt; moMEM_Mp0_BRESP,</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">--             m_axi_card_mem0_buser        =&gt;open, --  m_axi_card_mem0_buser,</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">--             m_axi_card_mem0_bvalid       =&gt; moMEM_Mp0_BVALID,</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">--             m_axi_card_mem0_rdata        =&gt; moMEM_Mp0_RDATA,</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">--             m_axi_card_mem0_rid          =&gt; moMEM_Mp0_RID(0 DOWNTO 0),--SR# 10394170 : in    std_ulogic_vector(3 downto 0);</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">--             m_axi_card_mem0_rlast        =&gt; moMEM_Mp0_RLAST,</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">--             m_axi_card_mem0_rready       =&gt; moMEM_Mp0_RREADY,</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">--             m_axi_card_mem0_rresp        =&gt; moMEM_Mp0_RRESP,</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">--             m_axi_card_mem0_ruser        =&gt; open, -- m_axi_card_mem0_ruser,</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">--             m_axi_card_mem0_rvalid       =&gt; moMEM_Mp0_RVALID,</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">--             m_axi_card_mem0_wdata        =&gt; moMEM_Mp0_WDATA,</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">--             m_axi_card_mem0_wid          =&gt; open,</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">--             m_axi_card_mem0_wlast        =&gt; moMEM_Mp0_WLAST,</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">--             m_axi_card_mem0_wready       =&gt; moMEM_Mp0_WREADY,</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">--             m_axi_card_mem0_wstrb        =&gt; moMEM_Mp0_WSTRB,</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">--             m_axi_card_mem0_wuser        =&gt; open, -- m_axi_card_mem0_wuser,</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">--             m_axi_card_mem0_wvalid       =&gt; moMEM_Mp0_WVALID,</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160; </div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">--             ---- Stream Read Command ---------</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">--             soMemRdCmdP0_TDATA         =&gt; soMem_Mp0_RdCmd_tdata,</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">--             soMemRdCmdP0_TVALID        =&gt; soMem_Mp0_RdCmd_tvalid,</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">--             soMemRdCmdP0_TREADY        =&gt; soMem_Mp0_RdCmd_tready,</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">--             ---- Stream Read Status ----------</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">--             siMemRdStsP0_TDATA         =&gt; siMem_Mp0_RdSts_tdata,</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">--             siMemRdStsP0_TVALID        =&gt; siMem_Mp0_RdSts_tvalid,</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">--             siMemRdStsP0_TREADY        =&gt; siMem_Mp0_RdSts_tready,</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">--             ---- Stream Read Data ------------</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">--             siMemReadP0_TDATA          =&gt; siMem_Mp0_Read_tdata,</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">--             siMemReadP0_TVALID         =&gt; siMem_Mp0_Read_tvalid,</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">--             siMemReadP0_TREADY         =&gt; siMem_Mp0_Read_tready,</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">--             siMemReadP0_TKEEP          =&gt; siMem_Mp0_Read_tkeep,</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">--             siMemReadP0_TLAST          =&gt; fVectorize(siMem_Mp0_Read_tlast),</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">             ---- Stream Write Command --------</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;             soMemWrCmdP0_TDATA         =&gt; soMem_Mp0_WrCmd_tdata,</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;             soMemWrCmdP0_TVALID        =&gt; soMem_Mp0_WrCmd_tvalid,</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;             soMemWrCmdP0_TREADY        =&gt; soMem_Mp0_WrCmd_tready,</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">             ---- Stream Write Status ---------</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;             siMemWrStsP0_TDATA         =&gt; siMem_Mp0_WrSts_tdata,</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;             siMemWrStsP0_TVALID        =&gt; siMem_Mp0_WrSts_tvalid,</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;             siMemWrStsP0_TREADY        =&gt; siMem_Mp0_WrSts_tready,</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">             ---- Stream Write Data ---------</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;             soMemWriteP0_TDATA         =&gt; soMem_Mp0_Write_tdata,</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;             soMemWriteP0_TVALID        =&gt; soMem_Mp0_Write_tvalid,</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;             soMemWriteP0_TREADY        =&gt; soMem_Mp0_Write_tready,</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;             soMemWriteP0_TKEEP         =&gt; soMem_Mp0_Write_tkeep,</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;             soMemWriteP0_TLAST         =&gt; soMem_Mp0_Write_tlast,</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160; </div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160; </div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160; </div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">             --------------------------------------------------------</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">             -- SHELL / Mem / Mp1 Interface / Start in UAF</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">             --------------------------------------------------------     </span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;             m_axi_moMEM_Mp1_ARADDR<span class="vhdlchar">(</span><span class="vhdllogic">32</span> <span class="keywordflow">DOWNTO</span> <span class="vhdllogic">0</span><span class="vhdlchar">)</span>  =&gt; <a class="code" href="classRole__Themisto.html#aec745c5f43aa48a6157bde8edc685b33">moMEM_Mp1_ARADDR</a>,</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;             m_axi_moMEM_Mp1_ARADDR<span class="vhdlchar">(</span><span class="vhdllogic">63</span> <span class="keywordflow">DOWNTO</span> <span class="vhdllogic">33</span><span class="vhdlchar">)</span> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;             m_axi_moMEM_Mp1_ARBURST      =&gt; <a class="code" href="classRole__Themisto.html#a755efcc53dc58a28f0037e8348eb080a">moMEM_Mp1_ARBURST</a>,</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;             m_axi_moMEM_Mp1_ARCACHE      =&gt; <span class="keywordflow">open</span>,<span class="comment"> -- m_axi_card_mem0_arcache,</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">             --m_axi_moMEM_Mp1_ARID         =&gt; moMEM_Mp1_ARID( 0 DOWNTO 0),--SR# 10394170 : out   std_ulogic_vector(gAxiIdWidth-1 downto 0);</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;             m_axi_moMEM_Mp1_ARLEN        =&gt; <a class="code" href="classRole__Themisto.html#ade7bf0a74a20cfd4ef121b5c9b3697ef">moMEM_Mp1_ARLEN</a>,</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;             m_axi_moMEM_Mp1_ARLOCK       =&gt; <span class="keywordflow">open</span>,<span class="comment"> -- m_axi_card_mem0_arlock,</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;             m_axi_moMEM_Mp1_ARPROT       =&gt; <span class="keywordflow">open</span>,<span class="comment"> -- m_axi_card_mem0_arprot,</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;             m_axi_moMEM_Mp1_ARQOS        =&gt; <span class="keywordflow">open</span>,<span class="comment"> -- m_axi_card_mem0_arqos,</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;             m_axi_moMEM_Mp1_ARREADY      =&gt; <a class="code" href="classRole__Themisto.html#a853f956b0c4c75201f78b02e985b2ec1">moMEM_Mp1_ARREADY</a>,</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;             m_axi_moMEM_Mp1_ARREGION     =&gt; <span class="keywordflow">open</span>,<span class="comment"> -- m_axi_card_mem0_arregion,</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;             m_axi_moMEM_Mp1_ARSIZE       =&gt; <a class="code" href="classRole__Themisto.html#a00fba6dbc2f19d7411652e6ea2cf848d">moMEM_Mp1_ARSIZE</a>,</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">             --m_axi_moMEM_Mp1_ARUSER       =&gt; open, -- m_axi_card_mem0_aruser,</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;             m_axi_moMEM_Mp1_ARVALID      =&gt; <a class="code" href="classRole__Themisto.html#a8e9be15ea8cb978500f638b5a221bd03">moMEM_Mp1_ARVALID</a>,</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;             m_axi_moMEM_Mp1_AWADDR<span class="vhdlchar">(</span><span class="vhdllogic">32</span> <span class="keywordflow">DOWNTO</span> <span class="vhdllogic">0</span><span class="vhdlchar">)</span>  =&gt; <a class="code" href="classRole__Themisto.html#a0110506c3f193e71a9a5b149c3ae3e05">moMEM_Mp1_AWADDR</a>,</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;             m_axi_moMEM_Mp1_AWADDR<span class="vhdlchar">(</span><span class="vhdllogic">63</span> <span class="keywordflow">DOWNTO</span> <span class="vhdllogic">33</span><span class="vhdlchar">)</span> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;             m_axi_moMEM_Mp1_AWBURST      =&gt; <a class="code" href="classRole__Themisto.html#a91e11a4b6928554660674841fbc39def">moMEM_Mp1_AWBURST</a>,</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;             m_axi_moMEM_Mp1_AWCACHE      =&gt; <span class="keywordflow">open</span>,<span class="comment"> -- m_axi_card_mem0_awcache,</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">             --m_axi_moMEM_Mp1_AWID         =&gt; moMEM_Mp1_AWID(0 DOWNTO 0),--SR# 10394170 : out   std_ulogic_vector(gAxiIdWidth-1 downto 0);</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;             m_axi_moMEM_Mp1_AWLEN        =&gt; <a class="code" href="classRole__Themisto.html#aa95892420b1d4e58d9c39682018b260f">moMEM_Mp1_AWLEN</a>,</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;             m_axi_moMEM_Mp1_AWLOCK       =&gt; <span class="keywordflow">open</span>,<span class="comment"> -- m_axi_card_mem0_awlock,</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;             m_axi_moMEM_Mp1_AWPROT       =&gt; <span class="keywordflow">open</span>,<span class="comment"> -- m_axi_card_mem0_awprot,</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;             m_axi_moMEM_Mp1_AWQOS        =&gt; <span class="keywordflow">open</span>,<span class="comment"> -- m_axi_card_mem0_awqos,</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;             m_axi_moMEM_Mp1_AWREADY      =&gt; <a class="code" href="classRole__Themisto.html#af568722439a3fe108a43a2aad6640f62">moMEM_Mp1_AWREADY</a>,</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;             m_axi_moMEM_Mp1_AWREGION     =&gt; <span class="keywordflow">open</span>,<span class="comment"> -- m_axi_card_mem0_awregion,</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;             m_axi_moMEM_Mp1_AWSIZE       =&gt; <a class="code" href="classRole__Themisto.html#abfdd90b89fca26dfb12da426482d570a">moMEM_Mp1_AWSIZE</a>,</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">             --m_axi_moMEM_Mp1_AWUSER       =&gt; open, -- m_axi_card_mem0_awuser,</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;             m_axi_moMEM_Mp1_AWVALID      =&gt; <a class="code" href="classRole__Themisto.html#a43d40690fd26f5263f5181673a97fcf4">moMEM_Mp1_AWVALID</a>,</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">             --m_axi_moMEM_Mp1_BID          =&gt; moMEM_Mp1_BID(0 DOWNTO 0),--SR# 10394170 : in    std_ulogic_vector(gAxiIdWidth-1 downto 0);</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;             m_axi_moMEM_Mp1_BREADY       =&gt; <a class="code" href="classRole__Themisto.html#a4a1502483d9084b8a48a060f027bf603">moMEM_Mp1_BREADY</a>,</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;             m_axi_moMEM_Mp1_BRESP        =&gt; <a class="code" href="classRole__Themisto.html#ad7f604a18fb88451b16333e65789ca7f">moMEM_Mp1_BRESP</a>,</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">             --m_axi_moMEM_Mp1_BUSER  m_axi_card_mem0_buser,</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;             m_axi_moMEM_Mp1_BVALID       =&gt; <a class="code" href="classRole__Themisto.html#a490fef60c7e25a2608d0ecf4cbfd64fb">moMEM_Mp1_BVALID</a>,</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;             m_axi_moMEM_Mp1_RDATA        =&gt; <a class="code" href="classRole__Themisto.html#ac6bd7e26c04c77a5f116c99154ad11a0">moMEM_Mp1_RDATA</a>,</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">             --m_axi_moMEM_Mp1_RID          =&gt; moMEM_Mp1_RID(0 DOWNTO 0),--SR# 10394170 : in    std_ulogic_vector(gAxiIdWidth-1 downto 0);</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;             m_axi_moMEM_Mp1_RLAST        =&gt; <a class="code" href="classRole__Themisto.html#a0bcb171513c4e0e41d20f5c7dcafbce6">moMEM_Mp1_RLAST</a>,</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;             m_axi_moMEM_Mp1_RREADY       =&gt; <a class="code" href="classRole__Themisto.html#a05c74a95e1625e05dac4fbc2070a16b1">moMEM_Mp1_RREADY</a>,</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;             m_axi_moMEM_Mp1_RRESP        =&gt; <a class="code" href="classRole__Themisto.html#a889cb828720d37968d80c4e71b96566f">moMEM_Mp1_RRESP</a>,</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">             --m_axi_moMEM_Mp1_RUSER        =&gt; open, -- m_axi_card_mem0_ruser,</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;             m_axi_moMEM_Mp1_RVALID       =&gt; <a class="code" href="classRole__Themisto.html#a4c6c58bdf4c5bcd19009eac8ffcc4677">moMEM_Mp1_RVALID</a>,</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;             m_axi_moMEM_Mp1_WDATA        =&gt; <a class="code" href="classRole__Themisto.html#a638e6b52ecee470d62de27d211e8f1bd">moMEM_Mp1_WDATA</a>,</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">             --m_axi_moMEM_Mp1_WID          =&gt; moMEM_Mp1_WID(0 DOWNTO 0),--SR# 10394170 : in    std_ulogic_vector(gAxiIdWidth-1 downto 0);</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;             m_axi_moMEM_Mp1_WLAST        =&gt; <a class="code" href="classRole__Themisto.html#a60f3abb1e9f3dddf73ada2f0c87385fa">moMEM_Mp1_WLAST</a>,</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;             m_axi_moMEM_Mp1_WREADY       =&gt; <a class="code" href="classRole__Themisto.html#ab40f46fa5f7dd3357a57197de2919fce">moMEM_Mp1_WREADY</a>,</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;             m_axi_moMEM_Mp1_WSTRB        =&gt; <a class="code" href="classRole__Themisto.html#a4915dc37397660285bd40c87054f714b">moMEM_Mp1_WSTRB</a>,</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">             --m_axi_moMEM_Mp1_WUSER        =&gt; open, -- m_axi_card_mem0_wuser,</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;             m_axi_moMEM_Mp1_WVALID       =&gt; <a class="code" href="classRole__Themisto.html#ad880dbb071ae82bdd170c55eeb6c4bca">moMEM_Mp1_WVALID</a>,</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160; </div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;             lcl_mem0_v                     =&gt; x&quot;0000000000000000&quot;,</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;             lcl_mem1_v                     =&gt; x&quot;8000000000000000&quot;</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">             --------------------------------------------------------</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">             -- SHELL / Mem / Mp1 Interface / End in UAF</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">             --------------------------------------------------------</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;             </div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;           <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160; </div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">  --end generate;</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  </div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  </div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">  --################################################################################</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">  --#                                                                              #</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">  --#    #######    ####   ######     #####                                        #</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">  --#       #      #       #     #   #     # #####   #####                         #</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">  --#       #     #        #     #   #     # #    #  #    #                        #</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">  --#       #     #        ######    ####### #####   #####                         #</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">  --#       #      #       #         #     # #       #                             #</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">  --#       #       ####   #         #     # #       #                             #</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">  --#                                                                              #</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">  --################################################################################</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160; </div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">  -- gUdpAppFlashDepre : if cUSE_DEPRECATED_DIRECTIVES generate --TODO</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160; </div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">  --  begin </span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160; </div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <span class="vhdlchar">sMetaInTlastAsVector_Tcp</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a387565afa399e5609187612a490e7956">siNRC_Role_Tcp_Meta_TLAST</a></span>;</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#adf625df540d5f646d21007e195885130">soROLE_Nrc_Tcp_Meta_TLAST</a></span> <span class="vhdlchar">&lt;=</span>  <span class="vhdlchar">sMetaOutTlastAsVector_Tcp</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160; </div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">-- auto excluding TAF             TAF: Median_BlurApplication</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">-- auto excluding TAF             port map (</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">-- auto excluding TAF           </span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">-- auto excluding TAF                        ------------------------------------------------------</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">-- auto excluding TAF                        -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">-- auto excluding TAF                        ------------------------------------------------------</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">-- auto excluding TAF                        ap_clk                      =&gt; piSHL_156_25Clk,</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">-- auto excluding TAF                        ap_rst_n                    =&gt; (not piMMIO_Ly7_Rst),</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">-- auto excluding TAF                        ap_start                    =&gt; piMMIO_Ly7_En,</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">-- auto excluding TAF                     </span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">-- auto excluding TAF                        piFMC_ROL_rank_V         =&gt; piFMC_ROLE_rank,</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">-- auto excluding TAF                        --piFMC_ROL_rank_V_ap_vld  =&gt; &#39;1&#39;,</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">-- auto excluding TAF                        piFMC_ROL_size_V         =&gt; piFMC_ROLE_size,</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">-- auto excluding TAF                        --piFMC_ROL_size_V_ap_vld  =&gt; &#39;1&#39;,</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">-- auto excluding TAF                        --------------------------------------------------------</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">-- auto excluding TAF                        -- From SHELL / Tcp Data Interfaces</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">-- auto excluding TAF                        --------------------------------------------------------</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">-- auto excluding TAF                        siSHL_This_Data_tdata     =&gt; siNRC_Tcp_Data_tdata,</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">-- auto excluding TAF                        siSHL_This_Data_tkeep     =&gt; siNRC_Tcp_Data_tkeep,</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">-- auto excluding TAF                        siSHL_This_Data_tlast     =&gt; siNRC_Tcp_Data_tlast,</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">-- auto excluding TAF                        siSHL_This_Data_tvalid    =&gt; siNRC_Tcp_Data_tvalid,</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">-- auto excluding TAF                        siSHL_This_Data_tready    =&gt; siNRC_Tcp_Data_tready,</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">-- auto excluding TAF                        --------------------------------------------------------</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">-- auto excluding TAF                        -- To SHELL / Tcp Data Interfaces</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">-- auto excluding TAF                        --------------------------------------------------------</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">-- auto excluding TAF                        soTHIS_Shl_Data_tdata     =&gt; soNRC_Tcp_Data_tdata,</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">-- auto excluding TAF                        soTHIS_Shl_Data_tkeep     =&gt; soNRC_Tcp_Data_tkeep,</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">-- auto excluding TAF                        soTHIS_Shl_Data_tlast     =&gt; soNRC_Tcp_Data_tlast,</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">-- auto excluding TAF                        soTHIS_Shl_Data_tvalid    =&gt; soNRC_Tcp_Data_tvalid,</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">-- auto excluding TAF                        soTHIS_Shl_Data_tready    =&gt; soNRC_Tcp_Data_tready, </span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">-- auto excluding TAF           </span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">-- auto excluding TAF                        siNrc_meta_TDATA          =&gt;  siNRC_Role_Tcp_Meta_TDATA    ,</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">-- auto excluding TAF                        siNrc_meta_TVALID         =&gt;  siNRC_Role_Tcp_Meta_TVALID   ,</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">-- auto excluding TAF                        siNrc_meta_TREADY         =&gt;  siNRC_Role_Tcp_Meta_TREADY   ,</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">-- auto excluding TAF                        siNrc_meta_TKEEP          =&gt;  siNRC_Role_Tcp_Meta_TKEEP    ,</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">-- auto excluding TAF                        siNrc_meta_TLAST          =&gt;  sMetaInTlastAsVector_Tcp,</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">-- auto excluding TAF           </span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">-- auto excluding TAF                        soNrc_meta_TDATA          =&gt;  soROLE_Nrc_Tcp_Meta_TDATA  ,</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">-- auto excluding TAF                        soNrc_meta_TVALID         =&gt;  soROLE_Nrc_Tcp_Meta_TVALID ,</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">-- auto excluding TAF                        soNrc_meta_TREADY         =&gt;  soROLE_Nrc_Tcp_Meta_TREADY ,</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">-- auto excluding TAF                        soNrc_meta_TKEEP          =&gt;  soROLE_Nrc_Tcp_Meta_TKEEP  ,</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">-- auto excluding TAF                        soNrc_meta_TLAST          =&gt;  sMetaOutTlastAsVector_Tcp,</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">-- auto excluding TAF           </span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">-- auto excluding TAF                        poROL_NRC_Rx_ports_V        =&gt; poROL_Nrc_Tcp_Rx_ports</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">-- auto excluding TAF                        --poROL_NRC_Tcp_Rx_ports_V_ap_vld =&gt; &#39;1&#39;</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">-- auto excluding TAF           </span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">-- auto excluding TAF                        </span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">-- auto excluding TAF                        --------------------------------------------------------</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">-- auto excluding TAF                        -- SHELL / Mem / Mp0 Interface / Start in UAF</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">-- auto excluding TAF                        --------------------------------------------------------</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">-- auto excluding TAF                        , -- comma for syntax correctness when Mp1 is instantiated             </span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">-- auto excluding TAF           </span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">-- auto excluding TAF           --             ---- Stream Read Command ---------</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">-- auto excluding TAF           --             soMemRdCmdP0_TDATA         =&gt; soMem_Mp0_RdCmd_tdata,</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">-- auto excluding TAF           --             soMemRdCmdP0_TVALID        =&gt; soMem_Mp0_RdCmd_tvalid,</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">-- auto excluding TAF           --             soMemRdCmdP0_TREADY        =&gt; soMem_Mp0_RdCmd_tready,</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">-- auto excluding TAF           --             ---- Stream Read Status ----------</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">-- auto excluding TAF           --             siMemRdStsP0_TDATA         =&gt; siMem_Mp0_RdSts_tdata,</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">-- auto excluding TAF           --             siMemRdStsP0_TVALID        =&gt; siMem_Mp0_RdSts_tvalid,</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">-- auto excluding TAF           --             siMemRdStsP0_TREADY        =&gt; siMem_Mp0_RdSts_tready,</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">-- auto excluding TAF           --             ---- Stream Read Data ------------</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">-- auto excluding TAF           --             siMemReadP0_TDATA          =&gt; siMem_Mp0_Read_tdata,</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">-- auto excluding TAF           --             siMemReadP0_TVALID         =&gt; siMem_Mp0_Read_tvalid,</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">-- auto excluding TAF           --             siMemReadP0_TREADY         =&gt; siMem_Mp0_Read_tready,</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">-- auto excluding TAF           --             siMemReadP0_TKEEP          =&gt; siMem_Mp0_Read_tkeep,</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">-- auto excluding TAF           --             siMemReadP0_TLAST          =&gt; fVectorize(siMem_Mp0_Read_tlast),</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">-- auto excluding TAF                        ---- Stream Write Command --------</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">-- auto excluding TAF                        soMemWrCmdP0_TDATA         =&gt; soMem_Mp0_WrCmd_tdata,</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">-- auto excluding TAF                        soMemWrCmdP0_TVALID        =&gt; soMem_Mp0_WrCmd_tvalid,</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">-- auto excluding TAF                        soMemWrCmdP0_TREADY        =&gt; soMem_Mp0_WrCmd_tready,</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">-- auto excluding TAF                        ---- Stream Write Status ---------</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">-- auto excluding TAF                        siMemWrStsP0_TDATA         =&gt; siMem_Mp0_WrSts_tdata,</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">-- auto excluding TAF                        siMemWrStsP0_TVALID        =&gt; siMem_Mp0_WrSts_tvalid,</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">-- auto excluding TAF                        siMemWrStsP0_TREADY        =&gt; siMem_Mp0_WrSts_tready,</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">-- auto excluding TAF                        ---- Stream Write Data ---------</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">-- auto excluding TAF                        soMemWriteP0_TDATA         =&gt; soMem_Mp0_Write_tdata,</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">-- auto excluding TAF                        soMemWriteP0_TVALID        =&gt; soMem_Mp0_Write_tvalid,</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">-- auto excluding TAF                        soMemWriteP0_TREADY        =&gt; soMem_Mp0_Write_tready,</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">-- auto excluding TAF                        soMemWriteP0_TKEEP         =&gt; soMem_Mp0_Write_tkeep,</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">-- auto excluding TAF                        soMemWriteP0_TLAST         =&gt; soMem_Mp0_Write_tlast,             </span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">-- auto excluding TAF                        </span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">-- auto excluding TAF                        --------------------------------------------------------</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">-- auto excluding TAF                        -- SHELL / Mem / Mp1 Interface / Start in TAF</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">-- auto excluding TAF                        --------------------------------------------------------     </span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_ARADDR(32 DOWNTO 0)  =&gt; moMEM_Mp1_ARADDR,</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_ARADDR(63 DOWNTO 33) =&gt; open,</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_ARBURST      =&gt; moMEM_Mp1_ARBURST,</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_ARCACHE      =&gt; open, -- m_axi_card_mem0_arcache,</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">-- auto excluding TAF                        --m_axi_moMEM_Mp1_ARID         =&gt; moMEM_Mp1_ARID( 0 DOWNTO 0),--SR# 10394170 : out   std_ulogic_vector(gAxiIdWidth-1 downto 0);</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_ARLEN        =&gt; moMEM_Mp1_ARLEN,</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_ARLOCK       =&gt; open, -- m_axi_card_mem0_arlock,</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_ARPROT       =&gt; open, -- m_axi_card_mem0_arprot,</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_ARQOS        =&gt; open, -- m_axi_card_mem0_arqos,</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_ARREADY      =&gt; moMEM_Mp1_ARREADY,</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_ARREGION     =&gt; open, -- m_axi_card_mem0_arregion,</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_ARSIZE       =&gt; moMEM_Mp1_ARSIZE,</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">-- auto excluding TAF                        --m_axi_moMEM_Mp1_ARUSER       =&gt; open, -- m_axi_card_mem0_aruser,</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_ARVALID      =&gt; moMEM_Mp1_ARVALID,</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_AWADDR(32 DOWNTO 0)  =&gt; moMEM_Mp1_AWADDR,</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_AWADDR(63 DOWNTO 33) =&gt; open,</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_AWBURST      =&gt; moMEM_Mp1_AWBURST,</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_AWCACHE      =&gt; open, -- m_axi_card_mem0_awcache,</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">-- auto excluding TAF                        --m_axi_moMEM_Mp1_AWID         =&gt; moMEM_Mp1_AWID(0 DOWNTO 0),--SR# 10394170 : out   std_ulogic_vector(gAxiIdWidth-1 downto 0);</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_AWLEN        =&gt; moMEM_Mp1_AWLEN,</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_AWLOCK       =&gt; open, -- m_axi_card_mem0_awlock,</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_AWPROT       =&gt; open, -- m_axi_card_mem0_awprot,</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_AWQOS        =&gt; open, -- m_axi_card_mem0_awqos,</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_AWREADY      =&gt; moMEM_Mp1_AWREADY,</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_AWREGION     =&gt; open, -- m_axi_card_mem0_awregion,</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_AWSIZE       =&gt; moMEM_Mp1_AWSIZE,</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">-- auto excluding TAF                        --m_axi_moMEM_Mp1_AWUSER       =&gt; open, -- m_axi_card_mem0_awuser,</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_AWVALID      =&gt; moMEM_Mp1_AWVALID,</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">-- auto excluding TAF                        --m_axi_moMEM_Mp1_BID          =&gt; moMEM_Mp1_BID(0 DOWNTO 0),--SR# 10394170 : in    std_ulogic_vector(gAxiIdWidth-1 downto 0);</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_BREADY       =&gt; moMEM_Mp1_BREADY,</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_BRESP        =&gt; moMEM_Mp1_BRESP,</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">-- auto excluding TAF                        --m_axi_moMEM_Mp1_BUSER  m_axi_card_mem0_buser,</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_BVALID       =&gt; moMEM_Mp1_BVALID,</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_RDATA        =&gt; moMEM_Mp1_RDATA,</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">-- auto excluding TAF                        --m_axi_moMEM_Mp1_RID          =&gt; moMEM_Mp1_RID(0 DOWNTO 0),--SR# 10394170 : in    std_ulogic_vector(gAxiIdWidth-1 downto 0);</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_RLAST        =&gt; moMEM_Mp1_RLAST,</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_RREADY       =&gt; moMEM_Mp1_RREADY,</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_RRESP        =&gt; moMEM_Mp1_RRESP,</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">-- auto excluding TAF                        --m_axi_moMEM_Mp1_RUSER        =&gt; open, -- m_axi_card_mem0_ruser,</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_RVALID       =&gt; moMEM_Mp1_RVALID,</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_WDATA        =&gt; moMEM_Mp1_WDATA,</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">-- auto excluding TAF                        --m_axi_moMEM_Mp1_WID          =&gt; open,</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_WLAST        =&gt; moMEM_Mp1_WLAST,</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_WREADY       =&gt; moMEM_Mp1_WREADY,</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_WSTRB        =&gt; moMEM_Mp1_WSTRB,</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">-- auto excluding TAF                        --m_axi_moMEM_Mp1_WUSER        =&gt; open, -- m_axi_card_mem0_wuser,</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">-- auto excluding TAF                        m_axi_moMEM_Mp1_WVALID       =&gt; moMEM_Mp1_WVALID,</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">-- auto excluding TAF           </span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">-- auto excluding TAF                        lcl_mem0_v                     =&gt; x&quot;0000000000000000&quot;,</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">-- auto excluding TAF                        lcl_mem1_v                     =&gt; x&quot;8000000000000000&quot;</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">-- auto excluding TAF                        --------------------------------------------------------</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">-- auto excluding TAF                        -- SHELL / Mem / Mp1 Interface / End in TAF</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">-- auto excluding TAF                        --------------------------------------------------------</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">-- auto excluding TAF                      </span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">-- auto excluding TAF                      );</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160; </div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">  --end generate;</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160; </div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">  --DEBUGING:</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">  --poROL_Nrc_Tcp_Rx_ports &lt;= (others =&gt; &#39;0&#39;);</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160; </div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">  --################################################################################</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">  --  1st Memory Port dummy connections Start</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">  --################################################################################</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a69a9aad879f40c1a08feb027cdbf29a0">soMEM_Mp0_RdCmd_tdata</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a943aca903d8f2385094e768635f66457">soMEM_Mp0_RdCmd_tvalid</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a73bc8ab4b734ce6ee0e4a0dcb5abf54e">siMEM_Mp0_RdSts_tready</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="vhdlchar"><a class="code" href="classRole__Themisto.html#a0ee601d38f5dc4c5314c4bd9f51503a2">siMEM_Mp0_Read_tready</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">  -- soMEM_Mp0_WrCmd_tdata   &lt;= (others =&gt; &#39;0&#39;);</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">  -- soMEM_Mp0_WrCmd_tvalid  &lt;= &#39;0&#39;;</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">  -- siMEM_Mp0_WrSts_tready  &lt;= &#39;0&#39;;</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">  -- soMEM_Mp0_Write_tdata   &lt;= (others =&gt; &#39;0&#39;);</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">  -- soMEM_Mp0_Write_tkeep   &lt;= (others =&gt; &#39;0&#39;);</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">  -- soMEM_Mp0_Write_tlast   &lt;= &#39;0&#39;;</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">  -- soMEM_Mp0_Write_tvalid  &lt;= &#39;0&#39;;</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">  --################################################################################</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">  --  1st Memory Port dummy connections End</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">  --################################################################################    </span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160; </div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">  --################################################################################</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">-- auto excluding Mp2 open connections             --  2nd Memory Port dummy connections Start</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">-- auto excluding Mp2 open connections             --################################################################################</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">-- auto excluding Mp2 open connections             moMEM_Mp1_AWVALID &lt;= &#39;0&#39;;</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">-- auto excluding Mp2 open connections             moMEM_Mp1_WVALID  &lt;= &#39;0&#39;;</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">-- auto excluding Mp2 open connections             moMEM_Mp1_BREADY  &lt;= &#39;0&#39;;</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">-- auto excluding Mp2 open connections             moMEM_Mp1_ARVALID &lt;= &#39;0&#39;;</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">-- auto excluding Mp2 open connections             moMEM_Mp1_RREADY  &lt;= &#39;0&#39;;</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">-- auto excluding Mp2 open connections             --################################################################################</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">-- auto excluding Mp2 open connections             --  2nd Memory Port dummy connections End</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">  --################################################################################</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  </div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">architecture</span> <a class="code" href="classRole__Themisto.html">Flash</a>;</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160; </div>
<div class="ttc" id="aclassRole__Themisto_html"><div class="ttname"><a href="classRole__Themisto.html">Role_Themisto</a></div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00043">Role.vhdl:43</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a001dcca4c79309fa819e32a96e3aa553"><div class="ttname"><a href="classRole__Themisto.html#a001dcca4c79309fa819e32a96e3aa553">Role_Themisto.soNRC_Tcp_Data_tready</a></div><div class="ttdeci">in soNRC_Tcp_Data_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00098">Role.vhdl:98</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a00fba6dbc2f19d7411652e6ea2cf848d"><div class="ttname"><a href="classRole__Themisto.html#a00fba6dbc2f19d7411652e6ea2cf848d">Role_Themisto.moMEM_Mp1_ARSIZE</a></div><div class="ttdeci">out moMEM_Mp1_ARSIZEstd_ulogic_vector(2 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00169">Role.vhdl:169</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a0110506c3f193e71a9a5b149c3ae3e05"><div class="ttname"><a href="classRole__Themisto.html#a0110506c3f193e71a9a5b149c3ae3e05">Role_Themisto.moMEM_Mp1_AWADDR</a></div><div class="ttdeci">out moMEM_Mp1_AWADDRstd_ulogic_vector(32 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00151">Role.vhdl:151</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a023920dd77c97b6cd4d30b4ab308de84"><div class="ttname"><a href="classRole__Themisto.html#a023920dd77c97b6cd4d30b4ab308de84">Role_Themisto.soNRC_Udp_Data_tdata</a></div><div class="ttdeci">out soNRC_Udp_Data_tdatastd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00065">Role.vhdl:65</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a02d067011d989627e951d8ca399441be"><div class="ttname"><a href="classRole__Themisto.html#a02d067011d989627e951d8ca399441be">Role_Themisto.soROLE_Nrc_Udp_Meta_TREADY</a></div><div class="ttdeci">in soROLE_Nrc_Udp_Meta_TREADYstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00075">Role.vhdl:75</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a03cd4ea33db5b989a8153f3a8066afad"><div class="ttname"><a href="classRole__Themisto.html#a03cd4ea33db5b989a8153f3a8066afad">Role_Themisto.piSHL_156_25Clk</a></div><div class="ttdeci">in piSHL_156_25Clkstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00049">Role.vhdl:49</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a05c74a95e1625e05dac4fbc2070a16b1"><div class="ttname"><a href="classRole__Themisto.html#a05c74a95e1625e05dac4fbc2070a16b1">Role_Themisto.moMEM_Mp1_RREADY</a></div><div class="ttdeci">out moMEM_Mp1_RREADYstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00178">Role.vhdl:178</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a07bb0f5e03468b56b60ae4a5111c602a"><div class="ttname"><a href="classRole__Themisto.html#a07bb0f5e03468b56b60ae4a5111c602a">Role_Themisto.soROLE_Nrc_Udp_Meta_TKEEP</a></div><div class="ttdeci">out soROLE_Nrc_Udp_Meta_TKEEPstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00076">Role.vhdl:76</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a09002268da26f542b1f5eaadaaa7632c"><div class="ttname"><a href="classRole__Themisto.html#a09002268da26f542b1f5eaadaaa7632c">Role_Themisto.piSHL_156_25Rst</a></div><div class="ttdeci">in piSHL_156_25Rststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00050">Role.vhdl:50</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a0bcb171513c4e0e41d20f5c7dcafbce6"><div class="ttname"><a href="classRole__Themisto.html#a0bcb171513c4e0e41d20f5c7dcafbce6">Role_Themisto.moMEM_Mp1_RLAST</a></div><div class="ttdeci">in moMEM_Mp1_RLASTstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00176">Role.vhdl:176</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a0d80d652096ce3632b981f5636d9ba89"><div class="ttname"><a href="classRole__Themisto.html#a0d80d652096ce3632b981f5636d9ba89">Role_Themisto.siNRC_Udp_Data_tlast</a></div><div class="ttdeci">in siNRC_Udp_Data_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00062">Role.vhdl:62</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a0ee601d38f5dc4c5314c4bd9f51503a2"><div class="ttname"><a href="classRole__Themisto.html#a0ee601d38f5dc4c5314c4bd9f51503a2">Role_Themisto.siMEM_Mp0_Read_tready</a></div><div class="ttdeci">out siMEM_Mp0_Read_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00131">Role.vhdl:131</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a1544552e8f7f3665d6a694e208832ef0"><div class="ttname"><a href="classRole__Themisto.html#a1544552e8f7f3665d6a694e208832ef0">Role_Themisto.siNRC_Role_Udp_Meta_TKEEP</a></div><div class="ttdeci">in siNRC_Role_Udp_Meta_TKEEPstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00081">Role.vhdl:81</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a170664aaeee375ecc0840e6bf3296ab6"><div class="ttname"><a href="classRole__Themisto.html#a170664aaeee375ecc0840e6bf3296ab6">Role_Themisto.moMEM_Mp1_WID</a></div><div class="ttdeci">out moMEM_Mp1_WIDstd_ulogic_vector(3 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__Zoo_2ROLE_2vision_2hdl_2Role_8vhdl_source.html#l00189">Role.vhdl:189</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a176423258f5149fae34652a5b701ab6b"><div class="ttname"><a href="classRole__Themisto.html#a176423258f5149fae34652a5b701ab6b">Role_Themisto.siMEM_Mp0_Read_tkeep</a></div><div class="ttdeci">in siMEM_Mp0_Read_tkeepstd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00128">Role.vhdl:128</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a3028b6167e4f788d96ed4c6b9f876fca"><div class="ttname"><a href="classRole__Themisto.html#a3028b6167e4f788d96ed4c6b9f876fca">Role_Themisto.soNRC_Tcp_Data_tdata</a></div><div class="ttdeci">out soNRC_Tcp_Data_tdatastd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00094">Role.vhdl:94</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a36ae9ee5f020c304b7704132c7219612"><div class="ttname"><a href="classRole__Themisto.html#a36ae9ee5f020c304b7704132c7219612">Role_Themisto.soROLE_Nrc_Tcp_Meta_TREADY</a></div><div class="ttdeci">in soROLE_Nrc_Tcp_Meta_TREADYstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00104">Role.vhdl:104</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a387565afa399e5609187612a490e7956"><div class="ttname"><a href="classRole__Themisto.html#a387565afa399e5609187612a490e7956">Role_Themisto.siNRC_Role_Tcp_Meta_TLAST</a></div><div class="ttdeci">in siNRC_Role_Tcp_Meta_TLASTstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00111">Role.vhdl:111</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a38803228ff5a939fb9dfe0dfb038491b"><div class="ttname"><a href="classRole__Themisto.html#a38803228ff5a939fb9dfe0dfb038491b">Role_Themisto.siMEM_Mp0_WrSts_tdata</a></div><div class="ttdeci">in siMEM_Mp0_WrSts_tdatastd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00137">Role.vhdl:137</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a3a0256d85ccbaf329f3a6fcfc4a12c4a"><div class="ttname"><a href="classRole__Themisto.html#a3a0256d85ccbaf329f3a6fcfc4a12c4a">Role_Themisto.soMEM_Mp0_Write_tkeep</a></div><div class="ttdeci">out soMEM_Mp0_Write_tkeepstd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00142">Role.vhdl:142</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a3c7eb2f90ff1be3c2d8e3fb511fc6de2"><div class="ttname"><a href="classRole__Themisto.html#a3c7eb2f90ff1be3c2d8e3fb511fc6de2">Role_Themisto.siNRC_Tcp_Data_tready</a></div><div class="ttdeci">out siNRC_Tcp_Data_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00092">Role.vhdl:92</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a3ea064863673f66e7b86c5cc3cf1b167"><div class="ttname"><a href="classRole__Themisto.html#a3ea064863673f66e7b86c5cc3cf1b167">Role_Themisto.siNRC_Role_Udp_Meta_TDATA</a></div><div class="ttdeci">in siNRC_Role_Udp_Meta_TDATAstd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00078">Role.vhdl:78</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a43d40690fd26f5263f5181673a97fcf4"><div class="ttname"><a href="classRole__Themisto.html#a43d40690fd26f5263f5181673a97fcf4">Role_Themisto.moMEM_Mp1_AWVALID</a></div><div class="ttdeci">out moMEM_Mp1_AWVALIDstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00155">Role.vhdl:155</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a448fd8196b516b6303379b9c4c1d1f57"><div class="ttname"><a href="classRole__Themisto.html#a448fd8196b516b6303379b9c4c1d1f57">Role_Themisto.siNRC_Role_Tcp_Meta_TVALID</a></div><div class="ttdeci">in siNRC_Role_Tcp_Meta_TVALIDstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00108">Role.vhdl:108</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a46cdf30c86ad6301264cd2a0f17643e0"><div class="ttname"><a href="classRole__Themisto.html#a46cdf30c86ad6301264cd2a0f17643e0">Role_Themisto.siNRC_Role_Tcp_Meta_TDATA</a></div><div class="ttdeci">in siNRC_Role_Tcp_Meta_TDATAstd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00107">Role.vhdl:107</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a490fef60c7e25a2608d0ecf4cbfd64fb"><div class="ttname"><a href="classRole__Themisto.html#a490fef60c7e25a2608d0ecf4cbfd64fb">Role_Themisto.moMEM_Mp1_BVALID</a></div><div class="ttdeci">in moMEM_Mp1_BVALIDstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00164">Role.vhdl:164</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a4915dc37397660285bd40c87054f714b"><div class="ttname"><a href="classRole__Themisto.html#a4915dc37397660285bd40c87054f714b">Role_Themisto.moMEM_Mp1_WSTRB</a></div><div class="ttdeci">out moMEM_Mp1_WSTRBstd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00158">Role.vhdl:158</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a4a1502483d9084b8a48a060f027bf603"><div class="ttname"><a href="classRole__Themisto.html#a4a1502483d9084b8a48a060f027bf603">Role_Themisto.moMEM_Mp1_BREADY</a></div><div class="ttdeci">out moMEM_Mp1_BREADYstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00165">Role.vhdl:165</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a4a78ad9172626b11bf3beec0d5e5bbef"><div class="ttname"><a href="classRole__Themisto.html#a4a78ad9172626b11bf3beec0d5e5bbef">Role_Themisto.moMEM_Mp1_AWID</a></div><div class="ttdeci">out moMEM_Mp1_AWIDstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00150">Role.vhdl:150</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a4c6c58bdf4c5bcd19009eac8ffcc4677"><div class="ttname"><a href="classRole__Themisto.html#a4c6c58bdf4c5bcd19009eac8ffcc4677">Role_Themisto.moMEM_Mp1_RVALID</a></div><div class="ttdeci">in moMEM_Mp1_RVALIDstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00177">Role.vhdl:177</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a4e35c7e4a8438d76b92adaf2daa02fa0"><div class="ttname"><a href="classRole__Themisto.html#a4e35c7e4a8438d76b92adaf2daa02fa0">Role_Themisto.soNRC_Udp_Data_tready</a></div><div class="ttdeci">in soNRC_Udp_Data_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00069">Role.vhdl:69</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a4fd53f2d641b4560f8e376955ef91329"><div class="ttname"><a href="classRole__Themisto.html#a4fd53f2d641b4560f8e376955ef91329">Role_Themisto.soMEM_Mp0_WrCmd_tready</a></div><div class="ttdeci">in soMEM_Mp0_WrCmd_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00135">Role.vhdl:135</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a53efd1513097d7d50adf627827a8b413"><div class="ttname"><a href="classRole__Themisto.html#a53efd1513097d7d50adf627827a8b413">Role_Themisto.siNRC_Udp_Data_tvalid</a></div><div class="ttdeci">in siNRC_Udp_Data_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00061">Role.vhdl:61</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a5b9c76821bac845d54b76f3142a73315"><div class="ttname"><a href="classRole__Themisto.html#a5b9c76821bac845d54b76f3142a73315">Role_Themisto.piMMIO_Ly7_En</a></div><div class="ttdeci">in piMMIO_Ly7_Enstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00053">Role.vhdl:53</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a5dcc188980ec501ab399702d8eff75c8"><div class="ttname"><a href="classRole__Themisto.html#a5dcc188980ec501ab399702d8eff75c8">Role_Themisto.soMEM_Mp0_Write_tready</a></div><div class="ttdeci">in soMEM_Mp0_Write_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00145">Role.vhdl:145</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a5e938761b1c75bd3baddb4e0c6e0665d"><div class="ttname"><a href="classRole__Themisto.html#a5e938761b1c75bd3baddb4e0c6e0665d">Role_Themisto.soNRC_Udp_Data_tlast</a></div><div class="ttdeci">out soNRC_Udp_Data_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00068">Role.vhdl:68</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a5f0a58acd7f9126f1d48f695445ae600"><div class="ttname"><a href="classRole__Themisto.html#a5f0a58acd7f9126f1d48f695445ae600">Role_Themisto.soROLE_Nrc_Udp_Meta_TVALID</a></div><div class="ttdeci">out soROLE_Nrc_Udp_Meta_TVALIDstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00074">Role.vhdl:74</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a5fd1c94012bec310f9ccfc3e038cf9b0"><div class="ttname"><a href="classRole__Themisto.html#a5fd1c94012bec310f9ccfc3e038cf9b0">Role_Themisto.soROLE_Nrc_Tcp_Meta_TVALID</a></div><div class="ttdeci">out soROLE_Nrc_Tcp_Meta_TVALIDstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00103">Role.vhdl:103</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a60f3abb1e9f3dddf73ada2f0c87385fa"><div class="ttname"><a href="classRole__Themisto.html#a60f3abb1e9f3dddf73ada2f0c87385fa">Role_Themisto.moMEM_Mp1_WLAST</a></div><div class="ttdeci">out moMEM_Mp1_WLASTstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00159">Role.vhdl:159</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a630d04a5f87d8116e6ab1bc4f5c723c4"><div class="ttname"><a href="classRole__Themisto.html#a630d04a5f87d8116e6ab1bc4f5c723c4">Role_Themisto.soNRC_Udp_Data_tvalid</a></div><div class="ttdeci">out soNRC_Udp_Data_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00067">Role.vhdl:67</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a638e6b52ecee470d62de27d211e8f1bd"><div class="ttname"><a href="classRole__Themisto.html#a638e6b52ecee470d62de27d211e8f1bd">Role_Themisto.moMEM_Mp1_WDATA</a></div><div class="ttdeci">out moMEM_Mp1_WDATAstd_ulogic_vector(511 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00157">Role.vhdl:157</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a6828cb900fbe40d5f9bb2b818e0dec0a"><div class="ttname"><a href="classRole__Themisto.html#a6828cb900fbe40d5f9bb2b818e0dec0a">Role_Themisto.siNRC_Tcp_Data_tdata</a></div><div class="ttdeci">in siNRC_Tcp_Data_tdatastd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00088">Role.vhdl:88</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a69a9aad879f40c1a08feb027cdbf29a0"><div class="ttname"><a href="classRole__Themisto.html#a69a9aad879f40c1a08feb027cdbf29a0">Role_Themisto.soMEM_Mp0_RdCmd_tdata</a></div><div class="ttdeci">out soMEM_Mp0_RdCmd_tdatastd_ulogic_vector(79 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00119">Role.vhdl:119</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a6a1cd622ba7ce1ccae6b37350fe3858a"><div class="ttname"><a href="classRole__Themisto.html#a6a1cd622ba7ce1ccae6b37350fe3858a">Role_Themisto.gAxiIdWidth</a></div><div class="ttdeci">gAxiIdWidthinteger :=8</div><div class="ttdef"><b>Definition:</b> <a href="cFp__Zoo_2ROLE_2custom_2hdl_2Role_8vhdl_source.html#l00033">Role.vhdl:33</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a7016a9f3fba77b44116d7f1aac55115f"><div class="ttname"><a href="classRole__Themisto.html#a7016a9f3fba77b44116d7f1aac55115f">Role_Themisto.siMEM_Mp0_Read_tdata</a></div><div class="ttdeci">in siMEM_Mp0_Read_tdatastd_ulogic_vector(511 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00127">Role.vhdl:127</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a72efa62e79c02d5c8ff48ac503a703ab"><div class="ttname"><a href="classRole__Themisto.html#a72efa62e79c02d5c8ff48ac503a703ab">Role_Themisto.soMEM_Mp0_Write_tdata</a></div><div class="ttdeci">out soMEM_Mp0_Write_tdatastd_ulogic_vector(511 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00141">Role.vhdl:141</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a73bc8ab4b734ce6ee0e4a0dcb5abf54e"><div class="ttname"><a href="classRole__Themisto.html#a73bc8ab4b734ce6ee0e4a0dcb5abf54e">Role_Themisto.siMEM_Mp0_RdSts_tready</a></div><div class="ttdeci">out siMEM_Mp0_RdSts_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00125">Role.vhdl:125</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a755efcc53dc58a28f0037e8348eb080a"><div class="ttname"><a href="classRole__Themisto.html#a755efcc53dc58a28f0037e8348eb080a">Role_Themisto.moMEM_Mp1_ARBURST</a></div><div class="ttdeci">out moMEM_Mp1_ARBURSTstd_ulogic_vector(1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00170">Role.vhdl:170</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a78244cdaf02cf637f1894d863ca92ef4"><div class="ttname"><a href="classRole__Themisto.html#a78244cdaf02cf637f1894d863ca92ef4">Role_Themisto.siNRC_Role_Tcp_Meta_TKEEP</a></div><div class="ttdeci">in siNRC_Role_Tcp_Meta_TKEEPstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00110">Role.vhdl:110</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a7a6e9d9fb2d70c100350e28646a0483e"><div class="ttname"><a href="classRole__Themisto.html#a7a6e9d9fb2d70c100350e28646a0483e">Role_Themisto.siMEM_Mp0_RdSts_tdata</a></div><div class="ttdeci">in siMEM_Mp0_RdSts_tdatastd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00123">Role.vhdl:123</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a8268980429290e8420a853634361629d"><div class="ttname"><a href="classRole__Themisto.html#a8268980429290e8420a853634361629d">Role_Themisto.poROL_Nrc_Tcp_Rx_ports</a></div><div class="ttdeci">out poROL_Nrc_Tcp_Rx_portsstd_ulogic_vector(31 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00100">Role.vhdl:100</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a83a8fb4df7616f95bea677469131d3c1"><div class="ttname"><a href="classRole__Themisto.html#a83a8fb4df7616f95bea677469131d3c1">Role_Themisto.siNRC_Tcp_Data_tvalid</a></div><div class="ttdeci">in siNRC_Tcp_Data_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00090">Role.vhdl:90</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a84c10d4a7244392833d804d98c5a2edb"><div class="ttname"><a href="classRole__Themisto.html#a84c10d4a7244392833d804d98c5a2edb">Role_Themisto.siNRC_Role_Udp_Meta_TLAST</a></div><div class="ttdeci">in siNRC_Role_Udp_Meta_TLASTstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00082">Role.vhdl:82</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a853f956b0c4c75201f78b02e985b2ec1"><div class="ttname"><a href="classRole__Themisto.html#a853f956b0c4c75201f78b02e985b2ec1">Role_Themisto.moMEM_Mp1_ARREADY</a></div><div class="ttdeci">in moMEM_Mp1_ARREADYstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00172">Role.vhdl:172</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a86aeab334a54c0e32f093c91a4e1ddd1"><div class="ttname"><a href="classRole__Themisto.html#a86aeab334a54c0e32f093c91a4e1ddd1">Role_Themisto.siNRC_Udp_Data_tready</a></div><div class="ttdeci">out siNRC_Udp_Data_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00063">Role.vhdl:63</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a889cb828720d37968d80c4e71b96566f"><div class="ttname"><a href="classRole__Themisto.html#a889cb828720d37968d80c4e71b96566f">Role_Themisto.moMEM_Mp1_RRESP</a></div><div class="ttdeci">in moMEM_Mp1_RRESPstd_ulogic_vector(1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00175">Role.vhdl:175</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a88d6db98ae7b406ee0e762b76a04e75e"><div class="ttname"><a href="classRole__Themisto.html#a88d6db98ae7b406ee0e762b76a04e75e">Role_Themisto.soMEM_Mp0_Write_tlast</a></div><div class="ttdeci">out soMEM_Mp0_Write_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00143">Role.vhdl:143</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a8ae438a9966d4d1aaf4d28a7828c21df"><div class="ttname"><a href="classRole__Themisto.html#a8ae438a9966d4d1aaf4d28a7828c21df">Role_Themisto.moMEM_Mp1_ARID</a></div><div class="ttdeci">out moMEM_Mp1_ARIDstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00166">Role.vhdl:166</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a8e07dc75760c929d53d24ff70ab1e1b3"><div class="ttname"><a href="classRole__Themisto.html#a8e07dc75760c929d53d24ff70ab1e1b3">Role_Themisto.soMEM_Mp0_WrCmd_tvalid</a></div><div class="ttdeci">out soMEM_Mp0_WrCmd_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00134">Role.vhdl:134</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a8e9be15ea8cb978500f638b5a221bd03"><div class="ttname"><a href="classRole__Themisto.html#a8e9be15ea8cb978500f638b5a221bd03">Role_Themisto.moMEM_Mp1_ARVALID</a></div><div class="ttdeci">out moMEM_Mp1_ARVALIDstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00171">Role.vhdl:171</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a8fc4e0fad96dd6f0eee29eefb50ef3e2"><div class="ttname"><a href="classRole__Themisto.html#a8fc4e0fad96dd6f0eee29eefb50ef3e2">Role_Themisto.soROLE_Nrc_Tcp_Meta_TDATA</a></div><div class="ttdeci">out soROLE_Nrc_Tcp_Meta_TDATAstd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00102">Role.vhdl:102</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a91e11a4b6928554660674841fbc39def"><div class="ttname"><a href="classRole__Themisto.html#a91e11a4b6928554660674841fbc39def">Role_Themisto.moMEM_Mp1_AWBURST</a></div><div class="ttdeci">out moMEM_Mp1_AWBURSTstd_ulogic_vector(1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00154">Role.vhdl:154</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a93deb8a4b150d14446591ec085f10bb4"><div class="ttname"><a href="classRole__Themisto.html#a93deb8a4b150d14446591ec085f10bb4">Role_Themisto.siNRC_Udp_Data_tkeep</a></div><div class="ttdeci">in siNRC_Udp_Data_tkeepstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00060">Role.vhdl:60</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a943aca903d8f2385094e768635f66457"><div class="ttname"><a href="classRole__Themisto.html#a943aca903d8f2385094e768635f66457">Role_Themisto.soMEM_Mp0_RdCmd_tvalid</a></div><div class="ttdeci">out soMEM_Mp0_RdCmd_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00120">Role.vhdl:120</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a955b19dc5febd91c7bf90edaabc61fad"><div class="ttname"><a href="classRole__Themisto.html#a955b19dc5febd91c7bf90edaabc61fad">Role_Themisto.soNRC_Tcp_Data_tkeep</a></div><div class="ttdeci">out soNRC_Tcp_Data_tkeepstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00095">Role.vhdl:95</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_a95ef9f024fa49cdcb717f29f6bd00166"><div class="ttname"><a href="classRole__Themisto.html#a95ef9f024fa49cdcb717f29f6bd00166">Role_Themisto.siMEM_Mp0_Read_tvalid</a></div><div class="ttdeci">in siMEM_Mp0_Read_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00130">Role.vhdl:130</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_aa13d90b8ed6dec12ee95c11ed94ed7ce"><div class="ttname"><a href="classRole__Themisto.html#aa13d90b8ed6dec12ee95c11ed94ed7ce">Role_Themisto.moMEM_Mp1_RID</a></div><div class="ttdeci">in moMEM_Mp1_RIDstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00173">Role.vhdl:173</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_aa31223b3a2b081363225bdfba357ca5b"><div class="ttname"><a href="classRole__Themisto.html#aa31223b3a2b081363225bdfba357ca5b">Role_Themisto.soROLE_Nrc_Udp_Meta_TDATA</a></div><div class="ttdeci">out soROLE_Nrc_Udp_Meta_TDATAstd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00073">Role.vhdl:73</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_aa4d0ac55bed1db4abf5285403f470066"><div class="ttname"><a href="classRole__Themisto.html#aa4d0ac55bed1db4abf5285403f470066">Role_Themisto.piFMC_ROLE_rank</a></div><div class="ttdeci">in piFMC_ROLE_rankstd_logic_vector(31 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00192">Role.vhdl:192</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_aa7da8d3f637d9047da848c11a419a9ef"><div class="ttname"><a href="classRole__Themisto.html#aa7da8d3f637d9047da848c11a419a9ef">Role_Themisto.soROLE_Nrc_Tcp_Meta_TKEEP</a></div><div class="ttdeci">out soROLE_Nrc_Tcp_Meta_TKEEPstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00105">Role.vhdl:105</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_aa906460f49fe27968c9e03a43348f510"><div class="ttname"><a href="classRole__Themisto.html#aa906460f49fe27968c9e03a43348f510">Role_Themisto.piTOP_250_00Clk</a></div><div class="ttdeci">in piTOP_250_00Clkstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00187">Role.vhdl:187</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_aa95892420b1d4e58d9c39682018b260f"><div class="ttname"><a href="classRole__Themisto.html#aa95892420b1d4e58d9c39682018b260f">Role_Themisto.moMEM_Mp1_AWLEN</a></div><div class="ttdeci">out moMEM_Mp1_AWLENstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00152">Role.vhdl:152</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_aab22b8fc1939a8d99ba6367ddfab727b"><div class="ttname"><a href="classRole__Themisto.html#aab22b8fc1939a8d99ba6367ddfab727b">Role_Themisto.piFMC_ROLE_size</a></div><div class="ttdeci">in piFMC_ROLE_sizestd_logic_vector(31 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00193">Role.vhdl:193</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_aaf6d6ed404887a86058a43767abf5fc8"><div class="ttname"><a href="classRole__Themisto.html#aaf6d6ed404887a86058a43767abf5fc8">Role_Themisto.siNRC_Tcp_Data_tkeep</a></div><div class="ttdeci">in siNRC_Tcp_Data_tkeepstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00089">Role.vhdl:89</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_ab2fb39d6b4448861897b42cbb81343f7"><div class="ttname"><a href="classRole__Themisto.html#ab2fb39d6b4448861897b42cbb81343f7">Role_Themisto.soMEM_Mp0_RdCmd_tready</a></div><div class="ttdeci">in soMEM_Mp0_RdCmd_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00121">Role.vhdl:121</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_ab40f46fa5f7dd3357a57197de2919fce"><div class="ttname"><a href="classRole__Themisto.html#ab40f46fa5f7dd3357a57197de2919fce">Role_Themisto.moMEM_Mp1_WREADY</a></div><div class="ttdeci">in moMEM_Mp1_WREADYstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00161">Role.vhdl:161</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_abb48c78fcca7c5d5aa76d7842ffd2f22"><div class="ttname"><a href="classRole__Themisto.html#abb48c78fcca7c5d5aa76d7842ffd2f22">Role_Themisto.siNRC_Role_Udp_Meta_TREADY</a></div><div class="ttdeci">out siNRC_Role_Udp_Meta_TREADYstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00080">Role.vhdl:80</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_abe47ee32020130f153ea0e5da5db07ff"><div class="ttname"><a href="classRole__Themisto.html#abe47ee32020130f153ea0e5da5db07ff">Role_Themisto.soNRC_Tcp_Data_tlast</a></div><div class="ttdeci">out soNRC_Tcp_Data_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00097">Role.vhdl:97</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_abe6d764f8a20d9fdac49cdf942bee4f6"><div class="ttname"><a href="classRole__Themisto.html#abe6d764f8a20d9fdac49cdf942bee4f6">Role_Themisto.siMEM_Mp0_RdSts_tvalid</a></div><div class="ttdeci">in siMEM_Mp0_RdSts_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00124">Role.vhdl:124</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_abeccc3f5bdee537ce50d2b7a773bb6d3"><div class="ttname"><a href="classRole__Themisto.html#abeccc3f5bdee537ce50d2b7a773bb6d3">Role_Themisto.soROLE_Nrc_Udp_Meta_TLAST</a></div><div class="ttdeci">out soROLE_Nrc_Udp_Meta_TLASTstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00077">Role.vhdl:77</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_abfdd90b89fca26dfb12da426482d570a"><div class="ttname"><a href="classRole__Themisto.html#abfdd90b89fca26dfb12da426482d570a">Role_Themisto.moMEM_Mp1_AWSIZE</a></div><div class="ttdeci">out moMEM_Mp1_AWSIZEstd_ulogic_vector(2 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00153">Role.vhdl:153</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_ac6bd7e26c04c77a5f116c99154ad11a0"><div class="ttname"><a href="classRole__Themisto.html#ac6bd7e26c04c77a5f116c99154ad11a0">Role_Themisto.moMEM_Mp1_RDATA</a></div><div class="ttdeci">in moMEM_Mp1_RDATAstd_ulogic_vector(511 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00174">Role.vhdl:174</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_acca532dc392d6f573451db1c8d367010"><div class="ttname"><a href="classRole__Themisto.html#acca532dc392d6f573451db1c8d367010">Role_Themisto.moMEM_Mp1_BID</a></div><div class="ttdeci">in moMEM_Mp1_BIDstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00162">Role.vhdl:162</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_ad1a0ea046e85c275cd41487bbb1feb48"><div class="ttname"><a href="classRole__Themisto.html#ad1a0ea046e85c275cd41487bbb1feb48">Role_Themisto.soMEM_Mp0_WrCmd_tdata</a></div><div class="ttdeci">out soMEM_Mp0_WrCmd_tdatastd_ulogic_vector(79 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00133">Role.vhdl:133</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_ad1a9bce41adaad815d6bc742ffd5b059"><div class="ttname"><a href="classRole__Themisto.html#ad1a9bce41adaad815d6bc742ffd5b059">Role_Themisto.piMMIO_Ly7_Rst</a></div><div class="ttdeci">in piMMIO_Ly7_Rststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00052">Role.vhdl:52</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_ad3b3761c6c5b22e2dadc1aecef2623af"><div class="ttname"><a href="classRole__Themisto.html#ad3b3761c6c5b22e2dadc1aecef2623af">Role_Themisto.poSHL_Mmio_RdReg</a></div><div class="ttdeci">out poSHL_Mmio_RdRegstd_ulogic_vector(15 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00182">Role.vhdl:182</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_ad52d3a3c6db40796c198f71f84c64ff4"><div class="ttname"><a href="classRole__Themisto.html#ad52d3a3c6db40796c198f71f84c64ff4">Role_Themisto.siNRC_Role_Tcp_Meta_TREADY</a></div><div class="ttdeci">out siNRC_Role_Tcp_Meta_TREADYstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00109">Role.vhdl:109</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_ad781b5aa1caf0b9e259f5e1ca7e2b99a"><div class="ttname"><a href="classRole__Themisto.html#ad781b5aa1caf0b9e259f5e1ca7e2b99a">Role_Themisto.siNRC_Role_Udp_Meta_TVALID</a></div><div class="ttdeci">in siNRC_Role_Udp_Meta_TVALIDstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00079">Role.vhdl:79</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_ad7f604a18fb88451b16333e65789ca7f"><div class="ttname"><a href="classRole__Themisto.html#ad7f604a18fb88451b16333e65789ca7f">Role_Themisto.moMEM_Mp1_BRESP</a></div><div class="ttdeci">in moMEM_Mp1_BRESPstd_ulogic_vector(1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00163">Role.vhdl:163</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_ad880dbb071ae82bdd170c55eeb6c4bca"><div class="ttname"><a href="classRole__Themisto.html#ad880dbb071ae82bdd170c55eeb6c4bca">Role_Themisto.moMEM_Mp1_WVALID</a></div><div class="ttdeci">out moMEM_Mp1_WVALIDstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00160">Role.vhdl:160</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_adac49cdd7b05d7fb0f9948846be99557"><div class="ttname"><a href="classRole__Themisto.html#adac49cdd7b05d7fb0f9948846be99557">Role_Themisto.siNRC_Udp_Data_tdata</a></div><div class="ttdeci">in siNRC_Udp_Data_tdatastd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00059">Role.vhdl:59</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_ade7bf0a74a20cfd4ef121b5c9b3697ef"><div class="ttname"><a href="classRole__Themisto.html#ade7bf0a74a20cfd4ef121b5c9b3697ef">Role_Themisto.moMEM_Mp1_ARLEN</a></div><div class="ttdeci">out moMEM_Mp1_ARLENstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00168">Role.vhdl:168</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_adf625df540d5f646d21007e195885130"><div class="ttname"><a href="classRole__Themisto.html#adf625df540d5f646d21007e195885130">Role_Themisto.soROLE_Nrc_Tcp_Meta_TLAST</a></div><div class="ttdeci">out soROLE_Nrc_Tcp_Meta_TLASTstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00106">Role.vhdl:106</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_ae16a64a7556bb9f2d679320c1530df4e"><div class="ttname"><a href="classRole__Themisto.html#ae16a64a7556bb9f2d679320c1530df4e">Role_Themisto.soNRC_Udp_Data_tkeep</a></div><div class="ttdeci">out soNRC_Udp_Data_tkeepstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00066">Role.vhdl:66</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_ae2c49d360940ee93fb9b80f419582519"><div class="ttname"><a href="classRole__Themisto.html#ae2c49d360940ee93fb9b80f419582519">Role_Themisto.siNRC_Tcp_Data_tlast</a></div><div class="ttdeci">in siNRC_Tcp_Data_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00091">Role.vhdl:91</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_ae6fbb54c68c1ba0a8a451b0c2dd5987b"><div class="ttname"><a href="classRole__Themisto.html#ae6fbb54c68c1ba0a8a451b0c2dd5987b">Role_Themisto.siMEM_Mp0_WrSts_tready</a></div><div class="ttdeci">out siMEM_Mp0_WrSts_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00139">Role.vhdl:139</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_aea9e7662a3b5da2e3954cd455955a3d0"><div class="ttname"><a href="classRole__Themisto.html#aea9e7662a3b5da2e3954cd455955a3d0">Role_Themisto.siMEM_Mp0_WrSts_tvalid</a></div><div class="ttdeci">in siMEM_Mp0_WrSts_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00138">Role.vhdl:138</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_aeafba662b610790dcf7aca79485216b9"><div class="ttname"><a href="classRole__Themisto.html#aeafba662b610790dcf7aca79485216b9">Role_Themisto.soMEM_Mp0_Write_tvalid</a></div><div class="ttdeci">out soMEM_Mp0_Write_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00144">Role.vhdl:144</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_aec745c5f43aa48a6157bde8edc685b33"><div class="ttname"><a href="classRole__Themisto.html#aec745c5f43aa48a6157bde8edc685b33">Role_Themisto.moMEM_Mp1_ARADDR</a></div><div class="ttdeci">out moMEM_Mp1_ARADDRstd_ulogic_vector(32 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00167">Role.vhdl:167</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_aeca5143b52fc5a741ecb2042f5b32a36"><div class="ttname"><a href="classRole__Themisto.html#aeca5143b52fc5a741ecb2042f5b32a36">Role_Themisto.poVoid</a></div><div class="ttdeci">out poVoidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00213">Role.vhdl:213</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_af568722439a3fe108a43a2aad6640f62"><div class="ttname"><a href="classRole__Themisto.html#af568722439a3fe108a43a2aad6640f62">Role_Themisto.moMEM_Mp1_AWREADY</a></div><div class="ttdeci">in moMEM_Mp1_AWREADYstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00156">Role.vhdl:156</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_afaf9bb55dc8929a876d72bbc65f123d2"><div class="ttname"><a href="classRole__Themisto.html#afaf9bb55dc8929a876d72bbc65f123d2">Role_Themisto.poROL_Nrc_Udp_Rx_ports</a></div><div class="ttdeci">out poROL_Nrc_Udp_Rx_portsstd_ulogic_vector(31 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00071">Role.vhdl:71</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_afe4222fe5c7210a433f29adb43a3cd10"><div class="ttname"><a href="classRole__Themisto.html#afe4222fe5c7210a433f29adb43a3cd10">Role_Themisto.siMEM_Mp0_Read_tlast</a></div><div class="ttdeci">in siMEM_Mp0_Read_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00129">Role.vhdl:129</a></div></div>
<div class="ttc" id="aclassRole__Themisto_html_afeec964ff1e6c5bebb707fe5e5fcf661"><div class="ttname"><a href="classRole__Themisto.html#afeec964ff1e6c5bebb707fe5e5fcf661">Role_Themisto.soNRC_Tcp_Data_tvalid</a></div><div class="ttdeci">out soNRC_Tcp_Data_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Themisto_2Role_8vhdl_source.html#l00096">Role.vhdl:96</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b7e1ac749c44ea1caea8cb543e7af8e2.html">repos_for_Dox</a></li><li class="navelem"><a class="el" href="dir_5d142b4fa6d7f5d9409cd75f2ef7494f.html">cFp_Zoo</a></li><li class="navelem"><a class="el" href="dir_372190bba8e51f711404a4d20d8d4609.html">ROLE</a></li><li class="navelem"><a class="el" href="dir_ee6479532af8167eb445cc0ce00ea327.html">vision</a></li><li class="navelem"><a class="el" href="dir_6e9c3975c5cfc7e5b2e03443006b675f.html">hdl</a></li><li class="navelem"><a class="el" href="cFp__Zoo_2ROLE_2vision_2hdl_2Role_8vhdl.html">Role.vhdl</a></li>
    <li class="footer">Generated on Sat Jul 15 2023 05:02:58 for cloudFPGA (cF) API by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
    <!-- add the button to toggle the theme -->
    <script>
    $(document).ready(function(){
        toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
        toggleButton.title = "Toggle Light/Dark Mode"
        document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    </script>
</html>
