Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Nov 11 10:28:33 2023
| Host         : Kasaki352 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sys_top_control_sets_placed.rpt
| Design       : sys_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1200 |
|    Minimum number of control sets                        |  1100 |
|    Addition due to synthesis replication                 |   100 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  4035 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1200 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |   143 |
| >= 6 to < 8        |    46 |
| >= 8 to < 10       |   177 |
| >= 10 to < 12      |    23 |
| >= 12 to < 14      |    20 |
| >= 14 to < 16      |    10 |
| >= 16              |   748 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2622 |          746 |
| No           | No                    | Yes                    |            2024 |          755 |
| No           | Yes                   | No                     |            1440 |          545 |
| Yes          | No                    | No                     |           12382 |         5902 |
| Yes          | No                    | Yes                    |           16184 |         4734 |
| Yes          | Yes                   | No                     |            2025 |          648 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                       Clock Signal                                                                                      |                                                                                                                              Enable Signal                                                                                                                             |                                                                                               Set/Reset Signal                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              1 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                             |                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                  | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                1 |              1 |         1.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/sck_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              1 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              1 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              1 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              1 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                1 |              1 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_212_in                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                1 |              1 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                              | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              1 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                  | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              1 |         1.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/part_remd_ena                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |                1 |              1 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                               | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |                1 |              1 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/load_stage2                                                                                                                                      |                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             |                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                1 |              1 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              1 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                       | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              1 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              1 |         1.00 |
|  CLK32768KHZ                                                                                                                                                                            |                                                                                                                                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/wdog_io_rst                                                                                    |                1 |              2 |         2.00 |
|  CLK32768KHZ                                                                                                                                                                            |                                                                                                                                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst                                                                                                                |                1 |              2 |         2.00 |
| ~dut_io_pads_jtag_TCK_i_ival                                                                                                                                                            |                                                                                                                                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                         |                1 |              2 |         2.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               |                                                                                                                                                                                                                                                                        | video_system/video_generator_inst/vpu/bicubic_2x/raw_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_dc_i[0]                                                    |                1 |              2 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                       | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |              2 |         2.00 |
|  i_camera_pclk_IBUF_BUFG                                                                                                                                                                |                                                                                                                                                                                                                                                                        | video_system/memory_top/camera_axi_write/cam_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                         |                2 |              3 |         1.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                              | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              3 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                       | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              3 |         1.50 |
|  CLK32768KHZ                                                                                                                                                                            |                                                                                                                                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg_0                                                                                        |                1 |              3 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/video_generator_inst/vpu/bicubic_2x/raw_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                    |                2 |              3 |         1.50 |
|  CLK32768KHZ                                                                                                                                                                            |                                                                                                                                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg_1                                                                                  |                1 |              3 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                       | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              3 |         3.00 |
|  dut_io_pads_jtag_TCK_i_ival                                                                                                                                                            |                                                                                                                                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/corerst                                                                                                             |                1 |              3 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                3 |              4 |         1.33 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              4 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                  |                3 |              4 |         1.33 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                4 |              4 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/al_reg_1[0]                                                                                                                                  | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              4 |         1.33 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_bm_end_r_reg_0                                                          |                2 |              4 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_proto                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              4 |         1.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/GEN_60                                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                       |                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_bm_end_r_reg_0                                                          |                3 |              4 |         1.33 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |                2 |              4 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt[3]_i_1_n_0                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              4 |         1.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_reg[0]_1[0]                                                                                                                                   | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |                2 |              4 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i/E[0]                                                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              4 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/E[0]                                                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              4 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                                                                            |                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              4 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/pointer_in[3]_i_1__2_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              4 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_out[3]_i_1__2_n_0                                                                                                                                   | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              4 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                2 |              4 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_2[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              4 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/E[0]                                                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              4 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[7]_i_1_n_0                                                     |                3 |              4 |         1.33 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pre_bm_end_r_reg_1                                                          |                2 |              4 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                2 |              4 |         2.00 |
|  soc_clk/inst/clk_ddr_ref                                                                                                                                                               | video_system/memory_top/mig_inst/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | video_system/memory_top/mig_inst/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_3[0]                                                                                                                                                | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              4 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_bm_end_r_reg_0                                                          |                2 |              4 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/dp_gt0.wen                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              4 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_11[0]                                                                                                                                               | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              4 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_out[3]_i_1__3_n_0                                                                                                                                   | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              4 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/E[0]                                                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              4 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/E[0]                                                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              4 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_2[0]                                                                                                                                                | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/pointer_in[3]_i_1__5_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              4 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/pointer_out[3]_i_1__5_n_0                                                                                                                                   | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              4 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                     |                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_1[0]                                                                                                                                                | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              4 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                2 |              4 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                 | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |                1 |              4 |         4.00 |
|  CLK32768KHZ                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                           | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                2 |              4 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                       | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                          | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                2 |              4 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10                                                                                                                | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |                4 |              4 |         1.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_1                                                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                2 |              4 |         2.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/camera_controller/IIC_Interface_Inst/IIC_Write_Data_Inst/IIC_Send_Byte_Inst/send_cnt0                                                                                                                                                                     | video_system/camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/bbstub_locked                                                                                                                          |                2 |              4 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/E[0]                                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                   | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                               |                1 |              4 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[7]_i_1_n_0                                                     |                2 |              4 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                     |                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[7]_i_1_n_0                                                     |                2 |              4 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | video_system/memory_top/mig_inst/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                     |                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                2 |              4 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/axi_read_m/bypass_rd_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                      |                2 |              4 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]_3[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              4 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]_15[0]                                                                                | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              4 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                   | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                2 |              4 |         2.00 |
|  soc_clk/inst/clk_ddr_ref                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              5 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                        |                2 |              5 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_212_in                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |                2 |              5 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_212_in                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                  | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              5 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axvalid_reg[0]                                                                              |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                3 |              5 |         1.67 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              5 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_6[0]                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |                3 |              5 |         1.67 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___15_n_0                                                                                                             |                2 |              5 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_5[0]                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |                1 |              5 |         5.00 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_1[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                |                2 |              5 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___55_n_0                                                                                                             |                3 |              5 |         1.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/dp_gt_0.vld_set                                                                                           |                                                                                                                                                                                                              |                4 |              5 |         1.25 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              5 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |              5 |         1.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/E[0]                                                                                                                | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              5 |         5.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_0                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_1                             |                1 |              5 |         5.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_2                             |                2 |              5 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |         5.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_10[0]                                                                                                                                               | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              5 |         2.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_0[0]                                                                                                                                                | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              5 |         1.67 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                      | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |              5 |         1.67 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              5 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0           | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              5 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              5 |         2.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_0[0]                                                                                                                                                | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              5 |         2.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_3[0]                                                                                                                                                | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              5 |         1.67 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0           | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |         5.00 |
| ~dut_io_pads_jtag_TCK_i_ival                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/irReg[4]_i_1_n_0                                                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                         |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |              5 |         1.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/rx_fifo_clr_q_reg[0]                                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              5 |         2.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_i/E[0]                                                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              5 |         2.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/tx_fifo_clr_q_reg[0]                                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              5 |         2.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/rx_fifo_clr_q_reg[0]                                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              5 |         1.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/rx_fifo_clr_q_reg[0]                                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              5 |         2.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i/tx_fifo_clr_q_reg[0]                                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              5 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                  | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                              | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              5 |         2.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]_7                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              5 |         5.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]_5                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              5 |         2.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]_8                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              5 |         5.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]_6                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              5 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                               | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/E[0]                                                                                                      | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |                3 |              6 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                2 |              6 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              6 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                2 |              6 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/fSCL[2]_i_1__0_n_0                                                                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              6 |         6.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                   | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                2 |              6 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              6 |         6.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                3 |              6 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              6 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              6 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                 |                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                       | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              6 |         6.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              6 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                      | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                3 |              6 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                      |                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_55_out                                                                                                  | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |              6 |         6.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___16_n_0                                                                                                             |                2 |              6 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |              6 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                           | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                2 |              6 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_4[0]                                                                                               |                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                  | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              6 |         6.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              6 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0              |                2 |              6 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              6 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                       | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              6 |         3.00 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_6[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                |                4 |              6 |         1.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/dp_gt_0.vld_set                                                               |                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                3 |              6 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                       | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                4 |              6 |         1.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                  | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              6 |         6.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |              6 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              6 |         6.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                 | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                4 |              6 |         1.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                             | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              6 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/E[0]                                                                                                                                         | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              7 |         2.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/E[0]                                                                                                                                         | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |              7 |         1.75 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[4]_i_7__7_0[0]                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |                2 |              7 |         3.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_5[0]                                                                                  | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              7 |         2.33 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                3 |              7 |         2.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_6[0]                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |                2 |              7 |         3.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                4 |              8 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]_0[0]                                                                                                                                   | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                4 |              8 |         2.00 |
|  u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/regs_q_reg[31]_8[0] |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/regs_q_reg[31]_2[0] |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/E[0]                                                                                                                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                |                3 |              8 |         2.67 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/camera_controller/IIC_Interface_Inst/IIC_Write_Data_Inst/dbus_wrq0                                                                                                                                                                                        | video_system/camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/bbstub_locked                                                                                                                          |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt[7]_i_1_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/dbus_wdata_o[7]_i_1_n_0                                                                                                                                                                          | video_system/camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/bbstub_locked                                                                                                                          |                4 |              8 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_79                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_81                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_76[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_82                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_80                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_74                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_69                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_valid_reg_0[0]                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               |                                                                                                                                                                                                                                                                        | video_system/video_generator_inst/vpu/u_sharpen_2x/calc_cnt[7]_i_1_n_0                                                                                                                                       |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/regs_q_reg[31]_6                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/regs_q_reg[31]_0                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |              8 |         2.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               |                                                                                                                                                                                                                                                                        | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/per_img_pixel_Y0                                                                                                                     |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_77[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               |                                                                                                                                                                                                                                                                        | video_system/video_generator_inst/vpu/bicubic_2x/calc_cnt[7]_i_1_n_0                                                                                                                                         |                5 |              8 |         1.60 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/ctrl_fmt_proto[1]_i_3_0[0]                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/regs_q_reg[31]_0                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_35[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0       | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_52                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_51                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0              | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                 | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/axi_read_m/bypass_rd_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                             | video_system/memory_top/axi_read_m/bypass_rd_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                      |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_49                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/p_0_in                                                                                                                                                   | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_prescaler/r_counter[7]_i_1__6_n_0                                                                                                                                   | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_valid_reg_0[0]                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              8 |         8.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/p_0_in                                                                                                                                                   | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |              8 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                5 |              8 |         1.60 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/r_counter[7]_i_1__4_n_0                                                                                                                                   | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[1][7]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              8 |         8.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[10][7]_i_1__0_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[2][7]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              8 |         8.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[3][7]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[0][7]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              8 |         8.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[6][7]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[11][7]_i_1__0_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              8 |         8.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[14][7]_i_1__0_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              8 |         8.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[5][7]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[7][7]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |              8 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[9][7]_i_1__1_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |              8 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer                                                                                                                                                      | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[13][7]_i_1__0_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[4][7]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[8][7]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              8 |         8.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[12][7]_i_1__0_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                                                              |                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_0                                                                                              |                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                  | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/sampleData                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/E[0]                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[13][7]_i_1_n_0                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/r_counter[7]_i_1__3_n_0                                                                                                                                   | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[4][7]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[5][7]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[3][7]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[14][7]_i_1_n_0                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[8][7]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer                                                                                                                                                      | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[0][7]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[6][7]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |              8 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[11][7]_i_1_n_0                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[12][7]_i_1_n_0                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[1][7]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              8 |         8.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[2][7]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              8 |         8.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[10][7]_i_1_n_0                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[7][7]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |              8 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[9][7]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i/sampleData                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              8 |         2.67 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[31]_i_1_n_0                                                    |                6 |              8 |         1.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[31]_i_1__0_n_0                                                 |                7 |              8 |         1.14 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                      |                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                      | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_1                                                                   |                3 |              8 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[49]_4[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_83                          |                4 |              8 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_37[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              8 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_23[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                1 |              8 |         8.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_4[0]                                                                                          |                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/sharpen2x_ram/wr_addr[7]_i_1_n_0                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                4 |              8 |         2.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/hdmi_timing_generator_inst/in0                                                                                                                                                                                                       |                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_0[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                4 |              9 |         2.25 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_1[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                5 |              9 |         1.80 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_2[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                4 |              9 |         2.25 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_3[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                2 |              9 |         4.50 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_4[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                3 |              9 |         3.00 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]_0[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                4 |              9 |         2.25 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]_1[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                3 |              9 |         3.00 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]_2[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                5 |              9 |         1.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[14][8]_i_1_n_0                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              9 |         3.00 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]_5[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                3 |              9 |         3.00 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_4[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                3 |              9 |         3.00 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]_3[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                5 |              9 |         1.80 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_5[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                3 |              9 |         3.00 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]_6[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                2 |              9 |         4.50 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]_7[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                2 |              9 |         4.50 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]_4[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                2 |              9 |         4.50 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_0[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[0][8]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[9][8]_i_1__1_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |              9 |         2.25 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                          | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                2 |              9 |         4.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/axi_read_m/video_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[3][8]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[8][8]_i_1__1_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |              9 |         1.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[5][8]_i_1__1_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[4][8]_i_1__1_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |              9 |         1.80 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_2[0]                                                                         |                4 |              9 |         2.25 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[13][8]_i_1__1_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer                                                                                                                                                      | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              9 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[7][8]_i_1__1_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |              9 |         1.80 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                          | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                   |                3 |              9 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[6][8]_i_1__1_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |              9 |         2.25 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[1][8]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[2][8]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                              |                5 |              9 |         1.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[4][8]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[5][8]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[7][8]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |              9 |         2.25 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[5][8]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[6][8]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              9 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[8][8]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              9 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[2][8]_i_1__1_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[3][8]_i_1__1_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              9 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[9][8]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              9 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[0][8]_i_1__1_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[11][8]_i_1__0_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[1][8]_i_1__1_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |              9 |         2.25 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[11][8]_i_1__1_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              9 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[14][8]_i_1__0_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[8][8]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[2][8]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer                                                                                                                                                      | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[1][8]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[6][8]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |              9 |         2.25 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[4][8]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[10][8]_i_1__1_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              9 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[7][8]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |              9 |         1.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[3][8]_i_1__0_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[13][8]_i_1__0_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              9 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[0][8]_i_1_n_0                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[11][8]_i_1_n_0                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              9 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer                                                                                                                                                      | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                4 |              9 |         2.25 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[14][8]_i_1__1_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |              9 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[12][8]_i_1__1_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[12][8]_i_1__0_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[12][8]_i_1_n_0                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[13][8]_i_1_n_0                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[10][8]_i_1__0_n_0                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[9][8]_i_1__2_n_0                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[10][8]_i_1_n_0                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |              9 |         4.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                   | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                4 |              9 |         2.25 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                  | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |                3 |             10 |         3.33 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                3 |             10 |         3.33 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__2_n_0 | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                4 |             10 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__1_n_0 | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                4 |             10 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |             10 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/camera_axi_write/cam_fifo_rden                                                                                                                                                                                                                 | video_system/memory_top/camera_axi_write/wr_cnt[9]_i_1_n_0                                                                                                                                                   |                3 |             10 |         3.33 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |             10 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                  | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |             10 |         3.33 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/vram_rd_p[31]_i_2_n_0                                                                                                                                                                                                 | video_system/video_generator_inst/vpu/bicubic_2x/p_0_in__1[31]                                                                                                                                               |                3 |             10 |         3.33 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                            |                5 |             10 |         2.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |             10 |         5.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               |                                                                                                                                                                                                                                                                        | video_system/memory_top/axi_read_m/video_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                         |                6 |             11 |         1.83 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               |                                                                                                                                                                                                                                                                        | video_system/video_generator_inst/vpu/bicubic_2x/raw_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                             |                4 |             11 |         2.75 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_33[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |             11 |         3.67 |
|  soc_clk/inst/clk_ddr_ref                                                                                                                                                               | video_system/memory_top/mig_inst/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | video_system/memory_top/mig_inst/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                      |                2 |             11 |         5.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_data                                                                                                                                                         | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |             11 |         5.50 |
|  CLK32768KHZ                                                                                                                                                                            |                                                                                                                                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                              |                2 |             11 |         5.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |             11 |         3.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_22[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |             11 |         3.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_data                                                                                                                                                         | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |             11 |         3.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/dcnt                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |             11 |         3.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/reg_data                                                                                                                                                         | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |             11 |         5.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |             11 |         2.75 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/hdmi_timing_generator_inst/set_x_o0_carry__2_n_1                                                                                                                                                                                     | video_system/camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/bbstub_locked                                                                                                                          |                4 |             12 |         3.00 |
|  soc_clk/inst/clk_ddr_ref                                                                                                                                                               | video_system/memory_top/mig_inst/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | video_system/memory_top/mig_inst/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                5 |             12 |         2.40 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/p_1_in_0                                                                                            |                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  CLK32768KHZ                                                                                                                                                                            |                                                                                                                                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                6 |             12 |         2.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/hdmi_timing_generator_inst/set_y_o0_carry__2_n_0                                                                                                                                                                                     | video_system/camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/bbstub_locked                                                                                                                          |                3 |             12 |         4.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/hdmi_timing_generator_inst/vsync_cnt__0                                                                                                                                                                                              | video_system/camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/bbstub_locked                                                                                                                          |                3 |             12 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/camera_axi_write/cam_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                  |                3 |             12 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/ctrl_cs_mode[1]_i_3_0[0]                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |             12 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                              |               12 |             12 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/memory_top/axi_read_m/bypass_rd_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                     | video_system/memory_top/axi_read_m/bypass_rd_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                             |                2 |             12 |         6.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/hdmi_timing_generator_inst/hsync_cnt[0]_i_1_n_0                                                                                                                                                                                      | video_system/camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/bbstub_locked                                                                                                                          |                3 |             12 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | video_system/video_generator_inst/vpu_conf_ioregs/ui_ram_wraddr[0]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/s_ready_i_reg_0                                                                                                                   | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                4 |             12 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/p_1_in                                                                                                                                            |                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  soc_clk/inst/clk_ddr_ref                                                                                                                                                               |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             13 |         4.33 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                9 |             13 |         1.44 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                5 |             13 |         2.60 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ren_0                                                                                                                           |                                                                                                                                                                                                              |                5 |             13 |         2.60 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                       | video_system/video_generator_inst/vpu/bicubic_2x/bicubic_core_2x/rst1                                                                                                                                        |                3 |             14 |         4.67 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                       | video_system/video_generator_inst/vpu/bicubic_2x/bicubic_core_2x/rst1                                                                                                                                        |                3 |             14 |         4.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[53]                                                                                      |                                                                                                                                                                                                              |                8 |             14 |         1.75 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_pol                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                2 |             14 |         7.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/camera_axi_write/cam_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg_0[0]                                                                                                      | video_system/memory_top/camera_axi_write/cam_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                  |                3 |             14 |         4.67 |
|  soc_clk/inst/clk_ddr_ref                                                                                                                                                               |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                5 |             15 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       |                                                                                                                                                                                                                                                                        | u_e203_soc/clk_div/p_0_in                                                                                                                                                                                    |                5 |             15 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_3                                                                                   | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_2                         |                3 |             15 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/video_generator_inst/vpu/bicubic_2x/raw_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            | video_system/video_generator_inst/vpu/bicubic_2x/raw_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                    |                3 |             15 |         5.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               |                                                                                                                                                                                                                                                                        | video_system/video_generator_inst/u_ui_renderer/vde_delayed[3]_i_1_n_0                                                                                                                                       |                3 |             15 |         5.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][105]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][126]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               13 |             16 |         1.23 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][101]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][106]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/camera_controller/OV5640_Config_Inst/send_cnt                                                                                                                                                                                                             | video_system/camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/bbstub_locked                                                                                                                          |                5 |             16 |         3.20 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                5 |             16 |         3.20 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][11]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               13 |             16 |         1.23 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_2[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                |                6 |             16 |         2.67 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][114]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               12 |             16 |         1.33 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][109]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][110]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][117]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][122]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][116]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][121]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               13 |             16 |         1.23 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][107]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][104]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                           |                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][103]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][100]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][102]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][113]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/bicubic_core_2x/rst1                                                                                                                                        |                3 |             16 |         5.33 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/bicubic_core_2x/rst1                                                                                                                                        |                7 |             16 |         2.29 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/raw_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    | video_system/video_generator_inst/vpu/bicubic_2x/raw_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                             |                7 |             16 |         2.29 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/raw_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                   | video_system/video_generator_inst/vpu/bicubic_2x/raw_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                             |                4 |             16 |         4.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/memory_top/axi_read_m/video_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                | video_system/memory_top/axi_read_m/video_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                         |                5 |             16 |         3.20 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/bicubic_core_2x/rst1                                                                                                                                        |                7 |             16 |         2.29 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_3[0]                                                                                  | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                7 |             16 |         2.29 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_2[0]                                                                                  | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |             16 |         4.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/bicubic_core_2x/rst1                                                                                                                                        |                4 |             16 |         4.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/res_wraddr                                                                                                                                                                                                          | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                7 |             16 |         2.29 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][45]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/res_wraddr[15]_i_1_n_0                                                                                                                                                                                                | video_system/video_generator_inst/vpu/bicubic_2x/bicubic_core_2x/rst1                                                                                                                                        |                5 |             16 |         3.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_38[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |             16 |         4.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][99]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][92]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][91]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][90]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][96]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][95]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][93]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][98]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][94]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][97]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][9]0                                                                                                                                                                                               |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][77]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][33]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][76]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][70]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][46]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][35]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][6]0                                                                                                                                                                                               |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][68]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][59]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][40]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][34]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][57]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][53]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               13 |             16 |         1.23 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][4]0                                                                                                                                                                                               |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][48]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][43]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][71]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][56]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_3__8[0]                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |                5 |             16 |         3.20 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][50]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][44]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][41]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][38]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               13 |             16 |         1.23 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][3]0                                                                                                                                                                                               |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][58]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][5]0                                                                                                                                                                                               |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][52]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][8]0                                                                                                                                                                                               |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][89]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][82]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][75]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/E[0]                                                                                                                           |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][62]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][112]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][64]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][32]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][120]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/event_o_reg_0[0]                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                7 |             16 |         2.29 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][74]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][72]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][51]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][54]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][37]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][42]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][65]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][88]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/event_o_reg_0[0]                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               10 |             16 |         1.60 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][67]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][36]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_prescaler/event_o_reg_0[0]                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             16 |         1.78 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][87]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][69]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_prescaler/event_o_reg_0[0]                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             16 |         1.78 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][73]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][66]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][63]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt[15]_i_1__0_n_0                                                                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |             16 |         4.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][61]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/cnt[15]_i_1_n_0                                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |             16 |         5.33 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][49]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/FSM_sequential_state_reg[1]_2[0]                                                                                                                         | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             16 |         1.78 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][47]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/FSM_sequential_state_reg[1][0]                                                                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |             16 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/tx_CS_reg[0]                                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |             16 |         4.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][86]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][85]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][7]0                                                                                                                                                                                               |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][78]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][84]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_78[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                7 |             16 |         2.29 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][83]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][60]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               13 |             16 |         1.23 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/run                                                                                                                                                                | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                               |                4 |             16 |         4.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][81]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][80]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][79]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][55]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][39]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][17]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][31]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][127]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][20]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][30]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][2]0                                                                                                                                                                                               |                                                                                                                                                                                                              |               13 |             16 |         1.23 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/running_reg_3                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |             16 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/FSM_sequential_state_reg[1]_0[0]                                                                                                                         | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             16 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/E[0]                                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             16 |         3.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/tx_CS_reg[0]_1                                                                                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |             16 |         4.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][29]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][119]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               13 |             16 |         1.23 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][14]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][28]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_3[1]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                |                5 |             16 |         3.20 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][25]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][12]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][27]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                      |                                                                                                                                                                                                              |                8 |             16 |         2.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][23]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][26]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][16]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][24]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                5 |             16 |         3.20 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][1]0                                                                                                                                                                                               |                                                                                                                                                                                                              |               13 |             16 |         1.23 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][22]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][21]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][19]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][18]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][15]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               14 |             16 |         1.14 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][13]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               15 |             16 |         1.07 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][115]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               13 |             16 |         1.23 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][108]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][10]0                                                                                                                                                                                              |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][125]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               12 |             16 |         1.33 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][124]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               12 |             16 |         1.33 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][0]0                                                                                                                                                                                               |                                                                                                                                                                                                              |               13 |             16 |         1.23 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][111]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][118]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               13 |             16 |         1.23 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel_reg[0][123]0                                                                                                                                                                                             |                                                                                                                                                                                                              |               16 |             16 |         1.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[14]_3                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[15]_2                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[8]_rep__4_0                                                                                                                                                                              | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[9]_1                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[14]_4                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[9]_rep__3_1                                                                                                                                                                              | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[9]_0                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[14]_7                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[14]_13                                                                                                                                                                                   | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[13]_rep_2                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[9]_rep__5_3                                                                                                                                                                              | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[9]_2                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[14]_2                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[15]_4                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[14]_10                                                                                                                                                                                   | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[14]_6                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[15]_3                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[14]_rep_0                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[15]_0                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[15]_1                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[14]_12                                                                                                                                                                                   | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[14]_rep_1                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[8]_rep__4_2                                                                                                                                                                              | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[13]_rep_4                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[14]_1                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[14]_5                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[14]_8                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[14]_0                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[13]_rep_15                                                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[13]_rep_3                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_10                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]                                                                                                                                                                                          | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_0                                                                                                                                                                                        | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_1                                                                                                                                                                                        | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_11                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_12                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_38                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_4                                                                                                                                                                                        | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_27                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_44                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_29                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_30                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_34                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_2                                                                                                                                                                                        | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_35                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_42                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_3                                                                                   |                                                                                                                                                                                                              |                4 |             17 |         4.25 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_49                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_45                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_51                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_18                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_52                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_48                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_20                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_36                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_19                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_43                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_54                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_56                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_6                                                                                                                                                                                        | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_16                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_41                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_60                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_63                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_64                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_65                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_66                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_37                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_15                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_68                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_69                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_21                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_57                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_50                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_24                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_53                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_17                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_31                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_25                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_55                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_32                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_5                                                                                                                                                                                        | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_13                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_58                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_26                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_22                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_39                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_7                                                                                                                                                                                        | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_70                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_61                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_47                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_59                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_62                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_67                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_3                                                                                                                                                                                        | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_46                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_28                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_14                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_23                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_33                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_72                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_76                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_8                                                                                                                                                                                        | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_79                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_78                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_77                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_75                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_71                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_74                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_73                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/bicubic_en_delayed_reg[2]                                                                                                                                                                                           | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_28                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_23                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_24                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_29                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_17                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_10                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_25                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_0                                                                                                                                                                                                      | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_18                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_19                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_12                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_13                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_14                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_16                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_21                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_11                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_15                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_20                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_22                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_26                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_2                                                                                                                                                                                                      | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_27                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_58                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_7                                                                                                                                                                                                      | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_70                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_72                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_73                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_42                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_32                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_74                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_75                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_76                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_50                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_78                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_37                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_8                                                                                                                                                                                                      | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_51                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_38                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_47                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_49                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_56                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_53                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_35                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_5                                                                                                                                                                                                      | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_55                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_66                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_67                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_69                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_77                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_39                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                9 |             17 |         1.89 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_64                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_80                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_54                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_81                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_60                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_33                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_41                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_34                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_43                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_31                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_65                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_48                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_36                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_46                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_61                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_71                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_57                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_62                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_63                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_30                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_3                                                                                                                                                                                                      | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_79                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_6                                                                                                                                                                                                      | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_9                                                                                                                                                                                                      | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_59                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_82                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_40                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_4                                                                                                                                                                                                      | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_44                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/vsync_reg[0]_52                                                                                                                                                                                                     | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_40                                                                                                                                                                                       | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/E[0]                                                                                                |                                                                                                                                                                                                              |               10 |             17 |         1.70 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/vsync_reg[0]_9                                                                                                                                                                                        | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/bicubic_en_delayed_reg[2]_1                                                                                                                                                                           | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/bicubic_en_delayed_reg[2]_12                                                                                                                                                                          | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/bicubic_en_delayed_reg[2]_10                                                                                                                                                                          | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/bicubic_en_delayed_reg[2]_11                                                                                                                                                                          | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/bicubic_en_delayed_reg[2]_13                                                                                                                                                                          | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/bicubic_en_delayed_reg[2]_8                                                                                                                                                                           | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/bicubic_en_delayed_reg[2]_31                                                                                                                                                                          | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/bicubic_en_delayed_reg[2]_9                                                                                                                                                                           | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/bicubic_en_delayed_reg[2]_47                                                                                                                                                                          | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/bicubic_en_delayed_reg[2]_2                                                                                                                                                                           | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/bicubic_en_delayed_reg[2]_5                                                                                                                                                                           | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/bicubic_en_delayed_reg[2]_6                                                                                                                                                                           | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/bicubic_en_delayed_reg[2]_3                                                                                                                                                                           | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/bicubic_en_delayed_reg[2]_7                                                                                                                                                                           | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/bicubic_en_delayed_reg[2]_4                                                                                                                                                                           | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[10]_17                                                                                                                                                                                   | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[10]_3                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[10]_19                                                                                                                                                                                   | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[10]_4                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[10]_5                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[10]_7                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[10]_8                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[10]_1                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[10]_9                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[10]_0                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[10]_6                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[10]_13                                                                                                                                                                                   | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[10]_14                                                                                                                                                                                   | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[10]_2                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[10]_10                                                                                                                                                                                   | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[10]_11                                                                                                                                                                                   | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[10]_15                                                                                                                                                                                   | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep_9                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep__0_2                                                                                                                                                                             | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[11]_rep_0                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[11]_rep_2                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[11]_rep__0_1                                                                                                                                                                             | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep_13                                                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep_14                                                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep__0_3                                                                                                                                                                             | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[11]_rep_4                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep_6                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[13]_0                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep_3                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep_10                                                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep__0_1                                                                                                                                                                             | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep_2                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep_11                                                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep_12                                                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[13]_1                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep_0                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[13]_2                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[11]_rep_5                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep_7                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[11]_rep_12                                                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep_8                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep__0_0                                                                                                                                                                             | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep_5                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[12]_rep_4                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[11]_rep__0_2                                                                                                                                                                             | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[11]_rep_1                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[11]_rep_6                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[14]_9                                                                                                                                                                                    | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_hist/RGB2YCbCr_core_inst/img_Y_r0_reg[14]_11                                                                                                                                                                                   | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |                5 |             17 |         3.40 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_51[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             18 |         3.60 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_40[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |             18 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_5[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             18 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]_2[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |             18 |         6.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]_9[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                3 |             18 |         6.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_53[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             18 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_49[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             18 |         3.60 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/icb_wr_en_pllcfg                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               10 |             18 |         1.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__0_1[0]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             18 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__0_6[0]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             18 |         3.60 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_57[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             18 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__0_9[0]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             18 |         3.60 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_1[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |             18 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_45[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             18 |         3.60 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]_4[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             18 |         3.60 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_6[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |             18 |         4.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]_0[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                7 |             18 |         2.57 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__0_3[0]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |             19 |         4.75 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_54[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             19 |         3.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_50[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             19 |         3.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_47[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             19 |         3.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_59[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             19 |         3.17 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1__0_n_0                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             19 |         3.17 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__0_5[0]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             19 |         3.17 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_58[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             19 |         3.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_4[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             19 |         3.17 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__0_8[0]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             19 |         3.17 |
|  CLK32768KHZ                                                                                                                                                                            |                                                                                                                                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                |               12 |             19 |         1.58 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_44[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                7 |             19 |         2.71 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_43[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             19 |         3.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]_3[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             19 |         3.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_0[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             19 |         3.17 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[50]_1[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             19 |         3.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_48[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |             19 |         4.75 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1_n_0                                                                                                               | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                7 |             19 |         2.71 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_3[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                7 |             19 |         2.71 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/E[0]                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |                7 |             19 |         2.71 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                  | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                9 |             20 |         2.22 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_0                             |                6 |             20 |         3.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__0_7[0]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               10 |             20 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       |                                                                                                                                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/corerst                                                                                                             |                3 |             20 |         6.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[23]_i_1_n_0                                                      |               16 |             20 |         1.25 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                              |               13 |             20 |         1.54 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_0                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]                               |                4 |             20 |         5.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |               12 |             20 |         1.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__0_0[0]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             21 |         4.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_46[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             21 |         4.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_52[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             21 |         3.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__0_4[0]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             21 |         4.20 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               14 |             22 |         1.57 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/memory_top/axi_read_m/video_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                               | video_system/memory_top/axi_read_m/video_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                         |                4 |             22 |         5.50 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/vram_rd_p[31]_i_2_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                              |                7 |             22 |         3.14 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/camera_controller/OV5640_Config_Inst/mbus_rwaddr_h_o[6]_i_1_n_0                                                                                                                                                                                           | video_system/camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/bbstub_locked                                                                                                                          |                9 |             23 |         2.56 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                                                                          |                                                                                                                                                                                                              |               24 |             24 |         1.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                     |                                                                                                                                                                                                              |               24 |             24 |         1.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2_8[2]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             24 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2_8[7]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             24 |         4.80 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                  |                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__2_4[1]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             24 |         4.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2_8[3]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             24 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__2_4[2]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |             24 |         6.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__2_4[5]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             24 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__2_4[6]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                7 |             24 |         3.43 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__2_4[7]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             24 |         4.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__2_4[4]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             24 |         4.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__2_4[3]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             24 |         4.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__2_4[0]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                4 |             24 |         6.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/axi_read_m/video_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                        | video_system/memory_top/axi_read_m/video_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                |                5 |             24 |         4.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2_8[1]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             24 |         4.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2_8[5]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             24 |         2.67 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                   | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                7 |             24 |         3.43 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2_8[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             24 |         4.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2_8[4]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               10 |             24 |         2.40 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2_8[6]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                8 |             24 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                7 |             25 |         3.57 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               13 |             25 |         1.92 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                8 |             25 |         3.12 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/E[0]                                                                                                                                                                | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                9 |             25 |         2.78 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_3[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                |               10 |             26 |         2.60 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/zerocmp_reg[0]                                                                                                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                |                8 |             26 |         3.25 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |                6 |             26 |         4.33 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/camera_axi_write/cam_fifo_rden                                                                                                                                                                                                                 | video_system/memory_top/camera_axi_write/vsync                                                                                                                                                               |                7 |             26 |         3.71 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               15 |             27 |         1.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/a_source_reg[1][0]                                                                                                                                   | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             28 |         3.11 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                              |                9 |             28 |         3.11 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                              |               10 |             28 |         2.80 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                              |                7 |             28 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                              |                8 |             28 |         3.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_27[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               11 |             28 |         2.55 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_17[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             28 |         3.11 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/T_1527_reg[1][0]                                                                                                                                         | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             30 |         3.33 |
|  dut_io_pads_jtag_TCK_i_ival                                                                                                                                                            |                                                                                                                                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                         |                6 |             30 |         5.00 |
|  i_camera_pclk_IBUF_BUFG                                                                                                                                                                | video_system/memory_top/camera_axi_write/cam_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | video_system/memory_top/camera_axi_write/cam_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                         |                5 |             30 |         6.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                    |                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_1[0]                                                                                  | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               12 |             30 |         2.50 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[0]_10[0]                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |               15 |             31 |         2.07 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_dfflr/E[0]                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |               13 |             31 |         2.38 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/full_reg_4[0]                                                                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                7 |             31 |         4.43 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]_3[0]                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                8 |             31 |         3.88 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_5[0]                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |               12 |             31 |         2.58 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_8[0]                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               14 |             31 |         2.21 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_1[0]                                                                                                                                                          |                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_7[0]                                                                                                                                                          |                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_2[0]                                                                                                                                                          |                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_4[0]                                                                                                                                                          |                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/nrdy_set                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                              |               15 |             32 |         2.13 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/minstret_dfflr/minstreth_ena                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |                8 |             32 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycle_dfflr/mcycleh_ena                                                                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |                8 |             32 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/minstret_ena                                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |                8 |             32 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_12[0]                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               12 |             32 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_13[0]                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               10 |             32 |         3.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_0[0]                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               13 |             32 |         2.46 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_1[0]                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                8 |             32 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | video_system/video_generator_inst/vpu_conf_ioregs/rdata0                                                                                                                                                                                                               | video_system/video_generator_inst/vpu_conf_ioregs/p_0_in__0                                                                                                                                                  |               32 |             32 |         1.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mcycle_ena                                                                                                                      | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |                8 |             32 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_14[0]                                                                                                  |                                                                                                                                                                                                              |               17 |             32 |         1.88 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_8[0]                                                                                                   |                                                                                                                                                                                                              |               19 |             32 |         1.68 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_5[0]                                                                                                   |                                                                                                                                                                                                              |               17 |             32 |         1.88 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_3[0]                                                                                                   |                                                                                                                                                                                                              |               21 |             32 |         1.52 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_5[0]                                                                                                   |                                                                                                                                                                                                              |               19 |             32 |         1.68 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_19[0]                                                                                                  |                                                                                                                                                                                                              |               17 |             32 |         1.88 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_1[0]                                                                                                   |                                                                                                                                                                                                              |               18 |             32 |         1.78 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_7[0]                                                                                                   |                                                                                                                                                                                                              |               20 |             32 |         1.60 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_16[0]                                                                                                  |                                                                                                                                                                                                              |               19 |             32 |         1.68 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[2]_0[0]                                                                                                   |                                                                                                                                                                                                              |               17 |             32 |         1.88 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[2]_1[0]                                                                                                   |                                                                                                                                                                                                              |               19 |             32 |         1.68 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_20[0]                                                                                                  |                                                                                                                                                                                                              |               18 |             32 |         1.78 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_17[0]                                                                                                  |                                                                                                                                                                                                              |               22 |             32 |         1.45 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_12[0]                                                                                                  |                                                                                                                                                                                                              |               20 |             32 |         1.60 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_4[0]                                                                                                   |                                                                                                                                                                                                              |               19 |             32 |         1.68 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_4[0]                                                                                                   |                                                                                                                                                                                                              |               16 |             32 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_0[0]                                                                                                   |                                                                                                                                                                                                              |               16 |             32 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[2][31]_i_1__0_n_0                                                                                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             32 |         3.56 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[6][31]_i_1__0_n_0                                                                                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             32 |         3.56 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[7][31]_i_1__0_n_0                                                                                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             32 |         5.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[1][31]_i_1__0_n_0                                                                                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             32 |         3.56 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[5][31]_i_1__0_n_0                                                                                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                7 |             32 |         4.57 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[8][31]_i_1_n_0                                                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                8 |             32 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[4][31]_i_1__0_n_0                                                                                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                8 |             32 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[3][31]_i_1__0_n_0                                                                                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             32 |         3.56 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/E[0]                                                                                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |               12 |             32 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_vld_set                                                                                                                                                                  | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             32 |         5.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_3[0]                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |               15 |             32 |         2.13 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/axi_read_m/video_rd_addr_reg0                                                                                                                                                                                                                  | video_system/video_generator_inst/video_sync_frame                                                                                                                                                           |                9 |             32 |         3.56 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/E[0]                                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               10 |             32 |         3.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                      |                                                                                                                                                                                                              |               15 |             32 |         2.13 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi2_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                                      |                                                                                                                                                                                                              |               18 |             32 |         1.78 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_vsys_apb2icb/apb_enable_dfflr/E[0]                                                                                                                                                          |                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[5][31]_i_1_n_0                                                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             32 |         5.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/E[0]                                                                                                                                                                                | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                7 |             32 |         4.57 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[3][31]_i_1_n_0                                                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               11 |             32 |         2.91 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_11[0]                                                                                                                                                         |                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2_9[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               10 |             32 |         3.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[1]_4[0]                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |                7 |             32 |         4.57 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_42[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               11 |             32 |         2.91 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[1][31]_i_1_n_0                                                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                8 |             32 |         4.00 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_8[0]                                                                                                                                                          |                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/maddr_acc_ena                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |               10 |             32 |         3.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_2[0]                                                                                                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                7 |             32 |         4.57 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                     |               10 |             32 |         3.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_15[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               10 |             32 |         3.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__0_10[0]                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               11 |             32 |         2.91 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__0_2[0]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               13 |             32 |         2.46 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_9[0]                                                                                                                                                          |                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_5[0]                                                                                                                                                          |                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_reg[1]_0[0]                                                                                                                                   | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |               19 |             32 |         1.68 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/lbuf_cnt_dfflr/qout_r_reg[1]_0[0]                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |               11 |             32 |         2.91 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/lbuf_cnt_dfflr/E[0]                                                                                                                                                     | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |                9 |             32 |         3.56 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_7[0]                                                                                                                                                          |                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rcv_data_buf_valid_dfflr/rcv_data_buf_valid                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |               13 |             32 |         2.46 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_3[0]                                                                                                                                                          |                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_8[0]                                                                                                                                                          |                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_10[0]                                                                                                                                                         |                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_4[0]                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |               14 |             32 |         2.29 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_4[0]                                                                                                                                                          |                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_9[0]                                                                                                                                                          |                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__2_10[0]                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                8 |             32 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[6][31]_i_1_n_0                                                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                7 |             32 |         4.57 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[7][31]_i_1_n_0                                                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               16 |             32 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[8][31]_i_1__0_n_0                                                                                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                7 |             32 |         4.57 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[0][31]_i_1_n_0                                                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             32 |         5.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[4][31]_i_1_n_0                                                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             32 |         5.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__2_5[0]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                7 |             32 |         4.57 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__2_9[0]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             32 |         5.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__2_6[0]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             32 |         5.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer[2][31]_i_1_n_0                                                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             32 |         3.56 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__2_8[0]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                5 |             32 |         6.40 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep__2_7[0]                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             32 |         5.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer                                                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             32 |         5.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_7[0]                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |               20 |             32 |         1.60 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[10]_2[0]                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               14 |             32 |         2.29 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/E[0]                                                                                                                 |                                                                                                                                                                                                              |               16 |             32 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer                                                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                7 |             32 |         4.57 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_0[0]                                                                                                   |                                                                                                                                                                                                              |               16 |             32 |         2.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_10[0]                                                                                                  |                                                                                                                                                                                                              |               19 |             32 |         1.68 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_13[0]                                                                                                  |                                                                                                                                                                                                              |               24 |             32 |         1.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_2[0]                                                                                                   |                                                                                                                                                                                                              |               17 |             32 |         1.88 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_11[0]                                                                                                  |                                                                                                                                                                                                              |               14 |             32 |         2.29 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/axi_read_m/bypass_rd_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                             | video_system/memory_top/axi_read_m/bypass_rd_req_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                      |                6 |             32 |         5.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_18[0]                                                                                                  |                                                                                                                                                                                                              |               17 |             32 |         1.88 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_2[0]                                                                                                   |                                                                                                                                                                                                              |               20 |             32 |         1.60 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_6[0]                                                                                                   |                                                                                                                                                                                                              |               14 |             32 |         2.29 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_15[0]                                                                                                  |                                                                                                                                                                                                              |               16 |             32 |         2.00 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_2[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                |               10 |             32 |         3.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_18[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                8 |             32 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_16[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             32 |         3.56 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_28[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               12 |             32 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[3]_9[0]                                                                                                   |                                                                                                                                                                                                              |               15 |             32 |         2.13 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_4[0]                                                                                                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                8 |             32 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_26[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             32 |         3.56 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_6[0]                                                                                                                                                          |                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_1[0]                                                                                                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                8 |             32 |         4.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_6[0]                                                                                                   |                                                                                                                                                                                                              |               25 |             32 |         1.28 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_5[0]                                                                                                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                6 |             32 |         5.33 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_0[0]                                                                                                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               12 |             32 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_6[0]                                                                                                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             32 |         3.56 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_1[0]                                                                                                   |                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_41[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               12 |             32 |         2.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/buffer[0][31]_i_1__0_n_0                                                                                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               11 |             32 |         2.91 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_24[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                7 |             32 |         4.57 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_3[0]                                                                                                                                                          |                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2_10[0]                                                                                | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             32 |         3.56 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/qout_r_reg[4]_3[0]                                                                                                   |                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2_14[0]                                                                                | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             32 |         3.56 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2_12[0]                                                                                | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               11 |             32 |         2.91 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2_11[0]                                                                                | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                9 |             32 |         3.56 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2_13[0]                                                                                | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               10 |             32 |         3.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/s_do_update                                                                                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               11 |             33 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/s_do_update                                                                                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               12 |             33 |         2.75 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                   |               15 |             33 |         2.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_47[0]                                                                                                             |                                                                                                                                                                                                              |               11 |             33 |         3.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |               10 |             33 |         3.30 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/E[0]                                                                                                      |                                                                                                                                                                                                              |                5 |             33 |         6.60 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                                                                               |                                                                                                                                                                                                              |                7 |             33 |         4.71 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_32[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               14 |             33 |         2.36 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                              |               10 |             33 |         3.30 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                      |                                                                                                                                                                                                              |                9 |             33 |         3.67 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[1]_2[0]                                                                                        |                                                                                                                                                                                                              |               33 |             33 |         1.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_13[0]                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               17 |             33 |         1.94 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/E[0]                                                                                                         |                                                                                                                                                                                                              |               18 |             33 |         1.83 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt0.wen                                                                                                                      |                                                                                                                                                                                                              |               11 |             33 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt0.wen                                                                                                                      | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3__0_0                                                   |               10 |             33 |         3.30 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/dp_gt0.wen                                                                    |                                                                                                                                                                                                              |               11 |             33 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/s_do_update                                                                                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               13 |             33 |         2.54 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter/s_do_update                                                                                                                                                 | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               11 |             33 |         3.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                                                                                               | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               10 |             34 |         3.40 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                             |                                                                                                                                                                                                              |                8 |             34 |         4.25 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |               10 |             34 |         3.40 |
|  dut_io_pads_jtag_TCK_i_ival                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/E[0]                                                                                                                                               | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                         |                5 |             34 |         6.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[1]_6[0]                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |               12 |             34 |         2.83 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               21 |             35 |         1.67 |
|  i_camera_pclk_IBUF_BUFG                                                                                                                                                                |                                                                                                                                                                                                                                                                        | video_system/camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/bbstub_locked                                                                                                                          |                7 |             37 |         5.29 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/E[0]                                                                                                                     |                                                                                                                                                                                                              |               15 |             37 |         2.47 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |               10 |             37 |         3.70 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_52[0]                                                                                                             |                                                                                                                                                                                                              |               11 |             37 |         3.36 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                             |                                                                                                                                                                                                              |               13 |             37 |         2.85 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/dp_gt_0.vld_set                                                                                           | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[38]_i_1__2_n_0                           |               15 |             38 |         2.53 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               17 |             40 |         2.35 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_reg[0]_0[0]                                                                                                                                                                    | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |                8 |             41 |         5.12 |
|  dut_io_pads_jtag_TCK_i_ival                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_0                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                         |                8 |             41 |         5.12 |
|  dut_io_pads_jtag_TCK_i_ival                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg                                                                                                                                                                             | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg0                                                                                                                  |               11 |             41 |         3.73 |
|  dut_io_pads_jtag_TCK_i_ival                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                                                              | u_e203_soc/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                         |                6 |             41 |         6.83 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               17 |             42 |         2.47 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/p_1_in                                                                                                                                                                                  |                                                                                                                                                                                                              |                6 |             43 |         7.17 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |               15 |             46 |         3.07 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                                                                          | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               14 |             48 |         3.43 |
|  CLK32768KHZ                                                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/E[0]                                                                                                                                                                                      | u_e203_soc/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                              |                8 |             48 |         6.00 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/running_reg_4                                                                                                                                            | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               20 |             48 |         2.40 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               19 |             49 |         2.58 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |               13 |             49 |         3.77 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/E[0]                                                                                                 |                                                                                                                                                                                                              |               22 |             51 |         2.32 |
|  i_camera_pclk_IBUF_BUFG                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                              |               12 |             51 |         4.25 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_10[0]                                                                                       |                                                                                                                                                                                                              |               22 |             55 |         2.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                     |               14 |             63 |         4.50 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                                              |               16 |             64 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                              |               15 |             64 |         4.27 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                              |               20 |             64 |         3.20 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                                                                                 |                                                                                                                                                                                                              |               22 |             65 |         2.95 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/E[0]                                                                                                        |                                                                                                                                                                                                              |               24 |             65 |         2.71 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                                                                               |                                                                                                                                                                                                              |               20 |             65 |         3.25 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]_0[0]                                                                                        |                                                                                                                                                                                                              |               21 |             65 |         3.10 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                              |                9 |             72 |         8.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |               23 |             82 |         3.57 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       |                                                                                                                                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                               |               54 |             86 |         1.59 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                              |               11 |             88 |         8.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                        |               31 |             90 |         2.90 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                              |               12 |             92 |         7.67 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                              |               12 |             92 |         7.67 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__9_n_0                                                                                                     |               24 |             93 |         3.88 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |               31 |             94 |         3.03 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |               35 |             95 |         2.71 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |               35 |             95 |         2.71 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                     |               33 |             95 |         2.88 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/E[0]                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               25 |             95 |         3.80 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/E[0]                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               25 |             95 |         3.80 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                    | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__8_n_0                                                                                                     |               20 |             95 |         4.75 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                     |               30 |             95 |         3.17 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter/E[0]                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               22 |             95 |         4.32 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/E[0]                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |               24 |             95 |         3.96 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                              |               12 |             96 |         8.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                              |               12 |             96 |         8.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                              |               12 |             96 |         8.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                              |               13 |            100 |         7.69 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                              |               13 |            100 |         7.69 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                              |               13 |            100 |         7.69 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/camera_axi_write/cam_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                         | video_system/memory_top/camera_axi_write/cam_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                  |               30 |            128 |         4.27 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               |                                                                                                                                                                                                                                                                        | video_system/video_generator_inst/vpu/bicubic_2x/bicubic_core_2x/rst1                                                                                                                                        |               57 |            186 |         3.26 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/sel                   |                                                                                                                                                                                                              |               64 |            256 |         4.00 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                |                                                                                                                                                                                                              |               83 |            256 |         3.08 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                           |                                                                                                                                                                                                              |               85 |            257 |         3.02 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/s_ready_i_reg[0]                                                                                                                                     |                                                                                                                                                                                                              |               42 |            257 |         6.12 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                              |               77 |            288 |         3.74 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                                                                                           |                                                                                                                                                                                                              |               77 |            288 |         3.74 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                              |               89 |            324 |         3.64 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               |                                                                                                                                                                                                                                                                        | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |              109 |            334 |         3.06 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         | video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                              |               48 |            384 |         8.00 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               |                                                                                                                                                                                                                                                                        | video_system/camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/bbstub_locked                                                                                                                          |              150 |            428 |         2.85 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       | video_system/video_generator_inst/vpu_conf_ioregs/vpu_ioregs[15][31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                              |              174 |            512 |         2.94 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel[2][15][15]_i_1_n_0                                                                                                                                                                                       | video_system/video_generator_inst/vpu/bicubic_2x/bicubic_core_2x/rst1                                                                                                                                        |              263 |            768 |         2.92 |
|  u_e203_soc/ip_mmcm/inst/clk_out1                                                                                                                                                       |                                                                                                                                                                                                                                                                        | u_e203_soc/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                               |              321 |            788 |         2.45 |
|  video_system/memory_top/mig_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                                                                                         |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                              |              625 |           2277 |         3.64 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/u_sharpen_2x/E[0]                                                                                                                                                                                                                | video_system/video_generator_inst/vpu/u_hist/Histogramequalization_core/bbstub_locked                                                                                                                        |             1160 |           4352 |         3.75 |
|  video_system/video_sys_clk/inst/hdmi_pix                                                                                                                                               | video_system/video_generator_inst/vpu/bicubic_2x/loaded_pixel[2][77][15]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                              |             2131 |           5376 |         2.52 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


