$comment
	File created using the following command:
		vcd file ccpu.msim.vcd -direction
$end
$date
	Mon Nov 29 00:07:05 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ccpu_vlg_vec_tst $end
$var reg 8 ! Data [7:0] $end
$var reg 2 " F [1:0] $end
$var reg 1 # Reset $end
$var reg 2 $ Rx [1:0] $end
$var reg 2 % Ry [1:0] $end
$var reg 4 & address [3:0] $end
$var reg 1 ' clk $end
$var reg 1 ( w $end
$var wire 1 ) BusWires [7] $end
$var wire 1 * BusWires [6] $end
$var wire 1 + BusWires [5] $end
$var wire 1 , BusWires [4] $end
$var wire 1 - BusWires [3] $end
$var wire 1 . BusWires [2] $end
$var wire 1 / BusWires [1] $end
$var wire 1 0 BusWires [0] $end
$var wire 1 1 Done $end
$var wire 1 2 Extern $end
$var wire 1 3 FRin $end
$var wire 1 4 FuncReg [0] $end
$var wire 1 5 FuncReg [1] $end
$var wire 1 6 FuncReg [2] $end
$var wire 1 7 FuncReg [3] $end
$var wire 1 8 FuncReg [4] $end
$var wire 1 9 FuncReg [5] $end
$var wire 1 : I [0] $end
$var wire 1 ; I [1] $end
$var wire 1 < I [2] $end
$var wire 1 = I [3] $end
$var wire 1 > T [0] $end
$var wire 1 ? T [1] $end
$var wire 1 @ T [2] $end
$var wire 1 A T [3] $end
$var wire 1 B Xreg [0] $end
$var wire 1 C Xreg [1] $end
$var wire 1 D Xreg [2] $end
$var wire 1 E Xreg [3] $end
$var wire 1 F q [15] $end
$var wire 1 G q [14] $end
$var wire 1 H q [13] $end
$var wire 1 I q [12] $end
$var wire 1 J q [11] $end
$var wire 1 K q [10] $end
$var wire 1 L q [9] $end
$var wire 1 M q [8] $end
$var wire 1 N q [7] $end
$var wire 1 O q [6] $end
$var wire 1 P q [5] $end
$var wire 1 Q q [4] $end
$var wire 1 R q [3] $end
$var wire 1 S q [2] $end
$var wire 1 T q [1] $end
$var wire 1 U q [0] $end

$scope module i1 $end
$var wire 1 V gnd $end
$var wire 1 W vcc $end
$var wire 1 X unknown $end
$var tri1 1 Y devclrn $end
$var tri1 1 Z devpor $end
$var tri1 1 [ devoe $end
$var wire 1 \ BusWires[0]~output_o $end
$var wire 1 ] BusWires[1]~output_o $end
$var wire 1 ^ BusWires[2]~output_o $end
$var wire 1 _ BusWires[3]~output_o $end
$var wire 1 ` BusWires[4]~output_o $end
$var wire 1 a BusWires[5]~output_o $end
$var wire 1 b BusWires[6]~output_o $end
$var wire 1 c BusWires[7]~output_o $end
$var wire 1 d Done~output_o $end
$var wire 1 e T[3]~output_o $end
$var wire 1 f T[2]~output_o $end
$var wire 1 g T[1]~output_o $end
$var wire 1 h T[0]~output_o $end
$var wire 1 i I[3]~output_o $end
$var wire 1 j I[2]~output_o $end
$var wire 1 k I[1]~output_o $end
$var wire 1 l I[0]~output_o $end
$var wire 1 m Extern~output_o $end
$var wire 1 n FuncReg[5]~output_o $end
$var wire 1 o FuncReg[4]~output_o $end
$var wire 1 p FuncReg[3]~output_o $end
$var wire 1 q FuncReg[2]~output_o $end
$var wire 1 r FuncReg[1]~output_o $end
$var wire 1 s FuncReg[0]~output_o $end
$var wire 1 t FRin~output_o $end
$var wire 1 u Xreg[3]~output_o $end
$var wire 1 v Xreg[2]~output_o $end
$var wire 1 w Xreg[1]~output_o $end
$var wire 1 x Xreg[0]~output_o $end
$var wire 1 y q[0]~output_o $end
$var wire 1 z q[1]~output_o $end
$var wire 1 { q[2]~output_o $end
$var wire 1 | q[3]~output_o $end
$var wire 1 } q[4]~output_o $end
$var wire 1 ~ q[5]~output_o $end
$var wire 1 !! q[6]~output_o $end
$var wire 1 "! q[7]~output_o $end
$var wire 1 #! q[8]~output_o $end
$var wire 1 $! q[9]~output_o $end
$var wire 1 %! q[10]~output_o $end
$var wire 1 &! q[11]~output_o $end
$var wire 1 '! q[12]~output_o $end
$var wire 1 (! q[13]~output_o $end
$var wire 1 )! q[14]~output_o $end
$var wire 1 *! q[15]~output_o $end
$var wire 1 +! clk~input_o $end
$var wire 1 ,! clk~inputclkctrl_outclk $end
$var wire 1 -! Reset~input_o $end
$var wire 1 .! procTest|counter|Q~0_combout $end
$var wire 1 /! F[1]~input_o $end
$var wire 1 0! w~input_o $end
$var wire 1 1! procTest|counter|Q~1_combout $end
$var wire 1 2! procTest|FRin~combout $end
$var wire 1 3! procTest|Ain~0_combout $end
$var wire 1 4! Rx[0]~input_o $end
$var wire 1 5! Rx[1]~input_o $end
$var wire 1 6! procTest|decX|Decoder0~2_combout $end
$var wire 1 7! Ry[1]~input_o $end
$var wire 1 8! Ry[0]~input_o $end
$var wire 1 9! procTest|Gin~combout $end
$var wire 1 :! F[0]~input_o $end
$var wire 1 ;! procTest|decI|Decoder0~2_combout $end
$var wire 1 <! procTest|decT|Decoder0~2_combout $end
$var wire 1 =! procTest|Rout[1]~2_combout $end
$var wire 1 >! procTest|Rout[1]~5_combout $end
$var wire 1 ?! procTest|tri_ext|F[0]~57_combout $end
$var wire 1 @! procTest|reg_1|Q[0]~feeder_combout $end
$var wire 1 A! procTest|Rin[1]~19_combout $end
$var wire 1 B! procTest|tri_ext|F[0]~28_combout $end
$var wire 1 C! procTest|Add0~0_combout $end
$var wire 1 D! procTest|reg_G|Q[0]~9_cout $end
$var wire 1 E! procTest|reg_G|Q[0]~10_combout $end
$var wire 1 F! Data[0]~input_o $end
$var wire 1 G! procTest|Extern~combout $end
$var wire 1 H! procTest|Done~1_combout $end
$var wire 1 I! procTest|tri_ext|F[0]~24_combout $end
$var wire 1 J! procTest|decX|Decoder0~3_combout $end
$var wire 1 K! procTest|Rin[0]~16_combout $end
$var wire 1 L! procTest|Rout[0]~0_combout $end
$var wire 1 M! procTest|Rout[0]~1_combout $end
$var wire 1 N! procTest|tri_ext|F[0]~25_combout $end
$var wire 1 O! procTest|reg_2|Q[0]~feeder_combout $end
$var wire 1 P! procTest|decX|Decoder0~1_combout $end
$var wire 1 Q! procTest|Rin[2]~17_combout $end
$var wire 1 R! procTest|Rout[2]~4_combout $end
$var wire 1 S! procTest|decX|Decoder0~0_combout $end
$var wire 1 T! procTest|Rin[3]~18_combout $end
$var wire 1 U! procTest|Rout[3]~3_combout $end
$var wire 1 V! procTest|tri_ext|F[0]~26_combout $end
$var wire 1 W! procTest|tri_ext|F[0]~27_combout $end
$var wire 1 X! procTest|tri_ext|F[1]~58_combout $end
$var wire 1 Y! procTest|reg_1|Q[1]~feeder_combout $end
$var wire 1 Z! procTest|reg_3|Q[1]~feeder_combout $end
$var wire 1 [! procTest|tri_ext|F[1]~31_combout $end
$var wire 1 \! Data[1]~input_o $end
$var wire 1 ]! procTest|Add0~1_combout $end
$var wire 1 ^! procTest|reg_G|Q[0]~11 $end
$var wire 1 _! procTest|reg_G|Q[1]~12_combout $end
$var wire 1 `! procTest|tri_ext|F[1]~29_combout $end
$var wire 1 a! procTest|tri_ext|F[1]~30_combout $end
$var wire 1 b! procTest|tri_ext|F[1]~32_combout $end
$var wire 1 c! procTest|tri_ext|F[2]~59_combout $end
$var wire 1 d! procTest|reg_1|Q[2]~feeder_combout $end
$var wire 1 e! procTest|reg_3|Q[2]~feeder_combout $end
$var wire 1 f! procTest|tri_ext|F[2]~35_combout $end
$var wire 1 g! Data[2]~input_o $end
$var wire 1 h! procTest|Add0~2_combout $end
$var wire 1 i! procTest|reg_G|Q[1]~13 $end
$var wire 1 j! procTest|reg_G|Q[2]~14_combout $end
$var wire 1 k! procTest|tri_ext|F[2]~33_combout $end
$var wire 1 l! procTest|tri_ext|F[2]~34_combout $end
$var wire 1 m! procTest|tri_ext|F[2]~36_combout $end
$var wire 1 n! Data[3]~input_o $end
$var wire 1 o! procTest|Add0~3_combout $end
$var wire 1 p! procTest|tri_ext|F[3]~60_combout $end
$var wire 1 q! procTest|reg_G|Q[2]~15 $end
$var wire 1 r! procTest|reg_G|Q[3]~16_combout $end
$var wire 1 s! procTest|tri_ext|F[3]~37_combout $end
$var wire 1 t! procTest|tri_ext|F[3]~38_combout $end
$var wire 1 u! procTest|reg_3|Q[3]~feeder_combout $end
$var wire 1 v! procTest|tri_ext|F[3]~39_combout $end
$var wire 1 w! procTest|tri_ext|F[3]~40_combout $end
$var wire 1 x! Data[4]~input_o $end
$var wire 1 y! procTest|Add0~4_combout $end
$var wire 1 z! procTest|tri_ext|F[4]~61_combout $end
$var wire 1 {! procTest|reg_G|Q[3]~17 $end
$var wire 1 |! procTest|reg_G|Q[4]~18_combout $end
$var wire 1 }! procTest|tri_ext|F[4]~41_combout $end
$var wire 1 ~! procTest|tri_ext|F[4]~42_combout $end
$var wire 1 !" procTest|reg_3|Q[4]~feeder_combout $end
$var wire 1 "" procTest|tri_ext|F[4]~43_combout $end
$var wire 1 #" procTest|tri_ext|F[4]~44_combout $end
$var wire 1 $" procTest|tri_ext|F[5]~62_combout $end
$var wire 1 %" procTest|Add0~5_combout $end
$var wire 1 &" procTest|reg_G|Q[4]~19 $end
$var wire 1 '" procTest|reg_G|Q[5]~20_combout $end
$var wire 1 (" Data[5]~input_o $end
$var wire 1 )" procTest|tri_ext|F[5]~45_combout $end
$var wire 1 *" procTest|tri_ext|F[5]~46_combout $end
$var wire 1 +" procTest|reg_3|Q[5]~feeder_combout $end
$var wire 1 ," procTest|tri_ext|F[5]~47_combout $end
$var wire 1 -" procTest|tri_ext|F[5]~48_combout $end
$var wire 1 ." procTest|tri_ext|F[6]~63_combout $end
$var wire 1 /" procTest|Add0~6_combout $end
$var wire 1 0" procTest|reg_G|Q[5]~21 $end
$var wire 1 1" procTest|reg_G|Q[6]~22_combout $end
$var wire 1 2" Data[6]~input_o $end
$var wire 1 3" procTest|tri_ext|F[6]~49_combout $end
$var wire 1 4" procTest|tri_ext|F[6]~50_combout $end
$var wire 1 5" procTest|reg_3|Q[6]~feeder_combout $end
$var wire 1 6" procTest|tri_ext|F[6]~51_combout $end
$var wire 1 7" procTest|tri_ext|F[6]~52_combout $end
$var wire 1 8" procTest|tri_ext|F[7]~64_combout $end
$var wire 1 9" procTest|reg_1|Q[7]~feeder_combout $end
$var wire 1 :" procTest|Add0~7_combout $end
$var wire 1 ;" procTest|reg_G|Q[6]~23 $end
$var wire 1 <" procTest|reg_G|Q[7]~24_combout $end
$var wire 1 =" Data[7]~input_o $end
$var wire 1 >" procTest|tri_ext|F[7]~53_combout $end
$var wire 1 ?" procTest|tri_ext|F[7]~54_combout $end
$var wire 1 @" procTest|tri_ext|F[7]~55_combout $end
$var wire 1 A" procTest|tri_ext|F[7]~56_combout $end
$var wire 1 B" procTest|Done~0_combout $end
$var wire 1 C" procTest|decT|Decoder0~0_combout $end
$var wire 1 D" procTest|decT|Decoder0~1_combout $end
$var wire 1 E" procTest|decT|Decoder0~3_combout $end
$var wire 1 F" procTest|decI|Decoder0~0_combout $end
$var wire 1 G" procTest|decI|Decoder0~1_combout $end
$var wire 1 H" procTest|decI|Decoder0~3_combout $end
$var wire 1 I" address[0]~input_o $end
$var wire 1 J" address[1]~input_o $end
$var wire 1 K" address[2]~input_o $end
$var wire 1 L" address[3]~input_o $end
$var wire 1 M" procTest|reg_A|Q [7] $end
$var wire 1 N" procTest|reg_A|Q [6] $end
$var wire 1 O" procTest|reg_A|Q [5] $end
$var wire 1 P" procTest|reg_A|Q [4] $end
$var wire 1 Q" procTest|reg_A|Q [3] $end
$var wire 1 R" procTest|reg_A|Q [2] $end
$var wire 1 S" procTest|reg_A|Q [1] $end
$var wire 1 T" procTest|reg_A|Q [0] $end
$var wire 1 U" rom1|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 V" rom1|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 W" rom1|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 X" rom1|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 Y" rom1|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 Z" rom1|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 [" rom1|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 \" rom1|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 ]" rom1|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 ^" rom1|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 _" rom1|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 `" rom1|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 a" rom1|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 b" rom1|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 c" rom1|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 d" rom1|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 e" procTest|reg_G|Q [7] $end
$var wire 1 f" procTest|reg_G|Q [6] $end
$var wire 1 g" procTest|reg_G|Q [5] $end
$var wire 1 h" procTest|reg_G|Q [4] $end
$var wire 1 i" procTest|reg_G|Q [3] $end
$var wire 1 j" procTest|reg_G|Q [2] $end
$var wire 1 k" procTest|reg_G|Q [1] $end
$var wire 1 l" procTest|reg_G|Q [0] $end
$var wire 1 m" procTest|functionreg|Q [5] $end
$var wire 1 n" procTest|functionreg|Q [4] $end
$var wire 1 o" procTest|functionreg|Q [3] $end
$var wire 1 p" procTest|functionreg|Q [2] $end
$var wire 1 q" procTest|functionreg|Q [1] $end
$var wire 1 r" procTest|functionreg|Q [0] $end
$var wire 1 s" procTest|counter|Q [1] $end
$var wire 1 t" procTest|counter|Q [0] $end
$var wire 1 u" procTest|reg_2|Q [7] $end
$var wire 1 v" procTest|reg_2|Q [6] $end
$var wire 1 w" procTest|reg_2|Q [5] $end
$var wire 1 x" procTest|reg_2|Q [4] $end
$var wire 1 y" procTest|reg_2|Q [3] $end
$var wire 1 z" procTest|reg_2|Q [2] $end
$var wire 1 {" procTest|reg_2|Q [1] $end
$var wire 1 |" procTest|reg_2|Q [0] $end
$var wire 1 }" procTest|reg_0|Q [7] $end
$var wire 1 ~" procTest|reg_0|Q [6] $end
$var wire 1 !# procTest|reg_0|Q [5] $end
$var wire 1 "# procTest|reg_0|Q [4] $end
$var wire 1 ## procTest|reg_0|Q [3] $end
$var wire 1 $# procTest|reg_0|Q [2] $end
$var wire 1 %# procTest|reg_0|Q [1] $end
$var wire 1 &# procTest|reg_0|Q [0] $end
$var wire 1 '# procTest|reg_3|Q [7] $end
$var wire 1 (# procTest|reg_3|Q [6] $end
$var wire 1 )# procTest|reg_3|Q [5] $end
$var wire 1 *# procTest|reg_3|Q [4] $end
$var wire 1 +# procTest|reg_3|Q [3] $end
$var wire 1 ,# procTest|reg_3|Q [2] $end
$var wire 1 -# procTest|reg_3|Q [1] $end
$var wire 1 .# procTest|reg_3|Q [0] $end
$var wire 1 /# procTest|reg_1|Q [7] $end
$var wire 1 0# procTest|reg_1|Q [6] $end
$var wire 1 1# procTest|reg_1|Q [5] $end
$var wire 1 2# procTest|reg_1|Q [4] $end
$var wire 1 3# procTest|reg_1|Q [3] $end
$var wire 1 4# procTest|reg_1|Q [2] $end
$var wire 1 5# procTest|reg_1|Q [1] $end
$var wire 1 6# procTest|reg_1|Q [0] $end
$var wire 1 7# rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 8# rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 9# rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 :# rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 ;# rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 <# rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 =# rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 ># rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 ?# rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 @# rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 A# rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 B# rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 C# rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 D# rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 E# rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 F# rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 G# rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 H# rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
b0 $
b0 %
b0 &
0'
1(
z0
z/
z.
z-
z,
z+
z*
z)
01
02
13
09
08
07
06
05
04
0=
0<
0;
1:
0A
0@
0?
1>
0E
0D
0C
1B
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0V
1W
xX
1Y
1Z
1[
z\
z]
z^
z_
z`
za
zb
zc
0d
0e
0f
0g
1h
0i
0j
0k
1l
0m
0n
0o
0p
0q
0r
0s
1t
0u
0v
0w
1x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
10!
01!
12!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
1?!
1@!
0A!
0B!
1C!
0D!
1E!
0F!
0G!
0H!
1I!
0J!
0K!
0L!
0M!
1N!
1O!
0P!
0Q!
0R!
0S!
0T!
0U!
1V!
1W!
1X!
1Y!
1Z!
1[!
0\!
1]!
1^!
1_!
1`!
1a!
1b!
1c!
1d!
1e!
1f!
0g!
1h!
0i!
1j!
1k!
1l!
1m!
0n!
1o!
1p!
1q!
1r!
1s!
1t!
1u!
1v!
1w!
0x!
1y!
1z!
0{!
1|!
1}!
1~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
0("
1)"
1*"
1+"
1,"
1-"
1."
1/"
00"
11"
02"
13"
14"
15"
16"
17"
18"
19"
1:"
1;"
1<"
0="
1>"
1?"
1@"
1A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0r"
0q"
0p"
0o"
0n"
0m"
0t"
0s"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
06#
05#
04#
03#
02#
01#
00#
0/#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
$end
#20000
1'
1+!
1,!
1t"
1E"
1K!
1B"
1G!
1B!
1<!
02!
11!
0.!
0t
1g
1\
1]
1^
1_
1`
1a
1b
1c
1m
1d
0h
0>"
03"
0)"
0}!
0s!
0k!
0`!
0I!
0>
11
12
1)
1*
1+
1,
1-
1.
1/
10
1?
03
0?"
04"
0*"
0~!
0t!
0l!
0a!
0N!
0A"
07"
0-"
0#"
0w!
0m!
0b!
0W!
0\
0]
0^
0_
0`
0a
0b
0c
0:"
0/"
0%"
0z!
0y!
0o!
0h!
0]!
0C!
0)
0*
0+
0,
0-
0.
0/
00
08"
0."
0$"
0p!
0c!
0X!
0?!
0<"
01"
0'"
0!"
0|!
0r!
0j!
0_!
0E!
09"
05"
0+"
0u!
0e!
0d!
0Z!
0Y!
0O!
0@!
#40000
0'
0+!
0,!
#60000
1#
1'
1-!
1+!
1,!
01!
1s"
0t"
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
1<#
1;#
1:#
19#
1d"
1c"
1b"
1a"
1`"
1_"
1^"
1]"
1\"
1["
1Z"
1Y"
1X"
1W"
1V"
1U"
1*!
1)!
1(!
1'!
1&!
1%!
1$!
1#!
1"!
1!!
1~
1}
1|
1{
1z
1y
1z!
0K!
1U
1T
1S
1R
1Q
1P
1O
1N
1M
1L
1K
1J
1I
1H
1G
1F
1D"
0B"
18"
1."
1$"
1p!
1c!
1X!
0G!
0B!
1?!
0<!
0g
z\
z]
z^
z_
z`
za
zb
zc
0m
0d
1f
1>"
13"
1)"
1}!
1s!
1k!
1`!
1I!
1:"
1/"
1%"
1y!
1o!
1h!
1]!
1C!
1@
01
02
z)
z*
z+
z,
z-
z.
z/
z0
0?
1!"
19"
15"
1+"
1u!
1e!
1d!
1Z!
1Y!
1O!
1@!
1?"
14"
1*"
1~!
1t!
1l!
1a!
1N!
1<"
11"
1'"
1|!
1r!
1j!
1_!
1E!
1A"
17"
1-"
1#"
1w!
1m!
1b!
1W!
#80000
0'
0+!
0,!
#100000
1'
1+!
1,!
0s"
0E"
0D"
12!
1t
0f
1h
1>
0@
13
#120000
0'
0+!
0,!
#140000
1'
1+!
1,!
#160000
0'
0+!
0,!
#170000
0#
0-!
1.!
#180000
1'
1+!
1,!
1t"
1E"
1K!
1B"
1G!
1B!
1<!
02!
11!
0.!
0t
1g
1\
1]
1^
1_
1`
1a
1b
1c
1m
1d
0h
0>"
03"
0)"
0}!
0s!
0k!
0`!
0I!
0>
11
12
1)
1*
1+
1,
1-
1.
1/
10
1?
03
0?"
04"
0*"
0~!
0t!
0l!
0a!
0N!
0A"
07"
0-"
0#"
0w!
0m!
0b!
0W!
0\
0]
0^
0_
0`
0a
0b
0c
0:"
0/"
0%"
0z!
0y!
0o!
0h!
0]!
0C!
0)
0*
0+
0,
0-
0.
0/
00
08"
0."
0$"
0p!
0c!
0X!
0?!
0<"
01"
0'"
0!"
0|!
0r!
0j!
0_!
0E!
09"
05"
0+"
0u!
0e!
0d!
0Z!
0Y!
0O!
0@!
#200000
0'
0+!
0,!
#220000
1'
1+!
1,!
1s"
0t"
1z!
0K!
1D"
0B"
18"
1."
1$"
1p!
1c!
1X!
0G!
0B!
1?!
0<!
1.!
0g
z\
z]
z^
z_
z`
za
zb
zc
0m
0d
1f
1>"
13"
1)"
1}!
1s!
1k!
1`!
1I!
1:"
1/"
1%"
1y!
1o!
1h!
1]!
1C!
1@
01
02
z)
z*
z+
z,
z-
z.
z/
z0
0?
1!"
19"
15"
1+"
1u!
1e!
1d!
1Z!
1Y!
1O!
1@!
1?"
14"
1*"
1~!
1t!
1l!
1a!
1N!
1<"
11"
1'"
1|!
1r!
1j!
1_!
1E!
1A"
17"
1-"
1#"
1w!
1m!
1b!
1W!
#240000
0'
0+!
0,!
#260000
1'
1+!
1,!
1t"
0D"
1C"
01!
0.!
1e
0f
0@
1A
#280000
0'
0+!
0,!
#300000
1'
1+!
1,!
0s"
0t"
0E"
0C"
12!
1.!
1t
0e
1h
1>
0A
13
#320000
0'
0+!
0,!
#340000
1'
1+!
1,!
1t"
1E"
1K!
1B"
1G!
1B!
1<!
02!
11!
0.!
0t
1g
1\
1]
1^
1_
1`
1a
1b
1c
1m
1d
0h
0>"
03"
0)"
0}!
0s!
0k!
0`!
0I!
0>
11
12
1)
1*
1+
1,
1-
1.
1/
10
1?
03
0?"
04"
0*"
0~!
0t!
0l!
0a!
0N!
0A"
07"
0-"
0#"
0w!
0m!
0b!
0W!
0\
0]
0^
0_
0`
0a
0b
0c
0:"
0/"
0%"
0z!
0y!
0o!
0h!
0]!
0C!
0)
0*
0+
0,
0-
0.
0/
00
08"
0."
0$"
0p!
0c!
0X!
0?!
0<"
01"
0'"
0!"
0|!
0r!
0j!
0_!
0E!
09"
05"
0+"
0u!
0e!
0d!
0Z!
0Y!
0O!
0@!
#360000
0'
0+!
0,!
#380000
1'
1+!
1,!
1s"
0t"
1z!
0K!
1D"
0B"
18"
1."
1$"
1p!
1c!
1X!
0G!
0B!
1?!
0<!
1.!
0g
z\
z]
z^
z_
z`
za
zb
zc
0m
0d
1f
1>"
13"
1)"
1}!
1s!
1k!
1`!
1I!
1:"
1/"
1%"
1y!
1o!
1h!
1]!
1C!
1@
01
02
z)
z*
z+
z,
z-
z.
z/
z0
0?
1!"
19"
15"
1+"
1u!
1e!
1d!
1Z!
1Y!
1O!
1@!
1?"
14"
1*"
1~!
1t!
1l!
1a!
1N!
1<"
11"
1'"
1|!
1r!
1j!
1_!
1E!
1A"
17"
1-"
1#"
1w!
1m!
1b!
1W!
#400000
0'
0+!
0,!
#420000
1'
1+!
1,!
1t"
0D"
1C"
01!
0.!
1e
0f
0@
1A
#440000
0'
0+!
0,!
#460000
1'
1+!
1,!
0s"
0t"
0E"
0C"
12!
1.!
1t
0e
1h
1>
0A
13
#480000
0'
0+!
0,!
#500000
1'
1+!
1,!
1t"
1E"
1K!
1B"
1G!
1B!
1<!
02!
11!
0.!
0t
1g
1\
1]
1^
1_
1`
1a
1b
1c
1m
1d
0h
0>"
03"
0)"
0}!
0s!
0k!
0`!
0I!
0>
11
12
1)
1*
1+
1,
1-
1.
1/
10
1?
03
0?"
04"
0*"
0~!
0t!
0l!
0a!
0N!
0A"
07"
0-"
0#"
0w!
0m!
0b!
0W!
0\
0]
0^
0_
0`
0a
0b
0c
0:"
0/"
0%"
0z!
0y!
0o!
0h!
0]!
0C!
0)
0*
0+
0,
0-
0.
0/
00
08"
0."
0$"
0p!
0c!
0X!
0?!
0<"
01"
0'"
0!"
0|!
0r!
0j!
0_!
0E!
09"
05"
0+"
0u!
0e!
0d!
0Z!
0Y!
0O!
0@!
#520000
0'
0+!
0,!
#540000
1'
1+!
1,!
1s"
0t"
1z!
0K!
1D"
0B"
18"
1."
1$"
1p!
1c!
1X!
0G!
0B!
1?!
0<!
1.!
0g
z\
z]
z^
z_
z`
za
zb
zc
0m
0d
1f
1>"
13"
1)"
1}!
1s!
1k!
1`!
1I!
1:"
1/"
1%"
1y!
1o!
1h!
1]!
1C!
1@
01
02
z)
z*
z+
z,
z-
z.
z/
z0
0?
1!"
19"
15"
1+"
1u!
1e!
1d!
1Z!
1Y!
1O!
1@!
1?"
14"
1*"
1~!
1t!
1l!
1a!
1N!
1<"
11"
1'"
1|!
1r!
1j!
1_!
1E!
1A"
17"
1-"
1#"
1w!
1m!
1b!
1W!
#560000
0'
0+!
0,!
#580000
1'
1+!
1,!
1t"
0D"
1C"
01!
0.!
1e
0f
0@
1A
#600000
0'
0+!
0,!
#620000
1'
1+!
1,!
0s"
0t"
0E"
0C"
12!
1.!
1t
0e
1h
1>
0A
13
#640000
0'
0+!
0,!
#660000
1'
1+!
1,!
1t"
1E"
1K!
1B"
1G!
1B!
1<!
02!
11!
0.!
0t
1g
1\
1]
1^
1_
1`
1a
1b
1c
1m
1d
0h
0>"
03"
0)"
0}!
0s!
0k!
0`!
0I!
0>
11
12
1)
1*
1+
1,
1-
1.
1/
10
1?
03
0?"
04"
0*"
0~!
0t!
0l!
0a!
0N!
0A"
07"
0-"
0#"
0w!
0m!
0b!
0W!
0\
0]
0^
0_
0`
0a
0b
0c
0:"
0/"
0%"
0z!
0y!
0o!
0h!
0]!
0C!
0)
0*
0+
0,
0-
0.
0/
00
08"
0."
0$"
0p!
0c!
0X!
0?!
0<"
01"
0'"
0!"
0|!
0r!
0j!
0_!
0E!
09"
05"
0+"
0u!
0e!
0d!
0Z!
0Y!
0O!
0@!
#680000
0'
0+!
0,!
#700000
1'
1+!
1,!
1s"
0t"
1z!
0K!
1D"
0B"
18"
1."
1$"
1p!
1c!
1X!
0G!
0B!
1?!
0<!
1.!
0g
z\
z]
z^
z_
z`
za
zb
zc
0m
0d
1f
1>"
13"
1)"
1}!
1s!
1k!
1`!
1I!
1:"
1/"
1%"
1y!
1o!
1h!
1]!
1C!
1@
01
02
z)
z*
z+
z,
z-
z.
z/
z0
0?
1!"
19"
15"
1+"
1u!
1e!
1d!
1Z!
1Y!
1O!
1@!
1?"
14"
1*"
1~!
1t!
1l!
1a!
1N!
1<"
11"
1'"
1|!
1r!
1j!
1_!
1E!
1A"
17"
1-"
1#"
1w!
1m!
1b!
1W!
#720000
0'
0+!
0,!
#740000
1'
1+!
1,!
1t"
0D"
1C"
01!
0.!
1e
0f
0@
1A
#760000
0'
0+!
0,!
#780000
1'
1+!
1,!
0s"
0t"
0E"
0C"
12!
1.!
1t
0e
1h
1>
0A
13
#800000
0'
0+!
0,!
#820000
1'
1+!
1,!
1t"
1E"
1K!
1B"
1G!
1B!
1<!
02!
11!
0.!
0t
1g
1\
1]
1^
1_
1`
1a
1b
1c
1m
1d
0h
0>"
03"
0)"
0}!
0s!
0k!
0`!
0I!
0>
11
12
1)
1*
1+
1,
1-
1.
1/
10
1?
03
0?"
04"
0*"
0~!
0t!
0l!
0a!
0N!
0A"
07"
0-"
0#"
0w!
0m!
0b!
0W!
0\
0]
0^
0_
0`
0a
0b
0c
0:"
0/"
0%"
0z!
0y!
0o!
0h!
0]!
0C!
0)
0*
0+
0,
0-
0.
0/
00
08"
0."
0$"
0p!
0c!
0X!
0?!
0<"
01"
0'"
0!"
0|!
0r!
0j!
0_!
0E!
09"
05"
0+"
0u!
0e!
0d!
0Z!
0Y!
0O!
0@!
#840000
0'
0+!
0,!
#860000
1'
1+!
1,!
1s"
0t"
1z!
0K!
1D"
0B"
18"
1."
1$"
1p!
1c!
1X!
0G!
0B!
1?!
0<!
1.!
0g
z\
z]
z^
z_
z`
za
zb
zc
0m
0d
1f
1>"
13"
1)"
1}!
1s!
1k!
1`!
1I!
1:"
1/"
1%"
1y!
1o!
1h!
1]!
1C!
1@
01
02
z)
z*
z+
z,
z-
z.
z/
z0
0?
1!"
19"
15"
1+"
1u!
1e!
1d!
1Z!
1Y!
1O!
1@!
1?"
14"
1*"
1~!
1t!
1l!
1a!
1N!
1<"
11"
1'"
1|!
1r!
1j!
1_!
1E!
1A"
17"
1-"
1#"
1w!
1m!
1b!
1W!
#880000
0'
0+!
0,!
#900000
1'
1+!
1,!
1t"
0D"
1C"
01!
0.!
1e
0f
0@
1A
#920000
0'
0+!
0,!
#940000
1'
1+!
1,!
0s"
0t"
0E"
0C"
12!
1.!
1t
0e
1h
1>
0A
13
#960000
0'
0+!
0,!
#980000
1'
1+!
1,!
1t"
1E"
1K!
1B"
1G!
1B!
1<!
02!
11!
0.!
0t
1g
1\
1]
1^
1_
1`
1a
1b
1c
1m
1d
0h
0>"
03"
0)"
0}!
0s!
0k!
0`!
0I!
0>
11
12
1)
1*
1+
1,
1-
1.
1/
10
1?
03
0?"
04"
0*"
0~!
0t!
0l!
0a!
0N!
0A"
07"
0-"
0#"
0w!
0m!
0b!
0W!
0\
0]
0^
0_
0`
0a
0b
0c
0:"
0/"
0%"
0z!
0y!
0o!
0h!
0]!
0C!
0)
0*
0+
0,
0-
0.
0/
00
08"
0."
0$"
0p!
0c!
0X!
0?!
0<"
01"
0'"
0!"
0|!
0r!
0j!
0_!
0E!
09"
05"
0+"
0u!
0e!
0d!
0Z!
0Y!
0O!
0@!
#1000000
