Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Dec 31 20:47:31 2022
| Host         : DESKTOP-H5S53RM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file digital_clock_timing_summary_routed.rpt -pb digital_clock_timing_summary_routed.pb -rpx digital_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : digital_clock
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     138         
LUTAR-1    Warning           LUT drives async reset alert    28          
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2525)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (354)
5. checking no_input_delay (15)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2525)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: H_in0[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: H_in0[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: H_in0[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: H_in0[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: H_in1[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: H_in1[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: M_in0[0] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: M_in0[1] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: M_in0[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: M_in0[3] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: M_in1[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: M_in1[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: M_in1[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: M_in1[3] (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[10]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[11]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[12]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[13]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[14]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[15]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[16]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[17]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[18]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[19]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[20]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[21]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[22]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[23]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[24]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[25]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[26]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[27]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[6]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[7]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[8]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: create_1s_clock/counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (354)
--------------------------------------------------
 There are 354 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  381          inf        0.000                      0                  381           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           381 Endpoints
Min Delay           381 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_minute_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            M_out0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.752ns  (logic 3.598ns (41.117%)  route 5.153ns (58.883%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           LDCE                         0.000     0.000 r  counter_minute_reg[0]_LDC/G
    SLICE_X1Y1           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  counter_minute_reg[0]_LDC/Q
                         net (fo=10, routed)          1.021     1.370    counter_minute_reg[0]_LDC_n_1
    SLICE_X6Y3           LUT6 (Prop_lut6_I1_O)        0.053     1.423 r  M_out1_OBUF[6]_inst_i_121/O
                         net (fo=2, routed)           0.352     1.775    M_out1_OBUF[6]_inst_i_121_n_1
    SLICE_X5Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     2.099 r  M_out1_OBUF[6]_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.099    M_out1_OBUF[6]_inst_i_87_n_1
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.157 r  M_out1_OBUF[6]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.157    M_out1_OBUF[6]_inst_i_51_n_1
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.215 r  M_out1_OBUF[6]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.215    M_out1_OBUF[6]_inst_i_15_n_1
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.273 f  M_out1_OBUF[6]_inst_i_3/CO[3]
                         net (fo=9, routed)           1.660     3.933    M_out1_OBUF[6]_inst_i_3_n_1
    SLICE_X2Y26          LUT5 (Prop_lut5_I1_O)        0.066     3.999 r  M_out0_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.592     4.591    sel0[0]
    SLICE_X3Y27          LUT6 (Prop_lut6_I2_O)        0.168     4.759 r  M_out0_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.528     6.287    M_out0_OBUF[5]
    M20                  OBUF (Prop_obuf_I_O)         2.464     8.752 r  M_out0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.752    M_out0[5]
    M20                                                               r  M_out0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_minute_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            M_out0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.556ns  (logic 3.494ns (40.832%)  route 5.063ns (59.168%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           LDCE                         0.000     0.000 r  counter_minute_reg[0]_LDC/G
    SLICE_X1Y1           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  counter_minute_reg[0]_LDC/Q
                         net (fo=10, routed)          1.021     1.370    counter_minute_reg[0]_LDC_n_1
    SLICE_X6Y3           LUT6 (Prop_lut6_I1_O)        0.053     1.423 r  M_out1_OBUF[6]_inst_i_121/O
                         net (fo=2, routed)           0.352     1.775    M_out1_OBUF[6]_inst_i_121_n_1
    SLICE_X5Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     2.099 r  M_out1_OBUF[6]_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.099    M_out1_OBUF[6]_inst_i_87_n_1
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.157 r  M_out1_OBUF[6]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.157    M_out1_OBUF[6]_inst_i_51_n_1
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.215 r  M_out1_OBUF[6]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.215    M_out1_OBUF[6]_inst_i_15_n_1
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.273 r  M_out1_OBUF[6]_inst_i_3/CO[3]
                         net (fo=9, routed)           1.660     3.933    M_out1_OBUF[6]_inst_i_3_n_1
    SLICE_X2Y26          LUT5 (Prop_lut5_I2_O)        0.053     3.986 r  M_out0_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.603     4.589    M_out0_OBUF[6]_inst_i_7_n_1
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.053     4.642 r  M_out0_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.427     6.069    M_out0_OBUF[4]
    M24                  OBUF (Prop_obuf_I_O)         2.488     8.556 r  M_out0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.556    M_out0[4]
    M24                                                               r  M_out0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_minute_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            M_out0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.539ns  (logic 3.569ns (41.802%)  route 4.970ns (58.198%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE                         0.000     0.000 r  counter_minute_reg[0]_C/C
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.308     0.308 r  counter_minute_reg[0]_C/Q
                         net (fo=10, routed)          0.830     1.138    counter_minute_reg[0]_C_n_1
    SLICE_X4Y3           LUT6 (Prop_lut6_I0_O)        0.053     1.191 r  M_out1_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           0.594     1.785    M_out1_OBUF[6]_inst_i_116_n_1
    SLICE_X4Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     2.109 r  M_out1_OBUF[6]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000     2.109    M_out1_OBUF[6]_inst_i_78_n_1
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.167 r  M_out1_OBUF[6]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.167    M_out1_OBUF[6]_inst_i_42_n_1
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.225 r  M_out1_OBUF[6]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.225    M_out1_OBUF[6]_inst_i_6_n_1
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.283 r  M_out1_OBUF[6]_inst_i_2/CO[3]
                         net (fo=9, routed)           1.504     3.787    M_out1_OBUF[6]_inst_i_2_n_1
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.064     3.851 r  M_out0_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.733     4.584    M_out0_OBUF[6]_inst_i_5_n_1
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.170     4.754 r  M_out0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.309     6.063    M_out0_OBUF[0]
    M21                  OBUF (Prop_obuf_I_O)         2.476     8.539 r  M_out0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.539    M_out0[0]
    M21                                                               r  M_out0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_minute_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            M_out1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 3.577ns (42.278%)  route 4.884ns (57.722%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           LDCE                         0.000     0.000 r  counter_minute_reg[0]_LDC/G
    SLICE_X1Y1           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  counter_minute_reg[0]_LDC/Q
                         net (fo=10, routed)          1.021     1.370    counter_minute_reg[0]_LDC_n_1
    SLICE_X6Y3           LUT6 (Prop_lut6_I1_O)        0.053     1.423 r  M_out1_OBUF[6]_inst_i_121/O
                         net (fo=2, routed)           0.529     1.953    M_out1_OBUF[6]_inst_i_121_n_1
    SLICE_X6Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     2.293 r  M_out1_OBUF[6]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000     2.293    M_out1_OBUF[6]_inst_i_96_n_1
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.353 r  M_out1_OBUF[6]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     2.353    M_out1_OBUF[6]_inst_i_60_n_1
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.413 r  M_out1_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000     2.413    M_out1_OBUF[6]_inst_i_24_n_1
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.473 f  M_out1_OBUF[6]_inst_i_4/CO[3]
                         net (fo=9, routed)           1.603     4.076    M_out1_OBUF[6]_inst_i_4_n_1
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.068     4.144 r  M_out1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.731     5.874    M_out1_OBUF[5]
    P24                  OBUF (Prop_obuf_I_O)         2.587     8.462 r  M_out1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.462    M_out1[5]
    P24                                                               r  M_out1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_minute_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            M_out0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.441ns  (logic 3.551ns (42.071%)  route 4.890ns (57.929%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE                         0.000     0.000 r  counter_minute_reg[0]_C/C
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.308     0.308 r  counter_minute_reg[0]_C/Q
                         net (fo=10, routed)          0.830     1.138    counter_minute_reg[0]_C_n_1
    SLICE_X4Y3           LUT6 (Prop_lut6_I0_O)        0.053     1.191 r  M_out1_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           0.594     1.785    M_out1_OBUF[6]_inst_i_116_n_1
    SLICE_X4Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     2.109 r  M_out1_OBUF[6]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000     2.109    M_out1_OBUF[6]_inst_i_78_n_1
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.167 r  M_out1_OBUF[6]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.167    M_out1_OBUF[6]_inst_i_42_n_1
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.225 r  M_out1_OBUF[6]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.225    M_out1_OBUF[6]_inst_i_6_n_1
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.283 r  M_out1_OBUF[6]_inst_i_2/CO[3]
                         net (fo=9, routed)           1.504     3.787    M_out1_OBUF[6]_inst_i_2_n_1
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.064     3.851 r  M_out0_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.514     4.365    M_out0_OBUF[6]_inst_i_5_n_1
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.170     4.535 r  M_out0_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.448     5.983    M_out0_OBUF[6]
    N19                  OBUF (Prop_obuf_I_O)         2.458     8.441 r  M_out0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.441    M_out0[6]
    N19                                                               r  M_out0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_minute_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            M_out0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.419ns  (logic 3.490ns (41.452%)  route 4.929ns (58.548%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           LDCE                         0.000     0.000 r  counter_minute_reg[0]_LDC/G
    SLICE_X1Y1           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  counter_minute_reg[0]_LDC/Q
                         net (fo=10, routed)          1.021     1.370    counter_minute_reg[0]_LDC_n_1
    SLICE_X6Y3           LUT6 (Prop_lut6_I1_O)        0.053     1.423 r  M_out1_OBUF[6]_inst_i_121/O
                         net (fo=2, routed)           0.352     1.775    M_out1_OBUF[6]_inst_i_121_n_1
    SLICE_X5Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     2.099 r  M_out1_OBUF[6]_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.099    M_out1_OBUF[6]_inst_i_87_n_1
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.157 r  M_out1_OBUF[6]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.157    M_out1_OBUF[6]_inst_i_51_n_1
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.215 r  M_out1_OBUF[6]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.215    M_out1_OBUF[6]_inst_i_15_n_1
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.273 r  M_out1_OBUF[6]_inst_i_3/CO[3]
                         net (fo=9, routed)           1.660     3.933    M_out1_OBUF[6]_inst_i_3_n_1
    SLICE_X2Y26          LUT5 (Prop_lut5_I2_O)        0.053     3.986 r  M_out0_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.614     4.600    M_out0_OBUF[6]_inst_i_7_n_1
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.053     4.653 r  M_out0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.282     5.935    M_out0_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         2.484     8.419 r  M_out0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.419    M_out0[1]
    P20                                                               r  M_out0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_minute_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            M_out0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.363ns  (logic 3.593ns (42.970%)  route 4.769ns (57.030%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE                         0.000     0.000 r  counter_minute_reg[0]_C/C
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.308     0.308 r  counter_minute_reg[0]_C/Q
                         net (fo=10, routed)          0.830     1.138    counter_minute_reg[0]_C_n_1
    SLICE_X4Y3           LUT6 (Prop_lut6_I0_O)        0.053     1.191 r  M_out1_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           0.594     1.785    M_out1_OBUF[6]_inst_i_116_n_1
    SLICE_X4Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     2.109 r  M_out1_OBUF[6]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000     2.109    M_out1_OBUF[6]_inst_i_78_n_1
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.167 r  M_out1_OBUF[6]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.167    M_out1_OBUF[6]_inst_i_42_n_1
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.225 r  M_out1_OBUF[6]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.225    M_out1_OBUF[6]_inst_i_6_n_1
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.283 r  M_out1_OBUF[6]_inst_i_2/CO[3]
                         net (fo=9, routed)           1.504     3.787    M_out1_OBUF[6]_inst_i_2_n_1
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.064     3.851 r  M_out0_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.439     4.290    M_out0_OBUF[6]_inst_i_5_n_1
    SLICE_X3Y27          LUT6 (Prop_lut6_I2_O)        0.170     4.460 r  M_out0_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.403     5.862    M_out0_OBUF[3]
    L24                  OBUF (Prop_obuf_I_O)         2.500     8.363 r  M_out0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.363    M_out0[3]
    L24                                                               r  M_out0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_minute_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            M_out0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.337ns  (logic 3.574ns (42.867%)  route 4.763ns (57.133%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE                         0.000     0.000 r  counter_minute_reg[0]_C/C
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.308     0.308 r  counter_minute_reg[0]_C/Q
                         net (fo=10, routed)          0.830     1.138    counter_minute_reg[0]_C_n_1
    SLICE_X4Y3           LUT6 (Prop_lut6_I0_O)        0.053     1.191 r  M_out1_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           0.594     1.785    M_out1_OBUF[6]_inst_i_116_n_1
    SLICE_X4Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     2.109 r  M_out1_OBUF[6]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000     2.109    M_out1_OBUF[6]_inst_i_78_n_1
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.167 r  M_out1_OBUF[6]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.167    M_out1_OBUF[6]_inst_i_42_n_1
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.225 r  M_out1_OBUF[6]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.225    M_out1_OBUF[6]_inst_i_6_n_1
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.283 r  M_out1_OBUF[6]_inst_i_2/CO[3]
                         net (fo=9, routed)           1.504     3.787    M_out1_OBUF[6]_inst_i_2_n_1
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.064     3.851 r  M_out0_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.439     4.290    M_out0_OBUF[6]_inst_i_5_n_1
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.170     4.460 r  M_out0_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.397     5.856    M_out0_OBUF[2]
    P19                  OBUF (Prop_obuf_I_O)         2.481     8.337 r  M_out0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.337    M_out0[2]
    P19                                                               r  M_out0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_hour_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            H_out0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.273ns  (logic 3.540ns (42.791%)  route 4.733ns (57.209%))
  Logic Levels:           9  (CARRY4=4 FDPE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDPE                         0.000     0.000 r  counter_hour_reg[2]_P/C
    SLICE_X2Y2           FDPE (Prop_fdpe_C_Q)         0.308     0.308 r  counter_hour_reg[2]_P/Q
                         net (fo=7, routed)           1.371     1.679    convert_hex_H_out0/H_out0_OBUF[6]_inst_i_2_2
    SLICE_X1Y5           LUT6 (Prop_lut6_I2_O)        0.053     1.732 r  convert_hex_H_out0/H_out1_OBUF[5]_inst_i_32/O
                         net (fo=2, routed)           0.243     1.975    convert_hex_H_out0/DI[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     2.277 r  convert_hex_H_out0/H_out1_OBUF[5]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.277    convert_hex_H_out0/H_out1_OBUF[5]_inst_i_21_n_1
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.335 r  convert_hex_H_out0/H_out1_OBUF[5]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.335    convert_hex_H_out0/H_out1_OBUF[5]_inst_i_12_n_1
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.393 r  convert_hex_H_out0/H_out1_OBUF[5]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.393    convert_hex_H_out0/H_out1_OBUF[5]_inst_i_3_n_1
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.451 r  convert_hex_H_out0/H_out1_OBUF[5]_inst_i_2/CO[3]
                         net (fo=5, routed)           0.837     3.288    convert_hex_H_out0/counter_hour_reg[30][0]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.064     3.352 r  convert_hex_H_out0/H_out0_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.709     4.061    convert_hex_H_out0/H_out0_bin0_out[1]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.170     4.231 r  convert_hex_H_out0/H_out0_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.573     5.804    H_out0_OBUF[6]
    R23                  OBUF (Prop_obuf_I_O)         2.469     8.273 r  H_out0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.273    H_out0[6]
    R23                                                               r  H_out0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_hour_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            H_out0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.225ns  (logic 3.540ns (43.041%)  route 4.685ns (56.959%))
  Logic Levels:           9  (CARRY4=4 FDPE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDPE                         0.000     0.000 r  counter_hour_reg[2]_P/C
    SLICE_X2Y2           FDPE (Prop_fdpe_C_Q)         0.308     0.308 r  counter_hour_reg[2]_P/Q
                         net (fo=7, routed)           1.371     1.679    convert_hex_H_out0/H_out0_OBUF[6]_inst_i_2_2
    SLICE_X1Y5           LUT6 (Prop_lut6_I2_O)        0.053     1.732 r  convert_hex_H_out0/H_out1_OBUF[5]_inst_i_32/O
                         net (fo=2, routed)           0.243     1.975    convert_hex_H_out0/DI[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     2.277 r  convert_hex_H_out0/H_out1_OBUF[5]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.277    convert_hex_H_out0/H_out1_OBUF[5]_inst_i_21_n_1
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.335 r  convert_hex_H_out0/H_out1_OBUF[5]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.335    convert_hex_H_out0/H_out1_OBUF[5]_inst_i_12_n_1
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.393 r  convert_hex_H_out0/H_out1_OBUF[5]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.393    convert_hex_H_out0/H_out1_OBUF[5]_inst_i_3_n_1
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.451 r  convert_hex_H_out0/H_out1_OBUF[5]_inst_i_2/CO[3]
                         net (fo=5, routed)           0.837     3.288    convert_hex_H_out0/counter_hour_reg[30][0]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.064     3.352 r  convert_hex_H_out0/H_out0_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.711     4.063    convert_hex_H_out0/H_out0_bin0_out[1]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.170     4.233 r  convert_hex_H_out0/H_out0_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.523     5.756    H_out0_OBUF[5]
    T24                  OBUF (Prop_obuf_I_O)         2.469     8.225 r  H_out0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.225    H_out0[5]
    T24                                                               r  H_out0[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_minute_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_minute_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.485%)  route 0.103ns (44.515%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE                         0.000     0.000 r  counter_minute_reg[0]_P/C
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.100     0.100 f  counter_minute_reg[0]_P/Q
                         net (fo=10, routed)          0.103     0.203    counter_minute_reg[0]_P_n_1
    SLICE_X2Y1           LUT5 (Prop_lut5_I1_O)        0.028     0.231 r  counter_minute[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.231    counter_minute[0]_C_i_1_n_1
    SLICE_X2Y1           FDCE                                         r  counter_minute_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_minute_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_minute_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.146ns (59.698%)  route 0.099ns (40.302%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE                         0.000     0.000 r  counter_minute_reg[0]_C/C
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.118     0.118 f  counter_minute_reg[0]_C/Q
                         net (fo=10, routed)          0.099     0.217    counter_minute_reg[0]_C_n_1
    SLICE_X3Y1           LUT4 (Prop_lut4_I0_O)        0.028     0.245 r  counter_minute[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.245    counter_minute[0]_P_i_1_n_1
    SLICE_X3Y1           FDPE                                         r  counter_minute_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_hour_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_hour_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.711%)  route 0.140ns (52.289%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE                         0.000     0.000 r  counter_hour_reg[5]_C/C
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_hour_reg[5]_C/Q
                         net (fo=7, routed)           0.140     0.240    counter_hour_reg[5]_C_n_1
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.028     0.268 r  counter_hour[5]_C_i_1/O
                         net (fo=1, routed)           0.000     0.268    counter_hour[5]_C_i_1_n_1
    SLICE_X1Y4           FDCE                                         r  counter_hour_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_minute_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_minute_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.711%)  route 0.140ns (52.289%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE                         0.000     0.000 r  counter_minute_reg[6]_C/C
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_minute_reg[6]_C/Q
                         net (fo=9, routed)           0.140     0.240    counter_minute_reg[6]_C_n_1
    SLICE_X7Y0           LUT4 (Prop_lut4_I3_O)        0.028     0.268 r  counter_minute[6]_C_i_1/O
                         net (fo=1, routed)           0.000     0.268    counter_minute[6]_C_i_1_n_1
    SLICE_X7Y0           FDCE                                         r  counter_minute_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_hour_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_hour_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.128ns (47.492%)  route 0.142ns (52.508%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE                         0.000     0.000 r  counter_hour_reg[2]_C/C
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_hour_reg[2]_C/Q
                         net (fo=8, routed)           0.142     0.242    counter_hour_reg[2]_C_n_1
    SLICE_X3Y2           LUT5 (Prop_lut5_I4_O)        0.028     0.270 r  counter_hour[2]_C_i_1/O
                         net (fo=1, routed)           0.000     0.270    counter_hour[2]_C_i_1_n_1
    SLICE_X3Y2           FDCE                                         r  counter_hour_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_minute_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_minute_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.128ns (47.492%)  route 0.142ns (52.508%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDCE                         0.000     0.000 r  counter_minute_reg[3]_C/C
    SLICE_X7Y2           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_minute_reg[3]_C/Q
                         net (fo=11, routed)          0.142     0.242    counter_minute_reg[3]_C_n_1
    SLICE_X7Y2           LUT4 (Prop_lut4_I3_O)        0.028     0.270 r  counter_minute[3]_C_i_1/O
                         net (fo=1, routed)           0.000     0.270    counter_minute[3]_C_i_1_n_1
    SLICE_X7Y2           FDCE                                         r  counter_minute_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_hour_reg[4]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_hour_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.018%)  route 0.150ns (53.982%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE                         0.000     0.000 r  counter_hour_reg[4]_C/C
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_hour_reg[4]_C/Q
                         net (fo=6, routed)           0.150     0.250    counter_hour_reg[4]_C_n_1
    SLICE_X4Y3           LUT5 (Prop_lut5_I4_O)        0.028     0.278 r  counter_hour[4]_C_i_1/O
                         net (fo=1, routed)           0.000     0.278    counter_hour[4]_C_i_1_n_1
    SLICE_X4Y3           FDCE                                         r  counter_hour_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_minute_reg[7]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_minute_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.128ns (45.630%)  route 0.153ns (54.370%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDCE                         0.000     0.000 r  counter_minute_reg[7]_C/C
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_minute_reg[7]_C/Q
                         net (fo=9, routed)           0.153     0.253    counter_minute_reg[7]_C_n_1
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.028     0.281 r  counter_minute[7]_C_i_1/O
                         net (fo=1, routed)           0.000     0.281    counter_minute[7]_C_i_1_n_1
    SLICE_X9Y1           FDCE                                         r  counter_minute_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_hour_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_hour_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.128ns (45.467%)  route 0.154ns (54.533%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE                         0.000     0.000 r  counter_hour_reg[0]_P/C
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.100     0.100 f  counter_hour_reg[0]_P/Q
                         net (fo=15, routed)          0.154     0.254    counter_hour_reg[0]_P_n_1
    SLICE_X0Y1           LUT6 (Prop_lut6_I1_O)        0.028     0.282 r  counter_hour[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.282    counter_hour[0]_C_i_1_n_1
    SLICE_X0Y1           FDCE                                         r  counter_hour_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_hour_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_hour_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.128ns (44.400%)  route 0.160ns (55.600%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  counter_hour_reg[1]_C/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_hour_reg[1]_C/Q
                         net (fo=9, routed)           0.160     0.260    counter_hour_reg[1]_C_n_1
    SLICE_X0Y5           LUT5 (Prop_lut5_I4_O)        0.028     0.288 r  counter_hour[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.288    counter_hour[1]_C_i_1_n_1
    SLICE_X0Y5           FDCE                                         r  counter_hour_reg[1]_C/D
  -------------------------------------------------------------------    -------------------





