# vsim -modelsimini /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/vunit_out/modelsim/modelsim.ini -wlf /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/vunit_out/test_output/lib.uart_rx_controller_tb.test_receive_single_byte_ac90793cd6b4883d80ab763d26e025c5b89e39a0/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.uart_rx_controller_tb(rtl) -L vunit_lib -L lib -g/uart_rx_controller_tb/runner_cfg="active python runner : true,enabled_test_cases : test_receive_single_byte,output path : /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/vunit_out/test_output/lib.uart_rx_controller_tb.test_receive_single_byte_ac90793cd6b4883d80ab763d26e025c5b89e39a0/,tb path : /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/,use_color : true" -g/uart_rx_controller_tb/tb_path=/home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/ 
# Start time: 19:32:50 on Nov 04,2021
# ** Warning: Design size of 21783 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#          5000 ps - default              -    INFO - Transmitting byte 01010100
#      82485000 ps - default              -    INFO - Received correct byte (01010100)
# Break in Subprogram stop at /home/marco/.local/lib/python3.9/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/marco/.local/lib/python3.9/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
