# SYNCHRONOUS-FIFO-VERIFICATION
This project verifies a FIFO design using SystemVerilog. It includes a testbench, scoreboard, and functional coverage to ensure correct operation and thorough testing
