{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from wagtail.core.models import Page\n",
    "from microchip.models import SheetPage, SheetSubPage\n",
    "s = SheetPage.objects.all()[0]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Python 3.6.5 (v3.6.5:f59c0932b4, Mar 28 2018, 03:03:55) \n",
      "Type 'copyright', 'credits' or 'license' for more information\n",
      "IPython 6.4.0 -- An enhanced Interactive Python. Type '?' for help.\n",
      "PyDev console: using IPython 6.4.0\n",
      "\n",
      "Python 3.6.5 (v3.6.5:f59c0932b4, Mar 28 2018, 03:03:55) \n",
      "[GCC 4.2.1 (Apple Inc. build 5666) (dot 3)] on darwin\n",
      "ERROR! Session/line number was not unique in database. History logging moved to new session 51\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "microchip.models.SheetPage"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "text/plain": [
       "45"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "children = s.get_children()\n",
    "children.count()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "1132"
      ]
     },
     "execution_count": 35,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "d = s.get_descendants()\n",
    "d.count()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "metadata": {
    "collapsed": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[<SheetSubPage: Operating Conditions>,\n",
       " <SheetSubPage: Core: Dual 16-Bit dsPIC33CH CPU>,\n",
       " <SheetSubPage: Clock Management>,\n",
       " <SheetSubPage: Power Management>,\n",
       " <SheetSubPage: High Resolution PWM with Fine Edge Placement>,\n",
       " <SheetSubPage: Timers/Output Compare/Input Capture>,\n",
       " <SheetSubPage: Advanced Analog Features>,\n",
       " <SheetSubPage: Communication Interfaces>,\n",
       " <SheetSubPage: Other Features>,\n",
       " <SheetSubPage: Direct Memory Access (DMA)>,\n",
       " <SheetSubPage: Debugger Development Support>,\n",
       " <SheetSubPage: Safety Features>,\n",
       " <SheetSubPage: TABLE 1: Master and Slave Core Features>,\n",
       " <SheetSubPage: dsPIC33CH128MP508 Product Families>,\n",
       " <SheetSubPage: TABLE 2: dsPIC33CHXXXMP50X Family>,\n",
       " <SheetSubPage: TABLE 3: dsPIC33CHXXXMP20X Family with No Can FD>,\n",
       " <SheetSubPage: Pin Diagrams>,\n",
       " <SheetSubPage: TABLE 4: 28-Pin SSOP>,\n",
       " <SheetSubPage: Pin Diagrams (Continued)>,\n",
       " <SheetSubPage: TABLE 5: 28-Pin UQFN>,\n",
       " <SheetSubPage: Pin Diagrams (Continued)>,\n",
       " <SheetSubPage: TABLE 6: 36-Pin UQFN>,\n",
       " <SheetSubPage: Pin Diagrams (Continued)>,\n",
       " <SheetSubPage: TABLE 7: 48-Pin QFN/TQFP/UQFN>,\n",
       " <SheetSubPage: Pin Diagrams (Continued)>,\n",
       " <SheetSubPage: TABLE 8: 64-Pin TQFP/QFN>,\n",
       " <SheetSubPage: Pin Diagrams (Continued)>,\n",
       " <SheetSubPage: TABLE 9: 80-Pin TQFP>,\n",
       " <SheetSubPage: Table of Contents>,\n",
       " <SheetSubPage: Most Current Data Sheet>,\n",
       " <SheetSubPage: Errata>,\n",
       " <SheetSubPage: Customer Notification System>,\n",
       " <SheetSubPage: Referenced Sources>,\n",
       " <SheetSubPage: 1.0 Device Overview>,\n",
       " <SheetSubPage: FIGURE 1-1: Slave Core Code Transfer Block Diagram>,\n",
       " <SheetSubPage: FIGURE 1-2: dsPIC33CH128MP508 Family Block Diagram(1)>,\n",
       " <SheetSubPage: TABLE 1-1: Pinout I/O Descriptions>,\n",
       " <SheetSubPage: 2.0 Guidelines for Getting Started with 16-Bit Digital Signal Controllers>,\n",
       " <SheetSubPage: 2.1 Basic Connection Requirements>,\n",
       " <SheetSubPage: 2.2 Decoupling Capacitors>,\n",
       " <SheetSubPage: FIGURE 2-1: Recommended Minimum Connection>,\n",
       " <SheetSubPage: 2.2.1 Bulk Capacitors>,\n",
       " <SheetSubPage: 2.3 Master Clear (MCLR) Pin>,\n",
       " <SheetSubPage: FIGURE 2-2: Example of MCLR Pin Connections>,\n",
       " <SheetSubPage: 2.4 ICSP Pins>,\n",
       " <SheetSubPage: 2.5 External Oscillator Pins>,\n",
       " <SheetSubPage: FIGURE 2-3: Suggested Placement of the Oscillator Circuit>,\n",
       " <SheetSubPage: 2.6 Oscillator Value Conditions on Device Start-up>,\n",
       " <SheetSubPage: 2.7 Unused I/Os>,\n",
       " <SheetSubPage: 2.8 Targeted Applications>,\n",
       " <SheetSubPage: FIGURE 2-4: Interleaved PFC>,\n",
       " <SheetSubPage: FIGURE 2-5: Phase-Shifted Full-Bridge Converter>,\n",
       " <SheetSubPage: FIGURE 2-6: Off-Line UPS>,\n",
       " <SheetSubPage: 3.0 Master Modules>,\n",
       " <SheetSubPage: 3.1 Master CPU>,\n",
       " <SheetSubPage: 3.1.1 Registers>,\n",
       " <SheetSubPage: 3.1.2 Instruction Set>,\n",
       " <SheetSubPage: 3.1.3 Data Space Addressing>,\n",
       " <SheetSubPage: 3.1.4 Addressing Modes>,\n",
       " <SheetSubPage: FIGURE 3-1: dsPIC33CH128MP508 Family (Master) CPU Block Diagram>,\n",
       " <SheetSubPage: 3.1.5 Programmer’s Model>,\n",
       " <SheetSubPage: TABLE 3-1: Programmer’s Model Register Descriptions>,\n",
       " <SheetSubPage: FIGURE 3-2: Programmer’s Model (Master)>,\n",
       " <SheetSubPage: 3.1.6 CPU Resources>,\n",
       " <SheetSubPage: 3.1.7 CPU Control/Status Registers>,\n",
       " <SheetSubPage: Register 3-1: SR: CPU STATUS Register>,\n",
       " <SheetSubPage: Register 3-2: CORCON: Core Control Register>,\n",
       " <SheetSubPage: Register 3-3: CTXTSTAT: CPU W Register Context Status Register>,\n",
       " <SheetSubPage: 3.1.8 Arithmetic Logic Unit (ALU)>,\n",
       " <SheetSubPage: 3.1.9 DSP Engine>,\n",
       " <SheetSubPage: TABLE 3-2: DSP Instructions Summary>,\n",
       " <SheetSubPage: 3.2 Master Memory Organization>,\n",
       " <SheetSubPage: 3.2.1 Program Address Space>,\n",
       " <SheetSubPage: FIGURE 3-3: Program Memory Map for Master dsPIC33CH128MPXXX Devices(1)>,\n",
       " <SheetSubPage: FIGURE 3-4: Program Memory Map for Master dsPIC33CH64MPXXX Devices(1)>,\n",
       " <SheetSubPage: FIGURE 3-5: Program Memory Organization>,\n",
       " <SheetSubPage: 3.2.2 Unique Device Identifier (UDID)>,\n",
       " <SheetSubPage: TABLE 3-3: UDID Addresses>,\n",
       " <SheetSubPage: 3.2.3 Data Address Space (Master)>,\n",
       " <SheetSubPage: FIGURE 3-6: Data Memory Map for dsPIC33CH128MP508 Devices>,\n",
       " <SheetSubPage: 3.2.4 Memory Resources>,\n",
       " <SheetSubPage: 3.2.5 SFR Maps>,\n",
       " <SheetSubPage: TABLE 3-4: Master SFR Block 000h>,\n",
       " <SheetSubPage: TABLE 3-5: Master SFR Block 100h>,\n",
       " <SheetSubPage: TABLE 3-6: Master SFR Block 200h>,\n",
       " <SheetSubPage: TABLE 3-7: Master SFR Block 300h-400h>,\n",
       " <SheetSubPage: TABLE 3-8: Master SFR Block 500h>,\n",
       " <SheetSubPage: TABLE 3-9: Master SFR Block 600h>,\n",
       " <SheetSubPage: TABLE 3-10: Master SFR Block 700h>,\n",
       " <SheetSubPage: TABLE 3-11: Master SFR Block 800h>,\n",
       " <SheetSubPage: TABLE 3-12: Master SFR Block 900h>,\n",
       " <SheetSubPage: TABLE 3-13: Master SFR Block A00h>,\n",
       " <SheetSubPage: TABLE 3-14: Master SFR Block B00h>,\n",
       " <SheetSubPage: TABLE 3-15: Master SFR Block C00h>,\n",
       " <SheetSubPage: TABLE 3-16: Master SFR Block D00h>,\n",
       " <SheetSubPage: TABLE 3-17: Master SFR Block E00h>,\n",
       " <SheetSubPage: TABLE 3-18: Master SFR Block F00h>,\n",
       " <SheetSubPage: FIGURE 3-7: Program Space Visibility (PSV) Read Address Generation>,\n",
       " <SheetSubPage: FIGURE 3-8: Paged Data Memory Space>,\n",
       " <SheetSubPage: TABLE 3-19: Overflow and Underflow Scenarios at Page 0 and PSV Space Boundaries(2,3,4)>,\n",
       " <SheetSubPage: FIGURE 3-9: CALL Stack Frame>,\n",
       " <SheetSubPage: 3.2.6 Instruction Addressing Modes>,\n",
       " <SheetSubPage: TABLE 3-20: Fundamental Addressing Modes Supported>,\n",
       " <SheetSubPage: 3.2.7 Modulo Addressing>,\n",
       " <SheetSubPage: FIGURE 3-10: Modulo Addressing Operation Example>,\n",
       " <SheetSubPage: 3.2.8 Bit-Reversed Addressing>,\n",
       " <SheetSubPage: FIGURE 3-11: Bit-Reversed Addressing Example>,\n",
       " <SheetSubPage: TABLE 3-21: Bit-Reversed Addressing Sequence (16-Entry)>,\n",
       " <SheetSubPage: 3.2.9 Interfacing Program and Data Memory Spaces>,\n",
       " <SheetSubPage: TABLE 3-22: Program Space Address Construction>,\n",
       " <SheetSubPage: FIGURE 3-12: Data Access from Program Space Address Generation>,\n",
       " <SheetSubPage: FIGURE 3-13: Accessing Program Memory with Table Instructions>,\n",
       " <SheetSubPage: 3.3 Master Flash Program Memory>,\n",
       " <SheetSubPage: 3.3.1 Flash Programming Operations>,\n",
       " <SheetSubPage: FIGURE 3-14: Addressing for Table Registers>,\n",
       " <SheetSubPage: 3.3.2 RTSP Operation>,\n",
       " <SheetSubPage: EXAMPLE 3-1: Flash Write/Read>,\n",
       " <SheetSubPage: FIGURE 3-15: Uncompressed/ Compressed Format>,\n",
       " <SheetSubPage: 3.3.3 Error Correcting Code (ECC)>,\n",
       " <SheetSubPage: 3.3.4 Control Registers>,\n",
       " <SheetSubPage: 3.3.5 NVM Control Registers>,\n",
       " <SheetSubPage: Register 3-4: NVMCON: Nonvolatile Memory (NVM) Control Register>,\n",
       " <SheetSubPage: Register 3-5: NVMADR: Nonvolatile Memory Lower Address Register>,\n",
       " <SheetSubPage: Register 3-6: NVMADRU: Nonvolatile Memory Upper Address Register>,\n",
       " <SheetSubPage: Register 3-7: NVMKEY: Nonvolatile Memory Key Register>,\n",
       " <SheetSubPage: Register 3-8: NVMSRCADR: NVM Source Data Address Register>,\n",
       " <SheetSubPage: 3.3.6 ECC Control Registers>,\n",
       " <SheetSubPage: Register 3-9: ECCCONL: ECC Fault Injection Configuration Register Low>,\n",
       " <SheetSubPage: Register 3-10: ECCCONH: ECC Fault Injection Configuration Register High>,\n",
       " <SheetSubPage: Register 3-11: ECCADDRL: ECC Fault Inject Address Compare Register Low>,\n",
       " <SheetSubPage: Register 3-12: ECCADDRH: ECC Fault Inject Address Compare Register High>,\n",
       " <SheetSubPage: Register 3-13: ECCSTATL: ECC System Status Display Register Low>,\n",
       " <SheetSubPage: Register 3-14: ECCSTATH: ECC System Status Display Register High>,\n",
       " <SheetSubPage: 3.4 Master Resets>,\n",
       " <SheetSubPage: FIGURE 3-16: Master Reset System Block Diagram>,\n",
       " <SheetSubPage: 3.4.1 Reset Resources>,\n",
       " <SheetSubPage: 3.4.2 Reset Control Register>,\n",
       " <SheetSubPage: Register 3-15: RCON: Reset Control Register(1)>,\n",
       " <SheetSubPage: 3.5 Master Interrupt Controller>,\n",
       " <SheetSubPage: 3.5.1 Interrupt Vector Table>,\n",
       " <SheetSubPage: 3.5.2 Reset Sequence>,\n",
       " <SheetSubPage: FIGURE 3-17: dsPIC33CH128MP508 Family Master Interrupt Vector Table>,\n",
       " <SheetSubPage: FIGURE 3-18: dsPIC33CH128MP508 Alternate Master Interrupt Vector Table(2)>,\n",
       " <SheetSubPage: TABLE 3-23: Master Interrupt Vector Details>,\n",
       " <SheetSubPage: TABLE 3-24: Master Interrupt Flag Registers>,\n",
       " <SheetSubPage: TABLE 3-25: Master Interrupt Enable Registers>,\n",
       " <SheetSubPage: TABLE 3-26: Master Interrupt Priority Registers>,\n",
       " <SheetSubPage: 3.5.3 Interrupt Resources>,\n",
       " <SheetSubPage: 3.5.4 Interrupt Control and Status Registers>,\n",
       " <SheetSubPage: 3.5.5 Interrupt Status/Control Registers>,\n",
       " <SheetSubPage: Register 3-16: SR: CPU STATUS Register(1)>,\n",
       " <SheetSubPage: Register 3-17: CORCON: Core Control Register(1)>,\n",
       " <SheetSubPage: Register 3-18: INTCON1: Interrupt Control Register 1>,\n",
       " <SheetSubPage: Register 3-19: INTCON2: Interrupt Control Register 2>,\n",
       " <SheetSubPage: Register 3-20: INTCON3: Interrupt Control Register 3>,\n",
       " <SheetSubPage: Register 3-21: INTCON4: Interrupt Control Register 4>,\n",
       " <SheetSubPage: Register 3-22: INTTREG: Interrupt Control and Status Register>,\n",
       " <SheetSubPage: 3.6 Master I/O Ports>,\n",
       " <SheetSubPage: 3.6.1 Parallel I/O (PIO) Ports>,\n",
       " <SheetSubPage: TABLE 3-27: Pin and ANSELx Availability>,\n",
       " <SheetSubPage: TABLE 3-28: 5V Input Tolerant Ports>,\n",
       " <SheetSubPage: FIGURE 3-19: Block Diagram of a Typical Shared Port Structure>,\n",
       " <SheetSubPage: 3.6.2 Configuring Analog and Digital Port Pins>,\n",
       " <SheetSubPage: 3.6.3 Master Port Control Registers>,\n",
       " <SheetSubPage: Register 3-23: ANSELx: Analog Select for PORTx Register>,\n",
       " <SheetSubPage: Register 3-24: TRISx: Output Enable for PORTx Register>,\n",
       " <SheetSubPage: Register 3-25: PORTx: Input Data for PORTx Register>,\n",
       " <SheetSubPage: Register 3-26: LATx: Output Data for PORTx Register>,\n",
       " <SheetSubPage: Register 3-27: ODCx: Open-Drain Enable for PORTx Register>,\n",
       " <SheetSubPage: Register 3-28: CNPUx: Change Notification Pull-up Enable for PORTx Register>,\n",
       " <SheetSubPage: Register 3-29: CNPDx: Change Notification Pull-Down Enable for PORTx Register>,\n",
       " <SheetSubPage: Register 3-30: CNCONx: Change Notification Control for PORTx Register>,\n",
       " <SheetSubPage: Register 3-31: CNEN0x: Interrupt Change Notification Enable for PORTx Register>,\n",
       " <SheetSubPage: Register 3-32: CNSTATx: Interrupt Change Notification Status for PORTx Register>,\n",
       " <SheetSubPage: Register 3-33: CNEN1x: Interrupt Change Notification Edge Select for PORTx Register>,\n",
       " <SheetSubPage: Register 3-34: CNFx: Interrupt Change Notification Flag for PORTx Register>,\n",
       " <SheetSubPage: 3.6.4 Input Change Notification (ICN)>,\n",
       " <SheetSubPage: TABLE 3-29: Change Notification Event Options>,\n",
       " <SheetSubPage: 3.6.5 Peripheral Pin Select (PPS)>,\n",
       " <SheetSubPage: 3.6.6 Available Pins>,\n",
       " <SheetSubPage: 3.6.7 Available Peripherals>,\n",
       " <SheetSubPage: 3.6.8 Controlling Configuration Changes>,\n",
       " <SheetSubPage: 3.6.9 Considerations for Peripheral Pin Selection>,\n",
       " <SheetSubPage: 3.6.10 Input Mapping>,\n",
       " <SheetSubPage: FIGURE 3-20: Remappable Input for U1RX>,\n",
       " <SheetSubPage: EXAMPLE 3-2: Configuring UART1 Input and Output Functions>,\n",
       " <SheetSubPage: TABLE 3-30: Master Remappable Pin Inputs>,\n",
       " <SheetSubPage: 3.6.11 Virtual Connections>,\n",
       " <SheetSubPage: 3.6.12 Slave PPS Inputs to Master Core PPS>,\n",
       " <SheetSubPage: TABLE 3-31: Selectable Input Sources (Maps Input to Function)>,\n",
       " <SheetSubPage: 3.6.13 Output Mapping>,\n",
       " <SheetSubPage: FIGURE 3-21: Multiplexing Remappable Outputs for RPn>,\n",
       " <SheetSubPage: 3.6.14 Mapping Limitations>,\n",
       " <SheetSubPage: TABLE 3-32: Master Remappable Output Pin Registers>,\n",
       " <SheetSubPage: TABLE 3-33: Output Selection for Remappable Pins (RPn)>,\n",
       " <SheetSubPage: 3.6.15 I/O Helpful Tips>,\n",
       " <SheetSubPage: 3.6.16 I/O Ports Resources>,\n",
       " <SheetSubPage: TABLE 3-34: PORTA Register Summary>,\n",
       " <SheetSubPage: TABLE 3-35: PORTB Register Summary>,\n",
       " <SheetSubPage: TABLE 3-36: PORTC Register Summary>,\n",
       " <SheetSubPage: TABLE 3-37: PORTD Register Summary>,\n",
       " <SheetSubPage: TABLE 3-38: PORTE Register Summary>,\n",
       " <SheetSubPage: 3.6.17 Peripheral Pin Select Registers>,\n",
       " <SheetSubPage: Register 3-35: RPCON: Peripheral Remapping Configuration Register(1)>,\n",
       " <SheetSubPage: Register 3-36: RPINR0: Peripheral Pin Select Input Register>,\n",
       " <SheetSubPage: Register 3-37: RPINR1: Peripheral Pin Select Input Register 1>,\n",
       " <SheetSubPage: Register 3-38: RPINR2: Peripheral Pin Select Input Register 2>,\n",
       " <SheetSubPage: Register 3-39: RPINR3: Peripheral Pin Select Input Register 3>,\n",
       " <SheetSubPage: Register 3-40: RPINR4: Peripheral Pin Select Input Register 4>,\n",
       " <SheetSubPage: Register 3-41: RPINR5: Peripheral Pin Select Input Register 5>,\n",
       " <SheetSubPage: Register 3-42: RPINR6: Peripheral Pin Select Input Register 6>,\n",
       " <SheetSubPage: Register 3-43: RPINR7: Peripheral Pin Select Input Register 7>,\n",
       " <SheetSubPage: Register 3-44: RPINR8: Peripheral Pin Select Input Register 8>,\n",
       " <SheetSubPage: Register 3-45: RPINR9: Peripheral Pin Select Input Register 9>,\n",
       " <SheetSubPage: Register 3-46: RPINR10: Peripheral Pin Select Input Register 10>,\n",
       " <SheetSubPage: Register 3-47: RPINR11: Peripheral Pin Select Input Register 11>,\n",
       " <SheetSubPage: Register 3-48: RPINR12: Peripheral Pin Select Input Register 12>,\n",
       " <SheetSubPage: Register 3-49: RPINR13: Peripheral Pin Select Input Register 13>,\n",
       " <SheetSubPage: Register 3-50: RPINR14: Peripheral Pin Select Input Register 14>,\n",
       " <SheetSubPage: Register 3-51: RPINR15: Peripheral Pin Select Input Register 15>,\n",
       " <SheetSubPage: Register 3-52: RPINR18: Peripheral Pin Select Input Register 18>,\n",
       " <SheetSubPage: Register 3-53: RPINR19: Peripheral Pin Select Input Register 19>,\n",
       " <SheetSubPage: Register 3-54: RPINR20: Peripheral Pin Select Input Register 20>,\n",
       " <SheetSubPage: Register 3-55: RPINR21: Peripheral Pin Select Input Register 21>,\n",
       " <SheetSubPage: Register 3-56: RPINR22: Peripheral Pin Select Input Register 22>,\n",
       " <SheetSubPage: Register 3-57: RPINR23: Peripheral Pin Select Input Register 23>,\n",
       " <SheetSubPage: Register 3-58: RPINR26: Peripheral Pin Select Input Register 26>,\n",
       " <SheetSubPage: Register 3-59: RPINR30: Peripheral Pin Select Input Register 30>,\n",
       " <SheetSubPage: Register 3-60: RPINR37: Peripheral Pin Select Input Register 37>,\n",
       " <SheetSubPage: Register 3-61: RPINR38: Peripheral Pin Select Input Register 38>,\n",
       " <SheetSubPage: Register 3-62: RPINR42: Peripheral Pin Select Input Register 42>,\n",
       " <SheetSubPage: Register 3-63: RPINR43: Peripheral Pin Select Input Register 43>,\n",
       " <SheetSubPage: Register 3-64: RPINR44: Peripheral Pin Select Input Register 44>,\n",
       " <SheetSubPage: Register 3-65: RPINR45: Peripheral Pin Select Input Register 45>,\n",
       " <SheetSubPage: Register 3-66: RPINR46: Peripheral Pin Select Input Register 46>,\n",
       " <SheetSubPage: Register 3-67: RPINR47: Peripheral Pin Select Input Register 47>,\n",
       " <SheetSubPage: Register 3-68: RPOR0: Peripheral Pin Select Output Register 0>,\n",
       " <SheetSubPage: Register 3-69: RPOR1: Peripheral Pin Select Output Register 1>,\n",
       " <SheetSubPage: Register 3-70: RPOR2: Peripheral Pin Select Output Register 2>,\n",
       " <SheetSubPage: Register 3-71: RPOR3: Peripheral Pin Select Output Register 3>,\n",
       " <SheetSubPage: Register 3-72: RPOR4: Peripheral Pin Select Output Register 4>,\n",
       " <SheetSubPage: Register 3-73: RPOR5: Peripheral Pin Select Output Register 5>,\n",
       " <SheetSubPage: Register 3-74: RPOR6: Peripheral Pin Select Output Register 6>,\n",
       " <SheetSubPage: Register 3-75: RPOR7: Peripheral Pin Select Output Register 7>,\n",
       " <SheetSubPage: Register 3-76: RPOR8: Peripheral Pin Select Output Register 8>,\n",
       " <SheetSubPage: Register 3-77: RPOR9: Peripheral Pin Select Output Register 9>,\n",
       " <SheetSubPage: Register 3-78: RPOR10: Peripheral Pin Select Output Register 10>,\n",
       " <SheetSubPage: Register 3-79: RPOR11: Peripheral Pin Select Output Register 11>,\n",
       " <SheetSubPage: Register 3-80: RPOR12: Peripheral Pin Select Output Register 12>,\n",
       " <SheetSubPage: Register 3-81: RPOR13: Peripheral Pin Select Output Register 13>,\n",
       " <SheetSubPage: Register 3-82: RPOR14: Peripheral Pin Select Output Register 14>,\n",
       " <SheetSubPage: Register 3-83: RPOR15: Peripheral Pin Select Output Register 15>,\n",
       " <SheetSubPage: Register 3-84: RPOR16: Peripheral Pin Select Output Register 16>,\n",
       " <SheetSubPage: Register 3-85: RPOR17: Peripheral Pin Select Output Register 17>,\n",
       " <SheetSubPage: Register 3-86: RPOR18: Peripheral Pin Select Output Register 18>,\n",
       " <SheetSubPage: Register 3-87: RPOR19: Peripheral Pin Select Output Register 19>,\n",
       " <SheetSubPage: Register 3-88: RPOR20: Peripheral Pin Select Output Register 20>,\n",
       " <SheetSubPage: Register 3-89: RPOR21: Peripheral Pin Select Output Register 21>,\n",
       " <SheetSubPage: Register 3-90: RPOR22: Peripheral Pin Select Output Register 22>,\n",
       " <SheetSubPage: TABLE 3-39: Master PPS Input Control Registers>,\n",
       " <SheetSubPage: TABLE 3-40: Master PPS Output Control Registers>,\n",
       " <SheetSubPage: 3.7 Deadman Timer (DMT) (Master Only)>,\n",
       " <SheetSubPage: TABLE 3-41: DMT Module Overview>,\n",
       " <SheetSubPage: FIGURE 3-22: Deadman Timer Block Diagram>,\n",
       " <SheetSubPage: 3.7.1 Deadman Timer Control Registers>,\n",
       " <SheetSubPage: Register 3-91: DMTCON: Deadman Timer Control Register>,\n",
       " <SheetSubPage: Register 3-92: DMTPRECLR: Deadman Timer Preclear Register>,\n",
       " <SheetSubPage: Register 3-93: DMTCLR: Deadman Timer Clear Register>,\n",
       " <SheetSubPage: Register 3-94: DMTSTAT: Deadman Timer Status Register>,\n",
       " <SheetSubPage: Register 3-95: DMTCNTL: Deadman Timer Count Register Low>,\n",
       " <SheetSubPage: Register 3-96: DMTCNTH: Deadman Timer Count Register High>,\n",
       " <SheetSubPage: Register 3-97: DMTPSCNTL: DMT Post-Configure Count Status Register Low>,\n",
       " <SheetSubPage: Register 3-98: DMTPSCNTH: DMT Post-Configure Count Status Register High>,\n",
       " <SheetSubPage: Register 3-99: DMTPSINTVL: DMT Post-Configure Interval Status Register Low>,\n",
       " <SheetSubPage: Register 3-100: DMTPSINTVH: DMT Post-Configure Interval Status Register High>,\n",
       " <SheetSubPage: Register 3-101: DMTHOLDREG: DMT Hold Register(1)>,\n",
       " <SheetSubPage: 3.8 Controller Area Network (CAN FD) Module (Master Only)>,\n",
       " <SheetSubPage: TABLE 3-42: CAN FD Module Overview>,\n",
       " <SheetSubPage: 3.8.1 Features>,\n",
       " <SheetSubPage: FIGURE 3-23: CAN FD Module Block Diagram>,\n",
       " <SheetSubPage: 3.8.2 CAN Control/Status Registers>,\n",
       " <SheetSubPage: Register 3-102: C1CONH: CAN Control Register High>,\n",
       " <SheetSubPage: Register 3-103: C1CONL: CAN Control Register Low>,\n",
       " <SheetSubPage: Register 3-104: C1NBTCFGH: CAN Nominal Bit Time Configuration Register High(1)>,\n",
       " <SheetSubPage: Register 3-105: C1NBTCFGL: CAN Nominal Bit Time Configuration Register Low(1)>,\n",
       " <SheetSubPage: Register 3-106: C1DBTCFGH: CAN Data Bit Time Configuration Register High(1)>,\n",
       " <SheetSubPage: Register 3-107: C1DBTCFGL: CAN Data Bit Time Configuration Register Low(1)>,\n",
       " <SheetSubPage: Register 3-108: C1TDCH: CAN Transmitter Delay Compensation Register High(1)>,\n",
       " <SheetSubPage: Register 3-109: C1TDCL: CAN Transmitter Delay Compensation Register Low(1)>,\n",
       " <SheetSubPage: Register 3-110: C1TBCH: CAN Time Base Counter Register High(1,2)>,\n",
       " <SheetSubPage: Register 3-111: C1TBCL: CAN Time Base Counter Register Low(1,2)>,\n",
       " <SheetSubPage: Register 3-112: C1TSCONH: CAN Timestamp Control Register High>,\n",
       " <SheetSubPage: Register 3-113: C1TSCONL: CAN Timestamp Control Register Low>,\n",
       " <SheetSubPage: Register 3-114: C1VECH: CAN Interrupt Code Register High>,\n",
       " <SheetSubPage: Register 3-115: C1VECL: CAN Interrupt Code Register Low>,\n",
       " <SheetSubPage: Register 3-116: C1INTH: CAN Interrupt Register High>,\n",
       " <SheetSubPage: Register 3-117: C1INTL: CAN Interrupt Register Low>,\n",
       " <SheetSubPage: Register 3-118: C1RXIFH: CAN Receive Interrupt Status Register High(1)>,\n",
       " <SheetSubPage: Register 3-119: C1RXIFL: CAN Receive Interrupt Status Register Low(1)>,\n",
       " <SheetSubPage: Register 3-120: C1RXOVIFH: CAN Receive Overflow Interrupt Status Register High(1)>,\n",
       " <SheetSubPage: Register 3-121: C1RXOVIFL: CAN Receive Overflow Interrupt Status Register Low(1)>,\n",
       " <SheetSubPage: Register 3-122: C1TXIFH: CAN Transmit Interrupt Status Register High(1)>,\n",
       " <SheetSubPage: Register 3-123: C1TXIFL: CAN Transmit Interrupt Status Register Low(1)>,\n",
       " <SheetSubPage: Register 3-124: C1TXATIFH: CAN Transmit Attempt Interrupt Status Register High(1)>,\n",
       " <SheetSubPage: Register 3-125: C1TXATIFL: CAN Transmit Attempt Interrupt Status Register Low(1)>,\n",
       " <SheetSubPage: Register 3-126: C1TXREQH: CAN Transmit Request Register High>,\n",
       " <SheetSubPage: Register 3-127: C1TXREQL: CAN Transmit Request Register Low>,\n",
       " <SheetSubPage: Register 3-128: C1FIFOBAH: CAN Message Memory Base Address Register High>,\n",
       " <SheetSubPage: Register 3-129: C1FIFOBAL: CAN Message Memory Base Address Register Low>,\n",
       " <SheetSubPage: Register 3-130: C1TXQCONH: CAN Transmit Queue Control Register High>,\n",
       " <SheetSubPage: Register 3-131: C1TXQCONL: CAN Transmit Queue Control Register Low>,\n",
       " <SheetSubPage: Register 3-132: C1TXQSTA: CAN Transmit Queue Status Register>,\n",
       " <SheetSubPage: Register 3-133: C1FIFOCONHx: CAN FIFO Control Register x (x = 1 to 7) High>,\n",
       " <SheetSubPage: Register 3-134: C1FIFOCONLx: CAN FIFO Control Register x (x = 1 to 7) Low>,\n",
       " <SheetSubPage: Register 3-135: C1FIFOSTAx: CAN FIFO Status Register x (x = 1 to 7)>,\n",
       " <SheetSubPage: Register 3-136: C1TEFCONH: CAN Transmit Event FIFO Control Register High>,\n",
       " <SheetSubPage: Register 3-137: C1TEFCONL: CAN Transmit Event FIFO Control Register Low>,\n",
       " <SheetSubPage: Register 3-138: C1TEFSTA: CAN Transmit Event FIFO Status Register>,\n",
       " <SheetSubPage: Register 3-139: C1FIFOUAHx: CAN FIFO User Address Register x (x = 1 to 7) High(1)>,\n",
       " <SheetSubPage: Register 3-140: C1FIFOUALx: CAN FIFO User Address Register x (x = 1 to 7) Low(1)>,\n",
       " <SheetSubPage: Register 3-141: C1TEFUAH: CAN Transmit Event FIFO User Address Register High(1)>,\n",
       " <SheetSubPage: Register 3-142: C1TEFUAL: CAN Transmit Event FIFO User Address Register Low(1)>,\n",
       " <SheetSubPage: Register 3-143: C1TXQUAH: CAN Transmit Queue User Address Register High(1)>,\n",
       " <SheetSubPage: Register 3-144: C1TXQUAL: CAN Transmit Queue User Address Register Low(1)>,\n",
       " <SheetSubPage: Register 3-145: C1TRECH: CAN Transmit/Receive Error Count Register High>,\n",
       " <SheetSubPage: Register 3-146: C1TRECL: CAN Transmit/Receive Error Count Register Low>,\n",
       " <SheetSubPage: Register 3-147: C1BDIAG0H: CAN Bus Diagnostics Register 0 High>,\n",
       " <SheetSubPage: Register 3-148: C1BDIAG0L: CAN Bus Diagnostics Register 0 Low>,\n",
       " <SheetSubPage: Register 3-149: C1BDIAG1H: CAN Bus Diagnostics Register 1 High>,\n",
       " <SheetSubPage: Register 3-150: C1BDIAG1L: CAN Bus Diagnostics Register 1 Low>,\n",
       " <SheetSubPage: Register 3-151: C1FLTCONxH: CAN Filter Control Register x High (x = 0 to 3; c = 2, 6, 10, 14; d = 3, 7, 11, 15)>,\n",
       " <SheetSubPage: Register 3-152: C1FLTCONxL: CAN Filter Control Register x Low (x = 0 to 3; a = 0, 4, 8, 12; b = 1, 5, 9, 13)>,\n",
       " <SheetSubPage: Register 3-153: C1FLTOBJxH: CAN Filter Object Register x High (x = 0 to 15)>,\n",
       " <SheetSubPage: Register 3-154: C1FLTOBJxL: CAN Filter Object Register x Low (x = 0 to 15)>,\n",
       " <SheetSubPage: Register 3-155: C1MASKxH: CAN Mask Register x High (x = 0 to 15)>,\n",
       " <SheetSubPage: Register 3-156: C1MASKxL: CAN Mask Register x Low (x = 0 to 15)>,\n",
       " <SheetSubPage: 3.9 High-Speed, 12-Bit Analog-to-Digital Converter (Master ADC)>,\n",
       " <SheetSubPage: 3.9.1 Master ADC Features Overview>,\n",
       " <SheetSubPage: FIGURE 3-24: ADC Module Block Diagram>,\n",
       " <SheetSubPage: FIGURE 3-25: Shared Core Block Diagram>,\n",
       " <SheetSubPage: 3.9.2 Analog-to-Digital Converter Resources>,\n",
       " <SheetSubPage: 3.9.3 ADC Control/Status Registers>,\n",
       " <SheetSubPage: Register 3-157: ADCON1L: ADC Control Register 1 Low>,\n",
       " <SheetSubPage: Register 3-158: ADCON1H: ADC Control Register 1 High>,\n",
       " <SheetSubPage: Register 3-159: ADCON2L: ADC Control Register 2 Low>,\n",
       " <SheetSubPage: Register 3-160: ADCON2H: ADC Control Register 2 High>,\n",
       " <SheetSubPage: Register 3-161: ADCON3L: ADC Control Register 3 Low>,\n",
       " <SheetSubPage: Register 3-162: ADCON3H: ADC Control Register 3 High>,\n",
       " <SheetSubPage: Register 3-163: ADCON5L: ADC Control Register 5 Low>,\n",
       " <SheetSubPage: Register 3-164: ADCON5H: ADC Control Register 5 High>,\n",
       " <SheetSubPage: Register 3-165: ADLVLTRGL: ADC Level-Sensitive Trigger Control Register Low>,\n",
       " <SheetSubPage: Register 3-166: ADLVLTRGH: ADC Level-Sensitive Trigger Control Register High>,\n",
       " <SheetSubPage: Register 3-167: ADEIEL: ADC Early Interrupt Enable Register Low>,\n",
       " <SheetSubPage: Register 3-168: ADEIEH: ADC Early Interrupt Enable Register High>,\n",
       " <SheetSubPage: Register 3-169: ADEISTATL: ADC Early Interrupt Status Register Low>,\n",
       " <SheetSubPage: Register 3-170: ADEISTATH: ADC Early Interrupt Status Register High>,\n",
       " <SheetSubPage: Register 3-171: ADMOD0L: ADC Input Mode Control Register 0 Low>,\n",
       " <SheetSubPage: Register 3-172: ADMOD0H: ADC Input Mode Control Register 0 High>,\n",
       " <SheetSubPage: Register 3-173: ADMOD1L: ADC Input Mode Control Register 1 Low>,\n",
       " <SheetSubPage: Register 3-174: ADIEL: ADC Interrupt Enable Register Low>,\n",
       " <SheetSubPage: Register 3-175: ADIEH: ADC Interrupt Enable Register High>,\n",
       " <SheetSubPage: Register 3-176: ADSTATL: ADC Data Ready Status Register Low>,\n",
       " <SheetSubPage: Register 3-177: ADSTATH: ADC Data Ready Status Register High>,\n",
       " <SheetSubPage: Register 3-178: ADTRIGnL and ADTRIGnH: ADC Channel Trigger n(x) Selection Registers Low and High (x = 0 to 19; n = 0 to 4)>,\n",
       " <SheetSubPage: Register 3-179: ADCMPxCON: ADC Digital Comparator x Control Register (x = 0, 1, 2, 3)>,\n",
       " <SheetSubPage: Register 3-180: ADCMPxENL: ADC Digital Comparator x Channel Enable Register Low (x = 0, 1, 2, 3)>,\n",
       " <SheetSubPage: Register 3-181: ADCMPxENH: ADC Digital Comparator x Channel Enable Register High (x = 0, 1, 2, 3)>,\n",
       " <SheetSubPage: Register 3-182: ADFLxCON: ADC Digital Filter x Control Register (x = 0, 1, 2, 3)>,\n",
       " <SheetSubPage: 3.10 Peripheral Trigger Generator (PTG)>,\n",
       " <SheetSubPage: TABLE 3-43: PTG Module Overview>,\n",
       " <SheetSubPage: 3.10.1 Features>,\n",
       " <SheetSubPage: FIGURE 3-26: PTG Block Diagram>,\n",
       " <SheetSubPage: 3.10.2 PTG Control/Status Registers>,\n",
       " <SheetSubPage: Register 3-183: PTGCST: PTG Control/Status Low Register>,\n",
       " <SheetSubPage: Register 3-184: PTGCON: PTG Control/Status High Register>,\n",
       " <SheetSubPage: Register 3-185: PTGBTE: PTG Broadcast Trigger Enable Low Register(1)>,\n",
       " <SheetSubPage: Register 3-186: PTGBTEH: PTG Broadcast Trigger Enable High Register(1)>,\n",
       " <SheetSubPage: Register 3-187: PTGHOLD: PTG Hold Register(1)>,\n",
       " <SheetSubPage: Register 3-188: PTGT0LIM: PTG Timer0 Limit Register(1)>,\n",
       " <SheetSubPage: Register 3-189: PTGT1LIM: PTG Timer1 Limit Register(1)>,\n",
       " <SheetSubPage: Register 3-190: PTGSDLIM: PTG Step Delay Limit Register(1)>,\n",
       " <SheetSubPage: Register 3-191: PTGC0LIM: PTG Counter 0 Limit Register(1)>,\n",
       " <SheetSubPage: Register 3-192: PTGC1LIM: PTG Counter 1 Limit Register(1)>,\n",
       " <SheetSubPage: Register 3-193: PTGADJ: PTG Adjust Register(1)>,\n",
       " <SheetSubPage: Register 3-194: PTGL0: PTG Literal 0 Register(1,2)>,\n",
       " <SheetSubPage: Register 3-195: PTGQPTR: PTG Step Queue Pointer Register(1)>,\n",
       " <SheetSubPage: Register 3-196: PTGQUEn: PTG Step Queue n Pointer Register (n = 0-15)(1,2)>,\n",
       " <SheetSubPage: TABLE 3-44: PTG Step Command Format and Description>,\n",
       " <SheetSubPage: TABLE 3-45: PTG Command Options>,\n",
       " <SheetSubPage: TABLE 3-46: PTG Input Descriptions>,\n",
       " <SheetSubPage: TABLE 3-47: PTG Output Descriptions>,\n",
       " <SheetSubPage: 4.0 Slave Modules>,\n",
       " <SheetSubPage: 4.1 Slave CPU>,\n",
       " <SheetSubPage: 4.1.1 Registers>,\n",
       " <SheetSubPage: 4.1.2 Instruction Set>,\n",
       " <SheetSubPage: 4.1.3 Data Space Addressing>,\n",
       " <SheetSubPage: 4.1.4 Addressing Modes>,\n",
       " <SheetSubPage: FIGURE 4-1: dsPIC33CH128MP508S1 Family (Slave) CPU Block Diagram>,\n",
       " <SheetSubPage: 4.1.5 Programmer’s Model>,\n",
       " <SheetSubPage: TABLE 4-1: Programmer’s Model Register Descriptions>,\n",
       " <SheetSubPage: FIGURE 4-2: Programmer’s Model (Slave)>,\n",
       " <SheetSubPage: 4.1.6 CPU Resources>,\n",
       " <SheetSubPage: 4.1.7 CPU Control/Status Registers>,\n",
       " <SheetSubPage: Register 4-1: SR: CPU STATUS Register>,\n",
       " <SheetSubPage: Register 4-2: CORCON: Core Control Register>,\n",
       " <SheetSubPage: Register 4-3: CTXTSTAT: CPU W Register Context Status Register>,\n",
       " <SheetSubPage: 4.1.8 Arithmetic Logic Unit (ALU)>,\n",
       " <SheetSubPage: 4.1.9 DSP Engine>,\n",
       " <SheetSubPage: TABLE 4-2: DSP Instructions Summary>,\n",
       " <SheetSubPage: 4.2 Slave Memory Organization>,\n",
       " <SheetSubPage: 4.2.1 Program Address Space>,\n",
       " <SheetSubPage: FIGURE 4-3: PRAM (Program Memory) for Slave dsPIC33CH128MP508S1 Devices>,\n",
       " <SheetSubPage: FIGURE 4-4: Program Memory Organization>,\n",
       " <SheetSubPage: 4.2.2 Data Address Space (Slave)>,\n",
       " <SheetSubPage: FIGURE 4-5: Data Memory Map for Slave dsPIC33CH128MP508S1 Devices>,\n",
       " <SheetSubPage: 4.2.3 Memory Resources>,\n",
       " <SheetSubPage: 4.2.4 SFR Maps>,\n",
       " <SheetSubPage: TABLE 4-3: Slave SFR Block 000h>,\n",
       " <SheetSubPage: TABLE 4-4: Slave SFR Block 100h>,\n",
       " <SheetSubPage: TABLE 4-5: Slave SFR Block 200h>,\n",
       " <SheetSubPage: TABLE 4-6: Slave SFR Block 300h>,\n",
       " <SheetSubPage: TABLE 4-7: Slave SFR Block 400h>,\n",
       " <SheetSubPage: TABLE 4-8: Slave SFR Block 800h>,\n",
       " <SheetSubPage: TABLE 4-9: Slave SFR Block 900h>,\n",
       " <SheetSubPage: TABLE 4-10: Slave SFR Block A00h>,\n",
       " <SheetSubPage: TABLE 4-11: Slave SFR Block B00h>,\n",
       " <SheetSubPage: TABLE 4-12: Slave SFR Block C00h>,\n",
       " <SheetSubPage: TABLE 4-13: Slave SFR Block D00h>,\n",
       " <SheetSubPage: TABLE 4-14: Slave SFR Block E00h>,\n",
       " <SheetSubPage: TABLE 4-15: Slave SFR Block F00h>,\n",
       " <SheetSubPage: FIGURE 4-6: Program Space Visibility (PSV) Read Address Generation>,\n",
       " <SheetSubPage: FIGURE 4-7: Paged Data Memory Space>,\n",
       " <SheetSubPage: TABLE 4-16: Overflow and Underflow Scenarios at Page 0 and PSV Space Boundaries(2,3,4)>,\n",
       " <SheetSubPage: FIGURE 4-8: CALL Stack Frame>,\n",
       " <SheetSubPage: 4.2.5 Instruction Addressing Modes>,\n",
       " <SheetSubPage: TABLE 4-17: Fundamental Addressing Modes Supported>,\n",
       " <SheetSubPage: 4.2.6 Modulo Addressing>,\n",
       " <SheetSubPage: FIGURE 4-9: Modulo Addressing Operation Example>,\n",
       " <SheetSubPage: 4.2.7 Bit-Reversed Addressing>,\n",
       " <SheetSubPage: FIGURE 4-10: Bit-Reversed Addressing Example>,\n",
       " <SheetSubPage: TABLE 4-18: Bit-Reversed Addressing Sequence (16-Entry)>,\n",
       " <SheetSubPage: 4.2.8 Interfacing Program and Data Memory Spaces>,\n",
       " <SheetSubPage: TABLE 4-19: Program Space Address Construction>,\n",
       " <SheetSubPage: FIGURE 4-11: Data Access from Program Space Address Generation>,\n",
       " <SheetSubPage: FIGURE 4-12: Accessing Program Memory with Table Instructions>,\n",
       " <SheetSubPage: 4.3 Slave PRAM Program Memory>,\n",
       " <SheetSubPage: 4.3.1 PRAM Programming Operations>,\n",
       " <SheetSubPage: FIGURE 4-13: Addressing for Table Registers>,\n",
       " <SheetSubPage: 4.3.2 RTSP Operation>,\n",
       " <SheetSubPage: EXAMPLE 4-1: PRAM Write/Read>,\n",
       " <SheetSubPage: FIGURE 4-14: Uncompressed/ Compressed Format>,\n",
       " <SheetSubPage: 4.3.3 Master to Slave Image Loading (MSIL)>,\n",
       " <SheetSubPage: EXAMPLE 4-2: Slave PRAM Load and Verify Routine>,\n",
       " <SheetSubPage: 4.3.4 PRAM Dual Partition Considerations>,\n",
       " <SheetSubPage: 4.3.5 Error Correcting Code (ECC)>,\n",
       " <SheetSubPage: 4.3.6 Control Registers>,\n",
       " <SheetSubPage: 4.3.7 Slave Program Memory Control/Status Registers>,\n",
       " <SheetSubPage: Register 4-4: NVMCON: Program Memory Slave Control Register>,\n",
       " <SheetSubPage: Register 4-5: NVMADR: Slave Program Memory Lower Address Register>,\n",
       " <SheetSubPage: Register 4-6: NVMADRU: Slave Program Memory Upper Address Register>,\n",
       " <SheetSubPage: Register 4-7: NVMKEY: Slave Nonvolatile Memory Key Register>,\n",
       " <SheetSubPage: Register 4-8: NVMSRCADR: Slave NVM Source Data Address Register>,\n",
       " <SheetSubPage: 4.3.8 Slave ECC Control/Status Registers>,\n",
       " <SheetSubPage: Register 4-9: ECCCONL: ECC Fault Injection Configuration Register Low>,\n",
       " <SheetSubPage: Register 4-10: ECCCONH: ECC Fault Injection Configuration Register High>,\n",
       " <SheetSubPage: Register 4-11: ECCADDRL: ECC Fault Inject Address Compare Register Low>,\n",
       " <SheetSubPage: Register 4-12: ECCADDRH: ECC Fault Inject Address Compare Register High>,\n",
       " <SheetSubPage: Register 4-13: ECCSTATL: ECC System Status Display Register Low>,\n",
       " <SheetSubPage: Register 4-14: ECCSTATH: ECC System Status Display Register High>,\n",
       " <SheetSubPage: 4.4 Slave Resets>,\n",
       " <SheetSubPage: FIGURE 4-15: Reset System Block Diagram>,\n",
       " <SheetSubPage: 4.4.1 Reset Resources>,\n",
       " <SheetSubPage: 4.4.2 Slave Reset Control Register>,\n",
       " <SheetSubPage: Register 4-15: RCON: Reset Control Register(1)>,\n",
       " <SheetSubPage: 4.5 Slave Interrupt Controller>,\n",
       " <SheetSubPage: 4.5.1 Interrupt Vector Table>,\n",
       " <SheetSubPage: 4.5.2 Reset Sequence>,\n",
       " <SheetSubPage: FIGURE 4-16: dsPIC33CH128MP508S1 Family Interrupt Vector Table>,\n",
       " <SheetSubPage: TABLE 4-20: Slave Interrupt Vector Details>,\n",
       " <SheetSubPage: TABLE 4-21: Slave Interrupt Flag Registers>,\n",
       " <SheetSubPage: TABLE 4-22: Slave Interrupt Enable Registers>,\n",
       " <SheetSubPage: TABLE 4-23: Slave Interrupt Priority Registers>,\n",
       " <SheetSubPage: 4.5.3 Interrupt Resources>,\n",
       " <SheetSubPage: 4.5.4 Interrupt Control and Status Registers>,\n",
       " <SheetSubPage: 4.5.5 INTTREG>,\n",
       " <SheetSubPage: 4.5.6 Status/Control Registers>,\n",
       " <SheetSubPage: 4.5.7 Slave Interrupt Control/Status Registers>,\n",
       " <SheetSubPage: Register 4-16: SR: CPU STATUS Register(1)>,\n",
       " <SheetSubPage: Register 4-17: CORCON: Slave Core Control Register(1)>,\n",
       " <SheetSubPage: Register 4-18: INTCON1: Slave Interrupt Control Register 1>,\n",
       " <SheetSubPage: Register 4-19: INTCON2: Slave Interrupt Control Register 2>,\n",
       " <SheetSubPage: Register 4-20: INTCON3: Slave Interrupt Control Register 3>,\n",
       " <SheetSubPage: Register 4-21: INTCON4: Slave Interrupt Control Register 4>,\n",
       " <SheetSubPage: Register 4-22: INTTREG: Slave Interrupt Control and Status Register>,\n",
       " <SheetSubPage: 4.6 Slave I/O Ports>,\n",
       " <SheetSubPage: 4.6.1 Parallel I/O (PIO) Ports>,\n",
       " <SheetSubPage: TABLE 4-24: Pin and ANSELx Availability>,\n",
       " <SheetSubPage: TABLE 4-25: 5V Input Tolerant Ports>,\n",
       " <SheetSubPage: FIGURE 4-17: Block Diagram of a Typical Shared Port Structure>,\n",
       " <SheetSubPage: 4.6.2 Configuring Analog and Digital Port Pins>,\n",
       " <SheetSubPage: 4.6.3 Slave Port Control/Status Registers>,\n",
       " <SheetSubPage: Register 4-23: ANSELx: Analog Select for PORTx Register>,\n",
       " <SheetSubPage: Register 4-24: TRISx: Output Enable for PORTx Register>,\n",
       " <SheetSubPage: Register 4-25: PORTx: Input Data for PORTx Register>,\n",
       " <SheetSubPage: Register 4-26: LATx: Output Data for PORTx Register>,\n",
       " <SheetSubPage: Register 4-27: ODCx: Open-Drain Enable for PORTx Register>,\n",
       " <SheetSubPage: Register 4-28: CNPUx: Change Notification Pull-up Enable for PORTx Register>,\n",
       " <SheetSubPage: Register 4-29: CNPDx: Change Notification Pull-Down Enable for PORTx Register>,\n",
       " <SheetSubPage: Register 4-30: CNCONx: Change Notification Control for PORTx Register>,\n",
       " <SheetSubPage: Register 4-31: CNEN0x: Interrupt Change Notification Enable for PORTx Register>,\n",
       " <SheetSubPage: Register 4-32: CNSTATx: Interrupt Change Notification Status for PORTx Register>,\n",
       " <SheetSubPage: Register 4-33: CNEN1x: Interrupt Change Notification Edge Select for PORTx Register>,\n",
       " <SheetSubPage: Register 4-34: CNFx: Interrupt Change Notification Flag for PORTx Register>,\n",
       " <SheetSubPage: 4.6.4 Input Change Notification (ICN)>,\n",
       " <SheetSubPage: TABLE 4-26: Change Notification Event Options>,\n",
       " <SheetSubPage: EXAMPLE 4-3: Port Write/Read Example>,\n",
       " <SheetSubPage: 4.6.5 Peripheral Pin Select (PPS)>,\n",
       " <SheetSubPage: FIGURE 4-18: Remappable Input for U1RX>,\n",
       " <SheetSubPage: TABLE 4-27: Slave Remappable Pin Inputs>,\n",
       " <SheetSubPage: TABLE 4-28: Selectable Input Sources (Maps Input to Function)>,\n",
       " <SheetSubPage: TABLE 4-29: Slave PPS Input Control Registers>,\n",
       " <SheetSubPage: FIGURE 4-19: Multiplexing Remappable Outputs for S1RPn>,\n",
       " <SheetSubPage: TABLE 4-30: Slave Remappable Output Pin Registers>,\n",
       " <SheetSubPage: TABLE 4-31: Output Selection for Remappable Pins (S1RPn)>,\n",
       " <SheetSubPage: TABLE 4-32: Slave PPS Output Control Registers>,\n",
       " <SheetSubPage: 4.6.6 I/O Helpful Tips>,\n",
       " <SheetSubPage: 4.6.7 I/O Ports Resources>,\n",
       " <SheetSubPage: 4.6.8 Peripheral Pin Select Registers>,\n",
       " <SheetSubPage: Register 4-35: RPCON: Peripheral Remapping Configuration Register>,\n",
       " <SheetSubPage: Register 4-36: RPINR0: Peripheral Pin Select Input Register 0>,\n",
       " <SheetSubPage: Register 4-37: RPINR1: Peripheral Pin Select Input Register 1>,\n",
       " <SheetSubPage: Register 4-38: RPINR2: Peripheral Pin Select Input Register 2>,\n",
       " <SheetSubPage: Register 4-39: RPINR3: Peripheral Pin Select Input Register 3>,\n",
       " <SheetSubPage: Register 4-40: RPINR4: Peripheral Pin Select Input Register 4>,\n",
       " <SheetSubPage: Register 4-41: RPINR5: Peripheral Pin Select Input Register 5>,\n",
       " <SheetSubPage: Register 4-42: RPINR6: Peripheral Pin Select Input Register 6>,\n",
       " <SheetSubPage: Register 4-43: RPINR11: Peripheral Pin Select Input Register 11>,\n",
       " <SheetSubPage: Register 4-44: RPINR12: Peripheral Pin Select Input Register 12>,\n",
       " <SheetSubPage: Register 4-45: RPINR13: Peripheral Pin Select Input Register 13>,\n",
       " <SheetSubPage: Register 4-46: RPINR14: Peripheral Pin Select Input Register 14>,\n",
       " <SheetSubPage: Register 4-47: RPINR15: Peripheral Pin Select Input Register 15>,\n",
       " <SheetSubPage: Register 4-48: RPINR18: Peripheral Pin Select Input Register 18>,\n",
       " <SheetSubPage: Register 4-49: RPINR20: Peripheral Pin Select Input Register 20>,\n",
       " <SheetSubPage: Register 4-50: RPINR21: Peripheral Pin Select Input Register 21>,\n",
       " <SheetSubPage: Register 4-51: RPINR23: Peripheral Pin Select Input Register 23>,\n",
       " <SheetSubPage: Register 4-52: RPINR37: Peripheral Pin Select Input Register 37>,\n",
       " <SheetSubPage: Register 4-53: RPINR38: Peripheral Pin Select Input Register 38>,\n",
       " <SheetSubPage: Register 4-54: RPINR42: Peripheral Pin Select Input Register 42>,\n",
       " <SheetSubPage: Register 4-55: RPINR43: Peripheral Pin Select Input Register 43>,\n",
       " <SheetSubPage: Register 4-56: RPINR44: Peripheral Pin Select Input Register 44>,\n",
       " <SheetSubPage: Register 4-57: RPINR45: Peripheral Pin Select Input Register 45>,\n",
       " <SheetSubPage: Register 4-58: RPINR46: Peripheral Pin Select Input Register 46>,\n",
       " <SheetSubPage: Register 4-59: RPINR47: Peripheral Pin Select Input Register 47>,\n",
       " <SheetSubPage: Register 4-60: RPOR0: Peripheral Pin Select Output Register 0>,\n",
       " <SheetSubPage: Register 4-61: RPOR1: Peripheral Pin Select Output Register 1>,\n",
       " <SheetSubPage: Register 4-62: RPOR2: Peripheral Pin Select Output Register 2>,\n",
       " <SheetSubPage: Register 4-63: RPOR3: Peripheral Pin Select Output Register 3>,\n",
       " <SheetSubPage: Register 4-64: RPOR4: Peripheral Pin Select Output Register 4>,\n",
       " <SheetSubPage: Register 4-65: RPOR5: Peripheral Pin Select Output Register 5>,\n",
       " <SheetSubPage: Register 4-66: RPOR6: Peripheral Pin Select Output Register 6>,\n",
       " <SheetSubPage: Register 4-67: RPOR7: Peripheral Pin Select Output Register 7>,\n",
       " <SheetSubPage: Register 4-68: RPOR8: Peripheral Pin Select Output Register 8>,\n",
       " <SheetSubPage: Register 4-69: RPOR9: Peripheral Pin Select Output Register 9>,\n",
       " <SheetSubPage: Register 4-70: RPOR10: Peripheral Pin Select Output Register 10>,\n",
       " <SheetSubPage: Register 4-71: RPOR11: Peripheral Pin Select Output Register 11>,\n",
       " <SheetSubPage: Register 4-72: RPOR12: Peripheral Pin Select Output Register 12>,\n",
       " <SheetSubPage: Register 4-73: RPOR13: Peripheral Pin Select Output Register 13>,\n",
       " <SheetSubPage: Register 4-74: RPOR14: Peripheral Pin Select Output Register 14>,\n",
       " <SheetSubPage: Register 4-75: RPOR15: Peripheral Pin Select Output Register 15>,\n",
       " <SheetSubPage: Register 4-76: RPOR16: Peripheral Pin Select Output Register 16>,\n",
       " <SheetSubPage: Register 4-77: RPOR17: Peripheral Pin Select Output Register 17>,\n",
       " <SheetSubPage: Register 4-78: RPOR18: Peripheral Pin Select Output Register 18>,\n",
       " <SheetSubPage: Register 4-79: RPOR19: Peripheral Pin Select Output Register 19>,\n",
       " <SheetSubPage: Register 4-80: RPOR20: Peripheral Pin Select Output Register 20>,\n",
       " <SheetSubPage: Register 4-81: RPOR21: Peripheral Pin Select Output Register 21>,\n",
       " <SheetSubPage: Register 4-82: RPOR22: Peripheral Pin Select Output Register 22>,\n",
       " <SheetSubPage: TABLE 4-33: PORTA Register Summary>,\n",
       " <SheetSubPage: TABLE 4-34: PORTB Register Summary>,\n",
       " <SheetSubPage: TABLE 4-35: PORTC Register Summary>,\n",
       " <SheetSubPage: TABLE 4-36: PORTD Register Summary>,\n",
       " <SheetSubPage: TABLE 4-37: PORTE Register Summary>,\n",
       " <SheetSubPage: 4.7 High-Speed, 12-Bit Analog-to-Digital Converter (Slave ADC)>,\n",
       " <SheetSubPage: 4.7.1 Slave ADC Features Overview>,\n",
       " <SheetSubPage: FIGURE 4-20: ADC Module Block Diagram>,\n",
       " <SheetSubPage: FIGURE 4-21: ADC Shared Core Block Diagram>,\n",
       " <SheetSubPage: FIGURE 4-22: Dedicated ADC Core>,\n",
       " <SheetSubPage: 4.7.2 Analog-to-Digital Converter Resources>,\n",
       " <SheetSubPage: 4.7.3 ADC Control/Status Registers>,\n",
       " <SheetSubPage: Register 4-83: ADCON1L: ADC Control Register 1 Low>,\n",
       " <SheetSubPage: Register 4-84: ADCON1H: ADC Control Register 1 High>,\n",
       " <SheetSubPage: Register 4-85: ADCON2L: ADC Control Register 2 Low>,\n",
       " <SheetSubPage: Register 4-86: ADCON2H: ADC Control Register 2 High>,\n",
       " <SheetSubPage: Register 4-87: ADCON3L: ADC Control Register 3 Low>,\n",
       " <SheetSubPage: Register 4-88: ADCON3H: ADC Control Register 3 High>,\n",
       " <SheetSubPage: Register 4-89: ADCON4L: ADC Control Register 4 Low>,\n",
       " <SheetSubPage: Register 4-90: ADCON4H: ADC Control Register 4 High>,\n",
       " <SheetSubPage: Register 4-91: ADCON5L: ADC Control Register 5 Low>,\n",
       " <SheetSubPage: Register 4-92: ADCON5H: ADC Control Register 5 High>,\n",
       " <SheetSubPage: Register 4-93: ADCORExL: Dedicated ADC Core x Control Register Low (x = 0 to 1)>,\n",
       " <SheetSubPage: Register 4-94: ADCORExH: Dedicated ADC Core x Control Register High (x = 0 to 1)>,\n",
       " <SheetSubPage: Register 4-95: ADLVLTRGL: ADC Level-Sensitive Trigger Control Register Low>,\n",
       " <SheetSubPage: Register 4-96: ADLVLTRGH: ADC Level-Sensitive Trigger Control Register High>,\n",
       " <SheetSubPage: Register 4-97: ADEIEL: ADC Early Interrupt Enable Register Low>,\n",
       " <SheetSubPage: Register 4-98: ADEIEH: ADC Early Interrupt Enable Register High>,\n",
       " <SheetSubPage: Register 4-99: ADEISTATL: ADC Early Interrupt Status Register Low>,\n",
       " <SheetSubPage: Register 4-100: ADEISTATH: ADC Early Interrupt Status Register High>,\n",
       " <SheetSubPage: Register 4-101: ADMOD0L: ADC Input Mode Control Register 0 Low>,\n",
       " <SheetSubPage: Register 4-102: ADIEL: ADC Interrupt Enable Register Low>,\n",
       " <SheetSubPage: Register 4-103: ADIEH: ADC Interrupt Enable Register High>,\n",
       " <SheetSubPage: Register 4-104: ADSTATL: ADC Data Ready Status Register Low>,\n",
       " <SheetSubPage: Register 4-105: ADSTATH: ADC Data Ready Status Register High>,\n",
       " <SheetSubPage: Register 4-106: ADTRIGnL/ADTRIGnH: ADC Channel Trigger n(x) Selection Registers Low and High (x = 0 TO 19; n = 0 TO 4)>,\n",
       " <SheetSubPage: Register 4-107: ADCAL1H: ADC Calibration Register 1 High>,\n",
       " <SheetSubPage: Register 4-108: ADCMPxCON: ADC Digital Comparator x Control Register (x = 0, 1, 2, 3)>,\n",
       " <SheetSubPage: Register 4-109: ADCMPxENL: ADC Digital Comparator x Channel Enable Register Low (x = 0, 1, 2, 3)>,\n",
       " <SheetSubPage: Register 4-110: ADCMPxENH: ADC Digital Comparator x Channel Enable Register High (x = 0, 1, 2, 3)>,\n",
       " <SheetSubPage: Register 4-111: ADFLxCON: ADC Digital Filter x Control Register (x = 0, 1, 2, 3)>,\n",
       " <SheetSubPage: 4.8 Programmable Gain Amplifier (PGA) Slave>,\n",
       " <SheetSubPage: TABLE 4-38: PGA Module Overview(1)>,\n",
       " <SheetSubPage: FIGURE 4-23: PGAx Module Block Diagram>,\n",
       " <SheetSubPage: 4.8.1 Module Description>,\n",
       " <SheetSubPage: FIGURE 4-24: PGAx Functional Block Diagram>,\n",
       " <SheetSubPage: 4.8.2 PGA Resources>,\n",
       " <SheetSubPage: 4.8.3 PGA Control Registers>,\n",
       " <SheetSubPage: Register 4-112: PGAxCON: PGAx Control Register>,\n",
       " <SheetSubPage: Register 4-113: PGAxCAL: PGAx Calibration Register>,\n",
       " <SheetSubPage: 5.0 Master Slave Interface (MSI)>,\n",
       " <SheetSubPage: 5.1 Master MSI Control Registers>,\n",
       " <SheetSubPage: Register 5-1: MSI1CON: MSI1 Master Control Register>,\n",
       " <SheetSubPage: Register 5-2: MSI1STAT: MSI1 Master Status Register>,\n",
       " <SheetSubPage: Register 5-3: MSI1KEY: MSI1 Master Interlock Key Register>,\n",
       " <SheetSubPage: Register 5-4: MSI1MBXS: MSI1 Master Mailbox Data Transfer Status Register>,\n",
       " <SheetSubPage: Register 5-5: MSI1MBXnD: MSI1 Master Mailbox n Data Register (n = 0 to 15)>,\n",
       " <SheetSubPage: Register 5-6: MSI1FIFOCS: MSI1 Master FIFO Control/Status Register>,\n",
       " <SheetSubPage: Register 5-7: MRSWFDATA: Master Read (Slave Write) FIFO Data Register>,\n",
       " <SheetSubPage: Register 5-8: MWSRFDATA: Master Write (Slave Read) FIFO Data Register>,\n",
       " <SheetSubPage: 5.2 Slave MSI Control Registers>,\n",
       " <SheetSubPage: Register 5-9: SI1CON: MSI1 Slave Control Register>,\n",
       " <SheetSubPage: Register 5-10: SI1STAT: MSI1 Slave Status Register>,\n",
       " <SheetSubPage: Register 5-11: SI1MBX: MSI1 Slave Mailbox Data Transfer Status Register>,\n",
       " <SheetSubPage: Register 5-12: SI1MBXnD: MSI1 Slave Mailbox n Data Register (n = 0 to 15)>,\n",
       " <SheetSubPage: Register 5-13: SI1FIFOCS: MSI1 Slave FIFO Status Register>,\n",
       " <SheetSubPage: Register 5-14: SWMRFDATA: Slave Write (Master Read) FIFO Data Register>,\n",
       " <SheetSubPage: Register 5-15: SRMWFDATA: Slave Read (Master Write) FIFO Data Register>,\n",
       " <SheetSubPage: 5.3 Slave Processor Control>,\n",
       " <SheetSubPage: 5.3.1 Slave Enable (SLVEN) Control>,\n",
       " <SheetSubPage: EXAMPLE 5-1: MSI Enable Operation>,\n",
       " <SheetSubPage: EXAMPLE 5-2: MSI Enable Operation in C Code>,\n",
       " <SheetSubPage: 5.4 Slave Reset Coupling Control>,\n",
       " <SheetSubPage: TABLE 5-1: Application Mode SLVEN Reset Control Truth Table>,\n",
       " <SheetSubPage: 5.4.1 Inter-Processor Interrupt Request and Acknowledge>,\n",
       " <SheetSubPage: 5.4.2 Read Address Pointers for FIFOs>,\n",
       " <SheetSubPage: 6.0 Oscillator with High-Frequency PLL>,\n",
       " <SheetSubPage: FIGURE 6-1: Master and Slave Core Shared Clock Sources Block Diagram>,\n",
       " <SheetSubPage: FIGURE 6-2: Master Core Oscillator Subsystem>,\n",
       " <SheetSubPage: FIGURE 6-3: Slave Core Oscillator Subsystem>,\n",
       " <SheetSubPage: FIGURE 6-4: Master/Slave Core PLL and VCO Detail>,\n",
       " <SheetSubPage: EQUATION 6-1: Master/Slave Core Fvco Calculation>,\n",
       " <SheetSubPage: EQUATION 6-2: Master/Slave Core Fpllo Calculation>,\n",
       " <SheetSubPage: EXAMPLE 6-1: Code Example for Using Master Primary PLL with 8 MHz Internal FRC>,\n",
       " <SheetSubPage: EXAMPLE 6-2: Code Example for Using Slave Primary PLL with 8 MHz Internal FRC>,\n",
       " <SheetSubPage: FIGURE 6-5: Master/Slave Core APLL and VCO Detail>,\n",
       " <SheetSubPage: EQUATION 6-3: Master/Slave Core AFvco Calculation>,\n",
       " <SheetSubPage: EQUATION 6-4: Master/Slave Core AFpllo Calculation>,\n",
       " <SheetSubPage: EXAMPLE 6-3: Code Example for Using Master or Slave Auxiliary PLL with the Internal FRC Oscillator>,\n",
       " <SheetSubPage: 6.1 CPU Clocking>,\n",
       " <SheetSubPage: FIGURE 6-6: Clock and Instruction Cycle Timing>,\n",
       " <SheetSubPage: 6.2 Master Oscillator Configuration Registers>,\n",
       " <SheetSubPage: TABLE 6-1: Configuration Bit Values for Clock Selection for the Master>,\n",
       " <SheetSubPage: 6.3 Slave Oscillator Configuration Registers>,\n",
       " <SheetSubPage: TABLE 6-2: Configuration Bit Values for Clock Selection for the Slave>,\n",
       " <SheetSubPage: 6.4 Master Special Function Registers>,\n",
       " <SheetSubPage: 6.4.1 Master Oscillator Control Registers>,\n",
       " <SheetSubPage: Register 6-1: OSCCON: Oscillator Control Register (Master)(1)>,\n",
       " <SheetSubPage: Register 6-2: CLKDIV: Clock Divider Register (Master)>,\n",
       " <SheetSubPage: Register 6-3: PLLFBD: PLL Feedback Divider Register (Master)>,\n",
       " <SheetSubPage: Register 6-4: OSCTUN: FRC Oscillator Tuning Register (Master)>,\n",
       " <SheetSubPage: Register 6-5: PLLDIV: PLL Output Divider Register (Master)>,\n",
       " <SheetSubPage: Register 6-6: ACLKCON1: Auxiliary Clock Control Register (Master)>,\n",
       " <SheetSubPage: Register 6-7: APLLFBD1: APLL Feedback Divider Register (Master)>,\n",
       " <SheetSubPage: Register 6-8: APLLDIV1: APLL Output Divider Register (Master)>,\n",
       " <SheetSubPage: Register 6-9: CANCLKCON: CAN Clock Control Register>,\n",
       " <SheetSubPage: Register 6-10: REFOCONL: Reference Clock Control Low Register (Master)>,\n",
       " <SheetSubPage: Register 6-11: REFOCONH: Reference Clock Control High Register (Master)>,\n",
       " <SheetSubPage: 6.5 Slave Special Function Registers>,\n",
       " <SheetSubPage: 6.5.1 Slave Oscillator Control Registers>,\n",
       " <SheetSubPage: Register 6-12: OSCCON: Oscillator Control Register (Slave)(1)>,\n",
       " <SheetSubPage: Register 6-13: CLKDIV: Clock Divider Register (Slave)>,\n",
       " <SheetSubPage: Register 6-14: PLLFBD: PLL Feedback Divider Register (Slave)>,\n",
       " <SheetSubPage: Register 6-15: PLLDIV: PLL Output Divider Register (Slave)>,\n",
       " <SheetSubPage: Register 6-16: ACLKCON1: Auxiliary Clock Control Register (Slave)>,\n",
       " <SheetSubPage: Register 6-17: APLLFBD1: APLL Feedback Divider Register (Slave)>,\n",
       " <SheetSubPage: Register 6-18: APLLDIV: APLL Output Divider Register (Slave)>,\n",
       " <SheetSubPage: Register 6-19: REFOCONL: Reference Clock Control Low Register (Slave)>,\n",
       " <SheetSubPage: Register 6-20: REFOCONH: Reference Clock Control High Register (Slave)>,\n",
       " <SheetSubPage: 6.6 Primary Oscillator (POSC)>,\n",
       " <SheetSubPage: 6.7 Internal Fast RC (FRC) Oscillator>,\n",
       " <SheetSubPage: 6.8 Low-Power RC (LPRC) Oscillator>,\n",
       " <SheetSubPage: EXAMPLE 6-4: Code Example for Using Master PLL (75 MIPS) with Primary Oscillator (POSC)>,\n",
       " <SheetSubPage: EXAMPLE 6-5: Code Example for Using Slave PLL (60 MIPS) with Primary Oscillator (POSC)>,\n",
       " <SheetSubPage: EXAMPLE 6-6: Code Example for Using Master PLL with 8 MHz Internal FRC>,\n",
       " <SheetSubPage: EXAMPLE 6-7: Code Example for Using Slave PLL with 8 MHz Internal FRC>,\n",
       " <SheetSubPage: 7.0 Power-Saving Features (Master and Slave)>,\n",
       " <SheetSubPage: 7.1 Clock Frequency and Clock Switching>,\n",
       " <SheetSubPage: 7.2 Instruction-Based Power-Saving Modes>,\n",
       " <SheetSubPage: EXAMPLE 7-1: PWRSAV Instruction Syntax>,\n",
       " <SheetSubPage: 7.2.1 Sleep Mode>,\n",
       " <SheetSubPage: 7.2.2 Idle Mode>,\n",
       " <SheetSubPage: 7.2.3 Interrupts Coincident with Power Save Instructions>,\n",
       " <SheetSubPage: 7.3 Doze Mode>,\n",
       " <SheetSubPage: 7.4 Peripheral Module Disable>,\n",
       " <SheetSubPage: 7.5 Power-Saving Resources>,\n",
       " <SheetSubPage: 7.5.1 Key Resources>,\n",
       " <SheetSubPage: TABLE 7-1: Master and Slave PMD Registers>,\n",
       " <SheetSubPage: 7.6 PMD Control Registers>,\n",
       " <SheetSubPage: Register 7-1: PMDCONL: Master PMD Control Register Low>,\n",
       " <SheetSubPage: Register 7-2: PMD1: Master Peripheral Module Disable 1 Control Register Low>,\n",
       " <SheetSubPage: Register 7-3: PMD2: Master Peripheral Module Disable 2 Control Register High>,\n",
       " <SheetSubPage: Register 7-4: PMD3: Master Peripheral Module Disable 3 Control Register Low(1)>,\n",
       " <SheetSubPage: Register 7-5: PMD4: Master Peripheral Module Disable 4 Control Register>,\n",
       " <SheetSubPage: Register 7-6: PMD6: Master Peripheral Module Disable 6 Control Register High>,\n",
       " <SheetSubPage: Register 7-7: PMD7: Master Peripheral Module Disable 7 Control Register Low>,\n",
       " <SheetSubPage: Register 7-8: PMD8: Master Peripheral Module Disable 8 Control Register(1)>,\n",
       " <SheetSubPage: Register 7-9: PMDCON: Slave PMD Control Register>,\n",
       " <SheetSubPage: Register 7-10: PMD1: Slave Peripheral Module Disable 1 Control Register>,\n",
       " <SheetSubPage: Register 7-11: PMD2: Slave Peripheral Module Disable 2 Control Register>,\n",
       " <SheetSubPage: Register 7-12: PMD4: Slave Peripheral Module Disable 4 Control Register>,\n",
       " <SheetSubPage: Register 7-13: PMD6: Slave Peripheral Module Disable 6 Control Register High>,\n",
       " <SheetSubPage: Register 7-14: PMD7: Slave Peripheral Module Disable 7 Control Register Low>,\n",
       " <SheetSubPage: Register 7-15: PMD8: Slave Peripheral Module Disable 8 Control Register>,\n",
       " <SheetSubPage: TABLE 7-2: Master PMD Registers>,\n",
       " <SheetSubPage: TABLE 7-3: Slave PMD Registers>,\n",
       " <SheetSubPage: 8.0 Direct Memory Access (DMA) Controller>,\n",
       " <SheetSubPage: TABLE 8-1: DMA Module Overview>,\n",
       " <SheetSubPage: FIGURE 8-1: DMA Functional Block Diagram>,\n",
       " <SheetSubPage: 8.1 Summary of DMA Operations>,\n",
       " <SheetSubPage: 8.1.1 Source and Destination>,\n",
       " <SheetSubPage: 8.1.2 Data Size>,\n",
       " <SheetSubPage: 8.1.3 Trigger Source>,\n",
       " <SheetSubPage: 8.1.4 Transfer Mode>,\n",
       " <SheetSubPage: 8.1.5 Addressing Modes>,\n",
       " <SheetSubPage: FIGURE 8-2: Types of DMA Data Transfers>,\n",
       " <SheetSubPage: 8.1.6 Channel Priority>,\n",
       " <SheetSubPage: 8.2 Typical Setup>,\n",
       " <SheetSubPage: 8.3 Peripheral Module Disable>,\n",
       " <SheetSubPage: 8.4 Registers>,\n",
       " <SheetSubPage: 8.5 DMA Control Registers>,\n",
       " <SheetSubPage: Register 8-1: DMACON: DMA Engine Control Register>,\n",
       " <SheetSubPage: Register 8-2: DMACHn: DMA Channel n Control Register>,\n",
       " <SheetSubPage: Register 8-3: DMAINTn: DMA Channel n Interrupt Register>,\n",
       " <SheetSubPage: TABLE 8-2: DMA Channel Trigger Sources (Master)>,\n",
       " <SheetSubPage: TABLE 8-3: DMA Channel Trigger Sources (Slave)>,\n",
       " <SheetSubPage: 9.0 High-Resolution PWM (HSPWM) with Fine Edge Placement>,\n",
       " <SheetSubPage: TABLE 9-1: PWM Module Overview>,\n",
       " <SheetSubPage: 9.1 Features>,\n",
       " <SheetSubPage: 9.2 Architecture Overview>,\n",
       " <SheetSubPage: FIGURE 9-1: PWM High-Level Block Diagram>,\n",
       " <SheetSubPage: 9.3 PWM Control Registers>,\n",
       " <SheetSubPage: Register 9-1: PCLKCON: PWM Clock Control Register>,\n",
       " <SheetSubPage: Register 9-2: FSCL: Frequency Scale Register>,\n",
       " <SheetSubPage: Register 9-3: FSMINPER: Frequency Scaling Minimum Period Register>,\n",
       " <SheetSubPage: Register 9-4: MPHASE: Master Phase Register>,\n",
       " <SheetSubPage: Register 9-5: MDC: Master Duty Cycle Register>,\n",
       " <SheetSubPage: Register 9-6: MPER: Master Period Register>,\n",
       " <SheetSubPage: Register 9-7: CMBTRIGL: Combinational Trigger Register Low>,\n",
       " <SheetSubPage: Register 9-8: CMBTRIGH: Combinational Trigger Register High>,\n",
       " <SheetSubPage: Register 9-9: LOGCONy: Combinatorial PWM Logic Control Register y(2)>,\n",
       " <SheetSubPage: Register 9-10: PWMEVTy: PWM Event Output Control Register y(5)>,\n",
       " <SheetSubPage: Register 9-11: LFSR: Linear Feedback Shift Register>,\n",
       " <SheetSubPage: Register 9-12: PGxCONL: PWM Generator x Control Register Low>,\n",
       " <SheetSubPage: Register 9-13: PGxCONH: PWM Generator x Control Register High>,\n",
       " <SheetSubPage: Register 9-14: PGxSTAT: PWM Generator x Status Register>,\n",
       " <SheetSubPage: Register 9-15: PGxIOCONL: PWM Generator x I/O Control Register Low>,\n",
       " <SheetSubPage: Register 9-16: PGxIOCONH: PWM Generator x I/O Control Register High>,\n",
       " <SheetSubPage: Register 9-17: PGxyPCIL: PWM Generator xy PCI Register Low (x = PWM Generator #; y = F, CL, FF or S)>,\n",
       " <SheetSubPage: Register 9-18: PGxyPCIH: PWM Generator xy PCI Register High (x = PWM Generator #; y = F, CL, FF or S)>,\n",
       " <SheetSubPage: Register 9-19: PGxEVTL: PWM Generator x Event Register Low>,\n",
       " <SheetSubPage: Register 9-20: PGxEVTH: PWM Generator x Event Register High>,\n",
       " <SheetSubPage: Register 9-21: PGxLEBL: PWM Generator x Leading-Edge Blanking Register Low>,\n",
       " <SheetSubPage: Register 9-22: PGxLEBH: PWM Generator x Leading-Edge Blanking Register High>,\n",
       " <SheetSubPage: Register 9-23: PGxPHASE: PWM Generator x Phase Register>,\n",
       " <SheetSubPage: Register 9-24: PGxDC: PWM Generator x Duty Cycle Register>,\n",
       " <SheetSubPage: Register 9-25: PGxDCA: PWM Generator x Duty Cycle Adjustment Register>,\n",
       " <SheetSubPage: Register 9-26: PGxPER: PWM Generator x Period Register>,\n",
       " <SheetSubPage: Register 9-27: PGxTRIGA: PWM Generator x Trigger A Register>,\n",
       " <SheetSubPage: Register 9-28: PGxTRIGB: PWM Generator x Trigger B Register>,\n",
       " <SheetSubPage: Register 9-29: PGxTRIGC: PWM Generator x Trigger C Register>,\n",
       " <SheetSubPage: Register 9-30: PGxDTL: PWM Generator x Dead-Time Register Low>,\n",
       " <SheetSubPage: Register 9-31: PGxDTH: PWM Generator x Dead-Time Register High>,\n",
       " <SheetSubPage: Register 9-32: PGxCAP: PWM Generator x Capture Register>,\n",
       " <SheetSubPage: 10.0 Capture/Compare/PWM/ Timer Modules (SCCP)>,\n",
       " <SheetSubPage: TABLE 10-1: SCCP Module Overview>,\n",
       " <SheetSubPage: FIGURE 10-1: SCCPx Conceptual Block Diagram>,\n",
       " <SheetSubPage: 10.1 Time Base Generator>,\n",
       " <SheetSubPage: FIGURE 10-2: Timer Clock Generator>,\n",
       " <SheetSubPage: 10.2 General Purpose Timer>,\n",
       " <SheetSubPage: TABLE 10-2: Timer Operation Mode>,\n",
       " <SheetSubPage: 10.2.1 Sync and Trigger Operation>,\n",
       " <SheetSubPage: FIGURE 10-3: Dual 16-Bit Timer Mode>,\n",
       " <SheetSubPage: FIGURE 10-4: 32-Bit Timer Mode>,\n",
       " <SheetSubPage: 10.3 Output Compare Mode>,\n",
       " <SheetSubPage: TABLE 10-3: Output Compare x/PWMx Modes>,\n",
       " <SheetSubPage: FIGURE 10-5: Output Compare x Block Diagram>,\n",
       " <SheetSubPage: 10.4 Input Capture Mode>,\n",
       " <SheetSubPage: TABLE 10-4: Input Capture x Modes>,\n",
       " <SheetSubPage: FIGURE 10-6: Input Capture x Block Diagram>,\n",
       " <SheetSubPage: 10.5 Auxiliary Output>,\n",
       " <SheetSubPage: TABLE 10-5: Auxiliary Output>,\n",
       " <SheetSubPage: 10.6 SCCP Control/Status Registers>,\n",
       " <SheetSubPage: Register 10-1: CCPxCON1L: CCPx Control 1 Low Registers>,\n",
       " <SheetSubPage: Register 10-2: CCPxCON1H: CCPx Control 1 High Registers>,\n",
       " <SheetSubPage: TABLE 10-6: Synchronization Sources (Master)>,\n",
       " <SheetSubPage: TABLE 10-7: Synchronization Sources (Slave)>,\n",
       " <SheetSubPage: Register 10-3: CCPxCON2L: CCPx Control 2 Low Registers>,\n",
       " <SheetSubPage: TABLE 10-8: Auto-Shutdown and Gating Sources (Master)>,\n",
       " <SheetSubPage: TABLE 10-9: Auto-Shutdown and Gating Sources (Slave)>,\n",
       " <SheetSubPage: Register 10-4: CCPxCON2H: CCPx Control 2 High Registers>,\n",
       " <SheetSubPage: Register 10-5: CCPxCON3H: CCPx Control 3 High Registers>,\n",
       " <SheetSubPage: Register 10-6: CCPxSTATL: CCPx Status Register>,\n",
       " <SheetSubPage: 11.0 High-Speed Analog Comparator with Slope Compensation DAC>,\n",
       " <SheetSubPage: TABLE 11-1: Comparator/DAC Module Overview>,\n",
       " <SheetSubPage: 11.1 Overview>,\n",
       " <SheetSubPage: FIGURE 11-1: High-Speed Analog Comparator Module Block Diagram>,\n",
       " <SheetSubPage: 11.2 Features Overview>,\n",
       " <SheetSubPage: 11.3 DAC Control Registers>,\n",
       " <SheetSubPage: Register 11-1: DACCTRL1L: DAC Control 1 Low Register>,\n",
       " <SheetSubPage: Register 11-2: DACCTRL2H: DAC Control 2 High Register>,\n",
       " <SheetSubPage: Register 11-3: DACCTRL2L: DAC Control 2 Low Register>,\n",
       " <SheetSubPage: Register 11-4: DACxCONH: DACx Control High Register>,\n",
       " <SheetSubPage: Register 11-5: DACxCONL: DACx Control Low Register>,\n",
       " <SheetSubPage: Register 11-6: DACxDATH: DACx Data High Register>,\n",
       " <SheetSubPage: Register 11-7: DACxDATL: DACx Data Low Register>,\n",
       " <SheetSubPage: Register 11-8: SLPxCONH: DACx Slope Control High Register>,\n",
       " <SheetSubPage: Register 11-9: SLPxCONL: DACx Slope Control Low Register>,\n",
       " <SheetSubPage: Register 11-10: SLPxDAT: DACx Slope Data Register(1)>,\n",
       " <SheetSubPage: 12.0 Quadrature Encoder Interface (QEI) (Master/Slave)>,\n",
       " <SheetSubPage: TABLE 12-1: QEI Module Overview>,\n",
       " <SheetSubPage: FIGURE 12-1: Quadrature Encoder Interface Signals>,\n",
       " <SheetSubPage: TABLE 12-2: Truth Table for Quadrature Encoder>,\n",
       " <SheetSubPage: FIGURE 12-2: Quadrature Encoder Interface (QEI) Module Block Diagram>,\n",
       " <SheetSubPage: 12.1 QEI Control and Status Registers>,\n",
       " <SheetSubPage: Register 12-1: QEIxCON: QEIx Control Register>,\n",
       " <SheetSubPage: Register 12-2: QEIxIOCL: QEIx I/O Control Low Register>,\n",
       " <SheetSubPage: Register 12-3: QEIxIOCH: QEIx I/O Control High Register>,\n",
       " <SheetSubPage: Register 12-4: QEIxSTAT: QEIx Status Register>,\n",
       " <SheetSubPage: Register 12-5: POSxCNTL: Position x Counter Register Low>,\n",
       " <SheetSubPage: Register 12-6: POSxCNTH: Position x Counter Register High>,\n",
       " <SheetSubPage: Register 12-7: POSxHLDL: Position x Counter Hold Register Low>,\n",
       " <SheetSubPage: Register 12-8: POSxHLDH: Position x Counter Hold Register High>,\n",
       " <SheetSubPage: Register 12-9: VELxCNTL: Velocity x Counter Register Low>,\n",
       " <SheetSubPage: Register 12-10: VELxCNTH: Velocity x Counter Register High>,\n",
       " <SheetSubPage: Register 12-11: VELxHLDL: Velocity x Counter Hold Register Low>,\n",
       " <SheetSubPage: Register 12-12: VELxHLDH: Velocity x Counter Hold Register High>,\n",
       " <SheetSubPage: Register 12-13: INTxTMRL: Interval x Timer Register Low>,\n",
       " <SheetSubPage: Register 12-14: INTxTMRH: Interval x Timer Register High>,\n",
       " <SheetSubPage: Register 12-15: INTXxHLDL: Index x Counter Hold Register Low>,\n",
       " <SheetSubPage: Register 12-16: INTXxHLDH: Index x Counter Hold Register High>,\n",
       " <SheetSubPage: Register 12-17: INDXxCNTL: Index x Counter Register Low>,\n",
       " <SheetSubPage: Register 12-18: INDXxCNTH: Index x Counter Register High>,\n",
       " <SheetSubPage: Register 12-19: INDXxHLDL: Index x Counter Hold Register Low>,\n",
       " <SheetSubPage: Register 12-20: INDXxHLDH: Index x Counter Hold Register High>,\n",
       " <SheetSubPage: Register 12-21: QEIxGECL: QEIx Greater Than or Equal Compare Register Low>,\n",
       " <SheetSubPage: Register 12-22: QEIxGECH: QEIx Greater Than or Equal Compare Register High>,\n",
       " <SheetSubPage: Register 12-23: QEIxLECL: QEIx Less than or Equal Compare Register Low>,\n",
       " <SheetSubPage: Register 12-24: QEIxLECH: QEIx Less than or Equal Compare Register High>,\n",
       " <SheetSubPage: 13.0 Universal Asynchronous Receiver Transmitter (UART)>,\n",
       " <SheetSubPage: TABLE 13-1: UART Module Overview>,\n",
       " <SheetSubPage: 13.1 Architectural Overview>,\n",
       " <SheetSubPage: FIGURE 13-1: Simplified UARTx Block Diagram>,\n",
       " <SheetSubPage: 13.2 Character Frame>,\n",
       " <SheetSubPage: FIGURE 13-2: UART Character Frame>,\n",
       " <SheetSubPage: 13.3 Data Buffers>,\n",
       " <SheetSubPage: 13.4 Protocol Extensions>,\n",
       " <SheetSubPage: 13.5 UART Control/Status Registers>,\n",
       " <SheetSubPage: Register 13-1: UxMODE: UARTx Configuration Register>,\n",
       " <SheetSubPage: Register 13-2: UxMODEH: UARTx Configuration Register High>,\n",
       " <SheetSubPage: Register 13-3: UxSTA: UARTx Status Register>,\n",
       " <SheetSubPage: Register 13-4: UxSTAH: UARTx Status Register High>,\n",
       " <SheetSubPage: Register 13-5: UxBRG: UARTx Baud Rate Register>,\n",
       " <SheetSubPage: Register 13-6: UxBRGH: UARTx Baud Rate Register High>,\n",
       " <SheetSubPage: Register 13-7: UxRXREG: UARTx Receive Buffer Register>,\n",
       " <SheetSubPage: Register 13-8: UxTXREG: UARTx Transmit Buffer Register>,\n",
       " <SheetSubPage: Register 13-9: UxP1: UARTx Timing Parameter 1 Register>,\n",
       " <SheetSubPage: Register 13-10: UxP2: UARTx Timing Parameter 2 Register>,\n",
       " <SheetSubPage: Register 13-11: UxP3: UARTx Timing Parameter 3 Register>,\n",
       " <SheetSubPage: Register 13-12: UxP3H: UARTx Timing Parameter 3 Register High>,\n",
       " <SheetSubPage: Register 13-13: UxTXCHK: UARTx Transmit Checksum Register>,\n",
       " <SheetSubPage: Register 13-14: UxRXCHK: UARTx Receive Checksum Register>,\n",
       " <SheetSubPage: Register 13-15: UxSCCON: UARTx Smart Card Configuration Register>,\n",
       " <SheetSubPage: Register 13-16: UxSCINT: UARTx Smart Card Interrupt Register>,\n",
       " <SheetSubPage: Register 13-17: UxINT: UARTx Interrupt Register>,\n",
       " <SheetSubPage: 14.0 Serial Peripheral Interface (SPI)>,\n",
       " <SheetSubPage: TABLE 14-1: SPI Module Overview>,\n",
       " <SheetSubPage: FIGURE 14-1: SPIx Module Block Diagram (Standard Mode)>,\n",
       " <SheetSubPage: FIGURE 14-2: SPIx Module Block Diagram (Enhanced Mode)>,\n",
       " <SheetSubPage: 14.1 SPI Control/Status Registers>,\n",
       " <SheetSubPage: Register 14-1: SPIxCON1L: SPIx Control Register 1 Low>,\n",
       " <SheetSubPage: Register 14-2: SPIxCON1H: SPIx Control Register 1 High>,\n",
       " <SheetSubPage: Register 14-3: SPIxCON2L: SPIx Control Register 2 Low>,\n",
       " <SheetSubPage: Register 14-4: SPIxSTATL: SPIx Status Register Low>,\n",
       " <SheetSubPage: Register 14-5: SPIxSTATH: SPIx Status Register High>,\n",
       " <SheetSubPage: Register 14-6: SPIxIMSKL: SPIx Interrupt Mask Register Low>,\n",
       " <SheetSubPage: Register 14-7: SPIxIMSKH: SPIx Interrupt Mask Register High>,\n",
       " <SheetSubPage: FIGURE 14-3: SPIx Master/Slave Connection (Standard Mode)>,\n",
       " <SheetSubPage: FIGURE 14-4: SPIx Master/Slave Connection (Enhanced Buffer Modes)>,\n",
       " <SheetSubPage: FIGURE 14-5: SPIx Master, Frame Master Connection Diagram>,\n",
       " <SheetSubPage: FIGURE 14-6: SPIx Master, Frame Slave Connection Diagram>,\n",
       " <SheetSubPage: FIGURE 14-7: SPIx Slave, Frame Master Connection Diagram>,\n",
       " <SheetSubPage: FIGURE 14-8: SPIx Slave, Frame Slave Connection Diagram>,\n",
       " <SheetSubPage: EQUATION 14-1: Relationship Between Device and SPIx Clock Speed>,\n",
       " <SheetSubPage: 15.0 Inter-Integrated Circuit (I2C)>,\n",
       " <SheetSubPage: 15.1 Communicating as a Master in a Single Master Environment>,\n",
       " <SheetSubPage: FIGURE 15-1: I2Cx Block Diagram>,\n",
       " <SheetSubPage: 15.2 Setting Baud Rate When Operating as a Bus Master>,\n",
       " <SheetSubPage: EQUATION 15-1: Computing Baud Rate Reload Value(1,2,3,4)>,\n",
       " <SheetSubPage: 15.3 Slave Address Masking>,\n",
       " <SheetSubPage: TABLE 15-1: I2Cx Clock Rates(1,2)>,\n",
       " <SheetSubPage: TABLE 15-2: I2Cx Reserved Addresses(1)>,\n",
       " <SheetSubPage: 15.4 I2C Control/Status Registers>,\n",
       " <SheetSubPage: Register 15-1: I2CxCONL: I2Cx Control Register Low>,\n",
       " <SheetSubPage: Register 15-2: I2CxCONH: I2Cx Control Register High>,\n",
       " <SheetSubPage: Register 15-3: I2CxSTAT: I2Cx Status Register>,\n",
       " <SheetSubPage: Register 15-4: I2CxMSK: I2Cx Slave Mode Address Mask Register>,\n",
       " <SheetSubPage: 16.0 Single-Edge Nibble Transmission (SENT)>,\n",
       " <SheetSubPage: TABLE 16-1: SENT Module Overview>,\n",
       " <SheetSubPage: 16.1 Module Introduction>,\n",
       " <SheetSubPage: FIGURE 16-1: SENTx Module Block Diagram>,\n",
       " <SheetSubPage: FIGURE 16-2: SENTx Protocol Data Frames>,\n",
       " <SheetSubPage: 16.2 Transmit Mode>,\n",
       " <SheetSubPage: EQUATION 16-1: Tick Period Calculation>,\n",
       " <SheetSubPage: EQUATION 16-2: Frame Time Calculations>,\n",
       " <SheetSubPage: 16.2.1 Transmit Mode Configuration>,\n",
       " <SheetSubPage: 16.3 Receive Mode>,\n",
       " <SheetSubPage: EQUATION 16-3: SYNCMIN<15:0> and SYNCMAX<15:0> Calculations>,\n",
       " <SheetSubPage: 16.3.1 Receive Mode Configuration>,\n",
       " <SheetSubPage: 16.4 SENT Control/Status Registers>,\n",
       " <SheetSubPage: Register 16-1: SENTxCON1: SENTx Control Register 1>,\n",
       " <SheetSubPage: Register 16-2: SENTxSTAT: SENTx Status Register>,\n",
       " <SheetSubPage: Register 16-3: SENTxDATL: SENTx Receive Data Register Low(1)>,\n",
       " <SheetSubPage: Register 16-4: SENTxDATH: SENTx Receive Data Register High(1)>,\n",
       " <SheetSubPage: 17.0 Timer1>,\n",
       " <SheetSubPage: TABLE 17-1: Timer1 Module Overview>,\n",
       " <SheetSubPage: FIGURE 17-1: 16-Bit Timer1 Module Block Diagram>,\n",
       " <SheetSubPage: 17.1 Timer1 Control Register>,\n",
       " <SheetSubPage: Register 17-1: T1CON: Timer1 Control Register>,\n",
       " <SheetSubPage: 18.0 Configurable Logic Cell (CLC)>,\n",
       " <SheetSubPage: TABLE 18-1: CLC Module Overview>,\n",
       " <SheetSubPage: FIGURE 18-1: CLCx Module>,\n",
       " <SheetSubPage: FIGURE 18-2: CLCx Logic Function Combinatorial Options>,\n",
       " <SheetSubPage: FIGURE 18-3: CLCx Input Source Selection Diagram>,\n",
       " <SheetSubPage: 18.1 Control Registers>,\n",
       " <SheetSubPage: Register 18-1: CLCxCONL: CLCx Control Register (Low)>,\n",
       " <SheetSubPage: Register 18-2: CLCxCONH: CLCx Control Register (High)>,\n",
       " <SheetSubPage: Register 18-3: CLCxSEL: CLCx Input MUX Select Register>,\n",
       " <SheetSubPage: Register 18-4: CLCxGLSL: CLCx Gate Logic Input Select Low Register>,\n",
       " <SheetSubPage: Register 18-5: CLCxGLSH: CLCx Gate Logic Input Select High Register>,\n",
       " <SheetSubPage: 19.0 32-Bit Programmable Cyclic Redundancy Check (CRC) Generator>,\n",
       " <SheetSubPage: TABLE 19-1: CRC Module Overview>,\n",
       " <SheetSubPage: FIGURE 19-1: CRC Module Block Diagram>,\n",
       " <SheetSubPage: 19.1 CRC Control Registers>,\n",
       " <SheetSubPage: Register 19-1: CRCCONL: CRC Control Register Low>,\n",
       " <SheetSubPage: Register 19-2: CRCCONH: CRC Control Register High>,\n",
       " <SheetSubPage: Register 19-3: CRCXORL: CRC XOR Polynomial Register, Low Byte>,\n",
       " <SheetSubPage: Register 19-4: CRCXORH: CRC XOR Polynomial Register, High Byte>,\n",
       " <SheetSubPage: 20.0 Current Bias Generator (CBG)>,\n",
       " <SheetSubPage: FIGURE 20-1: Constant-Current Source Module Block Diagram(2)>,\n",
       " <SheetSubPage: 20.1 Current Bias Generator Control Registers>,\n",
       " <SheetSubPage: Register 20-1: BIASCON: Current Bias Generator Control Register>,\n",
       " <SheetSubPage: Register 20-2: IBIASCONH: Current Bias Generator 50 μA Current Source Control High Register>,\n",
       " <SheetSubPage: Register 20-3: IBIASCONL: Current Bias Generator 50 μA Current Source Control Low Register>,\n",
       " <SheetSubPage: 21.0 Special Features>,\n",
       " <SheetSubPage: 21.1 Configuration Bits>,\n",
       " <SheetSubPage: TABLE 21-1: Configuration Word Addresses>,\n",
       " <SheetSubPage: TABLE 21-2: Master Configuration Registers Map>,\n",
       " <SheetSubPage: TABLE 21-3: Slave Configuration Registers Map>,\n",
       " <SheetSubPage: Register 21-1: FSEC Configuration Register>,\n",
       " <SheetSubPage: Register 21-2: FBSLIM Configuration Register>,\n",
       " <SheetSubPage: Register 21-3: FSIGN Configuration Register>,\n",
       " <SheetSubPage: Register 21-4: FOSCSEL Configuration Register>,\n",
       " <SheetSubPage: Register 21-5: FOSC Configuration Register>,\n",
       " <SheetSubPage: Register 21-6: FWDT Configuration Register>,\n",
       " <SheetSubPage: Register 21-7: FPOR Configuration Register>,\n",
       " <SheetSubPage: Register 21-8: FICD Configuration Register>,\n",
       " <SheetSubPage: Register 21-9: FDMTIVTL Configuration Register>,\n",
       " <SheetSubPage: Register 21-10: FDMTIVTH Configuration Register>,\n",
       " <SheetSubPage: Register 21-11: FDMTCNTL Configuration Register>,\n",
       " <SheetSubPage: Register 21-12: FDMTCNTH Configuration Register>,\n",
       " <SheetSubPage: Register 21-13: FDMT Configuration Register>,\n",
       " <SheetSubPage: Register 21-14: FDEVOPT Configuration Register>,\n",
       " <SheetSubPage: Register 21-15: FALTREG Configuration Register>,\n",
       " <SheetSubPage: Register 21-16: FMBXM Configuration Register>,\n",
       " <SheetSubPage: Register 21-17: FMBXHS1 Configuration Register>,\n",
       " <SheetSubPage: Register 21-18: FMBXHS2 Configuration Register>,\n",
       " <SheetSubPage: Register 21-19: FMBXHSEN Configuration Register>,\n",
       " <SheetSubPage: Register 21-20: FCFGPRA0: PORTA Configuration Register>,\n",
       " <SheetSubPage: Register 21-21: FCFGPRB0: PORTB Configuration Register>,\n",
       " <SheetSubPage: Register 21-22: FCFGPRC0: PORTC Configuration Register>,\n",
       " <SheetSubPage: Register 21-23: FCFGPRD0: PORTD Configuration Register>,\n",
       " <SheetSubPage: Register 21-24: FCFGPRE0: PORTE Configuration Register>,\n",
       " <SheetSubPage: Register 21-25: FS1OSCSEL Configuration Register (Slave)>,\n",
       " ...]"
      ]
     },
     "execution_count": 36,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "[p.specific for p in d.all()]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Update Section Numbers\n",
    "The code here will update a section number"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "p = SheetSubPage.objects.get(pk=50)\n",
    "p.section_number = '2.4'\n",
    "p.save()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Create new pages\n",
    "\n",
    "Create a new SheetSubPage, and insert into the model hierarchy.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<SheetSubPage: 2.6 Oscillator Value Conditions on Device Start-up>"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "parent = SheetSubPage.objects.get(pk=46)\n",
    "p = SheetSubPage(title='2.6 Oscillator Value Conditions on Device Start-up', section_number='2.6')\n",
    "parent.add_child(instance=p)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<SheetPage: dsPIC33CH128MP508 Family R2>"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "parent_page = SheetPage.objects.get(slug='dspic33ch128mp508-family-r2')\n",
    "parent_page"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [],
   "source": [
    "d = parent_page.get_descendants()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [],
   "source": [
    "d[0].delete()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 49,
   "metadata": {
    "collapsed": true
   },
   "outputs": [
    {
     "ename": "FieldError",
     "evalue": "Cannot resolve keyword 'section_number' into field. Choices are: avnet_index, avnet_sheet, blogindexpage, blogpage, blogtagindexpage, content_type, content_type_id, depth, draft_title, epcos_index, epcos_sheet, expire_at, expired, first_published_at, formsubmission, go_live_at, group_permissions, has_unpublished_changes, homepage, id, last_published_at, latest_revision_created_at, live, live_revision, live_revision_id, locked, microchip_index, microchip_sheet, numchild, onsemi_index, onsemi_sheet, owner, owner_id, panasonic_index, panasonic_sheet, path, redirect, revisions, sager_index, sager_sheet, search_description, seo_title, sheetsubpage, show_in_menus, sites_rooted_here, slug, teconn_index, teconn_sheet, title, url_path, view_restrictions",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mFieldError\u001b[0m                                Traceback (most recent call last)",
      "\u001b[0;32m~/proj/bigzeta/datapages.io/.venv3/lib/python3.6/site-packages/IPython/core/formatters.py\u001b[0m in \u001b[0;36m__call__\u001b[0;34m(self, obj)\u001b[0m\n\u001b[1;32m    700\u001b[0m                 \u001b[0mtype_pprinters\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtype_printers\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    701\u001b[0m                 deferred_pprinters=self.deferred_printers)\n\u001b[0;32m--> 702\u001b[0;31m             \u001b[0mprinter\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mpretty\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mobj\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    703\u001b[0m             \u001b[0mprinter\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mflush\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    704\u001b[0m             \u001b[0;32mreturn\u001b[0m \u001b[0mstream\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mgetvalue\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/proj/bigzeta/datapages.io/.venv3/lib/python3.6/site-packages/IPython/lib/pretty.py\u001b[0m in \u001b[0;36mpretty\u001b[0;34m(self, obj)\u001b[0m\n\u001b[1;32m    398\u001b[0m                         \u001b[0;32mif\u001b[0m \u001b[0mcls\u001b[0m \u001b[0;32mis\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0mobject\u001b[0m\u001b[0;31m \u001b[0m\u001b[0;31m\\\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    399\u001b[0m                                 \u001b[0;32mand\u001b[0m \u001b[0mcallable\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mcls\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m__dict__\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mget\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m'__repr__'\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 400\u001b[0;31m                             \u001b[0;32mreturn\u001b[0m \u001b[0m_repr_pprint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mobj\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mcycle\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    401\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    402\u001b[0m             \u001b[0;32mreturn\u001b[0m \u001b[0m_default_pprint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mobj\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mcycle\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/proj/bigzeta/datapages.io/.venv3/lib/python3.6/site-packages/IPython/lib/pretty.py\u001b[0m in \u001b[0;36m_repr_pprint\u001b[0;34m(obj, p, cycle)\u001b[0m\n\u001b[1;32m    693\u001b[0m     \u001b[0;34m\"\"\"A pprint that just redirects to the normal repr function.\"\"\"\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    694\u001b[0m     \u001b[0;31m# Find newlines and replace them with p.break_()\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 695\u001b[0;31m     \u001b[0moutput\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mrepr\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mobj\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    696\u001b[0m     \u001b[0;32mfor\u001b[0m \u001b[0midx\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0moutput_line\u001b[0m \u001b[0;32min\u001b[0m \u001b[0menumerate\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0moutput\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msplitlines\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    697\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0midx\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/proj/bigzeta/datapages.io/.venv3/lib/python3.6/site-packages/django/db/models/query.py\u001b[0m in \u001b[0;36m__repr__\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    246\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    247\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0m__repr__\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 248\u001b[0;31m         \u001b[0mdata\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mlist\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0mREPR_OUTPUT_SIZE\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0;36m1\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    249\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0mlen\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mdata\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m>\u001b[0m \u001b[0mREPR_OUTPUT_SIZE\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    250\u001b[0m             \u001b[0mdata\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m-\u001b[0m\u001b[0;36m1\u001b[0m\u001b[0;34m]\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m\"...(remaining elements truncated)...\"\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/proj/bigzeta/datapages.io/.venv3/lib/python3.6/site-packages/django/db/models/query.py\u001b[0m in \u001b[0;36m__iter__\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    270\u001b[0m                \u001b[0;34m-\u001b[0m \u001b[0mResponsible\u001b[0m \u001b[0;32mfor\u001b[0m \u001b[0mturning\u001b[0m \u001b[0mthe\u001b[0m \u001b[0mrows\u001b[0m \u001b[0minto\u001b[0m \u001b[0mmodel\u001b[0m \u001b[0mobjects\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    271\u001b[0m         \"\"\"\n\u001b[0;32m--> 272\u001b[0;31m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_fetch_all\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    273\u001b[0m         \u001b[0;32mreturn\u001b[0m \u001b[0miter\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_result_cache\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    274\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/proj/bigzeta/datapages.io/.venv3/lib/python3.6/site-packages/django/db/models/query.py\u001b[0m in \u001b[0;36m_fetch_all\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m   1177\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0m_fetch_all\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m   1178\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_result_cache\u001b[0m \u001b[0;32mis\u001b[0m \u001b[0;32mNone\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m-> 1179\u001b[0;31m             \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_result_cache\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mlist\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_iterable_class\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m   1180\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_prefetch_related_lookups\u001b[0m \u001b[0;32mand\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_prefetch_done\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m   1181\u001b[0m             \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_prefetch_related_objects\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/proj/bigzeta/datapages.io/.venv3/lib/python3.6/site-packages/django/db/models/query.py\u001b[0m in \u001b[0;36m__iter__\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m     51\u001b[0m         \u001b[0;31m# Execute the query. This will also fill compiler.select, klass_info,\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     52\u001b[0m         \u001b[0;31m# and annotations.\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 53\u001b[0;31m         \u001b[0mresults\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mcompiler\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mexecute_sql\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mchunked_fetch\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mchunked_fetch\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mchunk_size\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mchunk_size\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     54\u001b[0m         select, klass_info, annotation_col_map = (compiler.select, compiler.klass_info,\n\u001b[1;32m     55\u001b[0m                                                   compiler.annotation_col_map)\n",
      "\u001b[0;32m~/proj/bigzeta/datapages.io/.venv3/lib/python3.6/site-packages/django/db/models/sql/compiler.py\u001b[0m in \u001b[0;36mexecute_sql\u001b[0;34m(self, result_type, chunked_fetch, chunk_size)\u001b[0m\n\u001b[1;32m   1053\u001b[0m             \u001b[0mresult_type\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mNO_RESULTS\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m   1054\u001b[0m         \u001b[0;32mtry\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m-> 1055\u001b[0;31m             \u001b[0msql\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mparams\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mas_sql\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m   1056\u001b[0m             \u001b[0;32mif\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0msql\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m   1057\u001b[0m                 \u001b[0;32mraise\u001b[0m \u001b[0mEmptyResultSet\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/proj/bigzeta/datapages.io/.venv3/lib/python3.6/site-packages/django/db/models/sql/compiler.py\u001b[0m in \u001b[0;36mas_sql\u001b[0;34m(self, with_limits, with_col_aliases)\u001b[0m\n\u001b[1;32m    446\u001b[0m         \u001b[0mrefcounts_before\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mquery\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0malias_refcount\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mcopy\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    447\u001b[0m         \u001b[0;32mtry\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 448\u001b[0;31m             \u001b[0mextra_select\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0morder_by\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mgroup_by\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mpre_sql_setup\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    449\u001b[0m             \u001b[0mfor_update_part\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;32mNone\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    450\u001b[0m             \u001b[0mcombinator\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mquery\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mcombinator\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/proj/bigzeta/datapages.io/.venv3/lib/python3.6/site-packages/django/db/models/sql/compiler.py\u001b[0m in \u001b[0;36mpre_sql_setup\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m     49\u001b[0m         \"\"\"\n\u001b[1;32m     50\u001b[0m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msetup_query\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 51\u001b[0;31m         \u001b[0morder_by\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mget_order_by\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     52\u001b[0m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mwhere\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mhaving\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mquery\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mwhere\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msplit_having\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     53\u001b[0m         \u001b[0mextra_select\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mget_extra_select\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0morder_by\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mselect\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/proj/bigzeta/datapages.io/.venv3/lib/python3.6/site-packages/django/db/models/sql/compiler.py\u001b[0m in \u001b[0;36mget_order_by\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    316\u001b[0m                 \u001b[0;31m# '-field1__field2__field', etc.\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    317\u001b[0m                 order_by.extend(self.find_ordering_name(\n\u001b[0;32m--> 318\u001b[0;31m                     field, self.query.get_meta(), default_order=asc))\n\u001b[0m\u001b[1;32m    319\u001b[0m             \u001b[0;32melse\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    320\u001b[0m                 \u001b[0;32mif\u001b[0m \u001b[0mcol\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mquery\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mextra_select\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/proj/bigzeta/datapages.io/.venv3/lib/python3.6/site-packages/django/db/models/sql/compiler.py\u001b[0m in \u001b[0;36mfind_ordering_name\u001b[0;34m(self, name, opts, alias, default_order, already_seen)\u001b[0m\n\u001b[1;32m    663\u001b[0m         \u001b[0mdescending\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;32mTrue\u001b[0m \u001b[0;32mif\u001b[0m \u001b[0morder\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;34m'DESC'\u001b[0m \u001b[0;32melse\u001b[0m \u001b[0;32mFalse\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    664\u001b[0m         \u001b[0mpieces\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mname\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msplit\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mLOOKUP_SEP\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 665\u001b[0;31m         \u001b[0mfield\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtargets\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0malias\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mjoins\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mpath\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mopts\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_setup_joins\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mpieces\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mopts\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0malias\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    666\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    667\u001b[0m         \u001b[0;31m# If we get to this point and the field is a relation to another model,\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/proj/bigzeta/datapages.io/.venv3/lib/python3.6/site-packages/django/db/models/sql/compiler.py\u001b[0m in \u001b[0;36m_setup_joins\u001b[0;34m(self, pieces, opts, alias)\u001b[0m\n\u001b[1;32m    696\u001b[0m             \u001b[0malias\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mquery\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mget_initial_alias\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    697\u001b[0m         field, targets, opts, joins, path = self.query.setup_joins(\n\u001b[0;32m--> 698\u001b[0;31m             pieces, opts, alias)\n\u001b[0m\u001b[1;32m    699\u001b[0m         \u001b[0malias\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mjoins\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m-\u001b[0m\u001b[0;36m1\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    700\u001b[0m         \u001b[0;32mreturn\u001b[0m \u001b[0mfield\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtargets\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0malias\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mjoins\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mpath\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mopts\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/proj/bigzeta/datapages.io/.venv3/lib/python3.6/site-packages/django/db/models/sql/query.py\u001b[0m in \u001b[0;36msetup_joins\u001b[0;34m(self, names, opts, alias, can_reuse, allow_many, reuse_with_filtered_relation)\u001b[0m\n\u001b[1;32m   1446\u001b[0m         \u001b[0;31m# First, generate the path for the names\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m   1447\u001b[0m         path, final_field, targets, rest = self.names_to_path(\n\u001b[0;32m-> 1448\u001b[0;31m             names, opts, allow_many, fail_on_missing=True)\n\u001b[0m\u001b[1;32m   1449\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m   1450\u001b[0m         \u001b[0;31m# Then, add the path to the query's joins. Note that we can't trim\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/proj/bigzeta/datapages.io/.venv3/lib/python3.6/site-packages/django/db/models/sql/query.py\u001b[0m in \u001b[0;36mnames_to_path\u001b[0;34m(self, names, opts, allow_many, fail_on_missing)\u001b[0m\n\u001b[1;32m   1377\u001b[0m                     )\n\u001b[1;32m   1378\u001b[0m                     raise FieldError(\"Cannot resolve keyword '%s' into field. \"\n\u001b[0;32m-> 1379\u001b[0;31m                                      \"Choices are: %s\" % (name, \", \".join(available)))\n\u001b[0m\u001b[1;32m   1380\u001b[0m                 \u001b[0;32mbreak\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m   1381\u001b[0m             \u001b[0;31m# Check if we need any joins for concrete inheritance cases (the\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mFieldError\u001b[0m: Cannot resolve keyword 'section_number' into field. Choices are: avnet_index, avnet_sheet, blogindexpage, blogpage, blogtagindexpage, content_type, content_type_id, depth, draft_title, epcos_index, epcos_sheet, expire_at, expired, first_published_at, formsubmission, go_live_at, group_permissions, has_unpublished_changes, homepage, id, last_published_at, latest_revision_created_at, live, live_revision, live_revision_id, locked, microchip_index, microchip_sheet, numchild, onsemi_index, onsemi_sheet, owner, owner_id, panasonic_index, panasonic_sheet, path, redirect, revisions, sager_index, sager_sheet, search_description, seo_title, sheetsubpage, show_in_menus, sites_rooted_here, slug, teconn_index, teconn_sheet, title, url_path, view_restrictions"
     ]
    }
   ],
   "source": [
    "Page.objects.live().in_menu().order_by('section_number')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 68,
   "metadata": {
    "collapsed": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70,\n",
       " 70]"
      ]
     },
     "execution_count": 68,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "objlist = s.get_children()\n",
    "[obj.content_type_id for obj in objlist]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 64,
   "metadata": {
    "collapsed": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page,\n",
       " wagtail.core.models.Page]"
      ]
     },
     "execution_count": 64,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "metadata": {
    "collapsed": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Udpated item 0\n",
      "Udpated item 1\n",
      "Udpated item 2\n",
      "Udpated item 3\n",
      "Udpated item 4\n",
      "Udpated item 5\n",
      "Udpated item 6\n",
      "Udpated item 7\n",
      "Udpated item 8\n",
      "Udpated item 9\n",
      "Udpated item 10\n",
      "Udpated item 11\n",
      "Udpated item 12\n",
      "Udpated item 13\n",
      "Udpated item 14\n",
      "Udpated item 15\n",
      "Udpated item 16\n",
      "Udpated item 17\n",
      "Udpated item 18\n",
      "Udpated item 19\n",
      "Udpated item 20\n",
      "Udpated item 21\n",
      "Udpated item 22\n",
      "Udpated item 23\n",
      "Udpated item 24\n",
      "Udpated item 25\n",
      "Udpated item 26\n",
      "Udpated item 27\n",
      "Udpated item 28\n",
      "Udpated item 29\n",
      "Udpated item 30\n",
      "Udpated item 31\n",
      "Udpated item 32\n",
      "Udpated item 33\n",
      "Udpated item 34\n",
      "Udpated item 35\n",
      "Udpated item 36\n",
      "Udpated item 37\n",
      "Udpated item 38\n",
      "Udpated item 39\n",
      "Udpated item 40\n",
      "Udpated item 41\n",
      "Udpated item 42\n",
      "Udpated item 43\n",
      "Udpated item 44\n",
      "Udpated item 45\n",
      "Udpated item 46\n",
      "Udpated item 47\n",
      "Udpated item 48\n",
      "Udpated item 49\n",
      "Udpated item 50\n",
      "Udpated item 51\n",
      "Udpated item 52\n",
      "Udpated item 53\n",
      "Udpated item 54\n",
      "Udpated item 55\n",
      "Udpated item 56\n",
      "Udpated item 57\n",
      "Udpated item 58\n",
      "Udpated item 59\n",
      "Udpated item 60\n",
      "Udpated item 61\n",
      "Udpated item 62\n",
      "Udpated item 63\n",
      "Udpated item 64\n",
      "Udpated item 65\n",
      "Udpated item 66\n",
      "Udpated item 67\n",
      "Udpated item 68\n",
      "Udpated item 69\n",
      "Udpated item 70\n",
      "Udpated item 71\n",
      "Udpated item 72\n",
      "Udpated item 73\n",
      "Udpated item 74\n",
      "Udpated item 75\n",
      "Udpated item 76\n",
      "Udpated item 77\n",
      "Udpated item 78\n",
      "Udpated item 79\n",
      "Udpated item 80\n",
      "Udpated item 81\n",
      "Udpated item 82\n",
      "Udpated item 83\n",
      "Udpated item 84\n",
      "Udpated item 85\n",
      "Udpated item 86\n",
      "Udpated item 87\n",
      "Udpated item 88\n",
      "Udpated item 89\n",
      "Udpated item 90\n",
      "Udpated item 91\n",
      "Udpated item 92\n",
      "Udpated item 93\n",
      "Udpated item 94\n",
      "Udpated item 95\n",
      "Udpated item 96\n",
      "Udpated item 97\n",
      "Udpated item 98\n",
      "Udpated item 99\n",
      "Udpated item 100\n",
      "Udpated item 101\n",
      "Udpated item 102\n",
      "Udpated item 103\n",
      "Udpated item 104\n",
      "Udpated item 105\n",
      "Udpated item 106\n",
      "Udpated item 107\n",
      "Udpated item 108\n",
      "Udpated item 109\n",
      "Udpated item 110\n",
      "Udpated item 111\n",
      "Udpated item 112\n",
      "Udpated item 113\n",
      "Udpated item 114\n",
      "Udpated item 115\n",
      "Udpated item 116\n",
      "Udpated item 117\n",
      "Udpated item 118\n",
      "Udpated item 119\n",
      "Udpated item 120\n",
      "Udpated item 121\n",
      "Udpated item 122\n",
      "Udpated item 123\n",
      "Udpated item 124\n",
      "Udpated item 125\n",
      "Udpated item 126\n",
      "Udpated item 127\n",
      "Udpated item 128\n",
      "Udpated item 129\n",
      "Udpated item 130\n",
      "Udpated item 131\n",
      "Udpated item 132\n",
      "Udpated item 133\n",
      "Udpated item 134\n",
      "Udpated item 135\n",
      "Udpated item 136\n",
      "Udpated item 137\n",
      "Udpated item 138\n",
      "Udpated item 139\n",
      "Udpated item 140\n",
      "Udpated item 141\n",
      "Udpated item 142\n",
      "Udpated item 143\n",
      "Udpated item 144\n",
      "Udpated item 145\n",
      "Udpated item 146\n",
      "Udpated item 147\n",
      "Udpated item 148\n",
      "Udpated item 149\n",
      "Udpated item 150\n",
      "Udpated item 151\n",
      "Udpated item 152\n",
      "Udpated item 153\n",
      "Udpated item 154\n",
      "Udpated item 155\n",
      "Udpated item 156\n",
      "Udpated item 157\n",
      "Udpated item 158\n",
      "Udpated item 159\n",
      "Udpated item 160\n",
      "Udpated item 161\n",
      "Udpated item 162\n",
      "Udpated item 163\n",
      "Udpated item 164\n",
      "Udpated item 165\n",
      "Udpated item 166\n",
      "Udpated item 167\n",
      "Udpated item 168\n",
      "Udpated item 169\n",
      "Udpated item 170\n",
      "Udpated item 171\n",
      "Udpated item 172\n",
      "Udpated item 173\n",
      "Udpated item 174\n",
      "Udpated item 175\n",
      "Udpated item 176\n",
      "Udpated item 177\n",
      "Udpated item 178\n",
      "Udpated item 179\n",
      "Udpated item 180\n",
      "Udpated item 181\n",
      "Udpated item 182\n",
      "Udpated item 183\n",
      "Udpated item 184\n",
      "Udpated item 185\n",
      "Udpated item 186\n",
      "Udpated item 187\n",
      "Udpated item 188\n",
      "Udpated item 189\n",
      "Udpated item 190\n",
      "Udpated item 191\n",
      "Udpated item 192\n",
      "Udpated item 193\n",
      "Udpated item 194\n",
      "Udpated item 195\n",
      "Udpated item 196\n",
      "Udpated item 197\n",
      "Udpated item 198\n",
      "Udpated item 199\n",
      "Udpated item 200\n",
      "Udpated item 201\n",
      "Udpated item 202\n",
      "Udpated item 203\n",
      "Udpated item 204\n",
      "Udpated item 205\n",
      "Udpated item 206\n",
      "Udpated item 207\n",
      "Udpated item 208\n",
      "Udpated item 209\n",
      "Udpated item 210\n",
      "Udpated item 211\n",
      "Udpated item 212\n",
      "Udpated item 213\n",
      "Udpated item 214\n",
      "Udpated item 215\n",
      "Udpated item 216\n",
      "Udpated item 217\n",
      "Udpated item 218\n",
      "Udpated item 219\n",
      "Udpated item 220\n",
      "Udpated item 221\n",
      "Udpated item 222\n",
      "Udpated item 223\n",
      "Udpated item 224\n",
      "Udpated item 225\n",
      "Udpated item 226\n",
      "Udpated item 227\n",
      "Udpated item 228\n",
      "Udpated item 229\n",
      "Udpated item 230\n",
      "Udpated item 231\n",
      "Udpated item 232\n",
      "Udpated item 233\n",
      "Udpated item 234\n",
      "Udpated item 235\n",
      "Udpated item 236\n",
      "Udpated item 237\n",
      "Udpated item 238\n",
      "Udpated item 239\n",
      "Udpated item 240\n",
      "Udpated item 241\n",
      "Udpated item 242\n",
      "Udpated item 243\n",
      "Udpated item 244\n",
      "Udpated item 245\n",
      "Udpated item 246\n",
      "Udpated item 247\n",
      "Udpated item 248\n",
      "Udpated item 249\n",
      "Udpated item 250\n",
      "Udpated item 251\n",
      "Udpated item 252\n",
      "Udpated item 253\n",
      "Udpated item 254\n",
      "Udpated item 255\n",
      "Udpated item 256\n",
      "Udpated item 257\n",
      "Udpated item 258\n",
      "Udpated item 259\n",
      "Udpated item 260\n",
      "Udpated item 261\n",
      "Udpated item 262\n",
      "Udpated item 263\n",
      "Udpated item 264\n",
      "Udpated item 265\n",
      "Udpated item 266\n",
      "Udpated item 267\n",
      "Udpated item 268\n",
      "Udpated item 269\n",
      "Udpated item 270\n",
      "Udpated item 271\n",
      "Udpated item 272\n",
      "Udpated item 273\n",
      "Udpated item 274\n",
      "Udpated item 275\n",
      "Udpated item 276\n",
      "Udpated item 277\n",
      "Udpated item 278\n",
      "Udpated item 279\n",
      "Udpated item 280\n",
      "Udpated item 281\n",
      "Udpated item 282\n",
      "Udpated item 283\n",
      "Udpated item 284\n",
      "Udpated item 285\n",
      "Udpated item 286\n",
      "Udpated item 287\n",
      "Udpated item 288\n",
      "Udpated item 289\n",
      "Udpated item 290\n",
      "Udpated item 291\n",
      "Udpated item 292\n",
      "Udpated item 293\n",
      "Udpated item 294\n",
      "Udpated item 295\n",
      "Udpated item 296\n",
      "Udpated item 297\n",
      "Udpated item 298\n",
      "Udpated item 299\n",
      "Udpated item 300\n",
      "Udpated item 301\n",
      "Udpated item 302\n",
      "Udpated item 303\n",
      "Udpated item 304\n",
      "Udpated item 305\n",
      "Udpated item 306\n",
      "Udpated item 307\n",
      "Udpated item 308\n",
      "Udpated item 309\n",
      "Udpated item 310\n",
      "Udpated item 311\n",
      "Udpated item 312\n",
      "Udpated item 313\n",
      "Udpated item 314\n",
      "Udpated item 315\n",
      "Udpated item 316\n",
      "Udpated item 317\n",
      "Udpated item 318\n",
      "Udpated item 319\n",
      "Udpated item 320\n",
      "Udpated item 321\n",
      "Udpated item 322\n",
      "Udpated item 323\n",
      "Udpated item 324\n",
      "Udpated item 325\n",
      "Udpated item 326\n",
      "Udpated item 327\n",
      "Udpated item 328\n",
      "Udpated item 329\n",
      "Udpated item 330\n",
      "Udpated item 331\n",
      "Udpated item 332\n",
      "Udpated item 333\n",
      "Udpated item 334\n",
      "Udpated item 335\n",
      "Udpated item 336\n",
      "Udpated item 337\n",
      "Udpated item 338\n",
      "Udpated item 339\n",
      "Udpated item 340\n",
      "Udpated item 341\n",
      "Udpated item 342\n",
      "Udpated item 343\n",
      "Udpated item 344\n",
      "Udpated item 345\n",
      "Udpated item 346\n",
      "Udpated item 347\n",
      "Udpated item 348\n",
      "Udpated item 349\n",
      "Udpated item 350\n",
      "Udpated item 351\n",
      "Udpated item 352\n",
      "Udpated item 353\n",
      "Udpated item 354\n",
      "Udpated item 355\n",
      "Udpated item 356\n",
      "Udpated item 357\n",
      "Udpated item 358\n",
      "Udpated item 359\n",
      "Udpated item 360\n",
      "Udpated item 361\n",
      "Udpated item 362\n",
      "Udpated item 363\n",
      "Udpated item 364\n",
      "Udpated item 365\n",
      "Udpated item 366\n",
      "Udpated item 367\n",
      "Udpated item 368\n",
      "Udpated item 369\n",
      "Udpated item 370\n",
      "Udpated item 371\n",
      "Udpated item 372\n",
      "Udpated item 373\n",
      "Udpated item 374\n",
      "Udpated item 375\n",
      "Udpated item 376\n",
      "Udpated item 377\n",
      "Udpated item 378\n",
      "Udpated item 379\n",
      "Udpated item 380\n",
      "Udpated item 381\n",
      "Udpated item 382\n",
      "Udpated item 383\n",
      "Udpated item 384\n",
      "Udpated item 385\n",
      "Udpated item 386\n",
      "Udpated item 387\n",
      "Udpated item 388\n",
      "Udpated item 389\n",
      "Udpated item 390\n",
      "Udpated item 391\n",
      "Udpated item 392\n",
      "Udpated item 393\n",
      "Udpated item 394\n",
      "Udpated item 395\n",
      "Udpated item 396\n",
      "Udpated item 397\n",
      "Udpated item 398\n",
      "Udpated item 399\n",
      "Udpated item 400\n",
      "Udpated item 401\n",
      "Udpated item 402\n",
      "Udpated item 403\n",
      "Udpated item 404\n",
      "Udpated item 405\n",
      "Udpated item 406\n",
      "Udpated item 407\n",
      "Udpated item 408\n",
      "Udpated item 409\n",
      "Udpated item 410\n",
      "Udpated item 411\n",
      "Udpated item 412\n",
      "Udpated item 413\n",
      "Udpated item 414\n",
      "Udpated item 415\n",
      "Udpated item 416\n",
      "Udpated item 417\n",
      "Udpated item 418\n",
      "Udpated item 419\n",
      "Udpated item 420\n",
      "Udpated item 421\n",
      "Udpated item 422\n",
      "Udpated item 423\n",
      "Udpated item 424\n",
      "Udpated item 425\n",
      "Udpated item 426\n",
      "Udpated item 427\n",
      "Udpated item 428\n",
      "Udpated item 429\n",
      "Udpated item 430\n",
      "Udpated item 431\n",
      "Udpated item 432\n",
      "Udpated item 433\n",
      "Udpated item 434\n",
      "Udpated item 435\n",
      "Udpated item 436\n",
      "Udpated item 437\n",
      "Udpated item 438\n",
      "Udpated item 439\n",
      "Udpated item 440\n",
      "Udpated item 441\n",
      "Udpated item 442\n",
      "Udpated item 443\n",
      "Udpated item 444\n",
      "Udpated item 445\n",
      "Udpated item 446\n",
      "Udpated item 447\n",
      "Udpated item 448\n",
      "Udpated item 449\n",
      "Udpated item 450\n",
      "Udpated item 451\n",
      "Udpated item 452\n",
      "Udpated item 453\n",
      "Udpated item 454\n",
      "Udpated item 455\n",
      "Udpated item 456\n",
      "Udpated item 457\n",
      "Udpated item 458\n",
      "Udpated item 459\n",
      "Udpated item 460\n",
      "Udpated item 461\n",
      "Udpated item 462\n",
      "Udpated item 463\n",
      "Udpated item 464\n",
      "Udpated item 465\n",
      "Udpated item 466\n",
      "Udpated item 467\n",
      "Udpated item 468\n",
      "Udpated item 469\n",
      "Udpated item 470\n",
      "Udpated item 471\n",
      "Udpated item 472\n",
      "Udpated item 473\n",
      "Udpated item 474\n",
      "Udpated item 475\n",
      "Udpated item 476\n",
      "Udpated item 477\n",
      "Udpated item 478\n",
      "Udpated item 479\n",
      "Udpated item 480\n",
      "Udpated item 481\n",
      "Udpated item 482\n",
      "Udpated item 483\n",
      "Udpated item 484\n",
      "Udpated item 485\n",
      "Udpated item 486\n",
      "Udpated item 487\n",
      "Udpated item 488\n",
      "Udpated item 489\n",
      "Udpated item 490\n",
      "Udpated item 491\n",
      "Udpated item 492\n",
      "Udpated item 493\n",
      "Udpated item 494\n",
      "Udpated item 495\n",
      "Udpated item 496\n",
      "Udpated item 497\n",
      "Udpated item 498\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Udpated item 499\n",
      "Udpated item 500\n",
      "Udpated item 501\n",
      "Udpated item 502\n",
      "Udpated item 503\n",
      "Udpated item 504\n",
      "Udpated item 505\n",
      "Udpated item 506\n",
      "Udpated item 507\n",
      "Udpated item 508\n",
      "Udpated item 509\n",
      "Udpated item 510\n",
      "Udpated item 511\n",
      "Udpated item 512\n",
      "Udpated item 513\n",
      "Udpated item 514\n",
      "Udpated item 515\n",
      "Udpated item 516\n",
      "Udpated item 517\n",
      "Udpated item 518\n",
      "Udpated item 519\n",
      "Udpated item 520\n",
      "Udpated item 521\n",
      "Udpated item 522\n",
      "Udpated item 523\n",
      "Udpated item 524\n",
      "Udpated item 525\n",
      "Udpated item 526\n",
      "Udpated item 527\n",
      "Udpated item 528\n",
      "Udpated item 529\n",
      "Udpated item 530\n",
      "Udpated item 531\n",
      "Udpated item 532\n",
      "Udpated item 533\n",
      "Udpated item 534\n",
      "Udpated item 535\n",
      "Udpated item 536\n",
      "Udpated item 537\n",
      "Udpated item 538\n",
      "Udpated item 539\n",
      "Udpated item 540\n",
      "Udpated item 541\n",
      "Udpated item 542\n",
      "Udpated item 543\n",
      "Udpated item 544\n",
      "Udpated item 545\n",
      "Udpated item 546\n",
      "Udpated item 547\n",
      "Udpated item 548\n",
      "Udpated item 549\n",
      "Udpated item 550\n",
      "Udpated item 551\n",
      "Udpated item 552\n",
      "Udpated item 553\n",
      "Udpated item 554\n",
      "Udpated item 555\n",
      "Udpated item 556\n",
      "Udpated item 557\n",
      "Udpated item 558\n",
      "Udpated item 559\n",
      "Udpated item 560\n",
      "Udpated item 561\n",
      "Udpated item 562\n",
      "Udpated item 563\n",
      "Udpated item 564\n",
      "Udpated item 565\n",
      "Udpated item 566\n",
      "Udpated item 567\n",
      "Udpated item 568\n",
      "Udpated item 569\n",
      "Udpated item 570\n",
      "Udpated item 571\n",
      "Udpated item 572\n",
      "Udpated item 573\n",
      "Udpated item 574\n",
      "Udpated item 575\n",
      "Udpated item 576\n",
      "Udpated item 577\n",
      "Udpated item 578\n",
      "Udpated item 579\n",
      "Udpated item 580\n",
      "Udpated item 581\n",
      "Udpated item 582\n",
      "Udpated item 583\n",
      "Udpated item 584\n",
      "Udpated item 585\n",
      "Udpated item 586\n",
      "Udpated item 587\n",
      "Udpated item 588\n",
      "Udpated item 589\n",
      "Udpated item 590\n",
      "Udpated item 591\n",
      "Udpated item 592\n",
      "Udpated item 593\n",
      "Udpated item 594\n",
      "Udpated item 595\n",
      "Udpated item 596\n",
      "Udpated item 597\n",
      "Udpated item 598\n",
      "Udpated item 599\n",
      "Udpated item 600\n",
      "Udpated item 601\n",
      "Udpated item 602\n",
      "Udpated item 603\n",
      "Udpated item 604\n",
      "Udpated item 605\n",
      "Udpated item 606\n",
      "Udpated item 607\n",
      "Udpated item 608\n",
      "Udpated item 609\n",
      "Udpated item 610\n",
      "Udpated item 611\n",
      "Udpated item 612\n",
      "Udpated item 613\n",
      "Udpated item 614\n",
      "Udpated item 615\n",
      "Udpated item 616\n",
      "Udpated item 617\n",
      "Udpated item 618\n",
      "Udpated item 619\n",
      "Udpated item 620\n",
      "Udpated item 621\n",
      "Udpated item 622\n",
      "Udpated item 623\n",
      "Udpated item 624\n",
      "Udpated item 625\n",
      "Udpated item 626\n",
      "Udpated item 627\n",
      "Udpated item 628\n",
      "Udpated item 629\n",
      "Udpated item 630\n",
      "Udpated item 631\n",
      "Udpated item 632\n",
      "Udpated item 633\n",
      "Udpated item 634\n",
      "Udpated item 635\n",
      "Udpated item 636\n",
      "Udpated item 637\n",
      "Udpated item 638\n",
      "Udpated item 639\n",
      "Udpated item 640\n",
      "Udpated item 641\n",
      "Udpated item 642\n",
      "Udpated item 643\n",
      "Udpated item 644\n",
      "Udpated item 645\n",
      "Udpated item 646\n",
      "Udpated item 647\n",
      "Udpated item 648\n",
      "Udpated item 649\n",
      "Udpated item 650\n",
      "Udpated item 651\n",
      "Udpated item 652\n",
      "Udpated item 653\n",
      "Udpated item 654\n",
      "Udpated item 655\n",
      "Udpated item 656\n",
      "Udpated item 657\n",
      "Udpated item 658\n",
      "Udpated item 659\n",
      "Udpated item 660\n",
      "Udpated item 661\n",
      "Udpated item 662\n",
      "Udpated item 663\n",
      "Udpated item 664\n",
      "Udpated item 665\n",
      "Udpated item 666\n",
      "Udpated item 667\n",
      "Udpated item 668\n",
      "Udpated item 669\n",
      "Udpated item 670\n",
      "Udpated item 671\n",
      "Udpated item 672\n",
      "Udpated item 673\n",
      "Udpated item 674\n",
      "Udpated item 675\n",
      "Udpated item 676\n",
      "Udpated item 677\n",
      "Udpated item 678\n",
      "Udpated item 679\n",
      "Udpated item 680\n",
      "Udpated item 681\n",
      "Udpated item 682\n",
      "Udpated item 683\n",
      "Udpated item 684\n",
      "Udpated item 685\n",
      "Udpated item 686\n",
      "Udpated item 687\n",
      "Udpated item 688\n",
      "Udpated item 689\n",
      "Udpated item 690\n",
      "Udpated item 691\n",
      "Udpated item 692\n",
      "Udpated item 693\n",
      "Udpated item 694\n",
      "Udpated item 695\n",
      "Udpated item 696\n",
      "Udpated item 697\n",
      "Udpated item 698\n",
      "Udpated item 699\n",
      "Udpated item 700\n",
      "Udpated item 701\n",
      "Udpated item 702\n",
      "Udpated item 703\n",
      "Udpated item 704\n",
      "Udpated item 705\n",
      "Udpated item 706\n",
      "Udpated item 707\n",
      "Udpated item 708\n",
      "Udpated item 709\n",
      "Udpated item 710\n",
      "Udpated item 711\n",
      "Udpated item 712\n",
      "Udpated item 713\n",
      "Udpated item 714\n",
      "Udpated item 715\n",
      "Udpated item 716\n",
      "Udpated item 717\n",
      "Udpated item 718\n",
      "Udpated item 719\n",
      "Udpated item 720\n",
      "Udpated item 721\n",
      "Udpated item 722\n",
      "Udpated item 723\n",
      "Udpated item 724\n",
      "Udpated item 725\n",
      "Udpated item 726\n",
      "Udpated item 727\n",
      "Udpated item 728\n",
      "Udpated item 729\n",
      "Udpated item 730\n",
      "Udpated item 731\n",
      "Udpated item 732\n",
      "Udpated item 733\n",
      "Udpated item 734\n",
      "Udpated item 735\n",
      "Udpated item 736\n",
      "Udpated item 737\n",
      "Udpated item 738\n",
      "Udpated item 739\n",
      "Udpated item 740\n",
      "Udpated item 741\n",
      "Udpated item 742\n",
      "Udpated item 743\n",
      "Udpated item 744\n",
      "Udpated item 745\n",
      "Udpated item 746\n",
      "Udpated item 747\n",
      "Udpated item 748\n",
      "Udpated item 749\n",
      "Udpated item 750\n",
      "Udpated item 751\n",
      "Udpated item 752\n",
      "Udpated item 753\n",
      "Udpated item 754\n",
      "Udpated item 755\n",
      "Udpated item 756\n",
      "Udpated item 757\n",
      "Udpated item 758\n",
      "Udpated item 759\n",
      "Udpated item 760\n",
      "Udpated item 761\n",
      "Udpated item 762\n",
      "Udpated item 763\n",
      "Udpated item 764\n",
      "Udpated item 765\n",
      "Udpated item 766\n",
      "Udpated item 767\n",
      "Udpated item 768\n",
      "Udpated item 769\n",
      "Udpated item 770\n",
      "Udpated item 771\n",
      "Udpated item 772\n",
      "Udpated item 773\n",
      "Udpated item 774\n",
      "Udpated item 775\n",
      "Udpated item 776\n",
      "Udpated item 777\n",
      "Udpated item 778\n",
      "Udpated item 779\n",
      "Udpated item 780\n",
      "Udpated item 781\n",
      "Udpated item 782\n",
      "Udpated item 783\n",
      "Udpated item 784\n",
      "Udpated item 785\n",
      "Udpated item 786\n",
      "Udpated item 787\n",
      "Udpated item 788\n",
      "Udpated item 789\n",
      "Udpated item 790\n",
      "Udpated item 791\n",
      "Udpated item 792\n",
      "Udpated item 793\n",
      "Udpated item 794\n",
      "Udpated item 795\n",
      "Udpated item 796\n",
      "Udpated item 797\n",
      "Udpated item 798\n",
      "Udpated item 799\n",
      "Udpated item 800\n",
      "Udpated item 801\n",
      "Udpated item 802\n",
      "Udpated item 803\n",
      "Udpated item 804\n",
      "Udpated item 805\n",
      "Udpated item 806\n",
      "Udpated item 807\n",
      "Udpated item 808\n",
      "Udpated item 809\n",
      "Udpated item 810\n",
      "Udpated item 811\n",
      "Udpated item 812\n",
      "Udpated item 813\n",
      "Udpated item 814\n",
      "Udpated item 815\n",
      "Udpated item 816\n",
      "Udpated item 817\n",
      "Udpated item 818\n",
      "Udpated item 819\n",
      "Udpated item 820\n",
      "Udpated item 821\n",
      "Udpated item 822\n",
      "Udpated item 823\n",
      "Udpated item 824\n",
      "Udpated item 825\n",
      "Udpated item 826\n",
      "Udpated item 827\n",
      "Udpated item 828\n",
      "Udpated item 829\n",
      "Udpated item 830\n",
      "Udpated item 831\n",
      "Udpated item 832\n",
      "Udpated item 833\n",
      "Udpated item 834\n",
      "Udpated item 835\n",
      "Udpated item 836\n",
      "Udpated item 837\n",
      "Udpated item 838\n",
      "Udpated item 839\n",
      "Udpated item 840\n",
      "Udpated item 841\n",
      "Udpated item 842\n",
      "Udpated item 843\n",
      "Udpated item 844\n",
      "Udpated item 845\n",
      "Udpated item 846\n",
      "Udpated item 847\n",
      "Udpated item 848\n",
      "Udpated item 849\n",
      "Udpated item 850\n",
      "Udpated item 851\n",
      "Udpated item 852\n",
      "Udpated item 853\n",
      "Udpated item 854\n",
      "Udpated item 855\n",
      "Udpated item 856\n",
      "Udpated item 857\n",
      "Udpated item 858\n",
      "Udpated item 859\n",
      "Udpated item 860\n",
      "Udpated item 861\n",
      "Udpated item 862\n",
      "Udpated item 863\n",
      "Udpated item 864\n",
      "Udpated item 865\n",
      "Udpated item 866\n",
      "Udpated item 867\n",
      "Udpated item 868\n",
      "Udpated item 869\n",
      "Udpated item 870\n",
      "Udpated item 871\n",
      "Udpated item 872\n",
      "Udpated item 873\n",
      "Udpated item 874\n",
      "Udpated item 875\n",
      "Udpated item 876\n",
      "Udpated item 877\n",
      "Udpated item 878\n",
      "Udpated item 879\n",
      "Udpated item 880\n",
      "Udpated item 881\n",
      "Udpated item 882\n",
      "Udpated item 883\n",
      "Udpated item 884\n",
      "Udpated item 885\n",
      "Udpated item 886\n",
      "Udpated item 887\n",
      "Udpated item 888\n",
      "Udpated item 889\n",
      "Udpated item 890\n",
      "Udpated item 891\n",
      "Udpated item 892\n",
      "Udpated item 893\n",
      "Udpated item 894\n",
      "Udpated item 895\n",
      "Udpated item 896\n",
      "Udpated item 897\n",
      "Udpated item 898\n",
      "Udpated item 899\n",
      "Udpated item 900\n",
      "Udpated item 901\n",
      "Udpated item 902\n",
      "Udpated item 903\n",
      "Udpated item 904\n",
      "Udpated item 905\n",
      "Udpated item 906\n",
      "Udpated item 907\n",
      "Udpated item 908\n",
      "Udpated item 909\n",
      "Udpated item 910\n",
      "Udpated item 911\n",
      "Udpated item 912\n",
      "Udpated item 913\n",
      "Udpated item 914\n",
      "Udpated item 915\n",
      "Udpated item 916\n",
      "Udpated item 917\n",
      "Udpated item 918\n",
      "Udpated item 919\n",
      "Udpated item 920\n",
      "Udpated item 921\n",
      "Udpated item 922\n",
      "Udpated item 923\n",
      "Udpated item 924\n",
      "Udpated item 925\n",
      "Udpated item 926\n",
      "Udpated item 927\n",
      "Udpated item 928\n",
      "Udpated item 929\n",
      "Udpated item 930\n",
      "Udpated item 931\n",
      "Udpated item 932\n",
      "Udpated item 933\n",
      "Udpated item 934\n",
      "Udpated item 935\n",
      "Udpated item 936\n",
      "Udpated item 937\n",
      "Udpated item 938\n",
      "Udpated item 939\n",
      "Udpated item 940\n",
      "Udpated item 941\n",
      "Udpated item 942\n",
      "Udpated item 943\n",
      "Udpated item 944\n",
      "Udpated item 945\n",
      "Udpated item 946\n",
      "Udpated item 947\n",
      "Udpated item 948\n",
      "Udpated item 949\n",
      "Udpated item 950\n",
      "Udpated item 951\n",
      "Udpated item 952\n",
      "Udpated item 953\n",
      "Udpated item 954\n",
      "Udpated item 955\n",
      "Udpated item 956\n",
      "Udpated item 957\n",
      "Udpated item 958\n",
      "Udpated item 959\n",
      "Udpated item 960\n",
      "Udpated item 961\n",
      "Udpated item 962\n",
      "Udpated item 963\n",
      "Udpated item 964\n",
      "Udpated item 965\n",
      "Udpated item 966\n",
      "Udpated item 967\n",
      "Udpated item 968\n",
      "Udpated item 969\n",
      "Udpated item 970\n",
      "Udpated item 971\n",
      "Udpated item 972\n",
      "Udpated item 973\n",
      "Udpated item 974\n",
      "Udpated item 975\n",
      "Udpated item 976\n",
      "Udpated item 977\n",
      "Udpated item 978\n",
      "Udpated item 979\n",
      "Udpated item 980\n",
      "Udpated item 981\n",
      "Udpated item 982\n",
      "Udpated item 983\n",
      "Udpated item 984\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Udpated item 985\n",
      "Udpated item 986\n",
      "Udpated item 987\n",
      "Udpated item 988\n",
      "Udpated item 989\n",
      "Udpated item 990\n",
      "Udpated item 991\n",
      "Udpated item 992\n",
      "Udpated item 993\n",
      "Udpated item 994\n",
      "Udpated item 995\n",
      "Udpated item 996\n",
      "Udpated item 997\n",
      "Udpated item 998\n",
      "Udpated item 999\n",
      "Udpated item 1000\n",
      "Udpated item 1001\n",
      "Udpated item 1002\n",
      "Udpated item 1003\n",
      "Udpated item 1004\n",
      "Udpated item 1005\n",
      "Udpated item 1006\n",
      "Udpated item 1007\n",
      "Udpated item 1008\n",
      "Udpated item 1009\n",
      "Udpated item 1010\n",
      "Udpated item 1011\n",
      "Udpated item 1012\n",
      "Udpated item 1013\n",
      "Udpated item 1014\n",
      "Udpated item 1015\n",
      "Udpated item 1016\n",
      "Udpated item 1017\n",
      "Udpated item 1018\n",
      "Udpated item 1019\n",
      "Udpated item 1020\n",
      "Udpated item 1021\n",
      "Udpated item 1022\n",
      "Udpated item 1023\n",
      "Udpated item 1024\n",
      "Udpated item 1025\n",
      "Udpated item 1026\n",
      "Udpated item 1027\n",
      "Udpated item 1028\n",
      "Udpated item 1029\n",
      "Udpated item 1030\n",
      "Udpated item 1031\n",
      "Udpated item 1032\n",
      "Udpated item 1033\n",
      "Udpated item 1034\n",
      "Udpated item 1035\n",
      "Udpated item 1036\n",
      "Udpated item 1037\n",
      "Udpated item 1038\n",
      "Udpated item 1039\n",
      "Udpated item 1040\n",
      "Udpated item 1041\n",
      "Udpated item 1042\n",
      "Udpated item 1043\n",
      "Udpated item 1044\n",
      "Udpated item 1045\n",
      "Udpated item 1046\n",
      "Udpated item 1047\n",
      "Udpated item 1048\n",
      "Udpated item 1049\n",
      "Udpated item 1050\n",
      "Udpated item 1051\n",
      "Udpated item 1052\n",
      "Udpated item 1053\n",
      "Udpated item 1054\n",
      "Udpated item 1055\n",
      "Udpated item 1056\n",
      "Udpated item 1057\n",
      "Udpated item 1058\n",
      "Udpated item 1059\n",
      "Udpated item 1060\n",
      "Udpated item 1061\n",
      "Udpated item 1062\n",
      "Udpated item 1063\n",
      "Udpated item 1064\n",
      "Udpated item 1065\n",
      "Udpated item 1066\n",
      "Udpated item 1067\n",
      "Udpated item 1068\n",
      "Udpated item 1069\n",
      "Udpated item 1070\n",
      "Udpated item 1071\n",
      "Udpated item 1072\n",
      "Udpated item 1073\n",
      "Udpated item 1074\n",
      "Udpated item 1075\n",
      "Udpated item 1076\n",
      "Udpated item 1077\n",
      "Udpated item 1078\n",
      "Udpated item 1079\n",
      "Udpated item 1080\n",
      "Udpated item 1081\n",
      "Udpated item 1082\n",
      "Udpated item 1083\n",
      "Udpated item 1084\n",
      "Udpated item 1085\n",
      "Udpated item 1086\n",
      "Udpated item 1087\n",
      "Udpated item 1088\n",
      "Udpated item 1089\n",
      "Udpated item 1090\n",
      "Udpated item 1091\n",
      "Udpated item 1092\n",
      "Udpated item 1093\n",
      "Udpated item 1094\n",
      "Udpated item 1095\n",
      "Udpated item 1096\n",
      "Udpated item 1097\n",
      "Udpated item 1098\n",
      "Udpated item 1099\n",
      "Udpated item 1100\n",
      "Udpated item 1101\n",
      "Udpated item 1102\n",
      "Udpated item 1103\n",
      "Udpated item 1104\n",
      "Udpated item 1105\n",
      "Udpated item 1106\n",
      "Udpated item 1107\n",
      "Udpated item 1108\n",
      "Udpated item 1109\n",
      "Udpated item 1110\n",
      "Udpated item 1111\n",
      "Udpated item 1112\n",
      "Udpated item 1113\n",
      "Udpated item 1114\n",
      "Udpated item 1115\n",
      "Udpated item 1116\n",
      "Udpated item 1117\n",
      "Udpated item 1118\n",
      "Udpated item 1119\n",
      "Udpated item 1120\n",
      "Udpated item 1121\n",
      "Udpated item 1122\n",
      "Udpated item 1123\n",
      "Udpated item 1124\n",
      "Udpated item 1125\n",
      "Udpated item 1126\n",
      "Udpated item 1127\n",
      "Udpated item 1128\n",
      "Udpated item 1129\n",
      "Udpated item 1130\n",
      "Udpated item 1131\n"
     ]
    }
   ],
   "source": [
    "for i, d in enumerate(s.get_descendants()):\n",
    "    d.show_in_menus = True\n",
    "    d.save()\n",
    "    print(f\"Udpated item {i}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 54,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "microchip.models.SheetPage"
      ]
     },
     "execution_count": 54,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "s.__class__"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Django Shell-Plus",
   "language": "python",
   "name": "django_extensions"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
