The processor presented as a solution for assignment 1 in this report is a simple 32-bit MIPS-inspired multi-cycle processor described in VHDL.
It was attempted programmed onto a Xilinx Spartan-6 LX25 FPGA.

\section{Solution Architecture}

\input{solution/solution-architecture/solution-architecture.tex}

\section{Instruction Set}

\input{solution/instruction-set.tex} \label{sec:instruction-set}

\section{Test utilities}

\input{solution/test-utilities.tex}

\section{Deliverables}

\input{solution/deliverables.tex}
