Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Mar  6 15:31:57 2019
| Host         : CSVS111PC02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_top_module_control_sets_placed.rpt
| Design       : cpu_top_module
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+---------------+----------------------+------------------+----------------+
|   Clock Signal  | Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------+---------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG  | execute_IBUF  | U6/input1[3]_i_1_n_0 |                2 |              3 |
|  clk_IBUF_BUFG  | U6/bx0        | U6/bx[3]_i_1_n_0     |                2 |              4 |
|  clk_IBUF_BUFG  | U6/cx0        |                      |                3 |              4 |
|  clk_IBUF_BUFG  | U6/dx0        |                      |                2 |              4 |
|  U0/uut1/out[0] |               |                      |                3 |             10 |
|  clk_IBUF_BUFG  |               |                      |                6 |             21 |
+-----------------+---------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     3 |
| 10     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


