#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar  3 13:57:10 2025
# Process ID: 6556
# Current directory: C:/Users/Wasif Hassan/Downloads/FYP/latest_skencode/check
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9516 C:\Users\Wasif Hassan\Downloads\FYP\latest_skencode\check\check.xpr
# Log file: C:/Users/Wasif Hassan/Downloads/FYP/latest_skencode/check/vivado.log
# Journal file: C:/Users/Wasif Hassan/Downloads/FYP/latest_skencode/check\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Wasif Hassan/Downloads/FYP/latest_skencode/check/check.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/hermain/Desktop/FYP/latest_skencode/check' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 815.973 ; gain = 121.602
update_compile_order -fileset sources_1
close [ open {C:/Users/Wasif Hassan/Downloads/FYP/latest_skencode/check/check.srcs/sources_1/new/dilithium_pkg.v} w ]
add_files {{C:/Users/Wasif Hassan/Downloads/FYP/latest_skencode/check/check.srcs/sources_1/new/dilithium_pkg.v}}
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  {{C:/Users/Wasif Hassan/Downloads/FYP/latest_skencode/check/check.srcs/sources_1/new/dilithium_pkg.v}}]
launch_simulation
ERROR: [Common 17-1293] The path 'C:/Users/Wasif Hassan/Downloads/FYP/latest_skencode/check/check.cache/wt' already exists, is a directory, but is not writable.
launch_simulation
ERROR: [Common 17-1293] The path 'C:/Users/Wasif Hassan/Downloads/FYP/latest_skencode/check/check.cache/wt' already exists, is a directory, but is not writable.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Wasif Hassan/Downloads/FYP/latest_skencode/check/check.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_skEncode' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wasif Hassan/Downloads/FYP/latest_skencode/check/check.sim/sim_1/behav/xsim'
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/Wasif Hassan/Downloads/FYP/latest_skencode/check/check.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  3 14:34:52 2025...
