
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000086  00800200  00001a36  00001aca  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001a36  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000022  00800286  00800286  00001b50  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001b50  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002c8  00000000  00000000  00001bac  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000213c  00000000  00000000  00001e74  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000010f0  00000000  00000000  00003fb0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000017b9  00000000  00000000  000050a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000062c  00000000  00000000  0000685c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006e8  00000000  00000000  00006e88  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001396  00000000  00000000  00007570  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000228  00000000  00000000  00008906  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	e6 c5       	rjmp	.+3020   	; 0xc6a <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	50 06       	cpc	r5, r16
      e6:	a2 06       	cpc	r10, r18
      e8:	a2 06       	cpc	r10, r18
      ea:	a2 06       	cpc	r10, r18
      ec:	a2 06       	cpc	r10, r18
      ee:	a2 06       	cpc	r10, r18
      f0:	a2 06       	cpc	r10, r18
      f2:	a2 06       	cpc	r10, r18
      f4:	50 06       	cpc	r5, r16
      f6:	a2 06       	cpc	r10, r18
      f8:	a2 06       	cpc	r10, r18
      fa:	a2 06       	cpc	r10, r18
      fc:	a2 06       	cpc	r10, r18
      fe:	a2 06       	cpc	r10, r18
     100:	a2 06       	cpc	r10, r18
     102:	a2 06       	cpc	r10, r18
     104:	52 06       	cpc	r5, r18
     106:	a2 06       	cpc	r10, r18
     108:	a2 06       	cpc	r10, r18
     10a:	a2 06       	cpc	r10, r18
     10c:	a2 06       	cpc	r10, r18
     10e:	a2 06       	cpc	r10, r18
     110:	a2 06       	cpc	r10, r18
     112:	a2 06       	cpc	r10, r18
     114:	a2 06       	cpc	r10, r18
     116:	a2 06       	cpc	r10, r18
     118:	a2 06       	cpc	r10, r18
     11a:	a2 06       	cpc	r10, r18
     11c:	a2 06       	cpc	r10, r18
     11e:	a2 06       	cpc	r10, r18
     120:	a2 06       	cpc	r10, r18
     122:	a2 06       	cpc	r10, r18
     124:	52 06       	cpc	r5, r18
     126:	a2 06       	cpc	r10, r18
     128:	a2 06       	cpc	r10, r18
     12a:	a2 06       	cpc	r10, r18
     12c:	a2 06       	cpc	r10, r18
     12e:	a2 06       	cpc	r10, r18
     130:	a2 06       	cpc	r10, r18
     132:	a2 06       	cpc	r10, r18
     134:	a2 06       	cpc	r10, r18
     136:	a2 06       	cpc	r10, r18
     138:	a2 06       	cpc	r10, r18
     13a:	a2 06       	cpc	r10, r18
     13c:	a2 06       	cpc	r10, r18
     13e:	a2 06       	cpc	r10, r18
     140:	a2 06       	cpc	r10, r18
     142:	a2 06       	cpc	r10, r18
     144:	9e 06       	cpc	r9, r30
     146:	a2 06       	cpc	r10, r18
     148:	a2 06       	cpc	r10, r18
     14a:	a2 06       	cpc	r10, r18
     14c:	a2 06       	cpc	r10, r18
     14e:	a2 06       	cpc	r10, r18
     150:	a2 06       	cpc	r10, r18
     152:	a2 06       	cpc	r10, r18
     154:	7b 06       	cpc	r7, r27
     156:	a2 06       	cpc	r10, r18
     158:	a2 06       	cpc	r10, r18
     15a:	a2 06       	cpc	r10, r18
     15c:	a2 06       	cpc	r10, r18
     15e:	a2 06       	cpc	r10, r18
     160:	a2 06       	cpc	r10, r18
     162:	a2 06       	cpc	r10, r18
     164:	a2 06       	cpc	r10, r18
     166:	a2 06       	cpc	r10, r18
     168:	a2 06       	cpc	r10, r18
     16a:	a2 06       	cpc	r10, r18
     16c:	a2 06       	cpc	r10, r18
     16e:	a2 06       	cpc	r10, r18
     170:	a2 06       	cpc	r10, r18
     172:	a2 06       	cpc	r10, r18
     174:	6f 06       	cpc	r6, r31
     176:	a2 06       	cpc	r10, r18
     178:	a2 06       	cpc	r10, r18
     17a:	a2 06       	cpc	r10, r18
     17c:	a2 06       	cpc	r10, r18
     17e:	a2 06       	cpc	r10, r18
     180:	a2 06       	cpc	r10, r18
     182:	a2 06       	cpc	r10, r18
     184:	8d 06       	cpc	r8, r29

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e6 e3       	ldi	r30, 0x36	; 54
     19e:	fa e1       	ldi	r31, 0x1A	; 26
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 38       	cpi	r26, 0x86	; 134
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a6 e8       	ldi	r26, 0x86	; 134
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a8 3a       	cpi	r26, 0xA8	; 168
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	e1 d2       	rcall	.+1474   	; 0x784 <main>
     1c2:	0c 94 19 0d 	jmp	0x1a32	; 0x1a32 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_node2_switch>:

int ADC_ready = 0;

void adc_node2_switch(int channel){
	//Use channel 1
	switch(channel){
     1c8:	00 97       	sbiw	r24, 0x00	; 0
     1ca:	19 f0       	breq	.+6      	; 0x1d2 <adc_node2_switch+0xa>
     1cc:	01 97       	sbiw	r24, 0x01	; 1
     1ce:	49 f0       	breq	.+18     	; 0x1e2 <adc_node2_switch+0x1a>
     1d0:	08 95       	ret
		case 0:
		ADMUX &= ~(1 << MUX4) & ~(1 << MUX3) & ~(1 << MUX2) & ~(1 << MUX1) & ~(1 << MUX0);
     1d2:	ec e7       	ldi	r30, 0x7C	; 124
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	80 81       	ld	r24, Z
     1d8:	80 7e       	andi	r24, 0xE0	; 224
     1da:	80 83       	st	Z, r24
		set_bit(PINF,PF1);
     1dc:	79 9a       	sbi	0x0f, 1	; 15
		clear_bit(PINF,PF0);
     1de:	78 98       	cbi	0x0f, 0	; 15
		break;
     1e0:	08 95       	ret
		
		case 1:
		ADMUX &= ~(1 << MUX4) & ~(1 << MUX3) & ~(1 << MUX2) & ~(1 << MUX1);
     1e2:	ec e7       	ldi	r30, 0x7C	; 124
     1e4:	f0 e0       	ldi	r31, 0x00	; 0
     1e6:	80 81       	ld	r24, Z
     1e8:	81 7e       	andi	r24, 0xE1	; 225
     1ea:	80 83       	st	Z, r24
		set_bit(ADMUX, MUX0);
     1ec:	80 81       	ld	r24, Z
     1ee:	81 60       	ori	r24, 0x01	; 1
     1f0:	80 83       	st	Z, r24
		set_bit(PINF,PF0);
     1f2:	78 9a       	sbi	0x0f, 0	; 15
		clear_bit(PINF,PF1);
     1f4:	79 98       	cbi	0x0f, 1	; 15
     1f6:	08 95       	ret

000001f8 <adc_node2_init>:
	}
}

void adc_node2_init(void) {
	//Use AVCC as reference, result left adjusted
	ADMUX |= (1 << REFS0) | (1 << REFS1);
     1f8:	ec e7       	ldi	r30, 0x7C	; 124
     1fa:	f0 e0       	ldi	r31, 0x00	; 0
     1fc:	80 81       	ld	r24, Z
     1fe:	80 6c       	ori	r24, 0xC0	; 192
     200:	80 83       	st	Z, r24
	// Use channel 0
	ADMUX &= ~(1 << MUX4) & ~(1 << MUX3) & ~(1 << MUX2) & ~(1 << MUX1) & ~(1 << MUX0);
     202:	80 81       	ld	r24, Z
     204:	80 7e       	andi	r24, 0xE0	; 224
     206:	80 83       	st	Z, r24
	//Enable ADC
	set_bit(ADCSRA, ADEN);
     208:	ea e7       	ldi	r30, 0x7A	; 122
     20a:	f0 e0       	ldi	r31, 0x00	; 0
     20c:	80 81       	ld	r24, Z
     20e:	80 68       	ori	r24, 0x80	; 128
     210:	80 83       	st	Z, r24
	//Set prescalar 128
	set_bit(ADCSRA, ADPS2);
     212:	80 81       	ld	r24, Z
     214:	84 60       	ori	r24, 0x04	; 4
     216:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     218:	80 81       	ld	r24, Z
     21a:	82 60       	ori	r24, 0x02	; 2
     21c:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);
     21e:	80 81       	ld	r24, Z
     220:	81 60       	ori	r24, 0x01	; 1
     222:	80 83       	st	Z, r24
	//Enable interrupt
	//set_bit(ADCSRA, ADIE);
	// input pins on arduino
	clear_bit(DDRF,PF0);
     224:	80 98       	cbi	0x10, 0	; 16
     226:	08 95       	ret

00000228 <adc_node2_read>:

}

uint16_t adc_node2_read(void) {
	//Start the ADC
	ADCSRA |= (1 << ADSC);
     228:	ea e7       	ldi	r30, 0x7A	; 122
     22a:	f0 e0       	ldi	r31, 0x00	; 0
     22c:	80 81       	ld	r24, Z
     22e:	80 64       	ori	r24, 0x40	; 64
     230:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     232:	87 ec       	ldi	r24, 0xC7	; 199
     234:	90 e0       	ldi	r25, 0x00	; 0
     236:	01 97       	sbiw	r24, 0x01	; 1
     238:	f1 f7       	brne	.-4      	; 0x236 <adc_node2_read+0xe>
     23a:	00 c0       	rjmp	.+0      	; 0x23c <adc_node2_read+0x14>
     23c:	00 00       	nop
	_delay_us(50);
	ADC_ready = 0;
     23e:	10 92 87 02 	sts	0x0287, r1
     242:	10 92 86 02 	sts	0x0286, r1
	uint16_t data = ADCL | ADCH << 8;
     246:	80 91 78 00 	lds	r24, 0x0078
     24a:	20 91 79 00 	lds	r18, 0x0079
     24e:	90 e0       	ldi	r25, 0x00	; 0
	return data;
	
	
}
     250:	92 2b       	or	r25, r18
     252:	08 95       	ret

00000254 <CAN_timer_init>:
#include "MCPkontroll.h"
#include "bit_operations.h"
uint8_t rx_flag = 0;
void CAN_timer_init(){
	// setting up timer 3
	set_bit(TCCR5B, CS51);	//Prescalar 8
     254:	e1 e2       	ldi	r30, 0x21	; 33
     256:	f1 e0       	ldi	r31, 0x01	; 1
     258:	80 81       	ld	r24, Z
     25a:	82 60       	ori	r24, 0x02	; 2
     25c:	80 83       	st	Z, r24
	set_bit(TCCR5B, WGM52); //Set CTC mode, TOP at OCR5A
     25e:	80 81       	ld	r24, Z
     260:	88 60       	ori	r24, 0x08	; 8
     262:	80 83       	st	Z, r24
	
	OCR3B = 8000;
     264:	80 e4       	ldi	r24, 0x40	; 64
     266:	9f e1       	ldi	r25, 0x1F	; 31
     268:	90 93 9b 00 	sts	0x009B, r25
     26c:	80 93 9a 00 	sts	0x009A, r24
     270:	08 95       	ret

00000272 <CAN_init>:
}
void CAN_init(){
	MCP_init();
     272:	e6 d2       	rcall	.+1484   	; 0x840 <MCP_init>
	// Turn mask/filters off
	MCP_bit_mod(MCP_RXB0CTRL, 0b01100100, 0xFF);
     274:	4f ef       	ldi	r20, 0xFF	; 255
     276:	64 e6       	ldi	r22, 0x64	; 100
     278:	80 e6       	ldi	r24, 0x60	; 96
     27a:	c1 d2       	rcall	.+1410   	; 0x7fe <MCP_bit_mod>
	
	// Set LoopBack mode on
	MCP_bit_mod(MCP_CANCTRL, MODE_MASK, MODE_NORMAL); // MCP_CANCTRL = MODE_LOOPBACK;
     27c:	40 e0       	ldi	r20, 0x00	; 0
     27e:	60 ee       	ldi	r22, 0xE0	; 224
     280:	8f e0       	ldi	r24, 0x0F	; 15
     282:	bd d2       	rcall	.+1402   	; 0x7fe <MCP_bit_mod>
	
	// Enable interrupt when a valid message has been received
	MCP_bit_mod(MCP_CANINTE, MCP_RX0IF, 1);
     284:	41 e0       	ldi	r20, 0x01	; 1
     286:	61 e0       	ldi	r22, 0x01	; 1
     288:	8b e2       	ldi	r24, 0x2B	; 43
     28a:	b9 d2       	rcall	.+1394   	; 0x7fe <MCP_bit_mod>
	MCP_bit_mod(MCP_CANINTE, MCP_TX0IF, 1);
     28c:	41 e0       	ldi	r20, 0x01	; 1
     28e:	64 e0       	ldi	r22, 0x04	; 4
     290:	8b e2       	ldi	r24, 0x2B	; 43
     292:	b5 d2       	rcall	.+1386   	; 0x7fe <MCP_bit_mod>
	if ((MCP_read(MCP_CANSTAT) & MODE_MASK) != MODE_NORMAL)
     294:	8e e0       	ldi	r24, 0x0E	; 14
     296:	99 d2       	rcall	.+1330   	; 0x7ca <MCP_read>
     298:	80 7e       	andi	r24, 0xE0	; 224
     29a:	19 f0       	breq	.+6      	; 0x2a2 <CAN_init+0x30>
	{
		printf("NOT in normal mode!\n");
     29c:	87 e0       	ldi	r24, 0x07	; 7
     29e:	92 e0       	ldi	r25, 0x02	; 2
     2a0:	bf d7       	rcall	.+3966   	; 0x1220 <puts>
	}
	char temp = MCP_read(MCP_CANCTRL);
     2a2:	8f e0       	ldi	r24, 0x0F	; 15
     2a4:	92 c2       	rjmp	.+1316   	; 0x7ca <MCP_read>
     2a6:	08 95       	ret

000002a8 <CAN_check_error>:
	}
	return 0;
}

int CAN_check_error(void){
	uint8_t error = MCP_read(MCP_TXB0CTRL);
     2a8:	80 e3       	ldi	r24, 0x30	; 48
     2aa:	8f d2       	rcall	.+1310   	; 0x7ca <MCP_read>
	// Checking transmission error
	if(test_bit(error,4)){return -1;}
     2ac:	84 fd       	sbrc	r24, 4
     2ae:	05 c0       	rjmp	.+10     	; 0x2ba <CAN_check_error+0x12>
		
	// checking for message lost arbitration
	if(test_bit(error,5)){return -2;}
     2b0:	85 ff       	sbrs	r24, 5
     2b2:	06 c0       	rjmp	.+12     	; 0x2c0 <CAN_check_error+0x18>
     2b4:	8e ef       	ldi	r24, 0xFE	; 254
     2b6:	9f ef       	ldi	r25, 0xFF	; 255
     2b8:	08 95       	ret
}

int CAN_check_error(void){
	uint8_t error = MCP_read(MCP_TXB0CTRL);
	// Checking transmission error
	if(test_bit(error,4)){return -1;}
     2ba:	8f ef       	ldi	r24, 0xFF	; 255
     2bc:	9f ef       	ldi	r25, 0xFF	; 255
     2be:	08 95       	ret
		
	// checking for message lost arbitration
	if(test_bit(error,5)){return -2;}
	else{return 1;}
     2c0:	81 e0       	ldi	r24, 0x01	; 1
     2c2:	90 e0       	ldi	r25, 0x00	; 0
}
     2c4:	08 95       	ret

000002c6 <CAN_completed_transmit>:

int CAN_completed_transmit(void){
	if (test_bit(MCP_read(MCP_TXB0CTRL),3)){
     2c6:	80 e3       	ldi	r24, 0x30	; 48
     2c8:	80 d2       	rcall	.+1280   	; 0x7ca <MCP_read>
     2ca:	86 95       	lsr	r24
     2cc:	86 95       	lsr	r24
     2ce:	86 95       	lsr	r24
     2d0:	91 e0       	ldi	r25, 0x01	; 1
     2d2:	89 27       	eor	r24, r25
		return 0;
	}
	else{
		return 1;
	}
}
     2d4:	81 70       	andi	r24, 0x01	; 1
     2d6:	90 e0       	ldi	r25, 0x00	; 0
     2d8:	08 95       	ret

000002da <CAN_transmit>:
		printf("NOT in normal mode!\n");
	}
	char temp = MCP_read(MCP_CANCTRL);
}

int CAN_transmit(struct CAN_message message){
     2da:	ef 92       	push	r14
     2dc:	ff 92       	push	r15
     2de:	0f 93       	push	r16
     2e0:	1f 93       	push	r17
     2e2:	cf 93       	push	r28
     2e4:	df 93       	push	r29
     2e6:	cd b7       	in	r28, 0x3d	; 61
     2e8:	de b7       	in	r29, 0x3e	; 62
     2ea:	2a 97       	sbiw	r28, 0x0a	; 10
     2ec:	0f b6       	in	r0, 0x3f	; 63
     2ee:	f8 94       	cli
     2f0:	de bf       	out	0x3e, r29	; 62
     2f2:	0f be       	out	0x3f, r0	; 63
     2f4:	cd bf       	out	0x3d, r28	; 61
     2f6:	09 83       	std	Y+1, r16	; 0x01
     2f8:	e1 2e       	mov	r14, r17
     2fa:	1a 83       	std	Y+2, r17	; 0x02
     2fc:	2b 83       	std	Y+3, r18	; 0x03
     2fe:	3c 83       	std	Y+4, r19	; 0x04
     300:	4d 83       	std	Y+5, r20	; 0x05
     302:	5e 83       	std	Y+6, r21	; 0x06
     304:	6f 83       	std	Y+7, r22	; 0x07
     306:	78 87       	std	Y+8, r23	; 0x08
     308:	89 87       	std	Y+9, r24	; 0x09
     30a:	9a 87       	std	Y+10, r25	; 0x0a
	if (CAN_completed_transmit()){
     30c:	dc df       	rcall	.-72     	; 0x2c6 <CAN_completed_transmit>
     30e:	89 2b       	or	r24, r25
     310:	41 f1       	breq	.+80     	; 0x362 <CAN_transmit+0x88>
		//printf("Transmit is good \n");
		// Setting the standard identifier
		MCP_write(message.id >> 3, MCP_TXB0SIDH);
     312:	61 e3       	ldi	r22, 0x31	; 49
     314:	80 2f       	mov	r24, r16
     316:	86 95       	lsr	r24
     318:	86 95       	lsr	r24
     31a:	86 95       	lsr	r24
     31c:	47 d2       	rcall	.+1166   	; 0x7ac <MCP_write>
		MCP_write(message.id << 5, MCP_TXB0SIDL);
     31e:	62 e3       	ldi	r22, 0x32	; 50
     320:	80 2f       	mov	r24, r16
     322:	82 95       	swap	r24
     324:	88 0f       	add	r24, r24
     326:	80 7e       	andi	r24, 0xE0	; 224
     328:	41 d2       	rcall	.+1154   	; 0x7ac <MCP_write>
		
		// setting data length
		MCP_write((0x0F) & message.length, MCP_TXB0DLC);
     32a:	65 e3       	ldi	r22, 0x35	; 53
     32c:	81 2f       	mov	r24, r17
     32e:	8f 70       	andi	r24, 0x0F	; 15
     330:	3d d2       	rcall	.+1146   	; 0x7ac <MCP_write>
		
		// setting data bytes
		for (uint8_t i = 0x00; i< message.length; i++){
     332:	11 23       	and	r17, r17
     334:	89 f0       	breq	.+34     	; 0x358 <CAN_transmit+0x7e>
     336:	8e 01       	movw	r16, r28
     338:	0d 5f       	subi	r16, 0xFD	; 253
     33a:	1f 4f       	sbci	r17, 0xFF	; 255
     33c:	86 e3       	ldi	r24, 0x36	; 54
     33e:	e8 0e       	add	r14, r24
     340:	0f 2e       	mov	r0, r31
     342:	f6 e3       	ldi	r31, 0x36	; 54
     344:	ff 2e       	mov	r15, r31
     346:	f0 2d       	mov	r31, r0
			MCP_write(message.data[i], MCP_TXB0D0+i);
     348:	6f 2d       	mov	r22, r15
     34a:	f8 01       	movw	r30, r16
     34c:	81 91       	ld	r24, Z+
     34e:	8f 01       	movw	r16, r30
     350:	2d d2       	rcall	.+1114   	; 0x7ac <MCP_write>
     352:	f3 94       	inc	r15
		
		// setting data length
		MCP_write((0x0F) & message.length, MCP_TXB0DLC);
		
		// setting data bytes
		for (uint8_t i = 0x00; i< message.length; i++){
     354:	fe 10       	cpse	r15, r14
     356:	f8 cf       	rjmp	.-16     	; 0x348 <CAN_transmit+0x6e>
			MCP_write(message.data[i], MCP_TXB0D0+i);
		}
		MCP_rts(1);
     358:	81 e0       	ldi	r24, 0x01	; 1
     35a:	44 d2       	rcall	.+1160   	; 0x7e4 <MCP_rts>
	}
	else{
		printf("Did not transmit\n");
		if(CAN_check_error()<0){return -1;}
	}
	return 0;
     35c:	80 e0       	ldi	r24, 0x00	; 0
     35e:	90 e0       	ldi	r25, 0x00	; 0
     360:	0a c0       	rjmp	.+20     	; 0x376 <CAN_transmit+0x9c>
			MCP_write(message.data[i], MCP_TXB0D0+i);
		}
		MCP_rts(1);
	}
	else{
		printf("Did not transmit\n");
     362:	8b e1       	ldi	r24, 0x1B	; 27
     364:	92 e0       	ldi	r25, 0x02	; 2
     366:	5c d7       	rcall	.+3768   	; 0x1220 <puts>
		if(CAN_check_error()<0){return -1;}
     368:	9f df       	rcall	.-194    	; 0x2a8 <CAN_check_error>
     36a:	99 0f       	add	r25, r25
     36c:	99 0b       	sbc	r25, r25
     36e:	89 2f       	mov	r24, r25
     370:	99 27       	eor	r25, r25
     372:	87 fd       	sbrc	r24, 7
     374:	90 95       	com	r25
	}
	return 0;
}
     376:	2a 96       	adiw	r28, 0x0a	; 10
     378:	0f b6       	in	r0, 0x3f	; 63
     37a:	f8 94       	cli
     37c:	de bf       	out	0x3e, r29	; 62
     37e:	0f be       	out	0x3f, r0	; 63
     380:	cd bf       	out	0x3d, r28	; 61
     382:	df 91       	pop	r29
     384:	cf 91       	pop	r28
     386:	1f 91       	pop	r17
     388:	0f 91       	pop	r16
     38a:	ff 90       	pop	r15
     38c:	ef 90       	pop	r14
     38e:	08 95       	ret

00000390 <CAN_receive>:
	else{
		return 1;
	}
}

struct CAN_message CAN_receive(void){
     390:	af 92       	push	r10
     392:	bf 92       	push	r11
     394:	cf 92       	push	r12
     396:	df 92       	push	r13
     398:	ef 92       	push	r14
     39a:	ff 92       	push	r15
     39c:	0f 93       	push	r16
     39e:	1f 93       	push	r17
     3a0:	cf 93       	push	r28
     3a2:	df 93       	push	r29
     3a4:	cd b7       	in	r28, 0x3d	; 61
     3a6:	de b7       	in	r29, 0x3e	; 62
     3a8:	2a 97       	sbiw	r28, 0x0a	; 10
     3aa:	0f b6       	in	r0, 0x3f	; 63
     3ac:	f8 94       	cli
     3ae:	de bf       	out	0x3e, r29	; 62
     3b0:	0f be       	out	0x3f, r0	; 63
     3b2:	cd bf       	out	0x3d, r28	; 61
     3b4:	7c 01       	movw	r14, r24
	struct CAN_message new_message;
	MCP_read(MCP_RXB0SIDL) >> 5;
     3b6:	82 e6       	ldi	r24, 0x62	; 98
     3b8:	08 d2       	rcall	.+1040   	; 0x7ca <MCP_read>
	MCP_read(MCP_RXB0SIDH) << 3;
     3ba:	81 e6       	ldi	r24, 0x61	; 97
     3bc:	06 d2       	rcall	.+1036   	; 0x7ca <MCP_read>
	if(MCP_read(MCP_CANINTF) && MCP_RX0IF){
     3be:	8c e2       	ldi	r24, 0x2C	; 44
     3c0:	04 d2       	rcall	.+1032   	; 0x7ca <MCP_read>
     3c2:	88 23       	and	r24, r24
     3c4:	49 f1       	breq	.+82     	; 0x418 <CAN_receive+0x88>
		// writing the 8 bits we want from IDH and IDL
		new_message.id = MCP_read(MCP_RXB0SIDL) >> 5;
     3c6:	82 e6       	ldi	r24, 0x62	; 98
     3c8:	00 d2       	rcall	.+1024   	; 0x7ca <MCP_read>
     3ca:	a8 2e       	mov	r10, r24
		new_message.id |= MCP_read(MCP_RXB0SIDH) << 3;
     3cc:	81 e6       	ldi	r24, 0x61	; 97
     3ce:	fd d1       	rcall	.+1018   	; 0x7ca <MCP_read>
     3d0:	28 e0       	ldi	r18, 0x08	; 8
     3d2:	82 9f       	mul	r24, r18
     3d4:	c0 01       	movw	r24, r0
     3d6:	11 24       	eor	r1, r1
	struct CAN_message new_message;
	MCP_read(MCP_RXB0SIDL) >> 5;
	MCP_read(MCP_RXB0SIDH) << 3;
	if(MCP_read(MCP_CANINTF) && MCP_RX0IF){
		// writing the 8 bits we want from IDH and IDL
		new_message.id = MCP_read(MCP_RXB0SIDL) >> 5;
     3d8:	a6 94       	lsr	r10
     3da:	a6 94       	lsr	r10
     3dc:	a6 94       	lsr	r10
     3de:	a6 94       	lsr	r10
     3e0:	a6 94       	lsr	r10
		new_message.id |= MCP_read(MCP_RXB0SIDH) << 3;
     3e2:	a8 2a       	or	r10, r24
		// Get the length (only last 4 bits)
		new_message.length = MCP_read(0x65);
     3e4:	85 e6       	ldi	r24, 0x65	; 101
     3e6:	f1 d1       	rcall	.+994    	; 0x7ca <MCP_read>
     3e8:	b8 2e       	mov	r11, r24
		
		// Get the required data from RXB0DM
		for(uint8_t i = 0; i < new_message.length; i++){
     3ea:	88 23       	and	r24, r24
     3ec:	d1 f0       	breq	.+52     	; 0x422 <CAN_receive+0x92>
     3ee:	8e 01       	movw	r16, r28
     3f0:	0d 5f       	subi	r16, 0xFD	; 253
     3f2:	1f 4f       	sbci	r17, 0xFF	; 255
     3f4:	0f 2e       	mov	r0, r31
     3f6:	f6 e6       	ldi	r31, 0x66	; 102
     3f8:	cf 2e       	mov	r12, r31
     3fa:	f0 2d       	mov	r31, r0
     3fc:	c8 0e       	add	r12, r24
     3fe:	0f 2e       	mov	r0, r31
     400:	f6 e6       	ldi	r31, 0x66	; 102
     402:	df 2e       	mov	r13, r31
     404:	f0 2d       	mov	r31, r0
			new_message.data[i] = MCP_read(MCP_RXB0D0 + i);
     406:	8d 2d       	mov	r24, r13
     408:	e0 d1       	rcall	.+960    	; 0x7ca <MCP_read>
     40a:	f8 01       	movw	r30, r16
     40c:	81 93       	st	Z+, r24
     40e:	8f 01       	movw	r16, r30
     410:	d3 94       	inc	r13
		new_message.id |= MCP_read(MCP_RXB0SIDH) << 3;
		// Get the length (only last 4 bits)
		new_message.length = MCP_read(0x65);
		
		// Get the required data from RXB0DM
		for(uint8_t i = 0; i < new_message.length; i++){
     412:	dc 10       	cpse	r13, r12
     414:	f8 cf       	rjmp	.-16     	; 0x406 <CAN_receive+0x76>
     416:	05 c0       	rjmp	.+10     	; 0x422 <CAN_receive+0x92>
		}
	}

	else{
		// message not received
		printf("Message not received\n");
     418:	8c e2       	ldi	r24, 0x2C	; 44
     41a:	92 e0       	ldi	r25, 0x02	; 2
     41c:	01 d7       	rcall	.+3586   	; 0x1220 <puts>
		new_message.id = -1;
     41e:	aa 24       	eor	r10, r10
     420:	aa 94       	dec	r10
	}
	MCP_bit_mod(MCP_CANINTF, 0xff, 0);
     422:	40 e0       	ldi	r20, 0x00	; 0
     424:	6f ef       	ldi	r22, 0xFF	; 255
     426:	8c e2       	ldi	r24, 0x2C	; 44
     428:	ea d1       	rcall	.+980    	; 0x7fe <MCP_bit_mod>
	
	return new_message;
     42a:	a9 82       	std	Y+1, r10	; 0x01
     42c:	ba 82       	std	Y+2, r11	; 0x02
     42e:	8a e0       	ldi	r24, 0x0A	; 10
     430:	fe 01       	movw	r30, r28
     432:	31 96       	adiw	r30, 0x01	; 1
     434:	d7 01       	movw	r26, r14
     436:	01 90       	ld	r0, Z+
     438:	0d 92       	st	X+, r0
     43a:	8a 95       	dec	r24
     43c:	e1 f7       	brne	.-8      	; 0x436 <CAN_receive+0xa6>

     43e:	c7 01       	movw	r24, r14
     440:	2a 96       	adiw	r28, 0x0a	; 10
     442:	0f b6       	in	r0, 0x3f	; 63
     444:	f8 94       	cli
     446:	de bf       	out	0x3e, r29	; 62
     448:	0f be       	out	0x3f, r0	; 63
     44a:	cd bf       	out	0x3d, r28	; 61
     44c:	df 91       	pop	r29
     44e:	cf 91       	pop	r28
     450:	1f 91       	pop	r17
     452:	0f 91       	pop	r16
     454:	ff 90       	pop	r15
     456:	ef 90       	pop	r14
     458:	df 90       	pop	r13
     45a:	cf 90       	pop	r12
     45c:	bf 90       	pop	r11
     45e:	af 90       	pop	r10
     460:	08 95       	ret

00000462 <dac_write>:
#define SLAVE_ADDRESS_WRITE 0x50;
// 


void dac_write(uint8_t value)
{
     462:	cf 93       	push	r28
     464:	df 93       	push	r29
     466:	00 d0       	rcall	.+0      	; 0x468 <dac_write+0x6>
     468:	cd b7       	in	r28, 0x3d	; 61
     46a:	de b7       	in	r29, 0x3e	; 62
	
	unsigned char msgSize = 3;
	unsigned char i2c_write[3];
	
	i2c_write[0] = SLAVE_ADDRESS_WRITE;
     46c:	90 e5       	ldi	r25, 0x50	; 80
     46e:	99 83       	std	Y+1, r25	; 0x01
	i2c_write[1] = 0x00;
     470:	1a 82       	std	Y+2, r1	; 0x02
	i2c_write[2] = (uint8_t) value;
     472:	8b 83       	std	Y+3, r24	; 0x03
     474:	80 e1       	ldi	r24, 0x10	; 16
     476:	8a 95       	dec	r24
     478:	f1 f7       	brne	.-4      	; 0x476 <dac_write+0x14>
     47a:	00 c0       	rjmp	.+0      	; 0x47c <dac_write+0x1a>
	_delay_us(50);
	
	TWI_Start_Transceiver_With_Data(i2c_write, msgSize);
     47c:	63 e0       	ldi	r22, 0x03	; 3
     47e:	ce 01       	movw	r24, r28
     480:	01 96       	adiw	r24, 0x01	; 1
     482:	d1 d3       	rcall	.+1954   	; 0xc26 <TWI_Start_Transceiver_With_Data>
	//printf("slutten av dac_write\n");
}
     484:	0f 90       	pop	r0
     486:	0f 90       	pop	r0
     488:	0f 90       	pop	r0
     48a:	df 91       	pop	r29
     48c:	cf 91       	pop	r28
     48e:	08 95       	ret

00000490 <choose_game_options>:
#include "sonoid.h"
#include "PID.h"
#include "pwm.h"


int choose_game_options(){
     490:	cf 93       	push	r28
     492:	df 93       	push	r29
     494:	cd b7       	in	r28, 0x3d	; 61
     496:	de b7       	in	r29, 0x3e	; 62
     498:	63 97       	sbiw	r28, 0x13	; 19
     49a:	0f b6       	in	r0, 0x3f	; 63
     49c:	f8 94       	cli
     49e:	de bf       	out	0x3e, r29	; 62
     4a0:	0f be       	out	0x3f, r0	; 63
     4a2:	cd bf       	out	0x3d, r28	; 61
	// Necessary Initializing
	int seconds = 0;
	int second_check = 0;   // second updater

	int channel_change = 0; // change which ir we check
	uint16_t threshold = ir_threshold(0xa);
     4a4:	8a e0       	ldi	r24, 0x0A	; 10
     4a6:	90 e0       	ldi	r25, 0x00	; 0
     4a8:	c1 d0       	rcall	.+386    	; 0x62c <ir_threshold>
     4aa:	9f 87       	std	Y+15, r25	; 0x0f
     4ac:	8e 87       	std	Y+14, r24	; 0x0e

	struct Score scorecount; // initializing the IRs
	struct Score ir_bottom;
	
	scorecount.score = 0;
	scorecount.flag = 1;
     4ae:	81 e0       	ldi	r24, 0x01	; 1
     4b0:	8a 8b       	std	Y+18, r24	; 0x12
     4b2:	1b 8a       	std	Y+19, r1	; 0x13
	ir_bottom.score = 0;
	ir_bottom.flag = 1;
     4b4:	c1 2c       	mov	r12, r1
     4b6:	d1 2c       	mov	r13, r1
     4b8:	76 01       	movw	r14, r12
     4ba:	e3 94       	inc	r14
		
	motor_cal();
     4bc:	1a d2       	rcall	.+1076   	; 0x8f2 <motor_cal>
	int16_t max_encoder_value = motor_set_enc_maxval();
     4be:	2b d2       	rcall	.+1110   	; 0x916 <motor_set_enc_maxval>
     4c0:	99 8b       	std	Y+17, r25	; 0x11
     4c2:	88 8b       	std	Y+16, r24	; 0x10
	struct Score scorecount; // initializing the IRs
	struct Score ir_bottom;
	
	scorecount.score = 0;
	scorecount.flag = 1;
	ir_bottom.score = 0;
     4c4:	41 2c       	mov	r4, r1
     4c6:	51 2c       	mov	r5, r1
	uint16_t threshold = ir_threshold(0xa);

	struct Score scorecount; // initializing the IRs
	struct Score ir_bottom;
	
	scorecount.score = 0;
     4c8:	61 2c       	mov	r6, r1
     4ca:	1d 86       	std	Y+13, r1	; 0x0d
int choose_game_options(){
	// Necessary Initializing
	int seconds = 0;
	int second_check = 0;   // second updater

	int channel_change = 0; // change which ir we check
     4cc:	a1 2c       	mov	r10, r1
     4ce:	b1 2c       	mov	r11, r1


int choose_game_options(){
	// Necessary Initializing
	int seconds = 0;
	int second_check = 0;   // second updater
     4d0:	1c 86       	std	Y+12, r1	; 0x0c
     4d2:	1b 86       	std	Y+11, r1	; 0x0b
#include "pwm.h"


int choose_game_options(){
	// Necessary Initializing
	int seconds = 0;
     4d4:	21 2c       	mov	r2, r1
     4d6:	31 2c       	mov	r3, r1
	motor_cal();
	int16_t max_encoder_value = motor_set_enc_maxval();
	struct CAN_message game;
	
	while(1){
		if(TIFR3 & (1 << OCF3B)){
     4d8:	c2 9b       	sbis	0x18, 2	; 24
     4da:	1f c0       	rjmp	.+62     	; 0x51a <choose_game_options+0x8a>
			game = CAN_receive();
     4dc:	ce 01       	movw	r24, r28
     4de:	01 96       	adiw	r24, 0x01	; 1
     4e0:	57 df       	rcall	.-338    	; 0x390 <CAN_receive>
     4e2:	99 80       	ldd	r9, Y+1	; 0x01
     4e4:	7b 80       	ldd	r7, Y+3	; 0x03
     4e6:	8e 80       	ldd	r8, Y+6	; 0x06
			adc_node2_switch(channel_change);
     4e8:	c5 01       	movw	r24, r10
     4ea:	6e de       	rcall	.-804    	; 0x1c8 <adc_node2_switch>
			channel_change = !channel_change;
     4ec:	81 e0       	ldi	r24, 0x01	; 1
     4ee:	ab 28       	or	r10, r11
     4f0:	09 f0       	breq	.+2      	; 0x4f4 <choose_game_options+0x64>
     4f2:	80 e0       	ldi	r24, 0x00	; 0
     4f4:	a8 2e       	mov	r10, r24
     4f6:	b1 2c       	mov	r11, r1
			// updating second checker
			second_check += 1;
     4f8:	ab 85       	ldd	r26, Y+11	; 0x0b
     4fa:	bc 85       	ldd	r27, Y+12	; 0x0c
     4fc:	11 96       	adiw	r26, 0x01	; 1
     4fe:	bc 87       	std	Y+12, r27	; 0x0c
     500:	ab 87       	std	Y+11, r26	; 0x0b
			if(second_check == 10){
     502:	1a 97       	sbiw	r26, 0x0a	; 10
     504:	29 f4       	brne	.+10     	; 0x510 <choose_game_options+0x80>
				seconds += 1;
     506:	bf ef       	ldi	r27, 0xFF	; 255
     508:	2b 1a       	sub	r2, r27
     50a:	3b 0a       	sbc	r3, r27
				//printf("second check: %d \n", seconds);
				second_check = 0;
     50c:	1b 86       	std	Y+11, r1	; 0x0b
     50e:	1c 86       	std	Y+12, r1	; 0x0c
			}
			// Clear interrupt and reset counter
			TCNT3 = 0;
     510:	e4 e9       	ldi	r30, 0x94	; 148
     512:	f0 e0       	ldi	r31, 0x00	; 0
     514:	11 82       	std	Z+1, r1	; 0x01
     516:	10 82       	st	Z, r1
			TIFR3 |= (1 << OCF3B);
     518:	c2 9a       	sbi	0x18, 2	; 24
		}
		if(game.id != 1){
     51a:	f1 e0       	ldi	r31, 0x01	; 1
     51c:	9f 16       	cp	r9, r31
     51e:	09 f4       	brne	.+2      	; 0x522 <choose_game_options+0x92>
     520:	7c c0       	rjmp	.+248    	; 0x61a <choose_game_options+0x18a>
			switch(game.id){
     522:	8b e0       	ldi	r24, 0x0B	; 11
     524:	98 16       	cp	r9, r24
     526:	b1 f0       	breq	.+44     	; 0x554 <choose_game_options+0xc4>
     528:	89 15       	cp	r24, r9
     52a:	20 f0       	brcs	.+8      	; 0x534 <choose_game_options+0xa4>
     52c:	9a e0       	ldi	r25, 0x0A	; 10
     52e:	99 16       	cp	r9, r25
     530:	41 f0       	breq	.+16     	; 0x542 <choose_game_options+0xb2>
     532:	41 c0       	rjmp	.+130    	; 0x5b6 <choose_game_options+0x126>
     534:	ae e0       	ldi	r26, 0x0E	; 14
     536:	9a 16       	cp	r9, r26
     538:	a9 f0       	breq	.+42     	; 0x564 <choose_game_options+0xd4>
     53a:	bf e0       	ldi	r27, 0x0F	; 15
     53c:	9b 16       	cp	r9, r27
     53e:	39 f1       	breq	.+78     	; 0x58e <choose_game_options+0xfe>
     540:	3a c0       	rjmp	.+116    	; 0x5b6 <choose_game_options+0x126>
				case 10:
				PWM_control(game.data[0]);
     542:	87 2d       	mov	r24, r7
     544:	4f d3       	rcall	.+1694   	; 0xbe4 <PWM_control>
				PID_regulator(game.data[3], max_encoder_value);
     546:	68 89       	ldd	r22, Y+16	; 0x10
     548:	79 89       	ldd	r23, Y+17	; 0x11
     54a:	88 2d       	mov	r24, r8
     54c:	3c d2       	rcall	.+1144   	; 0x9c6 <PID_regulator>
				scorecount.score = seconds;
     54e:	62 2c       	mov	r6, r2
     550:	3d 86       	std	Y+13, r3	; 0x0d
				//printf("score (seconds): %d \n", seconds);
				break;
     552:	31 c0       	rjmp	.+98     	; 0x5b6 <choose_game_options+0x126>
				
				case 11:
				joystick_drive(game.data[0],game.data[3]);
     554:	68 2d       	mov	r22, r8
     556:	70 e0       	ldi	r23, 0x00	; 0
     558:	87 2d       	mov	r24, r7
     55a:	90 e0       	ldi	r25, 0x00	; 0
     55c:	ec d1       	rcall	.+984    	; 0x936 <joystick_drive>
				scorecount.score = seconds;
     55e:	62 2c       	mov	r6, r2
     560:	3d 86       	std	Y+13, r3	; 0x0d
				break;
     562:	29 c0       	rjmp	.+82     	; 0x5b6 <choose_game_options+0x126>

				case 14:
				PWM_control(game.data[0]);
     564:	87 2d       	mov	r24, r7
     566:	3e d3       	rcall	.+1660   	; 0xbe4 <PWM_control>
				PID_regulator(game.data[3], max_encoder_value);
     568:	68 89       	ldd	r22, Y+16	; 0x10
     56a:	79 89       	ldd	r23, Y+17	; 0x11
     56c:	88 2d       	mov	r24, r8
     56e:	2b d2       	rcall	.+1110   	; 0x9c6 <PID_regulator>
				if(!channel_change){scorecount = ir_score_update(threshold,scorecount);}
     570:	a1 14       	cp	r10, r1
     572:	b1 04       	cpc	r11, r1
     574:	19 f5       	brne	.+70     	; 0x5bc <choose_game_options+0x12c>
     576:	46 2d       	mov	r20, r6
     578:	5d 85       	ldd	r21, Y+13	; 0x0d
     57a:	6a 89       	ldd	r22, Y+18	; 0x12
     57c:	7b 89       	ldd	r23, Y+19	; 0x13
     57e:	8e 85       	ldd	r24, Y+14	; 0x0e
     580:	9f 85       	ldd	r25, Y+15	; 0x0f
     582:	c3 d0       	rcall	.+390    	; 0x70a <ir_score_update>
     584:	8a 8b       	std	Y+18, r24	; 0x12
     586:	9b 8b       	std	Y+19, r25	; 0x13
     588:	66 2e       	mov	r6, r22
     58a:	7d 87       	std	Y+13, r23	; 0x0d
     58c:	20 c0       	rjmp	.+64     	; 0x5ce <choose_game_options+0x13e>
				break;
				
				case 15:
				joystick_drive(game.data[0],game.data[3]);
     58e:	68 2d       	mov	r22, r8
     590:	70 e0       	ldi	r23, 0x00	; 0
     592:	87 2d       	mov	r24, r7
     594:	90 e0       	ldi	r25, 0x00	; 0
     596:	cf d1       	rcall	.+926    	; 0x936 <joystick_drive>
				if(!channel_change){scorecount = ir_score_update(threshold,scorecount);}
     598:	a1 14       	cp	r10, r1
     59a:	b1 04       	cpc	r11, r1
     59c:	79 f4       	brne	.+30     	; 0x5bc <choose_game_options+0x12c>
     59e:	46 2d       	mov	r20, r6
     5a0:	5d 85       	ldd	r21, Y+13	; 0x0d
     5a2:	6a 89       	ldd	r22, Y+18	; 0x12
     5a4:	7b 89       	ldd	r23, Y+19	; 0x13
     5a6:	8e 85       	ldd	r24, Y+14	; 0x0e
     5a8:	9f 85       	ldd	r25, Y+15	; 0x0f
     5aa:	af d0       	rcall	.+350    	; 0x70a <ir_score_update>
     5ac:	8a 8b       	std	Y+18, r24	; 0x12
     5ae:	9b 8b       	std	Y+19, r25	; 0x13
     5b0:	66 2e       	mov	r6, r22
     5b2:	7d 87       	std	Y+13, r23	; 0x0d
     5b4:	0c c0       	rjmp	.+24     	; 0x5ce <choose_game_options+0x13e>
				break;
			}
			if(channel_change){
     5b6:	a1 14       	cp	r10, r1
     5b8:	b1 04       	cpc	r11, r1
     5ba:	49 f0       	breq	.+18     	; 0x5ce <choose_game_options+0x13e>
				ir_bottom = ir_score_update(threshold, ir_bottom);
     5bc:	62 01       	movw	r12, r4
     5be:	b7 01       	movw	r22, r14
     5c0:	a6 01       	movw	r20, r12
     5c2:	8e 85       	ldd	r24, Y+14	; 0x0e
     5c4:	9f 85       	ldd	r25, Y+15	; 0x0f
     5c6:	a1 d0       	rcall	.+322    	; 0x70a <ir_score_update>
     5c8:	6b 01       	movw	r12, r22
     5ca:	7c 01       	movw	r14, r24
     5cc:	2b 01       	movw	r4, r22
				//printf("ir_bottom = %d	channel_change = %d\n", ir_bottom.score, channel_change);
			}
			if(ir_bottom.score > 0){
     5ce:	14 14       	cp	r1, r4
     5d0:	15 04       	cpc	r1, r5
     5d2:	a4 f4       	brge	.+40     	; 0x5fc <choose_game_options+0x16c>
				game.data[7] = scorecount.score;
     5d4:	6a 86       	std	Y+10, r6	; 0x0a
				printf("score: %d\n", scorecount.score);
     5d6:	ed 85       	ldd	r30, Y+13	; 0x0d
     5d8:	ef 93       	push	r30
     5da:	6f 92       	push	r6
     5dc:	a1 e4       	ldi	r26, 0x41	; 65
     5de:	b2 e0       	ldi	r27, 0x02	; 2
     5e0:	bf 93       	push	r27
     5e2:	af 93       	push	r26
     5e4:	0c d6       	rcall	.+3096   	; 0x11fe <printf>
				game.data[6] = seconds;
     5e6:	29 86       	std	Y+9, r2	; 0x09
     5e8:	0f 90       	pop	r0
     5ea:	0f 90       	pop	r0
     5ec:	0f 90       	pop	r0
     5ee:	0f 90       	pop	r0
				seconds = 0;
				ir_bottom.score = 0;
				game.id = 0x01;
     5f0:	99 24       	eor	r9, r9
     5f2:	93 94       	inc	r9
			if(ir_bottom.score > 0){
				game.data[7] = scorecount.score;
				printf("score: %d\n", scorecount.score);
				game.data[6] = seconds;
				seconds = 0;
				ir_bottom.score = 0;
     5f4:	41 2c       	mov	r4, r1
     5f6:	51 2c       	mov	r5, r1
			}
			if(ir_bottom.score > 0){
				game.data[7] = scorecount.score;
				printf("score: %d\n", scorecount.score);
				game.data[6] = seconds;
				seconds = 0;
     5f8:	21 2c       	mov	r2, r1
     5fa:	31 2c       	mov	r3, r1
				ir_bottom.score = 0;
				game.id = 0x01;
			}
			//printf("id: %d		ir: %d		flag: %i\n", game.id, ir_bottom.score, ir_bottom.flag);
			//printf("score%d\n",scorecount.score);
			CAN_transmit(game);
     5fc:	99 82       	std	Y+1, r9	; 0x01
     5fe:	7b 82       	std	Y+3, r7	; 0x03
     600:	8e 82       	std	Y+6, r8	; 0x06
     602:	09 2d       	mov	r16, r9
     604:	1a 81       	ldd	r17, Y+2	; 0x02
     606:	27 2d       	mov	r18, r7
     608:	3c 81       	ldd	r19, Y+4	; 0x04
     60a:	4d 81       	ldd	r20, Y+5	; 0x05
     60c:	58 2d       	mov	r21, r8
     60e:	6f 81       	ldd	r22, Y+7	; 0x07
     610:	78 85       	ldd	r23, Y+8	; 0x08
     612:	89 85       	ldd	r24, Y+9	; 0x09
     614:	9a 85       	ldd	r25, Y+10	; 0x0a
     616:	61 de       	rcall	.-830    	; 0x2da <CAN_transmit>
     618:	02 c0       	rjmp	.+4      	; 0x61e <choose_game_options+0x18e>
		}
		else{
			scorecount.score = 0;
     61a:	61 2c       	mov	r6, r1
     61c:	1d 86       	std	Y+13, r1	; 0x0d
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     61e:	87 ea       	ldi	r24, 0xA7	; 167
     620:	91 e6       	ldi	r25, 0x61	; 97
     622:	01 97       	sbiw	r24, 0x01	; 1
     624:	f1 f7       	brne	.-4      	; 0x622 <choose_game_options+0x192>
     626:	00 c0       	rjmp	.+0      	; 0x628 <choose_game_options+0x198>
     628:	00 00       	nop
     62a:	56 cf       	rjmp	.-340    	; 0x4d8 <choose_game_options+0x48>

0000062c <ir_threshold>:
#include "adc_node2.h"
#include "bit_operations.h"



uint16_t ir_threshold(uint16_t filterTrigger){
     62c:	cf 92       	push	r12
     62e:	df 92       	push	r13
     630:	ef 92       	push	r14
     632:	ff 92       	push	r15
     634:	0f 93       	push	r16
     636:	1f 93       	push	r17
     638:	cf 93       	push	r28
     63a:	df 93       	push	r29
     63c:	6c 01       	movw	r12, r24
	uint16_t mean = 0;
	for (int i = 0; i<filterTrigger; i++){
     63e:	00 97       	sbiw	r24, 0x00	; 0
     640:	99 f0       	breq	.+38     	; 0x668 <ir_threshold+0x3c>
     642:	7c 01       	movw	r14, r24
     644:	c0 e0       	ldi	r28, 0x00	; 0
     646:	d0 e0       	ldi	r29, 0x00	; 0
#include "bit_operations.h"



uint16_t ir_threshold(uint16_t filterTrigger){
	uint16_t mean = 0;
     648:	00 e0       	ldi	r16, 0x00	; 0
     64a:	10 e0       	ldi	r17, 0x00	; 0
	for (int i = 0; i<filterTrigger; i++){
		mean += adc_node2_read();
     64c:	ed dd       	rcall	.-1062   	; 0x228 <adc_node2_read>
     64e:	08 0f       	add	r16, r24
     650:	19 1f       	adc	r17, r25
     652:	83 ec       	ldi	r24, 0xC3	; 195
     654:	99 e0       	ldi	r25, 0x09	; 9
     656:	01 97       	sbiw	r24, 0x01	; 1
     658:	f1 f7       	brne	.-4      	; 0x656 <ir_threshold+0x2a>
     65a:	00 c0       	rjmp	.+0      	; 0x65c <ir_threshold+0x30>
     65c:	00 00       	nop



uint16_t ir_threshold(uint16_t filterTrigger){
	uint16_t mean = 0;
	for (int i = 0; i<filterTrigger; i++){
     65e:	21 96       	adiw	r28, 0x01	; 1
     660:	ce 15       	cp	r28, r14
     662:	df 05       	cpc	r29, r15
     664:	99 f7       	brne	.-26     	; 0x64c <ir_threshold+0x20>
     666:	02 c0       	rjmp	.+4      	; 0x66c <ir_threshold+0x40>
#include "bit_operations.h"



uint16_t ir_threshold(uint16_t filterTrigger){
	uint16_t mean = 0;
     668:	00 e0       	ldi	r16, 0x00	; 0
     66a:	10 e0       	ldi	r17, 0x00	; 0
	for (int i = 0; i<filterTrigger; i++){
		mean += adc_node2_read();
		_delay_ms(10);
	}
	mean = mean/(filterTrigger*0x2);
     66c:	b6 01       	movw	r22, r12
     66e:	66 0f       	add	r22, r22
     670:	77 1f       	adc	r23, r23
     672:	c8 01       	movw	r24, r16
     674:	4d d5       	rcall	.+2714   	; 0x1110 <__udivmodhi4>
     676:	d6 2f       	mov	r29, r22
     678:	c7 2f       	mov	r28, r23
	printf("treshold %x \n", mean);
     67a:	7f 93       	push	r23
     67c:	6f 93       	push	r22
     67e:	2c e4       	ldi	r18, 0x4C	; 76
     680:	32 e0       	ldi	r19, 0x02	; 2
     682:	3f 93       	push	r19
     684:	2f 93       	push	r18
     686:	bb d5       	rcall	.+2934   	; 0x11fe <printf>
	return mean;
     688:	0f 90       	pop	r0
     68a:	0f 90       	pop	r0
     68c:	0f 90       	pop	r0
     68e:	0f 90       	pop	r0
}
     690:	8d 2f       	mov	r24, r29
     692:	9c 2f       	mov	r25, r28
     694:	df 91       	pop	r29
     696:	cf 91       	pop	r28
     698:	1f 91       	pop	r17
     69a:	0f 91       	pop	r16
     69c:	ff 90       	pop	r15
     69e:	ef 90       	pop	r14
     6a0:	df 90       	pop	r13
     6a2:	cf 90       	pop	r12
     6a4:	08 95       	ret

000006a6 <ir_detection>:

int ir_detection(uint16_t filterTrigger, uint16_t threshold){
     6a6:	af 92       	push	r10
     6a8:	bf 92       	push	r11
     6aa:	cf 92       	push	r12
     6ac:	df 92       	push	r13
     6ae:	ef 92       	push	r14
     6b0:	ff 92       	push	r15
     6b2:	0f 93       	push	r16
     6b4:	1f 93       	push	r17
     6b6:	cf 93       	push	r28
     6b8:	df 93       	push	r29
     6ba:	6c 01       	movw	r12, r24
     6bc:	5b 01       	movw	r10, r22
	uint16_t mean = 0;
	
	for (int i = 0; i<filterTrigger; i++){
     6be:	00 97       	sbiw	r24, 0x00	; 0
     6c0:	69 f0       	breq	.+26     	; 0x6dc <ir_detection+0x36>
     6c2:	7c 01       	movw	r14, r24
     6c4:	c0 e0       	ldi	r28, 0x00	; 0
     6c6:	d0 e0       	ldi	r29, 0x00	; 0
	printf("treshold %x \n", mean);
	return mean;
}

int ir_detection(uint16_t filterTrigger, uint16_t threshold){
	uint16_t mean = 0;
     6c8:	00 e0       	ldi	r16, 0x00	; 0
     6ca:	10 e0       	ldi	r17, 0x00	; 0
	
	for (int i = 0; i<filterTrigger; i++){
		mean += adc_node2_read();
     6cc:	ad dd       	rcall	.-1190   	; 0x228 <adc_node2_read>
     6ce:	08 0f       	add	r16, r24
     6d0:	19 1f       	adc	r17, r25
}

int ir_detection(uint16_t filterTrigger, uint16_t threshold){
	uint16_t mean = 0;
	
	for (int i = 0; i<filterTrigger; i++){
     6d2:	21 96       	adiw	r28, 0x01	; 1
     6d4:	ce 15       	cp	r28, r14
     6d6:	df 05       	cpc	r29, r15
     6d8:	c9 f7       	brne	.-14     	; 0x6cc <ir_detection+0x26>
     6da:	02 c0       	rjmp	.+4      	; 0x6e0 <ir_detection+0x3a>
	printf("treshold %x \n", mean);
	return mean;
}

int ir_detection(uint16_t filterTrigger, uint16_t threshold){
	uint16_t mean = 0;
     6dc:	00 e0       	ldi	r16, 0x00	; 0
     6de:	10 e0       	ldi	r17, 0x00	; 0
	
	for (int i = 0; i<filterTrigger; i++){
		mean += adc_node2_read();
	}
	mean = mean/filterTrigger;
     6e0:	c8 01       	movw	r24, r16
     6e2:	b6 01       	movw	r22, r12
     6e4:	15 d5       	rcall	.+2602   	; 0x1110 <__udivmodhi4>
	//printf("mean: %d \n", mean);
	//printf("mean %x \n", mean);
	if (mean < threshold){
     6e6:	81 e0       	ldi	r24, 0x01	; 1
     6e8:	90 e0       	ldi	r25, 0x00	; 0
     6ea:	6a 15       	cp	r22, r10
     6ec:	7b 05       	cpc	r23, r11
     6ee:	10 f0       	brcs	.+4      	; 0x6f4 <ir_detection+0x4e>
     6f0:	80 e0       	ldi	r24, 0x00	; 0
     6f2:	90 e0       	ldi	r25, 0x00	; 0
		return 1;
	}
	else{
		return 0;
	}
}
     6f4:	df 91       	pop	r29
     6f6:	cf 91       	pop	r28
     6f8:	1f 91       	pop	r17
     6fa:	0f 91       	pop	r16
     6fc:	ff 90       	pop	r15
     6fe:	ef 90       	pop	r14
     700:	df 90       	pop	r13
     702:	cf 90       	pop	r12
     704:	bf 90       	pop	r11
     706:	af 90       	pop	r10
     708:	08 95       	ret

0000070a <ir_score_update>:

struct Score ir_score_update(uint16_t threshold, struct Score poeng){
     70a:	af 92       	push	r10
     70c:	bf 92       	push	r11
     70e:	cf 92       	push	r12
     710:	df 92       	push	r13
     712:	ef 92       	push	r14
     714:	ff 92       	push	r15
     716:	0f 93       	push	r16
     718:	1f 93       	push	r17
     71a:	cf 93       	push	r28
     71c:	df 93       	push	r29
     71e:	5c 01       	movw	r10, r24
     720:	6a 01       	movw	r12, r20
     722:	7b 01       	movw	r14, r22
     724:	8a 01       	movw	r16, r20
     726:	e7 01       	movw	r28, r14
	
	if(ir_detection(0xa, threshold) && poeng.flag == 1){
     728:	bc 01       	movw	r22, r24
     72a:	8a e0       	ldi	r24, 0x0A	; 10
     72c:	90 e0       	ldi	r25, 0x00	; 0
     72e:	bb df       	rcall	.-138    	; 0x6a6 <ir_detection>
     730:	89 2b       	or	r24, r25
     732:	89 f0       	breq	.+34     	; 0x756 <ir_score_update+0x4c>
     734:	c1 30       	cpi	r28, 0x01	; 1
     736:	d1 05       	cpc	r29, r1
     738:	71 f4       	brne	.+28     	; 0x756 <ir_score_update+0x4c>
		poeng.flag = 0;
		poeng.score +=1;
     73a:	0f 5f       	subi	r16, 0xFF	; 255
     73c:	1f 4f       	sbci	r17, 0xFF	; 255
     73e:	2f e3       	ldi	r18, 0x3F	; 63
     740:	8d e0       	ldi	r24, 0x0D	; 13
     742:	93 e0       	ldi	r25, 0x03	; 3
     744:	21 50       	subi	r18, 0x01	; 1
     746:	80 40       	sbci	r24, 0x00	; 0
     748:	90 40       	sbci	r25, 0x00	; 0
     74a:	e1 f7       	brne	.-8      	; 0x744 <ir_score_update+0x3a>
     74c:	00 c0       	rjmp	.+0      	; 0x74e <ir_score_update+0x44>
     74e:	00 00       	nop
}

struct Score ir_score_update(uint16_t threshold, struct Score poeng){
	
	if(ir_detection(0xa, threshold) && poeng.flag == 1){
		poeng.flag = 0;
     750:	c0 e0       	ldi	r28, 0x00	; 0
     752:	d0 e0       	ldi	r29, 0x00	; 0
     754:	0a c0       	rjmp	.+20     	; 0x76a <ir_score_update+0x60>
		poeng.score +=1;
		_delay_ms(1000);

	}
	else if (!ir_detection(0xa, threshold) && poeng.flag == 0){
     756:	b5 01       	movw	r22, r10
     758:	8a e0       	ldi	r24, 0x0A	; 10
     75a:	90 e0       	ldi	r25, 0x00	; 0
     75c:	a4 df       	rcall	.-184    	; 0x6a6 <ir_detection>
     75e:	89 2b       	or	r24, r25
     760:	21 f4       	brne	.+8      	; 0x76a <ir_score_update+0x60>
     762:	20 97       	sbiw	r28, 0x00	; 0
     764:	11 f4       	brne	.+4      	; 0x76a <ir_score_update+0x60>
		poeng.flag = 1;
     766:	c1 e0       	ldi	r28, 0x01	; 1
     768:	d0 e0       	ldi	r29, 0x00	; 0
	}
	return poeng;
     76a:	b8 01       	movw	r22, r16
     76c:	ce 01       	movw	r24, r28
     76e:	df 91       	pop	r29
     770:	cf 91       	pop	r28
     772:	1f 91       	pop	r17
     774:	0f 91       	pop	r16
     776:	ff 90       	pop	r15
     778:	ef 90       	pop	r14
     77a:	df 90       	pop	r13
     77c:	cf 90       	pop	r12
     77e:	bf 90       	pop	r11
     780:	af 90       	pop	r10
     782:	08 95       	ret

00000784 <main>:
#include "sonoid.h"
#include "PID.h"
#include "game_options.h"

int main(void){
	sei();//Enable Global interrupts
     784:	78 94       	sei
	USART_Init(103);
     786:	87 e6       	ldi	r24, 0x67	; 103
     788:	90 e0       	ldi	r25, 0x00	; 0
     78a:	02 d3       	rcall	.+1540   	; 0xd90 <USART_Init>
	adc_node2_init();
     78c:	35 dd       	rcall	.-1430   	; 0x1f8 <adc_node2_init>
	CAN_init();
     78e:	71 dd       	rcall	.-1310   	; 0x272 <CAN_init>
	pwm_setup();
     790:	df d1       	rcall	.+958    	; 0xb50 <pwm_setup>
	motor_init();
     792:	59 d0       	rcall	.+178    	; 0x846 <motor_init>
	TWI_Master_Initialise();
     794:	3e d2       	rcall	.+1148   	; 0xc12 <TWI_Master_Initialise>
	PID_timer_init();
     796:	08 d1       	rcall	.+528    	; 0x9a8 <PID_timer_init>
	CAN_timer_init();
     798:	5d dd       	rcall	.-1350   	; 0x254 <CAN_timer_init>

	printf("Init er good... \n");
     79a:	8a e5       	ldi	r24, 0x5A	; 90
     79c:	92 e0       	ldi	r25, 0x02	; 2
     79e:	40 d5       	rcall	.+2688   	; 0x1220 <puts>
	

	while (1){
		choose_game_options();
     7a0:	77 de       	rcall	.-786    	; 0x490 <choose_game_options>
     7a2:	fe cf       	rjmp	.-4      	; 0x7a0 <main+0x1c>

000007a4 <select_CAN>:
uint8_t MCP_read_status(){
	select_CAN();
	SPI_MasterTransmit(MCP_READ_STATUS);
	deselect_CAN();
	return SPI_MasterReceive();
}
     7a4:	2f 98       	cbi	0x05, 7	; 5
     7a6:	08 95       	ret

000007a8 <deselect_CAN>:
     7a8:	2f 9a       	sbi	0x05, 7	; 5
     7aa:	08 95       	ret

000007ac <MCP_write>:
     7ac:	cf 93       	push	r28
     7ae:	df 93       	push	r29
     7b0:	c8 2f       	mov	r28, r24
     7b2:	d6 2f       	mov	r29, r22
     7b4:	f7 df       	rcall	.-18     	; 0x7a4 <select_CAN>
     7b6:	82 e0       	ldi	r24, 0x02	; 2
     7b8:	c2 d1       	rcall	.+900    	; 0xb3e <SPI_MasterTransmit>
     7ba:	8d 2f       	mov	r24, r29
     7bc:	c0 d1       	rcall	.+896    	; 0xb3e <SPI_MasterTransmit>
     7be:	8c 2f       	mov	r24, r28
     7c0:	be d1       	rcall	.+892    	; 0xb3e <SPI_MasterTransmit>
     7c2:	f2 df       	rcall	.-28     	; 0x7a8 <deselect_CAN>
     7c4:	df 91       	pop	r29
     7c6:	cf 91       	pop	r28
     7c8:	08 95       	ret

000007ca <MCP_read>:
     7ca:	cf 93       	push	r28
     7cc:	c8 2f       	mov	r28, r24
     7ce:	ea df       	rcall	.-44     	; 0x7a4 <select_CAN>
     7d0:	83 e0       	ldi	r24, 0x03	; 3
     7d2:	b5 d1       	rcall	.+874    	; 0xb3e <SPI_MasterTransmit>
     7d4:	8c 2f       	mov	r24, r28
     7d6:	b3 d1       	rcall	.+870    	; 0xb3e <SPI_MasterTransmit>
     7d8:	b7 d1       	rcall	.+878    	; 0xb48 <SPI_MasterReceive>
     7da:	c8 2f       	mov	r28, r24
     7dc:	e5 df       	rcall	.-54     	; 0x7a8 <deselect_CAN>
     7de:	8c 2f       	mov	r24, r28
     7e0:	cf 91       	pop	r28
     7e2:	08 95       	ret

000007e4 <MCP_rts>:
     7e4:	cf 93       	push	r28
     7e6:	88 30       	cpi	r24, 0x08	; 8
     7e8:	18 f4       	brcc	.+6      	; 0x7f0 <MCP_rts+0xc>
     7ea:	c8 2f       	mov	r28, r24
     7ec:	c0 68       	ori	r28, 0x80	; 128
     7ee:	01 c0       	rjmp	.+2      	; 0x7f2 <MCP_rts+0xe>
     7f0:	c0 e8       	ldi	r28, 0x80	; 128
     7f2:	d8 df       	rcall	.-80     	; 0x7a4 <select_CAN>
     7f4:	8c 2f       	mov	r24, r28
     7f6:	a3 d1       	rcall	.+838    	; 0xb3e <SPI_MasterTransmit>
     7f8:	d7 df       	rcall	.-82     	; 0x7a8 <deselect_CAN>
     7fa:	cf 91       	pop	r28
     7fc:	08 95       	ret

000007fe <MCP_bit_mod>:

void MCP_bit_mod(uint8_t address, uint8_t m_byte, uint8_t d_byte){
     7fe:	1f 93       	push	r17
     800:	cf 93       	push	r28
     802:	df 93       	push	r29
     804:	18 2f       	mov	r17, r24
     806:	d6 2f       	mov	r29, r22
     808:	c4 2f       	mov	r28, r20
	select_CAN();
     80a:	cc df       	rcall	.-104    	; 0x7a4 <select_CAN>
	SPI_MasterTransmit(MCP_BITMOD);
     80c:	85 e0       	ldi	r24, 0x05	; 5
     80e:	97 d1       	rcall	.+814    	; 0xb3e <SPI_MasterTransmit>
	SPI_MasterTransmit(address);
     810:	81 2f       	mov	r24, r17
     812:	95 d1       	rcall	.+810    	; 0xb3e <SPI_MasterTransmit>
	SPI_MasterTransmit(m_byte);
     814:	8d 2f       	mov	r24, r29
     816:	93 d1       	rcall	.+806    	; 0xb3e <SPI_MasterTransmit>
	SPI_MasterTransmit(d_byte);
     818:	8c 2f       	mov	r24, r28
     81a:	91 d1       	rcall	.+802    	; 0xb3e <SPI_MasterTransmit>
	deselect_CAN();
     81c:	c5 df       	rcall	.-118    	; 0x7a8 <deselect_CAN>
}
     81e:	df 91       	pop	r29
     820:	cf 91       	pop	r28
     822:	1f 91       	pop	r17
     824:	08 95       	ret

00000826 <MCP_reset>:

void MCP_reset(){
	select_CAN();
     826:	be df       	rcall	.-132    	; 0x7a4 <select_CAN>
	SPI_MasterTransmit(MCP_RESET);
     828:	80 ec       	ldi	r24, 0xC0	; 192
     82a:	89 d1       	rcall	.+786    	; 0xb3e <SPI_MasterTransmit>
	deselect_CAN();
     82c:	bd df       	rcall	.-134    	; 0x7a8 <deselect_CAN>
	uint8_t mode = MCP_read(MCP_CANSTAT);
     82e:	8e e0       	ldi	r24, 0x0E	; 14
     830:	cc df       	rcall	.-104    	; 0x7ca <MCP_read>
	if ((mode&MODE_MASK)!=MODE_CONFIG)
     832:	80 7e       	andi	r24, 0xE0	; 224
     834:	80 38       	cpi	r24, 0x80	; 128
     836:	19 f0       	breq	.+6      	; 0x83e <MCP_reset+0x18>
	{
		printf("Not in config after reset\n");
     838:	8b e6       	ldi	r24, 0x6B	; 107
     83a:	92 e0       	ldi	r25, 0x02	; 2
     83c:	f1 c4       	rjmp	.+2530   	; 0x1220 <puts>
     83e:	08 95       	ret

00000840 <MCP_init>:
void deselect_CAN(void){
	set_bit(PORTB, DD_SS);
}

void MCP_init(){
	SPI_MasterInit();
     840:	79 d1       	rcall	.+754    	; 0xb34 <SPI_MasterInit>
	MCP_reset();
     842:	f1 cf       	rjmp	.-30     	; 0x826 <MCP_reset>
     844:	08 95       	ret

00000846 <motor_init>:
	}
	else if (motor_read() <1000){

		Go_Right;
		dac_write(0x35);
		printf("Going right: %d \n", motor_read());
     846:	10 92 07 01 	sts	0x0107, r1
     84a:	8f ef       	ldi	r24, 0xFF	; 255
     84c:	80 93 01 01 	sts	0x0101, r24
     850:	1a b8       	out	0x0a, r1	; 10
     852:	50 9a       	sbi	0x0a, 0	; 10
     854:	51 9a       	sbi	0x0a, 1	; 10
     856:	e2 e0       	ldi	r30, 0x02	; 2
     858:	f1 e0       	ldi	r31, 0x01	; 1
     85a:	80 81       	ld	r24, Z
     85c:	80 61       	ori	r24, 0x10	; 16
     85e:	80 83       	st	Z, r24
     860:	80 81       	ld	r24, Z
     862:	80 64       	ori	r24, 0x40	; 64
     864:	80 83       	st	Z, r24
     866:	80 81       	ld	r24, Z
     868:	80 64       	ori	r24, 0x40	; 64
     86a:	80 83       	st	Z, r24
     86c:	80 81       	ld	r24, Z
     86e:	8d 7f       	andi	r24, 0xFD	; 253
     870:	80 83       	st	Z, r24
     872:	08 95       	ret

00000874 <motor_read>:
     874:	e2 e0       	ldi	r30, 0x02	; 2
     876:	f1 e0       	ldi	r31, 0x01	; 1
     878:	80 81       	ld	r24, Z
     87a:	8f 7d       	andi	r24, 0xDF	; 223
     87c:	80 83       	st	Z, r24
     87e:	80 81       	ld	r24, Z
     880:	87 7f       	andi	r24, 0xF7	; 247
     882:	80 83       	st	Z, r24
     884:	8f e8       	ldi	r24, 0x8F	; 143
     886:	91 e0       	ldi	r25, 0x01	; 1
     888:	01 97       	sbiw	r24, 0x01	; 1
     88a:	f1 f7       	brne	.-4      	; 0x888 <motor_read+0x14>
     88c:	00 c0       	rjmp	.+0      	; 0x88e <motor_read+0x1a>
     88e:	00 00       	nop
     890:	80 91 06 01 	lds	r24, 0x0106
     894:	90 e0       	ldi	r25, 0x00	; 0
     896:	98 2f       	mov	r25, r24
     898:	88 27       	eor	r24, r24
     89a:	20 81       	ld	r18, Z
     89c:	28 60       	ori	r18, 0x08	; 8
     89e:	20 83       	st	Z, r18
     8a0:	ef e8       	ldi	r30, 0x8F	; 143
     8a2:	f1 e0       	ldi	r31, 0x01	; 1
     8a4:	31 97       	sbiw	r30, 0x01	; 1
     8a6:	f1 f7       	brne	.-4      	; 0x8a4 <motor_read+0x30>
     8a8:	00 c0       	rjmp	.+0      	; 0x8aa <motor_read+0x36>
     8aa:	00 00       	nop
     8ac:	20 91 06 01 	lds	r18, 0x0106
     8b0:	82 2b       	or	r24, r18
     8b2:	e2 e0       	ldi	r30, 0x02	; 2
     8b4:	f1 e0       	ldi	r31, 0x01	; 1
     8b6:	20 81       	ld	r18, Z
     8b8:	20 64       	ori	r18, 0x40	; 64
     8ba:	20 83       	st	Z, r18
     8bc:	20 81       	ld	r18, Z
     8be:	20 62       	ori	r18, 0x20	; 32
     8c0:	20 83       	st	Z, r18
     8c2:	22 27       	eor	r18, r18
     8c4:	33 27       	eor	r19, r19
     8c6:	28 1b       	sub	r18, r24
     8c8:	39 0b       	sbc	r19, r25
     8ca:	12 f4       	brpl	.+4      	; 0x8d0 <motor_read+0x5c>
     8cc:	80 e0       	ldi	r24, 0x00	; 0
     8ce:	90 e0       	ldi	r25, 0x00	; 0
     8d0:	91 95       	neg	r25
     8d2:	81 95       	neg	r24
     8d4:	91 09       	sbc	r25, r1
     8d6:	08 95       	ret

000008d8 <encoder_reset>:
     8d8:	e2 e0       	ldi	r30, 0x02	; 2
     8da:	f1 e0       	ldi	r31, 0x01	; 1
     8dc:	80 81       	ld	r24, Z
     8de:	8f 7b       	andi	r24, 0xBF	; 191
     8e0:	80 83       	st	Z, r24
     8e2:	8a e6       	ldi	r24, 0x6A	; 106
     8e4:	8a 95       	dec	r24
     8e6:	f1 f7       	brne	.-4      	; 0x8e4 <encoder_reset+0xc>
     8e8:	00 c0       	rjmp	.+0      	; 0x8ea <encoder_reset+0x12>
     8ea:	80 81       	ld	r24, Z
     8ec:	80 64       	ori	r24, 0x40	; 64
     8ee:	80 83       	st	Z, r24
     8f0:	08 95       	ret

000008f2 <motor_cal>:
	}
}

void motor_cal(){
	Go_Left;
     8f2:	e2 e0       	ldi	r30, 0x02	; 2
     8f4:	f1 e0       	ldi	r31, 0x01	; 1
     8f6:	80 81       	ld	r24, Z
     8f8:	8d 7f       	andi	r24, 0xFD	; 253
     8fa:	80 83       	st	Z, r24
	dac_write(0x55);
     8fc:	85 e5       	ldi	r24, 0x55	; 85
     8fe:	b1 dd       	rcall	.-1182   	; 0x462 <dac_write>
     900:	2f ef       	ldi	r18, 0xFF	; 255
     902:	87 ea       	ldi	r24, 0xA7	; 167
     904:	91 e6       	ldi	r25, 0x61	; 97
     906:	21 50       	subi	r18, 0x01	; 1
     908:	80 40       	sbci	r24, 0x00	; 0
     90a:	90 40       	sbci	r25, 0x00	; 0
     90c:	e1 f7       	brne	.-8      	; 0x906 <motor_cal+0x14>
     90e:	00 c0       	rjmp	.+0      	; 0x910 <motor_cal+0x1e>
     910:	00 00       	nop
	_delay_ms(2000);
	encoder_reset();
     912:	e2 cf       	rjmp	.-60     	; 0x8d8 <encoder_reset>
     914:	08 95       	ret

00000916 <motor_set_enc_maxval>:
}

int16_t motor_set_enc_maxval(){		
	Go_Right;
     916:	e2 e0       	ldi	r30, 0x02	; 2
     918:	f1 e0       	ldi	r31, 0x01	; 1
     91a:	80 81       	ld	r24, Z
     91c:	82 60       	ori	r24, 0x02	; 2
     91e:	80 83       	st	Z, r24
     920:	2f ef       	ldi	r18, 0xFF	; 255
     922:	83 ed       	ldi	r24, 0xD3	; 211
     924:	90 e3       	ldi	r25, 0x30	; 48
     926:	21 50       	subi	r18, 0x01	; 1
     928:	80 40       	sbci	r24, 0x00	; 0
     92a:	90 40       	sbci	r25, 0x00	; 0
     92c:	e1 f7       	brne	.-8      	; 0x926 <motor_set_enc_maxval+0x10>
     92e:	00 c0       	rjmp	.+0      	; 0x930 <motor_set_enc_maxval+0x1a>
     930:	00 00       	nop
	_delay_ms(1000);
	return motor_read();
     932:	a0 cf       	rjmp	.-192    	; 0x874 <motor_read>
}
     934:	08 95       	ret

00000936 <joystick_drive>:

void joystick_drive(uint8_t x_pos, uint8_t servo){
     936:	cf 93       	push	r28
     938:	c8 2f       	mov	r28, r24
	uint8_t speed;
	PWM_control(servo);
     93a:	86 2f       	mov	r24, r22
     93c:	90 e0       	ldi	r25, 0x00	; 0
     93e:	52 d1       	rcall	.+676    	; 0xbe4 <PWM_control>
	if(x_pos>137){
     940:	ca 38       	cpi	r28, 0x8A	; 138
     942:	b0 f0       	brcs	.+44     	; 0x970 <joystick_drive+0x3a>
		speed = (x_pos- 137)*0x1.6p-1;
     944:	6c 2f       	mov	r22, r28
     946:	70 e0       	ldi	r23, 0x00	; 0
     948:	69 58       	subi	r22, 0x89	; 137
     94a:	71 09       	sbc	r23, r1
     94c:	88 27       	eor	r24, r24
     94e:	77 fd       	sbrc	r23, 7
     950:	80 95       	com	r24
     952:	98 2f       	mov	r25, r24
     954:	c6 d2       	rcall	.+1420   	; 0xee2 <__floatsisf>
     956:	20 e0       	ldi	r18, 0x00	; 0
     958:	30 e0       	ldi	r19, 0x00	; 0
     95a:	40 e3       	ldi	r20, 0x30	; 48
     95c:	5f e3       	ldi	r21, 0x3F	; 63
     95e:	75 d3       	rcall	.+1770   	; 0x104a <__mulsf3>
     960:	92 d2       	rcall	.+1316   	; 0xe86 <__fixunssfsi>
     962:	86 2f       	mov	r24, r22
		Go_Right;
     964:	e2 e0       	ldi	r30, 0x02	; 2
     966:	f1 e0       	ldi	r31, 0x01	; 1
     968:	90 81       	ld	r25, Z
     96a:	92 60       	ori	r25, 0x02	; 2
     96c:	90 83       	st	Z, r25
     96e:	19 c0       	rjmp	.+50     	; 0x9a2 <joystick_drive+0x6c>
	}
	else if(x_pos<127){
     970:	cf 37       	cpi	r28, 0x7F	; 127
     972:	b0 f4       	brcc	.+44     	; 0x9a0 <joystick_drive+0x6a>
		speed = (127 - x_pos)*0x1.6p-1;
     974:	6f e7       	ldi	r22, 0x7F	; 127
     976:	70 e0       	ldi	r23, 0x00	; 0
     978:	6c 1b       	sub	r22, r28
     97a:	71 09       	sbc	r23, r1
     97c:	88 27       	eor	r24, r24
     97e:	77 fd       	sbrc	r23, 7
     980:	80 95       	com	r24
     982:	98 2f       	mov	r25, r24
     984:	ae d2       	rcall	.+1372   	; 0xee2 <__floatsisf>
     986:	20 e0       	ldi	r18, 0x00	; 0
     988:	30 e0       	ldi	r19, 0x00	; 0
     98a:	40 e3       	ldi	r20, 0x30	; 48
     98c:	5f e3       	ldi	r21, 0x3F	; 63
     98e:	5d d3       	rcall	.+1722   	; 0x104a <__mulsf3>
     990:	7a d2       	rcall	.+1268   	; 0xe86 <__fixunssfsi>
     992:	86 2f       	mov	r24, r22
		Go_Left;
     994:	e2 e0       	ldi	r30, 0x02	; 2
     996:	f1 e0       	ldi	r31, 0x01	; 1
     998:	90 81       	ld	r25, Z
     99a:	9d 7f       	andi	r25, 0xFD	; 253
     99c:	90 83       	st	Z, r25
     99e:	01 c0       	rjmp	.+2      	; 0x9a2 <joystick_drive+0x6c>
	}
	else{
		speed = 0x00;
     9a0:	80 e0       	ldi	r24, 0x00	; 0
	}
	//printf("X: %d		speed: %d\n",x_pos,speed);
	dac_write(speed);
     9a2:	5f dd       	rcall	.-1346   	; 0x462 <dac_write>
     9a4:	cf 91       	pop	r28
     9a6:	08 95       	ret

000009a8 <PID_timer_init>:

struct PI_reg reg;
int8_t speed;
void PID_timer_init(){
	// setting up timer 3
	set_bit(TCCR3B, CS31);	//Prescalar 8
     9a8:	e1 e9       	ldi	r30, 0x91	; 145
     9aa:	f0 e0       	ldi	r31, 0x00	; 0
     9ac:	80 81       	ld	r24, Z
     9ae:	82 60       	ori	r24, 0x02	; 2
     9b0:	80 83       	st	Z, r24
	set_bit(TCCR3B, WGM32); //Set CTC mode, TOP at OCR3A
     9b2:	80 81       	ld	r24, Z
     9b4:	88 60       	ori	r24, 0x08	; 8
     9b6:	80 83       	st	Z, r24
	
	OCR3B = 20000;
     9b8:	80 e2       	ldi	r24, 0x20	; 32
     9ba:	9e e4       	ldi	r25, 0x4E	; 78
     9bc:	90 93 9b 00 	sts	0x009B, r25
     9c0:	80 93 9a 00 	sts	0x009A, r24
     9c4:	08 95       	ret

000009c6 <PID_regulator>:
}

void PID_regulator(uint8_t position, int16_t maxvalue){
     9c6:	4f 92       	push	r4
     9c8:	5f 92       	push	r5
     9ca:	6f 92       	push	r6
     9cc:	7f 92       	push	r7
     9ce:	8f 92       	push	r8
     9d0:	9f 92       	push	r9
     9d2:	af 92       	push	r10
     9d4:	bf 92       	push	r11
     9d6:	cf 92       	push	r12
     9d8:	df 92       	push	r13
     9da:	ef 92       	push	r14
     9dc:	ff 92       	push	r15
     9de:	0f 93       	push	r16
     9e0:	1f 93       	push	r17
     9e2:	cf 93       	push	r28
     9e4:	df 93       	push	r29
     9e6:	e8 2e       	mov	r14, r24
     9e8:	eb 01       	movw	r28, r22
	int16_t den = maxvalue/0x00ff;
	//reg.y = motor_read()/den;
	reg.y = motor_read()/(den);
     9ea:	44 df       	rcall	.-376    	; 0x874 <motor_read>
     9ec:	9c 01       	movw	r18, r24
	
	OCR3B = 20000;
}

void PID_regulator(uint8_t position, int16_t maxvalue){
	int16_t den = maxvalue/0x00ff;
     9ee:	ce 01       	movw	r24, r28
     9f0:	6f ef       	ldi	r22, 0xFF	; 255
     9f2:	70 e0       	ldi	r23, 0x00	; 0
     9f4:	a1 d3       	rcall	.+1858   	; 0x1138 <__divmodhi4>
	//reg.y = motor_read()/den;
	reg.y = motor_read()/(den);
     9f6:	c9 01       	movw	r24, r18
     9f8:	9f d3       	rcall	.+1854   	; 0x1138 <__divmodhi4>
     9fa:	eb 01       	movw	r28, r22
     9fc:	4b 01       	movw	r8, r22
     9fe:	70 93 98 02 	sts	0x0298, r23
     a02:	60 93 97 02 	sts	0x0297, r22
	reg.r = position; //Slider position
     a06:	f1 2c       	mov	r15, r1
     a08:	f0 92 96 02 	sts	0x0296, r15
     a0c:	e0 92 95 02 	sts	0x0295, r14
	reg.e = reg.r-reg.y;
     a10:	87 01       	movw	r16, r14
     a12:	06 1b       	sub	r16, r22
     a14:	17 0b       	sbc	r17, r23
     a16:	10 93 9a 02 	sts	0x029A, r17
     a1a:	00 93 99 02 	sts	0x0299, r16
	
	static int integral = 0;
	integral  = integral + reg.e;
     a1e:	a0 90 8c 02 	lds	r10, 0x028C
     a22:	b0 90 8d 02 	lds	r11, 0x028D
     a26:	a0 0e       	add	r10, r16
     a28:	b1 1e       	adc	r11, r17
     a2a:	b0 92 8d 02 	sts	0x028D, r11
     a2e:	a0 92 8c 02 	sts	0x028C, r10
	
	static int prev_pos = 0;
	static int derivative = 0;
	derivative = reg.y - prev_pos;
     a32:	80 91 8a 02 	lds	r24, 0x028A
     a36:	90 91 8b 02 	lds	r25, 0x028B
     a3a:	6b 01       	movw	r12, r22
     a3c:	c8 1a       	sub	r12, r24
     a3e:	d9 0a       	sbc	r13, r25
     a40:	d0 92 89 02 	sts	0x0289, r13
     a44:	c0 92 88 02 	sts	0x0288, r12

	reg.u = Kp*reg.e + Ki*integral + Kd*derivative;
     a48:	b8 01       	movw	r22, r16
     a4a:	88 27       	eor	r24, r24
     a4c:	77 fd       	sbrc	r23, 7
     a4e:	80 95       	com	r24
     a50:	98 2f       	mov	r25, r24
     a52:	47 d2       	rcall	.+1166   	; 0xee2 <__floatsisf>
     a54:	23 e3       	ldi	r18, 0x33	; 51
     a56:	33 e3       	ldi	r19, 0x33	; 51
     a58:	43 e3       	ldi	r20, 0x33	; 51
     a5a:	5f e3       	ldi	r21, 0x3F	; 63
     a5c:	f6 d2       	rcall	.+1516   	; 0x104a <__mulsf3>
     a5e:	2b 01       	movw	r4, r22
     a60:	3c 01       	movw	r6, r24
     a62:	b5 01       	movw	r22, r10
     a64:	88 27       	eor	r24, r24
     a66:	77 fd       	sbrc	r23, 7
     a68:	80 95       	com	r24
     a6a:	98 2f       	mov	r25, r24
     a6c:	3a d2       	rcall	.+1140   	; 0xee2 <__floatsisf>
     a6e:	2a e9       	ldi	r18, 0x9A	; 154
     a70:	39 e9       	ldi	r19, 0x99	; 153
     a72:	49 e1       	ldi	r20, 0x19	; 25
     a74:	5e e3       	ldi	r21, 0x3E	; 62
     a76:	e9 d2       	rcall	.+1490   	; 0x104a <__mulsf3>
     a78:	9b 01       	movw	r18, r22
     a7a:	ac 01       	movw	r20, r24
     a7c:	c3 01       	movw	r24, r6
     a7e:	b2 01       	movw	r22, r4
     a80:	95 d1       	rcall	.+810    	; 0xdac <__addsf3>
     a82:	2b 01       	movw	r4, r22
     a84:	3c 01       	movw	r6, r24
     a86:	b6 01       	movw	r22, r12
     a88:	88 27       	eor	r24, r24
     a8a:	77 fd       	sbrc	r23, 7
     a8c:	80 95       	com	r24
     a8e:	98 2f       	mov	r25, r24
     a90:	28 d2       	rcall	.+1104   	; 0xee2 <__floatsisf>
     a92:	2f e8       	ldi	r18, 0x8F	; 143
     a94:	32 ec       	ldi	r19, 0xC2	; 194
     a96:	45 e7       	ldi	r20, 0x75	; 117
     a98:	5d e3       	ldi	r21, 0x3D	; 61
     a9a:	d7 d2       	rcall	.+1454   	; 0x104a <__mulsf3>
     a9c:	9b 01       	movw	r18, r22
     a9e:	ac 01       	movw	r20, r24
     aa0:	c3 01       	movw	r24, r6
     aa2:	b2 01       	movw	r22, r4
     aa4:	83 d1       	rcall	.+774    	; 0xdac <__addsf3>
     aa6:	ea d1       	rcall	.+980    	; 0xe7c <__fixsfsi>
     aa8:	70 93 9c 02 	sts	0x029C, r23
     aac:	60 93 9b 02 	sts	0x029B, r22
	
	speed = abs(reg.u);
     ab0:	9b 01       	movw	r18, r22
     ab2:	77 23       	and	r23, r23
     ab4:	24 f4       	brge	.+8      	; 0xabe <PID_regulator+0xf8>
     ab6:	22 27       	eor	r18, r18
     ab8:	33 27       	eor	r19, r19
     aba:	26 1b       	sub	r18, r22
     abc:	37 0b       	sbc	r19, r23
     abe:	20 93 9d 02 	sts	0x029D, r18
	
	prev_pos = reg.y;
     ac2:	d0 93 8b 02 	sts	0x028B, r29
     ac6:	c0 93 8a 02 	sts	0x028A, r28
	
	if(abs(reg.e) < 0x07){
     aca:	0a 5f       	subi	r16, 0xFA	; 250
     acc:	1f 4f       	sbci	r17, 0xFF	; 255
     ace:	0d 30       	cpi	r16, 0x0D	; 13
     ad0:	11 05       	cpc	r17, r1
     ad2:	58 f4       	brcc	.+22     	; 0xaea <PID_regulator+0x124>
		speed = 0;
     ad4:	10 92 9d 02 	sts	0x029D, r1
		reg.e = 0;
     ad8:	10 92 9a 02 	sts	0x029A, r1
     adc:	10 92 99 02 	sts	0x0299, r1
		integral = 0;
     ae0:	10 92 8d 02 	sts	0x028D, r1
     ae4:	10 92 8c 02 	sts	0x028C, r1
     ae8:	0e c0       	rjmp	.+28     	; 0xb06 <PID_regulator+0x140>
		}
	else if(reg.y < reg.r){
     aea:	8e 14       	cp	r8, r14
     aec:	9f 04       	cpc	r9, r15
     aee:	34 f4       	brge	.+12     	; 0xafc <PID_regulator+0x136>
		//printf("Going left\n");
		Go_Right;
     af0:	e2 e0       	ldi	r30, 0x02	; 2
     af2:	f1 e0       	ldi	r31, 0x01	; 1
     af4:	80 81       	ld	r24, Z
     af6:	82 60       	ori	r24, 0x02	; 2
     af8:	80 83       	st	Z, r24
     afa:	05 c0       	rjmp	.+10     	; 0xb06 <PID_regulator+0x140>
	}
	else{
		//printf("Going right \n");
		Go_Left;
     afc:	e2 e0       	ldi	r30, 0x02	; 2
     afe:	f1 e0       	ldi	r31, 0x01	; 1
     b00:	80 81       	ld	r24, Z
     b02:	8d 7f       	andi	r24, 0xFD	; 253
     b04:	80 83       	st	Z, r24
	}
	//printf("e: %d	int: %d	speed: %d	r: %d	y: %d \n", reg.e, integral, speed, reg.r, reg.y);
	dac_write(speed);
     b06:	80 91 9d 02 	lds	r24, 0x029D
     b0a:	99 27       	eor	r25, r25
     b0c:	87 fd       	sbrc	r24, 7
     b0e:	90 95       	com	r25
     b10:	a8 dc       	rcall	.-1712   	; 0x462 <dac_write>
}
     b12:	df 91       	pop	r29
     b14:	cf 91       	pop	r28
     b16:	1f 91       	pop	r17
     b18:	0f 91       	pop	r16
     b1a:	ff 90       	pop	r15
     b1c:	ef 90       	pop	r14
     b1e:	df 90       	pop	r13
     b20:	cf 90       	pop	r12
     b22:	bf 90       	pop	r11
     b24:	af 90       	pop	r10
     b26:	9f 90       	pop	r9
     b28:	8f 90       	pop	r8
     b2a:	7f 90       	pop	r7
     b2c:	6f 90       	pop	r6
     b2e:	5f 90       	pop	r5
     b30:	4f 90       	pop	r4
     b32:	08 95       	ret

00000b34 <SPI_MasterInit>:

#include "SPI.h"

void SPI_MasterInit(void){
	/* Set MOSI,SCK and SS output, all others input */
	DDRB = (1<<DD_MOSI) | (1<<DD_SCK) | (1 << DD_SS) | (1 << PB0);
     b34:	87 e8       	ldi	r24, 0x87	; 135
     b36:	84 b9       	out	0x04, r24	; 4
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<SPE) | (1<<MSTR) | (1<<SPR0);
     b38:	81 e5       	ldi	r24, 0x51	; 81
     b3a:	8c bd       	out	0x2c, r24	; 44
     b3c:	08 95       	ret

00000b3e <SPI_MasterTransmit>:
}
void SPI_MasterTransmit(char cData){
	/* Start transmission */
	SPDR = cData;
     b3e:	8e bd       	out	0x2e, r24	; 46
	
	/* Wait for transmission complete */
	while	(!(SPSR & (1<<SPIF)));
     b40:	0d b4       	in	r0, 0x2d	; 45
     b42:	07 fe       	sbrs	r0, 7
     b44:	fd cf       	rjmp	.-6      	; 0xb40 <SPI_MasterTransmit+0x2>
}
     b46:	08 95       	ret

00000b48 <SPI_MasterReceive>:

char SPI_MasterReceive(void){
	/* Send dummy data to read from slave */	
	SPI_MasterTransmit(0);
     b48:	80 e0       	ldi	r24, 0x00	; 0
     b4a:	f9 df       	rcall	.-14     	; 0xb3e <SPI_MasterTransmit>
	
	/* Wait for reception complete */
	// while	(!(SPSR & (1<<SPIF)));
	
	/* Return data register */
	return	SPDR;
     b4c:	8e b5       	in	r24, 0x2e	; 46
     b4e:	08 95       	ret

00000b50 <pwm_setup>:


void pwm_setup(void){
	
	// Setter compare match mode for fast pwm
	set_bit(TCCR1A, COM1B1);
     b50:	a0 e8       	ldi	r26, 0x80	; 128
     b52:	b0 e0       	ldi	r27, 0x00	; 0
     b54:	8c 91       	ld	r24, X
     b56:	80 62       	ori	r24, 0x20	; 32
     b58:	8c 93       	st	X, r24
	set_bit(DDRB, PB6);
     b5a:	26 9a       	sbi	0x04, 6	; 4
	
	
	// Setter prescaler til 8
	set_bit(TCCR1B, CS11);		
     b5c:	e1 e8       	ldi	r30, 0x81	; 129
     b5e:	f0 e0       	ldi	r31, 0x00	; 0
     b60:	80 81       	ld	r24, Z
     b62:	82 60       	ori	r24, 0x02	; 2
     b64:	80 83       	st	Z, r24
	
	// Enabler fast pwm mode
	set_bit(TCCR1A, WGM11);		
     b66:	8c 91       	ld	r24, X
     b68:	82 60       	ori	r24, 0x02	; 2
     b6a:	8c 93       	st	X, r24
	set_bit(TCCR1B, WGM12);
     b6c:	80 81       	ld	r24, Z
     b6e:	88 60       	ori	r24, 0x08	; 8
     b70:	80 83       	st	Z, r24
	set_bit(TCCR1B, WGM13);
     b72:	80 81       	ld	r24, Z
     b74:	80 61       	ori	r24, 0x10	; 16
     b76:	80 83       	st	Z, r24
	
	// Setter pulsbredden 1.5ms (1.5/20)*39999
	OCR1B = 3000;
     b78:	88 eb       	ldi	r24, 0xB8	; 184
     b7a:	9b e0       	ldi	r25, 0x0B	; 11
     b7c:	90 93 8b 00 	sts	0x008B, r25
     b80:	80 93 8a 00 	sts	0x008A, r24
	
	// Definerer PWM perioden p 20 ms 
	ICR1 = 39999;
     b84:	8f e3       	ldi	r24, 0x3F	; 63
     b86:	9c e9       	ldi	r25, 0x9C	; 156
     b88:	90 93 87 00 	sts	0x0087, r25
     b8c:	80 93 86 00 	sts	0x0086, r24
     b90:	08 95       	ret

00000b92 <PWM_set_puls_width>:
	
	//sei();
}	


int PWM_set_puls_width(double angle){
     b92:	cf 92       	push	r12
     b94:	df 92       	push	r13
     b96:	ef 92       	push	r14
     b98:	ff 92       	push	r15
     b9a:	6b 01       	movw	r12, r22
     b9c:	7c 01       	movw	r14, r24
	
	if (angle >= 2000 && angle <= 4002){
     b9e:	20 e0       	ldi	r18, 0x00	; 0
     ba0:	30 e0       	ldi	r19, 0x00	; 0
     ba2:	4a ef       	ldi	r20, 0xFA	; 250
     ba4:	54 e4       	ldi	r21, 0x44	; 68
     ba6:	4d d2       	rcall	.+1178   	; 0x1042 <__gesf2>
     ba8:	88 23       	and	r24, r24
     baa:	ac f0       	brlt	.+42     	; 0xbd6 <PWM_set_puls_width+0x44>
     bac:	20 e0       	ldi	r18, 0x00	; 0
     bae:	30 e2       	ldi	r19, 0x20	; 32
     bb0:	4a e7       	ldi	r20, 0x7A	; 122
     bb2:	55 e4       	ldi	r21, 0x45	; 69
     bb4:	c7 01       	movw	r24, r14
     bb6:	b6 01       	movw	r22, r12
     bb8:	5d d1       	rcall	.+698    	; 0xe74 <__cmpsf2>
     bba:	18 16       	cp	r1, r24
     bbc:	64 f0       	brlt	.+24     	; 0xbd6 <PWM_set_puls_width+0x44>
		angle = 6001 - angle; // Inverting control
     bbe:	a7 01       	movw	r20, r14
     bc0:	96 01       	movw	r18, r12
     bc2:	60 e0       	ldi	r22, 0x00	; 0
     bc4:	78 e8       	ldi	r23, 0x88	; 136
     bc6:	8b eb       	ldi	r24, 0xBB	; 187
     bc8:	95 e4       	ldi	r25, 0x45	; 69
     bca:	ef d0       	rcall	.+478    	; 0xdaa <__subsf3>
		OCR1B = angle;
     bcc:	5c d1       	rcall	.+696    	; 0xe86 <__fixunssfsi>
     bce:	70 93 8b 00 	sts	0x008B, r23
     bd2:	60 93 8a 00 	sts	0x008A, r22
	}
	return 0;
}
     bd6:	80 e0       	ldi	r24, 0x00	; 0
     bd8:	90 e0       	ldi	r25, 0x00	; 0
     bda:	ff 90       	pop	r15
     bdc:	ef 90       	pop	r14
     bde:	df 90       	pop	r13
     be0:	cf 90       	pop	r12
     be2:	08 95       	ret

00000be4 <PWM_control>:

double PWM_control(uint8_t x_pos){
	return PWM_set_puls_width((x_pos*7.85+2000));
     be4:	68 2f       	mov	r22, r24
     be6:	70 e0       	ldi	r23, 0x00	; 0
     be8:	80 e0       	ldi	r24, 0x00	; 0
     bea:	90 e0       	ldi	r25, 0x00	; 0
     bec:	7a d1       	rcall	.+756    	; 0xee2 <__floatsisf>
     bee:	23 e3       	ldi	r18, 0x33	; 51
     bf0:	33 e3       	ldi	r19, 0x33	; 51
     bf2:	4b ef       	ldi	r20, 0xFB	; 251
     bf4:	50 e4       	ldi	r21, 0x40	; 64
     bf6:	29 d2       	rcall	.+1106   	; 0x104a <__mulsf3>
     bf8:	20 e0       	ldi	r18, 0x00	; 0
     bfa:	30 e0       	ldi	r19, 0x00	; 0
     bfc:	4a ef       	ldi	r20, 0xFA	; 250
     bfe:	54 e4       	ldi	r21, 0x44	; 68
     c00:	d5 d0       	rcall	.+426    	; 0xdac <__addsf3>
     c02:	c7 df       	rcall	.-114    	; 0xb92 <PWM_set_puls_width>
     c04:	bc 01       	movw	r22, r24
     c06:	88 27       	eor	r24, r24
     c08:	77 fd       	sbrc	r23, 7
     c0a:	80 95       	com	r24
     c0c:	98 2f       	mov	r25, r24
     c0e:	69 c1       	rjmp	.+722    	; 0xee2 <__floatsisf>
     c10:	08 95       	ret

00000c12 <TWI_Master_Initialise>:
     c12:	8c e0       	ldi	r24, 0x0C	; 12
     c14:	80 93 b8 00 	sts	0x00B8, r24
     c18:	8f ef       	ldi	r24, 0xFF	; 255
     c1a:	80 93 bb 00 	sts	0x00BB, r24
     c1e:	84 e0       	ldi	r24, 0x04	; 4
     c20:	80 93 bc 00 	sts	0x00BC, r24
     c24:	08 95       	ret

00000c26 <TWI_Start_Transceiver_With_Data>:
     c26:	ec eb       	ldi	r30, 0xBC	; 188
     c28:	f0 e0       	ldi	r31, 0x00	; 0
     c2a:	20 81       	ld	r18, Z
     c2c:	20 fd       	sbrc	r18, 0
     c2e:	fd cf       	rjmp	.-6      	; 0xc2a <TWI_Start_Transceiver_With_Data+0x4>
     c30:	60 93 90 02 	sts	0x0290, r22
     c34:	fc 01       	movw	r30, r24
     c36:	20 81       	ld	r18, Z
     c38:	20 93 91 02 	sts	0x0291, r18
     c3c:	20 fd       	sbrc	r18, 0
     c3e:	0c c0       	rjmp	.+24     	; 0xc58 <TWI_Start_Transceiver_With_Data+0x32>
     c40:	62 30       	cpi	r22, 0x02	; 2
     c42:	50 f0       	brcs	.+20     	; 0xc58 <TWI_Start_Transceiver_With_Data+0x32>
     c44:	dc 01       	movw	r26, r24
     c46:	11 96       	adiw	r26, 0x01	; 1
     c48:	e2 e9       	ldi	r30, 0x92	; 146
     c4a:	f2 e0       	ldi	r31, 0x02	; 2
     c4c:	81 e0       	ldi	r24, 0x01	; 1
     c4e:	9d 91       	ld	r25, X+
     c50:	91 93       	st	Z+, r25
     c52:	8f 5f       	subi	r24, 0xFF	; 255
     c54:	86 13       	cpse	r24, r22
     c56:	fb cf       	rjmp	.-10     	; 0xc4e <TWI_Start_Transceiver_With_Data+0x28>
     c58:	10 92 8f 02 	sts	0x028F, r1
     c5c:	88 ef       	ldi	r24, 0xF8	; 248
     c5e:	80 93 06 02 	sts	0x0206, r24
     c62:	85 ea       	ldi	r24, 0xA5	; 165
     c64:	80 93 bc 00 	sts	0x00BC, r24
     c68:	08 95       	ret

00000c6a <__vector_39>:
     c6a:	1f 92       	push	r1
     c6c:	0f 92       	push	r0
     c6e:	0f b6       	in	r0, 0x3f	; 63
     c70:	0f 92       	push	r0
     c72:	11 24       	eor	r1, r1
     c74:	0b b6       	in	r0, 0x3b	; 59
     c76:	0f 92       	push	r0
     c78:	2f 93       	push	r18
     c7a:	3f 93       	push	r19
     c7c:	8f 93       	push	r24
     c7e:	9f 93       	push	r25
     c80:	af 93       	push	r26
     c82:	bf 93       	push	r27
     c84:	ef 93       	push	r30
     c86:	ff 93       	push	r31
     c88:	80 91 b9 00 	lds	r24, 0x00B9
     c8c:	90 e0       	ldi	r25, 0x00	; 0
     c8e:	fc 01       	movw	r30, r24
     c90:	38 97       	sbiw	r30, 0x08	; 8
     c92:	e1 35       	cpi	r30, 0x51	; 81
     c94:	f1 05       	cpc	r31, r1
     c96:	08 f0       	brcs	.+2      	; 0xc9a <__vector_39+0x30>
     c98:	55 c0       	rjmp	.+170    	; 0xd44 <__vector_39+0xda>
     c9a:	ee 58       	subi	r30, 0x8E	; 142
     c9c:	ff 4f       	sbci	r31, 0xFF	; 255
     c9e:	5f c2       	rjmp	.+1214   	; 0x115e <__tablejump2__>
     ca0:	10 92 8e 02 	sts	0x028E, r1
     ca4:	e0 91 8e 02 	lds	r30, 0x028E
     ca8:	80 91 90 02 	lds	r24, 0x0290
     cac:	e8 17       	cp	r30, r24
     cae:	70 f4       	brcc	.+28     	; 0xccc <__vector_39+0x62>
     cb0:	81 e0       	ldi	r24, 0x01	; 1
     cb2:	8e 0f       	add	r24, r30
     cb4:	80 93 8e 02 	sts	0x028E, r24
     cb8:	f0 e0       	ldi	r31, 0x00	; 0
     cba:	ef 56       	subi	r30, 0x6F	; 111
     cbc:	fd 4f       	sbci	r31, 0xFD	; 253
     cbe:	80 81       	ld	r24, Z
     cc0:	80 93 bb 00 	sts	0x00BB, r24
     cc4:	85 e8       	ldi	r24, 0x85	; 133
     cc6:	80 93 bc 00 	sts	0x00BC, r24
     cca:	43 c0       	rjmp	.+134    	; 0xd52 <__vector_39+0xe8>
     ccc:	80 91 8f 02 	lds	r24, 0x028F
     cd0:	81 60       	ori	r24, 0x01	; 1
     cd2:	80 93 8f 02 	sts	0x028F, r24
     cd6:	84 e9       	ldi	r24, 0x94	; 148
     cd8:	80 93 bc 00 	sts	0x00BC, r24
     cdc:	3a c0       	rjmp	.+116    	; 0xd52 <__vector_39+0xe8>
     cde:	e0 91 8e 02 	lds	r30, 0x028E
     ce2:	81 e0       	ldi	r24, 0x01	; 1
     ce4:	8e 0f       	add	r24, r30
     ce6:	80 93 8e 02 	sts	0x028E, r24
     cea:	80 91 bb 00 	lds	r24, 0x00BB
     cee:	f0 e0       	ldi	r31, 0x00	; 0
     cf0:	ef 56       	subi	r30, 0x6F	; 111
     cf2:	fd 4f       	sbci	r31, 0xFD	; 253
     cf4:	80 83       	st	Z, r24
     cf6:	20 91 8e 02 	lds	r18, 0x028E
     cfa:	30 e0       	ldi	r19, 0x00	; 0
     cfc:	80 91 90 02 	lds	r24, 0x0290
     d00:	90 e0       	ldi	r25, 0x00	; 0
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	28 17       	cp	r18, r24
     d06:	39 07       	cpc	r19, r25
     d08:	24 f4       	brge	.+8      	; 0xd12 <__vector_39+0xa8>
     d0a:	85 ec       	ldi	r24, 0xC5	; 197
     d0c:	80 93 bc 00 	sts	0x00BC, r24
     d10:	20 c0       	rjmp	.+64     	; 0xd52 <__vector_39+0xe8>
     d12:	85 e8       	ldi	r24, 0x85	; 133
     d14:	80 93 bc 00 	sts	0x00BC, r24
     d18:	1c c0       	rjmp	.+56     	; 0xd52 <__vector_39+0xe8>
     d1a:	80 91 bb 00 	lds	r24, 0x00BB
     d1e:	e0 91 8e 02 	lds	r30, 0x028E
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	ef 56       	subi	r30, 0x6F	; 111
     d26:	fd 4f       	sbci	r31, 0xFD	; 253
     d28:	80 83       	st	Z, r24
     d2a:	80 91 8f 02 	lds	r24, 0x028F
     d2e:	81 60       	ori	r24, 0x01	; 1
     d30:	80 93 8f 02 	sts	0x028F, r24
     d34:	84 e9       	ldi	r24, 0x94	; 148
     d36:	80 93 bc 00 	sts	0x00BC, r24
     d3a:	0b c0       	rjmp	.+22     	; 0xd52 <__vector_39+0xe8>
     d3c:	85 ea       	ldi	r24, 0xA5	; 165
     d3e:	80 93 bc 00 	sts	0x00BC, r24
     d42:	07 c0       	rjmp	.+14     	; 0xd52 <__vector_39+0xe8>
     d44:	80 91 b9 00 	lds	r24, 0x00B9
     d48:	80 93 06 02 	sts	0x0206, r24
     d4c:	84 e0       	ldi	r24, 0x04	; 4
     d4e:	80 93 bc 00 	sts	0x00BC, r24
     d52:	ff 91       	pop	r31
     d54:	ef 91       	pop	r30
     d56:	bf 91       	pop	r27
     d58:	af 91       	pop	r26
     d5a:	9f 91       	pop	r25
     d5c:	8f 91       	pop	r24
     d5e:	3f 91       	pop	r19
     d60:	2f 91       	pop	r18
     d62:	0f 90       	pop	r0
     d64:	0b be       	out	0x3b, r0	; 59
     d66:	0f 90       	pop	r0
     d68:	0f be       	out	0x3f, r0	; 63
     d6a:	0f 90       	pop	r0
     d6c:	1f 90       	pop	r1
     d6e:	18 95       	reti

00000d70 <USART_Transmit>:
}

void USART_Transmit( unsigned char data ){

// Wait for empty transmit buffer
	while( !( UCSR0A & (1<<UDRE0)) );
     d70:	e0 ec       	ldi	r30, 0xC0	; 192
     d72:	f0 e0       	ldi	r31, 0x00	; 0
     d74:	90 81       	ld	r25, Z
     d76:	95 ff       	sbrs	r25, 5
     d78:	fd cf       	rjmp	.-6      	; 0xd74 <USART_Transmit+0x4>
  
//Put data into buffer, sends the data
	UDR0 = data;
     d7a:	80 93 c6 00 	sts	0x00C6, r24
     d7e:	08 95       	ret

00000d80 <USART_Receive>:
}

unsigned char USART_Receive( void ){

//Wait for data to be received
	while ( !(UCSR0A & (1<<RXC0)) );
     d80:	e0 ec       	ldi	r30, 0xC0	; 192
     d82:	f0 e0       	ldi	r31, 0x00	; 0
     d84:	80 81       	ld	r24, Z
     d86:	88 23       	and	r24, r24
     d88:	ec f7       	brge	.-6      	; 0xd84 <USART_Receive+0x4>
//Get and return received data from buffer
	return UDR0;
     d8a:	80 91 c6 00 	lds	r24, 0x00C6
     d8e:	08 95       	ret

00000d90 <USART_Init>:
	//set_bit(SFIOR,XMM2);
	////set_bit(SFIOR,XMM0);
//}
void USART_Init( unsigned int ubrr){
	// Set baud rate
	UBRR0H = (unsigned char) (ubrr>>8);
     d90:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char) ubrr;
     d94:	80 93 c4 00 	sts	0x00C4, r24
	
	/* Enable receiver and transmitter	*/
	UCSR0B = (1<<TXEN0)|(1<<RXEN0);
     d98:	88 e1       	ldi	r24, 0x18	; 24
     d9a:	80 93 c1 00 	sts	0x00C1, r24
	fdevopen(USART_Transmit,USART_Receive);
     d9e:	60 ec       	ldi	r22, 0xC0	; 192
     da0:	76 e0       	ldi	r23, 0x06	; 6
     da2:	88 eb       	ldi	r24, 0xB8	; 184
     da4:	96 e0       	ldi	r25, 0x06	; 6
     da6:	e1 c1       	rjmp	.+962    	; 0x116a <fdevopen>
     da8:	08 95       	ret

00000daa <__subsf3>:
     daa:	50 58       	subi	r21, 0x80	; 128

00000dac <__addsf3>:
     dac:	bb 27       	eor	r27, r27
     dae:	aa 27       	eor	r26, r26
     db0:	0e d0       	rcall	.+28     	; 0xdce <__addsf3x>
     db2:	0d c1       	rjmp	.+538    	; 0xfce <__fp_round>
     db4:	fe d0       	rcall	.+508    	; 0xfb2 <__fp_pscA>
     db6:	30 f0       	brcs	.+12     	; 0xdc4 <__addsf3+0x18>
     db8:	03 d1       	rcall	.+518    	; 0xfc0 <__fp_pscB>
     dba:	20 f0       	brcs	.+8      	; 0xdc4 <__addsf3+0x18>
     dbc:	31 f4       	brne	.+12     	; 0xdca <__addsf3+0x1e>
     dbe:	9f 3f       	cpi	r25, 0xFF	; 255
     dc0:	11 f4       	brne	.+4      	; 0xdc6 <__addsf3+0x1a>
     dc2:	1e f4       	brtc	.+6      	; 0xdca <__addsf3+0x1e>
     dc4:	f3 c0       	rjmp	.+486    	; 0xfac <__fp_nan>
     dc6:	0e f4       	brtc	.+2      	; 0xdca <__addsf3+0x1e>
     dc8:	e0 95       	com	r30
     dca:	e7 fb       	bst	r30, 7
     dcc:	e9 c0       	rjmp	.+466    	; 0xfa0 <__fp_inf>

00000dce <__addsf3x>:
     dce:	e9 2f       	mov	r30, r25
     dd0:	0f d1       	rcall	.+542    	; 0xff0 <__fp_split3>
     dd2:	80 f3       	brcs	.-32     	; 0xdb4 <__addsf3+0x8>
     dd4:	ba 17       	cp	r27, r26
     dd6:	62 07       	cpc	r22, r18
     dd8:	73 07       	cpc	r23, r19
     dda:	84 07       	cpc	r24, r20
     ddc:	95 07       	cpc	r25, r21
     dde:	18 f0       	brcs	.+6      	; 0xde6 <__addsf3x+0x18>
     de0:	71 f4       	brne	.+28     	; 0xdfe <__addsf3x+0x30>
     de2:	9e f5       	brtc	.+102    	; 0xe4a <__addsf3x+0x7c>
     de4:	27 c1       	rjmp	.+590    	; 0x1034 <__fp_zero>
     de6:	0e f4       	brtc	.+2      	; 0xdea <__addsf3x+0x1c>
     de8:	e0 95       	com	r30
     dea:	0b 2e       	mov	r0, r27
     dec:	ba 2f       	mov	r27, r26
     dee:	a0 2d       	mov	r26, r0
     df0:	0b 01       	movw	r0, r22
     df2:	b9 01       	movw	r22, r18
     df4:	90 01       	movw	r18, r0
     df6:	0c 01       	movw	r0, r24
     df8:	ca 01       	movw	r24, r20
     dfa:	a0 01       	movw	r20, r0
     dfc:	11 24       	eor	r1, r1
     dfe:	ff 27       	eor	r31, r31
     e00:	59 1b       	sub	r21, r25
     e02:	99 f0       	breq	.+38     	; 0xe2a <__addsf3x+0x5c>
     e04:	59 3f       	cpi	r21, 0xF9	; 249
     e06:	50 f4       	brcc	.+20     	; 0xe1c <__addsf3x+0x4e>
     e08:	50 3e       	cpi	r21, 0xE0	; 224
     e0a:	68 f1       	brcs	.+90     	; 0xe66 <__addsf3x+0x98>
     e0c:	1a 16       	cp	r1, r26
     e0e:	f0 40       	sbci	r31, 0x00	; 0
     e10:	a2 2f       	mov	r26, r18
     e12:	23 2f       	mov	r18, r19
     e14:	34 2f       	mov	r19, r20
     e16:	44 27       	eor	r20, r20
     e18:	58 5f       	subi	r21, 0xF8	; 248
     e1a:	f3 cf       	rjmp	.-26     	; 0xe02 <__addsf3x+0x34>
     e1c:	46 95       	lsr	r20
     e1e:	37 95       	ror	r19
     e20:	27 95       	ror	r18
     e22:	a7 95       	ror	r26
     e24:	f0 40       	sbci	r31, 0x00	; 0
     e26:	53 95       	inc	r21
     e28:	c9 f7       	brne	.-14     	; 0xe1c <__addsf3x+0x4e>
     e2a:	7e f4       	brtc	.+30     	; 0xe4a <__addsf3x+0x7c>
     e2c:	1f 16       	cp	r1, r31
     e2e:	ba 0b       	sbc	r27, r26
     e30:	62 0b       	sbc	r22, r18
     e32:	73 0b       	sbc	r23, r19
     e34:	84 0b       	sbc	r24, r20
     e36:	ba f0       	brmi	.+46     	; 0xe66 <__addsf3x+0x98>
     e38:	91 50       	subi	r25, 0x01	; 1
     e3a:	a1 f0       	breq	.+40     	; 0xe64 <__addsf3x+0x96>
     e3c:	ff 0f       	add	r31, r31
     e3e:	bb 1f       	adc	r27, r27
     e40:	66 1f       	adc	r22, r22
     e42:	77 1f       	adc	r23, r23
     e44:	88 1f       	adc	r24, r24
     e46:	c2 f7       	brpl	.-16     	; 0xe38 <__addsf3x+0x6a>
     e48:	0e c0       	rjmp	.+28     	; 0xe66 <__addsf3x+0x98>
     e4a:	ba 0f       	add	r27, r26
     e4c:	62 1f       	adc	r22, r18
     e4e:	73 1f       	adc	r23, r19
     e50:	84 1f       	adc	r24, r20
     e52:	48 f4       	brcc	.+18     	; 0xe66 <__addsf3x+0x98>
     e54:	87 95       	ror	r24
     e56:	77 95       	ror	r23
     e58:	67 95       	ror	r22
     e5a:	b7 95       	ror	r27
     e5c:	f7 95       	ror	r31
     e5e:	9e 3f       	cpi	r25, 0xFE	; 254
     e60:	08 f0       	brcs	.+2      	; 0xe64 <__addsf3x+0x96>
     e62:	b3 cf       	rjmp	.-154    	; 0xdca <__addsf3+0x1e>
     e64:	93 95       	inc	r25
     e66:	88 0f       	add	r24, r24
     e68:	08 f0       	brcs	.+2      	; 0xe6c <__addsf3x+0x9e>
     e6a:	99 27       	eor	r25, r25
     e6c:	ee 0f       	add	r30, r30
     e6e:	97 95       	ror	r25
     e70:	87 95       	ror	r24
     e72:	08 95       	ret

00000e74 <__cmpsf2>:
     e74:	71 d0       	rcall	.+226    	; 0xf58 <__fp_cmp>
     e76:	08 f4       	brcc	.+2      	; 0xe7a <__cmpsf2+0x6>
     e78:	81 e0       	ldi	r24, 0x01	; 1
     e7a:	08 95       	ret

00000e7c <__fixsfsi>:
     e7c:	04 d0       	rcall	.+8      	; 0xe86 <__fixunssfsi>
     e7e:	68 94       	set
     e80:	b1 11       	cpse	r27, r1
     e82:	d9 c0       	rjmp	.+434    	; 0x1036 <__fp_szero>
     e84:	08 95       	ret

00000e86 <__fixunssfsi>:
     e86:	bc d0       	rcall	.+376    	; 0x1000 <__fp_splitA>
     e88:	88 f0       	brcs	.+34     	; 0xeac <__fixunssfsi+0x26>
     e8a:	9f 57       	subi	r25, 0x7F	; 127
     e8c:	90 f0       	brcs	.+36     	; 0xeb2 <__fixunssfsi+0x2c>
     e8e:	b9 2f       	mov	r27, r25
     e90:	99 27       	eor	r25, r25
     e92:	b7 51       	subi	r27, 0x17	; 23
     e94:	a0 f0       	brcs	.+40     	; 0xebe <__fixunssfsi+0x38>
     e96:	d1 f0       	breq	.+52     	; 0xecc <__fixunssfsi+0x46>
     e98:	66 0f       	add	r22, r22
     e9a:	77 1f       	adc	r23, r23
     e9c:	88 1f       	adc	r24, r24
     e9e:	99 1f       	adc	r25, r25
     ea0:	1a f0       	brmi	.+6      	; 0xea8 <__fixunssfsi+0x22>
     ea2:	ba 95       	dec	r27
     ea4:	c9 f7       	brne	.-14     	; 0xe98 <__fixunssfsi+0x12>
     ea6:	12 c0       	rjmp	.+36     	; 0xecc <__fixunssfsi+0x46>
     ea8:	b1 30       	cpi	r27, 0x01	; 1
     eaa:	81 f0       	breq	.+32     	; 0xecc <__fixunssfsi+0x46>
     eac:	c3 d0       	rcall	.+390    	; 0x1034 <__fp_zero>
     eae:	b1 e0       	ldi	r27, 0x01	; 1
     eb0:	08 95       	ret
     eb2:	c0 c0       	rjmp	.+384    	; 0x1034 <__fp_zero>
     eb4:	67 2f       	mov	r22, r23
     eb6:	78 2f       	mov	r23, r24
     eb8:	88 27       	eor	r24, r24
     eba:	b8 5f       	subi	r27, 0xF8	; 248
     ebc:	39 f0       	breq	.+14     	; 0xecc <__fixunssfsi+0x46>
     ebe:	b9 3f       	cpi	r27, 0xF9	; 249
     ec0:	cc f3       	brlt	.-14     	; 0xeb4 <__fixunssfsi+0x2e>
     ec2:	86 95       	lsr	r24
     ec4:	77 95       	ror	r23
     ec6:	67 95       	ror	r22
     ec8:	b3 95       	inc	r27
     eca:	d9 f7       	brne	.-10     	; 0xec2 <__fixunssfsi+0x3c>
     ecc:	3e f4       	brtc	.+14     	; 0xedc <__fixunssfsi+0x56>
     ece:	90 95       	com	r25
     ed0:	80 95       	com	r24
     ed2:	70 95       	com	r23
     ed4:	61 95       	neg	r22
     ed6:	7f 4f       	sbci	r23, 0xFF	; 255
     ed8:	8f 4f       	sbci	r24, 0xFF	; 255
     eda:	9f 4f       	sbci	r25, 0xFF	; 255
     edc:	08 95       	ret

00000ede <__floatunsisf>:
     ede:	e8 94       	clt
     ee0:	09 c0       	rjmp	.+18     	; 0xef4 <__floatsisf+0x12>

00000ee2 <__floatsisf>:
     ee2:	97 fb       	bst	r25, 7
     ee4:	3e f4       	brtc	.+14     	; 0xef4 <__floatsisf+0x12>
     ee6:	90 95       	com	r25
     ee8:	80 95       	com	r24
     eea:	70 95       	com	r23
     eec:	61 95       	neg	r22
     eee:	7f 4f       	sbci	r23, 0xFF	; 255
     ef0:	8f 4f       	sbci	r24, 0xFF	; 255
     ef2:	9f 4f       	sbci	r25, 0xFF	; 255
     ef4:	99 23       	and	r25, r25
     ef6:	a9 f0       	breq	.+42     	; 0xf22 <__floatsisf+0x40>
     ef8:	f9 2f       	mov	r31, r25
     efa:	96 e9       	ldi	r25, 0x96	; 150
     efc:	bb 27       	eor	r27, r27
     efe:	93 95       	inc	r25
     f00:	f6 95       	lsr	r31
     f02:	87 95       	ror	r24
     f04:	77 95       	ror	r23
     f06:	67 95       	ror	r22
     f08:	b7 95       	ror	r27
     f0a:	f1 11       	cpse	r31, r1
     f0c:	f8 cf       	rjmp	.-16     	; 0xefe <__floatsisf+0x1c>
     f0e:	fa f4       	brpl	.+62     	; 0xf4e <__floatsisf+0x6c>
     f10:	bb 0f       	add	r27, r27
     f12:	11 f4       	brne	.+4      	; 0xf18 <__floatsisf+0x36>
     f14:	60 ff       	sbrs	r22, 0
     f16:	1b c0       	rjmp	.+54     	; 0xf4e <__floatsisf+0x6c>
     f18:	6f 5f       	subi	r22, 0xFF	; 255
     f1a:	7f 4f       	sbci	r23, 0xFF	; 255
     f1c:	8f 4f       	sbci	r24, 0xFF	; 255
     f1e:	9f 4f       	sbci	r25, 0xFF	; 255
     f20:	16 c0       	rjmp	.+44     	; 0xf4e <__floatsisf+0x6c>
     f22:	88 23       	and	r24, r24
     f24:	11 f0       	breq	.+4      	; 0xf2a <__floatsisf+0x48>
     f26:	96 e9       	ldi	r25, 0x96	; 150
     f28:	11 c0       	rjmp	.+34     	; 0xf4c <__floatsisf+0x6a>
     f2a:	77 23       	and	r23, r23
     f2c:	21 f0       	breq	.+8      	; 0xf36 <__floatsisf+0x54>
     f2e:	9e e8       	ldi	r25, 0x8E	; 142
     f30:	87 2f       	mov	r24, r23
     f32:	76 2f       	mov	r23, r22
     f34:	05 c0       	rjmp	.+10     	; 0xf40 <__floatsisf+0x5e>
     f36:	66 23       	and	r22, r22
     f38:	71 f0       	breq	.+28     	; 0xf56 <__floatsisf+0x74>
     f3a:	96 e8       	ldi	r25, 0x86	; 134
     f3c:	86 2f       	mov	r24, r22
     f3e:	70 e0       	ldi	r23, 0x00	; 0
     f40:	60 e0       	ldi	r22, 0x00	; 0
     f42:	2a f0       	brmi	.+10     	; 0xf4e <__floatsisf+0x6c>
     f44:	9a 95       	dec	r25
     f46:	66 0f       	add	r22, r22
     f48:	77 1f       	adc	r23, r23
     f4a:	88 1f       	adc	r24, r24
     f4c:	da f7       	brpl	.-10     	; 0xf44 <__floatsisf+0x62>
     f4e:	88 0f       	add	r24, r24
     f50:	96 95       	lsr	r25
     f52:	87 95       	ror	r24
     f54:	97 f9       	bld	r25, 7
     f56:	08 95       	ret

00000f58 <__fp_cmp>:
     f58:	99 0f       	add	r25, r25
     f5a:	00 08       	sbc	r0, r0
     f5c:	55 0f       	add	r21, r21
     f5e:	aa 0b       	sbc	r26, r26
     f60:	e0 e8       	ldi	r30, 0x80	; 128
     f62:	fe ef       	ldi	r31, 0xFE	; 254
     f64:	16 16       	cp	r1, r22
     f66:	17 06       	cpc	r1, r23
     f68:	e8 07       	cpc	r30, r24
     f6a:	f9 07       	cpc	r31, r25
     f6c:	c0 f0       	brcs	.+48     	; 0xf9e <__fp_cmp+0x46>
     f6e:	12 16       	cp	r1, r18
     f70:	13 06       	cpc	r1, r19
     f72:	e4 07       	cpc	r30, r20
     f74:	f5 07       	cpc	r31, r21
     f76:	98 f0       	brcs	.+38     	; 0xf9e <__fp_cmp+0x46>
     f78:	62 1b       	sub	r22, r18
     f7a:	73 0b       	sbc	r23, r19
     f7c:	84 0b       	sbc	r24, r20
     f7e:	95 0b       	sbc	r25, r21
     f80:	39 f4       	brne	.+14     	; 0xf90 <__fp_cmp+0x38>
     f82:	0a 26       	eor	r0, r26
     f84:	61 f0       	breq	.+24     	; 0xf9e <__fp_cmp+0x46>
     f86:	23 2b       	or	r18, r19
     f88:	24 2b       	or	r18, r20
     f8a:	25 2b       	or	r18, r21
     f8c:	21 f4       	brne	.+8      	; 0xf96 <__fp_cmp+0x3e>
     f8e:	08 95       	ret
     f90:	0a 26       	eor	r0, r26
     f92:	09 f4       	brne	.+2      	; 0xf96 <__fp_cmp+0x3e>
     f94:	a1 40       	sbci	r26, 0x01	; 1
     f96:	a6 95       	lsr	r26
     f98:	8f ef       	ldi	r24, 0xFF	; 255
     f9a:	81 1d       	adc	r24, r1
     f9c:	81 1d       	adc	r24, r1
     f9e:	08 95       	ret

00000fa0 <__fp_inf>:
     fa0:	97 f9       	bld	r25, 7
     fa2:	9f 67       	ori	r25, 0x7F	; 127
     fa4:	80 e8       	ldi	r24, 0x80	; 128
     fa6:	70 e0       	ldi	r23, 0x00	; 0
     fa8:	60 e0       	ldi	r22, 0x00	; 0
     faa:	08 95       	ret

00000fac <__fp_nan>:
     fac:	9f ef       	ldi	r25, 0xFF	; 255
     fae:	80 ec       	ldi	r24, 0xC0	; 192
     fb0:	08 95       	ret

00000fb2 <__fp_pscA>:
     fb2:	00 24       	eor	r0, r0
     fb4:	0a 94       	dec	r0
     fb6:	16 16       	cp	r1, r22
     fb8:	17 06       	cpc	r1, r23
     fba:	18 06       	cpc	r1, r24
     fbc:	09 06       	cpc	r0, r25
     fbe:	08 95       	ret

00000fc0 <__fp_pscB>:
     fc0:	00 24       	eor	r0, r0
     fc2:	0a 94       	dec	r0
     fc4:	12 16       	cp	r1, r18
     fc6:	13 06       	cpc	r1, r19
     fc8:	14 06       	cpc	r1, r20
     fca:	05 06       	cpc	r0, r21
     fcc:	08 95       	ret

00000fce <__fp_round>:
     fce:	09 2e       	mov	r0, r25
     fd0:	03 94       	inc	r0
     fd2:	00 0c       	add	r0, r0
     fd4:	11 f4       	brne	.+4      	; 0xfda <__fp_round+0xc>
     fd6:	88 23       	and	r24, r24
     fd8:	52 f0       	brmi	.+20     	; 0xfee <__fp_round+0x20>
     fda:	bb 0f       	add	r27, r27
     fdc:	40 f4       	brcc	.+16     	; 0xfee <__fp_round+0x20>
     fde:	bf 2b       	or	r27, r31
     fe0:	11 f4       	brne	.+4      	; 0xfe6 <__fp_round+0x18>
     fe2:	60 ff       	sbrs	r22, 0
     fe4:	04 c0       	rjmp	.+8      	; 0xfee <__fp_round+0x20>
     fe6:	6f 5f       	subi	r22, 0xFF	; 255
     fe8:	7f 4f       	sbci	r23, 0xFF	; 255
     fea:	8f 4f       	sbci	r24, 0xFF	; 255
     fec:	9f 4f       	sbci	r25, 0xFF	; 255
     fee:	08 95       	ret

00000ff0 <__fp_split3>:
     ff0:	57 fd       	sbrc	r21, 7
     ff2:	90 58       	subi	r25, 0x80	; 128
     ff4:	44 0f       	add	r20, r20
     ff6:	55 1f       	adc	r21, r21
     ff8:	59 f0       	breq	.+22     	; 0x1010 <__fp_splitA+0x10>
     ffa:	5f 3f       	cpi	r21, 0xFF	; 255
     ffc:	71 f0       	breq	.+28     	; 0x101a <__fp_splitA+0x1a>
     ffe:	47 95       	ror	r20

00001000 <__fp_splitA>:
    1000:	88 0f       	add	r24, r24
    1002:	97 fb       	bst	r25, 7
    1004:	99 1f       	adc	r25, r25
    1006:	61 f0       	breq	.+24     	; 0x1020 <__fp_splitA+0x20>
    1008:	9f 3f       	cpi	r25, 0xFF	; 255
    100a:	79 f0       	breq	.+30     	; 0x102a <__fp_splitA+0x2a>
    100c:	87 95       	ror	r24
    100e:	08 95       	ret
    1010:	12 16       	cp	r1, r18
    1012:	13 06       	cpc	r1, r19
    1014:	14 06       	cpc	r1, r20
    1016:	55 1f       	adc	r21, r21
    1018:	f2 cf       	rjmp	.-28     	; 0xffe <__fp_split3+0xe>
    101a:	46 95       	lsr	r20
    101c:	f1 df       	rcall	.-30     	; 0x1000 <__fp_splitA>
    101e:	08 c0       	rjmp	.+16     	; 0x1030 <__fp_splitA+0x30>
    1020:	16 16       	cp	r1, r22
    1022:	17 06       	cpc	r1, r23
    1024:	18 06       	cpc	r1, r24
    1026:	99 1f       	adc	r25, r25
    1028:	f1 cf       	rjmp	.-30     	; 0x100c <__fp_splitA+0xc>
    102a:	86 95       	lsr	r24
    102c:	71 05       	cpc	r23, r1
    102e:	61 05       	cpc	r22, r1
    1030:	08 94       	sec
    1032:	08 95       	ret

00001034 <__fp_zero>:
    1034:	e8 94       	clt

00001036 <__fp_szero>:
    1036:	bb 27       	eor	r27, r27
    1038:	66 27       	eor	r22, r22
    103a:	77 27       	eor	r23, r23
    103c:	cb 01       	movw	r24, r22
    103e:	97 f9       	bld	r25, 7
    1040:	08 95       	ret

00001042 <__gesf2>:
    1042:	8a df       	rcall	.-236    	; 0xf58 <__fp_cmp>
    1044:	08 f4       	brcc	.+2      	; 0x1048 <__gesf2+0x6>
    1046:	8f ef       	ldi	r24, 0xFF	; 255
    1048:	08 95       	ret

0000104a <__mulsf3>:
    104a:	0b d0       	rcall	.+22     	; 0x1062 <__mulsf3x>
    104c:	c0 cf       	rjmp	.-128    	; 0xfce <__fp_round>
    104e:	b1 df       	rcall	.-158    	; 0xfb2 <__fp_pscA>
    1050:	28 f0       	brcs	.+10     	; 0x105c <__mulsf3+0x12>
    1052:	b6 df       	rcall	.-148    	; 0xfc0 <__fp_pscB>
    1054:	18 f0       	brcs	.+6      	; 0x105c <__mulsf3+0x12>
    1056:	95 23       	and	r25, r21
    1058:	09 f0       	breq	.+2      	; 0x105c <__mulsf3+0x12>
    105a:	a2 cf       	rjmp	.-188    	; 0xfa0 <__fp_inf>
    105c:	a7 cf       	rjmp	.-178    	; 0xfac <__fp_nan>
    105e:	11 24       	eor	r1, r1
    1060:	ea cf       	rjmp	.-44     	; 0x1036 <__fp_szero>

00001062 <__mulsf3x>:
    1062:	c6 df       	rcall	.-116    	; 0xff0 <__fp_split3>
    1064:	a0 f3       	brcs	.-24     	; 0x104e <__mulsf3+0x4>

00001066 <__mulsf3_pse>:
    1066:	95 9f       	mul	r25, r21
    1068:	d1 f3       	breq	.-12     	; 0x105e <__mulsf3+0x14>
    106a:	95 0f       	add	r25, r21
    106c:	50 e0       	ldi	r21, 0x00	; 0
    106e:	55 1f       	adc	r21, r21
    1070:	62 9f       	mul	r22, r18
    1072:	f0 01       	movw	r30, r0
    1074:	72 9f       	mul	r23, r18
    1076:	bb 27       	eor	r27, r27
    1078:	f0 0d       	add	r31, r0
    107a:	b1 1d       	adc	r27, r1
    107c:	63 9f       	mul	r22, r19
    107e:	aa 27       	eor	r26, r26
    1080:	f0 0d       	add	r31, r0
    1082:	b1 1d       	adc	r27, r1
    1084:	aa 1f       	adc	r26, r26
    1086:	64 9f       	mul	r22, r20
    1088:	66 27       	eor	r22, r22
    108a:	b0 0d       	add	r27, r0
    108c:	a1 1d       	adc	r26, r1
    108e:	66 1f       	adc	r22, r22
    1090:	82 9f       	mul	r24, r18
    1092:	22 27       	eor	r18, r18
    1094:	b0 0d       	add	r27, r0
    1096:	a1 1d       	adc	r26, r1
    1098:	62 1f       	adc	r22, r18
    109a:	73 9f       	mul	r23, r19
    109c:	b0 0d       	add	r27, r0
    109e:	a1 1d       	adc	r26, r1
    10a0:	62 1f       	adc	r22, r18
    10a2:	83 9f       	mul	r24, r19
    10a4:	a0 0d       	add	r26, r0
    10a6:	61 1d       	adc	r22, r1
    10a8:	22 1f       	adc	r18, r18
    10aa:	74 9f       	mul	r23, r20
    10ac:	33 27       	eor	r19, r19
    10ae:	a0 0d       	add	r26, r0
    10b0:	61 1d       	adc	r22, r1
    10b2:	23 1f       	adc	r18, r19
    10b4:	84 9f       	mul	r24, r20
    10b6:	60 0d       	add	r22, r0
    10b8:	21 1d       	adc	r18, r1
    10ba:	82 2f       	mov	r24, r18
    10bc:	76 2f       	mov	r23, r22
    10be:	6a 2f       	mov	r22, r26
    10c0:	11 24       	eor	r1, r1
    10c2:	9f 57       	subi	r25, 0x7F	; 127
    10c4:	50 40       	sbci	r21, 0x00	; 0
    10c6:	8a f0       	brmi	.+34     	; 0x10ea <__mulsf3_pse+0x84>
    10c8:	e1 f0       	breq	.+56     	; 0x1102 <__mulsf3_pse+0x9c>
    10ca:	88 23       	and	r24, r24
    10cc:	4a f0       	brmi	.+18     	; 0x10e0 <__mulsf3_pse+0x7a>
    10ce:	ee 0f       	add	r30, r30
    10d0:	ff 1f       	adc	r31, r31
    10d2:	bb 1f       	adc	r27, r27
    10d4:	66 1f       	adc	r22, r22
    10d6:	77 1f       	adc	r23, r23
    10d8:	88 1f       	adc	r24, r24
    10da:	91 50       	subi	r25, 0x01	; 1
    10dc:	50 40       	sbci	r21, 0x00	; 0
    10de:	a9 f7       	brne	.-22     	; 0x10ca <__mulsf3_pse+0x64>
    10e0:	9e 3f       	cpi	r25, 0xFE	; 254
    10e2:	51 05       	cpc	r21, r1
    10e4:	70 f0       	brcs	.+28     	; 0x1102 <__mulsf3_pse+0x9c>
    10e6:	5c cf       	rjmp	.-328    	; 0xfa0 <__fp_inf>
    10e8:	a6 cf       	rjmp	.-180    	; 0x1036 <__fp_szero>
    10ea:	5f 3f       	cpi	r21, 0xFF	; 255
    10ec:	ec f3       	brlt	.-6      	; 0x10e8 <__mulsf3_pse+0x82>
    10ee:	98 3e       	cpi	r25, 0xE8	; 232
    10f0:	dc f3       	brlt	.-10     	; 0x10e8 <__mulsf3_pse+0x82>
    10f2:	86 95       	lsr	r24
    10f4:	77 95       	ror	r23
    10f6:	67 95       	ror	r22
    10f8:	b7 95       	ror	r27
    10fa:	f7 95       	ror	r31
    10fc:	e7 95       	ror	r30
    10fe:	9f 5f       	subi	r25, 0xFF	; 255
    1100:	c1 f7       	brne	.-16     	; 0x10f2 <__mulsf3_pse+0x8c>
    1102:	fe 2b       	or	r31, r30
    1104:	88 0f       	add	r24, r24
    1106:	91 1d       	adc	r25, r1
    1108:	96 95       	lsr	r25
    110a:	87 95       	ror	r24
    110c:	97 f9       	bld	r25, 7
    110e:	08 95       	ret

00001110 <__udivmodhi4>:
    1110:	aa 1b       	sub	r26, r26
    1112:	bb 1b       	sub	r27, r27
    1114:	51 e1       	ldi	r21, 0x11	; 17
    1116:	07 c0       	rjmp	.+14     	; 0x1126 <__udivmodhi4_ep>

00001118 <__udivmodhi4_loop>:
    1118:	aa 1f       	adc	r26, r26
    111a:	bb 1f       	adc	r27, r27
    111c:	a6 17       	cp	r26, r22
    111e:	b7 07       	cpc	r27, r23
    1120:	10 f0       	brcs	.+4      	; 0x1126 <__udivmodhi4_ep>
    1122:	a6 1b       	sub	r26, r22
    1124:	b7 0b       	sbc	r27, r23

00001126 <__udivmodhi4_ep>:
    1126:	88 1f       	adc	r24, r24
    1128:	99 1f       	adc	r25, r25
    112a:	5a 95       	dec	r21
    112c:	a9 f7       	brne	.-22     	; 0x1118 <__udivmodhi4_loop>
    112e:	80 95       	com	r24
    1130:	90 95       	com	r25
    1132:	bc 01       	movw	r22, r24
    1134:	cd 01       	movw	r24, r26
    1136:	08 95       	ret

00001138 <__divmodhi4>:
    1138:	97 fb       	bst	r25, 7
    113a:	07 2e       	mov	r0, r23
    113c:	16 f4       	brtc	.+4      	; 0x1142 <__divmodhi4+0xa>
    113e:	00 94       	com	r0
    1140:	06 d0       	rcall	.+12     	; 0x114e <__divmodhi4_neg1>
    1142:	77 fd       	sbrc	r23, 7
    1144:	08 d0       	rcall	.+16     	; 0x1156 <__divmodhi4_neg2>
    1146:	e4 df       	rcall	.-56     	; 0x1110 <__udivmodhi4>
    1148:	07 fc       	sbrc	r0, 7
    114a:	05 d0       	rcall	.+10     	; 0x1156 <__divmodhi4_neg2>
    114c:	3e f4       	brtc	.+14     	; 0x115c <__divmodhi4_exit>

0000114e <__divmodhi4_neg1>:
    114e:	90 95       	com	r25
    1150:	81 95       	neg	r24
    1152:	9f 4f       	sbci	r25, 0xFF	; 255
    1154:	08 95       	ret

00001156 <__divmodhi4_neg2>:
    1156:	70 95       	com	r23
    1158:	61 95       	neg	r22
    115a:	7f 4f       	sbci	r23, 0xFF	; 255

0000115c <__divmodhi4_exit>:
    115c:	08 95       	ret

0000115e <__tablejump2__>:
    115e:	ee 0f       	add	r30, r30
    1160:	ff 1f       	adc	r31, r31

00001162 <__tablejump__>:
    1162:	05 90       	lpm	r0, Z+
    1164:	f4 91       	lpm	r31, Z
    1166:	e0 2d       	mov	r30, r0
    1168:	19 94       	eijmp

0000116a <fdevopen>:
    116a:	0f 93       	push	r16
    116c:	1f 93       	push	r17
    116e:	cf 93       	push	r28
    1170:	df 93       	push	r29
    1172:	ec 01       	movw	r28, r24
    1174:	8b 01       	movw	r16, r22
    1176:	00 97       	sbiw	r24, 0x00	; 0
    1178:	31 f4       	brne	.+12     	; 0x1186 <fdevopen+0x1c>
    117a:	61 15       	cp	r22, r1
    117c:	71 05       	cpc	r23, r1
    117e:	19 f4       	brne	.+6      	; 0x1186 <fdevopen+0x1c>
    1180:	80 e0       	ldi	r24, 0x00	; 0
    1182:	90 e0       	ldi	r25, 0x00	; 0
    1184:	37 c0       	rjmp	.+110    	; 0x11f4 <fdevopen+0x8a>
    1186:	6e e0       	ldi	r22, 0x0E	; 14
    1188:	70 e0       	ldi	r23, 0x00	; 0
    118a:	81 e0       	ldi	r24, 0x01	; 1
    118c:	90 e0       	ldi	r25, 0x00	; 0
    118e:	63 d2       	rcall	.+1222   	; 0x1656 <calloc>
    1190:	fc 01       	movw	r30, r24
    1192:	00 97       	sbiw	r24, 0x00	; 0
    1194:	a9 f3       	breq	.-22     	; 0x1180 <fdevopen+0x16>
    1196:	80 e8       	ldi	r24, 0x80	; 128
    1198:	83 83       	std	Z+3, r24	; 0x03
    119a:	01 15       	cp	r16, r1
    119c:	11 05       	cpc	r17, r1
    119e:	71 f0       	breq	.+28     	; 0x11bc <fdevopen+0x52>
    11a0:	13 87       	std	Z+11, r17	; 0x0b
    11a2:	02 87       	std	Z+10, r16	; 0x0a
    11a4:	81 e8       	ldi	r24, 0x81	; 129
    11a6:	83 83       	std	Z+3, r24	; 0x03
    11a8:	80 91 9e 02 	lds	r24, 0x029E
    11ac:	90 91 9f 02 	lds	r25, 0x029F
    11b0:	89 2b       	or	r24, r25
    11b2:	21 f4       	brne	.+8      	; 0x11bc <fdevopen+0x52>
    11b4:	f0 93 9f 02 	sts	0x029F, r31
    11b8:	e0 93 9e 02 	sts	0x029E, r30
    11bc:	20 97       	sbiw	r28, 0x00	; 0
    11be:	c9 f0       	breq	.+50     	; 0x11f2 <fdevopen+0x88>
    11c0:	d1 87       	std	Z+9, r29	; 0x09
    11c2:	c0 87       	std	Z+8, r28	; 0x08
    11c4:	83 81       	ldd	r24, Z+3	; 0x03
    11c6:	82 60       	ori	r24, 0x02	; 2
    11c8:	83 83       	std	Z+3, r24	; 0x03
    11ca:	80 91 a0 02 	lds	r24, 0x02A0
    11ce:	90 91 a1 02 	lds	r25, 0x02A1
    11d2:	89 2b       	or	r24, r25
    11d4:	71 f4       	brne	.+28     	; 0x11f2 <fdevopen+0x88>
    11d6:	f0 93 a1 02 	sts	0x02A1, r31
    11da:	e0 93 a0 02 	sts	0x02A0, r30
    11de:	80 91 a2 02 	lds	r24, 0x02A2
    11e2:	90 91 a3 02 	lds	r25, 0x02A3
    11e6:	89 2b       	or	r24, r25
    11e8:	21 f4       	brne	.+8      	; 0x11f2 <fdevopen+0x88>
    11ea:	f0 93 a3 02 	sts	0x02A3, r31
    11ee:	e0 93 a2 02 	sts	0x02A2, r30
    11f2:	cf 01       	movw	r24, r30
    11f4:	df 91       	pop	r29
    11f6:	cf 91       	pop	r28
    11f8:	1f 91       	pop	r17
    11fa:	0f 91       	pop	r16
    11fc:	08 95       	ret

000011fe <printf>:
    11fe:	cf 93       	push	r28
    1200:	df 93       	push	r29
    1202:	cd b7       	in	r28, 0x3d	; 61
    1204:	de b7       	in	r29, 0x3e	; 62
    1206:	fe 01       	movw	r30, r28
    1208:	36 96       	adiw	r30, 0x06	; 6
    120a:	61 91       	ld	r22, Z+
    120c:	71 91       	ld	r23, Z+
    120e:	af 01       	movw	r20, r30
    1210:	80 91 a0 02 	lds	r24, 0x02A0
    1214:	90 91 a1 02 	lds	r25, 0x02A1
    1218:	30 d0       	rcall	.+96     	; 0x127a <vfprintf>
    121a:	df 91       	pop	r29
    121c:	cf 91       	pop	r28
    121e:	08 95       	ret

00001220 <puts>:
    1220:	0f 93       	push	r16
    1222:	1f 93       	push	r17
    1224:	cf 93       	push	r28
    1226:	df 93       	push	r29
    1228:	e0 91 a0 02 	lds	r30, 0x02A0
    122c:	f0 91 a1 02 	lds	r31, 0x02A1
    1230:	23 81       	ldd	r18, Z+3	; 0x03
    1232:	21 ff       	sbrs	r18, 1
    1234:	1b c0       	rjmp	.+54     	; 0x126c <puts+0x4c>
    1236:	ec 01       	movw	r28, r24
    1238:	00 e0       	ldi	r16, 0x00	; 0
    123a:	10 e0       	ldi	r17, 0x00	; 0
    123c:	89 91       	ld	r24, Y+
    123e:	60 91 a0 02 	lds	r22, 0x02A0
    1242:	70 91 a1 02 	lds	r23, 0x02A1
    1246:	db 01       	movw	r26, r22
    1248:	18 96       	adiw	r26, 0x08	; 8
    124a:	ed 91       	ld	r30, X+
    124c:	fc 91       	ld	r31, X
    124e:	19 97       	sbiw	r26, 0x09	; 9
    1250:	88 23       	and	r24, r24
    1252:	31 f0       	breq	.+12     	; 0x1260 <puts+0x40>
    1254:	19 95       	eicall
    1256:	89 2b       	or	r24, r25
    1258:	89 f3       	breq	.-30     	; 0x123c <puts+0x1c>
    125a:	0f ef       	ldi	r16, 0xFF	; 255
    125c:	1f ef       	ldi	r17, 0xFF	; 255
    125e:	ee cf       	rjmp	.-36     	; 0x123c <puts+0x1c>
    1260:	8a e0       	ldi	r24, 0x0A	; 10
    1262:	19 95       	eicall
    1264:	89 2b       	or	r24, r25
    1266:	11 f4       	brne	.+4      	; 0x126c <puts+0x4c>
    1268:	c8 01       	movw	r24, r16
    126a:	02 c0       	rjmp	.+4      	; 0x1270 <puts+0x50>
    126c:	8f ef       	ldi	r24, 0xFF	; 255
    126e:	9f ef       	ldi	r25, 0xFF	; 255
    1270:	df 91       	pop	r29
    1272:	cf 91       	pop	r28
    1274:	1f 91       	pop	r17
    1276:	0f 91       	pop	r16
    1278:	08 95       	ret

0000127a <vfprintf>:
    127a:	2f 92       	push	r2
    127c:	3f 92       	push	r3
    127e:	4f 92       	push	r4
    1280:	5f 92       	push	r5
    1282:	6f 92       	push	r6
    1284:	7f 92       	push	r7
    1286:	8f 92       	push	r8
    1288:	9f 92       	push	r9
    128a:	af 92       	push	r10
    128c:	bf 92       	push	r11
    128e:	cf 92       	push	r12
    1290:	df 92       	push	r13
    1292:	ef 92       	push	r14
    1294:	ff 92       	push	r15
    1296:	0f 93       	push	r16
    1298:	1f 93       	push	r17
    129a:	cf 93       	push	r28
    129c:	df 93       	push	r29
    129e:	cd b7       	in	r28, 0x3d	; 61
    12a0:	de b7       	in	r29, 0x3e	; 62
    12a2:	2c 97       	sbiw	r28, 0x0c	; 12
    12a4:	0f b6       	in	r0, 0x3f	; 63
    12a6:	f8 94       	cli
    12a8:	de bf       	out	0x3e, r29	; 62
    12aa:	0f be       	out	0x3f, r0	; 63
    12ac:	cd bf       	out	0x3d, r28	; 61
    12ae:	7c 01       	movw	r14, r24
    12b0:	6b 01       	movw	r12, r22
    12b2:	8a 01       	movw	r16, r20
    12b4:	fc 01       	movw	r30, r24
    12b6:	17 82       	std	Z+7, r1	; 0x07
    12b8:	16 82       	std	Z+6, r1	; 0x06
    12ba:	83 81       	ldd	r24, Z+3	; 0x03
    12bc:	81 ff       	sbrs	r24, 1
    12be:	b0 c1       	rjmp	.+864    	; 0x1620 <vfprintf+0x3a6>
    12c0:	ce 01       	movw	r24, r28
    12c2:	01 96       	adiw	r24, 0x01	; 1
    12c4:	4c 01       	movw	r8, r24
    12c6:	f7 01       	movw	r30, r14
    12c8:	93 81       	ldd	r25, Z+3	; 0x03
    12ca:	f6 01       	movw	r30, r12
    12cc:	93 fd       	sbrc	r25, 3
    12ce:	85 91       	lpm	r24, Z+
    12d0:	93 ff       	sbrs	r25, 3
    12d2:	81 91       	ld	r24, Z+
    12d4:	6f 01       	movw	r12, r30
    12d6:	88 23       	and	r24, r24
    12d8:	09 f4       	brne	.+2      	; 0x12dc <vfprintf+0x62>
    12da:	9e c1       	rjmp	.+828    	; 0x1618 <vfprintf+0x39e>
    12dc:	85 32       	cpi	r24, 0x25	; 37
    12de:	39 f4       	brne	.+14     	; 0x12ee <vfprintf+0x74>
    12e0:	93 fd       	sbrc	r25, 3
    12e2:	85 91       	lpm	r24, Z+
    12e4:	93 ff       	sbrs	r25, 3
    12e6:	81 91       	ld	r24, Z+
    12e8:	6f 01       	movw	r12, r30
    12ea:	85 32       	cpi	r24, 0x25	; 37
    12ec:	21 f4       	brne	.+8      	; 0x12f6 <vfprintf+0x7c>
    12ee:	b7 01       	movw	r22, r14
    12f0:	90 e0       	ldi	r25, 0x00	; 0
    12f2:	0f d3       	rcall	.+1566   	; 0x1912 <fputc>
    12f4:	e8 cf       	rjmp	.-48     	; 0x12c6 <vfprintf+0x4c>
    12f6:	51 2c       	mov	r5, r1
    12f8:	31 2c       	mov	r3, r1
    12fa:	20 e0       	ldi	r18, 0x00	; 0
    12fc:	20 32       	cpi	r18, 0x20	; 32
    12fe:	a0 f4       	brcc	.+40     	; 0x1328 <vfprintf+0xae>
    1300:	8b 32       	cpi	r24, 0x2B	; 43
    1302:	69 f0       	breq	.+26     	; 0x131e <vfprintf+0xa4>
    1304:	30 f4       	brcc	.+12     	; 0x1312 <vfprintf+0x98>
    1306:	80 32       	cpi	r24, 0x20	; 32
    1308:	59 f0       	breq	.+22     	; 0x1320 <vfprintf+0xa6>
    130a:	83 32       	cpi	r24, 0x23	; 35
    130c:	69 f4       	brne	.+26     	; 0x1328 <vfprintf+0xae>
    130e:	20 61       	ori	r18, 0x10	; 16
    1310:	2c c0       	rjmp	.+88     	; 0x136a <vfprintf+0xf0>
    1312:	8d 32       	cpi	r24, 0x2D	; 45
    1314:	39 f0       	breq	.+14     	; 0x1324 <vfprintf+0xaa>
    1316:	80 33       	cpi	r24, 0x30	; 48
    1318:	39 f4       	brne	.+14     	; 0x1328 <vfprintf+0xae>
    131a:	21 60       	ori	r18, 0x01	; 1
    131c:	26 c0       	rjmp	.+76     	; 0x136a <vfprintf+0xf0>
    131e:	22 60       	ori	r18, 0x02	; 2
    1320:	24 60       	ori	r18, 0x04	; 4
    1322:	23 c0       	rjmp	.+70     	; 0x136a <vfprintf+0xf0>
    1324:	28 60       	ori	r18, 0x08	; 8
    1326:	21 c0       	rjmp	.+66     	; 0x136a <vfprintf+0xf0>
    1328:	27 fd       	sbrc	r18, 7
    132a:	27 c0       	rjmp	.+78     	; 0x137a <vfprintf+0x100>
    132c:	30 ed       	ldi	r19, 0xD0	; 208
    132e:	38 0f       	add	r19, r24
    1330:	3a 30       	cpi	r19, 0x0A	; 10
    1332:	78 f4       	brcc	.+30     	; 0x1352 <vfprintf+0xd8>
    1334:	26 ff       	sbrs	r18, 6
    1336:	06 c0       	rjmp	.+12     	; 0x1344 <vfprintf+0xca>
    1338:	fa e0       	ldi	r31, 0x0A	; 10
    133a:	5f 9e       	mul	r5, r31
    133c:	30 0d       	add	r19, r0
    133e:	11 24       	eor	r1, r1
    1340:	53 2e       	mov	r5, r19
    1342:	13 c0       	rjmp	.+38     	; 0x136a <vfprintf+0xf0>
    1344:	8a e0       	ldi	r24, 0x0A	; 10
    1346:	38 9e       	mul	r3, r24
    1348:	30 0d       	add	r19, r0
    134a:	11 24       	eor	r1, r1
    134c:	33 2e       	mov	r3, r19
    134e:	20 62       	ori	r18, 0x20	; 32
    1350:	0c c0       	rjmp	.+24     	; 0x136a <vfprintf+0xf0>
    1352:	8e 32       	cpi	r24, 0x2E	; 46
    1354:	21 f4       	brne	.+8      	; 0x135e <vfprintf+0xe4>
    1356:	26 fd       	sbrc	r18, 6
    1358:	5f c1       	rjmp	.+702    	; 0x1618 <vfprintf+0x39e>
    135a:	20 64       	ori	r18, 0x40	; 64
    135c:	06 c0       	rjmp	.+12     	; 0x136a <vfprintf+0xf0>
    135e:	8c 36       	cpi	r24, 0x6C	; 108
    1360:	11 f4       	brne	.+4      	; 0x1366 <vfprintf+0xec>
    1362:	20 68       	ori	r18, 0x80	; 128
    1364:	02 c0       	rjmp	.+4      	; 0x136a <vfprintf+0xf0>
    1366:	88 36       	cpi	r24, 0x68	; 104
    1368:	41 f4       	brne	.+16     	; 0x137a <vfprintf+0x100>
    136a:	f6 01       	movw	r30, r12
    136c:	93 fd       	sbrc	r25, 3
    136e:	85 91       	lpm	r24, Z+
    1370:	93 ff       	sbrs	r25, 3
    1372:	81 91       	ld	r24, Z+
    1374:	6f 01       	movw	r12, r30
    1376:	81 11       	cpse	r24, r1
    1378:	c1 cf       	rjmp	.-126    	; 0x12fc <vfprintf+0x82>
    137a:	98 2f       	mov	r25, r24
    137c:	9f 7d       	andi	r25, 0xDF	; 223
    137e:	95 54       	subi	r25, 0x45	; 69
    1380:	93 30       	cpi	r25, 0x03	; 3
    1382:	28 f4       	brcc	.+10     	; 0x138e <vfprintf+0x114>
    1384:	0c 5f       	subi	r16, 0xFC	; 252
    1386:	1f 4f       	sbci	r17, 0xFF	; 255
    1388:	ff e3       	ldi	r31, 0x3F	; 63
    138a:	f9 83       	std	Y+1, r31	; 0x01
    138c:	0d c0       	rjmp	.+26     	; 0x13a8 <vfprintf+0x12e>
    138e:	83 36       	cpi	r24, 0x63	; 99
    1390:	31 f0       	breq	.+12     	; 0x139e <vfprintf+0x124>
    1392:	83 37       	cpi	r24, 0x73	; 115
    1394:	71 f0       	breq	.+28     	; 0x13b2 <vfprintf+0x138>
    1396:	83 35       	cpi	r24, 0x53	; 83
    1398:	09 f0       	breq	.+2      	; 0x139c <vfprintf+0x122>
    139a:	57 c0       	rjmp	.+174    	; 0x144a <vfprintf+0x1d0>
    139c:	21 c0       	rjmp	.+66     	; 0x13e0 <vfprintf+0x166>
    139e:	f8 01       	movw	r30, r16
    13a0:	80 81       	ld	r24, Z
    13a2:	89 83       	std	Y+1, r24	; 0x01
    13a4:	0e 5f       	subi	r16, 0xFE	; 254
    13a6:	1f 4f       	sbci	r17, 0xFF	; 255
    13a8:	44 24       	eor	r4, r4
    13aa:	43 94       	inc	r4
    13ac:	51 2c       	mov	r5, r1
    13ae:	54 01       	movw	r10, r8
    13b0:	14 c0       	rjmp	.+40     	; 0x13da <vfprintf+0x160>
    13b2:	38 01       	movw	r6, r16
    13b4:	f2 e0       	ldi	r31, 0x02	; 2
    13b6:	6f 0e       	add	r6, r31
    13b8:	71 1c       	adc	r7, r1
    13ba:	f8 01       	movw	r30, r16
    13bc:	a0 80       	ld	r10, Z
    13be:	b1 80       	ldd	r11, Z+1	; 0x01
    13c0:	26 ff       	sbrs	r18, 6
    13c2:	03 c0       	rjmp	.+6      	; 0x13ca <vfprintf+0x150>
    13c4:	65 2d       	mov	r22, r5
    13c6:	70 e0       	ldi	r23, 0x00	; 0
    13c8:	02 c0       	rjmp	.+4      	; 0x13ce <vfprintf+0x154>
    13ca:	6f ef       	ldi	r22, 0xFF	; 255
    13cc:	7f ef       	ldi	r23, 0xFF	; 255
    13ce:	c5 01       	movw	r24, r10
    13d0:	2c 87       	std	Y+12, r18	; 0x0c
    13d2:	94 d2       	rcall	.+1320   	; 0x18fc <strnlen>
    13d4:	2c 01       	movw	r4, r24
    13d6:	83 01       	movw	r16, r6
    13d8:	2c 85       	ldd	r18, Y+12	; 0x0c
    13da:	2f 77       	andi	r18, 0x7F	; 127
    13dc:	22 2e       	mov	r2, r18
    13de:	16 c0       	rjmp	.+44     	; 0x140c <vfprintf+0x192>
    13e0:	38 01       	movw	r6, r16
    13e2:	f2 e0       	ldi	r31, 0x02	; 2
    13e4:	6f 0e       	add	r6, r31
    13e6:	71 1c       	adc	r7, r1
    13e8:	f8 01       	movw	r30, r16
    13ea:	a0 80       	ld	r10, Z
    13ec:	b1 80       	ldd	r11, Z+1	; 0x01
    13ee:	26 ff       	sbrs	r18, 6
    13f0:	03 c0       	rjmp	.+6      	; 0x13f8 <vfprintf+0x17e>
    13f2:	65 2d       	mov	r22, r5
    13f4:	70 e0       	ldi	r23, 0x00	; 0
    13f6:	02 c0       	rjmp	.+4      	; 0x13fc <vfprintf+0x182>
    13f8:	6f ef       	ldi	r22, 0xFF	; 255
    13fa:	7f ef       	ldi	r23, 0xFF	; 255
    13fc:	c5 01       	movw	r24, r10
    13fe:	2c 87       	std	Y+12, r18	; 0x0c
    1400:	6b d2       	rcall	.+1238   	; 0x18d8 <strnlen_P>
    1402:	2c 01       	movw	r4, r24
    1404:	2c 85       	ldd	r18, Y+12	; 0x0c
    1406:	20 68       	ori	r18, 0x80	; 128
    1408:	22 2e       	mov	r2, r18
    140a:	83 01       	movw	r16, r6
    140c:	23 fc       	sbrc	r2, 3
    140e:	19 c0       	rjmp	.+50     	; 0x1442 <vfprintf+0x1c8>
    1410:	83 2d       	mov	r24, r3
    1412:	90 e0       	ldi	r25, 0x00	; 0
    1414:	48 16       	cp	r4, r24
    1416:	59 06       	cpc	r5, r25
    1418:	a0 f4       	brcc	.+40     	; 0x1442 <vfprintf+0x1c8>
    141a:	b7 01       	movw	r22, r14
    141c:	80 e2       	ldi	r24, 0x20	; 32
    141e:	90 e0       	ldi	r25, 0x00	; 0
    1420:	78 d2       	rcall	.+1264   	; 0x1912 <fputc>
    1422:	3a 94       	dec	r3
    1424:	f5 cf       	rjmp	.-22     	; 0x1410 <vfprintf+0x196>
    1426:	f5 01       	movw	r30, r10
    1428:	27 fc       	sbrc	r2, 7
    142a:	85 91       	lpm	r24, Z+
    142c:	27 fe       	sbrs	r2, 7
    142e:	81 91       	ld	r24, Z+
    1430:	5f 01       	movw	r10, r30
    1432:	b7 01       	movw	r22, r14
    1434:	90 e0       	ldi	r25, 0x00	; 0
    1436:	6d d2       	rcall	.+1242   	; 0x1912 <fputc>
    1438:	31 10       	cpse	r3, r1
    143a:	3a 94       	dec	r3
    143c:	f1 e0       	ldi	r31, 0x01	; 1
    143e:	4f 1a       	sub	r4, r31
    1440:	51 08       	sbc	r5, r1
    1442:	41 14       	cp	r4, r1
    1444:	51 04       	cpc	r5, r1
    1446:	79 f7       	brne	.-34     	; 0x1426 <vfprintf+0x1ac>
    1448:	de c0       	rjmp	.+444    	; 0x1606 <vfprintf+0x38c>
    144a:	84 36       	cpi	r24, 0x64	; 100
    144c:	11 f0       	breq	.+4      	; 0x1452 <vfprintf+0x1d8>
    144e:	89 36       	cpi	r24, 0x69	; 105
    1450:	31 f5       	brne	.+76     	; 0x149e <vfprintf+0x224>
    1452:	f8 01       	movw	r30, r16
    1454:	27 ff       	sbrs	r18, 7
    1456:	07 c0       	rjmp	.+14     	; 0x1466 <vfprintf+0x1ec>
    1458:	60 81       	ld	r22, Z
    145a:	71 81       	ldd	r23, Z+1	; 0x01
    145c:	82 81       	ldd	r24, Z+2	; 0x02
    145e:	93 81       	ldd	r25, Z+3	; 0x03
    1460:	0c 5f       	subi	r16, 0xFC	; 252
    1462:	1f 4f       	sbci	r17, 0xFF	; 255
    1464:	08 c0       	rjmp	.+16     	; 0x1476 <vfprintf+0x1fc>
    1466:	60 81       	ld	r22, Z
    1468:	71 81       	ldd	r23, Z+1	; 0x01
    146a:	88 27       	eor	r24, r24
    146c:	77 fd       	sbrc	r23, 7
    146e:	80 95       	com	r24
    1470:	98 2f       	mov	r25, r24
    1472:	0e 5f       	subi	r16, 0xFE	; 254
    1474:	1f 4f       	sbci	r17, 0xFF	; 255
    1476:	2f 76       	andi	r18, 0x6F	; 111
    1478:	b2 2e       	mov	r11, r18
    147a:	97 ff       	sbrs	r25, 7
    147c:	09 c0       	rjmp	.+18     	; 0x1490 <vfprintf+0x216>
    147e:	90 95       	com	r25
    1480:	80 95       	com	r24
    1482:	70 95       	com	r23
    1484:	61 95       	neg	r22
    1486:	7f 4f       	sbci	r23, 0xFF	; 255
    1488:	8f 4f       	sbci	r24, 0xFF	; 255
    148a:	9f 4f       	sbci	r25, 0xFF	; 255
    148c:	20 68       	ori	r18, 0x80	; 128
    148e:	b2 2e       	mov	r11, r18
    1490:	2a e0       	ldi	r18, 0x0A	; 10
    1492:	30 e0       	ldi	r19, 0x00	; 0
    1494:	a4 01       	movw	r20, r8
    1496:	6f d2       	rcall	.+1246   	; 0x1976 <__ultoa_invert>
    1498:	a8 2e       	mov	r10, r24
    149a:	a8 18       	sub	r10, r8
    149c:	43 c0       	rjmp	.+134    	; 0x1524 <vfprintf+0x2aa>
    149e:	85 37       	cpi	r24, 0x75	; 117
    14a0:	29 f4       	brne	.+10     	; 0x14ac <vfprintf+0x232>
    14a2:	2f 7e       	andi	r18, 0xEF	; 239
    14a4:	b2 2e       	mov	r11, r18
    14a6:	2a e0       	ldi	r18, 0x0A	; 10
    14a8:	30 e0       	ldi	r19, 0x00	; 0
    14aa:	25 c0       	rjmp	.+74     	; 0x14f6 <vfprintf+0x27c>
    14ac:	f2 2f       	mov	r31, r18
    14ae:	f9 7f       	andi	r31, 0xF9	; 249
    14b0:	bf 2e       	mov	r11, r31
    14b2:	8f 36       	cpi	r24, 0x6F	; 111
    14b4:	c1 f0       	breq	.+48     	; 0x14e6 <vfprintf+0x26c>
    14b6:	18 f4       	brcc	.+6      	; 0x14be <vfprintf+0x244>
    14b8:	88 35       	cpi	r24, 0x58	; 88
    14ba:	79 f0       	breq	.+30     	; 0x14da <vfprintf+0x260>
    14bc:	ad c0       	rjmp	.+346    	; 0x1618 <vfprintf+0x39e>
    14be:	80 37       	cpi	r24, 0x70	; 112
    14c0:	19 f0       	breq	.+6      	; 0x14c8 <vfprintf+0x24e>
    14c2:	88 37       	cpi	r24, 0x78	; 120
    14c4:	21 f0       	breq	.+8      	; 0x14ce <vfprintf+0x254>
    14c6:	a8 c0       	rjmp	.+336    	; 0x1618 <vfprintf+0x39e>
    14c8:	2f 2f       	mov	r18, r31
    14ca:	20 61       	ori	r18, 0x10	; 16
    14cc:	b2 2e       	mov	r11, r18
    14ce:	b4 fe       	sbrs	r11, 4
    14d0:	0d c0       	rjmp	.+26     	; 0x14ec <vfprintf+0x272>
    14d2:	8b 2d       	mov	r24, r11
    14d4:	84 60       	ori	r24, 0x04	; 4
    14d6:	b8 2e       	mov	r11, r24
    14d8:	09 c0       	rjmp	.+18     	; 0x14ec <vfprintf+0x272>
    14da:	24 ff       	sbrs	r18, 4
    14dc:	0a c0       	rjmp	.+20     	; 0x14f2 <vfprintf+0x278>
    14de:	9f 2f       	mov	r25, r31
    14e0:	96 60       	ori	r25, 0x06	; 6
    14e2:	b9 2e       	mov	r11, r25
    14e4:	06 c0       	rjmp	.+12     	; 0x14f2 <vfprintf+0x278>
    14e6:	28 e0       	ldi	r18, 0x08	; 8
    14e8:	30 e0       	ldi	r19, 0x00	; 0
    14ea:	05 c0       	rjmp	.+10     	; 0x14f6 <vfprintf+0x27c>
    14ec:	20 e1       	ldi	r18, 0x10	; 16
    14ee:	30 e0       	ldi	r19, 0x00	; 0
    14f0:	02 c0       	rjmp	.+4      	; 0x14f6 <vfprintf+0x27c>
    14f2:	20 e1       	ldi	r18, 0x10	; 16
    14f4:	32 e0       	ldi	r19, 0x02	; 2
    14f6:	f8 01       	movw	r30, r16
    14f8:	b7 fe       	sbrs	r11, 7
    14fa:	07 c0       	rjmp	.+14     	; 0x150a <vfprintf+0x290>
    14fc:	60 81       	ld	r22, Z
    14fe:	71 81       	ldd	r23, Z+1	; 0x01
    1500:	82 81       	ldd	r24, Z+2	; 0x02
    1502:	93 81       	ldd	r25, Z+3	; 0x03
    1504:	0c 5f       	subi	r16, 0xFC	; 252
    1506:	1f 4f       	sbci	r17, 0xFF	; 255
    1508:	06 c0       	rjmp	.+12     	; 0x1516 <vfprintf+0x29c>
    150a:	60 81       	ld	r22, Z
    150c:	71 81       	ldd	r23, Z+1	; 0x01
    150e:	80 e0       	ldi	r24, 0x00	; 0
    1510:	90 e0       	ldi	r25, 0x00	; 0
    1512:	0e 5f       	subi	r16, 0xFE	; 254
    1514:	1f 4f       	sbci	r17, 0xFF	; 255
    1516:	a4 01       	movw	r20, r8
    1518:	2e d2       	rcall	.+1116   	; 0x1976 <__ultoa_invert>
    151a:	a8 2e       	mov	r10, r24
    151c:	a8 18       	sub	r10, r8
    151e:	fb 2d       	mov	r31, r11
    1520:	ff 77       	andi	r31, 0x7F	; 127
    1522:	bf 2e       	mov	r11, r31
    1524:	b6 fe       	sbrs	r11, 6
    1526:	0b c0       	rjmp	.+22     	; 0x153e <vfprintf+0x2c4>
    1528:	2b 2d       	mov	r18, r11
    152a:	2e 7f       	andi	r18, 0xFE	; 254
    152c:	a5 14       	cp	r10, r5
    152e:	50 f4       	brcc	.+20     	; 0x1544 <vfprintf+0x2ca>
    1530:	b4 fe       	sbrs	r11, 4
    1532:	0a c0       	rjmp	.+20     	; 0x1548 <vfprintf+0x2ce>
    1534:	b2 fc       	sbrc	r11, 2
    1536:	08 c0       	rjmp	.+16     	; 0x1548 <vfprintf+0x2ce>
    1538:	2b 2d       	mov	r18, r11
    153a:	2e 7e       	andi	r18, 0xEE	; 238
    153c:	05 c0       	rjmp	.+10     	; 0x1548 <vfprintf+0x2ce>
    153e:	7a 2c       	mov	r7, r10
    1540:	2b 2d       	mov	r18, r11
    1542:	03 c0       	rjmp	.+6      	; 0x154a <vfprintf+0x2d0>
    1544:	7a 2c       	mov	r7, r10
    1546:	01 c0       	rjmp	.+2      	; 0x154a <vfprintf+0x2d0>
    1548:	75 2c       	mov	r7, r5
    154a:	24 ff       	sbrs	r18, 4
    154c:	0d c0       	rjmp	.+26     	; 0x1568 <vfprintf+0x2ee>
    154e:	fe 01       	movw	r30, r28
    1550:	ea 0d       	add	r30, r10
    1552:	f1 1d       	adc	r31, r1
    1554:	80 81       	ld	r24, Z
    1556:	80 33       	cpi	r24, 0x30	; 48
    1558:	11 f4       	brne	.+4      	; 0x155e <vfprintf+0x2e4>
    155a:	29 7e       	andi	r18, 0xE9	; 233
    155c:	09 c0       	rjmp	.+18     	; 0x1570 <vfprintf+0x2f6>
    155e:	22 ff       	sbrs	r18, 2
    1560:	06 c0       	rjmp	.+12     	; 0x156e <vfprintf+0x2f4>
    1562:	73 94       	inc	r7
    1564:	73 94       	inc	r7
    1566:	04 c0       	rjmp	.+8      	; 0x1570 <vfprintf+0x2f6>
    1568:	82 2f       	mov	r24, r18
    156a:	86 78       	andi	r24, 0x86	; 134
    156c:	09 f0       	breq	.+2      	; 0x1570 <vfprintf+0x2f6>
    156e:	73 94       	inc	r7
    1570:	23 fd       	sbrc	r18, 3
    1572:	12 c0       	rjmp	.+36     	; 0x1598 <vfprintf+0x31e>
    1574:	20 ff       	sbrs	r18, 0
    1576:	06 c0       	rjmp	.+12     	; 0x1584 <vfprintf+0x30a>
    1578:	5a 2c       	mov	r5, r10
    157a:	73 14       	cp	r7, r3
    157c:	18 f4       	brcc	.+6      	; 0x1584 <vfprintf+0x30a>
    157e:	53 0c       	add	r5, r3
    1580:	57 18       	sub	r5, r7
    1582:	73 2c       	mov	r7, r3
    1584:	73 14       	cp	r7, r3
    1586:	60 f4       	brcc	.+24     	; 0x15a0 <vfprintf+0x326>
    1588:	b7 01       	movw	r22, r14
    158a:	80 e2       	ldi	r24, 0x20	; 32
    158c:	90 e0       	ldi	r25, 0x00	; 0
    158e:	2c 87       	std	Y+12, r18	; 0x0c
    1590:	c0 d1       	rcall	.+896    	; 0x1912 <fputc>
    1592:	73 94       	inc	r7
    1594:	2c 85       	ldd	r18, Y+12	; 0x0c
    1596:	f6 cf       	rjmp	.-20     	; 0x1584 <vfprintf+0x30a>
    1598:	73 14       	cp	r7, r3
    159a:	10 f4       	brcc	.+4      	; 0x15a0 <vfprintf+0x326>
    159c:	37 18       	sub	r3, r7
    159e:	01 c0       	rjmp	.+2      	; 0x15a2 <vfprintf+0x328>
    15a0:	31 2c       	mov	r3, r1
    15a2:	24 ff       	sbrs	r18, 4
    15a4:	11 c0       	rjmp	.+34     	; 0x15c8 <vfprintf+0x34e>
    15a6:	b7 01       	movw	r22, r14
    15a8:	80 e3       	ldi	r24, 0x30	; 48
    15aa:	90 e0       	ldi	r25, 0x00	; 0
    15ac:	2c 87       	std	Y+12, r18	; 0x0c
    15ae:	b1 d1       	rcall	.+866    	; 0x1912 <fputc>
    15b0:	2c 85       	ldd	r18, Y+12	; 0x0c
    15b2:	22 ff       	sbrs	r18, 2
    15b4:	16 c0       	rjmp	.+44     	; 0x15e2 <vfprintf+0x368>
    15b6:	21 ff       	sbrs	r18, 1
    15b8:	03 c0       	rjmp	.+6      	; 0x15c0 <vfprintf+0x346>
    15ba:	88 e5       	ldi	r24, 0x58	; 88
    15bc:	90 e0       	ldi	r25, 0x00	; 0
    15be:	02 c0       	rjmp	.+4      	; 0x15c4 <vfprintf+0x34a>
    15c0:	88 e7       	ldi	r24, 0x78	; 120
    15c2:	90 e0       	ldi	r25, 0x00	; 0
    15c4:	b7 01       	movw	r22, r14
    15c6:	0c c0       	rjmp	.+24     	; 0x15e0 <vfprintf+0x366>
    15c8:	82 2f       	mov	r24, r18
    15ca:	86 78       	andi	r24, 0x86	; 134
    15cc:	51 f0       	breq	.+20     	; 0x15e2 <vfprintf+0x368>
    15ce:	21 fd       	sbrc	r18, 1
    15d0:	02 c0       	rjmp	.+4      	; 0x15d6 <vfprintf+0x35c>
    15d2:	80 e2       	ldi	r24, 0x20	; 32
    15d4:	01 c0       	rjmp	.+2      	; 0x15d8 <vfprintf+0x35e>
    15d6:	8b e2       	ldi	r24, 0x2B	; 43
    15d8:	27 fd       	sbrc	r18, 7
    15da:	8d e2       	ldi	r24, 0x2D	; 45
    15dc:	b7 01       	movw	r22, r14
    15de:	90 e0       	ldi	r25, 0x00	; 0
    15e0:	98 d1       	rcall	.+816    	; 0x1912 <fputc>
    15e2:	a5 14       	cp	r10, r5
    15e4:	30 f4       	brcc	.+12     	; 0x15f2 <vfprintf+0x378>
    15e6:	b7 01       	movw	r22, r14
    15e8:	80 e3       	ldi	r24, 0x30	; 48
    15ea:	90 e0       	ldi	r25, 0x00	; 0
    15ec:	92 d1       	rcall	.+804    	; 0x1912 <fputc>
    15ee:	5a 94       	dec	r5
    15f0:	f8 cf       	rjmp	.-16     	; 0x15e2 <vfprintf+0x368>
    15f2:	aa 94       	dec	r10
    15f4:	f4 01       	movw	r30, r8
    15f6:	ea 0d       	add	r30, r10
    15f8:	f1 1d       	adc	r31, r1
    15fa:	80 81       	ld	r24, Z
    15fc:	b7 01       	movw	r22, r14
    15fe:	90 e0       	ldi	r25, 0x00	; 0
    1600:	88 d1       	rcall	.+784    	; 0x1912 <fputc>
    1602:	a1 10       	cpse	r10, r1
    1604:	f6 cf       	rjmp	.-20     	; 0x15f2 <vfprintf+0x378>
    1606:	33 20       	and	r3, r3
    1608:	09 f4       	brne	.+2      	; 0x160c <vfprintf+0x392>
    160a:	5d ce       	rjmp	.-838    	; 0x12c6 <vfprintf+0x4c>
    160c:	b7 01       	movw	r22, r14
    160e:	80 e2       	ldi	r24, 0x20	; 32
    1610:	90 e0       	ldi	r25, 0x00	; 0
    1612:	7f d1       	rcall	.+766    	; 0x1912 <fputc>
    1614:	3a 94       	dec	r3
    1616:	f7 cf       	rjmp	.-18     	; 0x1606 <vfprintf+0x38c>
    1618:	f7 01       	movw	r30, r14
    161a:	86 81       	ldd	r24, Z+6	; 0x06
    161c:	97 81       	ldd	r25, Z+7	; 0x07
    161e:	02 c0       	rjmp	.+4      	; 0x1624 <vfprintf+0x3aa>
    1620:	8f ef       	ldi	r24, 0xFF	; 255
    1622:	9f ef       	ldi	r25, 0xFF	; 255
    1624:	2c 96       	adiw	r28, 0x0c	; 12
    1626:	0f b6       	in	r0, 0x3f	; 63
    1628:	f8 94       	cli
    162a:	de bf       	out	0x3e, r29	; 62
    162c:	0f be       	out	0x3f, r0	; 63
    162e:	cd bf       	out	0x3d, r28	; 61
    1630:	df 91       	pop	r29
    1632:	cf 91       	pop	r28
    1634:	1f 91       	pop	r17
    1636:	0f 91       	pop	r16
    1638:	ff 90       	pop	r15
    163a:	ef 90       	pop	r14
    163c:	df 90       	pop	r13
    163e:	cf 90       	pop	r12
    1640:	bf 90       	pop	r11
    1642:	af 90       	pop	r10
    1644:	9f 90       	pop	r9
    1646:	8f 90       	pop	r8
    1648:	7f 90       	pop	r7
    164a:	6f 90       	pop	r6
    164c:	5f 90       	pop	r5
    164e:	4f 90       	pop	r4
    1650:	3f 90       	pop	r3
    1652:	2f 90       	pop	r2
    1654:	08 95       	ret

00001656 <calloc>:
    1656:	0f 93       	push	r16
    1658:	1f 93       	push	r17
    165a:	cf 93       	push	r28
    165c:	df 93       	push	r29
    165e:	86 9f       	mul	r24, r22
    1660:	80 01       	movw	r16, r0
    1662:	87 9f       	mul	r24, r23
    1664:	10 0d       	add	r17, r0
    1666:	96 9f       	mul	r25, r22
    1668:	10 0d       	add	r17, r0
    166a:	11 24       	eor	r1, r1
    166c:	c8 01       	movw	r24, r16
    166e:	0d d0       	rcall	.+26     	; 0x168a <malloc>
    1670:	ec 01       	movw	r28, r24
    1672:	00 97       	sbiw	r24, 0x00	; 0
    1674:	21 f0       	breq	.+8      	; 0x167e <calloc+0x28>
    1676:	a8 01       	movw	r20, r16
    1678:	60 e0       	ldi	r22, 0x00	; 0
    167a:	70 e0       	ldi	r23, 0x00	; 0
    167c:	38 d1       	rcall	.+624    	; 0x18ee <memset>
    167e:	ce 01       	movw	r24, r28
    1680:	df 91       	pop	r29
    1682:	cf 91       	pop	r28
    1684:	1f 91       	pop	r17
    1686:	0f 91       	pop	r16
    1688:	08 95       	ret

0000168a <malloc>:
    168a:	cf 93       	push	r28
    168c:	df 93       	push	r29
    168e:	82 30       	cpi	r24, 0x02	; 2
    1690:	91 05       	cpc	r25, r1
    1692:	10 f4       	brcc	.+4      	; 0x1698 <malloc+0xe>
    1694:	82 e0       	ldi	r24, 0x02	; 2
    1696:	90 e0       	ldi	r25, 0x00	; 0
    1698:	e0 91 a6 02 	lds	r30, 0x02A6
    169c:	f0 91 a7 02 	lds	r31, 0x02A7
    16a0:	20 e0       	ldi	r18, 0x00	; 0
    16a2:	30 e0       	ldi	r19, 0x00	; 0
    16a4:	a0 e0       	ldi	r26, 0x00	; 0
    16a6:	b0 e0       	ldi	r27, 0x00	; 0
    16a8:	30 97       	sbiw	r30, 0x00	; 0
    16aa:	39 f1       	breq	.+78     	; 0x16fa <malloc+0x70>
    16ac:	40 81       	ld	r20, Z
    16ae:	51 81       	ldd	r21, Z+1	; 0x01
    16b0:	48 17       	cp	r20, r24
    16b2:	59 07       	cpc	r21, r25
    16b4:	b8 f0       	brcs	.+46     	; 0x16e4 <malloc+0x5a>
    16b6:	48 17       	cp	r20, r24
    16b8:	59 07       	cpc	r21, r25
    16ba:	71 f4       	brne	.+28     	; 0x16d8 <malloc+0x4e>
    16bc:	82 81       	ldd	r24, Z+2	; 0x02
    16be:	93 81       	ldd	r25, Z+3	; 0x03
    16c0:	10 97       	sbiw	r26, 0x00	; 0
    16c2:	29 f0       	breq	.+10     	; 0x16ce <malloc+0x44>
    16c4:	13 96       	adiw	r26, 0x03	; 3
    16c6:	9c 93       	st	X, r25
    16c8:	8e 93       	st	-X, r24
    16ca:	12 97       	sbiw	r26, 0x02	; 2
    16cc:	2c c0       	rjmp	.+88     	; 0x1726 <malloc+0x9c>
    16ce:	90 93 a7 02 	sts	0x02A7, r25
    16d2:	80 93 a6 02 	sts	0x02A6, r24
    16d6:	27 c0       	rjmp	.+78     	; 0x1726 <malloc+0x9c>
    16d8:	21 15       	cp	r18, r1
    16da:	31 05       	cpc	r19, r1
    16dc:	31 f0       	breq	.+12     	; 0x16ea <malloc+0x60>
    16de:	42 17       	cp	r20, r18
    16e0:	53 07       	cpc	r21, r19
    16e2:	18 f0       	brcs	.+6      	; 0x16ea <malloc+0x60>
    16e4:	a9 01       	movw	r20, r18
    16e6:	db 01       	movw	r26, r22
    16e8:	01 c0       	rjmp	.+2      	; 0x16ec <malloc+0x62>
    16ea:	ef 01       	movw	r28, r30
    16ec:	9a 01       	movw	r18, r20
    16ee:	bd 01       	movw	r22, r26
    16f0:	df 01       	movw	r26, r30
    16f2:	02 80       	ldd	r0, Z+2	; 0x02
    16f4:	f3 81       	ldd	r31, Z+3	; 0x03
    16f6:	e0 2d       	mov	r30, r0
    16f8:	d7 cf       	rjmp	.-82     	; 0x16a8 <malloc+0x1e>
    16fa:	21 15       	cp	r18, r1
    16fc:	31 05       	cpc	r19, r1
    16fe:	f9 f0       	breq	.+62     	; 0x173e <malloc+0xb4>
    1700:	28 1b       	sub	r18, r24
    1702:	39 0b       	sbc	r19, r25
    1704:	24 30       	cpi	r18, 0x04	; 4
    1706:	31 05       	cpc	r19, r1
    1708:	80 f4       	brcc	.+32     	; 0x172a <malloc+0xa0>
    170a:	8a 81       	ldd	r24, Y+2	; 0x02
    170c:	9b 81       	ldd	r25, Y+3	; 0x03
    170e:	61 15       	cp	r22, r1
    1710:	71 05       	cpc	r23, r1
    1712:	21 f0       	breq	.+8      	; 0x171c <malloc+0x92>
    1714:	fb 01       	movw	r30, r22
    1716:	93 83       	std	Z+3, r25	; 0x03
    1718:	82 83       	std	Z+2, r24	; 0x02
    171a:	04 c0       	rjmp	.+8      	; 0x1724 <malloc+0x9a>
    171c:	90 93 a7 02 	sts	0x02A7, r25
    1720:	80 93 a6 02 	sts	0x02A6, r24
    1724:	fe 01       	movw	r30, r28
    1726:	32 96       	adiw	r30, 0x02	; 2
    1728:	44 c0       	rjmp	.+136    	; 0x17b2 <malloc+0x128>
    172a:	fe 01       	movw	r30, r28
    172c:	e2 0f       	add	r30, r18
    172e:	f3 1f       	adc	r31, r19
    1730:	81 93       	st	Z+, r24
    1732:	91 93       	st	Z+, r25
    1734:	22 50       	subi	r18, 0x02	; 2
    1736:	31 09       	sbc	r19, r1
    1738:	39 83       	std	Y+1, r19	; 0x01
    173a:	28 83       	st	Y, r18
    173c:	3a c0       	rjmp	.+116    	; 0x17b2 <malloc+0x128>
    173e:	20 91 a4 02 	lds	r18, 0x02A4
    1742:	30 91 a5 02 	lds	r19, 0x02A5
    1746:	23 2b       	or	r18, r19
    1748:	41 f4       	brne	.+16     	; 0x175a <malloc+0xd0>
    174a:	20 91 02 02 	lds	r18, 0x0202
    174e:	30 91 03 02 	lds	r19, 0x0203
    1752:	30 93 a5 02 	sts	0x02A5, r19
    1756:	20 93 a4 02 	sts	0x02A4, r18
    175a:	20 91 00 02 	lds	r18, 0x0200
    175e:	30 91 01 02 	lds	r19, 0x0201
    1762:	21 15       	cp	r18, r1
    1764:	31 05       	cpc	r19, r1
    1766:	41 f4       	brne	.+16     	; 0x1778 <malloc+0xee>
    1768:	2d b7       	in	r18, 0x3d	; 61
    176a:	3e b7       	in	r19, 0x3e	; 62
    176c:	40 91 04 02 	lds	r20, 0x0204
    1770:	50 91 05 02 	lds	r21, 0x0205
    1774:	24 1b       	sub	r18, r20
    1776:	35 0b       	sbc	r19, r21
    1778:	e0 91 a4 02 	lds	r30, 0x02A4
    177c:	f0 91 a5 02 	lds	r31, 0x02A5
    1780:	e2 17       	cp	r30, r18
    1782:	f3 07       	cpc	r31, r19
    1784:	a0 f4       	brcc	.+40     	; 0x17ae <malloc+0x124>
    1786:	2e 1b       	sub	r18, r30
    1788:	3f 0b       	sbc	r19, r31
    178a:	28 17       	cp	r18, r24
    178c:	39 07       	cpc	r19, r25
    178e:	78 f0       	brcs	.+30     	; 0x17ae <malloc+0x124>
    1790:	ac 01       	movw	r20, r24
    1792:	4e 5f       	subi	r20, 0xFE	; 254
    1794:	5f 4f       	sbci	r21, 0xFF	; 255
    1796:	24 17       	cp	r18, r20
    1798:	35 07       	cpc	r19, r21
    179a:	48 f0       	brcs	.+18     	; 0x17ae <malloc+0x124>
    179c:	4e 0f       	add	r20, r30
    179e:	5f 1f       	adc	r21, r31
    17a0:	50 93 a5 02 	sts	0x02A5, r21
    17a4:	40 93 a4 02 	sts	0x02A4, r20
    17a8:	81 93       	st	Z+, r24
    17aa:	91 93       	st	Z+, r25
    17ac:	02 c0       	rjmp	.+4      	; 0x17b2 <malloc+0x128>
    17ae:	e0 e0       	ldi	r30, 0x00	; 0
    17b0:	f0 e0       	ldi	r31, 0x00	; 0
    17b2:	cf 01       	movw	r24, r30
    17b4:	df 91       	pop	r29
    17b6:	cf 91       	pop	r28
    17b8:	08 95       	ret

000017ba <free>:
    17ba:	cf 93       	push	r28
    17bc:	df 93       	push	r29
    17be:	00 97       	sbiw	r24, 0x00	; 0
    17c0:	09 f4       	brne	.+2      	; 0x17c4 <free+0xa>
    17c2:	87 c0       	rjmp	.+270    	; 0x18d2 <free+0x118>
    17c4:	fc 01       	movw	r30, r24
    17c6:	32 97       	sbiw	r30, 0x02	; 2
    17c8:	13 82       	std	Z+3, r1	; 0x03
    17ca:	12 82       	std	Z+2, r1	; 0x02
    17cc:	c0 91 a6 02 	lds	r28, 0x02A6
    17d0:	d0 91 a7 02 	lds	r29, 0x02A7
    17d4:	20 97       	sbiw	r28, 0x00	; 0
    17d6:	81 f4       	brne	.+32     	; 0x17f8 <free+0x3e>
    17d8:	20 81       	ld	r18, Z
    17da:	31 81       	ldd	r19, Z+1	; 0x01
    17dc:	28 0f       	add	r18, r24
    17de:	39 1f       	adc	r19, r25
    17e0:	80 91 a4 02 	lds	r24, 0x02A4
    17e4:	90 91 a5 02 	lds	r25, 0x02A5
    17e8:	82 17       	cp	r24, r18
    17ea:	93 07       	cpc	r25, r19
    17ec:	79 f5       	brne	.+94     	; 0x184c <free+0x92>
    17ee:	f0 93 a5 02 	sts	0x02A5, r31
    17f2:	e0 93 a4 02 	sts	0x02A4, r30
    17f6:	6d c0       	rjmp	.+218    	; 0x18d2 <free+0x118>
    17f8:	de 01       	movw	r26, r28
    17fa:	20 e0       	ldi	r18, 0x00	; 0
    17fc:	30 e0       	ldi	r19, 0x00	; 0
    17fe:	ae 17       	cp	r26, r30
    1800:	bf 07       	cpc	r27, r31
    1802:	50 f4       	brcc	.+20     	; 0x1818 <free+0x5e>
    1804:	12 96       	adiw	r26, 0x02	; 2
    1806:	4d 91       	ld	r20, X+
    1808:	5c 91       	ld	r21, X
    180a:	13 97       	sbiw	r26, 0x03	; 3
    180c:	9d 01       	movw	r18, r26
    180e:	41 15       	cp	r20, r1
    1810:	51 05       	cpc	r21, r1
    1812:	09 f1       	breq	.+66     	; 0x1856 <free+0x9c>
    1814:	da 01       	movw	r26, r20
    1816:	f3 cf       	rjmp	.-26     	; 0x17fe <free+0x44>
    1818:	b3 83       	std	Z+3, r27	; 0x03
    181a:	a2 83       	std	Z+2, r26	; 0x02
    181c:	40 81       	ld	r20, Z
    181e:	51 81       	ldd	r21, Z+1	; 0x01
    1820:	84 0f       	add	r24, r20
    1822:	95 1f       	adc	r25, r21
    1824:	8a 17       	cp	r24, r26
    1826:	9b 07       	cpc	r25, r27
    1828:	71 f4       	brne	.+28     	; 0x1846 <free+0x8c>
    182a:	8d 91       	ld	r24, X+
    182c:	9c 91       	ld	r25, X
    182e:	11 97       	sbiw	r26, 0x01	; 1
    1830:	84 0f       	add	r24, r20
    1832:	95 1f       	adc	r25, r21
    1834:	02 96       	adiw	r24, 0x02	; 2
    1836:	91 83       	std	Z+1, r25	; 0x01
    1838:	80 83       	st	Z, r24
    183a:	12 96       	adiw	r26, 0x02	; 2
    183c:	8d 91       	ld	r24, X+
    183e:	9c 91       	ld	r25, X
    1840:	13 97       	sbiw	r26, 0x03	; 3
    1842:	93 83       	std	Z+3, r25	; 0x03
    1844:	82 83       	std	Z+2, r24	; 0x02
    1846:	21 15       	cp	r18, r1
    1848:	31 05       	cpc	r19, r1
    184a:	29 f4       	brne	.+10     	; 0x1856 <free+0x9c>
    184c:	f0 93 a7 02 	sts	0x02A7, r31
    1850:	e0 93 a6 02 	sts	0x02A6, r30
    1854:	3e c0       	rjmp	.+124    	; 0x18d2 <free+0x118>
    1856:	d9 01       	movw	r26, r18
    1858:	13 96       	adiw	r26, 0x03	; 3
    185a:	fc 93       	st	X, r31
    185c:	ee 93       	st	-X, r30
    185e:	12 97       	sbiw	r26, 0x02	; 2
    1860:	4d 91       	ld	r20, X+
    1862:	5d 91       	ld	r21, X+
    1864:	a4 0f       	add	r26, r20
    1866:	b5 1f       	adc	r27, r21
    1868:	ea 17       	cp	r30, r26
    186a:	fb 07       	cpc	r31, r27
    186c:	79 f4       	brne	.+30     	; 0x188c <free+0xd2>
    186e:	80 81       	ld	r24, Z
    1870:	91 81       	ldd	r25, Z+1	; 0x01
    1872:	84 0f       	add	r24, r20
    1874:	95 1f       	adc	r25, r21
    1876:	02 96       	adiw	r24, 0x02	; 2
    1878:	d9 01       	movw	r26, r18
    187a:	11 96       	adiw	r26, 0x01	; 1
    187c:	9c 93       	st	X, r25
    187e:	8e 93       	st	-X, r24
    1880:	82 81       	ldd	r24, Z+2	; 0x02
    1882:	93 81       	ldd	r25, Z+3	; 0x03
    1884:	13 96       	adiw	r26, 0x03	; 3
    1886:	9c 93       	st	X, r25
    1888:	8e 93       	st	-X, r24
    188a:	12 97       	sbiw	r26, 0x02	; 2
    188c:	e0 e0       	ldi	r30, 0x00	; 0
    188e:	f0 e0       	ldi	r31, 0x00	; 0
    1890:	8a 81       	ldd	r24, Y+2	; 0x02
    1892:	9b 81       	ldd	r25, Y+3	; 0x03
    1894:	00 97       	sbiw	r24, 0x00	; 0
    1896:	19 f0       	breq	.+6      	; 0x189e <free+0xe4>
    1898:	fe 01       	movw	r30, r28
    189a:	ec 01       	movw	r28, r24
    189c:	f9 cf       	rjmp	.-14     	; 0x1890 <free+0xd6>
    189e:	ce 01       	movw	r24, r28
    18a0:	02 96       	adiw	r24, 0x02	; 2
    18a2:	28 81       	ld	r18, Y
    18a4:	39 81       	ldd	r19, Y+1	; 0x01
    18a6:	82 0f       	add	r24, r18
    18a8:	93 1f       	adc	r25, r19
    18aa:	20 91 a4 02 	lds	r18, 0x02A4
    18ae:	30 91 a5 02 	lds	r19, 0x02A5
    18b2:	28 17       	cp	r18, r24
    18b4:	39 07       	cpc	r19, r25
    18b6:	69 f4       	brne	.+26     	; 0x18d2 <free+0x118>
    18b8:	30 97       	sbiw	r30, 0x00	; 0
    18ba:	29 f4       	brne	.+10     	; 0x18c6 <free+0x10c>
    18bc:	10 92 a7 02 	sts	0x02A7, r1
    18c0:	10 92 a6 02 	sts	0x02A6, r1
    18c4:	02 c0       	rjmp	.+4      	; 0x18ca <free+0x110>
    18c6:	13 82       	std	Z+3, r1	; 0x03
    18c8:	12 82       	std	Z+2, r1	; 0x02
    18ca:	d0 93 a5 02 	sts	0x02A5, r29
    18ce:	c0 93 a4 02 	sts	0x02A4, r28
    18d2:	df 91       	pop	r29
    18d4:	cf 91       	pop	r28
    18d6:	08 95       	ret

000018d8 <strnlen_P>:
    18d8:	fc 01       	movw	r30, r24
    18da:	05 90       	lpm	r0, Z+
    18dc:	61 50       	subi	r22, 0x01	; 1
    18de:	70 40       	sbci	r23, 0x00	; 0
    18e0:	01 10       	cpse	r0, r1
    18e2:	d8 f7       	brcc	.-10     	; 0x18da <strnlen_P+0x2>
    18e4:	80 95       	com	r24
    18e6:	90 95       	com	r25
    18e8:	8e 0f       	add	r24, r30
    18ea:	9f 1f       	adc	r25, r31
    18ec:	08 95       	ret

000018ee <memset>:
    18ee:	dc 01       	movw	r26, r24
    18f0:	01 c0       	rjmp	.+2      	; 0x18f4 <memset+0x6>
    18f2:	6d 93       	st	X+, r22
    18f4:	41 50       	subi	r20, 0x01	; 1
    18f6:	50 40       	sbci	r21, 0x00	; 0
    18f8:	e0 f7       	brcc	.-8      	; 0x18f2 <memset+0x4>
    18fa:	08 95       	ret

000018fc <strnlen>:
    18fc:	fc 01       	movw	r30, r24
    18fe:	61 50       	subi	r22, 0x01	; 1
    1900:	70 40       	sbci	r23, 0x00	; 0
    1902:	01 90       	ld	r0, Z+
    1904:	01 10       	cpse	r0, r1
    1906:	d8 f7       	brcc	.-10     	; 0x18fe <strnlen+0x2>
    1908:	80 95       	com	r24
    190a:	90 95       	com	r25
    190c:	8e 0f       	add	r24, r30
    190e:	9f 1f       	adc	r25, r31
    1910:	08 95       	ret

00001912 <fputc>:
    1912:	0f 93       	push	r16
    1914:	1f 93       	push	r17
    1916:	cf 93       	push	r28
    1918:	df 93       	push	r29
    191a:	18 2f       	mov	r17, r24
    191c:	09 2f       	mov	r16, r25
    191e:	eb 01       	movw	r28, r22
    1920:	8b 81       	ldd	r24, Y+3	; 0x03
    1922:	81 fd       	sbrc	r24, 1
    1924:	03 c0       	rjmp	.+6      	; 0x192c <fputc+0x1a>
    1926:	8f ef       	ldi	r24, 0xFF	; 255
    1928:	9f ef       	ldi	r25, 0xFF	; 255
    192a:	20 c0       	rjmp	.+64     	; 0x196c <fputc+0x5a>
    192c:	82 ff       	sbrs	r24, 2
    192e:	10 c0       	rjmp	.+32     	; 0x1950 <fputc+0x3e>
    1930:	4e 81       	ldd	r20, Y+6	; 0x06
    1932:	5f 81       	ldd	r21, Y+7	; 0x07
    1934:	2c 81       	ldd	r18, Y+4	; 0x04
    1936:	3d 81       	ldd	r19, Y+5	; 0x05
    1938:	42 17       	cp	r20, r18
    193a:	53 07       	cpc	r21, r19
    193c:	7c f4       	brge	.+30     	; 0x195c <fputc+0x4a>
    193e:	e8 81       	ld	r30, Y
    1940:	f9 81       	ldd	r31, Y+1	; 0x01
    1942:	9f 01       	movw	r18, r30
    1944:	2f 5f       	subi	r18, 0xFF	; 255
    1946:	3f 4f       	sbci	r19, 0xFF	; 255
    1948:	39 83       	std	Y+1, r19	; 0x01
    194a:	28 83       	st	Y, r18
    194c:	10 83       	st	Z, r17
    194e:	06 c0       	rjmp	.+12     	; 0x195c <fputc+0x4a>
    1950:	e8 85       	ldd	r30, Y+8	; 0x08
    1952:	f9 85       	ldd	r31, Y+9	; 0x09
    1954:	81 2f       	mov	r24, r17
    1956:	19 95       	eicall
    1958:	89 2b       	or	r24, r25
    195a:	29 f7       	brne	.-54     	; 0x1926 <fputc+0x14>
    195c:	2e 81       	ldd	r18, Y+6	; 0x06
    195e:	3f 81       	ldd	r19, Y+7	; 0x07
    1960:	2f 5f       	subi	r18, 0xFF	; 255
    1962:	3f 4f       	sbci	r19, 0xFF	; 255
    1964:	3f 83       	std	Y+7, r19	; 0x07
    1966:	2e 83       	std	Y+6, r18	; 0x06
    1968:	81 2f       	mov	r24, r17
    196a:	90 2f       	mov	r25, r16
    196c:	df 91       	pop	r29
    196e:	cf 91       	pop	r28
    1970:	1f 91       	pop	r17
    1972:	0f 91       	pop	r16
    1974:	08 95       	ret

00001976 <__ultoa_invert>:
    1976:	fa 01       	movw	r30, r20
    1978:	aa 27       	eor	r26, r26
    197a:	28 30       	cpi	r18, 0x08	; 8
    197c:	51 f1       	breq	.+84     	; 0x19d2 <__ultoa_invert+0x5c>
    197e:	20 31       	cpi	r18, 0x10	; 16
    1980:	81 f1       	breq	.+96     	; 0x19e2 <__ultoa_invert+0x6c>
    1982:	e8 94       	clt
    1984:	6f 93       	push	r22
    1986:	6e 7f       	andi	r22, 0xFE	; 254
    1988:	6e 5f       	subi	r22, 0xFE	; 254
    198a:	7f 4f       	sbci	r23, 0xFF	; 255
    198c:	8f 4f       	sbci	r24, 0xFF	; 255
    198e:	9f 4f       	sbci	r25, 0xFF	; 255
    1990:	af 4f       	sbci	r26, 0xFF	; 255
    1992:	b1 e0       	ldi	r27, 0x01	; 1
    1994:	3e d0       	rcall	.+124    	; 0x1a12 <__ultoa_invert+0x9c>
    1996:	b4 e0       	ldi	r27, 0x04	; 4
    1998:	3c d0       	rcall	.+120    	; 0x1a12 <__ultoa_invert+0x9c>
    199a:	67 0f       	add	r22, r23
    199c:	78 1f       	adc	r23, r24
    199e:	89 1f       	adc	r24, r25
    19a0:	9a 1f       	adc	r25, r26
    19a2:	a1 1d       	adc	r26, r1
    19a4:	68 0f       	add	r22, r24
    19a6:	79 1f       	adc	r23, r25
    19a8:	8a 1f       	adc	r24, r26
    19aa:	91 1d       	adc	r25, r1
    19ac:	a1 1d       	adc	r26, r1
    19ae:	6a 0f       	add	r22, r26
    19b0:	71 1d       	adc	r23, r1
    19b2:	81 1d       	adc	r24, r1
    19b4:	91 1d       	adc	r25, r1
    19b6:	a1 1d       	adc	r26, r1
    19b8:	20 d0       	rcall	.+64     	; 0x19fa <__ultoa_invert+0x84>
    19ba:	09 f4       	brne	.+2      	; 0x19be <__ultoa_invert+0x48>
    19bc:	68 94       	set
    19be:	3f 91       	pop	r19
    19c0:	2a e0       	ldi	r18, 0x0A	; 10
    19c2:	26 9f       	mul	r18, r22
    19c4:	11 24       	eor	r1, r1
    19c6:	30 19       	sub	r19, r0
    19c8:	30 5d       	subi	r19, 0xD0	; 208
    19ca:	31 93       	st	Z+, r19
    19cc:	de f6       	brtc	.-74     	; 0x1984 <__ultoa_invert+0xe>
    19ce:	cf 01       	movw	r24, r30
    19d0:	08 95       	ret
    19d2:	46 2f       	mov	r20, r22
    19d4:	47 70       	andi	r20, 0x07	; 7
    19d6:	40 5d       	subi	r20, 0xD0	; 208
    19d8:	41 93       	st	Z+, r20
    19da:	b3 e0       	ldi	r27, 0x03	; 3
    19dc:	0f d0       	rcall	.+30     	; 0x19fc <__ultoa_invert+0x86>
    19de:	c9 f7       	brne	.-14     	; 0x19d2 <__ultoa_invert+0x5c>
    19e0:	f6 cf       	rjmp	.-20     	; 0x19ce <__ultoa_invert+0x58>
    19e2:	46 2f       	mov	r20, r22
    19e4:	4f 70       	andi	r20, 0x0F	; 15
    19e6:	40 5d       	subi	r20, 0xD0	; 208
    19e8:	4a 33       	cpi	r20, 0x3A	; 58
    19ea:	18 f0       	brcs	.+6      	; 0x19f2 <__ultoa_invert+0x7c>
    19ec:	49 5d       	subi	r20, 0xD9	; 217
    19ee:	31 fd       	sbrc	r19, 1
    19f0:	40 52       	subi	r20, 0x20	; 32
    19f2:	41 93       	st	Z+, r20
    19f4:	02 d0       	rcall	.+4      	; 0x19fa <__ultoa_invert+0x84>
    19f6:	a9 f7       	brne	.-22     	; 0x19e2 <__ultoa_invert+0x6c>
    19f8:	ea cf       	rjmp	.-44     	; 0x19ce <__ultoa_invert+0x58>
    19fa:	b4 e0       	ldi	r27, 0x04	; 4
    19fc:	a6 95       	lsr	r26
    19fe:	97 95       	ror	r25
    1a00:	87 95       	ror	r24
    1a02:	77 95       	ror	r23
    1a04:	67 95       	ror	r22
    1a06:	ba 95       	dec	r27
    1a08:	c9 f7       	brne	.-14     	; 0x19fc <__ultoa_invert+0x86>
    1a0a:	00 97       	sbiw	r24, 0x00	; 0
    1a0c:	61 05       	cpc	r22, r1
    1a0e:	71 05       	cpc	r23, r1
    1a10:	08 95       	ret
    1a12:	9b 01       	movw	r18, r22
    1a14:	ac 01       	movw	r20, r24
    1a16:	0a 2e       	mov	r0, r26
    1a18:	06 94       	lsr	r0
    1a1a:	57 95       	ror	r21
    1a1c:	47 95       	ror	r20
    1a1e:	37 95       	ror	r19
    1a20:	27 95       	ror	r18
    1a22:	ba 95       	dec	r27
    1a24:	c9 f7       	brne	.-14     	; 0x1a18 <__ultoa_invert+0xa2>
    1a26:	62 0f       	add	r22, r18
    1a28:	73 1f       	adc	r23, r19
    1a2a:	84 1f       	adc	r24, r20
    1a2c:	95 1f       	adc	r25, r21
    1a2e:	a0 1d       	adc	r26, r0
    1a30:	08 95       	ret

00001a32 <_exit>:
    1a32:	f8 94       	cli

00001a34 <__stop_program>:
    1a34:	ff cf       	rjmp	.-2      	; 0x1a34 <__stop_program>
