#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Oct 14 13:26:57 2022
# Process ID: 52216
# Current directory: /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/project_1_stats_0_synth_1
# Command line: vivado -log project_1_stats_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_1_stats_0.tcl
# Log file: /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/project_1_stats_0_synth_1/project_1_stats_0.vds
# Journal file: /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/project_1_stats_0_synth_1/vivado.jou
# Running On: xcosswbld17, OS: Linux, CPU Frequency: 1000.066 MHz, CPU Physical cores: 32, Host memory: 404352 MB
#-----------------------------------------------------------
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'NO'.
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
484 Beta devices matching pattern found, 484 enabled.
enable_beta_device: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2066.957 ; gain = 129.633 ; free physical = 242313 ; free virtual = 321373
source project_1_stats_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_quad_spi:3.2'. The one found in IP location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/axi_quad_spi' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_startup_io:startup_io:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/axi_quad_spi/startup_io.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/startup_io.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:diff_pins:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/diff_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/diff_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:rts_pins:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/rts_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/rts_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:drp_mon_pins:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/drp_mon_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/drp_mon_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:debug_pins:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/debug_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/debug_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_sink_ctrl:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/hsams_data_sink_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/hsams_data_sink_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_source_ctrl:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/hsams_data_source_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/hsams_data_source_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:cal_freeze_pins:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/cal_freeze_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/cal_freeze_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_hsclk_debug:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_hsclk_debug_v1_0/gt_hsclk_debug.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/gt_quad_base_v1_1/interfaces/gt_hsclk_debug_v1_0/gt_hsclk_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_external_msix:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_ext_msix.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_rxmargin_intf:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_rxmargin_intf_v1_0/gt_rxmargin_intf.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/gt_quad_base_v1_1/interfaces/gt_rxmargin_intf_v1_0/gt_rxmargin_intf.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:acelite:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/acelite.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pspmc_v1_2/interfaces/acelite.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_debug:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_debug_v1_0/gt_debug.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/gt_quad_base_v1_1/interfaces/gt_debug_v1_0/gt_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_mgmt.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4c_uscaleplus:transceiver_debug:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/transceiver_debug.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_control:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_control.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_channel_debug:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_channel_debug_v1_0/gt_channel_debug.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/gt_quad_base_v1_1/interfaces/gt_channel_debug_v1_0/gt_channel_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_bufgt:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_bufgt_v1_0/gt_bufgt.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/gt_quad_base_v1_1/interfaces/gt_bufgt_v1_0/gt_bufgt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_tx_interface:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_tx_interface_v1_0/gt_tx_interface.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/interfaces/gt_tx_interface_v1_0/gt_tx_interface.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_pm:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_pm.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_status:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_status.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pl:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_pl.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:smmu:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/smmu.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pspmc_v1_2/interfaces/smmu.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pcie_id:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_pcie_id.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_rx_interface:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_rx_interface_v1_0/gt_rx_interface.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/interfaces/gt_rx_interface_v1_0/gt_rx_interface.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_external:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_msix.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_internal:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_msix_int.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml'
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: project_1_stats_0
Command: synth_design -top project_1_stats_0 -part xczu28dr-ffvg1517-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1380
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3426.703 ; gain = 319.801 ; free physical = 207953 ; free virtual = 287092
Synthesis current peak Physical Memory [PSS] (MB): peak = 2585.170; parent = 2467.042; children = 118.128
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4438.547; parent = 3432.645; children = 1005.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'project_1_stats_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_stats_0/synth/project_1_stats_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'stats_top' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'stats_top_CNTRL_s_axi' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top_CNTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top_CNTRL_s_axi.v:286]
INFO: [Synth 8-6155] done synthesizing module 'stats_top_CNTRL_s_axi' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top_CNTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'stats_num_diff' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff.v:10]
INFO: [Synth 8-6157] synthesizing module 'stats_num_diff_bit_cnt_V' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:252]
INFO: [Synth 8-6157] synthesizing module 'stats_num_diff_bit_cnt_V_rom' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:9]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:76]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:77]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:78]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:79]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:80]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:81]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:82]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:83]
INFO: [Synth 8-6155] done synthesizing module 'stats_num_diff_bit_cnt_V_rom' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stats_num_diff_bit_cnt_V' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:252]
INFO: [Synth 8-6155] done synthesizing module 'stats_num_diff' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top.v:1226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top.v:1232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top.v:1262]
INFO: [Synth 8-6155] done synthesizing module 'stats_top' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top.v:10]
INFO: [Synth 8-6155] done synthesizing module 'project_1_stats_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_stats_0/synth/project_1_stats_0.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'fe_status_V_V_0_data_out_reg' and it is trimmed from '40' to '24' bits. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top.v:942]
WARNING: [Synth 8-7129] Port reset in module stats_num_diff_bit_cnt_V is either unconnected or has no load
WARNING: [Synth 8-7129] Port hard_data_TLAST[0] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port error_data_TLAST[0] in module stats_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3497.609 ; gain = 390.707 ; free physical = 207482 ; free virtual = 286628
Synthesis current peak Physical Memory [PSS] (MB): peak = 2585.170; parent = 2467.042; children = 118.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4503.516; parent = 3497.613; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3515.422 ; gain = 408.520 ; free physical = 207715 ; free virtual = 286864
Synthesis current peak Physical Memory [PSS] (MB): peak = 2585.170; parent = 2467.042; children = 118.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4521.328; parent = 3515.426; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3515.422 ; gain = 408.520 ; free physical = 207729 ; free virtual = 286876
Synthesis current peak Physical Memory [PSS] (MB): peak = 2585.170; parent = 2467.042; children = 118.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4521.328; parent = 3515.426; children = 1005.902
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3515.422 ; gain = 0.000 ; free physical = 207400 ; free virtual = 286547
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_stats_0/constraints/stats_top_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3640.109 ; gain = 0.000 ; free physical = 202976 ; free virtual = 282250
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_stats_0/constraints/stats_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/project_1_stats_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/project_1_stats_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3640.109 ; gain = 0.000 ; free physical = 202973 ; free virtual = 282246
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3640.109 ; gain = 0.000 ; free physical = 202926 ; free virtual = 282199
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3640.109 ; gain = 533.207 ; free physical = 200584 ; free virtual = 279876
Synthesis current peak Physical Memory [PSS] (MB): peak = 2603.719; parent = 2485.701; children = 118.234
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4646.016; parent = 3640.113; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3640.109 ; gain = 533.207 ; free physical = 200613 ; free virtual = 279902
Synthesis current peak Physical Memory [PSS] (MB): peak = 2603.719; parent = 2485.701; children = 118.234
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4646.016; parent = 3640.113; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/project_1_stats_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3640.109 ; gain = 533.207 ; free physical = 200509 ; free virtual = 279799
Synthesis current peak Physical Memory [PSS] (MB): peak = 2603.719; parent = 2485.701; children = 118.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4646.016; parent = 3640.113; children = 1005.902
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'stats_top_CNTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'stats_top_CNTRL_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'fe_status_V_V_0_payload_B_reg' and it is trimmed from '40' to '24' bits. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top.v:785]
WARNING: [Synth 8-3936] Found unconnected internal register 'fe_status_V_V_0_payload_A_reg' and it is trimmed from '40' to '24' bits. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top.v:779]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'stats_top_CNTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'stats_top_CNTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3640.109 ; gain = 533.207 ; free physical = 201000 ; free virtual = 280298
Synthesis current peak Physical Memory [PSS] (MB): peak = 2603.719; parent = 2485.701; children = 118.482
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4646.016; parent = 3640.113; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 5     
	   3 Input    8 Bit       Adders := 4     
	   5 Input    8 Bit       Adders := 2     
	   3 Input    7 Bit       Adders := 4     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 7     
	               32 Bit    Registers := 30    
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 96    
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 49    
+---ROMs : 
	                    ROMs := 32    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port hard_data_TLAST[0] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port error_data_TLAST[0] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port fe_status_V_V_TDATA[39] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port fe_status_V_V_TDATA[38] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port fe_status_V_V_TDATA[37] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port fe_status_V_V_TDATA[36] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port fe_status_V_V_TDATA[35] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port fe_status_V_V_TDATA[34] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port fe_status_V_V_TDATA[33] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port fe_status_V_V_TDATA[32] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port fe_status_V_V_TDATA[31] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port fe_status_V_V_TDATA[30] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port fe_status_V_V_TDATA[29] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port fe_status_V_V_TDATA[28] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port fe_status_V_V_TDATA[27] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port fe_status_V_V_TDATA[26] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port fe_status_V_V_TDATA[25] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port fe_status_V_V_TDATA[24] in module stats_top is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module stats_top_CNTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module stats_top_CNTRL_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3640.109 ; gain = 533.207 ; free physical = 201868 ; free virtual = 281159
Synthesis current peak Physical Memory [PSS] (MB): peak = 2603.719; parent = 2485.701; children = 119.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4646.016; parent = 3640.113; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+----------------------------------------------------+---------------+----------------+
|Module Name    | RTL Object                                         | Depth x Width | Implemented As | 
+---------------+----------------------------------------------------+---------------+----------------+
|stats_num_diff | bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q0_reg  | 256x4         | Block RAM      | 
|stats_num_diff | bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q1_reg  | 256x4         | Block RAM      | 
|stats_num_diff | bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q2_reg  | 256x4         | Block RAM      | 
|stats_num_diff | bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q3_reg  | 256x4         | Block RAM      | 
|stats_num_diff | bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q4_reg  | 256x4         | Block RAM      | 
|stats_num_diff | bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q5_reg  | 256x4         | Block RAM      | 
|stats_num_diff | bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q6_reg  | 256x4         | Block RAM      | 
|stats_num_diff | bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q7_reg  | 256x4         | Block RAM      | 
|stats_num_diff | bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q8_reg  | 256x4         | Block RAM      | 
|stats_num_diff | bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q9_reg  | 256x4         | Block RAM      | 
|stats_num_diff | bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q10_reg | 256x4         | Block RAM      | 
|stats_num_diff | bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q11_reg | 256x4         | Block RAM      | 
|stats_num_diff | bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q12_reg | 256x4         | Block RAM      | 
|stats_num_diff | bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q13_reg | 256x4         | Block RAM      | 
|stats_num_diff | bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q14_reg | 256x4         | Block RAM      | 
|stats_num_diff | bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q15_reg | 256x4         | Block RAM      | 
+---------------+----------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 3930.836 ; gain = 823.934 ; free physical = 224198 ; free virtual = 303466
Synthesis current peak Physical Memory [PSS] (MB): peak = 3048.120; parent = 2925.985; children = 122.135
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4936.742; parent = 3930.840; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 3977.883 ; gain = 870.980 ; free physical = 229002 ; free virtual = 308267
Synthesis current peak Physical Memory [PSS] (MB): peak = 3070.852; parent = 2947.626; children = 123.226
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4983.789; parent = 3977.887; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_num_diff_fu_325/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_num_diff_fu_325/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_num_diff_fu_333/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_num_diff_fu_333/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3985.891 ; gain = 878.988 ; free physical = 231291 ; free virtual = 310552
Synthesis current peak Physical Memory [PSS] (MB): peak = 3074.120; parent = 2950.911; children = 123.226
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4991.797; parent = 3985.895; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3988.859 ; gain = 881.957 ; free physical = 245755 ; free virtual = 325004
Synthesis current peak Physical Memory [PSS] (MB): peak = 3082.352; parent = 2956.296; children = 126.056
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4994.766; parent = 3988.863; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3988.859 ; gain = 881.957 ; free physical = 246816 ; free virtual = 326065
Synthesis current peak Physical Memory [PSS] (MB): peak = 3082.352; parent = 2956.296; children = 126.056
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4994.766; parent = 3988.863; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3988.859 ; gain = 881.957 ; free physical = 246840 ; free virtual = 326089
Synthesis current peak Physical Memory [PSS] (MB): peak = 3082.352; parent = 2956.296; children = 126.056
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4994.766; parent = 3988.863; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3988.859 ; gain = 881.957 ; free physical = 246918 ; free virtual = 326167
Synthesis current peak Physical Memory [PSS] (MB): peak = 3082.352; parent = 2956.296; children = 126.056
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4994.766; parent = 3988.863; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 3988.859 ; gain = 881.957 ; free physical = 247002 ; free virtual = 326246
Synthesis current peak Physical Memory [PSS] (MB): peak = 3082.389; parent = 2956.344; children = 126.056
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4994.766; parent = 3988.863; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 3988.859 ; gain = 881.957 ; free physical = 247069 ; free virtual = 326313
Synthesis current peak Physical Memory [PSS] (MB): peak = 3082.389; parent = 2956.344; children = 126.056
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4994.766; parent = 3988.863; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|stats_top   | grp_num_diff_fu_325/bit_cnt_V_load_14_reg_789_pp0_iter4_reg_reg[3] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|stats_top   | grp_num_diff_fu_325/bit_cnt_V_load_15_reg_794_pp0_iter4_reg_reg[3] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|stats_top   | grp_num_diff_fu_333/bit_cnt_V_load_14_reg_789_pp0_iter4_reg_reg[3] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|stats_top   | grp_num_diff_fu_333/bit_cnt_V_load_15_reg_794_pp0_iter4_reg_reg[3] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|stats_top   | tmp_1_reg_566_pp0_iter5_reg_reg[0]                                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    53|
|2     |LUT1     |    16|
|3     |LUT2     |    96|
|4     |LUT3     |   363|
|5     |LUT4     |   138|
|6     |LUT5     |   277|
|7     |LUT6     |   586|
|8     |RAMB18E2 |    16|
|10    |SRL16E   |    17|
|11    |FDRE     |  2215|
|12    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 3988.859 ; gain = 881.957 ; free physical = 247196 ; free virtual = 326440
Synthesis current peak Physical Memory [PSS] (MB): peak = 3082.392; parent = 2956.347; children = 126.056
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4994.766; parent = 3988.863; children = 1005.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 3988.859 ; gain = 757.270 ; free physical = 247421 ; free virtual = 326666
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 3988.867 ; gain = 881.957 ; free physical = 247581 ; free virtual = 326825
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3996.859 ; gain = 0.000 ; free physical = 249671 ; free virtual = 328916
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_num_diff_fu_325/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_num_diff_fu_325/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q10_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_num_diff_fu_325/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q12_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_num_diff_fu_325/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q14_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_num_diff_fu_325/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_num_diff_fu_325/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q4_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_num_diff_fu_325/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q6_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_num_diff_fu_325/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q8_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_num_diff_fu_333/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_num_diff_fu_333/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q10_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_num_diff_fu_333/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q12_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_num_diff_fu_333/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q14_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_num_diff_fu_333/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_num_diff_fu_333/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q4_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_num_diff_fu_333/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q6_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_num_diff_fu_333/bit_cnt_V_U/stats_num_diff_bit_cnt_V_rom_U/q8_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4017.672 ; gain = 0.000 ; free physical = 249622 ; free virtual = 328867
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6d416c3c
INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 4017.672 ; gain = 1851.113 ; free physical = 249814 ; free virtual = 329058
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/project_1_stats_0_synth_1/project_1_stats_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP project_1_stats_0, cache-ID = 5ebad0a425b241e1
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/project_1_stats_0_synth_1/project_1_stats_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_1_stats_0_utilization_synth.rpt -pb project_1_stats_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 14 13:28:48 2022...
