// Seed: 3235767166
module module_0 (
    output tri  id_0,
    input  wand id_1,
    input  tri0 id_2
);
  assign id_0 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd38,
    parameter id_5 = 32'd80
) (
    input tri1 id_0
    , \id_10 ,
    input wand id_1,
    input tri1 id_2,
    output wor _id_3,
    output wire id_4,
    output tri _id_5,
    input supply1 id_6[id_5  ==  id_3 : 1],
    input wire id_7,
    output tri1 id_8
);
  logic id_11;
  wire id_12, id_13;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_0
  );
  wire id_14, id_15;
endmodule
