source "/media/design/fpga/projects/ADC_CTRL/precproj.tcl"
source "/media/design/fpga/projects/ADC_CTRL/ise_settings.tcl"
compile
synthesize
save_project
exit -f
