{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560393709601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560393709602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 19:41:49 2019 " "Processing started: Wed Jun 12 19:41:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560393709602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560393709602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560393709602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560393710086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560393710086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/TopLevel.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560393718187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560393718187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/reg_file.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560393718189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560393718189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/PC.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560393718192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560393718192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity.sv 1 1 " "Found 1 design units, including 1 entities, in source file parity.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parity " "Found entity 1: parity" {  } { { "parity.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/parity.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560393718195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560393718195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUT.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/LUT.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560393718197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560393718197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "InstROM.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/InstROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560393718201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560393718201 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(23) " "Verilog HDL warning at data_mem.sv(23): extended using \"x\" or \"z\"" {  } { { "data_mem.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/data_mem.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1560393718203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/data_mem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560393718204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560393718204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ctrl " "Found entity 1: Ctrl" {  } { { "Ctrl.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/Ctrl.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560393718207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560393718207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/ALU.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560393718209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560393718209 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lower TopLevel.sv(59) " "Verilog HDL Implicit Net warning at TopLevel.sv(59): created implicit net for \"lower\"" {  } { { "TopLevel.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/TopLevel.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560393718210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "upper TopLevel.sv(60) " "Verilog HDL Implicit Net warning at TopLevel.sv(60): created implicit net for \"upper\"" {  } { { "TopLevel.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/TopLevel.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560393718210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560393718238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC1\"" {  } { { "TopLevel.sv" "PC1" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/TopLevel.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560393718240 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr PC.sv(16) " "Verilog HDL or VHDL warning at PC.sv(16): object \"addr\" assigned a value but never read" {  } { { "PC.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/PC.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560393718241 "|TopLevel|PC:PC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PC.sv(29) " "Verilog HDL assignment warning at PC.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "PC.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/PC.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560393718241 "|TopLevel|PC:PC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PC.sv(34) " "Verilog HDL assignment warning at PC.sv(34): truncated value with size 32 to match size of target (10)" {  } { { "PC.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/PC.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560393718241 "|TopLevel|PC:PC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT PC:PC1\|LUT:LUT_inst " "Elaborating entity \"LUT\" for hierarchy \"PC:PC1\|LUT:LUT_inst\"" {  } { { "PC.sv" "LUT_inst" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/PC.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560393718242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ctrl Ctrl:Ctrl1 " "Elaborating entity \"Ctrl\" for hierarchy \"Ctrl:Ctrl1\"" {  } { { "TopLevel.sv" "Ctrl1" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/TopLevel.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560393718255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstROM InstROM:instr_ROM1 " "Elaborating entity \"InstROM\" for hierarchy \"InstROM:instr_ROM1\"" {  } { { "TopLevel.sv" "instr_ROM1" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/TopLevel.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560393718268 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[511..324\] 0 InstROM.sv(6) " "Net \"rom\[511..324\]\" at InstROM.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/InstROM.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560393718315 "|TopLevel|InstROM:instr_ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file1\"" {  } { { "TopLevel.sv" "reg_file1" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/TopLevel.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560393718336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "TopLevel.sv" "ALU1" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/TopLevel.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560393718338 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.sv(26) " "Verilog HDL Case Statement warning at ALU.sv(26): incomplete case statement has no default case item" {  } { { "ALU.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/ALU.sv" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560393718340 "|TopLevel|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity ALU:ALU1\|parity:parity_inst " "Elaborating entity \"parity\" for hierarchy \"ALU:ALU1\|parity:parity_inst\"" {  } { { "ALU.sv" "parity_inst" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560393718352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:data_mem1 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:data_mem1\"" {  } { { "TopLevel.sv" "data_mem1" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/TopLevel.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560393718354 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_mem.sv(23) " "Verilog HDL assignment warning at data_mem.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "data_mem.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/data_mem.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560393718355 "|TopLevel|data_mem:data_mem1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_mem:data_mem1\|core " "RAM logic \"data_mem:data_mem1\|core\" is uninferred due to asynchronous read logic" {  } { { "data_mem.sv" "core" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/data_mem.sv" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1560393718667 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "reg_file:reg_file1\|register " "RAM logic \"reg_file:reg_file1\|register\" is uninferred due to asynchronous read logic" {  } { { "reg_file.sv" "register" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/reg_file.sv" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1560393718667 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1560393718667 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|read_value\[0\] " "Converted tri-state buffer \"data_mem:data_mem1\|read_value\[0\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1560393718672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|read_value\[1\] " "Converted tri-state buffer \"data_mem:data_mem1\|read_value\[1\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1560393718672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|read_value\[2\] " "Converted tri-state buffer \"data_mem:data_mem1\|read_value\[2\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1560393718672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|read_value\[3\] " "Converted tri-state buffer \"data_mem:data_mem1\|read_value\[3\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1560393718672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|read_value\[4\] " "Converted tri-state buffer \"data_mem:data_mem1\|read_value\[4\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1560393718672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|read_value\[5\] " "Converted tri-state buffer \"data_mem:data_mem1\|read_value\[5\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1560393718672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|read_value\[6\] " "Converted tri-state buffer \"data_mem:data_mem1\|read_value\[6\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1560393718672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:data_mem1\|read_value\[7\] " "Converted tri-state buffer \"data_mem:data_mem1\|read_value\[7\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/data_mem.sv" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1560393718672 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1560393718672 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1560393720227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560393722250 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/output_files/TopLevel.map.smsg " "Generated suppressed messages file C:/Users/jiz011/Desktop/CSE141L/CSE-141l/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560393726994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560393727149 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560393727149 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "TopLevel.sv" "" { Text "C:/Users/jiz011/Desktop/CSE141L/CSE-141l/TopLevel.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560393727357 "|TopLevel|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560393727357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3547 " "Implemented 3547 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560393727364 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560393727364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3543 " "Implemented 3543 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560393727364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560393727364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "718 " "Peak virtual memory: 718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560393727389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 19:42:07 2019 " "Processing ended: Wed Jun 12 19:42:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560393727389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560393727389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560393727389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560393727389 ""}
