
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101978                       # Number of seconds simulated
sim_ticks                                101978164818                       # Number of ticks simulated
final_tick                               628972062096                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 281144                       # Simulator instruction rate (inst/s)
host_op_rate                                   354659                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6518746                       # Simulator tick rate (ticks/s)
host_mem_usage                               16938180                       # Number of bytes of host memory used
host_seconds                                 15643.83                       # Real time elapsed on the host
sim_insts                                  4398172806                       # Number of instructions simulated
sim_ops                                    5548228609                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2577920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       681344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       570880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1198208                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5035392                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2076160                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2076160                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20140                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5323                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4460                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9361                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39339                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16220                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16220                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25279137                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17572                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6681273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        18828                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5598061                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        16317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11749653                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                49377158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17572                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        18828                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        16317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              69034                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20358868                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20358868                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20358868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25279137                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6681273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        18828                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5598061                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        16317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11749653                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               69736026                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               244551955                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21947441                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17780556                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015118                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8979367                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8285754                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2465565                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91275                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185690565                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121972258                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21947441                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10751319                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26723634                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6175965                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4886745                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11622866                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2014961                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221416375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.676946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.048491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194692741     87.93%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2486397      1.12%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1964433      0.89%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4590370      2.07%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          995955      0.45%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1554542      0.70%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1185300      0.54%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          740884      0.33%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13205753      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221416375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089746                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498758                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183610382                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7026972                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26617362                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        87696                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4073957                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3783551                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42042                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149593664                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75276                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4073957                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184115914                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1805728                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3780907                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26169298                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1470565                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149452603                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        28450                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        279139                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539247                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       211682                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210239733                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697365105                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697365105                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39544215                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37535                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20991                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4740570                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14535676                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7218132                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134432                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1599665                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148382338                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37514                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139363373                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       145641                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24785524                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51619328                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4446                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221416375                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.629418                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300716                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161315342     72.86%     72.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25770145     11.64%     84.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12498528      5.64%     90.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8332119      3.76%     93.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7723345      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2592357      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2676202      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379258      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129079      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221416375                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400157     59.18%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137630     20.35%     79.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138422     20.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117050558     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2112823      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13023883      9.35%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7159575      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139363373                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.569872                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             676209                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004852                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500964969                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173205847                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135788635                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140039582                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       350352                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3301739                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1038                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       192406                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4073957                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1155346                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98662                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148419852                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10012                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14535676                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7218132                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20980                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         83648                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          471                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1098428                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1139645                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2238073                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136823211                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12574613                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2540160                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19732704                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19398801                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7158091                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.559485                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135789285                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135788635                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80426233                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221986700                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.555255                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362302                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25612405                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2018746                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217342418                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.565050                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369492                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165761137     76.27%     76.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24278752     11.17%     87.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10605054      4.88%     92.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6017227      2.77%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4359958      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710037      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324334      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954531      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2331388      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217342418                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2331388                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363432818                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300917649                       # The number of ROB writes
system.switch_cpus0.timesIdled                3012476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               23135580                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.445519                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.445519                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.408911                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.408911                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616297145                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189117818                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138146067                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               244551955                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22020638                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17868425                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2025686                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8941578                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8338093                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2391473                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95713                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190764793                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122814449                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22020638                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10729566                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27041324                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6187058                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3737997                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11787354                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2023709                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    225679333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.668525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.029111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198638009     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1881701      0.83%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3433406      1.52%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3165356      1.40%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2010109      0.89%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1654118      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          946907      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          962637      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12987090      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    225679333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090045                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.502202                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       188817865                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5702259                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26977548                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        46663                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4134994                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3807249                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     150773497                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4134994                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189301538                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1238613                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3350480                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26511033                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1142664                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150647974                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        192070                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       490740                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    213661883                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    701781181                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    701781181                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175837562                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37824318                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34628                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17314                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4211014                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14240648                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7357095                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84402                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1639625                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149642694                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34628                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141261224                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       118788                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22645033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47741587                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    225679333                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.625938                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.298946                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    164750200     73.00%     73.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25794219     11.43%     84.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13882630      6.15%     90.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7037235      3.12%     93.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8363678      3.71%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2714254      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2541576      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       449726      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       145815      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    225679333                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         426077     59.54%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        148420     20.74%     80.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141146     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118780656     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2025956      1.43%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17314      0.01%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13103525      9.28%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7333773      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141261224                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.577633                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             715643                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005066                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    509036212                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    172322571                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138204068                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141976867                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       275413                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2777694                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        95372                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4134994                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         838343                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       116617                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149677322                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        76264                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14240648                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7357095                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17314                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        101067                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1079279                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1130438                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2209717                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139228523                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12643143                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2032701                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19976749                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19650833                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7333606                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.569321                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138204109                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138204068                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79778883                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        222232129                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.565132                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358989                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102407126                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126093521                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23584150                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34628                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2051432                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    221544339                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569157                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.368874                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    168442356     76.03%     76.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24447342     11.03%     87.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12678076      5.72%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4073451      1.84%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5598152      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1876312      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1086486      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       960722      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2381442      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    221544339                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102407126                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126093521                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18724677                       # Number of memory references committed
system.switch_cpus1.commit.loads             11462954                       # Number of loads committed
system.switch_cpus1.commit.membars              17314                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18200261                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113600667                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2600745                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2381442                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           368840568                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          303490376                       # The number of ROB writes
system.switch_cpus1.timesIdled                2954334                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18872622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102407126                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126093521                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102407126                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.388037                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.388037                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418754                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418754                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       626233524                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193418414                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139122332                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34628                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               244551955                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21831916                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17917751                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2034690                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8925547                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8576468                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2172668                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95476                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    195423201                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             119852246                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21831916                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10749136                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25834694                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5664754                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6461682                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11819571                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2025663                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    231332003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.635203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.996672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       205497309     88.83%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1941766      0.84%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3490386      1.51%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2056192      0.89%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1688511      0.73%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1479333      0.64%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          831709      0.36%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2063700      0.89%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12283097      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    231332003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089273                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.490089                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       193792146                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8105065                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25759251                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        63323                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3612212                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3585962                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     146880077                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1230                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3612212                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       194097352                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         673712                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6533127                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25500659                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       914936                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     146826939                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         97761                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       527375                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    206889183                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    681449271                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    681449271                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175539775                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        31349378                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34926                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17486                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2628859                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13595688                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7351884                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71572                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1675820                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         145688667                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34926                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138825106                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        61297                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17402164                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36067197                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    231332003                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.600112                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.287562                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    173524020     75.01%     75.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22999161      9.94%     84.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12037966      5.20%     90.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8502955      3.68%     93.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8478110      3.66%     97.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3022824      1.31%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2324971      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       271206      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       170790      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    231332003                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          50835     13.74%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        164473     44.45%     58.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       154729     41.81%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117127721     84.37%     84.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1906500      1.37%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17440      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12440134      8.96%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7333311      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138825106                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567671                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             370037                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002665                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    509413547                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    163125999                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    136465126                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139195143                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       283119                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2188973                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        97985                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3612212                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         470851                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        55429                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    145723593                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        84045                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13595688                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7351884                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17486                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45965                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1169723                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1065020                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2234743                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    137254140                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12349238                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1570964                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19682544                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19442193                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7333306                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.561247                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             136465186                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            136465126                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         79853406                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        217475168                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.558021                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.367184                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102064257                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125809154                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19914674                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34880                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2051962                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    227719791                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.552474                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.403942                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    176359422     77.45%     77.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25049366     11.00%     88.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9611666      4.22%     92.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5062353      2.22%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4294787      1.89%     96.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2043966      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       962810      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1509809      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2825612      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    227719791                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102064257                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125809154                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18660608                       # Number of memory references committed
system.switch_cpus2.commit.loads             11406713                       # Number of loads committed
system.switch_cpus2.commit.membars              17440                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18253532                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113260798                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2602182                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2825612                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           370618007                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          295059893                       # The number of ROB writes
system.switch_cpus2.timesIdled                2878321                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               13219952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102064257                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125809154                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102064257                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.396059                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.396059                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.417352                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.417352                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       617182315                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190633933                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      136073740                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34880                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               244551955                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19935429                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16300370                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1945718                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8118034                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7817139                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2039604                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87178                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    191959454                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             112005297                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19935429                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9856743                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23327883                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5407324                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5042464                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11763869                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1947125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    223759100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.613861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.957645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       200431217     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1119674      0.50%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1704716      0.76%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2331168      1.04%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2398368      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2001999      0.89%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1134436      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1675850      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10961672      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    223759100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081518                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.458002                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       189769086                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7251204                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23265057                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        44691                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3429060                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3288942                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     137242056                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3429060                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       190305945                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1325585                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4572683                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         22782070                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1343755                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     137155881                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1113                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        304657                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       536559                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          787                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    190592758                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    638336403                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    638336403                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    164563477                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        26029281                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37592                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21527                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3910736                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13031031                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7137252                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       126145                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1551174                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         136966470                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37573                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        129856170                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25481                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15706783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     37306542                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5441                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    223759100                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580339                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269683                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    168853180     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22377492     10.00%     85.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11578317      5.17%     90.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8729090      3.90%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6781690      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2724281      1.22%     98.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1729176      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       875439      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       110435      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    223759100                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          23264     10.01%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         87489     37.66%     47.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       121588     52.33%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    108800437     83.79%     83.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2013989      1.55%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16065      0.01%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11943189      9.20%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7082490      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     129856170                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.530996                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             232341                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001789                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    483729262                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    152711160                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    127891027                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     130088511                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       302061                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2171387                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       176562                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           84                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3429060                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1061904                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       123807                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    137004043                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        62820                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13031031                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7137252                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21507                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         91226                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          334                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1130008                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1112763                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2242771                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    128074941                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11259586                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1781229                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18340545                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18102515                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7080959                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.523713                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             127891226                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            127891027                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         73631268                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        197278043                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.522961                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.373236                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96377284                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118451611                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18559820                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1977414                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    220330040                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.537610                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.387360                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    171904130     78.02%     78.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23881226     10.84%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9075486      4.12%     92.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4369369      1.98%     94.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3627466      1.65%     96.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2161056      0.98%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1841163      0.84%     98.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       811968      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2658176      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    220330040                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96377284                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118451611                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17820334                       # Number of memory references committed
system.switch_cpus3.commit.loads             10859644                       # Number of loads committed
system.switch_cpus3.commit.membars              16066                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16988590                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        106768202                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2416900                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2658176                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           354683295                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          277452154                       # The number of ROB writes
system.switch_cpus3.timesIdled                2993596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               20792855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96377284                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118451611                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96377284                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.537444                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.537444                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.394097                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.394097                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       577198736                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      177465919                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      127708364                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32132                       # number of misc regfile writes
system.l20.replacements                         20155                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          737934                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28347                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.032173                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          207.479804                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.349265                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3480.033237                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4497.137694                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.025327                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000897                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.424809                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.548967                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53216                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53216                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19840                       # number of Writeback hits
system.l20.Writeback_hits::total                19840                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53216                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53216                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53216                       # number of overall hits
system.l20.overall_hits::total                  53216                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        20140                       # number of ReadReq misses
system.l20.ReadReq_misses::total                20153                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        20140                       # number of demand (read+write) misses
system.l20.demand_misses::total                 20153                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        20140                       # number of overall misses
system.l20.overall_misses::total                20153                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3066456                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5784169894                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5787236350                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3066456                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5784169894                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5787236350                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3066456                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5784169894                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5787236350                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73356                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73369                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19840                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19840                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73356                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73369                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73356                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73369                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.274552                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.274680                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.274552                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.274680                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.274552                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.274680                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 235881.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 287198.107944                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 287165.005210                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 235881.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 287198.107944                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 287165.005210                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 235881.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 287198.107944                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 287165.005210                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3633                       # number of writebacks
system.l20.writebacks::total                     3633                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        20140                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           20153                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        20140                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            20153                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        20140                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           20153                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2236384                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4497686247                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4499922631                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2236384                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4497686247                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4499922631                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2236384                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4497686247                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4499922631                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.274552                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.274680                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.274552                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.274680                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.274552                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.274680                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 172029.538462                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 223321.064896                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 223287.978514                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 172029.538462                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 223321.064896                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 223287.978514                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 172029.538462                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 223321.064896                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 223287.978514                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5338                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          357629                       # Total number of references to valid blocks.
system.l21.sampled_refs                         13530                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.432299                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          260.851064                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.288653                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2546.651817                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5373.208467                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.031842                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001378                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.310871                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.655909                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34416                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34416                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10390                       # number of Writeback hits
system.l21.Writeback_hits::total                10390                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34416                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34416                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34416                       # number of overall hits
system.l21.overall_hits::total                  34416                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5323                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5337                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5323                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5337                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5323                       # number of overall misses
system.l21.overall_misses::total                 5337                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3161699                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1470751906                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1473913605                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3161699                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1470751906                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1473913605                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3161699                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1470751906                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1473913605                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39739                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39753                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10390                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10390                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39739                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39753                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39739                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39753                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.133949                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.134254                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.133949                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.134254                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.133949                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.134254                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 225835.642857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 276301.316175                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 276168.934795                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 225835.642857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 276301.316175                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 276168.934795                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 225835.642857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 276301.316175                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 276168.934795                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3533                       # number of writebacks
system.l21.writebacks::total                     3533                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5323                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5337                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5323                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5337                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5323                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5337                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2260030                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1129811498                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1132071528                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2260030                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1129811498                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1132071528                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2260030                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1129811498                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1132071528                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.133949                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.134254                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.133949                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.134254                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.133949                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.134254                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161430.714286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 212250.891978                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 212117.580663                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 161430.714286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 212250.891978                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 212117.580663                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 161430.714286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 212250.891978                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 212117.580663                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4475                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          311039                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12667                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.555064                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          380.586684                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.156010                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2169.872014                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5627.385293                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046458                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001728                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.264877                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.686937                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29084                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29084                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9373                       # number of Writeback hits
system.l22.Writeback_hits::total                 9373                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29084                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29084                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29084                       # number of overall hits
system.l22.overall_hits::total                  29084                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4460                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4475                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4460                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4475                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4460                       # number of overall misses
system.l22.overall_misses::total                 4475                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3792011                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1220209468                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1224001479                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3792011                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1220209468                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1224001479                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3792011                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1220209468                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1224001479                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33544                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33559                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9373                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9373                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33544                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33559                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33544                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33559                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.132960                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.133347                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.132960                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.133347                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.132960                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.133347                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 252800.733333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 273589.566816                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 273519.883575                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 252800.733333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 273589.566816                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 273519.883575                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 252800.733333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 273589.566816                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 273519.883575                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2918                       # number of writebacks
system.l22.writebacks::total                     2918                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4460                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4475                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4460                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4475                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4460                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4475                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2834542                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    935287903                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    938122445                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2834542                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    935287903                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    938122445                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2834542                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    935287903                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    938122445                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.132960                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.133347                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.132960                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.133347                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.132960                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.133347                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 188969.466667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 209705.807848                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 209636.300559                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 188969.466667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 209705.807848                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 209636.300559                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 188969.466667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 209705.807848                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 209636.300559                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9374                       # number of replacements
system.l23.tagsinuse                      8191.964336                       # Cycle average of tags in use
system.l23.total_refs                          557966                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17566                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.763976                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          364.543087                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     6.874431                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3956.725795                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3863.821023                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.044500                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000839                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.482999                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.471658                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        41305                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  41305                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           24379                       # number of Writeback hits
system.l23.Writeback_hits::total                24379                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        41305                       # number of demand (read+write) hits
system.l23.demand_hits::total                   41305                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        41305                       # number of overall hits
system.l23.overall_hits::total                  41305                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9353                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9366                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            8                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9361                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9374                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9361                       # number of overall misses
system.l23.overall_misses::total                 9374                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3268208                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2518864818                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2522133026                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1854837                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1854837                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3268208                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2520719655                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2523987863                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3268208                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2520719655                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2523987863                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        50658                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              50671                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        24379                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            24379                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            8                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                8                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        50666                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               50679                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        50666                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              50679                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.184630                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.184839                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.184759                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.184968                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.184759                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.184968                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 251400.615385                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 269310.896825                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 269286.037369                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 231854.625000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 231854.625000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 251400.615385                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 269278.886337                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 269254.092490                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 251400.615385                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 269278.886337                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 269254.092490                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6136                       # number of writebacks
system.l23.writebacks::total                     6136                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9353                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9366                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            8                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9361                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9374                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9361                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9374                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2437955                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1921452449                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1923890404                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1344437                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1344437                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2437955                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1922796886                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1925234841                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2437955                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1922796886                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1925234841                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.184630                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.184839                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.184759                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.184968                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.184759                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.184968                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       187535                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 205437.020101                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 205412.172112                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 168054.625000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 168054.625000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       187535                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 205405.072749                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 205380.290271                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       187535                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 205405.072749                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 205380.290271                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996674                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011630474                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060347.197556                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996674                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11622850                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11622850                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11622850                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11622850                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11622850                       # number of overall hits
system.cpu0.icache.overall_hits::total       11622850                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3811762                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3811762                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3811762                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3811762                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3811762                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3811762                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11622866                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11622866                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11622866                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11622866                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11622866                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11622866                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 238235.125000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 238235.125000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 238235.125000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 238235.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 238235.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 238235.125000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3174356                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3174356                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3174356                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3174356                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3174356                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3174356                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 244181.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 244181.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 244181.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 244181.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 244181.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 244181.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73356                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179478861                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73612                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2438.173953                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.034571                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.965429                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902479                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097521                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9413512                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9413512                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20756                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20756                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16406170                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16406170                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16406170                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16406170                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184032                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184032                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184032                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184032                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184032                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184032                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  25806203956                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  25806203956                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  25806203956                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  25806203956                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  25806203956                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  25806203956                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9597544                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9597544                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16590202                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16590202                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16590202                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16590202                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019175                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019175                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011093                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011093                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011093                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011093                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 140226.721201                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 140226.721201                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 140226.721201                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 140226.721201                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 140226.721201                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 140226.721201                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19840                       # number of writebacks
system.cpu0.dcache.writebacks::total            19840                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       110676                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       110676                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       110676                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       110676                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       110676                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       110676                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73356                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73356                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73356                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73356                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73356                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73356                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9445609694                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9445609694                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9445609694                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9445609694                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9445609694                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9445609694                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007643                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007643                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004422                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004422                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004422                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004422                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 128763.968782                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 128763.968782                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 128763.968782                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 128763.968782                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 128763.968782                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 128763.968782                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997020                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009686188                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180747.706263                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997020                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11787338                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11787338                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11787338                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11787338                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11787338                       # number of overall hits
system.cpu1.icache.overall_hits::total       11787338                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3940692                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3940692                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3940692                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3940692                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3940692                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3940692                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11787354                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11787354                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11787354                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11787354                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11787354                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11787354                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 246293.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 246293.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 246293.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 246293.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 246293.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 246293.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3277899                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3277899                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3277899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3277899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3277899                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3277899                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 234135.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 234135.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 234135.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 234135.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 234135.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 234135.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39739                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168167360                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39995                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4204.709589                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.238574                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.761426                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907182                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092818                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9501375                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9501375                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7228829                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7228829                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17314                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17314                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17314                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16730204                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16730204                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16730204                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16730204                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       119741                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       119741                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       119741                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        119741                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       119741                       # number of overall misses
system.cpu1.dcache.overall_misses::total       119741                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14546622899                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14546622899                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14546622899                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14546622899                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14546622899                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14546622899                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9621116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9621116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7228829                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7228829                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17314                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17314                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16849945                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16849945                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16849945                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16849945                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012446                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012446                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007106                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007106                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007106                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007106                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 121484.060589                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 121484.060589                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 121484.060589                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121484.060589                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 121484.060589                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121484.060589                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10390                       # number of writebacks
system.cpu1.dcache.writebacks::total            10390                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80002                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80002                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80002                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80002                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39739                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39739                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39739                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39739                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39739                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39739                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3754634382                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3754634382                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3754634382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3754634382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3754634382                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3754634382                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004130                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004130                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002358                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002358                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002358                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002358                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94482.356929                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94482.356929                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94482.356929                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94482.356929                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94482.356929                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94482.356929                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.996913                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013114029                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2197644.314534                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996913                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11819554                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11819554                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11819554                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11819554                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11819554                       # number of overall hits
system.cpu2.icache.overall_hits::total       11819554                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4586041                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4586041                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4586041                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4586041                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4586041                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4586041                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11819571                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11819571                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11819571                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11819571                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11819571                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11819571                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 269767.117647                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 269767.117647                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 269767.117647                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 269767.117647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 269767.117647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 269767.117647                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3934866                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3934866                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3934866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3934866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3934866                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3934866                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 262324.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 262324.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 262324.400000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 262324.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 262324.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 262324.400000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33544                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162900830                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33800                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4819.551183                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.240956                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.759044                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903285                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096715                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9203014                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9203014                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7219015                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7219015                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17472                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17472                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17440                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17440                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16422029                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16422029                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16422029                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16422029                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        86325                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        86325                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        86325                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         86325                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        86325                       # number of overall misses
system.cpu2.dcache.overall_misses::total        86325                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8692054492                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8692054492                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8692054492                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8692054492                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8692054492                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8692054492                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9289339                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9289339                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7219015                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7219015                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17440                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17440                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16508354                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16508354                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16508354                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16508354                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009293                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009293                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005229                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005229                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005229                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005229                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 100689.886962                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100689.886962                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 100689.886962                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100689.886962                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 100689.886962                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100689.886962                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9373                       # number of writebacks
system.cpu2.dcache.writebacks::total             9373                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52781                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52781                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52781                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52781                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52781                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52781                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33544                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33544                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33544                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33544                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33544                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33544                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3153869560                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3153869560                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3153869560                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3153869560                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3153869560                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3153869560                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002032                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002032                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94021.868591                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94021.868591                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94021.868591                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94021.868591                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94021.868591                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94021.868591                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               492.996569                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1009917583                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2048514.367140                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996569                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          480                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.769231                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11763849                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11763849                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11763849                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11763849                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11763849                       # number of overall hits
system.cpu3.icache.overall_hits::total       11763849                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4687834                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4687834                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4687834                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4687834                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4687834                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4687834                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11763869                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11763869                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11763869                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11763869                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11763869                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11763869                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 234391.700000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 234391.700000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 234391.700000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 234391.700000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 234391.700000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 234391.700000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3376478                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3376478                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3376478                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3376478                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3376478                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3376478                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 259729.076923                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 259729.076923                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 259729.076923                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 259729.076923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 259729.076923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 259729.076923                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 50666                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170985372                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 50922                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3357.789796                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.199948                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.800052                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910937                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089063                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8265315                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8265315                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6924419                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6924419                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16867                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16867                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16066                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16066                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15189734                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15189734                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15189734                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15189734                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       142767                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       142767                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3162                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3162                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       145929                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        145929                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       145929                       # number of overall misses
system.cpu3.dcache.overall_misses::total       145929                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  17996811113                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  17996811113                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    718672584                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    718672584                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  18715483697                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  18715483697                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  18715483697                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  18715483697                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8408082                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8408082                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6927581                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6927581                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16066                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16066                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15335663                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15335663                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15335663                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15335663                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016980                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016980                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000456                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000456                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009516                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009516                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009516                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009516                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 126057.219897                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 126057.219897                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 227284.182163                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 227284.182163                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 128250.612949                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128250.612949                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 128250.612949                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 128250.612949                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       940505                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       188101                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24379                       # number of writebacks
system.cpu3.dcache.writebacks::total            24379                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        92109                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        92109                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3154                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3154                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        95263                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        95263                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        95263                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        95263                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        50658                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        50658                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            8                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        50666                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        50666                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        50666                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        50666                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5308697395                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5308697395                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1921237                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1921237                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5310618632                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5310618632                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5310618632                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5310618632                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006025                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006025                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003304                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003304                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003304                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003304                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 104794.847704                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104794.847704                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 240154.625000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 240154.625000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 104816.220582                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104816.220582                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 104816.220582                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 104816.220582                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
