      0: system.mem_ctrls: Timing Read : 0 400  0 
    500: system.mem_ctrls: Timing Read : 0 400  500 
   1000: system.mem_ctrls: Timing Read : 0 400  1000 
   1000: system.mem_ctrls: Timing Read : 0 609840  1000 
   2500: system.mem_ctrls: Timing Read : 0 400  2500 
   3000: system.mem_ctrls: Timing Read : 0 408  3000 
   3500: system.mem_ctrls: Timing Read : 0 408  3500 
   4500: system.mem_ctrls: Timing Read : 0 408  4500 
   4500: system.mem_ctrls: Timing Writ : 1 609832  4500 
   5500: system.mem_ctrls: Timing Read : 0 408  5500 
   5500: system.mem_ctrls: Timing Writ : 1 609824  5500 
   6500: system.mem_ctrls: Timing Read : 0 416  6500 
   7000: system.mem_ctrls: Timing Read : 0 416  7000 
   7500: system.mem_ctrls: Timing Read : 0 424  7500 
   8000: system.mem_ctrls: Timing Read : 0 424  8000 
   8500: system.mem_ctrls: Timing Read : 0 432  8500 
   9000: system.mem_ctrls: Timing Read : 0 432  9000 
   9500: system.mem_ctrls: Timing Read : 0 440  9500 
  10500: system.mem_ctrls: Timing Writ : 1 609816  10500 
  12000: system.mem_ctrls: Timing Read : 0 39424  12000 
  12000: system.mem_ctrls: Timing Writ : 1 609808  12000 
  13000: system.mem_ctrls: Timing Read : 0 39424  13000 
  13500: system.mem_ctrls: Timing Read : 0 39424  13500 
  14000: system.mem_ctrls: Timing Read : 0 39432  14000 
  14000: system.mem_ctrls: Timing Writ : 1 609800  14000 
  15000: system.mem_ctrls: Timing Read : 0 39432  15000 
  15500: system.mem_ctrls: Timing Read : 0 39432  15500 
  15500: system.mem_ctrls: Timing Writ : 1 609792  15500 
  16500: system.mem_ctrls: Timing Read : 0 39432  16500 
  17000: system.mem_ctrls: Timing Read : 0 39440  17000 
  17500: system.mem_ctrls: Timing Read : 0 39440  17500 
  17500: system.mem_ctrls: Timing Writ : 1 609784  17500 
  18500: system.mem_ctrls: Timing Read : 0 39440  18500 
  18500: system.mem_ctrls: Timing Writ : 1 609776  18500 
  19500: system.mem_ctrls: Timing Read : 0 39440  19500 
  19500: system.mem_ctrls: Timing Writ : 1 609768  19500 
  20500: system.mem_ctrls: Timing Read : 0 39440  20500 
  21000: system.mem_ctrls: Timing Read : 0 39448  21000 
  22000: system.mem_ctrls: Timing Read : 0 39448  22000 
  22500: system.mem_ctrls: Timing Read : 0 39456  22500 
  22500: system.mem_ctrls: Timing Writ : 1 609288  22500 
  23000: system.mem_ctrls: Timing Read : 0 39456  23000 
  23500: system.mem_ctrls: Timing Read : 0 39456  23500 
  24000: system.mem_ctrls: Timing Read : 0 39464  24000 
  24500: system.mem_ctrls: Timing Read : 0 39464  24500 
  25000: system.mem_ctrls: Timing Read : 0 39464  25000 
  25500: system.mem_ctrls: Timing Read : 0 39472  25500 
  26000: system.mem_ctrls: Timing Read : 0 39472  26000 
  26000: system.mem_ctrls: Timing Writ : 1 609280  26000 
  26500: system.mem_ctrls: Timing Read : 0 39472  26500 
  27000: system.mem_ctrls: Timing Read : 0 39480  27000 
  27000: system.mem_ctrls: Timing Writ : 1 609272  27000 
  27500: system.mem_ctrls: Timing Read : 0 39480  27500 
  29000: system.mem_ctrls: Timing Read : 0 39496  29000 
  29500: system.mem_ctrls: Timing Read : 0 39504  29500 
  29500: system.mem_ctrls: Timing Read : 0 609824  29500 
  30000: system.mem_ctrls: Timing Read : 0 39504  30000 
  30500: system.mem_ctrls: Timing Read : 0 39512  30500 
  31000: system.mem_ctrls: Timing Writ : 1 526256  31000 
  31500: system.mem_ctrls: Timing Read : 0 39512  31500 
  32000: system.mem_ctrls: Timing Read : 0 39520  32000 
  32500: system.mem_ctrls: Timing Writ : 1 601592  32500 
  33000: system.mem_ctrls: Timing Read : 0 39520  33000 
  33500: system.mem_ctrls: Timing Read : 0 39528  33500 
  34000: system.mem_ctrls: Timing Writ : 1 522744  34000 
  34500: system.mem_ctrls: Timing Read : 0 39528  34500 
  35000: system.mem_ctrls: Timing Read : 0 39528  35000 
  35500: system.mem_ctrls: Timing Read : 0 39536  35500 
  35500: system.mem_ctrls: Timing Read : 0 609864  35500 
  36000: system.mem_ctrls: Timing Read : 0 39536  36000 
  37000: system.mem_ctrls: Timing Read : 0 39536  37000 
  37500: system.mem_ctrls: Timing Read : 0 39544  37500 
  38000: system.mem_ctrls: Timing Read : 0 39544  38000 
  39500: system.mem_ctrls: Timing Read : 0 39544  39500 
  40000: system.mem_ctrls: Timing Read : 0 39552  40000 
  41000: system.mem_ctrls: Timing Writ : 1 609256  41000 
  42500: system.mem_ctrls: Timing Read : 0 88832  42500 
  42500: system.mem_ctrls: Timing Read : 0 609872  42500 
  43000: system.mem_ctrls: Timing Read : 0 88832  43000 
  43500: system.mem_ctrls: Timing Read : 0 88832  43500 
  44000: system.mem_ctrls: Timing Read : 0 88832  44000 
  44500: system.mem_ctrls: Timing Read : 0 88840  44500 
  45000: system.mem_ctrls: Timing Read : 0 88840  45000 
  45500: system.mem_ctrls: Timing Read : 0 88840  45500 
  47000: system.mem_ctrls: Timing Read : 0 88840  47000 
  47500: system.mem_ctrls: Timing Read : 0 88848  47500 
  48500: system.mem_ctrls: Timing Read : 0 88848  48500 
  49500: system.mem_ctrls: Timing Read : 0 88856  49500 
  51000: system.mem_ctrls: Timing Read : 0 88896  51000 
  52000: system.mem_ctrls: Timing Read : 0 88896  52000 
  52000: system.mem_ctrls: Timing Read : 0 609888  52000 
  52500: system.mem_ctrls: Timing Read : 0 88896  52500 
  53000: system.mem_ctrls: Timing Read : 0 88904  53000 
  53500: system.mem_ctrls: Timing Read : 0 88904  53500 
  55000: system.mem_ctrls: Timing Read : 0 88848  55000 
  56000: system.mem_ctrls: Timing Read : 0 88848  56000 
  57000: system.mem_ctrls: Timing Read : 0 88856  57000 
  58500: system.mem_ctrls: Timing Read : 0 88856  58500 
  59000: system.mem_ctrls: Timing Read : 0 88864  59000 
  59000: system.mem_ctrls: Timing Read : 0 388072  59000 
  60000: system.mem_ctrls: Timing Read : 0 88936  60000 
  60500: system.mem_ctrls: Timing Read : 0 88944  60500 
  60500: system.mem_ctrls: Timing Read : 0 609896  60500 
  61000: system.mem_ctrls: Timing Read : 0 88944  61000 
  62000: system.mem_ctrls: Timing Read : 0 88944  62000 
  62500: system.mem_ctrls: Timing Read : 0 88952  62500 
  63000: system.mem_ctrls: Timing Writ : 1 601712  63000 
  63500: system.mem_ctrls: Timing Read : 0 88952  63500 
  64000: system.mem_ctrls: Timing Read : 0 88960  64000 
  64000: system.mem_ctrls: Timing Read : 0 609904  64000 
  64500: system.mem_ctrls: Timing Read : 0 88960  64500 
  65000: system.mem_ctrls: Timing Read : 0 88960  65000 
  66500: system.mem_ctrls: Timing Read : 0 88848  66500 
  67500: system.mem_ctrls: Timing Read : 0 88848  67500 
  68500: system.mem_ctrls: Timing Read : 0 88856  68500 
  70000: system.mem_ctrls: Timing Read : 0 88856  70000 
  70500: system.mem_ctrls: Timing Read : 0 88864  70500 
  70500: system.mem_ctrls: Timing Read : 0 387992  70500 
  71500: system.mem_ctrls: Timing Read : 0 89064  71500 
  72000: system.mem_ctrls: Timing Read : 0 89072  72000 
  72000: system.mem_ctrls: Timing Read : 0 609912  72000 
  72500: system.mem_ctrls: Timing Read : 0 89072  72500 
  73500: system.mem_ctrls: Timing Read : 0 89072  73500 
  74000: system.mem_ctrls: Timing Read : 0 89080  74000 
  74500: system.mem_ctrls: Timing Writ : 1 603456  74500 
  75000: system.mem_ctrls: Timing Read : 0 89080  75000 
  75000: system.mem_ctrls: Timing Read : 0 609920  75000 
  75500: system.mem_ctrls: Timing Read : 0 89088  75500 
  76000: system.mem_ctrls: Timing Read : 0 89088  76000 
  76500: system.mem_ctrls: Timing Read : 0 89096  76500 
  78000: system.mem_ctrls: Timing Read : 0 88848  78000 
  79000: system.mem_ctrls: Timing Read : 0 88848  79000 
  80000: system.mem_ctrls: Timing Read : 0 88856  80000 
  81500: system.mem_ctrls: Timing Read : 0 88856  81500 
  82000: system.mem_ctrls: Timing Read : 0 88864  82000 
  82000: system.mem_ctrls: Timing Read : 0 388080  82000 
  83000: system.mem_ctrls: Timing Read : 0 88912  83000 
  83500: system.mem_ctrls: Timing Read : 0 88920  83500 
  83500: system.mem_ctrls: Timing Read : 0 609928  83500 
  84000: system.mem_ctrls: Timing Read : 0 88920  84000 
  85000: system.mem_ctrls: Timing Read : 0 88920  85000 
  85500: system.mem_ctrls: Timing Read : 0 88928  85500 
  86000: system.mem_ctrls: Timing Writ : 1 603376  86000 
  86500: system.mem_ctrls: Timing Read : 0 88928  86500 
  86500: system.mem_ctrls: Timing Read : 0 609936  86500 
  87000: system.mem_ctrls: Timing Read : 0 88936  87000 
  87500: system.mem_ctrls: Timing Read : 0 88936  87500 
  89000: system.mem_ctrls: Timing Read : 0 88848  89000 
  90000: system.mem_ctrls: Timing Read : 0 88848  90000 
  91000: system.mem_ctrls: Timing Read : 0 88856  91000 
  92500: system.mem_ctrls: Timing Read : 0 88856  92500 
  93000: system.mem_ctrls: Timing Read : 0 88864  93000 
  93000: system.mem_ctrls: Timing Read : 0 387968  93000 
  94000: system.mem_ctrls: Timing Read : 0 89096  94000 
  94500: system.mem_ctrls: Timing Read : 0 89104  94500 
  94500: system.mem_ctrls: Timing Read : 0 609944  94500 
  95000: system.mem_ctrls: Timing Read : 0 89104  95000 
  96000: system.mem_ctrls: Timing Read : 0 89104  96000 
  96500: system.mem_ctrls: Timing Read : 0 89112  96500 
  97000: system.mem_ctrls: Timing Writ : 1 603360  97000 
  97500: system.mem_ctrls: Timing Read : 0 89112  97500 
  97500: system.mem_ctrls: Timing Read : 0 609952  97500 
  98000: system.mem_ctrls: Timing Read : 0 89120  98000 
  98500: system.mem_ctrls: Timing Read : 0 89120  98500 
  99000: system.mem_ctrls: Timing Read : 0 89128  99000 
 100500: system.mem_ctrls: Timing Read : 0 88848  100500 
 101500: system.mem_ctrls: Timing Read : 0 88848  101500 
 102500: system.mem_ctrls: Timing Read : 0 88856  102500 
 104000: system.mem_ctrls: Timing Read : 0 88856  104000 
 104500: system.mem_ctrls: Timing Read : 0 88864  104500 
 104500: system.mem_ctrls: Timing Read : 0 387976  104500 
 105500: system.mem_ctrls: Timing Read : 0 88896  105500 
 106500: system.mem_ctrls: Timing Read : 0 88896  106500 
 106500: system.mem_ctrls: Timing Read : 0 609968  106500 
 107000: system.mem_ctrls: Timing Read : 0 88896  107000 
 107500: system.mem_ctrls: Timing Read : 0 88904  107500 
 108000: system.mem_ctrls: Timing Read : 0 88904  108000 
 109500: system.mem_ctrls: Timing Read : 0 88848  109500 
 110500: system.mem_ctrls: Timing Read : 0 88848  110500 
 111500: system.mem_ctrls: Timing Read : 0 88856  111500 
 113000: system.mem_ctrls: Timing Read : 0 88856  113000 
 113500: system.mem_ctrls: Timing Read : 0 88864  113500 
 113500: system.mem_ctrls: Timing Read : 0 387984  113500 
 114500: system.mem_ctrls: Timing Read : 0 89128  114500 
 115000: system.mem_ctrls: Timing Read : 0 89136  115000 
 115000: system.mem_ctrls: Timing Read : 0 609976  115000 
 115500: system.mem_ctrls: Timing Read : 0 89136  115500 
 116500: system.mem_ctrls: Timing Read : 0 89136  116500 
 117000: system.mem_ctrls: Timing Read : 0 89144  117000 
 117500: system.mem_ctrls: Timing Writ : 1 603408  117500 
 118000: system.mem_ctrls: Timing Read : 0 89144  118000 
 118000: system.mem_ctrls: Timing Read : 0 609984  118000 
 118500: system.mem_ctrls: Timing Read : 0 89152  118500 
 119000: system.mem_ctrls: Timing Read : 0 89152  119000 
 119500: system.mem_ctrls: Timing Read : 0 89160  119500 
 121000: system.mem_ctrls: Timing Read : 0 88848  121000 
 122000: system.mem_ctrls: Timing Read : 0 88848  122000 
 123000: system.mem_ctrls: Timing Read : 0 88856  123000 
 124500: system.mem_ctrls: Timing Read : 0 88856  124500 
 125000: system.mem_ctrls: Timing Read : 0 88864  125000 
 125000: system.mem_ctrls: Timing Read : 0 388000  125000 
 126000: system.mem_ctrls: Timing Read : 0 88896  126000 
 127000: system.mem_ctrls: Timing Read : 0 88896  127000 
 127000: system.mem_ctrls: Timing Read : 0 610000  127000 
 127500: system.mem_ctrls: Timing Read : 0 88896  127500 
 128000: system.mem_ctrls: Timing Read : 0 88904  128000 
 128500: system.mem_ctrls: Timing Read : 0 88904  128500 
 130000: system.mem_ctrls: Timing Read : 0 88848  130000 
 131000: system.mem_ctrls: Timing Read : 0 88848  131000 
 132000: system.mem_ctrls: Timing Read : 0 88856  132000 
 133500: system.mem_ctrls: Timing Read : 0 88856  133500 
 134000: system.mem_ctrls: Timing Read : 0 88864  134000 
 134000: system.mem_ctrls: Timing Read : 0 388008  134000 
 135000: system.mem_ctrls: Timing Read : 0 88896  135000 
 136000: system.mem_ctrls: Timing Read : 0 88896  136000 
 136000: system.mem_ctrls: Timing Read : 0 610016  136000 
 136500: system.mem_ctrls: Timing Read : 0 88896  136500 
 137000: system.mem_ctrls: Timing Read : 0 88904  137000 
 137500: system.mem_ctrls: Timing Read : 0 88904  137500 
 139000: system.mem_ctrls: Timing Read : 0 88848  139000 
 140000: system.mem_ctrls: Timing Read : 0 88848  140000 
 141000: system.mem_ctrls: Timing Read : 0 88856  141000 
 142500: system.mem_ctrls: Timing Read : 0 88856  142500 
 143000: system.mem_ctrls: Timing Read : 0 88864  143000 
 143000: system.mem_ctrls: Timing Read : 0 388016  143000 
 144000: system.mem_ctrls: Timing Read : 0 88896  144000 
 145000: system.mem_ctrls: Timing Read : 0 88896  145000 
 145000: system.mem_ctrls: Timing Read : 0 610032  145000 
 145500: system.mem_ctrls: Timing Read : 0 88896  145500 
 146000: system.mem_ctrls: Timing Read : 0 88904  146000 
 146500: system.mem_ctrls: Timing Read : 0 88904  146500 
 148000: system.mem_ctrls: Timing Read : 0 88848  148000 
 149000: system.mem_ctrls: Timing Read : 0 88848  149000 
 150000: system.mem_ctrls: Timing Read : 0 88856  150000 
 151500: system.mem_ctrls: Timing Read : 0 88856  151500 
 152000: system.mem_ctrls: Timing Read : 0 88864  152000 
 152000: system.mem_ctrls: Timing Read : 0 388032  152000 
 153000: system.mem_ctrls: Timing Read : 0 89040  153000 
 153000: system.mem_ctrls: Timing Read : 0 610040  153000 
 154000: system.mem_ctrls: Timing Read : 0 89040  154000 
 154500: system.mem_ctrls: Timing Read : 0 89048  154500 
 155500: system.mem_ctrls: Timing Read : 0 89048  155500 
 156500: system.mem_ctrls: Timing Read : 0 89048  156500 
 156500: system.mem_ctrls: Timing Read : 0 610048  156500 
 157000: system.mem_ctrls: Timing Read : 0 89056  157000 
 157500: system.mem_ctrls: Timing Read : 0 89056  157500 
 158000: system.mem_ctrls: Timing Read : 0 89064  158000 
 159500: system.mem_ctrls: Timing Read : 0 88848  159500 
 160500: system.mem_ctrls: Timing Read : 0 88848  160500 
 161500: system.mem_ctrls: Timing Read : 0 88856  161500 
 163000: system.mem_ctrls: Timing Read : 0 88856  163000 
 163500: system.mem_ctrls: Timing Read : 0 88864  163500 
 163500: system.mem_ctrls: Timing Read : 0 388040  163500 
 164500: system.mem_ctrls: Timing Read : 0 89016  164500 
 164500: system.mem_ctrls: Timing Read : 0 610056  164500 
 165500: system.mem_ctrls: Timing Read : 0 89016  165500 
 166500: system.mem_ctrls: Timing Read : 0 89016  166500 
 167000: system.mem_ctrls: Timing Read : 0 89024  167000 
 168000: system.mem_ctrls: Timing Read : 0 89024  168000 
 168000: system.mem_ctrls: Timing Read : 0 610064  168000 
 168500: system.mem_ctrls: Timing Read : 0 89024  168500 
 169000: system.mem_ctrls: Timing Read : 0 89032  169000 
 170500: system.mem_ctrls: Timing Read : 0 88848  170500 
 171500: system.mem_ctrls: Timing Read : 0 88848  171500 
 172500: system.mem_ctrls: Timing Read : 0 88856  172500 
 174000: system.mem_ctrls: Timing Read : 0 88856  174000 
 174500: system.mem_ctrls: Timing Read : 0 88864  174500 
 174500: system.mem_ctrls: Timing Read : 0 388048  174500 
 175500: system.mem_ctrls: Timing Read : 0 88992  175500 
 175500: system.mem_ctrls: Timing Read : 0 610072  175500 
 176500: system.mem_ctrls: Timing Read : 0 88992  176500 
 177500: system.mem_ctrls: Timing Read : 0 88992  177500 
 178000: system.mem_ctrls: Timing Read : 0 89000  178000 
 179000: system.mem_ctrls: Timing Read : 0 89000  179000 
 179000: system.mem_ctrls: Timing Read : 0 610080  179000 
 179500: system.mem_ctrls: Timing Read : 0 89000  179500 
 180000: system.mem_ctrls: Timing Read : 0 89008  180000 
 181500: system.mem_ctrls: Timing Read : 0 88848  181500 
 182500: system.mem_ctrls: Timing Read : 0 88848  182500 
 183500: system.mem_ctrls: Timing Read : 0 88856  183500 
 185000: system.mem_ctrls: Timing Read : 0 88856  185000 
 185500: system.mem_ctrls: Timing Read : 0 88864  185500 
 185500: system.mem_ctrls: Timing Read : 0 388056  185500 
 186500: system.mem_ctrls: Timing Read : 0 88968  186500 
 186500: system.mem_ctrls: Timing Read : 0 610088  186500 
 187500: system.mem_ctrls: Timing Read : 0 88968  187500 
 188500: system.mem_ctrls: Timing Read : 0 88968  188500 
 189000: system.mem_ctrls: Timing Read : 0 88976  189000 
 190000: system.mem_ctrls: Timing Read : 0 88976  190000 
 190000: system.mem_ctrls: Timing Read : 0 610096  190000 
 190500: system.mem_ctrls: Timing Read : 0 88976  190500 
 191000: system.mem_ctrls: Timing Read : 0 88984  191000 
 192500: system.mem_ctrls: Timing Read : 0 88848  192500 
 193500: system.mem_ctrls: Timing Read : 0 88848  193500 
 194500: system.mem_ctrls: Timing Read : 0 88856  194500 
 196000: system.mem_ctrls: Timing Read : 0 88856  196000 
 196500: system.mem_ctrls: Timing Read : 0 88864  196500 
 196500: system.mem_ctrls: Timing Read : 0 388128  196500 
 197500: system.mem_ctrls: Timing Read : 0 88864  197500 
 197500: system.mem_ctrls: Timing Read : 0 610104  197500 
 198000: system.mem_ctrls: Timing Read : 0 88864  198000 
 198500: system.mem_ctrls: Timing Read : 0 88872  198500 
 199000: system.mem_ctrls: Timing Read : 0 88872  199000 
 199500: system.mem_ctrls: Timing Read : 0 88880  199500 
 200500: system.mem_ctrls: Timing Writ : 1 603536  200500 
 201000: system.mem_ctrls: Timing Read : 0 88880  201000 
 201500: system.mem_ctrls: Timing Read : 0 88888  201500 
 202000: system.mem_ctrls: Timing Writ : 1 522752  202000 
 202500: system.mem_ctrls: Timing Read : 0 88888  202500 
 203000: system.mem_ctrls: Timing Read : 0 88888  203000 
 203500: system.mem_ctrls: Timing Read : 0 88896  203500 
 204500: system.mem_ctrls: Timing Read : 0 88896  204500 
 204500: system.mem_ctrls: Timing Read : 0 610112  204500 
 205000: system.mem_ctrls: Timing Read : 0 88896  205000 
 205500: system.mem_ctrls: Timing Read : 0 88904  205500 
 206000: system.mem_ctrls: Timing Read : 0 88904  206000 
 207500: system.mem_ctrls: Timing Read : 0 88848  207500 
 208500: system.mem_ctrls: Timing Read : 0 88848  208500 
 209500: system.mem_ctrls: Timing Read : 0 88856  209500 
 211000: system.mem_ctrls: Timing Read : 0 88896  211000 
 212000: system.mem_ctrls: Timing Read : 0 88896  212000 
 212000: system.mem_ctrls: Timing Read : 0 610128  212000 
 212500: system.mem_ctrls: Timing Read : 0 88896  212500 
 213000: system.mem_ctrls: Timing Read : 0 88904  213000 
 213500: system.mem_ctrls: Timing Read : 0 88904  213500 
 215000: system.mem_ctrls: Timing Read : 0 88848  215000 
 216000: system.mem_ctrls: Timing Read : 0 88848  216000 
 217000: system.mem_ctrls: Timing Read : 0 88856  217000 
 218500: system.mem_ctrls: Timing Read : 0 88896  218500 
 219500: system.mem_ctrls: Timing Read : 0 88896  219500 
 219500: system.mem_ctrls: Timing Read : 0 610144  219500 
 220000: system.mem_ctrls: Timing Read : 0 88896  220000 
 220500: system.mem_ctrls: Timing Read : 0 88904  220500 
 221000: system.mem_ctrls: Timing Read : 0 88904  221000 
 222500: system.mem_ctrls: Timing Read : 0 88848  222500 
 223500: system.mem_ctrls: Timing Read : 0 88848  223500 
 224500: system.mem_ctrls: Timing Read : 0 88856  224500 
 226000: system.mem_ctrls: Timing Read : 0 88856  226000 
 226500: system.mem_ctrls: Timing Read : 0 88864  226500 
 226500: system.mem_ctrls: Timing Read : 0 388064  226500 
 227500: system.mem_ctrls: Timing Read : 0 88896  227500 
 228500: system.mem_ctrls: Timing Read : 0 88896  228500 
 228500: system.mem_ctrls: Timing Read : 0 610160  228500 
 229000: system.mem_ctrls: Timing Read : 0 88896  229000 
 229500: system.mem_ctrls: Timing Read : 0 88904  229500 
 230000: system.mem_ctrls: Timing Read : 0 88904  230000 
 231500: system.mem_ctrls: Timing Read : 0 88904  231500 
 232500: system.mem_ctrls: Timing Read : 0 88904  232500 
 233000: system.mem_ctrls: Timing Read : 0 88912  233000 
 234500: system.mem_ctrls: Timing Read : 0 88912  234500 
 234500: system.mem_ctrls: Timing Read : 0 609256  234500 
 236000: system.mem_ctrls: Timing Read : 0 39552  236000 
 236500: system.mem_ctrls: Timing Read : 0 526256  236500 
 237000: system.mem_ctrls: Timing Read : 0 39560  237000 
 237500: system.mem_ctrls: Timing Read : 0 39560  237500 
 238000: system.mem_ctrls: Timing Read : 0 39568  238000 
 239500: system.mem_ctrls: Timing Read : 0 39568  239500 
 240000: system.mem_ctrls: Timing Read : 0 39568  240000 
 240500: system.mem_ctrls: Timing Read : 0 39576  240500 
 241000: system.mem_ctrls: Timing Read : 0 39576  241000 
 241500: system.mem_ctrls: Timing Read : 0 39584  241500 
 242000: system.mem_ctrls: Timing Read : 0 39584  242000 
 243000: system.mem_ctrls: Timing Writ : 1 609256  243000 
 244500: system.mem_ctrls: Timing Read : 0 78480  244500 
 245000: system.mem_ctrls: Timing Read : 0 78480  245000 
 245500: system.mem_ctrls: Timing Read : 0 78488  245500 
 246000: system.mem_ctrls: Timing Read : 0 78488  246000 
 247000: system.mem_ctrls: Timing Read : 0 78488  247000 
 247500: system.mem_ctrls: Timing Read : 0 78496  247500 
 249000: system.mem_ctrls: Timing Read : 0 78496  249000 
 249000: system.mem_ctrls: Timing Read : 0 609256  249000 
 250500: system.mem_ctrls: Timing Read : 0 39584  250500 
 251000: system.mem_ctrls: Timing Read : 0 39592  251000 
 252500: system.mem_ctrls: Timing Read : 0 39592  252500 
 253000: system.mem_ctrls: Timing Read : 0 39600  253000 
 253500: system.mem_ctrls: Timing Read : 0 39600  253500 
 254000: system.mem_ctrls: Timing Read : 0 39608  254000 
 254000: system.mem_ctrls: Timing Read : 0 609426  254000 
 255000: system.mem_ctrls: Timing Read : 0 39608  255000 
 255500: system.mem_ctrls: Timing Read : 0 39608  255500 
 256000: system.mem_ctrls: Timing Read : 0 39608  256000 
 256500: system.mem_ctrls: Timing Read : 0 39616  256500 
 257000: system.mem_ctrls: Timing Read : 0 39616  257000 
 257500: system.mem_ctrls: Timing Read : 0 39616  257500 
 258500: system.mem_ctrls: Timing Read : 0 39616  258500 
 259000: system.mem_ctrls: Timing Read : 0 39624  259000 
 260500: system.mem_ctrls: Timing Read : 0 39624  260500 
 261000: system.mem_ctrls: Timing Read : 0 39624  261000 
 261500: system.mem_ctrls: Timing Read : 0 39632  261500 
 262500: system.mem_ctrls: Timing Read : 0 39632  262500 
 263000: system.mem_ctrls: Timing Read : 0 39632  263000 
 264500: system.mem_ctrls: Timing Read : 0 39656  264500 
 265000: system.mem_ctrls: Timing Read : 0 39656  265000 
 265000: system.mem_ctrls: Timing Read : 0 609427  265000 
 266000: system.mem_ctrls: Timing Read : 0 39656  266000 
 266500: system.mem_ctrls: Timing Read : 0 39664  266500 
 267000: system.mem_ctrls: Timing Read : 0 39664  267000 
 268000: system.mem_ctrls: Timing Read : 0 39664  268000 
 269500: system.mem_ctrls: Timing Read : 0 39664  269500 
 270000: system.mem_ctrls: Timing Read : 0 39672  270000 
 270500: system.mem_ctrls: Timing Read : 0 39672  270500 
 271000: system.mem_ctrls: Timing Read : 0 39672  271000 
 271500: system.mem_ctrls: Timing Read : 0 39672  271500 
 272000: system.mem_ctrls: Timing Read : 0 39680  272000 
 272500: system.mem_ctrls: Timing Read : 0 39680  272500 
 273500: system.mem_ctrls: Timing Read : 0 39680  273500 
 275000: system.mem_ctrls: Timing Read : 0 39680  275000 
 275500: system.mem_ctrls: Timing Read : 0 39688  275500 
 275500: system.mem_ctrls: Timing Read : 0 609428  275500 
 276500: system.mem_ctrls: Timing Read : 0 39688  276500 
 277000: system.mem_ctrls: Timing Read : 0 39688  277000 
 278000: system.mem_ctrls: Timing Read : 0 39688  278000 
 279500: system.mem_ctrls: Timing Read : 0 39632  279500 
 280500: system.mem_ctrls: Timing Read : 0 39632  280500 
 281000: system.mem_ctrls: Timing Read : 0 39632  281000 
 282500: system.mem_ctrls: Timing Read : 0 39656  282500 
 283000: system.mem_ctrls: Timing Read : 0 39656  283000 
 283000: system.mem_ctrls: Timing Read : 0 609429  283000 
 284000: system.mem_ctrls: Timing Read : 0 39656  284000 
 284500: system.mem_ctrls: Timing Read : 0 39664  284500 
 285000: system.mem_ctrls: Timing Read : 0 39664  285000 
 286000: system.mem_ctrls: Timing Read : 0 39664  286000 
 287500: system.mem_ctrls: Timing Read : 0 39664  287500 
 288000: system.mem_ctrls: Timing Read : 0 39672  288000 
 288500: system.mem_ctrls: Timing Read : 0 39672  288500 
 289000: system.mem_ctrls: Timing Read : 0 39672  289000 
 289500: system.mem_ctrls: Timing Read : 0 39672  289500 
 290000: system.mem_ctrls: Timing Read : 0 39680  290000 
 290500: system.mem_ctrls: Timing Read : 0 39680  290500 
 291500: system.mem_ctrls: Timing Read : 0 39680  291500 
 293000: system.mem_ctrls: Timing Read : 0 39680  293000 
 293500: system.mem_ctrls: Timing Read : 0 39688  293500 
 293500: system.mem_ctrls: Timing Read : 0 609430  293500 
 294500: system.mem_ctrls: Timing Read : 0 39688  294500 
 295000: system.mem_ctrls: Timing Read : 0 39688  295000 
 296000: system.mem_ctrls: Timing Read : 0 39688  296000 
 297500: system.mem_ctrls: Timing Read : 0 39632  297500 
 298500: system.mem_ctrls: Timing Read : 0 39632  298500 
 299000: system.mem_ctrls: Timing Read : 0 39632  299000 
 300500: system.mem_ctrls: Timing Read : 0 39656  300500 
 301000: system.mem_ctrls: Timing Read : 0 39656  301000 
 301000: system.mem_ctrls: Timing Read : 0 609431  301000 
 302000: system.mem_ctrls: Timing Read : 0 39656  302000 
 302500: system.mem_ctrls: Timing Read : 0 39664  302500 
 303000: system.mem_ctrls: Timing Read : 0 39664  303000 
 304000: system.mem_ctrls: Timing Read : 0 39664  304000 
 305500: system.mem_ctrls: Timing Read : 0 39664  305500 
 306000: system.mem_ctrls: Timing Read : 0 39672  306000 
 306500: system.mem_ctrls: Timing Read : 0 39672  306500 
 307000: system.mem_ctrls: Timing Read : 0 39672  307000 
 307500: system.mem_ctrls: Timing Read : 0 39672  307500 
 308000: system.mem_ctrls: Timing Read : 0 39680  308000 
 308500: system.mem_ctrls: Timing Read : 0 39680  308500 
 309500: system.mem_ctrls: Timing Read : 0 39680  309500 
 311000: system.mem_ctrls: Timing Read : 0 39696  311000 
 312000: system.mem_ctrls: Timing Read : 0 39696  312000 
 313500: system.mem_ctrls: Timing Read : 0 39712  313500 
 314000: system.mem_ctrls: Timing Read : 0 39720  314000 
 315000: system.mem_ctrls: Timing Read : 0 39720  315000 
 316500: system.mem_ctrls: Timing Read : 0 39720  316500 
 317000: system.mem_ctrls: Timing Read : 0 39728  317000 
 317500: system.mem_ctrls: Timing Writ : 1 603440  317500 
 318000: system.mem_ctrls: Timing Read : 0 39728  318000 
 318500: system.mem_ctrls: Timing Read : 0 39736  318500 
 319500: system.mem_ctrls: Timing Writ : 1 609256  319500 
 321000: system.mem_ctrls: Timing Read : 0 40928  321000 
 321500: system.mem_ctrls: Timing Read : 0 40928  321500 
 322000: system.mem_ctrls: Timing Read : 0 40936  322000 
 322500: system.mem_ctrls: Timing Read : 0 40936  322500 
 324000: system.mem_ctrls: Timing Read : 0 40192  324000 
 324000: system.mem_ctrls: Timing Writ : 1 609232  324000 
 324500: system.mem_ctrls: Timing Read : 0 40192  324500 
 325000: system.mem_ctrls: Timing Read : 0 40200  325000 
 325000: system.mem_ctrls: Timing Writ : 1 609240  325000 
 325500: system.mem_ctrls: Timing Read : 0 40200  325500 
 326000: system.mem_ctrls: Timing Read : 0 40200  326000 
 326500: system.mem_ctrls: Timing Read : 0 40208  326500 
 326500: system.mem_ctrls: Timing Writ : 1 609248  326500 
 327000: system.mem_ctrls: Timing Read : 0 40208  327000 
 327000: system.mem_ctrls: Timing Writ : 1 609208  327000 
 327500: system.mem_ctrls: Timing Read : 0 40208  327500 
 328000: system.mem_ctrls: Timing Read : 0 40216  328000 
 328500: system.mem_ctrls: Timing Read : 0 40216  328500 
 328500: system.mem_ctrls: Timing Writ : 1 609216  328500 
 329000: system.mem_ctrls: Timing Read : 0 40216  329000 
 329500: system.mem_ctrls: Timing Read : 0 40224  329500 
 329500: system.mem_ctrls: Timing Writ : 1 609224  329500 
 330000: system.mem_ctrls: Timing Read : 0 40224  330000 
 331000: system.mem_ctrls: Timing Read : 0 40232  331000 
 331500: system.mem_ctrls: Timing Read : 0 603360  331500 
 332000: system.mem_ctrls: Timing Read : 0 40232  332000 
 332500: system.mem_ctrls: Timing Read : 0 40240  332500 
 333000: system.mem_ctrls: Timing Read : 0 40240  333000 
 333500: system.mem_ctrls: Timing Read : 0 40248  333500 
 334000: system.mem_ctrls: Timing Writ : 1 609200  334000 
 334500: system.mem_ctrls: Timing Read : 0 40248  334500 
 335000: system.mem_ctrls: Timing Read : 0 40256  335000 
 335500: system.mem_ctrls: Timing Writ : 1 609192  335500 
 336000: system.mem_ctrls: Timing Read : 0 40256  336000 
 336000: system.mem_ctrls: Timing Writ : 1 609184  336000 
 336500: system.mem_ctrls: Timing Read : 0 40264  336500 
 337000: system.mem_ctrls: Timing Read : 0 40264  337000 
 338500: system.mem_ctrls: Timing Read : 0 40264  338500 
 339000: system.mem_ctrls: Timing Read : 0 40272  339000 
 339500: system.mem_ctrls: Timing Read : 0 603408  339500 
 340000: system.mem_ctrls: Timing Read : 0 40272  340000 
 340500: system.mem_ctrls: Timing Read : 0 40272  340500 
 341000: system.mem_ctrls: Timing Read : 0 40280  341000 
 341500: system.mem_ctrls: Timing Read : 0 40280  341500 
 342000: system.mem_ctrls: Timing Read : 0 40288  342000 
 342500: system.mem_ctrls: Timing Read : 0 40288  342500 
 343000: system.mem_ctrls: Timing Read : 0 40288  343000 
 343500: system.mem_ctrls: Timing Read : 0 40296  343500 
 344000: system.mem_ctrls: Timing Read : 0 40296  344000 
 345500: system.mem_ctrls: Timing Read : 0 40296  345500 
 346000: system.mem_ctrls: Timing Read : 0 40296  346000 
 346500: system.mem_ctrls: Timing Read : 0 40304  346500 
 347000: system.mem_ctrls: Timing Read : 0 64  347000 
 348000: system.mem_ctrls: Timing Read : 0 40304  348000 
 348500: system.mem_ctrls: Timing Read : 0 40312  348500 
 350000: system.mem_ctrls: Timing Read : 0 40312  350000 
 351000: system.mem_ctrls: Timing Read : 0 40312  351000 
 351500: system.mem_ctrls: Timing Read : 0 40320  351500 
 353000: system.mem_ctrls: Timing Read : 0 40304  353000 
 353500: system.mem_ctrls: Timing Read : 0 120  353500 
 354500: system.mem_ctrls: Timing Read : 0 40304  354500 
 355000: system.mem_ctrls: Timing Read : 0 40312  355000 
 356500: system.mem_ctrls: Timing Read : 0 40312  356500 
 357500: system.mem_ctrls: Timing Read : 0 40312  357500 
 358000: system.mem_ctrls: Timing Read : 0 40320  358000 
 359500: system.mem_ctrls: Timing Read : 0 40304  359500 
 360000: system.mem_ctrls: Timing Read : 0 176  360000 
 361000: system.mem_ctrls: Timing Read : 0 40304  361000 
 361500: system.mem_ctrls: Timing Read : 0 40312  361500 
 363000: system.mem_ctrls: Timing Read : 0 40312  363000 
 364000: system.mem_ctrls: Timing Read : 0 40312  364000 
 364500: system.mem_ctrls: Timing Read : 0 40320  364500 
 366000: system.mem_ctrls: Timing Read : 0 40304  366000 
 366500: system.mem_ctrls: Timing Read : 0 232  366500 
 367500: system.mem_ctrls: Timing Read : 0 40304  367500 
 368000: system.mem_ctrls: Timing Read : 0 40312  368000 
 369500: system.mem_ctrls: Timing Read : 0 40312  369500 
 370500: system.mem_ctrls: Timing Read : 0 40312  370500 
 371000: system.mem_ctrls: Timing Read : 0 40320  371000 
 372500: system.mem_ctrls: Timing Read : 0 40304  372500 
 373000: system.mem_ctrls: Timing Read : 0 288  373000 
 374000: system.mem_ctrls: Timing Read : 0 40304  374000 
 374500: system.mem_ctrls: Timing Read : 0 40312  374500 
 376000: system.mem_ctrls: Timing Read : 0 40312  376000 
 377000: system.mem_ctrls: Timing Read : 0 40312  377000 
 377500: system.mem_ctrls: Timing Read : 0 40320  377500 
 379000: system.mem_ctrls: Timing Read : 0 40320  379000 
 379500: system.mem_ctrls: Timing Read : 0 40320  379500 
 380500: system.mem_ctrls: Timing Read : 0 40328  380500 
 381000: system.mem_ctrls: Timing Read : 0 40328  381000 
 382000: system.mem_ctrls: Timing Read : 0 40328  382000 
 382500: system.mem_ctrls: Timing Read : 0 40336  382500 
 383500: system.mem_ctrls: Timing Read : 0 40336  383500 
 384000: system.mem_ctrls: Timing Read : 0 40336  384000 
 385500: system.mem_ctrls: Timing Read : 0 40336  385500 
 386000: system.mem_ctrls: Timing Read : 0 40344  386000 
 386000: system.mem_ctrls: Timing Read : 0 609208  386000 
 386500: system.mem_ctrls: Timing Read : 0 40344  386500 
 386500: system.mem_ctrls: Timing Read : 0 609216  386500 
 387000: system.mem_ctrls: Timing Read : 0 40344  387000 
 387500: system.mem_ctrls: Timing Read : 0 40352  387500 
 387500: system.mem_ctrls: Timing Read : 0 609224  387500 
 388000: system.mem_ctrls: Timing Read : 0 40352  388000 
 388500: system.mem_ctrls: Timing Read : 0 40360  388500 
 388500: system.mem_ctrls: Timing Read : 0 609232  388500 
 389000: system.mem_ctrls: Timing Read : 0 40360  389000 
 389000: system.mem_ctrls: Timing Read : 0 609240  389000 
 389500: system.mem_ctrls: Timing Read : 0 40360  389500 
 390000: system.mem_ctrls: Timing Read : 0 40368  390000 
 390000: system.mem_ctrls: Timing Read : 0 609248  390000 
 390500: system.mem_ctrls: Timing Read : 0 40368  390500 
 391500: system.mem_ctrls: Timing Read : 0 40368  391500 
 391500: system.mem_ctrls: Timing Read : 0 609256  391500 
 393000: system.mem_ctrls: Timing Read : 0 39736  393000 
 393500: system.mem_ctrls: Timing Read : 0 39736  393500 
 395000: system.mem_ctrls: Timing Read : 0 39752  395000 
 395500: system.mem_ctrls: Timing Read : 0 39760  395500 
 396000: system.mem_ctrls: Timing Read : 0 601592  396000 
 396500: system.mem_ctrls: Timing Read : 0 39760  396500 
 397000: system.mem_ctrls: Timing Read : 0 39760  397000 
 397500: system.mem_ctrls: Timing Read : 0 39768  397500 
 398500: system.mem_ctrls: Timing Writ : 1 609256  398500 
 400000: system.mem_ctrls: Timing Read : 0 90736  400000 
 401500: system.mem_ctrls: Timing Read : 0 90592  401500 
 402000: system.mem_ctrls: Timing Read : 0 90592  402000 
 402500: system.mem_ctrls: Timing Read : 0 90600  402500 
 402500: system.mem_ctrls: Timing Writ : 1 609232  402500 
 403000: system.mem_ctrls: Timing Read : 0 90600  403000 
 403000: system.mem_ctrls: Timing Writ : 1 609240  403000 
 403500: system.mem_ctrls: Timing Read : 0 90600  403500 
 404000: system.mem_ctrls: Timing Read : 0 90608  404000 
 404000: system.mem_ctrls: Timing Writ : 1 609248  404000 
 404500: system.mem_ctrls: Timing Read : 0 90608  404500 
 405000: system.mem_ctrls: Timing Read : 0 90608  405000 
 405500: system.mem_ctrls: Timing Read : 0 90616  405500 
 406500: system.mem_ctrls: Timing Read : 0 90616  406500 
 407000: system.mem_ctrls: Timing Read : 0 90616  407000 
 407500: system.mem_ctrls: Timing Read : 0 90624  407500 
 408000: system.mem_ctrls: Timing Read : 0 90624  408000 
 408500: system.mem_ctrls: Timing Read : 0 90624  408500 
 410000: system.mem_ctrls: Timing Read : 0 90648  410000 
 410500: system.mem_ctrls: Timing Read : 0 90648  410500 
 411000: system.mem_ctrls: Timing Writ : 1 526256  411000 
 411500: system.mem_ctrls: Timing Read : 0 90656  411500 
 413000: system.mem_ctrls: Timing Read : 0 90720  413000 
 413500: system.mem_ctrls: Timing Read : 0 526816  413500 
 414500: system.mem_ctrls: Timing Read : 0 90728  414500 
 415500: system.mem_ctrls: Timing Writ : 1 609224  415500 
 417000: system.mem_ctrls: Timing Read : 0 106160  417000 
 417500: system.mem_ctrls: Timing Writ : 1 609222  417500 
 418000: system.mem_ctrls: Timing Read : 0 106160  418000 
 418500: system.mem_ctrls: Timing Read : 0 106168  418500 
 418500: system.mem_ctrls: Timing Read : 0 609222  418500 
 419500: system.mem_ctrls: Timing Read : 0 106168  419500 
 420500: system.mem_ctrls: Timing Read : 0 106168  420500 
 421000: system.mem_ctrls: Timing Read : 0 106176  421000 
 422000: system.mem_ctrls: Timing Read : 0 106176  422000 
 422500: system.mem_ctrls: Timing Read : 0 106176  422500 
 423000: system.mem_ctrls: Timing Read : 0 106184  423000 
 423000: system.mem_ctrls: Timing Writ : 1 609222  423000 
 423500: system.mem_ctrls: Timing Read : 0 106184  423500 
 423500: system.mem_ctrls: Timing Read : 0 609222  423500 
 424500: system.mem_ctrls: Timing Read : 0 106184  424500 
 424500: system.mem_ctrls: Timing Read : 0 609224  424500 
 426000: system.mem_ctrls: Timing Read : 0 90728  426000 
 427500: system.mem_ctrls: Timing Read : 0 90656  427500 
 428000: system.mem_ctrls: Timing Read : 0 90664  428000 
 428500: system.mem_ctrls: Timing Writ : 1 603544  428500 
 429000: system.mem_ctrls: Timing Read : 0 90664  429000 
 429500: system.mem_ctrls: Timing Writ : 1 603552  429500 
 430000: system.mem_ctrls: Timing Read : 0 90672  430000 
 430500: system.mem_ctrls: Timing Writ : 1 601592  430500 
 431000: system.mem_ctrls: Timing Read : 0 90672  431000 
 431500: system.mem_ctrls: Timing Read : 0 90680  431500 
 432500: system.mem_ctrls: Timing Writ : 1 609224  432500 
 434000: system.mem_ctrls: Timing Read : 0 90480  434000 
 434000: system.mem_ctrls: Timing Writ : 1 609208  434000 
 434500: system.mem_ctrls: Timing Read : 0 90480  434500 
 435000: system.mem_ctrls: Timing Read : 0 90488  435000 
 435000: system.mem_ctrls: Timing Writ : 1 609216  435000 
 435500: system.mem_ctrls: Timing Read : 0 90488  435500 
 436500: system.mem_ctrls: Timing Read : 0 90488  436500 
 437000: system.mem_ctrls: Timing Read : 0 90496  437000 
 437500: system.mem_ctrls: Timing Read : 0 603536  437500 
 438000: system.mem_ctrls: Timing Read : 0 90496  438000 
 438500: system.mem_ctrls: Timing Read : 0 90496  438500 
 440000: system.mem_ctrls: Timing Read : 0 90504  440000 
 440000: system.mem_ctrls: Timing Read : 0 609208  440000 
 440500: system.mem_ctrls: Timing Read : 0 90504  440500 
 441000: system.mem_ctrls: Timing Read : 0 90512  441000 
 441000: system.mem_ctrls: Timing Read : 0 609216  441000 
 441500: system.mem_ctrls: Timing Read : 0 90512  441500 
 442500: system.mem_ctrls: Timing Read : 0 90512  442500 
 442500: system.mem_ctrls: Timing Read : 0 609224  442500 
 444000: system.mem_ctrls: Timing Read : 0 90680  444000 
 444500: system.mem_ctrls: Timing Read : 0 90688  444500 
 445500: system.mem_ctrls: Timing Writ : 1 609224  445500 
 447000: system.mem_ctrls: Timing Read : 0 89200  447000 
 447000: system.mem_ctrls: Timing Writ : 1 609216  447000 
 448000: system.mem_ctrls: Timing Read : 0 89200  448000 
 448000: system.mem_ctrls: Timing Writ : 1 609208  448000 
 449000: system.mem_ctrls: Timing Read : 0 89200  449000 
 449000: system.mem_ctrls: Timing Writ : 1 609200  449000 
 450000: system.mem_ctrls: Timing Read : 0 89200  450000 
 450000: system.mem_ctrls: Timing Writ : 1 609192  450000 
 451000: system.mem_ctrls: Timing Read : 0 89200  451000 
 451500: system.mem_ctrls: Timing Read : 0 89208  451500 
 452500: system.mem_ctrls: Timing Read : 0 89208  452500 
 454000: system.mem_ctrls: Timing Read : 0 89208  454000 
 454500: system.mem_ctrls: Timing Read : 0 89216  454500 
 455000: system.mem_ctrls: Timing Read : 0 89216  455000 
 455500: system.mem_ctrls: Timing Read : 0 89216  455500 
 456000: system.mem_ctrls: Timing Read : 0 89224  456000 
 457000: system.mem_ctrls: Timing Read : 0 603456  457000 
 458000: system.mem_ctrls: Timing Read : 0 89224  458000 
 458500: system.mem_ctrls: Timing Read : 0 89232  458500 
 459000: system.mem_ctrls: Timing Writ : 1 603328  459000 
 459500: system.mem_ctrls: Timing Read : 0 89232  459500 
 461000: system.mem_ctrls: Timing Read : 0 89248  461000 
 461500: system.mem_ctrls: Timing Read : 0 89256  461500 
 462000: system.mem_ctrls: Timing Read : 0 89256  462000 
 462500: system.mem_ctrls: Timing Read : 0 89256  462500 
 463000: system.mem_ctrls: Timing Read : 0 89264  463000 
 464000: system.mem_ctrls: Timing Writ : 1 609176  464000 
 465500: system.mem_ctrls: Timing Read : 0 107296  465500 
 465500: system.mem_ctrls: Timing Writ : 1 609152  465500 
 466000: system.mem_ctrls: Timing Read : 0 107296  466000 
 466500: system.mem_ctrls: Timing Read : 0 107304  466500 
 466500: system.mem_ctrls: Timing Writ : 1 609168  466500 
 467000: system.mem_ctrls: Timing Read : 0 107304  467000 
 467500: system.mem_ctrls: Timing Read : 0 107304  467500 
 468000: system.mem_ctrls: Timing Read : 0 107312  468000 
 468000: system.mem_ctrls: Timing Writ : 1 609136  468000 
 468500: system.mem_ctrls: Timing Read : 0 107312  468500 
 468500: system.mem_ctrls: Timing Writ : 1 609144  468500 
 469000: system.mem_ctrls: Timing Read : 0 107312  469000 
 469500: system.mem_ctrls: Timing Read : 0 107320  469500 
 469500: system.mem_ctrls: Timing Writ : 1 609160  469500 
 470000: system.mem_ctrls: Timing Read : 0 107320  470000 
 471000: system.mem_ctrls: Timing Read : 0 107328  471000 
 472000: system.mem_ctrls: Timing Writ : 1 609128  472000 
 473500: system.mem_ctrls: Timing Read : 0 72976  473500 
 474000: system.mem_ctrls: Timing Read : 0 72976  474000 
 474500: system.mem_ctrls: Timing Read : 0 72976  474500 
 475000: system.mem_ctrls: Timing Read : 0 72984  475000 
 475500: system.mem_ctrls: Timing Read : 0 72984  475500 
 476500: system.mem_ctrls: Timing Read : 0 72984  476500 
 478000: system.mem_ctrls: Timing Read : 0 72984  478000 
 478500: system.mem_ctrls: Timing Read : 0 72992  478500 
 479500: system.mem_ctrls: Timing Read : 0 72992  479500 
 480000: system.mem_ctrls: Timing Read : 0 72992  480000 
 480500: system.mem_ctrls: Timing Read : 0 73000  480500 
 481000: system.mem_ctrls: Timing Read : 0 73000  481000 
 481500: system.mem_ctrls: Timing Read : 0 73000  481500 
 482000: system.mem_ctrls: Timing Read : 0 73008  482000 
 482500: system.mem_ctrls: Timing Read : 0 388425  482500 
 483500: system.mem_ctrls: Timing Read : 0 73008  483500 
 484000: system.mem_ctrls: Timing Read : 0 73016  484000 
 485500: system.mem_ctrls: Timing Read : 0 73016  485500 
 486000: system.mem_ctrls: Timing Read : 0 73016  486000 
 486500: system.mem_ctrls: Timing Read : 0 73016  486500 
 487000: system.mem_ctrls: Timing Read : 0 73024  487000 
 488500: system.mem_ctrls: Timing Read : 0 73008  488500 
 489000: system.mem_ctrls: Timing Read : 0 388426  489000 
 490000: system.mem_ctrls: Timing Read : 0 73008  490000 
 490500: system.mem_ctrls: Timing Read : 0 73016  490500 
 492000: system.mem_ctrls: Timing Read : 0 73016  492000 
 492500: system.mem_ctrls: Timing Read : 0 73016  492500 
 493000: system.mem_ctrls: Timing Read : 0 73016  493000 
 493500: system.mem_ctrls: Timing Read : 0 73024  493500 
 495000: system.mem_ctrls: Timing Read : 0 73008  495000 
 495500: system.mem_ctrls: Timing Read : 0 388427  495500 
 496500: system.mem_ctrls: Timing Read : 0 73008  496500 
 497000: system.mem_ctrls: Timing Read : 0 73016  497000 
 498500: system.mem_ctrls: Timing Read : 0 73016  498500 
 499000: system.mem_ctrls: Timing Read : 0 73016  499000 
 499500: system.mem_ctrls: Timing Read : 0 73016  499500 
 500000: system.mem_ctrls: Timing Read : 0 73024  500000 
 501500: system.mem_ctrls: Timing Read : 0 73008  501500 
 502000: system.mem_ctrls: Timing Read : 0 388428  502000 
 503000: system.mem_ctrls: Timing Read : 0 73008  503000 
 503500: system.mem_ctrls: Timing Read : 0 73016  503500 
 505000: system.mem_ctrls: Timing Read : 0 73016  505000 
 505500: system.mem_ctrls: Timing Read : 0 73016  505500 
 506000: system.mem_ctrls: Timing Read : 0 73016  506000 
 506500: system.mem_ctrls: Timing Read : 0 73024  506500 
 508000: system.mem_ctrls: Timing Read : 0 73008  508000 
 508500: system.mem_ctrls: Timing Read : 0 388429  508500 
 509500: system.mem_ctrls: Timing Read : 0 73008  509500 
 510000: system.mem_ctrls: Timing Read : 0 73016  510000 
 511500: system.mem_ctrls: Timing Read : 0 73016  511500 
 512000: system.mem_ctrls: Timing Read : 0 73016  512000 
 512500: system.mem_ctrls: Timing Read : 0 73016  512500 
 513000: system.mem_ctrls: Timing Read : 0 73024  513000 
 514500: system.mem_ctrls: Timing Read : 0 73008  514500 
 515000: system.mem_ctrls: Timing Read : 0 388430  515000 
 516000: system.mem_ctrls: Timing Read : 0 73008  516000 
 516500: system.mem_ctrls: Timing Read : 0 73016  516500 
 518000: system.mem_ctrls: Timing Read : 0 73016  518000 
 518500: system.mem_ctrls: Timing Read : 0 73016  518500 
 519000: system.mem_ctrls: Timing Read : 0 73016  519000 
 519500: system.mem_ctrls: Timing Read : 0 73024  519500 
 521000: system.mem_ctrls: Timing Read : 0 73008  521000 
 521500: system.mem_ctrls: Timing Read : 0 388431  521500 
 522500: system.mem_ctrls: Timing Read : 0 73008  522500 
 523000: system.mem_ctrls: Timing Read : 0 73016  523000 
 524500: system.mem_ctrls: Timing Read : 0 73016  524500 
 525000: system.mem_ctrls: Timing Read : 0 73016  525000 
 525500: system.mem_ctrls: Timing Read : 0 73016  525500 
 526000: system.mem_ctrls: Timing Read : 0 73024  526000 
 527500: system.mem_ctrls: Timing Read : 0 73024  527500 
 528000: system.mem_ctrls: Timing Read : 0 73024  528000 
 528500: system.mem_ctrls: Timing Read : 0 73032  528500 
 529000: system.mem_ctrls: Timing Read : 0 73032  529000 
 529500: system.mem_ctrls: Timing Read : 0 73032  529500 
 530000: system.mem_ctrls: Timing Read : 0 73040  530000 
 530000: system.mem_ctrls: Timing Read : 0 388432  530000 
 530500: system.mem_ctrls: Timing Read : 0 73040  530500 
 531000: system.mem_ctrls: Timing Read : 0 73048  531000 
 531500: system.mem_ctrls: Timing Read : 0 73048  531500 
 532000: system.mem_ctrls: Timing Read : 0 73056  532000 
 532500: system.mem_ctrls: Timing Read : 0 73056  532500 
 533000: system.mem_ctrls: Timing Read : 0 73064  533000 
 534500: system.mem_ctrls: Timing Read : 0 73064  534500 
 535000: system.mem_ctrls: Timing Read : 0 73064  535000 
 535500: system.mem_ctrls: Timing Read : 0 73064  535500 
 536000: system.mem_ctrls: Timing Read : 0 73072  536000 
 536500: system.mem_ctrls: Timing Read : 0 73072  536500 
 538000: system.mem_ctrls: Timing Read : 0 73840  538000 
 538500: system.mem_ctrls: Timing Read : 0 73840  538500 
 540000: system.mem_ctrls: Timing Read : 0 73888  540000 
 540500: system.mem_ctrls: Timing Read : 0 73888  540500 
 540500: system.mem_ctrls: Timing Read : 0 609128  540500 
 542000: system.mem_ctrls: Timing Read : 0 107328  542000 
 542500: system.mem_ctrls: Timing Read : 0 107336  542500 
 543000: system.mem_ctrls: Timing Read : 0 601592  543000 
 543500: system.mem_ctrls: Timing Read : 0 107336  543500 
 544000: system.mem_ctrls: Timing Read : 0 107336  544000 
 544500: system.mem_ctrls: Timing Read : 0 107344  544500 
 545000: system.mem_ctrls: Timing Read : 0 107344  545000 
 546500: system.mem_ctrls: Timing Read : 0 107344  546500 
 547000: system.mem_ctrls: Timing Read : 0 107352  547000 
 547000: system.mem_ctrls: Timing Read : 0 388425  547000 
 548000: system.mem_ctrls: Timing Read : 0 107352  548000 
 548500: system.mem_ctrls: Timing Read : 0 107352  548500 
 550000: system.mem_ctrls: Timing Read : 0 107392  550000 
 550500: system.mem_ctrls: Timing Read : 0 388426  550500 
 551500: system.mem_ctrls: Timing Read : 0 107392  551500 
 553000: system.mem_ctrls: Timing Read : 0 107440  553000 
 553500: system.mem_ctrls: Timing Read : 0 107448  553500 
 553500: system.mem_ctrls: Timing Read : 0 609864  553500 
 554000: system.mem_ctrls: Timing Read : 0 107448  554000 
 554000: system.mem_ctrls: Timing Read : 0 388425  554000 
 555000: system.mem_ctrls: Timing Read : 0 107448  555000 
 555500: system.mem_ctrls: Timing Read : 0 107456  555500 
 556500: system.mem_ctrls: Timing Read : 0 107456  556500 
 557500: system.mem_ctrls: Timing Read : 0 107456  557500 
 558000: system.mem_ctrls: Timing Read : 0 107464  558000 
 558500: system.mem_ctrls: Timing Read : 0 107464  558500 
 559000: system.mem_ctrls: Timing Read : 0 107464  559000 
 560500: system.mem_ctrls: Timing Read : 0 107352  560500 
 561000: system.mem_ctrls: Timing Read : 0 107352  561000 
 561500: system.mem_ctrls: Timing Read : 0 107360  561500 
 561500: system.mem_ctrls: Timing Read : 0 609136  561500 
 562000: system.mem_ctrls: Timing Read : 0 107360  562000 
 562000: system.mem_ctrls: Timing Read : 0 609144  562000 
 562500: system.mem_ctrls: Timing Read : 0 107368  562500 
 562500: system.mem_ctrls: Timing Read : 0 609152  562500 
 563000: system.mem_ctrls: Timing Read : 0 107368  563000 
 563500: system.mem_ctrls: Timing Read : 0 107376  563500 
 563500: system.mem_ctrls: Timing Read : 0 609160  563500 
 564000: system.mem_ctrls: Timing Read : 0 107376  564000 
 564000: system.mem_ctrls: Timing Read : 0 609168  564000 
 564500: system.mem_ctrls: Timing Read : 0 107376  564500 
 565000: system.mem_ctrls: Timing Read : 0 107384  565000 
 566000: system.mem_ctrls: Timing Read : 0 107384  566000 
 566000: system.mem_ctrls: Timing Read : 0 609176  566000 
 567500: system.mem_ctrls: Timing Read : 0 89264  567500 
 568000: system.mem_ctrls: Timing Read : 0 89264  568000 
 568500: system.mem_ctrls: Timing Read : 0 89272  568500 
 569000: system.mem_ctrls: Timing Read : 0 89272  569000 
 570000: system.mem_ctrls: Timing Read : 0 89272  570000 
 570500: system.mem_ctrls: Timing Read : 0 89280  570500 
 571000: system.mem_ctrls: Timing Read : 0 464647  571000 
 572000: system.mem_ctrls: Timing Read : 0 89280  572000 
 573000: system.mem_ctrls: Timing Read : 0 89280  573000 
 574000: system.mem_ctrls: Timing Read : 0 89288  574000 
 574500: system.mem_ctrls: Timing Writ : 1 603400  574500 
 575000: system.mem_ctrls: Timing Read : 0 89288  575000 
 575500: system.mem_ctrls: Timing Read : 0 89296  575500 
 576500: system.mem_ctrls: Timing Writ : 1 609176  576500 
 578000: system.mem_ctrls: Timing Read : 0 107296  578000 
 578000: system.mem_ctrls: Timing Writ : 1 609152  578000 
 578500: system.mem_ctrls: Timing Read : 0 107296  578500 
 579000: system.mem_ctrls: Timing Read : 0 107304  579000 
 579000: system.mem_ctrls: Timing Writ : 1 609168  579000 
 579500: system.mem_ctrls: Timing Read : 0 107304  579500 
 580000: system.mem_ctrls: Timing Read : 0 107304  580000 
 580500: system.mem_ctrls: Timing Read : 0 107312  580500 
 580500: system.mem_ctrls: Timing Writ : 1 609136  580500 
 581000: system.mem_ctrls: Timing Read : 0 107312  581000 
 581000: system.mem_ctrls: Timing Writ : 1 609144  581000 
 581500: system.mem_ctrls: Timing Read : 0 107312  581500 
 582000: system.mem_ctrls: Timing Read : 0 107320  582000 
 582000: system.mem_ctrls: Timing Writ : 1 609160  582000 
 582500: system.mem_ctrls: Timing Read : 0 107320  582500 
 583500: system.mem_ctrls: Timing Read : 0 107328  583500 
 584500: system.mem_ctrls: Timing Writ : 1 609128  584500 
 586000: system.mem_ctrls: Timing Read : 0 72976  586000 
 586500: system.mem_ctrls: Timing Read : 0 72976  586500 
 587000: system.mem_ctrls: Timing Read : 0 72976  587000 
 587500: system.mem_ctrls: Timing Read : 0 72984  587500 
 588000: system.mem_ctrls: Timing Read : 0 72984  588000 
 589000: system.mem_ctrls: Timing Read : 0 72984  589000 
 590500: system.mem_ctrls: Timing Read : 0 72984  590500 
 591000: system.mem_ctrls: Timing Read : 0 72992  591000 
 592000: system.mem_ctrls: Timing Read : 0 72992  592000 
 592500: system.mem_ctrls: Timing Read : 0 72992  592500 
 593000: system.mem_ctrls: Timing Read : 0 73000  593000 
 593500: system.mem_ctrls: Timing Read : 0 73000  593500 
 594000: system.mem_ctrls: Timing Read : 0 73000  594000 
 594500: system.mem_ctrls: Timing Read : 0 73008  594500 
 595000: system.mem_ctrls: Timing Read : 0 388433  595000 
 596000: system.mem_ctrls: Timing Read : 0 73008  596000 
 596500: system.mem_ctrls: Timing Read : 0 73016  596500 
 598000: system.mem_ctrls: Timing Read : 0 73016  598000 
 598500: system.mem_ctrls: Timing Read : 0 73016  598500 
 599000: system.mem_ctrls: Timing Read : 0 73016  599000 
 599500: system.mem_ctrls: Timing Read : 0 73024  599500 
 601000: system.mem_ctrls: Timing Read : 0 73008  601000 
 601500: system.mem_ctrls: Timing Read : 0 388434  601500 
 602500: system.mem_ctrls: Timing Read : 0 73008  602500 
 603000: system.mem_ctrls: Timing Read : 0 73016  603000 
 604500: system.mem_ctrls: Timing Read : 0 73016  604500 
 605000: system.mem_ctrls: Timing Read : 0 73016  605000 
 605500: system.mem_ctrls: Timing Read : 0 73016  605500 
 606000: system.mem_ctrls: Timing Read : 0 73024  606000 
 607500: system.mem_ctrls: Timing Read : 0 73008  607500 
 608000: system.mem_ctrls: Timing Read : 0 388435  608000 
 609000: system.mem_ctrls: Timing Read : 0 73008  609000 
 609500: system.mem_ctrls: Timing Read : 0 73016  609500 
 611000: system.mem_ctrls: Timing Read : 0 73016  611000 
 611500: system.mem_ctrls: Timing Read : 0 73016  611500 
 612000: system.mem_ctrls: Timing Read : 0 73016  612000 
 612500: system.mem_ctrls: Timing Read : 0 73024  612500 
 614000: system.mem_ctrls: Timing Read : 0 73008  614000 
 614500: system.mem_ctrls: Timing Read : 0 388436  614500 
 615500: system.mem_ctrls: Timing Read : 0 73008  615500 
 616000: system.mem_ctrls: Timing Read : 0 73016  616000 
 617500: system.mem_ctrls: Timing Read : 0 73016  617500 
 618000: system.mem_ctrls: Timing Read : 0 73016  618000 
 618500: system.mem_ctrls: Timing Read : 0 73016  618500 
 619000: system.mem_ctrls: Timing Read : 0 73024  619000 
 620500: system.mem_ctrls: Timing Read : 0 73008  620500 
 621000: system.mem_ctrls: Timing Read : 0 388437  621000 
 622000: system.mem_ctrls: Timing Read : 0 73008  622000 
 622500: system.mem_ctrls: Timing Read : 0 73016  622500 
 624000: system.mem_ctrls: Timing Read : 0 73016  624000 
 624500: system.mem_ctrls: Timing Read : 0 73016  624500 
 625000: system.mem_ctrls: Timing Read : 0 73016  625000 
 625500: system.mem_ctrls: Timing Read : 0 73024  625500 
 627000: system.mem_ctrls: Timing Read : 0 73008  627000 
 627500: system.mem_ctrls: Timing Read : 0 388438  627500 
 628500: system.mem_ctrls: Timing Read : 0 73008  628500 
 629000: system.mem_ctrls: Timing Read : 0 73016  629000 
 630500: system.mem_ctrls: Timing Read : 0 73016  630500 
 631000: system.mem_ctrls: Timing Read : 0 73016  631000 
 631500: system.mem_ctrls: Timing Read : 0 73016  631500 
 632000: system.mem_ctrls: Timing Read : 0 73024  632000 
 633500: system.mem_ctrls: Timing Read : 0 73008  633500 
 634000: system.mem_ctrls: Timing Read : 0 388439  634000 
 635000: system.mem_ctrls: Timing Read : 0 73008  635000 
 635500: system.mem_ctrls: Timing Read : 0 73016  635500 
 637000: system.mem_ctrls: Timing Read : 0 73016  637000 
 637500: system.mem_ctrls: Timing Read : 0 73016  637500 
 638000: system.mem_ctrls: Timing Read : 0 73016  638000 
 638500: system.mem_ctrls: Timing Read : 0 73024  638500 
 640000: system.mem_ctrls: Timing Read : 0 73024  640000 
 640500: system.mem_ctrls: Timing Read : 0 73024  640500 
 641000: system.mem_ctrls: Timing Read : 0 73032  641000 
 641500: system.mem_ctrls: Timing Read : 0 73032  641500 
 642000: system.mem_ctrls: Timing Read : 0 73032  642000 
 642500: system.mem_ctrls: Timing Read : 0 73040  642500 
 642500: system.mem_ctrls: Timing Read : 0 388440  642500 
 643000: system.mem_ctrls: Timing Read : 0 73040  643000 
 643500: system.mem_ctrls: Timing Read : 0 73048  643500 
 644000: system.mem_ctrls: Timing Read : 0 73048  644000 
 644500: system.mem_ctrls: Timing Read : 0 73056  644500 
 645000: system.mem_ctrls: Timing Read : 0 73056  645000 
 645500: system.mem_ctrls: Timing Read : 0 73064  645500 
 647000: system.mem_ctrls: Timing Read : 0 73064  647000 
 647500: system.mem_ctrls: Timing Read : 0 73064  647500 
 648000: system.mem_ctrls: Timing Read : 0 73064  648000 
 648500: system.mem_ctrls: Timing Read : 0 73072  648500 
 649000: system.mem_ctrls: Timing Read : 0 73072  649000 
 650500: system.mem_ctrls: Timing Read : 0 73080  650500 
 650500: system.mem_ctrls: Timing Read : 0 388448  650500 
 651000: system.mem_ctrls: Timing Read : 0 73080  651000 
 651500: system.mem_ctrls: Timing Read : 0 73088  651500 
 652000: system.mem_ctrls: Timing Read : 0 73088  652000 
 652500: system.mem_ctrls: Timing Read : 0 73088  652500 
 653000: system.mem_ctrls: Timing Read : 0 73096  653000 
 654500: system.mem_ctrls: Timing Read : 0 73096  654500 
 655000: system.mem_ctrls: Timing Read : 0 73096  655000 
 655500: system.mem_ctrls: Timing Read : 0 73104  655500 
 656000: system.mem_ctrls: Timing Read : 0 73104  656000 
 656500: system.mem_ctrls: Timing Read : 0 73104  656500 
 657000: system.mem_ctrls: Timing Read : 0 73112  657000 
 658500: system.mem_ctrls: Timing Read : 0 73840  658500 
 659000: system.mem_ctrls: Timing Read : 0 73840  659000 
 660500: system.mem_ctrls: Timing Read : 0 73888  660500 
 661000: system.mem_ctrls: Timing Read : 0 73888  661000 
 661000: system.mem_ctrls: Timing Read : 0 609128  661000 
 662500: system.mem_ctrls: Timing Read : 0 107328  662500 
 663000: system.mem_ctrls: Timing Read : 0 107336  663000 
 663500: system.mem_ctrls: Timing Read : 0 601592  663500 
 664000: system.mem_ctrls: Timing Read : 0 107336  664000 
 664500: system.mem_ctrls: Timing Read : 0 107336  664500 
 665000: system.mem_ctrls: Timing Read : 0 107344  665000 
 665500: system.mem_ctrls: Timing Read : 0 107344  665500 
 667000: system.mem_ctrls: Timing Read : 0 107344  667000 
 667500: system.mem_ctrls: Timing Read : 0 107352  667500 
 667500: system.mem_ctrls: Timing Read : 0 388433  667500 
 668500: system.mem_ctrls: Timing Read : 0 107352  668500 
 669000: system.mem_ctrls: Timing Read : 0 107352  669000 
 670500: system.mem_ctrls: Timing Read : 0 107392  670500 
 671000: system.mem_ctrls: Timing Read : 0 388434  671000 
 672000: system.mem_ctrls: Timing Read : 0 107392  672000 
 673500: system.mem_ctrls: Timing Read : 0 107440  673500 
 674000: system.mem_ctrls: Timing Read : 0 107448  674000 
 674000: system.mem_ctrls: Timing Read : 0 609864  674000 
 674500: system.mem_ctrls: Timing Read : 0 107448  674500 
 674500: system.mem_ctrls: Timing Read : 0 388433  674500 
 675500: system.mem_ctrls: Timing Read : 0 107448  675500 
 676000: system.mem_ctrls: Timing Read : 0 107456  676000 
 677000: system.mem_ctrls: Timing Read : 0 107456  677000 
 678000: system.mem_ctrls: Timing Read : 0 107456  678000 
 678500: system.mem_ctrls: Timing Read : 0 107464  678500 
 679000: system.mem_ctrls: Timing Read : 0 107464  679000 
 679500: system.mem_ctrls: Timing Read : 0 107464  679500 
 681000: system.mem_ctrls: Timing Read : 0 107352  681000 
 681500: system.mem_ctrls: Timing Read : 0 107352  681500 
 682000: system.mem_ctrls: Timing Read : 0 107360  682000 
 682000: system.mem_ctrls: Timing Read : 0 609136  682000 
 682500: system.mem_ctrls: Timing Read : 0 107360  682500 
 682500: system.mem_ctrls: Timing Read : 0 609144  682500 
 683000: system.mem_ctrls: Timing Read : 0 107368  683000 
 683000: system.mem_ctrls: Timing Read : 0 609152  683000 
 683500: system.mem_ctrls: Timing Read : 0 107368  683500 
 684000: system.mem_ctrls: Timing Read : 0 107376  684000 
 684000: system.mem_ctrls: Timing Read : 0 609160  684000 
 684500: system.mem_ctrls: Timing Read : 0 107376  684500 
 684500: system.mem_ctrls: Timing Read : 0 609168  684500 
 685000: system.mem_ctrls: Timing Read : 0 107376  685000 
 685500: system.mem_ctrls: Timing Read : 0 107384  685500 
 686500: system.mem_ctrls: Timing Read : 0 107384  686500 
 686500: system.mem_ctrls: Timing Read : 0 609176  686500 
 688000: system.mem_ctrls: Timing Read : 0 89296  688000 
 688500: system.mem_ctrls: Timing Read : 0 89296  688500 
 689000: system.mem_ctrls: Timing Read : 0 89304  689000 
 690000: system.mem_ctrls: Timing Writ : 1 609176  690000 
 691500: system.mem_ctrls: Timing Read : 0 208112  691500 
 691500: system.mem_ctrls: Timing Writ : 1 609168  691500 
 692500: system.mem_ctrls: Timing Read : 0 208112  692500 
 693000: system.mem_ctrls: Timing Read : 0 208112  693000 
 693500: system.mem_ctrls: Timing Read : 0 208120  693500 
 694000: system.mem_ctrls: Timing Read : 0 208120  694000 
 694500: system.mem_ctrls: Timing Read : 0 208120  694500 
 694500: system.mem_ctrls: Timing Writ : 1 609160  694500 
 695500: system.mem_ctrls: Timing Read : 0 208128  695500 
 696000: system.mem_ctrls: Timing Read : 0 208128  696000 
 696000: system.mem_ctrls: Timing Writ : 1 609152  696000 
 697000: system.mem_ctrls: Timing Read : 0 208128  697000 
 697000: system.mem_ctrls: Timing Writ : 1 609144  697000 
 698000: system.mem_ctrls: Timing Read : 0 208128  698000 
 698500: system.mem_ctrls: Timing Read : 0 208136  698500 
 699500: system.mem_ctrls: Timing Read : 0 208136  699500 
 700000: system.mem_ctrls: Timing Read : 0 208144  700000 
 700500: system.mem_ctrls: Timing Read : 0 603296  700500 
 701000: system.mem_ctrls: Timing Read : 0 208144  701000 
 701500: system.mem_ctrls: Timing Read : 0 603344  701500 
 702000: system.mem_ctrls: Timing Read : 0 208152  702000 
 703000: system.mem_ctrls: Timing Writ : 1 609128  703000 
 704500: system.mem_ctrls: Timing Read : 0 90000  704500 
 705000: system.mem_ctrls: Timing Read : 0 90000  705000 
 705500: system.mem_ctrls: Timing Read : 0 90008  705500 
 706500: system.mem_ctrls: Timing Writ : 1 601736  706500 
 707000: system.mem_ctrls: Timing Read : 0 90016  707000 
 707500: system.mem_ctrls: Timing Read : 0 90024  707500 
 708500: system.mem_ctrls: Timing Writ : 1 601728  708500 
 709000: system.mem_ctrls: Timing Read : 0 90024  709000 
 709500: system.mem_ctrls: Timing Read : 0 90032  709500 
 710000: system.mem_ctrls: Timing Writ : 1 522808  710000 
 710500: system.mem_ctrls: Timing Read : 0 90032  710500 
 710500: system.mem_ctrls: Timing Read : 0 609128  710500 
 712000: system.mem_ctrls: Timing Read : 0 208152  712000 
 712500: system.mem_ctrls: Timing Read : 0 208160  712500 
 713000: system.mem_ctrls: Timing Read : 0 208160  713000 
 713500: system.mem_ctrls: Timing Read : 0 208168  713500 
 714000: system.mem_ctrls: Timing Writ : 1 522800  714000 
 714500: system.mem_ctrls: Timing Read : 0 208168  714500 
 715500: system.mem_ctrls: Timing Writ : 1 609128  715500 
 717000: system.mem_ctrls: Timing Read : 0 63840  717000 
 717000: system.mem_ctrls: Timing Writ : 1 609112  717000 
 717500: system.mem_ctrls: Timing Read : 0 63840  717500 
 718000: system.mem_ctrls: Timing Read : 0 63848  718000 
 718000: system.mem_ctrls: Timing Writ : 1 609096  718000 
 718500: system.mem_ctrls: Timing Read : 0 63848  718500 
 719000: system.mem_ctrls: Timing Read : 0 63848  719000 
 719500: system.mem_ctrls: Timing Read : 0 63856  719500 
 719500: system.mem_ctrls: Timing Writ : 1 609104  719500 
 720000: system.mem_ctrls: Timing Read : 0 63856  720000 
 720000: system.mem_ctrls: Timing Writ : 1 609120  720000 
 720500: system.mem_ctrls: Timing Read : 0 63856  720500 
 721000: system.mem_ctrls: Timing Read : 0 63864  721000 
 722000: system.mem_ctrls: Timing Read : 0 63864  722000 
 722500: system.mem_ctrls: Timing Read : 0 63872  722500 
 723000: system.mem_ctrls: Timing Read : 0 526072  723000 
 723500: system.mem_ctrls: Timing Read : 0 63872  723500 
 724000: system.mem_ctrls: Timing Read : 0 63872  724000 
 725500: system.mem_ctrls: Timing Read : 0 63872  725500 
 726000: system.mem_ctrls: Timing Read : 0 63880  726000 
 726000: system.mem_ctrls: Timing Read : 0 609128  726000 
 726500: system.mem_ctrls: Timing Read : 0 63880  726500 
 727000: system.mem_ctrls: Timing Read : 0 63888  727000 
 727000: system.mem_ctrls: Timing Read : 0 609096  727000 
 727500: system.mem_ctrls: Timing Read : 0 63888  727500 
 728000: system.mem_ctrls: Timing Read : 0 63888  728000 
 728500: system.mem_ctrls: Timing Read : 0 63896  728500 
 728500: system.mem_ctrls: Timing Read : 0 609104  728500 
 729000: system.mem_ctrls: Timing Read : 0 63896  729000 
 729000: system.mem_ctrls: Timing Read : 0 609112  729000 
 729500: system.mem_ctrls: Timing Read : 0 63896  729500 
 730000: system.mem_ctrls: Timing Read : 0 63904  730000 
 730000: system.mem_ctrls: Timing Read : 0 609120  730000 
 730500: system.mem_ctrls: Timing Read : 0 63904  730500 
 731500: system.mem_ctrls: Timing Read : 0 63904  731500 
 732000: system.mem_ctrls: Timing Read : 0 63912  732000 
 732500: system.mem_ctrls: Timing Read : 0 67040  732500 
 732500: system.mem_ctrls: Timing Writ : 1 609120  732500 
 733500: system.mem_ctrls: Timing Read : 0 67040  733500 
 734000: system.mem_ctrls: Timing Read : 0 67040  734000 
 734500: system.mem_ctrls: Timing Read : 0 67048  734500 
 735500: system.mem_ctrls: Timing Writ : 1 526072  735500 
 736000: system.mem_ctrls: Timing Read : 0 67048  736000 
 736500: system.mem_ctrls: Timing Read : 0 67056  736500 
 737500: system.mem_ctrls: Timing Writ : 1 609112  737500 
 739000: system.mem_ctrls: Timing Read : 0 66208  739000 
 739000: system.mem_ctrls: Timing Writ : 1 609088  739000 
 739500: system.mem_ctrls: Timing Read : 0 66208  739500 
 740000: system.mem_ctrls: Timing Read : 0 66216  740000 
 740000: system.mem_ctrls: Timing Writ : 1 609096  740000 
 740500: system.mem_ctrls: Timing Read : 0 66216  740500 
 740500: system.mem_ctrls: Timing Writ : 1 609104  740500 
 741000: system.mem_ctrls: Timing Read : 0 66216  741000 
 741500: system.mem_ctrls: Timing Read : 0 66224  741500 
 742500: system.mem_ctrls: Timing Read : 0 66224  742500 
 743000: system.mem_ctrls: Timing Read : 0 66232  743000 
 743500: system.mem_ctrls: Timing Read : 0 526048  743500 
 744000: system.mem_ctrls: Timing Read : 0 66232  744000 
 744500: system.mem_ctrls: Timing Read : 0 66232  744500 
 746000: system.mem_ctrls: Timing Read : 0 66256  746000 
 746500: system.mem_ctrls: Timing Read : 0 66256  746500 
 747000: system.mem_ctrls: Timing Read : 0 66264  747000 
 748000: system.mem_ctrls: Timing Writ : 1 526048  748000 
 748500: system.mem_ctrls: Timing Read : 0 66272  748500 
 749000: system.mem_ctrls: Timing Read : 0 66280  749000 
 750000: system.mem_ctrls: Timing Writ : 1 601416  750000 
 750500: system.mem_ctrls: Timing Read : 0 66280  750500 
 751000: system.mem_ctrls: Timing Read : 0 66288  751000 
 752000: system.mem_ctrls: Timing Writ : 1 601436  752000 
 752500: system.mem_ctrls: Timing Read : 0 66288  752500 
 753000: system.mem_ctrls: Timing Read : 0 66296  753000 
 754000: system.mem_ctrls: Timing Writ : 1 601424  754000 
 754500: system.mem_ctrls: Timing Read : 0 66304  754500 
 755000: system.mem_ctrls: Timing Read : 0 66312  755000 
 756000: system.mem_ctrls: Timing Writ : 1 601408  756000 
 756500: system.mem_ctrls: Timing Read : 0 66312  756500 
 757500: system.mem_ctrls: Timing Writ : 1 609064  757500 
 759000: system.mem_ctrls: Timing Read : 0 79888  759000 
 759500: system.mem_ctrls: Timing Read : 0 603456  759500 
 760000: system.mem_ctrls: Timing Read : 0 79888  760000 
 760500: system.mem_ctrls: Timing Read : 0 79896  760500 
 761000: system.mem_ctrls: Timing Read : 0 79896  761000 
 761500: system.mem_ctrls: Timing Read : 0 79896  761500 
 762000: system.mem_ctrls: Timing Read : 0 79904  762000 
 763000: system.mem_ctrls: Timing Read : 0 79904  763000 
 763000: system.mem_ctrls: Timing Read : 0 609064  763000 
 764500: system.mem_ctrls: Timing Read : 0 66320  764500 
 765000: system.mem_ctrls: Timing Read : 0 66320  765000 
 765500: system.mem_ctrls: Timing Read : 0 66328  765500 
 766000: system.mem_ctrls: Timing Writ : 1 601444  766000 
 766500: system.mem_ctrls: Timing Read : 0 66328  766500 
 768000: system.mem_ctrls: Timing Read : 0 66496  768000 
 768500: system.mem_ctrls: Timing Read : 0 66504  768500 
 769500: system.mem_ctrls: Timing Writ : 1 599168  769500 
 770000: system.mem_ctrls: Timing Read : 0 66504  770000 
 770500: system.mem_ctrls: Timing Read : 0 66512  770500 
 772000: system.mem_ctrls: Timing Read : 0 66344  772000 
 772500: system.mem_ctrls: Timing Read : 0 66344  772500 
 773000: system.mem_ctrls: Timing Read : 0 66352  773000 
 773500: system.mem_ctrls: Timing Read : 0 66360  773500 
 774500: system.mem_ctrls: Timing Writ : 1 601384  774500 
 775000: system.mem_ctrls: Timing Read : 0 66360  775000 
 776500: system.mem_ctrls: Timing Read : 0 66520  776500 
 777000: system.mem_ctrls: Timing Read : 0 66528  777000 
 777500: system.mem_ctrls: Timing Read : 0 66536  777500 
 778500: system.mem_ctrls: Timing Writ : 1 601504  778500 
 779000: system.mem_ctrls: Timing Read : 0 66536  779000 
 780500: system.mem_ctrls: Timing Read : 0 66376  780500 
 781000: system.mem_ctrls: Timing Read : 0 66384  781000 
 781500: system.mem_ctrls: Timing Read : 0 66384  781500 
 783000: system.mem_ctrls: Timing Read : 0 66512  783000 
 783500: system.mem_ctrls: Timing Read : 0 66520  783500 
 784500: system.mem_ctrls: Timing Writ : 1 599160  784500 
 785000: system.mem_ctrls: Timing Read : 0 66520  785000 
 786500: system.mem_ctrls: Timing Read : 0 66400  786500 
 787000: system.mem_ctrls: Timing Read : 0 66400  787000 
 787500: system.mem_ctrls: Timing Read : 0 66408  787500 
 788000: system.mem_ctrls: Timing Read : 0 66408  788000 
 788500: system.mem_ctrls: Timing Read : 0 66408  788500 
 790000: system.mem_ctrls: Timing Read : 0 66416  790000 
 790500: system.mem_ctrls: Timing Read : 0 523016  790500 
 791000: system.mem_ctrls: Timing Read : 0 66416  791000 
 791500: system.mem_ctrls: Timing Read : 0 66424  791500 
 792000: system.mem_ctrls: Timing Read : 0 66424  792000 
 792500: system.mem_ctrls: Timing Read : 0 66432  792500 
 793000: system.mem_ctrls: Timing Read : 0 66432  793000 
 793500: system.mem_ctrls: Timing Read : 0 66432  793500 
 794000: system.mem_ctrls: Timing Read : 0 66440  794000 
 795000: system.mem_ctrls: Timing Writ : 1 609064  795000 
 796500: system.mem_ctrls: Timing Read : 0 82896  796500 
 796500: system.mem_ctrls: Timing Writ : 1 609016  796500 
 797000: system.mem_ctrls: Timing Read : 0 82896  797000 
 797500: system.mem_ctrls: Timing Read : 0 82904  797500 
 797500: system.mem_ctrls: Timing Writ : 1 609024  797500 
 798000: system.mem_ctrls: Timing Read : 0 82904  798000 
 798500: system.mem_ctrls: Timing Read : 0 82904  798500 
 799000: system.mem_ctrls: Timing Read : 0 82912  799000 
 799000: system.mem_ctrls: Timing Writ : 1 609032  799000 
 799500: system.mem_ctrls: Timing Read : 0 82912  799500 
 799500: system.mem_ctrls: Timing Writ : 1 609040  799500 
 800000: system.mem_ctrls: Timing Read : 0 82912  800000 
 800500: system.mem_ctrls: Timing Read : 0 82920  800500 
 800500: system.mem_ctrls: Timing Writ : 1 609048  800500 
 801000: system.mem_ctrls: Timing Read : 0 82920  801000 
 801500: system.mem_ctrls: Timing Read : 0 82928  801500 
 801500: system.mem_ctrls: Timing Writ : 1 609056  801500 
 802000: system.mem_ctrls: Timing Read : 0 82928  802000 
 802500: system.mem_ctrls: Timing Read : 0 82928  802500 
 803000: system.mem_ctrls: Timing Read : 0 82936  803000 
 804000: system.mem_ctrls: Timing Read : 0 82936  804000 
 804500: system.mem_ctrls: Timing Read : 0 82936  804500 
 805000: system.mem_ctrls: Timing Read : 0 82936  805000 
 805500: system.mem_ctrls: Timing Read : 0 82944  805500 
 806000: system.mem_ctrls: Timing Read : 0 82944  806000 
 806000: system.mem_ctrls: Timing Writ : 1 609008  806000 
 806500: system.mem_ctrls: Timing Read : 0 82944  806500 
 807000: system.mem_ctrls: Timing Read : 0 82952  807000 
 807500: system.mem_ctrls: Timing Read : 0 82952  807500 
 809000: system.mem_ctrls: Timing Read : 0 82952  809000 
 809500: system.mem_ctrls: Timing Read : 0 82960  809500 
 810500: system.mem_ctrls: Timing Writ : 1 609000  810500 
 812000: system.mem_ctrls: Timing Read : 0 63840  812000 
 812000: system.mem_ctrls: Timing Writ : 1 608984  812000 
 812500: system.mem_ctrls: Timing Read : 0 63840  812500 
 813000: system.mem_ctrls: Timing Read : 0 63848  813000 
 813000: system.mem_ctrls: Timing Writ : 1 608968  813000 
 813500: system.mem_ctrls: Timing Read : 0 63848  813500 
 814000: system.mem_ctrls: Timing Read : 0 63848  814000 
 814500: system.mem_ctrls: Timing Read : 0 63856  814500 
 814500: system.mem_ctrls: Timing Writ : 1 608976  814500 
 815000: system.mem_ctrls: Timing Read : 0 63856  815000 
 815000: system.mem_ctrls: Timing Writ : 1 608992  815000 
 815500: system.mem_ctrls: Timing Read : 0 63856  815500 
 816000: system.mem_ctrls: Timing Read : 0 63864  816000 
 817000: system.mem_ctrls: Timing Read : 0 63864  817000 
 817500: system.mem_ctrls: Timing Read : 0 63872  817500 
 818000: system.mem_ctrls: Timing Read : 0 526072  818000 
 818500: system.mem_ctrls: Timing Read : 0 63872  818500 
 819000: system.mem_ctrls: Timing Read : 0 63872  819000 
 820500: system.mem_ctrls: Timing Read : 0 63920  820500 
 821000: system.mem_ctrls: Timing Read : 0 63920  821000 
 821500: system.mem_ctrls: Timing Read : 0 63928  821500 
 823000: system.mem_ctrls: Timing Read : 0 64040  823000 
 823500: system.mem_ctrls: Timing Read : 0 64048  823500 
 824000: system.mem_ctrls: Timing Read : 0 599160  824000 
 824500: system.mem_ctrls: Timing Read : 0 64048  824500 
 826000: system.mem_ctrls: Timing Read : 0 63936  826000 
 826500: system.mem_ctrls: Timing Read : 0 63936  826500 
 827000: system.mem_ctrls: Timing Read : 0 63944  827000 
 827500: system.mem_ctrls: Timing Read : 0 63944  827500 
 829000: system.mem_ctrls: Timing Read : 0 63952  829000 
 829500: system.mem_ctrls: Timing Read : 0 63952  829500 
 830000: system.mem_ctrls: Timing Read : 0 63960  830000 
 831500: system.mem_ctrls: Timing Read : 0 64048  831500 
 832000: system.mem_ctrls: Timing Read : 0 64056  832000 
 832000: system.mem_ctrls: Timing Read : 0 599168  832000 
 832500: system.mem_ctrls: Timing Read : 0 64056  832500 
 833000: system.mem_ctrls: Timing Read : 0 64056  833000 
 834500: system.mem_ctrls: Timing Read : 0 64064  834500 
 835000: system.mem_ctrls: Timing Writ : 1 599168  835000 
 835500: system.mem_ctrls: Timing Read : 0 64064  835500 
 836000: system.mem_ctrls: Timing Read : 0 64072  836000 
 837500: system.mem_ctrls: Timing Read : 0 63968  837500 
 838000: system.mem_ctrls: Timing Read : 0 63976  838000 
 838500: system.mem_ctrls: Timing Read : 0 63976  838500 
 840000: system.mem_ctrls: Timing Read : 0 63976  840000 
 840500: system.mem_ctrls: Timing Read : 0 63984  840500 
 841000: system.mem_ctrls: Timing Read : 0 63984  841000 
 842000: system.mem_ctrls: Timing Writ : 1 608952  842000 
 843500: system.mem_ctrls: Timing Read : 0 56704  843500 
 843500: system.mem_ctrls: Timing Writ : 1 608944  843500 
 844500: system.mem_ctrls: Timing Read : 0 56704  844500 
 844500: system.mem_ctrls: Timing Writ : 1 608936  844500 
 845500: system.mem_ctrls: Timing Read : 0 56704  845500 
 845500: system.mem_ctrls: Timing Writ : 1 608928  845500 
 846500: system.mem_ctrls: Timing Read : 0 56704  846500 
 847000: system.mem_ctrls: Timing Read : 0 56712  847000 
 847500: system.mem_ctrls: Timing Read : 0 56712  847500 
 847500: system.mem_ctrls: Timing Writ : 1 608920  847500 
 848500: system.mem_ctrls: Timing Read : 0 56712  848500 
 848500: system.mem_ctrls: Timing Writ : 1 608912  848500 
 849500: system.mem_ctrls: Timing Read : 0 56712  849500 
 849500: system.mem_ctrls: Timing Writ : 1 608904  849500 
 850500: system.mem_ctrls: Timing Read : 0 56712  850500 
 851000: system.mem_ctrls: Timing Read : 0 56720  851000 
 852000: system.mem_ctrls: Timing Read : 0 56720  852000 
 853000: system.mem_ctrls: Timing Read : 0 56720  853000 
 853500: system.mem_ctrls: Timing Read : 0 56728  853500 
 855000: system.mem_ctrls: Timing Read : 0 56728  855000 
 855500: system.mem_ctrls: Timing Read : 0 56728  855500 
 856000: system.mem_ctrls: Timing Read : 0 56736  856000 
 856500: system.mem_ctrls: Timing Writ : 1 608896  856500 
 857000: system.mem_ctrls: Timing Read : 0 56744  857000 
 857000: system.mem_ctrls: Timing Read : 0 599208  857000 
 857500: system.mem_ctrls: Timing Read : 0 56744  857500 
 858000: system.mem_ctrls: Timing Read : 0 56744  858000 
 858500: system.mem_ctrls: Timing Read : 0 56752  858500 
 859500: system.mem_ctrls: Timing Read : 0 56752  859500 
 860500: system.mem_ctrls: Timing Read : 0 56752  860500 
 861000: system.mem_ctrls: Timing Read : 0 56760  861000 
 861000: system.mem_ctrls: Timing Read : 0 608896  861000 
 862500: system.mem_ctrls: Timing Read : 0 56760  862500 
 863000: system.mem_ctrls: Timing Read : 0 56768  863000 
 863000: system.mem_ctrls: Timing Writ : 1 608896  863000 
 863500: system.mem_ctrls: Timing Read : 0 56768  863500 
 865000: system.mem_ctrls: Timing Read : 0 56848  865000 
 865500: system.mem_ctrls: Timing Read : 0 56856  865500 
 866000: system.mem_ctrls: Timing Read : 0 608896  866000 
 867000: system.mem_ctrls: Timing Read : 0 56856  867000 
 868500: system.mem_ctrls: Timing Read : 0 56864  868500 
 868500: system.mem_ctrls: Timing Read : 0 608896  868500 
 869000: system.mem_ctrls: Timing Read : 0 56864  869000 
 869500: system.mem_ctrls: Timing Read : 0 56872  869500 
 870000: system.mem_ctrls: Timing Read : 0 56872  870000 
 870500: system.mem_ctrls: Timing Read : 0 56872  870500 
 871000: system.mem_ctrls: Timing Read : 0 56872  871000 
 871500: system.mem_ctrls: Timing Read : 0 56880  871500 
 872000: system.mem_ctrls: Timing Read : 0 56880  872000 
 872500: system.mem_ctrls: Timing Read : 0 56888  872500 
 872500: system.mem_ctrls: Timing Read : 0 599424  872500 
 873000: system.mem_ctrls: Timing Read : 0 56888  873000 
 873500: system.mem_ctrls: Timing Read : 0 56888  873500 
 875000: system.mem_ctrls: Timing Read : 0 56896  875000 
 875500: system.mem_ctrls: Timing Read : 0 56896  875500 
 876000: system.mem_ctrls: Timing Read : 0 56904  876000 
 877500: system.mem_ctrls: Timing Read : 0 57480  877500 
 878000: system.mem_ctrls: Timing Read : 0 57480  878000 
 878500: system.mem_ctrls: Timing Read : 0 57488  878500 
 879500: system.mem_ctrls: Timing Writ : 1 608824  879500 
 881000: system.mem_ctrls: Timing Read : 0 53888  881000 
 881000: system.mem_ctrls: Timing Writ : 1 608816  881000 
 882000: system.mem_ctrls: Timing Read : 0 53888  882000 
 882500: system.mem_ctrls: Timing Read : 0 53888  882500 
 882500: system.mem_ctrls: Timing Writ : 1 608808  882500 
 883500: system.mem_ctrls: Timing Read : 0 53888  883500 
 884000: system.mem_ctrls: Timing Read : 0 53896  884000 
 884000: system.mem_ctrls: Timing Writ : 1 608800  884000 
 885000: system.mem_ctrls: Timing Read : 0 53896  885000 
 885000: system.mem_ctrls: Timing Writ : 1 608792  885000 
 886000: system.mem_ctrls: Timing Read : 0 53896  886000 
 886000: system.mem_ctrls: Timing Writ : 1 608784  886000 
 887000: system.mem_ctrls: Timing Read : 0 53896  887000 
 887000: system.mem_ctrls: Timing Writ : 1 608776  887000 
 888000: system.mem_ctrls: Timing Read : 0 53896  888000 
 888500: system.mem_ctrls: Timing Read : 0 53904  888500 
 889500: system.mem_ctrls: Timing Read : 0 53904  889500 
 889500: system.mem_ctrls: Timing Read : 0 599208  889500 
 890000: system.mem_ctrls: Timing Read : 0 53904  890000 
 890500: system.mem_ctrls: Timing Read : 0 53912  890500 
 892000: system.mem_ctrls: Timing Read : 0 54248  892000 
 893000: system.mem_ctrls: Timing Read : 0 54248  893000 
 893000: system.mem_ctrls: Timing Read : 0 608776  893000 
 894500: system.mem_ctrls: Timing Read : 0 54248  894500 
 894500: system.mem_ctrls: Timing Read : 0 608784  894500 
 896000: system.mem_ctrls: Timing Read : 0 54256  896000 
 896000: system.mem_ctrls: Timing Read : 0 608792  896000 
 897500: system.mem_ctrls: Timing Read : 0 54256  897500 
 897500: system.mem_ctrls: Timing Read : 0 608800  897500 
 899000: system.mem_ctrls: Timing Read : 0 54256  899000 
 899000: system.mem_ctrls: Timing Read : 0 608808  899000 
 900500: system.mem_ctrls: Timing Read : 0 54256  900500 
 900500: system.mem_ctrls: Timing Read : 0 608816  900500 
 902000: system.mem_ctrls: Timing Read : 0 54264  902000 
 903500: system.mem_ctrls: Timing Read : 0 50320  903500 
 904000: system.mem_ctrls: Timing Read : 0 50320  904000 
 904500: system.mem_ctrls: Timing Read : 0 50328  904500 
 905000: system.mem_ctrls: Timing Read : 0 50328  905000 
 905500: system.mem_ctrls: Timing Read : 0 50336  905500 
 905500: system.mem_ctrls: Timing Writ : 1 599344  905500 
 906000: system.mem_ctrls: Timing Read : 0 50336  906000 
 906000: system.mem_ctrls: Timing Writ : 1 599336  906000 
 906500: system.mem_ctrls: Timing Read : 0 50344  906500 
 907500: system.mem_ctrls: Timing Read : 0 50344  907500 
 908000: system.mem_ctrls: Timing Read : 0 50344  908000 
 909500: system.mem_ctrls: Timing Read : 0 50336  909500 
 909500: system.mem_ctrls: Timing Writ : 1 599360  909500 
 910000: system.mem_ctrls: Timing Read : 0 50336  910000 
 910000: system.mem_ctrls: Timing Writ : 1 599352  910000 
 910500: system.mem_ctrls: Timing Read : 0 50344  910500 
 911500: system.mem_ctrls: Timing Read : 0 50344  911500 
 912000: system.mem_ctrls: Timing Read : 0 50344  912000 
 913500: system.mem_ctrls: Timing Read : 0 50336  913500 
 913500: system.mem_ctrls: Timing Writ : 1 599376  913500 
 914000: system.mem_ctrls: Timing Read : 0 50336  914000 
 914000: system.mem_ctrls: Timing Writ : 1 599368  914000 
 914500: system.mem_ctrls: Timing Read : 0 50344  914500 
 915500: system.mem_ctrls: Timing Read : 0 50344  915500 
 916000: system.mem_ctrls: Timing Read : 0 50344  916000 
 917500: system.mem_ctrls: Timing Read : 0 50336  917500 
 917500: system.mem_ctrls: Timing Writ : 1 599392  917500 
 918000: system.mem_ctrls: Timing Read : 0 50336  918000 
 918000: system.mem_ctrls: Timing Writ : 1 599384  918000 
 918500: system.mem_ctrls: Timing Read : 0 50344  918500 
 919500: system.mem_ctrls: Timing Read : 0 50344  919500 
 920000: system.mem_ctrls: Timing Read : 0 50344  920000 
 921500: system.mem_ctrls: Timing Read : 0 50336  921500 
 921500: system.mem_ctrls: Timing Writ : 1 599408  921500 
 922000: system.mem_ctrls: Timing Read : 0 50336  922000 
 922000: system.mem_ctrls: Timing Writ : 1 599400  922000 
 922500: system.mem_ctrls: Timing Read : 0 50344  922500 
 923500: system.mem_ctrls: Timing Read : 0 50344  923500 
 924000: system.mem_ctrls: Timing Read : 0 50344  924000 
 925500: system.mem_ctrls: Timing Read : 0 50336  925500 
 925500: system.mem_ctrls: Timing Writ : 1 599424  925500 
 926000: system.mem_ctrls: Timing Read : 0 50336  926000 
 926000: system.mem_ctrls: Timing Writ : 1 599416  926000 
 926500: system.mem_ctrls: Timing Read : 0 50344  926500 
 927500: system.mem_ctrls: Timing Read : 0 50344  927500 
 928000: system.mem_ctrls: Timing Read : 0 50344  928000 
 929500: system.mem_ctrls: Timing Read : 0 50336  929500 
 929500: system.mem_ctrls: Timing Writ : 1 599440  929500 
 930000: system.mem_ctrls: Timing Read : 0 50336  930000 
 930000: system.mem_ctrls: Timing Writ : 1 599432  930000 
 930500: system.mem_ctrls: Timing Read : 0 50344  930500 
 931500: system.mem_ctrls: Timing Read : 0 50344  931500 
 932000: system.mem_ctrls: Timing Read : 0 50344  932000 
 933500: system.mem_ctrls: Timing Read : 0 50336  933500 
 933500: system.mem_ctrls: Timing Writ : 1 599456  933500 
 934000: system.mem_ctrls: Timing Read : 0 50336  934000 
 934000: system.mem_ctrls: Timing Writ : 1 599448  934000 
 934500: system.mem_ctrls: Timing Read : 0 50344  934500 
 935500: system.mem_ctrls: Timing Read : 0 50344  935500 
 936000: system.mem_ctrls: Timing Read : 0 50344  936000 
 937500: system.mem_ctrls: Timing Read : 0 50336  937500 
 937500: system.mem_ctrls: Timing Writ : 1 599472  937500 
 938000: system.mem_ctrls: Timing Read : 0 50336  938000 
 938000: system.mem_ctrls: Timing Writ : 1 599464  938000 
 938500: system.mem_ctrls: Timing Read : 0 50344  938500 
 939500: system.mem_ctrls: Timing Read : 0 50344  939500 
 940000: system.mem_ctrls: Timing Read : 0 50344  940000 
 941500: system.mem_ctrls: Timing Read : 0 50336  941500 
 941500: system.mem_ctrls: Timing Writ : 1 599488  941500 
 942000: system.mem_ctrls: Timing Read : 0 50336  942000 
 942000: system.mem_ctrls: Timing Writ : 1 599480  942000 
 942500: system.mem_ctrls: Timing Read : 0 50344  942500 
 943500: system.mem_ctrls: Timing Read : 0 50344  943500 
 944000: system.mem_ctrls: Timing Read : 0 50344  944000 
 945500: system.mem_ctrls: Timing Read : 0 50336  945500 
 945500: system.mem_ctrls: Timing Writ : 1 599504  945500 
 946000: system.mem_ctrls: Timing Read : 0 50336  946000 
 946000: system.mem_ctrls: Timing Writ : 1 599496  946000 
 946500: system.mem_ctrls: Timing Read : 0 50344  946500 
 947500: system.mem_ctrls: Timing Read : 0 50344  947500 
 948000: system.mem_ctrls: Timing Read : 0 50344  948000 
 949500: system.mem_ctrls: Timing Read : 0 50336  949500 
 949500: system.mem_ctrls: Timing Writ : 1 599520  949500 
 950000: system.mem_ctrls: Timing Read : 0 50336  950000 
 950000: system.mem_ctrls: Timing Writ : 1 599512  950000 
 950500: system.mem_ctrls: Timing Read : 0 50344  950500 
 951500: system.mem_ctrls: Timing Read : 0 50344  951500 
 952000: system.mem_ctrls: Timing Read : 0 50344  952000 
 953500: system.mem_ctrls: Timing Read : 0 50336  953500 
 953500: system.mem_ctrls: Timing Writ : 1 599536  953500 
 954000: system.mem_ctrls: Timing Read : 0 50336  954000 
 954000: system.mem_ctrls: Timing Writ : 1 599528  954000 
 954500: system.mem_ctrls: Timing Read : 0 50344  954500 
 955500: system.mem_ctrls: Timing Read : 0 50344  955500 
 956000: system.mem_ctrls: Timing Read : 0 50344  956000 
 957500: system.mem_ctrls: Timing Read : 0 50336  957500 
 957500: system.mem_ctrls: Timing Writ : 1 599552  957500 
 958000: system.mem_ctrls: Timing Read : 0 50336  958000 
 958000: system.mem_ctrls: Timing Writ : 1 599544  958000 
 958500: system.mem_ctrls: Timing Read : 0 50344  958500 
 959500: system.mem_ctrls: Timing Read : 0 50344  959500 
 960000: system.mem_ctrls: Timing Read : 0 50344  960000 
 961500: system.mem_ctrls: Timing Read : 0 50336  961500 
 961500: system.mem_ctrls: Timing Writ : 1 599568  961500 
 962000: system.mem_ctrls: Timing Read : 0 50336  962000 
 962000: system.mem_ctrls: Timing Writ : 1 599560  962000 
 962500: system.mem_ctrls: Timing Read : 0 50344  962500 
 963500: system.mem_ctrls: Timing Read : 0 50344  963500 
 964000: system.mem_ctrls: Timing Read : 0 50344  964000 
 965500: system.mem_ctrls: Timing Read : 0 50336  965500 
 965500: system.mem_ctrls: Timing Writ : 1 599584  965500 
 966000: system.mem_ctrls: Timing Read : 0 50336  966000 
 966000: system.mem_ctrls: Timing Writ : 1 599576  966000 
 966500: system.mem_ctrls: Timing Read : 0 50344  966500 
 967500: system.mem_ctrls: Timing Read : 0 50344  967500 
 968000: system.mem_ctrls: Timing Read : 0 50344  968000 
 969500: system.mem_ctrls: Timing Read : 0 50336  969500 
 969500: system.mem_ctrls: Timing Writ : 1 599600  969500 
 970000: system.mem_ctrls: Timing Read : 0 50336  970000 
 970000: system.mem_ctrls: Timing Writ : 1 599592  970000 
 970500: system.mem_ctrls: Timing Read : 0 50344  970500 
 971500: system.mem_ctrls: Timing Read : 0 50344  971500 
 972000: system.mem_ctrls: Timing Read : 0 50344  972000 
 973500: system.mem_ctrls: Timing Read : 0 50336  973500 
 973500: system.mem_ctrls: Timing Writ : 1 599616  973500 
 974000: system.mem_ctrls: Timing Read : 0 50336  974000 
 974000: system.mem_ctrls: Timing Writ : 1 599608  974000 
 974500: system.mem_ctrls: Timing Read : 0 50344  974500 
 975500: system.mem_ctrls: Timing Read : 0 50344  975500 
 976000: system.mem_ctrls: Timing Read : 0 50344  976000 
 977500: system.mem_ctrls: Timing Read : 0 50336  977500 
 977500: system.mem_ctrls: Timing Writ : 1 599632  977500 
 978000: system.mem_ctrls: Timing Read : 0 50336  978000 
 978000: system.mem_ctrls: Timing Writ : 1 599624  978000 
 978500: system.mem_ctrls: Timing Read : 0 50344  978500 
 979500: system.mem_ctrls: Timing Read : 0 50344  979500 
 980000: system.mem_ctrls: Timing Read : 0 50344  980000 
 981500: system.mem_ctrls: Timing Read : 0 50336  981500 
 981500: system.mem_ctrls: Timing Writ : 1 599648  981500 
 982000: system.mem_ctrls: Timing Read : 0 50336  982000 
 982000: system.mem_ctrls: Timing Writ : 1 599640  982000 
 982500: system.mem_ctrls: Timing Read : 0 50344  982500 
 983500: system.mem_ctrls: Timing Read : 0 50344  983500 
 984000: system.mem_ctrls: Timing Read : 0 50344  984000 
 985500: system.mem_ctrls: Timing Read : 0 50336  985500 
 985500: system.mem_ctrls: Timing Writ : 1 599664  985500 
 986000: system.mem_ctrls: Timing Read : 0 50336  986000 
 986000: system.mem_ctrls: Timing Writ : 1 599656  986000 
 986500: system.mem_ctrls: Timing Read : 0 50344  986500 
 987500: system.mem_ctrls: Timing Read : 0 50344  987500 
 988000: system.mem_ctrls: Timing Read : 0 50344  988000 
 989500: system.mem_ctrls: Timing Read : 0 50336  989500 
 989500: system.mem_ctrls: Timing Writ : 1 599680  989500 
 990000: system.mem_ctrls: Timing Read : 0 50336  990000 
 990000: system.mem_ctrls: Timing Writ : 1 599672  990000 
 990500: system.mem_ctrls: Timing Read : 0 50344  990500 
 991500: system.mem_ctrls: Timing Read : 0 50344  991500 
 992000: system.mem_ctrls: Timing Read : 0 50344  992000 
 993500: system.mem_ctrls: Timing Read : 0 50336  993500 
 993500: system.mem_ctrls: Timing Writ : 1 599696  993500 
 994000: system.mem_ctrls: Timing Read : 0 50336  994000 
 994000: system.mem_ctrls: Timing Writ : 1 599688  994000 
 994500: system.mem_ctrls: Timing Read : 0 50344  994500 
 995500: system.mem_ctrls: Timing Read : 0 50344  995500 
 996000: system.mem_ctrls: Timing Read : 0 50344  996000 
 997500: system.mem_ctrls: Timing Read : 0 50336  997500 
 997500: system.mem_ctrls: Timing Writ : 1 599712  997500 
 998000: system.mem_ctrls: Timing Read : 0 50336  998000 
 998000: system.mem_ctrls: Timing Writ : 1 599704  998000 
 998500: system.mem_ctrls: Timing Read : 0 50344  998500 
 999500: system.mem_ctrls: Timing Read : 0 50344  999500 
1000000: system.mem_ctrls: Timing Read : 0 50344  1000000 
1001500: system.mem_ctrls: Timing Read : 0 50336  1001500 
1001500: system.mem_ctrls: Timing Writ : 1 599728  1001500 
1002000: system.mem_ctrls: Timing Read : 0 50336  1002000 
1002000: system.mem_ctrls: Timing Writ : 1 599720  1002000 
1002500: system.mem_ctrls: Timing Read : 0 50344  1002500 
1003500: system.mem_ctrls: Timing Read : 0 50344  1003500 
1004000: system.mem_ctrls: Timing Read : 0 50344  1004000 
1005500: system.mem_ctrls: Timing Read : 0 50336  1005500 
1005500: system.mem_ctrls: Timing Writ : 1 599744  1005500 
1006000: system.mem_ctrls: Timing Read : 0 50336  1006000 
1006000: system.mem_ctrls: Timing Writ : 1 599736  1006000 
1006500: system.mem_ctrls: Timing Read : 0 50344  1006500 
1007500: system.mem_ctrls: Timing Read : 0 50344  1007500 
1008000: system.mem_ctrls: Timing Read : 0 50344  1008000 
1009500: system.mem_ctrls: Timing Read : 0 50336  1009500 
1009500: system.mem_ctrls: Timing Writ : 1 599760  1009500 
1010000: system.mem_ctrls: Timing Read : 0 50336  1010000 
1010000: system.mem_ctrls: Timing Writ : 1 599752  1010000 
1010500: system.mem_ctrls: Timing Read : 0 50344  1010500 
1011500: system.mem_ctrls: Timing Read : 0 50344  1011500 
1012000: system.mem_ctrls: Timing Read : 0 50344  1012000 
1013500: system.mem_ctrls: Timing Read : 0 50336  1013500 
1013500: system.mem_ctrls: Timing Writ : 1 599776  1013500 
1014000: system.mem_ctrls: Timing Read : 0 50336  1014000 
1014000: system.mem_ctrls: Timing Writ : 1 599768  1014000 
1014500: system.mem_ctrls: Timing Read : 0 50344  1014500 
1015500: system.mem_ctrls: Timing Read : 0 50344  1015500 
1016000: system.mem_ctrls: Timing Read : 0 50344  1016000 
1017500: system.mem_ctrls: Timing Read : 0 50336  1017500 
1017500: system.mem_ctrls: Timing Writ : 1 599792  1017500 
1018000: system.mem_ctrls: Timing Read : 0 50336  1018000 
1018000: system.mem_ctrls: Timing Writ : 1 599784  1018000 
1018500: system.mem_ctrls: Timing Read : 0 50344  1018500 
1019500: system.mem_ctrls: Timing Read : 0 50344  1019500 
1020000: system.mem_ctrls: Timing Read : 0 50344  1020000 
1021500: system.mem_ctrls: Timing Read : 0 50336  1021500 
1021500: system.mem_ctrls: Timing Writ : 1 599808  1021500 
1022000: system.mem_ctrls: Timing Read : 0 50336  1022000 
1022000: system.mem_ctrls: Timing Writ : 1 599800  1022000 
1022500: system.mem_ctrls: Timing Read : 0 50344  1022500 
1023500: system.mem_ctrls: Timing Read : 0 50344  1023500 
1024000: system.mem_ctrls: Timing Read : 0 50344  1024000 
1025500: system.mem_ctrls: Timing Read : 0 50336  1025500 
1025500: system.mem_ctrls: Timing Writ : 1 599824  1025500 
1026000: system.mem_ctrls: Timing Read : 0 50336  1026000 
1026000: system.mem_ctrls: Timing Writ : 1 599816  1026000 
1026500: system.mem_ctrls: Timing Read : 0 50344  1026500 
1027500: system.mem_ctrls: Timing Read : 0 50344  1027500 
1028000: system.mem_ctrls: Timing Read : 0 50344  1028000 
1029500: system.mem_ctrls: Timing Read : 0 50336  1029500 
1029500: system.mem_ctrls: Timing Writ : 1 599840  1029500 
1030000: system.mem_ctrls: Timing Read : 0 50336  1030000 
1030000: system.mem_ctrls: Timing Writ : 1 599832  1030000 
1030500: system.mem_ctrls: Timing Read : 0 50344  1030500 
1031500: system.mem_ctrls: Timing Read : 0 50344  1031500 
1032000: system.mem_ctrls: Timing Read : 0 50344  1032000 
1033500: system.mem_ctrls: Timing Read : 0 50336  1033500 
1033500: system.mem_ctrls: Timing Writ : 1 599856  1033500 
1034000: system.mem_ctrls: Timing Read : 0 50336  1034000 
1034000: system.mem_ctrls: Timing Writ : 1 599848  1034000 
1034500: system.mem_ctrls: Timing Read : 0 50344  1034500 
1035500: system.mem_ctrls: Timing Read : 0 50344  1035500 
1036000: system.mem_ctrls: Timing Read : 0 50344  1036000 
1037500: system.mem_ctrls: Timing Read : 0 50336  1037500 
1037500: system.mem_ctrls: Timing Writ : 1 599872  1037500 
1038000: system.mem_ctrls: Timing Read : 0 50336  1038000 
1038000: system.mem_ctrls: Timing Writ : 1 599864  1038000 
1038500: system.mem_ctrls: Timing Read : 0 50344  1038500 
1039500: system.mem_ctrls: Timing Read : 0 50344  1039500 
1040000: system.mem_ctrls: Timing Read : 0 50344  1040000 
1041500: system.mem_ctrls: Timing Read : 0 50336  1041500 
1041500: system.mem_ctrls: Timing Writ : 1 599888  1041500 
1042000: system.mem_ctrls: Timing Read : 0 50336  1042000 
1042000: system.mem_ctrls: Timing Writ : 1 599880  1042000 
1042500: system.mem_ctrls: Timing Read : 0 50344  1042500 
1043500: system.mem_ctrls: Timing Read : 0 50344  1043500 
1044000: system.mem_ctrls: Timing Read : 0 50344  1044000 
1045500: system.mem_ctrls: Timing Read : 0 50336  1045500 
1045500: system.mem_ctrls: Timing Writ : 1 599904  1045500 
1046000: system.mem_ctrls: Timing Read : 0 50336  1046000 
1046000: system.mem_ctrls: Timing Writ : 1 599896  1046000 
1046500: system.mem_ctrls: Timing Read : 0 50344  1046500 
1047500: system.mem_ctrls: Timing Read : 0 50344  1047500 
1048000: system.mem_ctrls: Timing Read : 0 50344  1048000 
1049500: system.mem_ctrls: Timing Read : 0 50336  1049500 
1049500: system.mem_ctrls: Timing Writ : 1 599920  1049500 
1050000: system.mem_ctrls: Timing Read : 0 50336  1050000 
1050000: system.mem_ctrls: Timing Writ : 1 599912  1050000 
1050500: system.mem_ctrls: Timing Read : 0 50344  1050500 
1051500: system.mem_ctrls: Timing Read : 0 50344  1051500 
1052000: system.mem_ctrls: Timing Read : 0 50344  1052000 
1053500: system.mem_ctrls: Timing Read : 0 50336  1053500 
1053500: system.mem_ctrls: Timing Writ : 1 599936  1053500 
1054000: system.mem_ctrls: Timing Read : 0 50336  1054000 
1054000: system.mem_ctrls: Timing Writ : 1 599928  1054000 
1054500: system.mem_ctrls: Timing Read : 0 50344  1054500 
1055500: system.mem_ctrls: Timing Read : 0 50344  1055500 
1056000: system.mem_ctrls: Timing Read : 0 50344  1056000 
1057500: system.mem_ctrls: Timing Read : 0 50336  1057500 
1057500: system.mem_ctrls: Timing Writ : 1 599952  1057500 
1058000: system.mem_ctrls: Timing Read : 0 50336  1058000 
1058000: system.mem_ctrls: Timing Writ : 1 599944  1058000 
1058500: system.mem_ctrls: Timing Read : 0 50344  1058500 
1059500: system.mem_ctrls: Timing Read : 0 50344  1059500 
1060000: system.mem_ctrls: Timing Read : 0 50344  1060000 
1061500: system.mem_ctrls: Timing Read : 0 50336  1061500 
1061500: system.mem_ctrls: Timing Writ : 1 599968  1061500 
1062000: system.mem_ctrls: Timing Read : 0 50336  1062000 
1062000: system.mem_ctrls: Timing Writ : 1 599960  1062000 
1062500: system.mem_ctrls: Timing Read : 0 50344  1062500 
1063500: system.mem_ctrls: Timing Read : 0 50344  1063500 
1064000: system.mem_ctrls: Timing Read : 0 50344  1064000 
1065500: system.mem_ctrls: Timing Read : 0 50336  1065500 
1065500: system.mem_ctrls: Timing Writ : 1 599984  1065500 
1066000: system.mem_ctrls: Timing Read : 0 50336  1066000 
1066000: system.mem_ctrls: Timing Writ : 1 599976  1066000 
1066500: system.mem_ctrls: Timing Read : 0 50344  1066500 
1067500: system.mem_ctrls: Timing Read : 0 50344  1067500 
1068000: system.mem_ctrls: Timing Read : 0 50344  1068000 
1069500: system.mem_ctrls: Timing Read : 0 50336  1069500 
1069500: system.mem_ctrls: Timing Writ : 1 600000  1069500 
1070000: system.mem_ctrls: Timing Read : 0 50336  1070000 
1070000: system.mem_ctrls: Timing Writ : 1 599992  1070000 
1070500: system.mem_ctrls: Timing Read : 0 50344  1070500 
1071500: system.mem_ctrls: Timing Read : 0 50344  1071500 
1072000: system.mem_ctrls: Timing Read : 0 50344  1072000 
1073500: system.mem_ctrls: Timing Read : 0 50336  1073500 
1073500: system.mem_ctrls: Timing Writ : 1 600016  1073500 
1074000: system.mem_ctrls: Timing Read : 0 50336  1074000 
1074000: system.mem_ctrls: Timing Writ : 1 600008  1074000 
1074500: system.mem_ctrls: Timing Read : 0 50344  1074500 
1075500: system.mem_ctrls: Timing Read : 0 50344  1075500 
1076000: system.mem_ctrls: Timing Read : 0 50344  1076000 
1077500: system.mem_ctrls: Timing Read : 0 50336  1077500 
1077500: system.mem_ctrls: Timing Writ : 1 600032  1077500 
1078000: system.mem_ctrls: Timing Read : 0 50336  1078000 
1078000: system.mem_ctrls: Timing Writ : 1 600024  1078000 
1078500: system.mem_ctrls: Timing Read : 0 50344  1078500 
1079500: system.mem_ctrls: Timing Read : 0 50344  1079500 
1080000: system.mem_ctrls: Timing Read : 0 50344  1080000 
1081500: system.mem_ctrls: Timing Read : 0 50336  1081500 
1081500: system.mem_ctrls: Timing Writ : 1 600048  1081500 
1082000: system.mem_ctrls: Timing Read : 0 50336  1082000 
1082000: system.mem_ctrls: Timing Writ : 1 600040  1082000 
1082500: system.mem_ctrls: Timing Read : 0 50344  1082500 
1083500: system.mem_ctrls: Timing Read : 0 50344  1083500 
1084000: system.mem_ctrls: Timing Read : 0 50344  1084000 
1085500: system.mem_ctrls: Timing Read : 0 50336  1085500 
1085500: system.mem_ctrls: Timing Writ : 1 600064  1085500 
1086000: system.mem_ctrls: Timing Read : 0 50336  1086000 
1086000: system.mem_ctrls: Timing Writ : 1 600056  1086000 
1086500: system.mem_ctrls: Timing Read : 0 50344  1086500 
1087500: system.mem_ctrls: Timing Read : 0 50344  1087500 
1088000: system.mem_ctrls: Timing Read : 0 50344  1088000 
1089500: system.mem_ctrls: Timing Read : 0 50336  1089500 
1089500: system.mem_ctrls: Timing Writ : 1 600080  1089500 
1090000: system.mem_ctrls: Timing Read : 0 50336  1090000 
1090000: system.mem_ctrls: Timing Writ : 1 600072  1090000 
1090500: system.mem_ctrls: Timing Read : 0 50344  1090500 
1091500: system.mem_ctrls: Timing Read : 0 50344  1091500 
1092000: system.mem_ctrls: Timing Read : 0 50344  1092000 
1093500: system.mem_ctrls: Timing Read : 0 50336  1093500 
1093500: system.mem_ctrls: Timing Writ : 1 600096  1093500 
1094000: system.mem_ctrls: Timing Read : 0 50336  1094000 
1094000: system.mem_ctrls: Timing Writ : 1 600088  1094000 
1094500: system.mem_ctrls: Timing Read : 0 50344  1094500 
1095500: system.mem_ctrls: Timing Read : 0 50344  1095500 
1096000: system.mem_ctrls: Timing Read : 0 50344  1096000 
1097500: system.mem_ctrls: Timing Read : 0 50336  1097500 
1097500: system.mem_ctrls: Timing Writ : 1 600112  1097500 
1098000: system.mem_ctrls: Timing Read : 0 50336  1098000 
1098000: system.mem_ctrls: Timing Writ : 1 600104  1098000 
1098500: system.mem_ctrls: Timing Read : 0 50344  1098500 
1099500: system.mem_ctrls: Timing Read : 0 50344  1099500 
1100000: system.mem_ctrls: Timing Read : 0 50344  1100000 
1101500: system.mem_ctrls: Timing Read : 0 50336  1101500 
1101500: system.mem_ctrls: Timing Writ : 1 600128  1101500 
1102000: system.mem_ctrls: Timing Read : 0 50336  1102000 
1102000: system.mem_ctrls: Timing Writ : 1 600120  1102000 
1102500: system.mem_ctrls: Timing Read : 0 50344  1102500 
1103500: system.mem_ctrls: Timing Read : 0 50344  1103500 
1104000: system.mem_ctrls: Timing Read : 0 50344  1104000 
1105500: system.mem_ctrls: Timing Read : 0 50336  1105500 
1105500: system.mem_ctrls: Timing Writ : 1 600144  1105500 
1106000: system.mem_ctrls: Timing Read : 0 50336  1106000 
1106000: system.mem_ctrls: Timing Writ : 1 600136  1106000 
1106500: system.mem_ctrls: Timing Read : 0 50344  1106500 
1107500: system.mem_ctrls: Timing Read : 0 50344  1107500 
1108000: system.mem_ctrls: Timing Read : 0 50344  1108000 
1109500: system.mem_ctrls: Timing Read : 0 50336  1109500 
1109500: system.mem_ctrls: Timing Writ : 1 600160  1109500 
1110000: system.mem_ctrls: Timing Read : 0 50336  1110000 
1110000: system.mem_ctrls: Timing Writ : 1 600152  1110000 
1110500: system.mem_ctrls: Timing Read : 0 50344  1110500 
1111500: system.mem_ctrls: Timing Read : 0 50344  1111500 
1112000: system.mem_ctrls: Timing Read : 0 50344  1112000 
1113500: system.mem_ctrls: Timing Read : 0 50336  1113500 
1113500: system.mem_ctrls: Timing Writ : 1 600176  1113500 
1114000: system.mem_ctrls: Timing Read : 0 50336  1114000 
1114000: system.mem_ctrls: Timing Writ : 1 600168  1114000 
1114500: system.mem_ctrls: Timing Read : 0 50344  1114500 
1115500: system.mem_ctrls: Timing Read : 0 50344  1115500 
1116000: system.mem_ctrls: Timing Read : 0 50344  1116000 
1117500: system.mem_ctrls: Timing Read : 0 50336  1117500 
1117500: system.mem_ctrls: Timing Writ : 1 600192  1117500 
1118000: system.mem_ctrls: Timing Read : 0 50336  1118000 
1118000: system.mem_ctrls: Timing Writ : 1 600184  1118000 
1118500: system.mem_ctrls: Timing Read : 0 50344  1118500 
1119500: system.mem_ctrls: Timing Read : 0 50344  1119500 
1120000: system.mem_ctrls: Timing Read : 0 50344  1120000 
1121500: system.mem_ctrls: Timing Read : 0 50336  1121500 
1121500: system.mem_ctrls: Timing Writ : 1 600208  1121500 
1122000: system.mem_ctrls: Timing Read : 0 50336  1122000 
1122000: system.mem_ctrls: Timing Writ : 1 600200  1122000 
1122500: system.mem_ctrls: Timing Read : 0 50344  1122500 
1123500: system.mem_ctrls: Timing Read : 0 50344  1123500 
1124000: system.mem_ctrls: Timing Read : 0 50344  1124000 
1125500: system.mem_ctrls: Timing Read : 0 50336  1125500 
1125500: system.mem_ctrls: Timing Writ : 1 600224  1125500 
1126000: system.mem_ctrls: Timing Read : 0 50336  1126000 
1126000: system.mem_ctrls: Timing Writ : 1 600216  1126000 
1126500: system.mem_ctrls: Timing Read : 0 50344  1126500 
1127500: system.mem_ctrls: Timing Read : 0 50344  1127500 
1128000: system.mem_ctrls: Timing Read : 0 50344  1128000 
1129500: system.mem_ctrls: Timing Read : 0 50336  1129500 
1129500: system.mem_ctrls: Timing Writ : 1 600240  1129500 
1130000: system.mem_ctrls: Timing Read : 0 50336  1130000 
1130000: system.mem_ctrls: Timing Writ : 1 600232  1130000 
1130500: system.mem_ctrls: Timing Read : 0 50344  1130500 
1131500: system.mem_ctrls: Timing Read : 0 50344  1131500 
1132000: system.mem_ctrls: Timing Read : 0 50344  1132000 
1133500: system.mem_ctrls: Timing Read : 0 50336  1133500 
1133500: system.mem_ctrls: Timing Writ : 1 600256  1133500 
1134000: system.mem_ctrls: Timing Read : 0 50336  1134000 
1134000: system.mem_ctrls: Timing Writ : 1 600248  1134000 
1134500: system.mem_ctrls: Timing Read : 0 50344  1134500 
1135500: system.mem_ctrls: Timing Read : 0 50344  1135500 
1136000: system.mem_ctrls: Timing Read : 0 50344  1136000 
1137500: system.mem_ctrls: Timing Read : 0 50336  1137500 
1137500: system.mem_ctrls: Timing Writ : 1 600272  1137500 
1138000: system.mem_ctrls: Timing Read : 0 50336  1138000 
1138000: system.mem_ctrls: Timing Writ : 1 600264  1138000 
1138500: system.mem_ctrls: Timing Read : 0 50344  1138500 
1139500: system.mem_ctrls: Timing Read : 0 50344  1139500 
1140000: system.mem_ctrls: Timing Read : 0 50344  1140000 
1141500: system.mem_ctrls: Timing Read : 0 50336  1141500 
1141500: system.mem_ctrls: Timing Writ : 1 600288  1141500 
1142000: system.mem_ctrls: Timing Read : 0 50336  1142000 
1142000: system.mem_ctrls: Timing Writ : 1 600280  1142000 
1142500: system.mem_ctrls: Timing Read : 0 50344  1142500 
1143500: system.mem_ctrls: Timing Read : 0 50344  1143500 
1144000: system.mem_ctrls: Timing Read : 0 50344  1144000 
1145500: system.mem_ctrls: Timing Read : 0 50336  1145500 
1145500: system.mem_ctrls: Timing Writ : 1 600304  1145500 
1146000: system.mem_ctrls: Timing Read : 0 50336  1146000 
1146000: system.mem_ctrls: Timing Writ : 1 600296  1146000 
1146500: system.mem_ctrls: Timing Read : 0 50344  1146500 
1147500: system.mem_ctrls: Timing Read : 0 50344  1147500 
1148000: system.mem_ctrls: Timing Read : 0 50344  1148000 
1149500: system.mem_ctrls: Timing Read : 0 50336  1149500 
1149500: system.mem_ctrls: Timing Writ : 1 600320  1149500 
1150000: system.mem_ctrls: Timing Read : 0 50336  1150000 
1150000: system.mem_ctrls: Timing Writ : 1 600312  1150000 
1150500: system.mem_ctrls: Timing Read : 0 50344  1150500 
1151500: system.mem_ctrls: Timing Read : 0 50344  1151500 
1152000: system.mem_ctrls: Timing Read : 0 50344  1152000 
1153500: system.mem_ctrls: Timing Read : 0 50336  1153500 
1153500: system.mem_ctrls: Timing Writ : 1 600336  1153500 
1154000: system.mem_ctrls: Timing Read : 0 50336  1154000 
1154000: system.mem_ctrls: Timing Writ : 1 600328  1154000 
1154500: system.mem_ctrls: Timing Read : 0 50344  1154500 
1155500: system.mem_ctrls: Timing Read : 0 50344  1155500 
1156000: system.mem_ctrls: Timing Read : 0 50344  1156000 
1157500: system.mem_ctrls: Timing Read : 0 50336  1157500 
1157500: system.mem_ctrls: Timing Writ : 1 600352  1157500 
1158000: system.mem_ctrls: Timing Read : 0 50336  1158000 
1158000: system.mem_ctrls: Timing Writ : 1 600344  1158000 
1158500: system.mem_ctrls: Timing Read : 0 50344  1158500 
1159500: system.mem_ctrls: Timing Read : 0 50344  1159500 
1160000: system.mem_ctrls: Timing Read : 0 50344  1160000 
1161500: system.mem_ctrls: Timing Read : 0 50336  1161500 
1161500: system.mem_ctrls: Timing Writ : 1 600368  1161500 
1162000: system.mem_ctrls: Timing Read : 0 50336  1162000 
1162000: system.mem_ctrls: Timing Writ : 1 600360  1162000 
1162500: system.mem_ctrls: Timing Read : 0 50344  1162500 
1163500: system.mem_ctrls: Timing Read : 0 50344  1163500 
1164000: system.mem_ctrls: Timing Read : 0 50344  1164000 
1165500: system.mem_ctrls: Timing Read : 0 50336  1165500 
1165500: system.mem_ctrls: Timing Writ : 1 600384  1165500 
1166000: system.mem_ctrls: Timing Read : 0 50336  1166000 
1166000: system.mem_ctrls: Timing Writ : 1 600376  1166000 
1166500: system.mem_ctrls: Timing Read : 0 50344  1166500 
1167500: system.mem_ctrls: Timing Read : 0 50344  1167500 
1168000: system.mem_ctrls: Timing Read : 0 50344  1168000 
1169500: system.mem_ctrls: Timing Read : 0 50336  1169500 
1169500: system.mem_ctrls: Timing Writ : 1 600400  1169500 
1170000: system.mem_ctrls: Timing Read : 0 50336  1170000 
1170000: system.mem_ctrls: Timing Writ : 1 600392  1170000 
1170500: system.mem_ctrls: Timing Read : 0 50344  1170500 
1171500: system.mem_ctrls: Timing Read : 0 50344  1171500 
1172000: system.mem_ctrls: Timing Read : 0 50344  1172000 
1173500: system.mem_ctrls: Timing Read : 0 50336  1173500 
1173500: system.mem_ctrls: Timing Writ : 1 600416  1173500 
1174000: system.mem_ctrls: Timing Read : 0 50336  1174000 
1174000: system.mem_ctrls: Timing Writ : 1 600408  1174000 
1174500: system.mem_ctrls: Timing Read : 0 50344  1174500 
1175500: system.mem_ctrls: Timing Read : 0 50344  1175500 
1176000: system.mem_ctrls: Timing Read : 0 50344  1176000 
1177500: system.mem_ctrls: Timing Read : 0 50336  1177500 
1177500: system.mem_ctrls: Timing Writ : 1 600432  1177500 
1178000: system.mem_ctrls: Timing Read : 0 50336  1178000 
1178000: system.mem_ctrls: Timing Writ : 1 600424  1178000 
1178500: system.mem_ctrls: Timing Read : 0 50344  1178500 
1179500: system.mem_ctrls: Timing Read : 0 50344  1179500 
1180000: system.mem_ctrls: Timing Read : 0 50344  1180000 
1181500: system.mem_ctrls: Timing Read : 0 50336  1181500 
1181500: system.mem_ctrls: Timing Writ : 1 600448  1181500 
1182000: system.mem_ctrls: Timing Read : 0 50336  1182000 
1182000: system.mem_ctrls: Timing Writ : 1 600440  1182000 
1182500: system.mem_ctrls: Timing Read : 0 50344  1182500 
1183500: system.mem_ctrls: Timing Read : 0 50344  1183500 
1184000: system.mem_ctrls: Timing Read : 0 50344  1184000 
1185500: system.mem_ctrls: Timing Read : 0 50336  1185500 
1185500: system.mem_ctrls: Timing Writ : 1 600464  1185500 
1186000: system.mem_ctrls: Timing Read : 0 50336  1186000 
1186000: system.mem_ctrls: Timing Writ : 1 600456  1186000 
1186500: system.mem_ctrls: Timing Read : 0 50344  1186500 
1187500: system.mem_ctrls: Timing Read : 0 50344  1187500 
1188000: system.mem_ctrls: Timing Read : 0 50344  1188000 
1189500: system.mem_ctrls: Timing Read : 0 50336  1189500 
1189500: system.mem_ctrls: Timing Writ : 1 600480  1189500 
1190000: system.mem_ctrls: Timing Read : 0 50336  1190000 
1190000: system.mem_ctrls: Timing Writ : 1 600472  1190000 
1190500: system.mem_ctrls: Timing Read : 0 50344  1190500 
1191500: system.mem_ctrls: Timing Read : 0 50344  1191500 
1192000: system.mem_ctrls: Timing Read : 0 50344  1192000 
1193500: system.mem_ctrls: Timing Read : 0 50336  1193500 
1193500: system.mem_ctrls: Timing Writ : 1 600496  1193500 
1194000: system.mem_ctrls: Timing Read : 0 50336  1194000 
1194000: system.mem_ctrls: Timing Writ : 1 600488  1194000 
1194500: system.mem_ctrls: Timing Read : 0 50344  1194500 
1195500: system.mem_ctrls: Timing Read : 0 50344  1195500 
1196000: system.mem_ctrls: Timing Read : 0 50344  1196000 
1197500: system.mem_ctrls: Timing Read : 0 50336  1197500 
1197500: system.mem_ctrls: Timing Writ : 1 600512  1197500 
1198000: system.mem_ctrls: Timing Read : 0 50336  1198000 
1198000: system.mem_ctrls: Timing Writ : 1 600504  1198000 
1198500: system.mem_ctrls: Timing Read : 0 50344  1198500 
1199500: system.mem_ctrls: Timing Read : 0 50344  1199500 
1200000: system.mem_ctrls: Timing Read : 0 50344  1200000 
1201500: system.mem_ctrls: Timing Read : 0 50336  1201500 
1201500: system.mem_ctrls: Timing Writ : 1 600528  1201500 
1202000: system.mem_ctrls: Timing Read : 0 50336  1202000 
1202000: system.mem_ctrls: Timing Writ : 1 600520  1202000 
1202500: system.mem_ctrls: Timing Read : 0 50344  1202500 
1203500: system.mem_ctrls: Timing Read : 0 50344  1203500 
1204000: system.mem_ctrls: Timing Read : 0 50344  1204000 
1205500: system.mem_ctrls: Timing Read : 0 50336  1205500 
1205500: system.mem_ctrls: Timing Writ : 1 600544  1205500 
1206000: system.mem_ctrls: Timing Read : 0 50336  1206000 
1206000: system.mem_ctrls: Timing Writ : 1 600536  1206000 
1206500: system.mem_ctrls: Timing Read : 0 50344  1206500 
1207500: system.mem_ctrls: Timing Read : 0 50344  1207500 
1208000: system.mem_ctrls: Timing Read : 0 50344  1208000 
1209500: system.mem_ctrls: Timing Read : 0 50336  1209500 
1209500: system.mem_ctrls: Timing Writ : 1 600560  1209500 
1210000: system.mem_ctrls: Timing Read : 0 50336  1210000 
1210000: system.mem_ctrls: Timing Writ : 1 600552  1210000 
1210500: system.mem_ctrls: Timing Read : 0 50344  1210500 
1211500: system.mem_ctrls: Timing Read : 0 50344  1211500 
1212000: system.mem_ctrls: Timing Read : 0 50344  1212000 
1213500: system.mem_ctrls: Timing Read : 0 50336  1213500 
1213500: system.mem_ctrls: Timing Writ : 1 600576  1213500 
1214000: system.mem_ctrls: Timing Read : 0 50336  1214000 
1214000: system.mem_ctrls: Timing Writ : 1 600568  1214000 
1214500: system.mem_ctrls: Timing Read : 0 50344  1214500 
1215500: system.mem_ctrls: Timing Read : 0 50344  1215500 
1216000: system.mem_ctrls: Timing Read : 0 50344  1216000 
1217500: system.mem_ctrls: Timing Read : 0 50336  1217500 
1217500: system.mem_ctrls: Timing Writ : 1 600592  1217500 
1218000: system.mem_ctrls: Timing Read : 0 50336  1218000 
1218000: system.mem_ctrls: Timing Writ : 1 600584  1218000 
1218500: system.mem_ctrls: Timing Read : 0 50344  1218500 
1219500: system.mem_ctrls: Timing Read : 0 50344  1219500 
1220000: system.mem_ctrls: Timing Read : 0 50344  1220000 
1221500: system.mem_ctrls: Timing Read : 0 50336  1221500 
1221500: system.mem_ctrls: Timing Writ : 1 600608  1221500 
1222000: system.mem_ctrls: Timing Read : 0 50336  1222000 
1222000: system.mem_ctrls: Timing Writ : 1 600600  1222000 
1222500: system.mem_ctrls: Timing Read : 0 50344  1222500 
1223500: system.mem_ctrls: Timing Read : 0 50344  1223500 
1224000: system.mem_ctrls: Timing Read : 0 50344  1224000 
1225500: system.mem_ctrls: Timing Read : 0 50336  1225500 
1225500: system.mem_ctrls: Timing Writ : 1 600624  1225500 
1226000: system.mem_ctrls: Timing Read : 0 50336  1226000 
1226000: system.mem_ctrls: Timing Writ : 1 600616  1226000 
1226500: system.mem_ctrls: Timing Read : 0 50344  1226500 
1227500: system.mem_ctrls: Timing Read : 0 50344  1227500 
1228000: system.mem_ctrls: Timing Read : 0 50344  1228000 
1229500: system.mem_ctrls: Timing Read : 0 50336  1229500 
1229500: system.mem_ctrls: Timing Writ : 1 600640  1229500 
1230000: system.mem_ctrls: Timing Read : 0 50336  1230000 
1230000: system.mem_ctrls: Timing Writ : 1 600632  1230000 
1230500: system.mem_ctrls: Timing Read : 0 50344  1230500 
1231500: system.mem_ctrls: Timing Read : 0 50344  1231500 
1232000: system.mem_ctrls: Timing Read : 0 50344  1232000 
1233500: system.mem_ctrls: Timing Read : 0 50336  1233500 
1233500: system.mem_ctrls: Timing Writ : 1 600656  1233500 
1234000: system.mem_ctrls: Timing Read : 0 50336  1234000 
1234000: system.mem_ctrls: Timing Writ : 1 600648  1234000 
1234500: system.mem_ctrls: Timing Read : 0 50344  1234500 
1235500: system.mem_ctrls: Timing Read : 0 50344  1235500 
1236000: system.mem_ctrls: Timing Read : 0 50344  1236000 
1237500: system.mem_ctrls: Timing Read : 0 50336  1237500 
1237500: system.mem_ctrls: Timing Writ : 1 600672  1237500 
1238000: system.mem_ctrls: Timing Read : 0 50336  1238000 
1238000: system.mem_ctrls: Timing Writ : 1 600664  1238000 
1238500: system.mem_ctrls: Timing Read : 0 50344  1238500 
1239500: system.mem_ctrls: Timing Read : 0 50344  1239500 
1240000: system.mem_ctrls: Timing Read : 0 50344  1240000 
1241500: system.mem_ctrls: Timing Read : 0 50336  1241500 
1241500: system.mem_ctrls: Timing Writ : 1 600688  1241500 
1242000: system.mem_ctrls: Timing Read : 0 50336  1242000 
1242000: system.mem_ctrls: Timing Writ : 1 600680  1242000 
1242500: system.mem_ctrls: Timing Read : 0 50344  1242500 
1243500: system.mem_ctrls: Timing Read : 0 50344  1243500 
1244000: system.mem_ctrls: Timing Read : 0 50344  1244000 
1245500: system.mem_ctrls: Timing Read : 0 50336  1245500 
1245500: system.mem_ctrls: Timing Writ : 1 600704  1245500 
1246000: system.mem_ctrls: Timing Read : 0 50336  1246000 
1246000: system.mem_ctrls: Timing Writ : 1 600696  1246000 
1246500: system.mem_ctrls: Timing Read : 0 50344  1246500 
1247500: system.mem_ctrls: Timing Read : 0 50344  1247500 
1248000: system.mem_ctrls: Timing Read : 0 50344  1248000 
1249500: system.mem_ctrls: Timing Read : 0 50336  1249500 
1249500: system.mem_ctrls: Timing Writ : 1 600720  1249500 
1250000: system.mem_ctrls: Timing Read : 0 50336  1250000 
1250000: system.mem_ctrls: Timing Writ : 1 600712  1250000 
1250500: system.mem_ctrls: Timing Read : 0 50344  1250500 
1251500: system.mem_ctrls: Timing Read : 0 50344  1251500 
1252000: system.mem_ctrls: Timing Read : 0 50344  1252000 
1253500: system.mem_ctrls: Timing Read : 0 50336  1253500 
1253500: system.mem_ctrls: Timing Writ : 1 600736  1253500 
1254000: system.mem_ctrls: Timing Read : 0 50336  1254000 
1254000: system.mem_ctrls: Timing Writ : 1 600728  1254000 
1254500: system.mem_ctrls: Timing Read : 0 50344  1254500 
1255500: system.mem_ctrls: Timing Read : 0 50344  1255500 
1256000: system.mem_ctrls: Timing Read : 0 50344  1256000 
1257500: system.mem_ctrls: Timing Read : 0 50336  1257500 
1257500: system.mem_ctrls: Timing Writ : 1 600752  1257500 
1258000: system.mem_ctrls: Timing Read : 0 50336  1258000 
1258000: system.mem_ctrls: Timing Writ : 1 600744  1258000 
1258500: system.mem_ctrls: Timing Read : 0 50344  1258500 
1259500: system.mem_ctrls: Timing Read : 0 50344  1259500 
1260000: system.mem_ctrls: Timing Read : 0 50344  1260000 
1261500: system.mem_ctrls: Timing Read : 0 50336  1261500 
1261500: system.mem_ctrls: Timing Writ : 1 600768  1261500 
1262000: system.mem_ctrls: Timing Read : 0 50336  1262000 
1262000: system.mem_ctrls: Timing Writ : 1 600760  1262000 
1262500: system.mem_ctrls: Timing Read : 0 50344  1262500 
1263500: system.mem_ctrls: Timing Read : 0 50344  1263500 
1264000: system.mem_ctrls: Timing Read : 0 50344  1264000 
1265500: system.mem_ctrls: Timing Read : 0 50336  1265500 
1265500: system.mem_ctrls: Timing Writ : 1 600784  1265500 
1266000: system.mem_ctrls: Timing Read : 0 50336  1266000 
1266000: system.mem_ctrls: Timing Writ : 1 600776  1266000 
1266500: system.mem_ctrls: Timing Read : 0 50344  1266500 
1267500: system.mem_ctrls: Timing Read : 0 50344  1267500 
1268000: system.mem_ctrls: Timing Read : 0 50344  1268000 
1269500: system.mem_ctrls: Timing Read : 0 50336  1269500 
1269500: system.mem_ctrls: Timing Writ : 1 600800  1269500 
1270000: system.mem_ctrls: Timing Read : 0 50336  1270000 
1270000: system.mem_ctrls: Timing Writ : 1 600792  1270000 
1270500: system.mem_ctrls: Timing Read : 0 50344  1270500 
1271500: system.mem_ctrls: Timing Read : 0 50344  1271500 
1272000: system.mem_ctrls: Timing Read : 0 50344  1272000 
1273500: system.mem_ctrls: Timing Read : 0 50336  1273500 
1273500: system.mem_ctrls: Timing Writ : 1 600816  1273500 
1274000: system.mem_ctrls: Timing Read : 0 50336  1274000 
1274000: system.mem_ctrls: Timing Writ : 1 600808  1274000 
1274500: system.mem_ctrls: Timing Read : 0 50344  1274500 
1275500: system.mem_ctrls: Timing Read : 0 50344  1275500 
1276000: system.mem_ctrls: Timing Read : 0 50344  1276000 
1277500: system.mem_ctrls: Timing Read : 0 50336  1277500 
1277500: system.mem_ctrls: Timing Writ : 1 600832  1277500 
1278000: system.mem_ctrls: Timing Read : 0 50336  1278000 
1278000: system.mem_ctrls: Timing Writ : 1 600824  1278000 
1278500: system.mem_ctrls: Timing Read : 0 50344  1278500 
1279500: system.mem_ctrls: Timing Read : 0 50344  1279500 
1280000: system.mem_ctrls: Timing Read : 0 50344  1280000 
1281500: system.mem_ctrls: Timing Read : 0 50336  1281500 
1281500: system.mem_ctrls: Timing Writ : 1 600848  1281500 
1282000: system.mem_ctrls: Timing Read : 0 50336  1282000 
1282000: system.mem_ctrls: Timing Writ : 1 600840  1282000 
1282500: system.mem_ctrls: Timing Read : 0 50344  1282500 
1283500: system.mem_ctrls: Timing Read : 0 50344  1283500 
1284000: system.mem_ctrls: Timing Read : 0 50344  1284000 
1285500: system.mem_ctrls: Timing Read : 0 50336  1285500 
1285500: system.mem_ctrls: Timing Writ : 1 600864  1285500 
1286000: system.mem_ctrls: Timing Read : 0 50336  1286000 
1286000: system.mem_ctrls: Timing Writ : 1 600856  1286000 
1286500: system.mem_ctrls: Timing Read : 0 50344  1286500 
1287500: system.mem_ctrls: Timing Read : 0 50344  1287500 
1288000: system.mem_ctrls: Timing Read : 0 50344  1288000 
1289500: system.mem_ctrls: Timing Read : 0 50336  1289500 
1289500: system.mem_ctrls: Timing Writ : 1 600880  1289500 
1290000: system.mem_ctrls: Timing Read : 0 50336  1290000 
1290000: system.mem_ctrls: Timing Writ : 1 600872  1290000 
1290500: system.mem_ctrls: Timing Read : 0 50344  1290500 
1291500: system.mem_ctrls: Timing Read : 0 50344  1291500 
1292000: system.mem_ctrls: Timing Read : 0 50344  1292000 
1293500: system.mem_ctrls: Timing Read : 0 50336  1293500 
1293500: system.mem_ctrls: Timing Writ : 1 600896  1293500 
1294000: system.mem_ctrls: Timing Read : 0 50336  1294000 
1294000: system.mem_ctrls: Timing Writ : 1 600888  1294000 
1294500: system.mem_ctrls: Timing Read : 0 50344  1294500 
1295500: system.mem_ctrls: Timing Read : 0 50344  1295500 
1296000: system.mem_ctrls: Timing Read : 0 50344  1296000 
1297500: system.mem_ctrls: Timing Read : 0 50336  1297500 
1297500: system.mem_ctrls: Timing Writ : 1 600912  1297500 
1298000: system.mem_ctrls: Timing Read : 0 50336  1298000 
1298000: system.mem_ctrls: Timing Writ : 1 600904  1298000 
1298500: system.mem_ctrls: Timing Read : 0 50344  1298500 
1299500: system.mem_ctrls: Timing Read : 0 50344  1299500 
1300000: system.mem_ctrls: Timing Read : 0 50344  1300000 
1301500: system.mem_ctrls: Timing Read : 0 50336  1301500 
1301500: system.mem_ctrls: Timing Writ : 1 600928  1301500 
1302000: system.mem_ctrls: Timing Read : 0 50336  1302000 
1302000: system.mem_ctrls: Timing Writ : 1 600920  1302000 
1302500: system.mem_ctrls: Timing Read : 0 50344  1302500 
1303500: system.mem_ctrls: Timing Read : 0 50344  1303500 
1304000: system.mem_ctrls: Timing Read : 0 50344  1304000 
1305500: system.mem_ctrls: Timing Read : 0 50336  1305500 
1305500: system.mem_ctrls: Timing Writ : 1 600944  1305500 
1306000: system.mem_ctrls: Timing Read : 0 50336  1306000 
1306000: system.mem_ctrls: Timing Writ : 1 600936  1306000 
1306500: system.mem_ctrls: Timing Read : 0 50344  1306500 
1307500: system.mem_ctrls: Timing Read : 0 50344  1307500 
1308000: system.mem_ctrls: Timing Read : 0 50344  1308000 
1309500: system.mem_ctrls: Timing Read : 0 50336  1309500 
1309500: system.mem_ctrls: Timing Writ : 1 600960  1309500 
1310000: system.mem_ctrls: Timing Read : 0 50336  1310000 
1310000: system.mem_ctrls: Timing Writ : 1 600952  1310000 
1310500: system.mem_ctrls: Timing Read : 0 50344  1310500 
1311500: system.mem_ctrls: Timing Read : 0 50344  1311500 
1312000: system.mem_ctrls: Timing Read : 0 50344  1312000 
1313500: system.mem_ctrls: Timing Read : 0 50336  1313500 
1313500: system.mem_ctrls: Timing Writ : 1 600976  1313500 
1314000: system.mem_ctrls: Timing Read : 0 50336  1314000 
1314000: system.mem_ctrls: Timing Writ : 1 600968  1314000 
1314500: system.mem_ctrls: Timing Read : 0 50344  1314500 
1315500: system.mem_ctrls: Timing Read : 0 50344  1315500 
1316000: system.mem_ctrls: Timing Read : 0 50344  1316000 
1317500: system.mem_ctrls: Timing Read : 0 50336  1317500 
1317500: system.mem_ctrls: Timing Writ : 1 600992  1317500 
1318000: system.mem_ctrls: Timing Read : 0 50336  1318000 
1318000: system.mem_ctrls: Timing Writ : 1 600984  1318000 
1318500: system.mem_ctrls: Timing Read : 0 50344  1318500 
1319500: system.mem_ctrls: Timing Read : 0 50344  1319500 
1320000: system.mem_ctrls: Timing Read : 0 50344  1320000 
1321500: system.mem_ctrls: Timing Read : 0 50336  1321500 
1321500: system.mem_ctrls: Timing Writ : 1 601008  1321500 
1322000: system.mem_ctrls: Timing Read : 0 50336  1322000 
1322000: system.mem_ctrls: Timing Writ : 1 601000  1322000 
1322500: system.mem_ctrls: Timing Read : 0 50344  1322500 
1323500: system.mem_ctrls: Timing Read : 0 50344  1323500 
1324000: system.mem_ctrls: Timing Read : 0 50344  1324000 
1325500: system.mem_ctrls: Timing Read : 0 50336  1325500 
1325500: system.mem_ctrls: Timing Writ : 1 601024  1325500 
1326000: system.mem_ctrls: Timing Read : 0 50336  1326000 
1326000: system.mem_ctrls: Timing Writ : 1 601016  1326000 
1326500: system.mem_ctrls: Timing Read : 0 50344  1326500 
1327500: system.mem_ctrls: Timing Read : 0 50344  1327500 
1328000: system.mem_ctrls: Timing Read : 0 50344  1328000 
1329500: system.mem_ctrls: Timing Read : 0 50336  1329500 
1329500: system.mem_ctrls: Timing Writ : 1 601040  1329500 
1330000: system.mem_ctrls: Timing Read : 0 50336  1330000 
1330000: system.mem_ctrls: Timing Writ : 1 601032  1330000 
1330500: system.mem_ctrls: Timing Read : 0 50344  1330500 
1331500: system.mem_ctrls: Timing Read : 0 50344  1331500 
1332000: system.mem_ctrls: Timing Read : 0 50344  1332000 
1333500: system.mem_ctrls: Timing Read : 0 50336  1333500 
1333500: system.mem_ctrls: Timing Writ : 1 601056  1333500 
1334000: system.mem_ctrls: Timing Read : 0 50336  1334000 
1334000: system.mem_ctrls: Timing Writ : 1 601048  1334000 
1334500: system.mem_ctrls: Timing Read : 0 50344  1334500 
1335500: system.mem_ctrls: Timing Read : 0 50344  1335500 
1336000: system.mem_ctrls: Timing Read : 0 50344  1336000 
1337500: system.mem_ctrls: Timing Read : 0 50336  1337500 
1337500: system.mem_ctrls: Timing Writ : 1 601072  1337500 
1338000: system.mem_ctrls: Timing Read : 0 50336  1338000 
1338000: system.mem_ctrls: Timing Writ : 1 601064  1338000 
1338500: system.mem_ctrls: Timing Read : 0 50344  1338500 
1339500: system.mem_ctrls: Timing Read : 0 50344  1339500 
1340000: system.mem_ctrls: Timing Read : 0 50344  1340000 
1341500: system.mem_ctrls: Timing Read : 0 50336  1341500 
1341500: system.mem_ctrls: Timing Writ : 1 601088  1341500 
1342000: system.mem_ctrls: Timing Read : 0 50336  1342000 
1342000: system.mem_ctrls: Timing Writ : 1 601080  1342000 
1342500: system.mem_ctrls: Timing Read : 0 50344  1342500 
1343500: system.mem_ctrls: Timing Read : 0 50344  1343500 
1344000: system.mem_ctrls: Timing Read : 0 50344  1344000 
1345500: system.mem_ctrls: Timing Read : 0 50336  1345500 
1345500: system.mem_ctrls: Timing Writ : 1 601104  1345500 
1346000: system.mem_ctrls: Timing Read : 0 50336  1346000 
1346000: system.mem_ctrls: Timing Writ : 1 601096  1346000 
1346500: system.mem_ctrls: Timing Read : 0 50344  1346500 
1347500: system.mem_ctrls: Timing Read : 0 50344  1347500 
1348000: system.mem_ctrls: Timing Read : 0 50344  1348000 
1349500: system.mem_ctrls: Timing Read : 0 50336  1349500 
1349500: system.mem_ctrls: Timing Writ : 1 601120  1349500 
1350000: system.mem_ctrls: Timing Read : 0 50336  1350000 
1350000: system.mem_ctrls: Timing Writ : 1 601112  1350000 
1350500: system.mem_ctrls: Timing Read : 0 50344  1350500 
1351500: system.mem_ctrls: Timing Read : 0 50344  1351500 
1352000: system.mem_ctrls: Timing Read : 0 50344  1352000 
1353500: system.mem_ctrls: Timing Read : 0 50336  1353500 
1353500: system.mem_ctrls: Timing Writ : 1 601136  1353500 
1354000: system.mem_ctrls: Timing Read : 0 50336  1354000 
1354000: system.mem_ctrls: Timing Writ : 1 601128  1354000 
1354500: system.mem_ctrls: Timing Read : 0 50344  1354500 
1355500: system.mem_ctrls: Timing Read : 0 50344  1355500 
1356000: system.mem_ctrls: Timing Read : 0 50344  1356000 
1357500: system.mem_ctrls: Timing Read : 0 50336  1357500 
1357500: system.mem_ctrls: Timing Writ : 1 601152  1357500 
1358000: system.mem_ctrls: Timing Read : 0 50336  1358000 
1358000: system.mem_ctrls: Timing Writ : 1 601144  1358000 
1358500: system.mem_ctrls: Timing Read : 0 50344  1358500 
1359500: system.mem_ctrls: Timing Read : 0 50344  1359500 
1360000: system.mem_ctrls: Timing Read : 0 50344  1360000 
1361500: system.mem_ctrls: Timing Read : 0 50336  1361500 
1361500: system.mem_ctrls: Timing Writ : 1 601168  1361500 
1362000: system.mem_ctrls: Timing Read : 0 50336  1362000 
1362000: system.mem_ctrls: Timing Writ : 1 601160  1362000 
1362500: system.mem_ctrls: Timing Read : 0 50344  1362500 
1363500: system.mem_ctrls: Timing Read : 0 50344  1363500 
1364000: system.mem_ctrls: Timing Read : 0 50344  1364000 
1365500: system.mem_ctrls: Timing Read : 0 50336  1365500 
1365500: system.mem_ctrls: Timing Writ : 1 601184  1365500 
1366000: system.mem_ctrls: Timing Read : 0 50336  1366000 
1366000: system.mem_ctrls: Timing Writ : 1 601176  1366000 
1366500: system.mem_ctrls: Timing Read : 0 50344  1366500 
1367500: system.mem_ctrls: Timing Read : 0 50344  1367500 
1368000: system.mem_ctrls: Timing Read : 0 50344  1368000 
1369500: system.mem_ctrls: Timing Read : 0 50336  1369500 
1369500: system.mem_ctrls: Timing Writ : 1 601200  1369500 
1370000: system.mem_ctrls: Timing Read : 0 50336  1370000 
1370000: system.mem_ctrls: Timing Writ : 1 601192  1370000 
1370500: system.mem_ctrls: Timing Read : 0 50344  1370500 
1371500: system.mem_ctrls: Timing Read : 0 50344  1371500 
1372000: system.mem_ctrls: Timing Read : 0 50344  1372000 
1373500: system.mem_ctrls: Timing Read : 0 50336  1373500 
1373500: system.mem_ctrls: Timing Writ : 1 601216  1373500 
1374000: system.mem_ctrls: Timing Read : 0 50336  1374000 
1374000: system.mem_ctrls: Timing Writ : 1 601208  1374000 
1374500: system.mem_ctrls: Timing Read : 0 50344  1374500 
1375500: system.mem_ctrls: Timing Read : 0 50344  1375500 
1376000: system.mem_ctrls: Timing Read : 0 50344  1376000 
1377500: system.mem_ctrls: Timing Read : 0 50336  1377500 
1377500: system.mem_ctrls: Timing Writ : 1 601232  1377500 
1378000: system.mem_ctrls: Timing Read : 0 50336  1378000 
1378000: system.mem_ctrls: Timing Writ : 1 601224  1378000 
1378500: system.mem_ctrls: Timing Read : 0 50344  1378500 
1379500: system.mem_ctrls: Timing Read : 0 50344  1379500 
1380000: system.mem_ctrls: Timing Read : 0 50344  1380000 
1381500: system.mem_ctrls: Timing Read : 0 50336  1381500 
1381500: system.mem_ctrls: Timing Writ : 1 601248  1381500 
1382000: system.mem_ctrls: Timing Read : 0 50336  1382000 
1382000: system.mem_ctrls: Timing Writ : 1 601240  1382000 
1382500: system.mem_ctrls: Timing Read : 0 50344  1382500 
1383500: system.mem_ctrls: Timing Read : 0 50344  1383500 
1384000: system.mem_ctrls: Timing Read : 0 50344  1384000 
1385500: system.mem_ctrls: Timing Read : 0 50336  1385500 
1385500: system.mem_ctrls: Timing Writ : 1 601264  1385500 
1386000: system.mem_ctrls: Timing Read : 0 50336  1386000 
1386000: system.mem_ctrls: Timing Writ : 1 601256  1386000 
1386500: system.mem_ctrls: Timing Read : 0 50344  1386500 
1387500: system.mem_ctrls: Timing Read : 0 50344  1387500 
1388000: system.mem_ctrls: Timing Read : 0 50344  1388000 
1389500: system.mem_ctrls: Timing Read : 0 50336  1389500 
1389500: system.mem_ctrls: Timing Writ : 1 601280  1389500 
1390000: system.mem_ctrls: Timing Read : 0 50336  1390000 
1390000: system.mem_ctrls: Timing Writ : 1 601272  1390000 
1390500: system.mem_ctrls: Timing Read : 0 50344  1390500 
1391500: system.mem_ctrls: Timing Read : 0 50344  1391500 
1392000: system.mem_ctrls: Timing Read : 0 50344  1392000 
1393500: system.mem_ctrls: Timing Read : 0 50336  1393500 
1393500: system.mem_ctrls: Timing Writ : 1 601296  1393500 
1394000: system.mem_ctrls: Timing Read : 0 50336  1394000 
1394000: system.mem_ctrls: Timing Writ : 1 601288  1394000 
1394500: system.mem_ctrls: Timing Read : 0 50344  1394500 
1395500: system.mem_ctrls: Timing Read : 0 50344  1395500 
1396000: system.mem_ctrls: Timing Read : 0 50344  1396000 
1397500: system.mem_ctrls: Timing Read : 0 50336  1397500 
1397500: system.mem_ctrls: Timing Writ : 1 601312  1397500 
1398000: system.mem_ctrls: Timing Read : 0 50336  1398000 
1398000: system.mem_ctrls: Timing Writ : 1 601304  1398000 
1398500: system.mem_ctrls: Timing Read : 0 50344  1398500 
1399500: system.mem_ctrls: Timing Read : 0 50344  1399500 
1400000: system.mem_ctrls: Timing Read : 0 50344  1400000 
1401500: system.mem_ctrls: Timing Read : 0 50336  1401500 
1401500: system.mem_ctrls: Timing Writ : 1 601328  1401500 
1402000: system.mem_ctrls: Timing Read : 0 50336  1402000 
1402000: system.mem_ctrls: Timing Writ : 1 601320  1402000 
1402500: system.mem_ctrls: Timing Read : 0 50344  1402500 
1403500: system.mem_ctrls: Timing Read : 0 50344  1403500 
1404000: system.mem_ctrls: Timing Read : 0 50344  1404000 
1405500: system.mem_ctrls: Timing Read : 0 50336  1405500 
1405500: system.mem_ctrls: Timing Writ : 1 601344  1405500 
1406000: system.mem_ctrls: Timing Read : 0 50336  1406000 
1406000: system.mem_ctrls: Timing Writ : 1 601336  1406000 
1406500: system.mem_ctrls: Timing Read : 0 50344  1406500 
1407500: system.mem_ctrls: Timing Read : 0 50344  1407500 
1408000: system.mem_ctrls: Timing Read : 0 50344  1408000 
1409500: system.mem_ctrls: Timing Read : 0 50336  1409500 
1409500: system.mem_ctrls: Timing Writ : 1 601360  1409500 
1410000: system.mem_ctrls: Timing Read : 0 50336  1410000 
1410000: system.mem_ctrls: Timing Writ : 1 601352  1410000 
1410500: system.mem_ctrls: Timing Read : 0 50344  1410500 
1411500: system.mem_ctrls: Timing Read : 0 50344  1411500 
1412000: system.mem_ctrls: Timing Read : 0 50344  1412000 
1413500: system.mem_ctrls: Timing Read : 0 50352  1413500 
1414500: system.mem_ctrls: Timing Read : 0 50352  1414500 
1415000: system.mem_ctrls: Timing Read : 0 50360  1415000 
1416500: system.mem_ctrls: Timing Read : 0 50392  1416500 
1417000: system.mem_ctrls: Timing Read : 0 50400  1417000 
1417500: system.mem_ctrls: Timing Read : 0 599208  1417500 
1418000: system.mem_ctrls: Timing Read : 0 50400  1418000 
1419000: system.mem_ctrls: Timing Read : 0 50400  1419000 
1419500: system.mem_ctrls: Timing Read : 0 50408  1419500 
1420500: system.mem_ctrls: Timing Read : 0 50408  1420500 
1420500: system.mem_ctrls: Timing Writ : 1 599208  1420500 
1421000: system.mem_ctrls: Timing Read : 0 50408  1421000 
1421500: system.mem_ctrls: Timing Read : 0 50416  1421500 
1422000: system.mem_ctrls: Timing Read : 0 50416  1422000 
1422500: system.mem_ctrls: Timing Read : 0 50424  1422500 
1422500: system.mem_ctrls: Timing Writ : 1 599304  1422500 
1423000: system.mem_ctrls: Timing Read : 0 50424  1423000 
1423000: system.mem_ctrls: Timing Read : 0 608824  1423000 
1424500: system.mem_ctrls: Timing Read : 0 57488  1424500 
1425000: system.mem_ctrls: Timing Read : 0 57496  1425000 
1426500: system.mem_ctrls: Timing Read : 0 56992  1426500 
1427000: system.mem_ctrls: Timing Read : 0 57000  1427000 
1427000: system.mem_ctrls: Timing Read : 0 608896  1427000 
1427500: system.mem_ctrls: Timing Read : 0 57000  1427500 
1427500: system.mem_ctrls: Timing Read : 0 608896  1427500 
1428000: system.mem_ctrls: Timing Read : 0 57000  1428000 
1428500: system.mem_ctrls: Timing Read : 0 57008  1428500 
1429000: system.mem_ctrls: Timing Read : 0 57008  1429000 
1429500: system.mem_ctrls: Timing Read : 0 57016  1429500 
1430500: system.mem_ctrls: Timing Read : 0 57016  1430500 
1431500: system.mem_ctrls: Timing Read : 0 57016  1431500 
1432000: system.mem_ctrls: Timing Read : 0 57024  1432000 
1432000: system.mem_ctrls: Timing Writ : 1 608888  1432000 
1432500: system.mem_ctrls: Timing Read : 0 57024  1432500 
1432500: system.mem_ctrls: Timing Writ : 1 608840  1432500 
1433000: system.mem_ctrls: Timing Read : 0 57024  1433000 
1433500: system.mem_ctrls: Timing Read : 0 57032  1433500 
1433500: system.mem_ctrls: Timing Writ : 1 608832  1433500 
1434000: system.mem_ctrls: Timing Read : 0 57032  1434000 
1435500: system.mem_ctrls: Timing Read : 0 57104  1435500 
1436000: system.mem_ctrls: Timing Read : 0 57112  1436000 
1436000: system.mem_ctrls: Timing Read : 0 599344  1436000 
1436500: system.mem_ctrls: Timing Read : 0 57112  1436500 
1437000: system.mem_ctrls: Timing Read : 0 57120  1437000 
1438500: system.mem_ctrls: Timing Read : 0 57496  1438500 
1439000: system.mem_ctrls: Timing Read : 0 57504  1439000 
1439500: system.mem_ctrls: Timing Read : 0 608896  1439500 
1440500: system.mem_ctrls: Timing Read : 0 57504  1440500 
1442000: system.mem_ctrls: Timing Read : 0 57544  1442000 
1442500: system.mem_ctrls: Timing Read : 0 57552  1442500 
1443000: system.mem_ctrls: Timing Read : 0 57552  1443000 
1443500: system.mem_ctrls: Timing Read : 0 57552  1443500 
1444000: system.mem_ctrls: Timing Read : 0 57560  1444000 
1444500: system.mem_ctrls: Timing Read : 0 57560  1444500 
1445000: system.mem_ctrls: Timing Read : 0 57560  1445000 
1445500: system.mem_ctrls: Timing Read : 0 57568  1445500 
1446500: system.mem_ctrls: Timing Read : 0 57568  1446500 
1447000: system.mem_ctrls: Timing Read : 0 57568  1447000 
1447500: system.mem_ctrls: Timing Read : 0 57576  1447500 
1448000: system.mem_ctrls: Timing Read : 0 57576  1448000 
1448500: system.mem_ctrls: Timing Read : 0 57576  1448500 
1449000: system.mem_ctrls: Timing Read : 0 57576  1449000 
1449500: system.mem_ctrls: Timing Read : 0 57584  1449500 
1449500: system.mem_ctrls: Timing Read : 0 601368  1449500 
1450000: system.mem_ctrls: Timing Read : 0 57584  1450000 
1450500: system.mem_ctrls: Timing Read : 0 57592  1450500 
1451000: system.mem_ctrls: Timing Read : 0 57592  1451000 
1451500: system.mem_ctrls: Timing Read : 0 57600  1451500 
1452000: system.mem_ctrls: Timing Read : 0 57600  1452000 
1453000: system.mem_ctrls: Timing Read : 0 57600  1453000 
1453500: system.mem_ctrls: Timing Read : 0 57608  1453500 
1454500: system.mem_ctrls: Timing Read : 0 57608  1454500 
1455000: system.mem_ctrls: Timing Read : 0 57608  1455000 
1456000: system.mem_ctrls: Timing Read : 0 57608  1456000 
1456500: system.mem_ctrls: Timing Read : 0 57616  1456500 
1458000: system.mem_ctrls: Timing Read : 0 57616  1458000 
1458500: system.mem_ctrls: Timing Read : 0 57616  1458500 
1459500: system.mem_ctrls: Timing Read : 0 57624  1459500 
1461000: system.mem_ctrls: Timing Read : 0 57624  1461000 
1461500: system.mem_ctrls: Timing Read : 0 57632  1461500 
1462000: system.mem_ctrls: Timing Read : 0 57632  1462000 
1462500: system.mem_ctrls: Timing Read : 0 57640  1462500 
1462500: system.mem_ctrls: Timing Read : 0 601372  1462500 
1463000: system.mem_ctrls: Timing Read : 0 57640  1463000 
1463500: system.mem_ctrls: Timing Read : 0 57640  1463500 
1465000: system.mem_ctrls: Timing Read : 0 57616  1465000 
1465500: system.mem_ctrls: Timing Read : 0 57616  1465500 
1466500: system.mem_ctrls: Timing Read : 0 57624  1466500 
1468000: system.mem_ctrls: Timing Read : 0 57624  1468000 
1468500: system.mem_ctrls: Timing Read : 0 57632  1468500 
1469000: system.mem_ctrls: Timing Read : 0 57632  1469000 
1469500: system.mem_ctrls: Timing Read : 0 57640  1469500 
1469500: system.mem_ctrls: Timing Read : 0 601376  1469500 
1470000: system.mem_ctrls: Timing Read : 0 57640  1470000 
1470500: system.mem_ctrls: Timing Read : 0 57640  1470500 
1472000: system.mem_ctrls: Timing Read : 0 57616  1472000 
1472500: system.mem_ctrls: Timing Read : 0 57616  1472500 
1473500: system.mem_ctrls: Timing Read : 0 57624  1473500 
1475000: system.mem_ctrls: Timing Read : 0 57624  1475000 
1475500: system.mem_ctrls: Timing Read : 0 57632  1475500 
1476000: system.mem_ctrls: Timing Read : 0 57632  1476000 
1476500: system.mem_ctrls: Timing Read : 0 57640  1476500 
1476500: system.mem_ctrls: Timing Read : 0 601380  1476500 
1477000: system.mem_ctrls: Timing Read : 0 57640  1477000 
1477500: system.mem_ctrls: Timing Read : 0 57640  1477500 
1479000: system.mem_ctrls: Timing Read : 0 57616  1479000 
1479500: system.mem_ctrls: Timing Read : 0 57616  1479500 
1480500: system.mem_ctrls: Timing Read : 0 57624  1480500 
1482000: system.mem_ctrls: Timing Read : 0 57872  1482000 
1482500: system.mem_ctrls: Timing Read : 0 57880  1482500 
1482500: system.mem_ctrls: Timing Read : 0 599304  1482500 
1483000: system.mem_ctrls: Timing Read : 0 57880  1483000 
1483000: system.mem_ctrls: Timing Read : 0 599328  1483000 
1483500: system.mem_ctrls: Timing Read : 0 57880  1483500 
1484000: system.mem_ctrls: Timing Read : 0 57888  1484000 
1484500: system.mem_ctrls: Timing Read : 0 57888  1484500 
1485500: system.mem_ctrls: Timing Read : 0 57888  1485500 
1486000: system.mem_ctrls: Timing Read : 0 57896  1486000 
1486000: system.mem_ctrls: Timing Read : 0 608832  1486000 
1487000: system.mem_ctrls: Timing Read : 0 57896  1487000 
1488500: system.mem_ctrls: Timing Read : 0 57896  1488500 
1489000: system.mem_ctrls: Timing Read : 0 57904  1489000 
1489000: system.mem_ctrls: Timing Read : 0 599208  1489000 
1490500: system.mem_ctrls: Timing Read : 0 57904  1490500 
1491000: system.mem_ctrls: Timing Read : 0 57912  1491000 
1492500: system.mem_ctrls: Timing Read : 0 58168  1492500 
1493000: system.mem_ctrls: Timing Read : 0 601444  1493000 
1493500: system.mem_ctrls: Timing Read : 0 58168  1493500 
1494000: system.mem_ctrls: Timing Read : 0 58176  1494000 
1494000: system.mem_ctrls: Timing Read : 0 608896  1494000 
1494500: system.mem_ctrls: Timing Read : 0 58176  1494500 
1495000: system.mem_ctrls: Timing Read : 0 58176  1495000 
1495500: system.mem_ctrls: Timing Read : 0 58184  1495500 
1496000: system.mem_ctrls: Timing Read : 0 601424  1496000 
1497000: system.mem_ctrls: Timing Read : 0 58184  1497000 
1497500: system.mem_ctrls: Timing Read : 0 58192  1497500 
1497500: system.mem_ctrls: Timing Writ : 1 608856  1497500 
1498000: system.mem_ctrls: Timing Read : 0 58192  1498000 
1499500: system.mem_ctrls: Timing Read : 0 58232  1499500 
1499500: system.mem_ctrls: Timing Read : 0 599328  1499500 
1500000: system.mem_ctrls: Timing Read : 0 58232  1500000 
1500500: system.mem_ctrls: Timing Read : 0 58240  1500500 
1500500: system.mem_ctrls: Timing Writ : 1 608880  1500500 
1501000: system.mem_ctrls: Timing Read : 0 58240  1501000 
1501500: system.mem_ctrls: Timing Read : 0 58248  1501500 
1502000: system.mem_ctrls: Timing Writ : 1 608864  1502000 
1502500: system.mem_ctrls: Timing Read : 0 58248  1502500 
1503500: system.mem_ctrls: Timing Read : 0 58248  1503500 
1504000: system.mem_ctrls: Timing Read : 0 58256  1504000 
1505000: system.mem_ctrls: Timing Read : 0 58256  1505000 
1505500: system.mem_ctrls: Timing Read : 0 58264  1505500 
1506000: system.mem_ctrls: Timing Read : 0 58264  1506000 
1506000: system.mem_ctrls: Timing Writ : 1 608872  1506000 
1506500: system.mem_ctrls: Timing Read : 0 58264  1506500 
1507000: system.mem_ctrls: Timing Read : 0 58272  1507000 
1508500: system.mem_ctrls: Timing Read : 0 58656  1508500 
1509000: system.mem_ctrls: Timing Read : 0 58664  1509000 
1509000: system.mem_ctrls: Timing Read : 0 608896  1509000 
1509500: system.mem_ctrls: Timing Read : 0 58664  1509500 
1510000: system.mem_ctrls: Timing Read : 0 601416  1510000 
1511000: system.mem_ctrls: Timing Read : 0 58672  1511000 
1511000: system.mem_ctrls: Timing Read : 0 608856  1511000 
1511500: system.mem_ctrls: Timing Read : 0 58672  1511500 
1512000: system.mem_ctrls: Timing Read : 0 58680  1512000 
1512500: system.mem_ctrls: Timing Read : 0 58680  1512500 
1513000: system.mem_ctrls: Timing Read : 0 58680  1513000 
1513500: system.mem_ctrls: Timing Read : 0 58680  1513500 
1514000: system.mem_ctrls: Timing Read : 0 58688  1514000 
1514500: system.mem_ctrls: Timing Read : 0 599208  1514500 
1516000: system.mem_ctrls: Timing Read : 0 58688  1516000 
1516500: system.mem_ctrls: Timing Read : 0 58696  1516500 
1517500: system.mem_ctrls: Timing Read : 0 58696  1517500 
1518000: system.mem_ctrls: Timing Read : 0 58696  1518000 
1518500: system.mem_ctrls: Timing Read : 0 58704  1518500 
1519500: system.mem_ctrls: Timing Read : 0 58704  1519500 
1520000: system.mem_ctrls: Timing Read : 0 58704  1520000 
1520500: system.mem_ctrls: Timing Read : 0 58712  1520500 
1520500: system.mem_ctrls: Timing Writ : 1 608848  1520500 
1521000: system.mem_ctrls: Timing Read : 0 58712  1521000 
1521500: system.mem_ctrls: Timing Read : 0 58712  1521500 
1522000: system.mem_ctrls: Timing Read : 0 58720  1522000 
1523500: system.mem_ctrls: Timing Read : 0 58720  1523500 
1524000: system.mem_ctrls: Timing Read : 0 58720  1524000 
1524500: system.mem_ctrls: Timing Read : 0 58728  1524500 
1525000: system.mem_ctrls: Timing Read : 0 526080  1525000 
1525500: system.mem_ctrls: Timing Writ : 1 608824  1525500 
1527000: system.mem_ctrls: Timing Read : 0 71056  1527000 
1528000: system.mem_ctrls: Timing Read : 0 71056  1528000 
1528500: system.mem_ctrls: Timing Read : 0 71064  1528500 
1529500: system.mem_ctrls: Timing Writ : 1 608808  1529500 
1531000: system.mem_ctrls: Timing Read : 0 79744  1531000 
1531000: system.mem_ctrls: Timing Writ : 1 608792  1531000 
1531500: system.mem_ctrls: Timing Read : 0 79744  1531500 
1532000: system.mem_ctrls: Timing Read : 0 79752  1532000 
1532000: system.mem_ctrls: Timing Writ : 1 608800  1532000 
1532500: system.mem_ctrls: Timing Read : 0 79752  1532500 
1533500: system.mem_ctrls: Timing Read : 0 79752  1533500 
1534000: system.mem_ctrls: Timing Read : 0 79760  1534000 
1534500: system.mem_ctrls: Timing Read : 0 602352  1534500 
1535000: system.mem_ctrls: Timing Read : 0 79760  1535000 
1535500: system.mem_ctrls: Timing Read : 0 79768  1535500 
1536000: system.mem_ctrls: Timing Read : 0 79768  1536000 
1537500: system.mem_ctrls: Timing Read : 0 79776  1537500 
1538000: system.mem_ctrls: Timing Read : 0 79784  1538000 
1538500: system.mem_ctrls: Timing Read : 0 79784  1538500 
1539500: system.mem_ctrls: Timing Writ : 1 608776  1539500 
1541000: system.mem_ctrls: Timing Read : 0 200960  1541000 
1541000: system.mem_ctrls: Timing Writ : 1 608768  1541000 
1541500: system.mem_ctrls: Timing Read : 0 200960  1541500 
1542000: system.mem_ctrls: Timing Read : 0 200968  1542000 
1542000: system.mem_ctrls: Timing Writ : 1 608760  1542000 
1542500: system.mem_ctrls: Timing Read : 0 200968  1542500 
1543000: system.mem_ctrls: Timing Read : 0 200968  1543000 
1543500: system.mem_ctrls: Timing Read : 0 200976  1543500 
1544500: system.mem_ctrls: Timing Read : 0 200976  1544500 
1545000: system.mem_ctrls: Timing Read : 0 200976  1545000 
1545500: system.mem_ctrls: Timing Read : 0 200984  1545500 
1546500: system.mem_ctrls: Timing Read : 0 200984  1546500 
1547000: system.mem_ctrls: Timing Read : 0 200992  1547000 
1547500: system.mem_ctrls: Timing Read : 0 200992  1547500 
1549000: system.mem_ctrls: Timing Read : 0 200992  1549000 
1549500: system.mem_ctrls: Timing Read : 0 200992  1549500 
1550000: system.mem_ctrls: Timing Read : 0 201000  1550000 
1550500: system.mem_ctrls: Timing Writ : 1 602352  1550500 
1551000: system.mem_ctrls: Timing Read : 0 201000  1551000 
1551500: system.mem_ctrls: Timing Read : 0 201008  1551500 
1553000: system.mem_ctrls: Timing Read : 0 201008  1553000 
1553000: system.mem_ctrls: Timing Read : 0 608760  1553000 
1553500: system.mem_ctrls: Timing Read : 0 201008  1553500 
1554000: system.mem_ctrls: Timing Read : 0 201016  1554000 
1554000: system.mem_ctrls: Timing Read : 0 608768  1554000 
1554500: system.mem_ctrls: Timing Read : 0 201016  1554500 
1555500: system.mem_ctrls: Timing Read : 0 201016  1555500 
1555500: system.mem_ctrls: Timing Read : 0 608776  1555500 
1557000: system.mem_ctrls: Timing Read : 0 79784  1557000 
1557500: system.mem_ctrls: Timing Read : 0 79792  1557500 
1558000: system.mem_ctrls: Timing Read : 0 79792  1558000 
1558500: system.mem_ctrls: Timing Read : 0 79800  1558500 
1560000: system.mem_ctrls: Timing Read : 0 79800  1560000 
1560500: system.mem_ctrls: Timing Read : 0 602352  1560500 
1561000: system.mem_ctrls: Timing Read : 0 79808  1561000 
1561500: system.mem_ctrls: Timing Read : 0 79808  1561500 
1562000: system.mem_ctrls: Timing Read : 0 79808  1562000 
1563500: system.mem_ctrls: Timing Read : 0 79840  1563500 
1564000: system.mem_ctrls: Timing Read : 0 79840  1564000 
1564500: system.mem_ctrls: Timing Read : 0 79848  1564500 
1565500: system.mem_ctrls: Timing Writ : 1 608776  1565500 
1567000: system.mem_ctrls: Timing Read : 0 200960  1567000 
1567000: system.mem_ctrls: Timing Writ : 1 608768  1567000 
1567500: system.mem_ctrls: Timing Read : 0 200960  1567500 
1568000: system.mem_ctrls: Timing Read : 0 200968  1568000 
1568000: system.mem_ctrls: Timing Writ : 1 608760  1568000 
1568500: system.mem_ctrls: Timing Read : 0 200968  1568500 
1569000: system.mem_ctrls: Timing Read : 0 200968  1569000 
1569500: system.mem_ctrls: Timing Read : 0 200976  1569500 
1570500: system.mem_ctrls: Timing Read : 0 200976  1570500 
1571000: system.mem_ctrls: Timing Read : 0 200976  1571000 
1571500: system.mem_ctrls: Timing Read : 0 200984  1571500 
1572500: system.mem_ctrls: Timing Read : 0 200984  1572500 
1573000: system.mem_ctrls: Timing Read : 0 200992  1573000 
1573500: system.mem_ctrls: Timing Read : 0 200992  1573500 
1575000: system.mem_ctrls: Timing Read : 0 200992  1575000 
1575500: system.mem_ctrls: Timing Read : 0 200992  1575500 
1576000: system.mem_ctrls: Timing Read : 0 201000  1576000 
1576500: system.mem_ctrls: Timing Writ : 1 602352  1576500 
1577000: system.mem_ctrls: Timing Read : 0 201000  1577000 
1577500: system.mem_ctrls: Timing Read : 0 201008  1577500 
1579000: system.mem_ctrls: Timing Read : 0 201008  1579000 
1579000: system.mem_ctrls: Timing Read : 0 608760  1579000 
1579500: system.mem_ctrls: Timing Read : 0 201008  1579500 
1580000: system.mem_ctrls: Timing Read : 0 201016  1580000 
1580000: system.mem_ctrls: Timing Read : 0 608768  1580000 
1580500: system.mem_ctrls: Timing Read : 0 201016  1580500 
1581500: system.mem_ctrls: Timing Read : 0 201016  1581500 
1581500: system.mem_ctrls: Timing Read : 0 608776  1581500 
1583000: system.mem_ctrls: Timing Read : 0 79848  1583000 
1583500: system.mem_ctrls: Timing Read : 0 79856  1583500 
1584000: system.mem_ctrls: Timing Read : 0 79856  1584000 
1584000: system.mem_ctrls: Timing Read : 0 608800  1584000 
1584500: system.mem_ctrls: Timing Read : 0 79856  1584500 
1585000: system.mem_ctrls: Timing Read : 0 79864  1585000 
1586000: system.mem_ctrls: Timing Read : 0 79864  1586000 
1586000: system.mem_ctrls: Timing Read : 0 608792  1586000 
1586500: system.mem_ctrls: Timing Read : 0 79872  1586500 
1587500: system.mem_ctrls: Timing Read : 0 79872  1587500 
1588000: system.mem_ctrls: Timing Read : 0 79872  1588000 
1588000: system.mem_ctrls: Timing Read : 0 608808  1588000 
1589500: system.mem_ctrls: Timing Read : 0 71064  1589500 
1590000: system.mem_ctrls: Timing Read : 0 71064  1590000 
1590500: system.mem_ctrls: Timing Read : 0 71064  1590500 
1591000: system.mem_ctrls: Timing Read : 0 71072  1591000 
1592000: system.mem_ctrls: Timing Read : 0 71072  1592000 
1593000: system.mem_ctrls: Timing Read : 0 71072  1593000 
1593500: system.mem_ctrls: Timing Read : 0 71080  1593500 
1594500: system.mem_ctrls: Timing Read : 0 71080  1594500 
1594500: system.mem_ctrls: Timing Read : 0 608824  1594500 
1596000: system.mem_ctrls: Timing Read : 0 58728  1596000 
1596500: system.mem_ctrls: Timing Read : 0 58728  1596500 
1597000: system.mem_ctrls: Timing Read : 0 58736  1597000 
1597500: system.mem_ctrls: Timing Read : 0 58736  1597500 
1599000: system.mem_ctrls: Timing Read : 0 58736  1599000 
1599500: system.mem_ctrls: Timing Read : 0 58744  1599500 
1600000: system.mem_ctrls: Timing Read : 0 599136  1600000 
1600500: system.mem_ctrls: Timing Read : 0 58744  1600500 
1601000: system.mem_ctrls: Timing Read : 0 58744  1601000 
1601500: system.mem_ctrls: Timing Read : 0 58752  1601500 
1603000: system.mem_ctrls: Timing Read : 0 58752  1603000 
1603500: system.mem_ctrls: Timing Read : 0 58752  1603500 
1604000: system.mem_ctrls: Timing Read : 0 58760  1604000 
1605500: system.mem_ctrls: Timing Read : 0 58760  1605500 
1606000: system.mem_ctrls: Timing Read : 0 601472  1606000 
1606500: system.mem_ctrls: Timing Read : 0 58768  1606500 
1607000: system.mem_ctrls: Timing Read : 0 601392  1607000 
1607500: system.mem_ctrls: Timing Read : 0 58768  1607500 
1608000: system.mem_ctrls: Timing Read : 0 58776  1608000 
1608500: system.mem_ctrls: Timing Read : 0 58776  1608500 
1609500: system.mem_ctrls: Timing Read : 0 58776  1609500 
1610000: system.mem_ctrls: Timing Read : 0 58784  1610000 
1610500: system.mem_ctrls: Timing Read : 0 58784  1610500 
1610500: system.mem_ctrls: Timing Read : 0 608872  1610500 
1611500: system.mem_ctrls: Timing Read : 0 58784  1611500 
1612000: system.mem_ctrls: Timing Read : 0 58792  1612000 
1612500: system.mem_ctrls: Timing Writ : 1 601472  1612500 
1613000: system.mem_ctrls: Timing Read : 0 58792  1613000 
1614000: system.mem_ctrls: Timing Read : 0 58800  1614000 
1614500: system.mem_ctrls: Timing Read : 0 58800  1614500 
1615000: system.mem_ctrls: Timing Read : 0 608864  1615000 
1616000: system.mem_ctrls: Timing Read : 0 58808  1616000 
1617000: system.mem_ctrls: Timing Read : 0 58808  1617000 
1617500: system.mem_ctrls: Timing Read : 0 58808  1617500 
1618000: system.mem_ctrls: Timing Read : 0 58816  1618000 
1619500: system.mem_ctrls: Timing Read : 0 59288  1619500 
1620000: system.mem_ctrls: Timing Read : 0 59296  1620000 
1620500: system.mem_ctrls: Timing Read : 0 599208  1620500 
1621000: system.mem_ctrls: Timing Read : 0 59296  1621000 
1621500: system.mem_ctrls: Timing Read : 0 59296  1621500 
1622000: system.mem_ctrls: Timing Read : 0 59304  1622000 
1622500: system.mem_ctrls: Timing Read : 0 59304  1622500 
1623500: system.mem_ctrls: Timing Read : 0 59304  1623500 
1624000: system.mem_ctrls: Timing Read : 0 59312  1624000 
1624500: system.mem_ctrls: Timing Read : 0 59312  1624500 
1625500: system.mem_ctrls: Timing Read : 0 59312  1625500 
1626000: system.mem_ctrls: Timing Read : 0 59312  1626000 
1626500: system.mem_ctrls: Timing Read : 0 59320  1626500 
1628000: system.mem_ctrls: Timing Read : 0 59328  1628000 
1628500: system.mem_ctrls: Timing Read : 0 59328  1628500 
1629000: system.mem_ctrls: Timing Read : 0 59336  1629000 
1630000: system.mem_ctrls: Timing Read : 0 59336  1630000 
1630500: system.mem_ctrls: Timing Read : 0 59336  1630500 
1631000: system.mem_ctrls: Timing Read : 0 59344  1631000 
1632500: system.mem_ctrls: Timing Read : 0 59344  1632500 
1633000: system.mem_ctrls: Timing Read : 0 59344  1633000 
1634500: system.mem_ctrls: Timing Read : 0 59360  1634500 
1635000: system.mem_ctrls: Timing Read : 0 59360  1635000 
1635500: system.mem_ctrls: Timing Read : 0 59368  1635500 
1635500: system.mem_ctrls: Timing Writ : 1 601392  1635500 
1636000: system.mem_ctrls: Timing Read : 0 59368  1636000 
1637000: system.mem_ctrls: Timing Read : 0 59376  1637000 
1638500: system.mem_ctrls: Timing Read : 0 59384  1638500 
1639000: system.mem_ctrls: Timing Read : 0 59392  1639000 
1639000: system.mem_ctrls: Timing Read : 0 608856  1639000 
1639500: system.mem_ctrls: Timing Read : 0 59392  1639500 
1640000: system.mem_ctrls: Timing Read : 0 59400  1640000 
1640500: system.mem_ctrls: Timing Read : 0 59400  1640500 
1641000: system.mem_ctrls: Timing Read : 0 59400  1641000 
1641500: system.mem_ctrls: Timing Read : 0 59408  1641500 
1642000: system.mem_ctrls: Timing Read : 0 59408  1642000 
1642000: system.mem_ctrls: Timing Read : 0 608848  1642000 
1643000: system.mem_ctrls: Timing Read : 0 59408  1643000 
1643500: system.mem_ctrls: Timing Read : 0 59416  1643500 
1644000: system.mem_ctrls: Timing Read : 0 59416  1644000 
1644500: system.mem_ctrls: Timing Read : 0 59416  1644500 
1645000: system.mem_ctrls: Timing Read : 0 59424  1645000 
1645500: system.mem_ctrls: Timing Read : 0 526080  1645500 
1646000: system.mem_ctrls: Timing Writ : 1 608824  1646000 
1647500: system.mem_ctrls: Timing Read : 0 71056  1647500 
1648500: system.mem_ctrls: Timing Read : 0 71056  1648500 
1649000: system.mem_ctrls: Timing Read : 0 71064  1649000 
1650000: system.mem_ctrls: Timing Writ : 1 608808  1650000 
1651500: system.mem_ctrls: Timing Read : 0 79744  1651500 
1651500: system.mem_ctrls: Timing Writ : 1 608792  1651500 
1652000: system.mem_ctrls: Timing Read : 0 79744  1652000 
1652500: system.mem_ctrls: Timing Read : 0 79752  1652500 
1652500: system.mem_ctrls: Timing Writ : 1 608800  1652500 
1653000: system.mem_ctrls: Timing Read : 0 79752  1653000 
1654000: system.mem_ctrls: Timing Read : 0 79752  1654000 
1654500: system.mem_ctrls: Timing Read : 0 79760  1654500 
1655000: system.mem_ctrls: Timing Read : 0 602352  1655000 
1655500: system.mem_ctrls: Timing Read : 0 79760  1655500 
1656000: system.mem_ctrls: Timing Read : 0 79768  1656000 
1656500: system.mem_ctrls: Timing Read : 0 79768  1656500 
1658000: system.mem_ctrls: Timing Read : 0 79768  1658000 
1658500: system.mem_ctrls: Timing Read : 0 79776  1658500 
1659000: system.mem_ctrls: Timing Read : 0 526256  1659000 
1659500: system.mem_ctrls: Timing Read : 0 79776  1659500 
1660000: system.mem_ctrls: Timing Read : 0 79776  1660000 
1661500: system.mem_ctrls: Timing Read : 0 79808  1661500 
1662000: system.mem_ctrls: Timing Read : 0 79808  1662000 
1662500: system.mem_ctrls: Timing Read : 0 79808  1662500 
1664000: system.mem_ctrls: Timing Read : 0 79816  1664000 
1664000: system.mem_ctrls: Timing Read : 0 608792  1664000 
1664500: system.mem_ctrls: Timing Read : 0 79816  1664500 
1665000: system.mem_ctrls: Timing Read : 0 79824  1665000 
1665000: system.mem_ctrls: Timing Read : 0 608800  1665000 
1665500: system.mem_ctrls: Timing Read : 0 79824  1665500 
1666000: system.mem_ctrls: Timing Read : 0 79824  1666000 
1666500: system.mem_ctrls: Timing Read : 0 79832  1666500 
1667500: system.mem_ctrls: Timing Read : 0 79832  1667500 
1667500: system.mem_ctrls: Timing Read : 0 608808  1667500 
1669000: system.mem_ctrls: Timing Read : 0 71064  1669000 
1669500: system.mem_ctrls: Timing Read : 0 71064  1669500 
1670000: system.mem_ctrls: Timing Read : 0 71064  1670000 
1670500: system.mem_ctrls: Timing Read : 0 71072  1670500 
1671500: system.mem_ctrls: Timing Read : 0 71072  1671500 
1672500: system.mem_ctrls: Timing Read : 0 71072  1672500 
1673000: system.mem_ctrls: Timing Read : 0 71080  1673000 
1674000: system.mem_ctrls: Timing Read : 0 71080  1674000 
1674000: system.mem_ctrls: Timing Read : 0 608824  1674000 
1675500: system.mem_ctrls: Timing Read : 0 59424  1675500 
1676000: system.mem_ctrls: Timing Read : 0 59432  1676000 
1676500: system.mem_ctrls: Timing Read : 0 59432  1676500 
1676500: system.mem_ctrls: Timing Writ : 1 608864  1676500 
1677000: system.mem_ctrls: Timing Read : 0 59432  1677000 
1677500: system.mem_ctrls: Timing Read : 0 59440  1677500 
1679000: system.mem_ctrls: Timing Read : 0 59440  1679000 
1679500: system.mem_ctrls: Timing Read : 0 59448  1679500 
1680000: system.mem_ctrls: Timing Read : 0 599136  1680000 
1680500: system.mem_ctrls: Timing Read : 0 59448  1680500 
1681000: system.mem_ctrls: Timing Read : 0 59448  1681000 
1682500: system.mem_ctrls: Timing Read : 0 59456  1682500 
1683000: system.mem_ctrls: Timing Read : 0 608864  1683000 
1684000: system.mem_ctrls: Timing Read : 0 59464  1684000 
1685500: system.mem_ctrls: Timing Read : 0 59464  1685500 
1686000: system.mem_ctrls: Timing Read : 0 59472  1686000 
1686000: system.mem_ctrls: Timing Read : 0 608864  1686000 
1687000: system.mem_ctrls: Timing Writ : 1 608864  1687000 
1687500: system.mem_ctrls: Timing Read : 0 59472  1687500 
1688000: system.mem_ctrls: Timing Read : 0 59480  1688000 
1688000: system.mem_ctrls: Timing Writ : 1 599304  1688000 
1688500: system.mem_ctrls: Timing Read : 0 59480  1688500 
1688500: system.mem_ctrls: Timing Read : 0 608864  1688500 
1689000: system.mem_ctrls: Timing Read : 0 59480  1689000 
1689500: system.mem_ctrls: Timing Read : 0 59488  1689500 
1690000: system.mem_ctrls: Timing Read : 0 59488  1690000 
1691000: system.mem_ctrls: Timing Read : 0 59488  1691000 
1691500: system.mem_ctrls: Timing Read : 0 59496  1691500 
1692000: system.mem_ctrls: Timing Read : 0 59488  1692000 
1692500: system.mem_ctrls: Timing Read : 0 59496  1692500 
1692500: system.mem_ctrls: Timing Writ : 1 614408  1692500 
1693000: system.mem_ctrls: Timing Read : 0 59496  1693000 
1693500: system.mem_ctrls: Timing Read : 0 59504  1693500 
1694000: system.mem_ctrls: Timing Read : 0 601392  1694000 
1694500: system.mem_ctrls: Timing Read : 0 59504  1694500 
1695000: system.mem_ctrls: Timing Read : 0 59504  1695000 
1695500: system.mem_ctrls: Timing Read : 0 59504  1695500 
1696000: system.mem_ctrls: Timing Read : 0 59512  1696000 
1696000: system.mem_ctrls: Timing Writ : 1 601392  1696000 
1696500: system.mem_ctrls: Timing Read : 0 59512  1696500 
1697000: system.mem_ctrls: Timing Read : 0 59520  1697000 
1698500: system.mem_ctrls: Timing Read : 0 58376  1698500 
1699000: system.mem_ctrls: Timing Read : 0 58384  1699000 
1699000: system.mem_ctrls: Timing Read : 0 601400  1699000 
1700000: system.mem_ctrls: Timing Read : 0 58384  1700000 
1701500: system.mem_ctrls: Timing Read : 0 58384  1701500 
1702000: system.mem_ctrls: Timing Read : 0 58392  1702000 
1702000: system.mem_ctrls: Timing Writ : 1 601400  1702000 
1702500: system.mem_ctrls: Timing Read : 0 58392  1702500 
1702500: system.mem_ctrls: Timing Read : 0 614408  1702500 
1703000: system.mem_ctrls: Timing Read : 0 58392  1703000 
1703500: system.mem_ctrls: Timing Read : 0 58400  1703500 
1704000: system.mem_ctrls: Timing Read : 0 58400  1704000 
1705000: system.mem_ctrls: Timing Read : 0 58400  1705000 
1705500: system.mem_ctrls: Timing Read : 0 58408  1705500 
1705500: system.mem_ctrls: Timing Read : 0 608832  1705500 
1706500: system.mem_ctrls: Timing Read : 0 58408  1706500 
1708000: system.mem_ctrls: Timing Read : 0 58408  1708000 
1708500: system.mem_ctrls: Timing Read : 0 58416  1708500 
1708500: system.mem_ctrls: Timing Read : 0 608896  1708500 
1709000: system.mem_ctrls: Timing Read : 0 58416  1709000 
1709500: system.mem_ctrls: Timing Read : 0 58424  1709500 
1709500: system.mem_ctrls: Timing Read : 0 608896  1709500 
1710500: system.mem_ctrls: Timing Read : 0 58424  1710500 
1711000: system.mem_ctrls: Timing Read : 0 58424  1711000 
1711500: system.mem_ctrls: Timing Read : 0 58432  1711500 
1712500: system.mem_ctrls: Timing Read : 0 58432  1712500 
1713500: system.mem_ctrls: Timing Read : 0 58440  1713500 
1713500: system.mem_ctrls: Timing Writ : 1 608896  1713500 
1714000: system.mem_ctrls: Timing Read : 0 58440  1714000 
1714500: system.mem_ctrls: Timing Read : 0 58448  1714500 
1714500: system.mem_ctrls: Timing Read : 0 608888  1714500 
1715000: system.mem_ctrls: Timing Read : 0 58448  1715000 
1715000: system.mem_ctrls: Timing Read : 0 608896  1715000 
1716500: system.mem_ctrls: Timing Read : 0 58456  1716500 
1717500: system.mem_ctrls: Timing Read : 0 58456  1717500 
1718000: system.mem_ctrls: Timing Read : 0 58464  1718000 
1718000: system.mem_ctrls: Timing Writ : 1 599304  1718000 
1718500: system.mem_ctrls: Timing Read : 0 58464  1718500 
1718500: system.mem_ctrls: Timing Writ : 1 614408  1718500 
1719000: system.mem_ctrls: Timing Read : 0 58464  1719000 
1719500: system.mem_ctrls: Timing Read : 0 58472  1719500 
1719500: system.mem_ctrls: Timing Writ : 1 614456  1719500 
1720000: system.mem_ctrls: Timing Read : 0 58472  1720000 
1720500: system.mem_ctrls: Timing Read : 0 58472  1720500 
1721000: system.mem_ctrls: Timing Read : 0 58480  1721000 
1722500: system.mem_ctrls: Timing Read : 0 56832  1722500 
1723000: system.mem_ctrls: Timing Read : 0 56840  1723000 
1724000: system.mem_ctrls: Timing Read : 0 56840  1724000 
1724000: system.mem_ctrls: Timing Read : 0 608904  1724000 
1725500: system.mem_ctrls: Timing Read : 0 56840  1725500 
1725500: system.mem_ctrls: Timing Read : 0 608912  1725500 
1727000: system.mem_ctrls: Timing Read : 0 56840  1727000 
1727000: system.mem_ctrls: Timing Read : 0 608920  1727000 
1728500: system.mem_ctrls: Timing Read : 0 56840  1728500 
1728500: system.mem_ctrls: Timing Read : 0 608928  1728500 
1730000: system.mem_ctrls: Timing Read : 0 56848  1730000 
1730000: system.mem_ctrls: Timing Read : 0 608936  1730000 
1731500: system.mem_ctrls: Timing Read : 0 56848  1731500 
1731500: system.mem_ctrls: Timing Read : 0 608944  1731500 
1733000: system.mem_ctrls: Timing Read : 0 56848  1733000 
1733000: system.mem_ctrls: Timing Read : 0 608952  1733000 
1734500: system.mem_ctrls: Timing Read : 0 63992  1734500 
1735000: system.mem_ctrls: Timing Read : 0 63992  1735000 
1735500: system.mem_ctrls: Timing Read : 0 63992  1735500 
1737000: system.mem_ctrls: Timing Read : 0 64000  1737000 
1737500: system.mem_ctrls: Timing Read : 0 64000  1737500 
1738000: system.mem_ctrls: Timing Read : 0 64008  1738000 
1739500: system.mem_ctrls: Timing Read : 0 64072  1739500 
1740000: system.mem_ctrls: Timing Writ : 1 599168  1740000 
1740500: system.mem_ctrls: Timing Read : 0 64072  1740500 
1741000: system.mem_ctrls: Timing Read : 0 64080  1741000 
1742500: system.mem_ctrls: Timing Read : 0 64016  1742500 
1743000: system.mem_ctrls: Timing Read : 0 64016  1743000 
1743500: system.mem_ctrls: Timing Read : 0 64024  1743500 
1743500: system.mem_ctrls: Timing Read : 0 608968  1743500 
1744000: system.mem_ctrls: Timing Read : 0 64024  1744000 
1744000: system.mem_ctrls: Timing Read : 0 608976  1744000 
1744500: system.mem_ctrls: Timing Read : 0 64024  1744500 
1745000: system.mem_ctrls: Timing Read : 0 64032  1745000 
1745000: system.mem_ctrls: Timing Read : 0 608984  1745000 
1745500: system.mem_ctrls: Timing Read : 0 64032  1745500 
1746000: system.mem_ctrls: Timing Read : 0 64040  1746000 
1746000: system.mem_ctrls: Timing Read : 0 608992  1746000 
1746500: system.mem_ctrls: Timing Read : 0 64040  1746500 
1747500: system.mem_ctrls: Timing Read : 0 64040  1747500 
1747500: system.mem_ctrls: Timing Read : 0 609000  1747500 
1749000: system.mem_ctrls: Timing Read : 0 82960  1749000 
1749500: system.mem_ctrls: Timing Read : 0 82968  1749500 
1750000: system.mem_ctrls: Timing Read : 0 82968  1750000 
1750500: system.mem_ctrls: Timing Read : 0 82976  1750500 
1752000: system.mem_ctrls: Timing Read : 0 82976  1752000 
1752000: system.mem_ctrls: Timing Writ : 1 614432  1752000 
1752500: system.mem_ctrls: Timing Read : 0 82976  1752500 
1753000: system.mem_ctrls: Timing Read : 0 82984  1753000 
1753000: system.mem_ctrls: Timing Writ : 1 614440  1753000 
1753500: system.mem_ctrls: Timing Read : 0 82984  1753500 
1754000: system.mem_ctrls: Timing Read : 0 82984  1754000 
1755500: system.mem_ctrls: Timing Read : 0 82984  1755500 
1756000: system.mem_ctrls: Timing Read : 0 82992  1756000 
1756500: system.mem_ctrls: Timing Read : 0 82992  1756500 
1757500: system.mem_ctrls: Timing Writ : 1 609000  1757500 
1759000: system.mem_ctrls: Timing Read : 0 63840  1759000 
1759000: system.mem_ctrls: Timing Writ : 1 608984  1759000 
1759500: system.mem_ctrls: Timing Read : 0 63840  1759500 
1760000: system.mem_ctrls: Timing Read : 0 63848  1760000 
1760000: system.mem_ctrls: Timing Writ : 1 608968  1760000 
1760500: system.mem_ctrls: Timing Read : 0 63848  1760500 
1761000: system.mem_ctrls: Timing Read : 0 63848  1761000 
1761500: system.mem_ctrls: Timing Read : 0 63856  1761500 
1761500: system.mem_ctrls: Timing Writ : 1 608976  1761500 
1762000: system.mem_ctrls: Timing Read : 0 63856  1762000 
1762000: system.mem_ctrls: Timing Writ : 1 608992  1762000 
1762500: system.mem_ctrls: Timing Read : 0 63856  1762500 
1763000: system.mem_ctrls: Timing Read : 0 63864  1763000 
1764000: system.mem_ctrls: Timing Read : 0 63864  1764000 
1764500: system.mem_ctrls: Timing Read : 0 63872  1764500 
1765000: system.mem_ctrls: Timing Read : 0 526072  1765000 
1765500: system.mem_ctrls: Timing Read : 0 63872  1765500 
1766000: system.mem_ctrls: Timing Read : 0 63872  1766000 
1767500: system.mem_ctrls: Timing Read : 0 63920  1767500 
1768000: system.mem_ctrls: Timing Read : 0 63920  1768000 
1768500: system.mem_ctrls: Timing Read : 0 63928  1768500 
1770000: system.mem_ctrls: Timing Read : 0 64040  1770000 
1770500: system.mem_ctrls: Timing Read : 0 64048  1770500 
1771000: system.mem_ctrls: Timing Read : 0 599160  1771000 
1771500: system.mem_ctrls: Timing Read : 0 64048  1771500 
1773000: system.mem_ctrls: Timing Read : 0 63936  1773000 
1773500: system.mem_ctrls: Timing Read : 0 63936  1773500 
1774000: system.mem_ctrls: Timing Read : 0 63944  1774000 
1774500: system.mem_ctrls: Timing Read : 0 63944  1774500 
1776000: system.mem_ctrls: Timing Read : 0 63952  1776000 
1776500: system.mem_ctrls: Timing Read : 0 63952  1776500 
1777000: system.mem_ctrls: Timing Read : 0 63960  1777000 
1778500: system.mem_ctrls: Timing Read : 0 64048  1778500 
1779000: system.mem_ctrls: Timing Read : 0 64056  1779000 
1779000: system.mem_ctrls: Timing Read : 0 599168  1779000 
1779500: system.mem_ctrls: Timing Read : 0 64056  1779500 
1780000: system.mem_ctrls: Timing Read : 0 64056  1780000 
1781500: system.mem_ctrls: Timing Read : 0 64064  1781500 
1782000: system.mem_ctrls: Timing Writ : 1 599168  1782000 
1782500: system.mem_ctrls: Timing Read : 0 64064  1782500 
1783000: system.mem_ctrls: Timing Read : 0 64072  1783000 
1784500: system.mem_ctrls: Timing Read : 0 63968  1784500 
1785000: system.mem_ctrls: Timing Read : 0 63976  1785000 
1785500: system.mem_ctrls: Timing Read : 0 63976  1785500 
1787000: system.mem_ctrls: Timing Read : 0 63976  1787000 
1787500: system.mem_ctrls: Timing Read : 0 63984  1787500 
1788000: system.mem_ctrls: Timing Read : 0 63984  1788000 
1789000: system.mem_ctrls: Timing Writ : 1 608952  1789000 
1790500: system.mem_ctrls: Timing Read : 0 56704  1790500 
1790500: system.mem_ctrls: Timing Writ : 1 608944  1790500 
1791500: system.mem_ctrls: Timing Read : 0 56704  1791500 
1791500: system.mem_ctrls: Timing Writ : 1 608936  1791500 
1792500: system.mem_ctrls: Timing Read : 0 56704  1792500 
1792500: system.mem_ctrls: Timing Writ : 1 608928  1792500 
1793500: system.mem_ctrls: Timing Read : 0 56704  1793500 
1794000: system.mem_ctrls: Timing Read : 0 56712  1794000 
1794500: system.mem_ctrls: Timing Read : 0 56712  1794500 
1794500: system.mem_ctrls: Timing Writ : 1 608920  1794500 
1795500: system.mem_ctrls: Timing Read : 0 56712  1795500 
1795500: system.mem_ctrls: Timing Writ : 1 608912  1795500 
1796500: system.mem_ctrls: Timing Read : 0 56712  1796500 
1796500: system.mem_ctrls: Timing Writ : 1 608904  1796500 
1797500: system.mem_ctrls: Timing Read : 0 56712  1797500 
1798000: system.mem_ctrls: Timing Read : 0 56720  1798000 
1799000: system.mem_ctrls: Timing Read : 0 56720  1799000 
1800000: system.mem_ctrls: Timing Read : 0 56720  1800000 
1800500: system.mem_ctrls: Timing Read : 0 56728  1800500 
1802000: system.mem_ctrls: Timing Read : 0 56728  1802000 
1802500: system.mem_ctrls: Timing Read : 0 56728  1802500 
1803000: system.mem_ctrls: Timing Read : 0 56736  1803000 
1803500: system.mem_ctrls: Timing Writ : 1 608896  1803500 
1804000: system.mem_ctrls: Timing Read : 0 56744  1804000 
1804000: system.mem_ctrls: Timing Read : 0 599208  1804000 
1804500: system.mem_ctrls: Timing Read : 0 56744  1804500 
1805000: system.mem_ctrls: Timing Read : 0 56744  1805000 
1805500: system.mem_ctrls: Timing Read : 0 56752  1805500 
1806500: system.mem_ctrls: Timing Read : 0 56752  1806500 
1807500: system.mem_ctrls: Timing Read : 0 56752  1807500 
1808000: system.mem_ctrls: Timing Read : 0 56760  1808000 
1808000: system.mem_ctrls: Timing Read : 0 608896  1808000 
1809500: system.mem_ctrls: Timing Read : 0 56760  1809500 
1810000: system.mem_ctrls: Timing Read : 0 56768  1810000 
1810000: system.mem_ctrls: Timing Writ : 1 608896  1810000 
1810500: system.mem_ctrls: Timing Read : 0 56768  1810500 
1812000: system.mem_ctrls: Timing Read : 0 56768  1812000 
1812500: system.mem_ctrls: Timing Read : 0 56776  1812500 
1812500: system.mem_ctrls: Timing Read : 0 608896  1812500 
1813000: system.mem_ctrls: Timing Read : 0 56776  1813000 
1813500: system.mem_ctrls: Timing Read : 0 56776  1813500 
1814000: system.mem_ctrls: Timing Read : 0 56784  1814000 
1814500: system.mem_ctrls: Timing Read : 0 56784  1814500 
1815000: system.mem_ctrls: Timing Read : 0 56784  1815000 
1815500: system.mem_ctrls: Timing Read : 0 56792  1815500 
1815500: system.mem_ctrls: Timing Read : 0 599248  1815500 
1816000: system.mem_ctrls: Timing Read : 0 56792  1816000 
1816500: system.mem_ctrls: Timing Read : 0 56792  1816500 
1818000: system.mem_ctrls: Timing Read : 0 56848  1818000 
1818500: system.mem_ctrls: Timing Read : 0 56856  1818500 
1819000: system.mem_ctrls: Timing Read : 0 608896  1819000 
1820000: system.mem_ctrls: Timing Read : 0 56856  1820000 
1821500: system.mem_ctrls: Timing Read : 0 56864  1821500 
1821500: system.mem_ctrls: Timing Read : 0 608896  1821500 
1822000: system.mem_ctrls: Timing Read : 0 56864  1822000 
1822500: system.mem_ctrls: Timing Read : 0 56872  1822500 
1823000: system.mem_ctrls: Timing Read : 0 56872  1823000 
1823500: system.mem_ctrls: Timing Read : 0 56872  1823500 
1824000: system.mem_ctrls: Timing Read : 0 56872  1824000 
1824500: system.mem_ctrls: Timing Read : 0 56880  1824500 
1825000: system.mem_ctrls: Timing Read : 0 56880  1825000 
1825500: system.mem_ctrls: Timing Read : 0 56888  1825500 
1825500: system.mem_ctrls: Timing Read : 0 599424  1825500 
1826000: system.mem_ctrls: Timing Read : 0 56888  1826000 
1826500: system.mem_ctrls: Timing Read : 0 56888  1826500 
1828000: system.mem_ctrls: Timing Read : 0 56992  1828000 
1828500: system.mem_ctrls: Timing Read : 0 57000  1828500 
1828500: system.mem_ctrls: Timing Read : 0 608896  1828500 
1829000: system.mem_ctrls: Timing Read : 0 57000  1829000 
1829000: system.mem_ctrls: Timing Read : 0 608896  1829000 
1829500: system.mem_ctrls: Timing Read : 0 57000  1829500 
1830000: system.mem_ctrls: Timing Read : 0 57008  1830000 
1830500: system.mem_ctrls: Timing Read : 0 57008  1830500 
1831000: system.mem_ctrls: Timing Read : 0 57016  1831000 
1832000: system.mem_ctrls: Timing Read : 0 57016  1832000 
1833000: system.mem_ctrls: Timing Read : 0 57016  1833000 
1833500: system.mem_ctrls: Timing Read : 0 57024  1833500 
1833500: system.mem_ctrls: Timing Writ : 1 608888  1833500 
1834000: system.mem_ctrls: Timing Read : 0 57024  1834000 
1834000: system.mem_ctrls: Timing Writ : 1 608840  1834000 
1834500: system.mem_ctrls: Timing Read : 0 57024  1834500 
1835000: system.mem_ctrls: Timing Read : 0 57032  1835000 
1835000: system.mem_ctrls: Timing Writ : 1 608832  1835000 
1835500: system.mem_ctrls: Timing Read : 0 57032  1835500 
1837000: system.mem_ctrls: Timing Read : 0 57104  1837000 
1837500: system.mem_ctrls: Timing Read : 0 57112  1837500 
1837500: system.mem_ctrls: Timing Read : 0 599344  1837500 
1838000: system.mem_ctrls: Timing Read : 0 57112  1838000 
1838500: system.mem_ctrls: Timing Read : 0 57120  1838500 
1840000: system.mem_ctrls: Timing Read : 0 57496  1840000 
1840500: system.mem_ctrls: Timing Read : 0 57504  1840500 
1841000: system.mem_ctrls: Timing Read : 0 608896  1841000 
1842000: system.mem_ctrls: Timing Read : 0 57504  1842000 
1843500: system.mem_ctrls: Timing Read : 0 57544  1843500 
1844000: system.mem_ctrls: Timing Read : 0 57552  1844000 
1844500: system.mem_ctrls: Timing Read : 0 57552  1844500 
1845000: system.mem_ctrls: Timing Read : 0 57552  1845000 
1845500: system.mem_ctrls: Timing Read : 0 57560  1845500 
1846000: system.mem_ctrls: Timing Read : 0 57560  1846000 
1846500: system.mem_ctrls: Timing Read : 0 57560  1846500 
1847000: system.mem_ctrls: Timing Read : 0 57568  1847000 
1848000: system.mem_ctrls: Timing Read : 0 57568  1848000 
1848500: system.mem_ctrls: Timing Read : 0 57568  1848500 
1849000: system.mem_ctrls: Timing Read : 0 57576  1849000 
1849500: system.mem_ctrls: Timing Read : 0 57576  1849500 
1850000: system.mem_ctrls: Timing Read : 0 57576  1850000 
1850500: system.mem_ctrls: Timing Read : 0 57576  1850500 
1851000: system.mem_ctrls: Timing Read : 0 57584  1851000 
1851000: system.mem_ctrls: Timing Read : 0 601368  1851000 
1851500: system.mem_ctrls: Timing Read : 0 57584  1851500 
1852000: system.mem_ctrls: Timing Read : 0 57592  1852000 
1852500: system.mem_ctrls: Timing Read : 0 57592  1852500 
1853000: system.mem_ctrls: Timing Read : 0 57600  1853000 
1853500: system.mem_ctrls: Timing Read : 0 57600  1853500 
1854500: system.mem_ctrls: Timing Read : 0 57600  1854500 
1855000: system.mem_ctrls: Timing Read : 0 57608  1855000 
1856000: system.mem_ctrls: Timing Read : 0 57608  1856000 
1856500: system.mem_ctrls: Timing Read : 0 57608  1856500 
1857500: system.mem_ctrls: Timing Read : 0 57608  1857500 
1858000: system.mem_ctrls: Timing Read : 0 57616  1858000 
1859500: system.mem_ctrls: Timing Read : 0 57616  1859500 
1860000: system.mem_ctrls: Timing Read : 0 57616  1860000 
1861000: system.mem_ctrls: Timing Read : 0 57624  1861000 
1862500: system.mem_ctrls: Timing Read : 0 57624  1862500 
1863000: system.mem_ctrls: Timing Read : 0 57632  1863000 
1863500: system.mem_ctrls: Timing Read : 0 57632  1863500 
1864000: system.mem_ctrls: Timing Read : 0 57640  1864000 
1864000: system.mem_ctrls: Timing Read : 0 601372  1864000 
1864500: system.mem_ctrls: Timing Read : 0 57640  1864500 
1865000: system.mem_ctrls: Timing Read : 0 57640  1865000 
1866500: system.mem_ctrls: Timing Read : 0 57616  1866500 
1867000: system.mem_ctrls: Timing Read : 0 57616  1867000 
1868000: system.mem_ctrls: Timing Read : 0 57624  1868000 
1869500: system.mem_ctrls: Timing Read : 0 57624  1869500 
1870000: system.mem_ctrls: Timing Read : 0 57632  1870000 
1870500: system.mem_ctrls: Timing Read : 0 57632  1870500 
1871000: system.mem_ctrls: Timing Read : 0 57640  1871000 
1871000: system.mem_ctrls: Timing Read : 0 601376  1871000 
1871500: system.mem_ctrls: Timing Read : 0 57640  1871500 
1872000: system.mem_ctrls: Timing Read : 0 57640  1872000 
1873500: system.mem_ctrls: Timing Read : 0 57616  1873500 
1874000: system.mem_ctrls: Timing Read : 0 57616  1874000 
1875000: system.mem_ctrls: Timing Read : 0 57624  1875000 
1876500: system.mem_ctrls: Timing Read : 0 57624  1876500 
1877000: system.mem_ctrls: Timing Read : 0 57632  1877000 
1877500: system.mem_ctrls: Timing Read : 0 57632  1877500 
1878000: system.mem_ctrls: Timing Read : 0 57640  1878000 
1878000: system.mem_ctrls: Timing Read : 0 601380  1878000 
1878500: system.mem_ctrls: Timing Read : 0 57640  1878500 
1879000: system.mem_ctrls: Timing Read : 0 57640  1879000 
1880500: system.mem_ctrls: Timing Read : 0 57616  1880500 
1881000: system.mem_ctrls: Timing Read : 0 57616  1881000 
1882000: system.mem_ctrls: Timing Read : 0 57624  1882000 
1883500: system.mem_ctrls: Timing Read : 0 57872  1883500 
1884000: system.mem_ctrls: Timing Read : 0 57880  1884000 
1884000: system.mem_ctrls: Timing Read : 0 599304  1884000 
1884500: system.mem_ctrls: Timing Read : 0 57880  1884500 
1884500: system.mem_ctrls: Timing Read : 0 614456  1884500 
1885000: system.mem_ctrls: Timing Read : 0 57880  1885000 
1885500: system.mem_ctrls: Timing Read : 0 57888  1885500 
1886000: system.mem_ctrls: Timing Read : 0 57888  1886000 
1887000: system.mem_ctrls: Timing Read : 0 57888  1887000 
1887500: system.mem_ctrls: Timing Read : 0 57896  1887500 
1887500: system.mem_ctrls: Timing Read : 0 608832  1887500 
1888500: system.mem_ctrls: Timing Read : 0 57896  1888500 
1890000: system.mem_ctrls: Timing Read : 0 58104  1890000 
1890000: system.mem_ctrls: Timing Read : 0 608896  1890000 
1891000: system.mem_ctrls: Timing Read : 0 58104  1891000 
1891500: system.mem_ctrls: Timing Read : 0 58112  1891500 
1891500: system.mem_ctrls: Timing Read : 0 608896  1891500 
1892500: system.mem_ctrls: Timing Read : 0 58112  1892500 
1893000: system.mem_ctrls: Timing Read : 0 58120  1893000 
1893500: system.mem_ctrls: Timing Read : 0 608896  1893500 
1894500: system.mem_ctrls: Timing Writ : 1 608896  1894500 
1895000: system.mem_ctrls: Timing Read : 0 58120  1895000 
1895000: system.mem_ctrls: Timing Read : 0 608888  1895000 
1895500: system.mem_ctrls: Timing Read : 0 58120  1895500 
1896000: system.mem_ctrls: Timing Read : 0 58128  1896000 
1897000: system.mem_ctrls: Timing Read : 0 58128  1897000 
1897500: system.mem_ctrls: Timing Read : 0 58136  1897500 
1897500: system.mem_ctrls: Timing Read : 0 608896  1897500 
1899000: system.mem_ctrls: Timing Read : 0 58136  1899000 
1900000: system.mem_ctrls: Timing Read : 0 58136  1900000 
1900500: system.mem_ctrls: Timing Read : 0 58144  1900500 
1900500: system.mem_ctrls: Timing Writ : 1 599304  1900500 
1901000: system.mem_ctrls: Timing Read : 0 58144  1901000 
1901500: system.mem_ctrls: Timing Read : 0 58152  1901500 
1901500: system.mem_ctrls: Timing Writ : 1 614456  1901500 
1902000: system.mem_ctrls: Timing Read : 0 58152  1902000 
1902500: system.mem_ctrls: Timing Read : 0 58160  1902500 
1902500: system.mem_ctrls: Timing Writ : 1 614504  1902500 
1903000: system.mem_ctrls: Timing Read : 0 58160  1903000 
1903500: system.mem_ctrls: Timing Read : 0 58168  1903500 
1905000: system.mem_ctrls: Timing Read : 0 56944  1905000 
1905500: system.mem_ctrls: Timing Read : 0 56952  1905500 
1906500: system.mem_ctrls: Timing Read : 0 56952  1906500 
1906500: system.mem_ctrls: Timing Read : 0 608904  1906500 
1908000: system.mem_ctrls: Timing Read : 0 56952  1908000 
1908000: system.mem_ctrls: Timing Read : 0 608912  1908000 
1909500: system.mem_ctrls: Timing Read : 0 56952  1909500 
1909500: system.mem_ctrls: Timing Read : 0 608920  1909500 
1911000: system.mem_ctrls: Timing Read : 0 56952  1911000 
1911000: system.mem_ctrls: Timing Read : 0 608928  1911000 
1912500: system.mem_ctrls: Timing Read : 0 56952  1912500 
1913000: system.mem_ctrls: Timing Read : 0 56960  1913000 
1913000: system.mem_ctrls: Timing Read : 0 608936  1913000 
1914500: system.mem_ctrls: Timing Read : 0 56960  1914500 
1914500: system.mem_ctrls: Timing Read : 0 608944  1914500 
1916000: system.mem_ctrls: Timing Read : 0 56960  1916000 
1916000: system.mem_ctrls: Timing Read : 0 608952  1916000 
1917500: system.mem_ctrls: Timing Read : 0 63992  1917500 
1918000: system.mem_ctrls: Timing Read : 0 63992  1918000 
1918500: system.mem_ctrls: Timing Read : 0 63992  1918500 
1920000: system.mem_ctrls: Timing Read : 0 64000  1920000 
1920500: system.mem_ctrls: Timing Read : 0 64000  1920500 
1921000: system.mem_ctrls: Timing Read : 0 64008  1921000 
1922500: system.mem_ctrls: Timing Read : 0 64072  1922500 
1923000: system.mem_ctrls: Timing Writ : 1 599168  1923000 
1923500: system.mem_ctrls: Timing Read : 0 64072  1923500 
1924000: system.mem_ctrls: Timing Read : 0 64080  1924000 
1925500: system.mem_ctrls: Timing Read : 0 64016  1925500 
1926000: system.mem_ctrls: Timing Read : 0 64016  1926000 
1926500: system.mem_ctrls: Timing Read : 0 64024  1926500 
1926500: system.mem_ctrls: Timing Read : 0 608968  1926500 
1927000: system.mem_ctrls: Timing Read : 0 64024  1927000 
1927000: system.mem_ctrls: Timing Read : 0 608976  1927000 
1927500: system.mem_ctrls: Timing Read : 0 64024  1927500 
1928000: system.mem_ctrls: Timing Read : 0 64032  1928000 
1928000: system.mem_ctrls: Timing Read : 0 608984  1928000 
1928500: system.mem_ctrls: Timing Read : 0 64032  1928500 
1929000: system.mem_ctrls: Timing Read : 0 64040  1929000 
1929000: system.mem_ctrls: Timing Read : 0 608992  1929000 
1929500: system.mem_ctrls: Timing Read : 0 64040  1929500 
1930500: system.mem_ctrls: Timing Read : 0 64040  1930500 
1930500: system.mem_ctrls: Timing Read : 0 609000  1930500 
1932000: system.mem_ctrls: Timing Read : 0 83000  1932000 
1932500: system.mem_ctrls: Timing Read : 0 83000  1932500 
1933000: system.mem_ctrls: Timing Read : 0 83000  1933000 
1933500: system.mem_ctrls: Timing Read : 0 83008  1933500 
1935000: system.mem_ctrls: Timing Read : 0 83008  1935000 
1935000: system.mem_ctrls: Timing Writ : 1 614480  1935000 
1935500: system.mem_ctrls: Timing Read : 0 83016  1935500 
1935500: system.mem_ctrls: Timing Writ : 1 614488  1935500 
1936000: system.mem_ctrls: Timing Read : 0 83016  1936000 
1936500: system.mem_ctrls: Timing Read : 0 83024  1936500 
1937000: system.mem_ctrls: Timing Read : 0 609008  1937000 
1938000: system.mem_ctrls: Timing Read : 0 83024  1938000 
1939500: system.mem_ctrls: Timing Read : 0 83024  1939500 
1940000: system.mem_ctrls: Timing Read : 0 83032  1940000 
1941000: system.mem_ctrls: Timing Writ : 1 609000  1941000 
1942500: system.mem_ctrls: Timing Read : 0 63840  1942500 
1942500: system.mem_ctrls: Timing Writ : 1 608984  1942500 
1943000: system.mem_ctrls: Timing Read : 0 63840  1943000 
1943500: system.mem_ctrls: Timing Read : 0 63848  1943500 
1943500: system.mem_ctrls: Timing Writ : 1 608968  1943500 
1944000: system.mem_ctrls: Timing Read : 0 63848  1944000 
1944500: system.mem_ctrls: Timing Read : 0 63848  1944500 
1945000: system.mem_ctrls: Timing Read : 0 63856  1945000 
1945000: system.mem_ctrls: Timing Writ : 1 608976  1945000 
1945500: system.mem_ctrls: Timing Read : 0 63856  1945500 
1945500: system.mem_ctrls: Timing Writ : 1 608992  1945500 
1946000: system.mem_ctrls: Timing Read : 0 63856  1946000 
1946500: system.mem_ctrls: Timing Read : 0 63864  1946500 
1947500: system.mem_ctrls: Timing Read : 0 63864  1947500 
1948000: system.mem_ctrls: Timing Read : 0 63872  1948000 
1948500: system.mem_ctrls: Timing Read : 0 526072  1948500 
1949000: system.mem_ctrls: Timing Read : 0 63872  1949000 
1949500: system.mem_ctrls: Timing Read : 0 63872  1949500 
1951000: system.mem_ctrls: Timing Read : 0 63920  1951000 
1951500: system.mem_ctrls: Timing Read : 0 63920  1951500 
1952000: system.mem_ctrls: Timing Read : 0 63928  1952000 
1953500: system.mem_ctrls: Timing Read : 0 64040  1953500 
1954000: system.mem_ctrls: Timing Read : 0 64048  1954000 
1954500: system.mem_ctrls: Timing Read : 0 599160  1954500 
1955000: system.mem_ctrls: Timing Read : 0 64048  1955000 
1956500: system.mem_ctrls: Timing Read : 0 63936  1956500 
1957000: system.mem_ctrls: Timing Read : 0 63936  1957000 
1957500: system.mem_ctrls: Timing Read : 0 63944  1957500 
1958000: system.mem_ctrls: Timing Read : 0 63944  1958000 
1959500: system.mem_ctrls: Timing Read : 0 63952  1959500 
1960000: system.mem_ctrls: Timing Read : 0 63952  1960000 
1960500: system.mem_ctrls: Timing Read : 0 63960  1960500 
1962000: system.mem_ctrls: Timing Read : 0 64048  1962000 
1962500: system.mem_ctrls: Timing Read : 0 64056  1962500 
1962500: system.mem_ctrls: Timing Read : 0 599168  1962500 
1963000: system.mem_ctrls: Timing Read : 0 64056  1963000 
1963500: system.mem_ctrls: Timing Read : 0 64056  1963500 
1965000: system.mem_ctrls: Timing Read : 0 64064  1965000 
1965500: system.mem_ctrls: Timing Writ : 1 599168  1965500 
1966000: system.mem_ctrls: Timing Read : 0 64064  1966000 
1966500: system.mem_ctrls: Timing Read : 0 64072  1966500 
1968000: system.mem_ctrls: Timing Read : 0 63968  1968000 
1968500: system.mem_ctrls: Timing Read : 0 63976  1968500 
1969000: system.mem_ctrls: Timing Read : 0 63976  1969000 
1970500: system.mem_ctrls: Timing Read : 0 63976  1970500 
1971000: system.mem_ctrls: Timing Read : 0 63984  1971000 
1971500: system.mem_ctrls: Timing Read : 0 63984  1971500 
1972500: system.mem_ctrls: Timing Writ : 1 608952  1972500 
1974000: system.mem_ctrls: Timing Read : 0 56704  1974000 
1974000: system.mem_ctrls: Timing Writ : 1 608944  1974000 
1975000: system.mem_ctrls: Timing Read : 0 56704  1975000 
1975000: system.mem_ctrls: Timing Writ : 1 608936  1975000 
1976000: system.mem_ctrls: Timing Read : 0 56704  1976000 
1976000: system.mem_ctrls: Timing Writ : 1 608928  1976000 
1977000: system.mem_ctrls: Timing Read : 0 56704  1977000 
1977500: system.mem_ctrls: Timing Read : 0 56712  1977500 
1978000: system.mem_ctrls: Timing Read : 0 56712  1978000 
1978000: system.mem_ctrls: Timing Writ : 1 608920  1978000 
1979000: system.mem_ctrls: Timing Read : 0 56712  1979000 
1979000: system.mem_ctrls: Timing Writ : 1 608912  1979000 
1980000: system.mem_ctrls: Timing Read : 0 56712  1980000 
1980000: system.mem_ctrls: Timing Writ : 1 608904  1980000 
1981000: system.mem_ctrls: Timing Read : 0 56712  1981000 
1981500: system.mem_ctrls: Timing Read : 0 56720  1981500 
1982500: system.mem_ctrls: Timing Read : 0 56720  1982500 
1983500: system.mem_ctrls: Timing Read : 0 56720  1983500 
1984000: system.mem_ctrls: Timing Read : 0 56728  1984000 
1985500: system.mem_ctrls: Timing Read : 0 56728  1985500 
1986000: system.mem_ctrls: Timing Read : 0 56728  1986000 
1986500: system.mem_ctrls: Timing Read : 0 56736  1986500 
1987000: system.mem_ctrls: Timing Writ : 1 608896  1987000 
1987500: system.mem_ctrls: Timing Read : 0 56744  1987500 
1987500: system.mem_ctrls: Timing Read : 0 599208  1987500 
1988000: system.mem_ctrls: Timing Read : 0 56744  1988000 
1988500: system.mem_ctrls: Timing Read : 0 56744  1988500 
1989000: system.mem_ctrls: Timing Read : 0 56752  1989000 
1990000: system.mem_ctrls: Timing Read : 0 56752  1990000 
1991000: system.mem_ctrls: Timing Read : 0 56752  1991000 
1991500: system.mem_ctrls: Timing Read : 0 56760  1991500 
1991500: system.mem_ctrls: Timing Read : 0 608896  1991500 
1993000: system.mem_ctrls: Timing Read : 0 56760  1993000 
1993500: system.mem_ctrls: Timing Read : 0 56768  1993500 
1993500: system.mem_ctrls: Timing Writ : 1 608896  1993500 
1994000: system.mem_ctrls: Timing Read : 0 56768  1994000 
1995500: system.mem_ctrls: Timing Read : 0 56768  1995500 
1996000: system.mem_ctrls: Timing Read : 0 56776  1996000 
1996000: system.mem_ctrls: Timing Read : 0 608896  1996000 
1996500: system.mem_ctrls: Timing Read : 0 56776  1996500 
1997000: system.mem_ctrls: Timing Read : 0 56776  1997000 
1997500: system.mem_ctrls: Timing Read : 0 56784  1997500 
1998000: system.mem_ctrls: Timing Read : 0 56784  1998000 
1998500: system.mem_ctrls: Timing Read : 0 56784  1998500 
1999000: system.mem_ctrls: Timing Read : 0 56792  1999000 
1999000: system.mem_ctrls: Timing Read : 0 599248  1999000 
1999500: system.mem_ctrls: Timing Read : 0 56792  1999500 
2000000: system.mem_ctrls: Timing Read : 0 56792  2000000 
2001500: system.mem_ctrls: Timing Read : 0 56848  2001500 
2002000: system.mem_ctrls: Timing Read : 0 56856  2002000 
2002500: system.mem_ctrls: Timing Read : 0 608896  2002500 
2003500: system.mem_ctrls: Timing Read : 0 56856  2003500 
2005000: system.mem_ctrls: Timing Read : 0 56864  2005000 
2005000: system.mem_ctrls: Timing Read : 0 608896  2005000 
2005500: system.mem_ctrls: Timing Read : 0 56864  2005500 
2006000: system.mem_ctrls: Timing Read : 0 56872  2006000 
2006500: system.mem_ctrls: Timing Read : 0 56872  2006500 
2007000: system.mem_ctrls: Timing Read : 0 56872  2007000 
2007500: system.mem_ctrls: Timing Read : 0 56872  2007500 
2008000: system.mem_ctrls: Timing Read : 0 56880  2008000 
2008500: system.mem_ctrls: Timing Read : 0 56880  2008500 
2009000: system.mem_ctrls: Timing Read : 0 56888  2009000 
2009000: system.mem_ctrls: Timing Read : 0 599424  2009000 
2009500: system.mem_ctrls: Timing Read : 0 56888  2009500 
2010000: system.mem_ctrls: Timing Read : 0 56888  2010000 
2011500: system.mem_ctrls: Timing Read : 0 56992  2011500 
2012000: system.mem_ctrls: Timing Read : 0 57000  2012000 
2012000: system.mem_ctrls: Timing Read : 0 608896  2012000 
2012500: system.mem_ctrls: Timing Read : 0 57000  2012500 
2012500: system.mem_ctrls: Timing Read : 0 608896  2012500 
2013000: system.mem_ctrls: Timing Read : 0 57000  2013000 
2013500: system.mem_ctrls: Timing Read : 0 57008  2013500 
2014000: system.mem_ctrls: Timing Read : 0 57008  2014000 
2014500: system.mem_ctrls: Timing Read : 0 57016  2014500 
2015500: system.mem_ctrls: Timing Read : 0 57016  2015500 
2016500: system.mem_ctrls: Timing Read : 0 57016  2016500 
2017000: system.mem_ctrls: Timing Read : 0 57024  2017000 
2017000: system.mem_ctrls: Timing Writ : 1 608888  2017000 
2017500: system.mem_ctrls: Timing Read : 0 57024  2017500 
2017500: system.mem_ctrls: Timing Writ : 1 608840  2017500 
2018000: system.mem_ctrls: Timing Read : 0 57024  2018000 
2018500: system.mem_ctrls: Timing Read : 0 57032  2018500 
2018500: system.mem_ctrls: Timing Writ : 1 608832  2018500 
2019000: system.mem_ctrls: Timing Read : 0 57032  2019000 
2020500: system.mem_ctrls: Timing Read : 0 57104  2020500 
2021000: system.mem_ctrls: Timing Read : 0 57112  2021000 
2021000: system.mem_ctrls: Timing Read : 0 599344  2021000 
2021500: system.mem_ctrls: Timing Read : 0 57112  2021500 
2022000: system.mem_ctrls: Timing Read : 0 57120  2022000 
2023500: system.mem_ctrls: Timing Read : 0 57496  2023500 
2024000: system.mem_ctrls: Timing Read : 0 57504  2024000 
2024500: system.mem_ctrls: Timing Read : 0 608896  2024500 
2025500: system.mem_ctrls: Timing Read : 0 57504  2025500 
2027000: system.mem_ctrls: Timing Read : 0 57544  2027000 
2027500: system.mem_ctrls: Timing Read : 0 57552  2027500 
2028000: system.mem_ctrls: Timing Read : 0 57552  2028000 
2028500: system.mem_ctrls: Timing Read : 0 57552  2028500 
2029000: system.mem_ctrls: Timing Read : 0 57560  2029000 
2029500: system.mem_ctrls: Timing Read : 0 57560  2029500 
2030000: system.mem_ctrls: Timing Read : 0 57560  2030000 
2030500: system.mem_ctrls: Timing Read : 0 57568  2030500 
2031500: system.mem_ctrls: Timing Read : 0 57568  2031500 
2032000: system.mem_ctrls: Timing Read : 0 57568  2032000 
2032500: system.mem_ctrls: Timing Read : 0 57576  2032500 
2033000: system.mem_ctrls: Timing Read : 0 57576  2033000 
2033500: system.mem_ctrls: Timing Read : 0 57576  2033500 
2034000: system.mem_ctrls: Timing Read : 0 57576  2034000 
2034500: system.mem_ctrls: Timing Read : 0 57584  2034500 
2034500: system.mem_ctrls: Timing Read : 0 601368  2034500 
2035000: system.mem_ctrls: Timing Read : 0 57584  2035000 
2035500: system.mem_ctrls: Timing Read : 0 57592  2035500 
2036000: system.mem_ctrls: Timing Read : 0 57592  2036000 
2036500: system.mem_ctrls: Timing Read : 0 57600  2036500 
2037000: system.mem_ctrls: Timing Read : 0 57600  2037000 
2038000: system.mem_ctrls: Timing Read : 0 57600  2038000 
2038500: system.mem_ctrls: Timing Read : 0 57608  2038500 
2039500: system.mem_ctrls: Timing Read : 0 57608  2039500 
2040000: system.mem_ctrls: Timing Read : 0 57608  2040000 
2041000: system.mem_ctrls: Timing Read : 0 57608  2041000 
2041500: system.mem_ctrls: Timing Read : 0 57616  2041500 
2043000: system.mem_ctrls: Timing Read : 0 57616  2043000 
2043500: system.mem_ctrls: Timing Read : 0 57616  2043500 
2044500: system.mem_ctrls: Timing Read : 0 57624  2044500 
2046000: system.mem_ctrls: Timing Read : 0 57624  2046000 
2046500: system.mem_ctrls: Timing Read : 0 57632  2046500 
2047000: system.mem_ctrls: Timing Read : 0 57632  2047000 
2047500: system.mem_ctrls: Timing Read : 0 57640  2047500 
2047500: system.mem_ctrls: Timing Read : 0 601372  2047500 
2048000: system.mem_ctrls: Timing Read : 0 57640  2048000 
2048500: system.mem_ctrls: Timing Read : 0 57640  2048500 
2050000: system.mem_ctrls: Timing Read : 0 57616  2050000 
2050500: system.mem_ctrls: Timing Read : 0 57616  2050500 
2051500: system.mem_ctrls: Timing Read : 0 57624  2051500 
2053000: system.mem_ctrls: Timing Read : 0 57624  2053000 
2053500: system.mem_ctrls: Timing Read : 0 57632  2053500 
2054000: system.mem_ctrls: Timing Read : 0 57632  2054000 
2054500: system.mem_ctrls: Timing Read : 0 57640  2054500 
2054500: system.mem_ctrls: Timing Read : 0 601376  2054500 
2055000: system.mem_ctrls: Timing Read : 0 57640  2055000 
2055500: system.mem_ctrls: Timing Read : 0 57640  2055500 
2057000: system.mem_ctrls: Timing Read : 0 57616  2057000 
2057500: system.mem_ctrls: Timing Read : 0 57616  2057500 
2058500: system.mem_ctrls: Timing Read : 0 57624  2058500 
2060000: system.mem_ctrls: Timing Read : 0 57624  2060000 
2060500: system.mem_ctrls: Timing Read : 0 57632  2060500 
2061000: system.mem_ctrls: Timing Read : 0 57632  2061000 
2061500: system.mem_ctrls: Timing Read : 0 57640  2061500 
2061500: system.mem_ctrls: Timing Read : 0 601380  2061500 
2062000: system.mem_ctrls: Timing Read : 0 57640  2062000 
2062500: system.mem_ctrls: Timing Read : 0 57640  2062500 
2064000: system.mem_ctrls: Timing Read : 0 57616  2064000 
2064500: system.mem_ctrls: Timing Read : 0 57616  2064500 
2065500: system.mem_ctrls: Timing Read : 0 57624  2065500 
2067000: system.mem_ctrls: Timing Read : 0 57872  2067000 
2067500: system.mem_ctrls: Timing Read : 0 57880  2067500 
2067500: system.mem_ctrls: Timing Read : 0 599304  2067500 
2068000: system.mem_ctrls: Timing Read : 0 57880  2068000 
2068000: system.mem_ctrls: Timing Read : 0 614504  2068000 
2068500: system.mem_ctrls: Timing Read : 0 57880  2068500 
2069000: system.mem_ctrls: Timing Read : 0 57888  2069000 
2069500: system.mem_ctrls: Timing Read : 0 57888  2069500 
2070500: system.mem_ctrls: Timing Read : 0 57888  2070500 
2071000: system.mem_ctrls: Timing Read : 0 57896  2071000 
2071000: system.mem_ctrls: Timing Read : 0 608832  2071000 
2072000: system.mem_ctrls: Timing Read : 0 57896  2072000 
2073500: system.mem_ctrls: Timing Read : 0 58104  2073500 
2073500: system.mem_ctrls: Timing Read : 0 608896  2073500 
2074500: system.mem_ctrls: Timing Read : 0 58104  2074500 
2075000: system.mem_ctrls: Timing Read : 0 58112  2075000 
2075000: system.mem_ctrls: Timing Read : 0 608896  2075000 
2076000: system.mem_ctrls: Timing Read : 0 58112  2076000 
2076500: system.mem_ctrls: Timing Read : 0 58120  2076500 
2077000: system.mem_ctrls: Timing Read : 0 608896  2077000 
2078000: system.mem_ctrls: Timing Writ : 1 608896  2078000 
2078500: system.mem_ctrls: Timing Read : 0 58120  2078500 
2078500: system.mem_ctrls: Timing Read : 0 608888  2078500 
2079000: system.mem_ctrls: Timing Read : 0 58120  2079000 
2079500: system.mem_ctrls: Timing Read : 0 58128  2079500 
2080500: system.mem_ctrls: Timing Read : 0 58128  2080500 
2081000: system.mem_ctrls: Timing Read : 0 58136  2081000 
2081000: system.mem_ctrls: Timing Read : 0 608896  2081000 
2082500: system.mem_ctrls: Timing Read : 0 58136  2082500 
2083500: system.mem_ctrls: Timing Read : 0 58136  2083500 
2084000: system.mem_ctrls: Timing Read : 0 58144  2084000 
2084000: system.mem_ctrls: Timing Writ : 1 599304  2084000 
2084500: system.mem_ctrls: Timing Read : 0 58144  2084500 
2085000: system.mem_ctrls: Timing Read : 0 58152  2085000 
2085000: system.mem_ctrls: Timing Writ : 1 614504  2085000 
2085500: system.mem_ctrls: Timing Read : 0 58152  2085500 
2086000: system.mem_ctrls: Timing Read : 0 58160  2086000 
2086000: system.mem_ctrls: Timing Writ : 1 614552  2086000 
2086500: system.mem_ctrls: Timing Read : 0 58160  2086500 
2087000: system.mem_ctrls: Timing Read : 0 58168  2087000 
2088500: system.mem_ctrls: Timing Read : 0 56944  2088500 
2089000: system.mem_ctrls: Timing Read : 0 56952  2089000 
2090000: system.mem_ctrls: Timing Read : 0 56952  2090000 
2090000: system.mem_ctrls: Timing Read : 0 608904  2090000 
2091500: system.mem_ctrls: Timing Read : 0 56952  2091500 
2091500: system.mem_ctrls: Timing Read : 0 608912  2091500 
2093000: system.mem_ctrls: Timing Read : 0 56952  2093000 
2093000: system.mem_ctrls: Timing Read : 0 608920  2093000 
2094500: system.mem_ctrls: Timing Read : 0 56952  2094500 
2094500: system.mem_ctrls: Timing Read : 0 608928  2094500 
2096000: system.mem_ctrls: Timing Read : 0 56952  2096000 
2096500: system.mem_ctrls: Timing Read : 0 56960  2096500 
2096500: system.mem_ctrls: Timing Read : 0 608936  2096500 
2098000: system.mem_ctrls: Timing Read : 0 56960  2098000 
2098000: system.mem_ctrls: Timing Read : 0 608944  2098000 
2099500: system.mem_ctrls: Timing Read : 0 56960  2099500 
2099500: system.mem_ctrls: Timing Read : 0 608952  2099500 
2101000: system.mem_ctrls: Timing Read : 0 63992  2101000 
2101500: system.mem_ctrls: Timing Read : 0 63992  2101500 
2102000: system.mem_ctrls: Timing Read : 0 63992  2102000 
2103500: system.mem_ctrls: Timing Read : 0 64000  2103500 
2104000: system.mem_ctrls: Timing Read : 0 64000  2104000 
2104500: system.mem_ctrls: Timing Read : 0 64008  2104500 
2106000: system.mem_ctrls: Timing Read : 0 64072  2106000 
2106500: system.mem_ctrls: Timing Writ : 1 599168  2106500 
2107000: system.mem_ctrls: Timing Read : 0 64072  2107000 
2107500: system.mem_ctrls: Timing Read : 0 64080  2107500 
2109000: system.mem_ctrls: Timing Read : 0 64016  2109000 
2109500: system.mem_ctrls: Timing Read : 0 64016  2109500 
2110000: system.mem_ctrls: Timing Read : 0 64024  2110000 
2110000: system.mem_ctrls: Timing Read : 0 608968  2110000 
2110500: system.mem_ctrls: Timing Read : 0 64024  2110500 
2110500: system.mem_ctrls: Timing Read : 0 608976  2110500 
2111000: system.mem_ctrls: Timing Read : 0 64024  2111000 
2111500: system.mem_ctrls: Timing Read : 0 64032  2111500 
2111500: system.mem_ctrls: Timing Read : 0 608984  2111500 
2112000: system.mem_ctrls: Timing Read : 0 64032  2112000 
2112500: system.mem_ctrls: Timing Read : 0 64040  2112500 
2112500: system.mem_ctrls: Timing Read : 0 608992  2112500 
2113000: system.mem_ctrls: Timing Read : 0 64040  2113000 
2114000: system.mem_ctrls: Timing Read : 0 64040  2114000 
2114000: system.mem_ctrls: Timing Read : 0 609000  2114000 
2115500: system.mem_ctrls: Timing Read : 0 83032  2115500 
2116000: system.mem_ctrls: Timing Read : 0 83040  2116000 
2116500: system.mem_ctrls: Timing Read : 0 83040  2116500 
2117000: system.mem_ctrls: Timing Read : 0 83048  2117000 
2118500: system.mem_ctrls: Timing Read : 0 83048  2118500 
2118500: system.mem_ctrls: Timing Read : 0 609008  2118500 
2119000: system.mem_ctrls: Timing Read : 0 83048  2119000 
2119500: system.mem_ctrls: Timing Read : 0 83056  2119500 
2119500: system.mem_ctrls: Timing Writ : 1 614536  2119500 
2120000: system.mem_ctrls: Timing Read : 0 83056  2120000 
2120000: system.mem_ctrls: Timing Writ : 1 614528  2120000 
2120500: system.mem_ctrls: Timing Read : 0 83056  2120500 
2121000: system.mem_ctrls: Timing Read : 0 83064  2121000 
2121500: system.mem_ctrls: Timing Read : 0 83064  2121500 
2122000: system.mem_ctrls: Timing Read : 0 83064  2122000 
2122500: system.mem_ctrls: Timing Read : 0 83072  2122500 
2124000: system.mem_ctrls: Timing Read : 0 83080  2124000 
2124500: system.mem_ctrls: Timing Read : 0 83080  2124500 
2126000: system.mem_ctrls: Timing Read : 0 83088  2126000 
2126500: system.mem_ctrls: Timing Read : 0 527440  2126500 
2127000: system.mem_ctrls: Timing Read : 0 83088  2127000 
2127500: system.mem_ctrls: Timing Read : 0 83096  2127500 
2127500: system.mem_ctrls: Timing Writ : 1 527432  2127500 
2128000: system.mem_ctrls: Timing Read : 0 83096  2128000 
2128000: system.mem_ctrls: Timing Writ : 1 614424  2128000 
2128500: system.mem_ctrls: Timing Read : 0 83096  2128500 
2129000: system.mem_ctrls: Timing Read : 0 83104  2129000 
2129500: system.mem_ctrls: Timing Writ : 1 614416  2129500 
2130000: system.mem_ctrls: Timing Read : 0 83104  2130000 
2130500: system.mem_ctrls: Timing Read : 0 83112  2130500 
2131000: system.mem_ctrls: Timing Writ : 1 527440  2131000 
2131500: system.mem_ctrls: Timing Read : 0 83112  2131500 
2132000: system.mem_ctrls: Timing Read : 0 83112  2132000 
2132500: system.mem_ctrls: Timing Read : 0 83120  2132500 
2134000: system.mem_ctrls: Timing Read : 0 83120  2134000 
2134500: system.mem_ctrls: Timing Read : 0 527456  2134500 
2135000: system.mem_ctrls: Timing Read : 0 83128  2135000 
2135000: system.mem_ctrls: Timing Writ : 1 527448  2135000 
2135500: system.mem_ctrls: Timing Read : 0 83128  2135500 
2135500: system.mem_ctrls: Timing Writ : 1 614472  2135500 
2136000: system.mem_ctrls: Timing Read : 0 83128  2136000 
2136500: system.mem_ctrls: Timing Read : 0 83136  2136500 
2137000: system.mem_ctrls: Timing Writ : 1 614464  2137000 
2137500: system.mem_ctrls: Timing Read : 0 83136  2137500 
2138000: system.mem_ctrls: Timing Read : 0 83144  2138000 
2138500: system.mem_ctrls: Timing Writ : 1 527456  2138500 
2139000: system.mem_ctrls: Timing Read : 0 83144  2139000 
2139500: system.mem_ctrls: Timing Read : 0 83152  2139500 
2140000: system.mem_ctrls: Timing Read : 0 83152  2140000 
2141500: system.mem_ctrls: Timing Read : 0 83152  2141500 
2142000: system.mem_ctrls: Timing Read : 0 83160  2142000 
2142500: system.mem_ctrls: Timing Read : 0 527472  2142500 
2143000: system.mem_ctrls: Timing Read : 0 83160  2143000 
2143000: system.mem_ctrls: Timing Writ : 1 527464  2143000 
2143500: system.mem_ctrls: Timing Read : 0 83160  2143500 
2144000: system.mem_ctrls: Timing Read : 0 83168  2144000 
2144000: system.mem_ctrls: Timing Writ : 1 614520  2144000 
2144500: system.mem_ctrls: Timing Read : 0 83168  2144500 
2145000: system.mem_ctrls: Timing Read : 0 83176  2145000 
2145500: system.mem_ctrls: Timing Writ : 1 614512  2145500 
2146000: system.mem_ctrls: Timing Read : 0 83176  2146000 
2146500: system.mem_ctrls: Timing Read : 0 83184  2146500 
2147000: system.mem_ctrls: Timing Writ : 1 527472  2147000 
2147500: system.mem_ctrls: Timing Read : 0 83184  2147500 
2148000: system.mem_ctrls: Timing Read : 0 83184  2148000 
2148500: system.mem_ctrls: Timing Read : 0 83192  2148500 
2149000: system.mem_ctrls: Timing Read : 0 83192  2149000 
2150500: system.mem_ctrls: Timing Read : 0 83200  2150500 
2151000: system.mem_ctrls: Timing Read : 0 83200  2151000 
2151500: system.mem_ctrls: Timing Read : 0 83208  2151500 
2151500: system.mem_ctrls: Timing Read : 0 609016  2151500 
2152000: system.mem_ctrls: Timing Read : 0 83208  2152000 
2152500: system.mem_ctrls: Timing Read : 0 83216  2152500 
2152500: system.mem_ctrls: Timing Read : 0 609024  2152500 
2153000: system.mem_ctrls: Timing Read : 0 83216  2153000 
2153000: system.mem_ctrls: Timing Read : 0 609032  2153000 
2153500: system.mem_ctrls: Timing Read : 0 83216  2153500 
2154000: system.mem_ctrls: Timing Read : 0 83224  2154000 
2154000: system.mem_ctrls: Timing Read : 0 609040  2154000 
2154500: system.mem_ctrls: Timing Read : 0 83224  2154500 
2154500: system.mem_ctrls: Timing Read : 0 609048  2154500 
2155000: system.mem_ctrls: Timing Read : 0 83232  2155000 
2155000: system.mem_ctrls: Timing Read : 0 609056  2155000 
2155500: system.mem_ctrls: Timing Read : 0 83232  2155500 
2156000: system.mem_ctrls: Timing Read : 0 83240  2156000 
2157000: system.mem_ctrls: Timing Read : 0 83240  2157000 
2157000: system.mem_ctrls: Timing Read : 0 609064  2157000 
2158500: system.mem_ctrls: Timing Read : 0 66440  2158500 
2159000: system.mem_ctrls: Timing Read : 0 66448  2159000 
2159500: system.mem_ctrls: Timing Read : 0 601592  2159500 
2160000: system.mem_ctrls: Timing Read : 0 66448  2160000 
2160500: system.mem_ctrls: Timing Read : 0 66448  2160500 
2161000: system.mem_ctrls: Timing Read : 0 66456  2161000 
2161500: system.mem_ctrls: Timing Read : 0 522752  2161500 
2162000: system.mem_ctrls: Timing Read : 0 66456  2162000 
2162500: system.mem_ctrls: Timing Read : 0 66456  2162500 
2163000: system.mem_ctrls: Timing Read : 0 66464  2163000 
2164500: system.mem_ctrls: Timing Read : 0 66464  2164500 
2165000: system.mem_ctrls: Timing Read : 0 66472  2165000 
2165000: system.mem_ctrls: Timing Writ : 1 609080  2165000 
2165500: system.mem_ctrls: Timing Read : 0 66472  2165500 
2166000: system.mem_ctrls: Timing Read : 0 66480  2166000 
2166000: system.mem_ctrls: Timing Read : 0 609864  2166000 
2166500: system.mem_ctrls: Timing Read : 0 66480  2166500 
2167000: system.mem_ctrls: Timing Read : 0 66480  2167000 
2168500: system.mem_ctrls: Timing Read : 0 66600  2168500 
2169000: system.mem_ctrls: Timing Read : 0 66600  2169000 
2170500: system.mem_ctrls: Timing Read : 0 66616  2170500 
2171000: system.mem_ctrls: Timing Read : 0 66624  2171000 
2171500: system.mem_ctrls: Timing Read : 0 599152  2171500 
2172000: system.mem_ctrls: Timing Read : 0 66624  2172000 
2172500: system.mem_ctrls: Timing Read : 0 66632  2172500 
2173000: system.mem_ctrls: Timing Read : 0 66632  2173000 
2174500: system.mem_ctrls: Timing Read : 0 66632  2174500 
2174500: system.mem_ctrls: Timing Read : 0 609088  2174500 
2175000: system.mem_ctrls: Timing Read : 0 66640  2175000 
2175000: system.mem_ctrls: Timing Read : 0 609096  2175000 
2175500: system.mem_ctrls: Timing Read : 0 66640  2175500 
2176000: system.mem_ctrls: Timing Read : 0 66648  2176000 
2176000: system.mem_ctrls: Timing Read : 0 609104  2176000 
2176500: system.mem_ctrls: Timing Read : 0 66648  2176500 
2177000: system.mem_ctrls: Timing Read : 0 66656  2177000 
2178000: system.mem_ctrls: Timing Writ : 1 526048  2178000 
2178500: system.mem_ctrls: Timing Read : 0 66656  2178500 
2179500: system.mem_ctrls: Timing Read : 0 66664  2179500 
2179500: system.mem_ctrls: Timing Read : 0 609112  2179500 
2181000: system.mem_ctrls: Timing Read : 0 67056  2181000 
2181500: system.mem_ctrls: Timing Read : 0 67056  2181500 
2181500: system.mem_ctrls: Timing Read : 0 609120  2181500 
2183000: system.mem_ctrls: Timing Read : 0 67064  2183000 
2184500: system.mem_ctrls: Timing Read : 0 63840  2184500 
2184500: system.mem_ctrls: Timing Writ : 1 609112  2184500 
2185000: system.mem_ctrls: Timing Read : 0 63840  2185000 
2185500: system.mem_ctrls: Timing Read : 0 63848  2185500 
2185500: system.mem_ctrls: Timing Writ : 1 609096  2185500 
2186000: system.mem_ctrls: Timing Read : 0 63848  2186000 
2186500: system.mem_ctrls: Timing Read : 0 63848  2186500 
2187000: system.mem_ctrls: Timing Read : 0 63856  2187000 
2187000: system.mem_ctrls: Timing Writ : 1 609104  2187000 
2187500: system.mem_ctrls: Timing Read : 0 63856  2187500 
2187500: system.mem_ctrls: Timing Writ : 1 609120  2187500 
2188000: system.mem_ctrls: Timing Read : 0 63856  2188000 
2188500: system.mem_ctrls: Timing Read : 0 63864  2188500 
2189500: system.mem_ctrls: Timing Read : 0 63864  2189500 
2190000: system.mem_ctrls: Timing Read : 0 63872  2190000 
2190500: system.mem_ctrls: Timing Read : 0 526072  2190500 
2191000: system.mem_ctrls: Timing Read : 0 63872  2191000 
2191500: system.mem_ctrls: Timing Read : 0 63872  2191500 
2193000: system.mem_ctrls: Timing Read : 0 63920  2193000 
2193500: system.mem_ctrls: Timing Read : 0 63920  2193500 
2194000: system.mem_ctrls: Timing Read : 0 63928  2194000 
2195500: system.mem_ctrls: Timing Read : 0 64040  2195500 
2196000: system.mem_ctrls: Timing Read : 0 64048  2196000 
2196500: system.mem_ctrls: Timing Read : 0 599160  2196500 
2197000: system.mem_ctrls: Timing Read : 0 64048  2197000 
2198500: system.mem_ctrls: Timing Read : 0 63936  2198500 
2199000: system.mem_ctrls: Timing Read : 0 63936  2199000 
2199500: system.mem_ctrls: Timing Read : 0 63944  2199500 
2200000: system.mem_ctrls: Timing Read : 0 63944  2200000 
2201500: system.mem_ctrls: Timing Read : 0 63952  2201500 
2202000: system.mem_ctrls: Timing Read : 0 63952  2202000 
2202500: system.mem_ctrls: Timing Read : 0 63960  2202500 
2204000: system.mem_ctrls: Timing Read : 0 64048  2204000 
2204500: system.mem_ctrls: Timing Read : 0 64056  2204500 
2204500: system.mem_ctrls: Timing Read : 0 599168  2204500 
2205000: system.mem_ctrls: Timing Read : 0 64056  2205000 
2205500: system.mem_ctrls: Timing Read : 0 64056  2205500 
2207000: system.mem_ctrls: Timing Read : 0 64064  2207000 
2207500: system.mem_ctrls: Timing Writ : 1 599168  2207500 
2208000: system.mem_ctrls: Timing Read : 0 64064  2208000 
2208500: system.mem_ctrls: Timing Read : 0 64072  2208500 
2210000: system.mem_ctrls: Timing Read : 0 63968  2210000 
2210500: system.mem_ctrls: Timing Read : 0 63976  2210500 
2211000: system.mem_ctrls: Timing Read : 0 63976  2211000 
2212500: system.mem_ctrls: Timing Read : 0 63976  2212500 
2213000: system.mem_ctrls: Timing Read : 0 63984  2213000 
2213500: system.mem_ctrls: Timing Read : 0 63984  2213500 
2214500: system.mem_ctrls: Timing Writ : 1 609080  2214500 
2216000: system.mem_ctrls: Timing Read : 0 56704  2216000 
2216000: system.mem_ctrls: Timing Writ : 1 609072  2216000 
2217000: system.mem_ctrls: Timing Read : 0 56704  2217000 
2217000: system.mem_ctrls: Timing Writ : 1 609064  2217000 
2218000: system.mem_ctrls: Timing Read : 0 56704  2218000 
2218000: system.mem_ctrls: Timing Writ : 1 609056  2218000 
2219000: system.mem_ctrls: Timing Read : 0 56704  2219000 
2219500: system.mem_ctrls: Timing Read : 0 56712  2219500 
2220000: system.mem_ctrls: Timing Read : 0 56712  2220000 
2220000: system.mem_ctrls: Timing Writ : 1 609048  2220000 
2221000: system.mem_ctrls: Timing Read : 0 56712  2221000 
2221000: system.mem_ctrls: Timing Writ : 1 609040  2221000 
2222000: system.mem_ctrls: Timing Read : 0 56712  2222000 
2222000: system.mem_ctrls: Timing Writ : 1 609032  2222000 
2223000: system.mem_ctrls: Timing Read : 0 56712  2223000 
2223500: system.mem_ctrls: Timing Read : 0 56720  2223500 
2224500: system.mem_ctrls: Timing Read : 0 56720  2224500 
2225500: system.mem_ctrls: Timing Read : 0 56720  2225500 
2226000: system.mem_ctrls: Timing Read : 0 56728  2226000 
2227500: system.mem_ctrls: Timing Read : 0 56728  2227500 
2228000: system.mem_ctrls: Timing Read : 0 56728  2228000 
2228500: system.mem_ctrls: Timing Read : 0 56736  2228500 
2229000: system.mem_ctrls: Timing Writ : 1 609024  2229000 
2229500: system.mem_ctrls: Timing Read : 0 56744  2229500 
2229500: system.mem_ctrls: Timing Read : 0 599208  2229500 
2230000: system.mem_ctrls: Timing Read : 0 56744  2230000 
2230500: system.mem_ctrls: Timing Read : 0 56744  2230500 
2231000: system.mem_ctrls: Timing Read : 0 56752  2231000 
2232000: system.mem_ctrls: Timing Read : 0 56752  2232000 
2233000: system.mem_ctrls: Timing Read : 0 56752  2233000 
2233500: system.mem_ctrls: Timing Read : 0 56760  2233500 
2233500: system.mem_ctrls: Timing Read : 0 609024  2233500 
2235000: system.mem_ctrls: Timing Read : 0 56760  2235000 
2235500: system.mem_ctrls: Timing Read : 0 56768  2235500 
2235500: system.mem_ctrls: Timing Writ : 1 609024  2235500 
2236000: system.mem_ctrls: Timing Read : 0 56768  2236000 
2237500: system.mem_ctrls: Timing Read : 0 56768  2237500 
2238000: system.mem_ctrls: Timing Read : 0 56776  2238000 
2238000: system.mem_ctrls: Timing Read : 0 609024  2238000 
2238500: system.mem_ctrls: Timing Read : 0 56776  2238500 
2239000: system.mem_ctrls: Timing Read : 0 56776  2239000 
2239500: system.mem_ctrls: Timing Read : 0 56784  2239500 
2240000: system.mem_ctrls: Timing Read : 0 56784  2240000 
2240500: system.mem_ctrls: Timing Read : 0 56784  2240500 
2241000: system.mem_ctrls: Timing Read : 0 56792  2241000 
2241000: system.mem_ctrls: Timing Read : 0 599232  2241000 
2241500: system.mem_ctrls: Timing Read : 0 56792  2241500 
2242000: system.mem_ctrls: Timing Read : 0 56792  2242000 
2243500: system.mem_ctrls: Timing Read : 0 56848  2243500 
2244000: system.mem_ctrls: Timing Read : 0 56856  2244000 
2244500: system.mem_ctrls: Timing Read : 0 609024  2244500 
2245500: system.mem_ctrls: Timing Read : 0 56856  2245500 
2247000: system.mem_ctrls: Timing Read : 0 56864  2247000 
2247000: system.mem_ctrls: Timing Read : 0 609024  2247000 
2247500: system.mem_ctrls: Timing Read : 0 56864  2247500 
2248000: system.mem_ctrls: Timing Read : 0 56872  2248000 
2248500: system.mem_ctrls: Timing Read : 0 56872  2248500 
2249000: system.mem_ctrls: Timing Read : 0 56872  2249000 
2249500: system.mem_ctrls: Timing Read : 0 56872  2249500 
2250000: system.mem_ctrls: Timing Read : 0 56880  2250000 
2250500: system.mem_ctrls: Timing Read : 0 56880  2250500 
2251000: system.mem_ctrls: Timing Read : 0 56888  2251000 
2251000: system.mem_ctrls: Timing Read : 0 599392  2251000 
2251500: system.mem_ctrls: Timing Read : 0 56888  2251500 
2252000: system.mem_ctrls: Timing Read : 0 56888  2252000 
2253500: system.mem_ctrls: Timing Read : 0 56992  2253500 
2254000: system.mem_ctrls: Timing Read : 0 57000  2254000 
2254000: system.mem_ctrls: Timing Read : 0 609024  2254000 
2254500: system.mem_ctrls: Timing Read : 0 57000  2254500 
2254500: system.mem_ctrls: Timing Read : 0 609024  2254500 
2255000: system.mem_ctrls: Timing Read : 0 57000  2255000 
2255500: system.mem_ctrls: Timing Read : 0 57008  2255500 
2256000: system.mem_ctrls: Timing Read : 0 57008  2256000 
2256500: system.mem_ctrls: Timing Read : 0 57016  2256500 
2257500: system.mem_ctrls: Timing Read : 0 57016  2257500 
2258500: system.mem_ctrls: Timing Read : 0 57016  2258500 
2259000: system.mem_ctrls: Timing Read : 0 57024  2259000 
2259000: system.mem_ctrls: Timing Writ : 1 609016  2259000 
2259500: system.mem_ctrls: Timing Read : 0 57024  2259500 
2259500: system.mem_ctrls: Timing Writ : 1 608968  2259500 
2260000: system.mem_ctrls: Timing Read : 0 57024  2260000 
2260500: system.mem_ctrls: Timing Read : 0 57032  2260500 
2260500: system.mem_ctrls: Timing Writ : 1 608960  2260500 
2261000: system.mem_ctrls: Timing Read : 0 57032  2261000 
2262500: system.mem_ctrls: Timing Read : 0 57104  2262500 
2263000: system.mem_ctrls: Timing Read : 0 57112  2263000 
2263000: system.mem_ctrls: Timing Read : 0 599344  2263000 
2263500: system.mem_ctrls: Timing Read : 0 57112  2263500 
2264000: system.mem_ctrls: Timing Read : 0 57120  2264000 
2265500: system.mem_ctrls: Timing Read : 0 57496  2265500 
2266000: system.mem_ctrls: Timing Read : 0 57504  2266000 
2266500: system.mem_ctrls: Timing Read : 0 609024  2266500 
2267500: system.mem_ctrls: Timing Read : 0 57504  2267500 
2269000: system.mem_ctrls: Timing Read : 0 57544  2269000 
2269500: system.mem_ctrls: Timing Read : 0 57552  2269500 
2270000: system.mem_ctrls: Timing Read : 0 57552  2270000 
2270500: system.mem_ctrls: Timing Read : 0 57552  2270500 
2271000: system.mem_ctrls: Timing Read : 0 57560  2271000 
2271500: system.mem_ctrls: Timing Read : 0 57560  2271500 
2272000: system.mem_ctrls: Timing Read : 0 57560  2272000 
2272500: system.mem_ctrls: Timing Read : 0 57568  2272500 
2273500: system.mem_ctrls: Timing Read : 0 57568  2273500 
2274000: system.mem_ctrls: Timing Read : 0 57568  2274000 
2274500: system.mem_ctrls: Timing Read : 0 57576  2274500 
2275000: system.mem_ctrls: Timing Read : 0 57576  2275000 
2275500: system.mem_ctrls: Timing Read : 0 57576  2275500 
2276000: system.mem_ctrls: Timing Read : 0 57576  2276000 
2276500: system.mem_ctrls: Timing Read : 0 57584  2276500 
2276500: system.mem_ctrls: Timing Read : 0 601368  2276500 
2277000: system.mem_ctrls: Timing Read : 0 57584  2277000 
2277500: system.mem_ctrls: Timing Read : 0 57592  2277500 
2278000: system.mem_ctrls: Timing Read : 0 57592  2278000 
2278500: system.mem_ctrls: Timing Read : 0 57600  2278500 
2279000: system.mem_ctrls: Timing Read : 0 57600  2279000 
2280000: system.mem_ctrls: Timing Read : 0 57600  2280000 
2280500: system.mem_ctrls: Timing Read : 0 57608  2280500 
2281500: system.mem_ctrls: Timing Read : 0 57608  2281500 
2282000: system.mem_ctrls: Timing Read : 0 57608  2282000 
2283000: system.mem_ctrls: Timing Read : 0 57608  2283000 
2283500: system.mem_ctrls: Timing Read : 0 57616  2283500 
2285000: system.mem_ctrls: Timing Read : 0 57616  2285000 
2285500: system.mem_ctrls: Timing Read : 0 57616  2285500 
2286500: system.mem_ctrls: Timing Read : 0 57624  2286500 
2288000: system.mem_ctrls: Timing Read : 0 57624  2288000 
2288500: system.mem_ctrls: Timing Read : 0 57632  2288500 
2289000: system.mem_ctrls: Timing Read : 0 57632  2289000 
2289500: system.mem_ctrls: Timing Read : 0 57640  2289500 
2289500: system.mem_ctrls: Timing Read : 0 601372  2289500 
2290000: system.mem_ctrls: Timing Read : 0 57640  2290000 
2290500: system.mem_ctrls: Timing Read : 0 57640  2290500 
2292000: system.mem_ctrls: Timing Read : 0 57616  2292000 
2292500: system.mem_ctrls: Timing Read : 0 57616  2292500 
2293500: system.mem_ctrls: Timing Read : 0 57624  2293500 
2295000: system.mem_ctrls: Timing Read : 0 57624  2295000 
2295500: system.mem_ctrls: Timing Read : 0 57632  2295500 
2296000: system.mem_ctrls: Timing Read : 0 57632  2296000 
2296500: system.mem_ctrls: Timing Read : 0 57640  2296500 
2296500: system.mem_ctrls: Timing Read : 0 601376  2296500 
2297000: system.mem_ctrls: Timing Read : 0 57640  2297000 
2297500: system.mem_ctrls: Timing Read : 0 57640  2297500 
2299000: system.mem_ctrls: Timing Read : 0 57616  2299000 
2299500: system.mem_ctrls: Timing Read : 0 57616  2299500 
2300500: system.mem_ctrls: Timing Read : 0 57624  2300500 
2302000: system.mem_ctrls: Timing Read : 0 57624  2302000 
2302500: system.mem_ctrls: Timing Read : 0 57632  2302500 
2303000: system.mem_ctrls: Timing Read : 0 57632  2303000 
2303500: system.mem_ctrls: Timing Read : 0 57640  2303500 
2303500: system.mem_ctrls: Timing Read : 0 601380  2303500 
2304000: system.mem_ctrls: Timing Read : 0 57640  2304000 
2304500: system.mem_ctrls: Timing Read : 0 57640  2304500 
2306000: system.mem_ctrls: Timing Read : 0 57616  2306000 
2306500: system.mem_ctrls: Timing Read : 0 57616  2306500 
2307500: system.mem_ctrls: Timing Read : 0 57624  2307500 
2309000: system.mem_ctrls: Timing Read : 0 57872  2309000 
2309500: system.mem_ctrls: Timing Read : 0 57880  2309500 
2309500: system.mem_ctrls: Timing Read : 0 599304  2309500 
2310000: system.mem_ctrls: Timing Read : 0 57880  2310000 
2310000: system.mem_ctrls: Timing Read : 0 614552  2310000 
2310500: system.mem_ctrls: Timing Read : 0 57880  2310500 
2311000: system.mem_ctrls: Timing Read : 0 57888  2311000 
2311500: system.mem_ctrls: Timing Read : 0 57888  2311500 
2312500: system.mem_ctrls: Timing Read : 0 57888  2312500 
2313000: system.mem_ctrls: Timing Read : 0 57896  2313000 
2313000: system.mem_ctrls: Timing Read : 0 608960  2313000 
2314000: system.mem_ctrls: Timing Read : 0 57896  2314000 
2315500: system.mem_ctrls: Timing Read : 0 58104  2315500 
2315500: system.mem_ctrls: Timing Read : 0 609024  2315500 
2316500: system.mem_ctrls: Timing Read : 0 58104  2316500 
2317000: system.mem_ctrls: Timing Read : 0 58112  2317000 
2317000: system.mem_ctrls: Timing Read : 0 609024  2317000 
2318000: system.mem_ctrls: Timing Read : 0 58112  2318000 
2318500: system.mem_ctrls: Timing Read : 0 58120  2318500 
2319000: system.mem_ctrls: Timing Read : 0 609024  2319000 
2320000: system.mem_ctrls: Timing Writ : 1 609024  2320000 
2320500: system.mem_ctrls: Timing Read : 0 58120  2320500 
2320500: system.mem_ctrls: Timing Read : 0 609016  2320500 
2321000: system.mem_ctrls: Timing Read : 0 58120  2321000 
2321500: system.mem_ctrls: Timing Read : 0 58128  2321500 
2322500: system.mem_ctrls: Timing Read : 0 58128  2322500 
2323000: system.mem_ctrls: Timing Read : 0 58136  2323000 
2323000: system.mem_ctrls: Timing Read : 0 609024  2323000 
2324500: system.mem_ctrls: Timing Read : 0 58136  2324500 
2325500: system.mem_ctrls: Timing Read : 0 58136  2325500 
2326000: system.mem_ctrls: Timing Read : 0 58144  2326000 
2326000: system.mem_ctrls: Timing Writ : 1 599304  2326000 
2326500: system.mem_ctrls: Timing Read : 0 58144  2326500 
2327000: system.mem_ctrls: Timing Read : 0 58152  2327000 
2327000: system.mem_ctrls: Timing Writ : 1 614552  2327000 
2327500: system.mem_ctrls: Timing Read : 0 58152  2327500 
2328000: system.mem_ctrls: Timing Read : 0 58160  2328000 
2328000: system.mem_ctrls: Timing Writ : 1 614584  2328000 
2328500: system.mem_ctrls: Timing Read : 0 58160  2328500 
2329000: system.mem_ctrls: Timing Read : 0 58168  2329000 
2330500: system.mem_ctrls: Timing Read : 0 56944  2330500 
2331000: system.mem_ctrls: Timing Read : 0 56952  2331000 
2332000: system.mem_ctrls: Timing Read : 0 56952  2332000 
2332000: system.mem_ctrls: Timing Read : 0 609032  2332000 
2333500: system.mem_ctrls: Timing Read : 0 56952  2333500 
2333500: system.mem_ctrls: Timing Read : 0 609040  2333500 
2335000: system.mem_ctrls: Timing Read : 0 56952  2335000 
2335000: system.mem_ctrls: Timing Read : 0 609048  2335000 
2336500: system.mem_ctrls: Timing Read : 0 56952  2336500 
2336500: system.mem_ctrls: Timing Read : 0 609056  2336500 
2338000: system.mem_ctrls: Timing Read : 0 56952  2338000 
2338500: system.mem_ctrls: Timing Read : 0 56960  2338500 
2338500: system.mem_ctrls: Timing Read : 0 609064  2338500 
2340000: system.mem_ctrls: Timing Read : 0 56960  2340000 
2340000: system.mem_ctrls: Timing Read : 0 609072  2340000 
2341500: system.mem_ctrls: Timing Read : 0 56960  2341500 
2341500: system.mem_ctrls: Timing Read : 0 609080  2341500 
2343000: system.mem_ctrls: Timing Read : 0 63992  2343000 
2343500: system.mem_ctrls: Timing Read : 0 63992  2343500 
2344000: system.mem_ctrls: Timing Read : 0 63992  2344000 
2345500: system.mem_ctrls: Timing Read : 0 64000  2345500 
2346000: system.mem_ctrls: Timing Read : 0 64000  2346000 
2346500: system.mem_ctrls: Timing Read : 0 64008  2346500 
2348000: system.mem_ctrls: Timing Read : 0 64072  2348000 
2348500: system.mem_ctrls: Timing Writ : 1 599168  2348500 
2349000: system.mem_ctrls: Timing Read : 0 64072  2349000 
2349500: system.mem_ctrls: Timing Read : 0 64080  2349500 
2351000: system.mem_ctrls: Timing Read : 0 64016  2351000 
2351500: system.mem_ctrls: Timing Read : 0 64016  2351500 
2352000: system.mem_ctrls: Timing Read : 0 64024  2352000 
2352000: system.mem_ctrls: Timing Read : 0 609096  2352000 
2352500: system.mem_ctrls: Timing Read : 0 64024  2352500 
2352500: system.mem_ctrls: Timing Read : 0 609104  2352500 
2353000: system.mem_ctrls: Timing Read : 0 64024  2353000 
2353500: system.mem_ctrls: Timing Read : 0 64032  2353500 
2353500: system.mem_ctrls: Timing Read : 0 609112  2353500 
2354000: system.mem_ctrls: Timing Read : 0 64032  2354000 
2354500: system.mem_ctrls: Timing Read : 0 64040  2354500 
2354500: system.mem_ctrls: Timing Read : 0 609120  2354500 
2355000: system.mem_ctrls: Timing Read : 0 64040  2355000 
2356000: system.mem_ctrls: Timing Read : 0 64040  2356000 
2356000: system.mem_ctrls: Timing Read : 0 609128  2356000 
2357500: system.mem_ctrls: Timing Read : 0 208168  2357500 
2358000: system.mem_ctrls: Timing Read : 0 208176  2358000 
2358500: system.mem_ctrls: Timing Read : 0 208176  2358500 
2359000: system.mem_ctrls: Timing Writ : 1 522832  2359000 
2359500: system.mem_ctrls: Timing Read : 0 208184  2359500 
2360000: system.mem_ctrls: Timing Read : 0 208184  2360000 
2360500: system.mem_ctrls: Timing Read : 0 208192  2360500 
2362000: system.mem_ctrls: Timing Read : 0 208192  2362000 
2362500: system.mem_ctrls: Timing Read : 0 522808  2362500 
2363000: system.mem_ctrls: Timing Read : 0 208200  2363000 
2363500: system.mem_ctrls: Timing Read : 0 208208  2363500 
2364000: system.mem_ctrls: Timing Read : 0 208208  2364000 
2364500: system.mem_ctrls: Timing Read : 0 208216  2364500 
2365000: system.mem_ctrls: Timing Read : 0 208216  2365000 
2366500: system.mem_ctrls: Timing Read : 0 208216  2366500 
2367000: system.mem_ctrls: Timing Read : 0 208224  2367000 
2367500: system.mem_ctrls: Timing Read : 0 208224  2367500 
2368000: system.mem_ctrls: Timing Read : 0 208232  2368000 
2370000: system.mem_ctrls: Timing Read : 0 208232  2370000 
2371000: system.mem_ctrls: Timing Writ : 1 609128  2371000 
2372500: system.mem_ctrls: Timing Read : 0 63840  2372500 
2372500: system.mem_ctrls: Timing Writ : 1 609112  2372500 
2373000: system.mem_ctrls: Timing Read : 0 63840  2373000 
2373500: system.mem_ctrls: Timing Read : 0 63848  2373500 
2373500: system.mem_ctrls: Timing Writ : 1 609096  2373500 
2374000: system.mem_ctrls: Timing Read : 0 63848  2374000 
2374500: system.mem_ctrls: Timing Read : 0 63848  2374500 
2375000: system.mem_ctrls: Timing Read : 0 63856  2375000 
2375000: system.mem_ctrls: Timing Writ : 1 609104  2375000 
2375500: system.mem_ctrls: Timing Read : 0 63856  2375500 
2375500: system.mem_ctrls: Timing Writ : 1 609120  2375500 
2376000: system.mem_ctrls: Timing Read : 0 63856  2376000 
2376500: system.mem_ctrls: Timing Read : 0 63864  2376500 
2377500: system.mem_ctrls: Timing Read : 0 63864  2377500 
2378000: system.mem_ctrls: Timing Read : 0 63872  2378000 
2378500: system.mem_ctrls: Timing Read : 0 526072  2378500 
2379000: system.mem_ctrls: Timing Read : 0 63872  2379000 
2379500: system.mem_ctrls: Timing Read : 0 63872  2379500 
2381000: system.mem_ctrls: Timing Read : 0 63920  2381000 
2381500: system.mem_ctrls: Timing Read : 0 63920  2381500 
2382000: system.mem_ctrls: Timing Read : 0 63928  2382000 
2383500: system.mem_ctrls: Timing Read : 0 64040  2383500 
2384000: system.mem_ctrls: Timing Read : 0 64048  2384000 
2384500: system.mem_ctrls: Timing Read : 0 599160  2384500 
2385000: system.mem_ctrls: Timing Read : 0 64048  2385000 
2386500: system.mem_ctrls: Timing Read : 0 63936  2386500 
2387000: system.mem_ctrls: Timing Read : 0 63936  2387000 
2387500: system.mem_ctrls: Timing Read : 0 63944  2387500 
2388000: system.mem_ctrls: Timing Read : 0 63944  2388000 
2389500: system.mem_ctrls: Timing Read : 0 63952  2389500 
2390000: system.mem_ctrls: Timing Read : 0 63952  2390000 
2390500: system.mem_ctrls: Timing Read : 0 63960  2390500 
2392000: system.mem_ctrls: Timing Read : 0 64048  2392000 
2392500: system.mem_ctrls: Timing Read : 0 64056  2392500 
2392500: system.mem_ctrls: Timing Read : 0 599168  2392500 
2393000: system.mem_ctrls: Timing Read : 0 64056  2393000 
2393500: system.mem_ctrls: Timing Read : 0 64056  2393500 
2395000: system.mem_ctrls: Timing Read : 0 64064  2395000 
2395500: system.mem_ctrls: Timing Writ : 1 599168  2395500 
2396000: system.mem_ctrls: Timing Read : 0 64064  2396000 
2396500: system.mem_ctrls: Timing Read : 0 64072  2396500 
2398000: system.mem_ctrls: Timing Read : 0 63968  2398000 
2398500: system.mem_ctrls: Timing Read : 0 63976  2398500 
2399000: system.mem_ctrls: Timing Read : 0 63976  2399000 
2400500: system.mem_ctrls: Timing Read : 0 63976  2400500 
2401000: system.mem_ctrls: Timing Read : 0 63984  2401000 
2401500: system.mem_ctrls: Timing Read : 0 63984  2401500 
2402500: system.mem_ctrls: Timing Writ : 1 609080  2402500 
2404000: system.mem_ctrls: Timing Read : 0 56704  2404000 
2404000: system.mem_ctrls: Timing Writ : 1 609072  2404000 
2405000: system.mem_ctrls: Timing Read : 0 56704  2405000 
2405000: system.mem_ctrls: Timing Writ : 1 609064  2405000 
2406000: system.mem_ctrls: Timing Read : 0 56704  2406000 
2406000: system.mem_ctrls: Timing Writ : 1 609056  2406000 
2407000: system.mem_ctrls: Timing Read : 0 56704  2407000 
2407500: system.mem_ctrls: Timing Read : 0 56712  2407500 
2408000: system.mem_ctrls: Timing Read : 0 56712  2408000 
2408000: system.mem_ctrls: Timing Writ : 1 609048  2408000 
2409000: system.mem_ctrls: Timing Read : 0 56712  2409000 
2409000: system.mem_ctrls: Timing Writ : 1 609040  2409000 
2410000: system.mem_ctrls: Timing Read : 0 56712  2410000 
2410000: system.mem_ctrls: Timing Writ : 1 609032  2410000 
2411000: system.mem_ctrls: Timing Read : 0 56712  2411000 
2411500: system.mem_ctrls: Timing Read : 0 56720  2411500 
2412500: system.mem_ctrls: Timing Read : 0 56720  2412500 
2413500: system.mem_ctrls: Timing Read : 0 56720  2413500 
2414000: system.mem_ctrls: Timing Read : 0 56728  2414000 
2415500: system.mem_ctrls: Timing Read : 0 56728  2415500 
2416000: system.mem_ctrls: Timing Read : 0 56728  2416000 
2416500: system.mem_ctrls: Timing Read : 0 56736  2416500 
2417000: system.mem_ctrls: Timing Writ : 1 609024  2417000 
2417500: system.mem_ctrls: Timing Read : 0 56744  2417500 
2417500: system.mem_ctrls: Timing Read : 0 599208  2417500 
2418000: system.mem_ctrls: Timing Read : 0 56744  2418000 
2418500: system.mem_ctrls: Timing Read : 0 56744  2418500 
2419000: system.mem_ctrls: Timing Read : 0 56752  2419000 
2420000: system.mem_ctrls: Timing Read : 0 56752  2420000 
2421000: system.mem_ctrls: Timing Read : 0 56752  2421000 
2421500: system.mem_ctrls: Timing Read : 0 56760  2421500 
2421500: system.mem_ctrls: Timing Read : 0 609024  2421500 
2423000: system.mem_ctrls: Timing Read : 0 56760  2423000 
2423500: system.mem_ctrls: Timing Read : 0 56768  2423500 
2423500: system.mem_ctrls: Timing Writ : 1 609024  2423500 
2424000: system.mem_ctrls: Timing Read : 0 56768  2424000 
2425500: system.mem_ctrls: Timing Read : 0 56848  2425500 
2426000: system.mem_ctrls: Timing Read : 0 56856  2426000 
2426500: system.mem_ctrls: Timing Read : 0 609024  2426500 
2427500: system.mem_ctrls: Timing Read : 0 56856  2427500 
2429000: system.mem_ctrls: Timing Read : 0 56960  2429000 
2429500: system.mem_ctrls: Timing Read : 0 56968  2429500 
2429500: system.mem_ctrls: Timing Read : 0 609024  2429500 
2430000: system.mem_ctrls: Timing Read : 0 56968  2430000 
2430500: system.mem_ctrls: Timing Read : 0 56968  2430500 
2431000: system.mem_ctrls: Timing Read : 0 56976  2431000 
2432000: system.mem_ctrls: Timing Read : 0 56976  2432000 
2432500: system.mem_ctrls: Timing Read : 0 56976  2432500 
2433000: system.mem_ctrls: Timing Read : 0 56984  2433000 
2434500: system.mem_ctrls: Timing Read : 0 56984  2434500 
2435500: system.mem_ctrls: Timing Read : 0 56984  2435500 
2436000: system.mem_ctrls: Timing Read : 0 56992  2436000 
2437500: system.mem_ctrls: Timing Read : 0 56992  2437500 
2438000: system.mem_ctrls: Timing Read : 0 57000  2438000 
2438000: system.mem_ctrls: Timing Read : 0 609024  2438000 
2438500: system.mem_ctrls: Timing Read : 0 57000  2438500 
2438500: system.mem_ctrls: Timing Read : 0 609024  2438500 
2439000: system.mem_ctrls: Timing Read : 0 57000  2439000 
2439500: system.mem_ctrls: Timing Read : 0 57008  2439500 
2440000: system.mem_ctrls: Timing Read : 0 57008  2440000 
2440500: system.mem_ctrls: Timing Read : 0 57016  2440500 
2441500: system.mem_ctrls: Timing Read : 0 57016  2441500 
2442500: system.mem_ctrls: Timing Read : 0 57016  2442500 
2443000: system.mem_ctrls: Timing Read : 0 57024  2443000 
2443000: system.mem_ctrls: Timing Writ : 1 609016  2443000 
2443500: system.mem_ctrls: Timing Read : 0 57024  2443500 
2443500: system.mem_ctrls: Timing Writ : 1 608968  2443500 
2444000: system.mem_ctrls: Timing Read : 0 57024  2444000 
2444500: system.mem_ctrls: Timing Read : 0 57032  2444500 
2444500: system.mem_ctrls: Timing Writ : 1 608960  2444500 
2445000: system.mem_ctrls: Timing Read : 0 57032  2445000 
2446500: system.mem_ctrls: Timing Read : 0 57104  2446500 
2447000: system.mem_ctrls: Timing Read : 0 57112  2447000 
2447000: system.mem_ctrls: Timing Read : 0 599344  2447000 
2447500: system.mem_ctrls: Timing Read : 0 57112  2447500 
2448000: system.mem_ctrls: Timing Read : 0 57120  2448000 
2449500: system.mem_ctrls: Timing Read : 0 57496  2449500 
2450000: system.mem_ctrls: Timing Read : 0 57504  2450000 
2450500: system.mem_ctrls: Timing Read : 0 609024  2450500 
2451500: system.mem_ctrls: Timing Read : 0 57504  2451500 
2453000: system.mem_ctrls: Timing Read : 0 57504  2453000 
2453500: system.mem_ctrls: Timing Read : 0 57512  2453500 
2454000: system.mem_ctrls: Timing Read : 0 57512  2454000 
2454500: system.mem_ctrls: Timing Read : 0 57520  2454500 
2455000: system.mem_ctrls: Timing Read : 0 57520  2455000 
2455000: system.mem_ctrls: Timing Read : 0 600624  2455000 
2455500: system.mem_ctrls: Timing Read : 0 57520  2455500 
2456000: system.mem_ctrls: Timing Read : 0 57528  2456000 
2456500: system.mem_ctrls: Timing Read : 0 57528  2456500 
2458000: system.mem_ctrls: Timing Read : 0 57544  2458000 
2458500: system.mem_ctrls: Timing Read : 0 57552  2458500 
2459000: system.mem_ctrls: Timing Read : 0 57552  2459000 
2459500: system.mem_ctrls: Timing Read : 0 57552  2459500 
2460000: system.mem_ctrls: Timing Read : 0 57560  2460000 
2460500: system.mem_ctrls: Timing Read : 0 57560  2460500 
2461000: system.mem_ctrls: Timing Read : 0 57560  2461000 
2461500: system.mem_ctrls: Timing Read : 0 57568  2461500 
2462500: system.mem_ctrls: Timing Read : 0 57568  2462500 
2463000: system.mem_ctrls: Timing Read : 0 57568  2463000 
2463500: system.mem_ctrls: Timing Read : 0 57576  2463500 
2464000: system.mem_ctrls: Timing Read : 0 57576  2464000 
2464500: system.mem_ctrls: Timing Read : 0 57576  2464500 
2465000: system.mem_ctrls: Timing Read : 0 57576  2465000 
2465500: system.mem_ctrls: Timing Read : 0 57584  2465500 
2465500: system.mem_ctrls: Timing Read : 0 601376  2465500 
2466000: system.mem_ctrls: Timing Read : 0 57584  2466000 
2466500: system.mem_ctrls: Timing Read : 0 57592  2466500 
2467000: system.mem_ctrls: Timing Read : 0 57592  2467000 
2467500: system.mem_ctrls: Timing Read : 0 57600  2467500 
2468000: system.mem_ctrls: Timing Read : 0 57600  2468000 
2469000: system.mem_ctrls: Timing Read : 0 57600  2469000 
2469500: system.mem_ctrls: Timing Read : 0 57608  2469500 
2470500: system.mem_ctrls: Timing Read : 0 57608  2470500 
2471000: system.mem_ctrls: Timing Read : 0 57608  2471000 
2472000: system.mem_ctrls: Timing Read : 0 57608  2472000 
2472500: system.mem_ctrls: Timing Read : 0 57616  2472500 
2474000: system.mem_ctrls: Timing Read : 0 57616  2474000 
2474500: system.mem_ctrls: Timing Read : 0 57616  2474500 
2475500: system.mem_ctrls: Timing Read : 0 57624  2475500 
2477000: system.mem_ctrls: Timing Read : 0 57624  2477000 
2477500: system.mem_ctrls: Timing Read : 0 57632  2477500 
2478000: system.mem_ctrls: Timing Read : 0 57632  2478000 
2478500: system.mem_ctrls: Timing Read : 0 57640  2478500 
2478500: system.mem_ctrls: Timing Read : 0 601380  2478500 
2479000: system.mem_ctrls: Timing Read : 0 57640  2479000 
2479500: system.mem_ctrls: Timing Read : 0 57640  2479500 
2481000: system.mem_ctrls: Timing Read : 0 57616  2481000 
2481500: system.mem_ctrls: Timing Read : 0 57616  2481500 
2482500: system.mem_ctrls: Timing Read : 0 57624  2482500 
2484000: system.mem_ctrls: Timing Read : 0 57872  2484000 
2484500: system.mem_ctrls: Timing Read : 0 57880  2484500 
2484500: system.mem_ctrls: Timing Read : 0 599304  2484500 
2485000: system.mem_ctrls: Timing Read : 0 57880  2485000 
2485000: system.mem_ctrls: Timing Read : 0 614584  2485000 
2485500: system.mem_ctrls: Timing Read : 0 57880  2485500 
2486000: system.mem_ctrls: Timing Read : 0 57888  2486000 
2486500: system.mem_ctrls: Timing Read : 0 57888  2486500 
2487500: system.mem_ctrls: Timing Read : 0 57888  2487500 
2488000: system.mem_ctrls: Timing Read : 0 57896  2488000 
2488000: system.mem_ctrls: Timing Read : 0 608960  2488000 
2489000: system.mem_ctrls: Timing Read : 0 57896  2489000 
2490500: system.mem_ctrls: Timing Read : 0 58104  2490500 
2490500: system.mem_ctrls: Timing Read : 0 609024  2490500 
2491500: system.mem_ctrls: Timing Read : 0 58104  2491500 
2492000: system.mem_ctrls: Timing Read : 0 58112  2492000 
2492000: system.mem_ctrls: Timing Read : 0 609024  2492000 
2493000: system.mem_ctrls: Timing Read : 0 58112  2493000 
2493500: system.mem_ctrls: Timing Read : 0 58120  2493500 
2494000: system.mem_ctrls: Timing Read : 0 609024  2494000 
2495000: system.mem_ctrls: Timing Writ : 1 609024  2495000 
2495500: system.mem_ctrls: Timing Read : 0 58120  2495500 
2495500: system.mem_ctrls: Timing Read : 0 609016  2495500 
2496000: system.mem_ctrls: Timing Read : 0 58120  2496000 
2496500: system.mem_ctrls: Timing Read : 0 58128  2496500 
2497500: system.mem_ctrls: Timing Read : 0 58128  2497500 
2498000: system.mem_ctrls: Timing Read : 0 58136  2498000 
2498000: system.mem_ctrls: Timing Read : 0 609024  2498000 
2499500: system.mem_ctrls: Timing Read : 0 58136  2499500 
2500500: system.mem_ctrls: Timing Read : 0 58136  2500500 
2501000: system.mem_ctrls: Timing Read : 0 58144  2501000 
2501000: system.mem_ctrls: Timing Writ : 1 599304  2501000 
2501500: system.mem_ctrls: Timing Read : 0 58144  2501500 
2502000: system.mem_ctrls: Timing Read : 0 58152  2502000 
2502000: system.mem_ctrls: Timing Writ : 1 614584  2502000 
2502500: system.mem_ctrls: Timing Read : 0 58152  2502500 
2503000: system.mem_ctrls: Timing Read : 0 58160  2503000 
2503000: system.mem_ctrls: Timing Writ : 1 616200  2503000 
2503500: system.mem_ctrls: Timing Read : 0 58160  2503500 
2504000: system.mem_ctrls: Timing Read : 0 58168  2504000 
2505500: system.mem_ctrls: Timing Read : 0 56944  2505500 
2506000: system.mem_ctrls: Timing Read : 0 56952  2506000 
2507000: system.mem_ctrls: Timing Read : 0 56952  2507000 
2507000: system.mem_ctrls: Timing Read : 0 609032  2507000 
2508500: system.mem_ctrls: Timing Read : 0 56952  2508500 
2508500: system.mem_ctrls: Timing Read : 0 609040  2508500 
2510000: system.mem_ctrls: Timing Read : 0 56952  2510000 
2510000: system.mem_ctrls: Timing Read : 0 609048  2510000 
2511500: system.mem_ctrls: Timing Read : 0 56952  2511500 
2511500: system.mem_ctrls: Timing Read : 0 609056  2511500 
2513000: system.mem_ctrls: Timing Read : 0 56952  2513000 
2513500: system.mem_ctrls: Timing Read : 0 56960  2513500 
2513500: system.mem_ctrls: Timing Read : 0 609064  2513500 
2515000: system.mem_ctrls: Timing Read : 0 56960  2515000 
2515000: system.mem_ctrls: Timing Read : 0 609072  2515000 
2516500: system.mem_ctrls: Timing Read : 0 56960  2516500 
2516500: system.mem_ctrls: Timing Read : 0 609080  2516500 
2518000: system.mem_ctrls: Timing Read : 0 63992  2518000 
2518500: system.mem_ctrls: Timing Read : 0 63992  2518500 
2519000: system.mem_ctrls: Timing Read : 0 63992  2519000 
2520500: system.mem_ctrls: Timing Read : 0 64000  2520500 
2521000: system.mem_ctrls: Timing Read : 0 64000  2521000 
2521500: system.mem_ctrls: Timing Read : 0 64008  2521500 
2523000: system.mem_ctrls: Timing Read : 0 64072  2523000 
2523500: system.mem_ctrls: Timing Writ : 1 599168  2523500 
2524000: system.mem_ctrls: Timing Read : 0 64072  2524000 
2524500: system.mem_ctrls: Timing Read : 0 64080  2524500 
2526000: system.mem_ctrls: Timing Read : 0 64016  2526000 
2526500: system.mem_ctrls: Timing Read : 0 64016  2526500 
2527000: system.mem_ctrls: Timing Read : 0 64024  2527000 
2527000: system.mem_ctrls: Timing Read : 0 609096  2527000 
2527500: system.mem_ctrls: Timing Read : 0 64024  2527500 
2527500: system.mem_ctrls: Timing Read : 0 609104  2527500 
2528000: system.mem_ctrls: Timing Read : 0 64024  2528000 
2528500: system.mem_ctrls: Timing Read : 0 64032  2528500 
2528500: system.mem_ctrls: Timing Read : 0 609112  2528500 
2529000: system.mem_ctrls: Timing Read : 0 64032  2529000 
2529500: system.mem_ctrls: Timing Read : 0 64040  2529500 
2529500: system.mem_ctrls: Timing Read : 0 609120  2529500 
2530000: system.mem_ctrls: Timing Read : 0 64040  2530000 
2531000: system.mem_ctrls: Timing Read : 0 64040  2531000 
2531000: system.mem_ctrls: Timing Read : 0 609128  2531000 
2532500: system.mem_ctrls: Timing Read : 0 208240  2532500 
2532500: system.mem_ctrls: Timing Writ : 1 614560  2532500 
2533000: system.mem_ctrls: Timing Read : 0 208240  2533000 
2533500: system.mem_ctrls: Timing Read : 0 208248  2533500 
2534000: system.mem_ctrls: Timing Read : 0 522832  2534000 
2534500: system.mem_ctrls: Timing Read : 0 208248  2534500 
2535000: system.mem_ctrls: Timing Read : 0 208256  2535000 
2535000: system.mem_ctrls: Timing Read : 0 614560  2535000 
2535500: system.mem_ctrls: Timing Read : 0 208256  2535500 
2536000: system.mem_ctrls: Timing Read : 0 208256  2536000 
2536500: system.mem_ctrls: Timing Read : 0 208264  2536500 
2538000: system.mem_ctrls: Timing Read : 0 208264  2538000 
2538500: system.mem_ctrls: Timing Read : 0 208272  2538500 
2539000: system.mem_ctrls: Timing Writ : 1 603432  2539000 
2539500: system.mem_ctrls: Timing Read : 0 208272  2539500 
2540000: system.mem_ctrls: Timing Read : 0 208272  2540000 
2540500: system.mem_ctrls: Timing Read : 0 208280  2540500 
2541000: system.mem_ctrls: Timing Read : 0 208280  2541000 
2541500: system.mem_ctrls: Timing Read : 0 208288  2541500 
2542500: system.mem_ctrls: Timing Writ : 1 522840  2542500 
2543000: system.mem_ctrls: Timing Read : 0 208288  2543000 
2543500: system.mem_ctrls: Timing Read : 0 208296  2543500 
2544000: system.mem_ctrls: Timing Read : 0 208296  2544000 
2544500: system.mem_ctrls: Timing Read : 0 208296  2544500 
2545000: system.mem_ctrls: Timing Read : 0 208304  2545000 
2545500: system.mem_ctrls: Timing Read : 0 208304  2545500 
2546000: system.mem_ctrls: Timing Read : 0 208312  2546000 
2546000: system.mem_ctrls: Timing Read : 0 403040  2546000 
2546500: system.mem_ctrls: Timing Read : 0 208312  2546500 
2546500: system.mem_ctrls: Timing Writ : 1 614616  2546500 
2547000: system.mem_ctrls: Timing Read : 0 208320  2547000 
2547000: system.mem_ctrls: Timing Writ : 1 614560  2547000 
2547500: system.mem_ctrls: Timing Read : 0 208320  2547500 
2548000: system.mem_ctrls: Timing Read : 0 208328  2548000 
2548500: system.mem_ctrls: Timing Writ : 1 614600  2548500 
2549000: system.mem_ctrls: Timing Read : 0 208328  2549000 
2550000: system.mem_ctrls: Timing Read : 0 208336  2550000 
2550500: system.mem_ctrls: Timing Writ : 1 614608  2550500 
2551000: system.mem_ctrls: Timing Read : 0 208344  2551000 
2551000: system.mem_ctrls: Timing Writ : 1 614624  2551000 
2551500: system.mem_ctrls: Timing Read : 0 208344  2551500 
2552000: system.mem_ctrls: Timing Read : 0 208352  2552000 
2552500: system.mem_ctrls: Timing Read : 0 208352  2552500 
2552500: system.mem_ctrls: Timing Read : 0 614616  2552500 
2553000: system.mem_ctrls: Timing Read : 0 208352  2553000 
2553500: system.mem_ctrls: Timing Read : 0 403056  2553500 
2554500: system.mem_ctrls: Timing Read : 0 208360  2554500 
2556000: system.mem_ctrls: Timing Read : 0 208360  2556000 
2556500: system.mem_ctrls: Timing Read : 0 208368  2556500 
2557000: system.mem_ctrls: Timing Read : 0 522808  2557000 
2557500: system.mem_ctrls: Timing Read : 0 208368  2557500 
2558000: system.mem_ctrls: Timing Read : 0 208368  2558000 
2558500: system.mem_ctrls: Timing Read : 0 208376  2558500 
2560000: system.mem_ctrls: Timing Read : 0 208392  2560000 
2560500: system.mem_ctrls: Timing Read : 0 208392  2560500 
2562000: system.mem_ctrls: Timing Read : 0 208384  2562000 
2562500: system.mem_ctrls: Timing Writ : 1 614632  2562500 
2563000: system.mem_ctrls: Timing Read : 0 208392  2563000 
2563500: system.mem_ctrls: Timing Read : 0 208392  2563500 
2564000: system.mem_ctrls: Timing Read : 0 208392  2564000 
2565500: system.mem_ctrls: Timing Read : 0 208400  2565500 
2566000: system.mem_ctrls: Timing Read : 0 208400  2566000 
2566500: system.mem_ctrls: Timing Read : 0 208400  2566500 
2567000: system.mem_ctrls: Timing Read : 0 208408  2567000 
2567500: system.mem_ctrls: Timing Read : 0 208408  2567500 
2568500: system.mem_ctrls: Timing Read : 0 208408  2568500 
2569000: system.mem_ctrls: Timing Read : 0 208416  2569000 
2570000: system.mem_ctrls: Timing Read : 0 208416  2570000 
2571000: system.mem_ctrls: Timing Read : 0 208416  2571000 
2571000: system.mem_ctrls: Timing Writ : 1 614592  2571000 
2571500: system.mem_ctrls: Timing Read : 0 208424  2571500 
2572000: system.mem_ctrls: Timing Read : 0 208424  2572000 
2573500: system.mem_ctrls: Timing Read : 0 208304  2573500 
2574000: system.mem_ctrls: Timing Read : 0 208312  2574000 
2574000: system.mem_ctrls: Timing Read : 0 403048  2574000 
2574500: system.mem_ctrls: Timing Read : 0 208312  2574500 
2574500: system.mem_ctrls: Timing Writ : 1 614696  2574500 
2575000: system.mem_ctrls: Timing Read : 0 208320  2575000 
2575000: system.mem_ctrls: Timing Writ : 1 614568  2575000 
2575500: system.mem_ctrls: Timing Read : 0 208320  2575500 
2576000: system.mem_ctrls: Timing Read : 0 208328  2576000 
2576500: system.mem_ctrls: Timing Writ : 1 614680  2576500 
2577000: system.mem_ctrls: Timing Read : 0 208328  2577000 
2578000: system.mem_ctrls: Timing Read : 0 208336  2578000 
2578500: system.mem_ctrls: Timing Writ : 1 614688  2578500 
2579000: system.mem_ctrls: Timing Read : 0 208344  2579000 
2579000: system.mem_ctrls: Timing Writ : 1 614704  2579000 
2579500: system.mem_ctrls: Timing Read : 0 208344  2579500 
2580000: system.mem_ctrls: Timing Read : 0 208352  2580000 
2580500: system.mem_ctrls: Timing Read : 0 208352  2580500 
2580500: system.mem_ctrls: Timing Read : 0 614696  2580500 
2581000: system.mem_ctrls: Timing Read : 0 208352  2581000 
2581500: system.mem_ctrls: Timing Read : 0 403064  2581500 
2582500: system.mem_ctrls: Timing Read : 0 208360  2582500 
2584000: system.mem_ctrls: Timing Read : 0 208360  2584000 
2584500: system.mem_ctrls: Timing Read : 0 208368  2584500 
2585000: system.mem_ctrls: Timing Read : 0 522808  2585000 
2585500: system.mem_ctrls: Timing Read : 0 208368  2585500 
2586000: system.mem_ctrls: Timing Read : 0 208368  2586000 
2586500: system.mem_ctrls: Timing Read : 0 208376  2586500 
2588000: system.mem_ctrls: Timing Read : 0 208392  2588000 
2588500: system.mem_ctrls: Timing Read : 0 208392  2588500 
2590000: system.mem_ctrls: Timing Read : 0 208384  2590000 
2590500: system.mem_ctrls: Timing Writ : 1 614712  2590500 
2591000: system.mem_ctrls: Timing Read : 0 208392  2591000 
2591500: system.mem_ctrls: Timing Read : 0 208392  2591500 
2592000: system.mem_ctrls: Timing Read : 0 208392  2592000 
2593500: system.mem_ctrls: Timing Read : 0 208400  2593500 
2594000: system.mem_ctrls: Timing Read : 0 208400  2594000 
2594500: system.mem_ctrls: Timing Read : 0 208400  2594500 
2595000: system.mem_ctrls: Timing Read : 0 208408  2595000 
2595500: system.mem_ctrls: Timing Read : 0 208408  2595500 
2596500: system.mem_ctrls: Timing Read : 0 208408  2596500 
2597000: system.mem_ctrls: Timing Read : 0 208416  2597000 
2598000: system.mem_ctrls: Timing Read : 0 208416  2598000 
2599000: system.mem_ctrls: Timing Read : 0 208416  2599000 
2599000: system.mem_ctrls: Timing Writ : 1 614672  2599000 
2599500: system.mem_ctrls: Timing Read : 0 208424  2599500 
2600000: system.mem_ctrls: Timing Read : 0 208424  2600000 
2601500: system.mem_ctrls: Timing Read : 0 208424  2601500 
2602000: system.mem_ctrls: Timing Read : 0 208432  2602000 
2602500: system.mem_ctrls: Timing Read : 0 208440  2602500 
2603500: system.mem_ctrls: Timing Writ : 1 602360  2603500 
2604000: system.mem_ctrls: Timing Read : 0 208440  2604000 
2604500: system.mem_ctrls: Timing Read : 0 208448  2604500 
2605000: system.mem_ctrls: Timing Writ : 1 614576  2605000 
2605500: system.mem_ctrls: Timing Read : 0 208448  2605500 
2607000: system.mem_ctrls: Timing Read : 0 208456  2607000 
2607500: system.mem_ctrls: Timing Read : 0 208464  2607500 
2608000: system.mem_ctrls: Timing Read : 0 603432  2608000 
2608500: system.mem_ctrls: Timing Read : 0 208464  2608500 
2609000: system.mem_ctrls: Timing Read : 0 208472  2609000 
2610000: system.mem_ctrls: Timing Writ : 1 522784  2610000 
2610500: system.mem_ctrls: Timing Read : 0 208472  2610500 
2611000: system.mem_ctrls: Timing Read : 0 208480  2611000 
2611500: system.mem_ctrls: Timing Writ : 1 603392  2611500 
2612000: system.mem_ctrls: Timing Read : 0 208480  2612000 
2612500: system.mem_ctrls: Timing Read : 0 208488  2612500 
2613000: system.mem_ctrls: Timing Read : 0 208488  2613000 
2613000: system.mem_ctrls: Timing Read : 0 609144  2613000 
2614500: system.mem_ctrls: Timing Read : 0 208488  2614500 
2614500: system.mem_ctrls: Timing Read : 0 609152  2614500 
2616000: system.mem_ctrls: Timing Read : 0 208488  2616000 
2616000: system.mem_ctrls: Timing Read : 0 609160  2616000 
2617500: system.mem_ctrls: Timing Read : 0 208488  2617500 
2618000: system.mem_ctrls: Timing Read : 0 609168  2618000 
2619500: system.mem_ctrls: Timing Read : 0 208488  2619500 
2619500: system.mem_ctrls: Timing Read : 0 609176  2619500 
2621000: system.mem_ctrls: Timing Read : 0 89304  2621000 
2621500: system.mem_ctrls: Timing Read : 0 89312  2621500 
2622500: system.mem_ctrls: Timing Writ : 1 609176  2622500 
2624000: system.mem_ctrls: Timing Read : 0 107296  2624000 
2624000: system.mem_ctrls: Timing Writ : 1 609152  2624000 
2624500: system.mem_ctrls: Timing Read : 0 107296  2624500 
2625000: system.mem_ctrls: Timing Read : 0 107304  2625000 
2625000: system.mem_ctrls: Timing Writ : 1 609168  2625000 
2625500: system.mem_ctrls: Timing Read : 0 107304  2625500 
2626000: system.mem_ctrls: Timing Read : 0 107304  2626000 
2626500: system.mem_ctrls: Timing Read : 0 107312  2626500 
2626500: system.mem_ctrls: Timing Writ : 1 609136  2626500 
2627000: system.mem_ctrls: Timing Read : 0 107312  2627000 
2627000: system.mem_ctrls: Timing Writ : 1 609144  2627000 
2627500: system.mem_ctrls: Timing Read : 0 107312  2627500 
2628000: system.mem_ctrls: Timing Read : 0 107320  2628000 
2628000: system.mem_ctrls: Timing Writ : 1 609160  2628000 
2628500: system.mem_ctrls: Timing Read : 0 107320  2628500 
2629500: system.mem_ctrls: Timing Read : 0 107328  2629500 
2630500: system.mem_ctrls: Timing Writ : 1 609128  2630500 
2632000: system.mem_ctrls: Timing Read : 0 72976  2632000 
2632500: system.mem_ctrls: Timing Read : 0 72976  2632500 
2633000: system.mem_ctrls: Timing Read : 0 72976  2633000 
2633500: system.mem_ctrls: Timing Read : 0 72984  2633500 
2634000: system.mem_ctrls: Timing Read : 0 72984  2634000 
2635000: system.mem_ctrls: Timing Read : 0 72984  2635000 
2636500: system.mem_ctrls: Timing Read : 0 72984  2636500 
2637000: system.mem_ctrls: Timing Read : 0 72992  2637000 
2638000: system.mem_ctrls: Timing Read : 0 72992  2638000 
2638500: system.mem_ctrls: Timing Read : 0 72992  2638500 
2639000: system.mem_ctrls: Timing Read : 0 73000  2639000 
2639500: system.mem_ctrls: Timing Read : 0 73000  2639500 
2640000: system.mem_ctrls: Timing Read : 0 73000  2640000 
2640500: system.mem_ctrls: Timing Read : 0 73008  2640500 
2641000: system.mem_ctrls: Timing Read : 0 388449  2641000 
2642000: system.mem_ctrls: Timing Read : 0 73008  2642000 
2642500: system.mem_ctrls: Timing Read : 0 73016  2642500 
2644000: system.mem_ctrls: Timing Read : 0 73016  2644000 
2644500: system.mem_ctrls: Timing Read : 0 73016  2644500 
2645000: system.mem_ctrls: Timing Read : 0 73016  2645000 
2645500: system.mem_ctrls: Timing Read : 0 73024  2645500 
2647000: system.mem_ctrls: Timing Read : 0 73008  2647000 
2647500: system.mem_ctrls: Timing Read : 0 388450  2647500 
2648500: system.mem_ctrls: Timing Read : 0 73008  2648500 
2649000: system.mem_ctrls: Timing Read : 0 73016  2649000 
2650500: system.mem_ctrls: Timing Read : 0 73016  2650500 
2651000: system.mem_ctrls: Timing Read : 0 73016  2651000 
2651500: system.mem_ctrls: Timing Read : 0 73016  2651500 
2652000: system.mem_ctrls: Timing Read : 0 73024  2652000 
2653500: system.mem_ctrls: Timing Read : 0 73008  2653500 
2654000: system.mem_ctrls: Timing Read : 0 388451  2654000 
2655000: system.mem_ctrls: Timing Read : 0 73008  2655000 
2655500: system.mem_ctrls: Timing Read : 0 73016  2655500 
2657000: system.mem_ctrls: Timing Read : 0 73016  2657000 
2657500: system.mem_ctrls: Timing Read : 0 73016  2657500 
2658000: system.mem_ctrls: Timing Read : 0 73016  2658000 
2658500: system.mem_ctrls: Timing Read : 0 73024  2658500 
2660000: system.mem_ctrls: Timing Read : 0 73008  2660000 
2660500: system.mem_ctrls: Timing Read : 0 388452  2660500 
2661500: system.mem_ctrls: Timing Read : 0 73008  2661500 
2662000: system.mem_ctrls: Timing Read : 0 73016  2662000 
2663500: system.mem_ctrls: Timing Read : 0 73016  2663500 
2664000: system.mem_ctrls: Timing Read : 0 73016  2664000 
2664500: system.mem_ctrls: Timing Read : 0 73016  2664500 
2665000: system.mem_ctrls: Timing Read : 0 73024  2665000 
2666500: system.mem_ctrls: Timing Read : 0 73008  2666500 
2667000: system.mem_ctrls: Timing Read : 0 388453  2667000 
2668000: system.mem_ctrls: Timing Read : 0 73008  2668000 
2668500: system.mem_ctrls: Timing Read : 0 73016  2668500 
2670000: system.mem_ctrls: Timing Read : 0 73016  2670000 
2670500: system.mem_ctrls: Timing Read : 0 73016  2670500 
2671000: system.mem_ctrls: Timing Read : 0 73016  2671000 
2671500: system.mem_ctrls: Timing Read : 0 73024  2671500 
2673000: system.mem_ctrls: Timing Read : 0 73008  2673000 
2673500: system.mem_ctrls: Timing Read : 0 388454  2673500 
2674500: system.mem_ctrls: Timing Read : 0 73008  2674500 
2675000: system.mem_ctrls: Timing Read : 0 73016  2675000 
2676500: system.mem_ctrls: Timing Read : 0 73016  2676500 
2677000: system.mem_ctrls: Timing Read : 0 73016  2677000 
2677500: system.mem_ctrls: Timing Read : 0 73016  2677500 
2678000: system.mem_ctrls: Timing Read : 0 73024  2678000 
2679500: system.mem_ctrls: Timing Read : 0 73008  2679500 
2680000: system.mem_ctrls: Timing Read : 0 388455  2680000 
2681000: system.mem_ctrls: Timing Read : 0 73008  2681000 
2681500: system.mem_ctrls: Timing Read : 0 73016  2681500 
2683000: system.mem_ctrls: Timing Read : 0 73016  2683000 
2683500: system.mem_ctrls: Timing Read : 0 73016  2683500 
2684000: system.mem_ctrls: Timing Read : 0 73016  2684000 
2684500: system.mem_ctrls: Timing Read : 0 73024  2684500 
2686000: system.mem_ctrls: Timing Read : 0 73024  2686000 
2686500: system.mem_ctrls: Timing Read : 0 73024  2686500 
2687000: system.mem_ctrls: Timing Read : 0 73032  2687000 
2687500: system.mem_ctrls: Timing Read : 0 73032  2687500 
2688000: system.mem_ctrls: Timing Read : 0 73032  2688000 
2688500: system.mem_ctrls: Timing Read : 0 73040  2688500 
2688500: system.mem_ctrls: Timing Read : 0 388456  2688500 
2689000: system.mem_ctrls: Timing Read : 0 73040  2689000 
2689500: system.mem_ctrls: Timing Read : 0 73048  2689500 
2690000: system.mem_ctrls: Timing Read : 0 73048  2690000 
2690500: system.mem_ctrls: Timing Read : 0 73056  2690500 
2691000: system.mem_ctrls: Timing Read : 0 73056  2691000 
2691500: system.mem_ctrls: Timing Read : 0 73064  2691500 
2693000: system.mem_ctrls: Timing Read : 0 73064  2693000 
2693500: system.mem_ctrls: Timing Read : 0 73064  2693500 
2694000: system.mem_ctrls: Timing Read : 0 73064  2694000 
2694500: system.mem_ctrls: Timing Read : 0 73072  2694500 
2695000: system.mem_ctrls: Timing Read : 0 73072  2695000 
2696500: system.mem_ctrls: Timing Read : 0 73840  2696500 
2697000: system.mem_ctrls: Timing Read : 0 73840  2697000 
2698500: system.mem_ctrls: Timing Read : 0 73840  2698500 
2699000: system.mem_ctrls: Timing Read : 0 73840  2699000 
2699500: system.mem_ctrls: Timing Read : 0 73848  2699500 
2700000: system.mem_ctrls: Timing Read : 0 73848  2700000 
2701500: system.mem_ctrls: Timing Read : 0 73848  2701500 
2702000: system.mem_ctrls: Timing Read : 0 73848  2702000 
2702500: system.mem_ctrls: Timing Read : 0 73856  2702500 
2703500: system.mem_ctrls: Timing Read : 0 73856  2703500 
2705000: system.mem_ctrls: Timing Read : 0 73856  2705000 
2705500: system.mem_ctrls: Timing Read : 0 73864  2705500 
2706500: system.mem_ctrls: Timing Read : 0 73864  2706500 
2708000: system.mem_ctrls: Timing Read : 0 73864  2708000 
2708500: system.mem_ctrls: Timing Read : 0 73872  2708500 
2709000: system.mem_ctrls: Timing Read : 0 73872  2709000 
2709500: system.mem_ctrls: Timing Read : 0 73872  2709500 
2711000: system.mem_ctrls: Timing Read : 0 73840  2711000 
2711500: system.mem_ctrls: Timing Read : 0 73840  2711500 
2713000: system.mem_ctrls: Timing Read : 0 73888  2713000 
2713500: system.mem_ctrls: Timing Read : 0 73888  2713500 
2713500: system.mem_ctrls: Timing Read : 0 609128  2713500 
2715000: system.mem_ctrls: Timing Read : 0 107328  2715000 
2715500: system.mem_ctrls: Timing Read : 0 107336  2715500 
2716000: system.mem_ctrls: Timing Read : 0 601592  2716000 
2716500: system.mem_ctrls: Timing Read : 0 107336  2716500 
2717000: system.mem_ctrls: Timing Read : 0 107336  2717000 
2717500: system.mem_ctrls: Timing Read : 0 107344  2717500 
2718000: system.mem_ctrls: Timing Read : 0 107344  2718000 
2719500: system.mem_ctrls: Timing Read : 0 107344  2719500 
2720000: system.mem_ctrls: Timing Read : 0 107352  2720000 
2720000: system.mem_ctrls: Timing Read : 0 388449  2720000 
2721000: system.mem_ctrls: Timing Read : 0 107352  2721000 
2721500: system.mem_ctrls: Timing Read : 0 107352  2721500 
2723000: system.mem_ctrls: Timing Read : 0 107392  2723000 
2723500: system.mem_ctrls: Timing Read : 0 388450  2723500 
2724500: system.mem_ctrls: Timing Read : 0 107392  2724500 
2726000: system.mem_ctrls: Timing Read : 0 107440  2726000 
2726500: system.mem_ctrls: Timing Read : 0 107448  2726500 
2726500: system.mem_ctrls: Timing Read : 0 609864  2726500 
2727000: system.mem_ctrls: Timing Read : 0 107448  2727000 
2727000: system.mem_ctrls: Timing Read : 0 388449  2727000 
2728000: system.mem_ctrls: Timing Read : 0 107448  2728000 
2728500: system.mem_ctrls: Timing Read : 0 107456  2728500 
2729500: system.mem_ctrls: Timing Read : 0 107456  2729500 
2730500: system.mem_ctrls: Timing Read : 0 107456  2730500 
2731000: system.mem_ctrls: Timing Read : 0 107464  2731000 
2731500: system.mem_ctrls: Timing Read : 0 107464  2731500 
2732000: system.mem_ctrls: Timing Read : 0 107464  2732000 
2733500: system.mem_ctrls: Timing Read : 0 107352  2733500 
2734000: system.mem_ctrls: Timing Read : 0 107352  2734000 
2734500: system.mem_ctrls: Timing Read : 0 107360  2734500 
2734500: system.mem_ctrls: Timing Read : 0 609136  2734500 
2735000: system.mem_ctrls: Timing Read : 0 107360  2735000 
2735000: system.mem_ctrls: Timing Read : 0 609144  2735000 
2735500: system.mem_ctrls: Timing Read : 0 107368  2735500 
2735500: system.mem_ctrls: Timing Read : 0 609152  2735500 
2736000: system.mem_ctrls: Timing Read : 0 107368  2736000 
2736500: system.mem_ctrls: Timing Read : 0 107376  2736500 
2736500: system.mem_ctrls: Timing Read : 0 609160  2736500 
2737000: system.mem_ctrls: Timing Read : 0 107376  2737000 
2737000: system.mem_ctrls: Timing Read : 0 609168  2737000 
2737500: system.mem_ctrls: Timing Read : 0 107376  2737500 
2738000: system.mem_ctrls: Timing Read : 0 107384  2738000 
2739000: system.mem_ctrls: Timing Read : 0 107384  2739000 
2739000: system.mem_ctrls: Timing Read : 0 609176  2739000 
2740500: system.mem_ctrls: Timing Read : 0 89312  2740500 
2741000: system.mem_ctrls: Timing Read : 0 89320  2741000 
2741500: system.mem_ctrls: Timing Read : 0 89320  2741500 
2742000: system.mem_ctrls: Timing Read : 0 89328  2742000 
2743000: system.mem_ctrls: Timing Read : 0 89328  2743000 
2743500: system.mem_ctrls: Timing Read : 0 464647  2743500 
2744500: system.mem_ctrls: Timing Read : 0 89328  2744500 
2745500: system.mem_ctrls: Timing Read : 0 89328  2745500 
2746000: system.mem_ctrls: Timing Read : 0 89336  2746000 
2747000: system.mem_ctrls: Timing Read : 0 89336  2747000 
2747500: system.mem_ctrls: Timing Writ : 1 603352  2747500 
2748000: system.mem_ctrls: Timing Read : 0 89344  2748000 
2749000: system.mem_ctrls: Timing Writ : 1 609176  2749000 
2750500: system.mem_ctrls: Timing Read : 0 107296  2750500 
2750500: system.mem_ctrls: Timing Writ : 1 609152  2750500 
2751000: system.mem_ctrls: Timing Read : 0 107296  2751000 
2751500: system.mem_ctrls: Timing Read : 0 107304  2751500 
2751500: system.mem_ctrls: Timing Writ : 1 609168  2751500 
2752000: system.mem_ctrls: Timing Read : 0 107304  2752000 
2752500: system.mem_ctrls: Timing Read : 0 107304  2752500 
2753000: system.mem_ctrls: Timing Read : 0 107312  2753000 
2753000: system.mem_ctrls: Timing Writ : 1 609136  2753000 
2753500: system.mem_ctrls: Timing Read : 0 107312  2753500 
2753500: system.mem_ctrls: Timing Writ : 1 609144  2753500 
2754000: system.mem_ctrls: Timing Read : 0 107312  2754000 
2754500: system.mem_ctrls: Timing Read : 0 107320  2754500 
2754500: system.mem_ctrls: Timing Writ : 1 609160  2754500 
2755000: system.mem_ctrls: Timing Read : 0 107320  2755000 
2756000: system.mem_ctrls: Timing Read : 0 107328  2756000 
2757000: system.mem_ctrls: Timing Writ : 1 609128  2757000 
2758500: system.mem_ctrls: Timing Read : 0 72976  2758500 
2759000: system.mem_ctrls: Timing Read : 0 72976  2759000 
2759500: system.mem_ctrls: Timing Read : 0 72976  2759500 
2760000: system.mem_ctrls: Timing Read : 0 72984  2760000 
2760500: system.mem_ctrls: Timing Read : 0 72984  2760500 
2761500: system.mem_ctrls: Timing Read : 0 72984  2761500 
2763000: system.mem_ctrls: Timing Read : 0 72984  2763000 
2763500: system.mem_ctrls: Timing Read : 0 72992  2763500 
2764500: system.mem_ctrls: Timing Read : 0 72992  2764500 
2765000: system.mem_ctrls: Timing Read : 0 72992  2765000 
2765500: system.mem_ctrls: Timing Read : 0 73000  2765500 
2766000: system.mem_ctrls: Timing Read : 0 73000  2766000 
2766500: system.mem_ctrls: Timing Read : 0 73000  2766500 
2767000: system.mem_ctrls: Timing Read : 0 73008  2767000 
2767500: system.mem_ctrls: Timing Read : 0 388461  2767500 
2768500: system.mem_ctrls: Timing Read : 0 73008  2768500 
2769000: system.mem_ctrls: Timing Read : 0 73016  2769000 
2770500: system.mem_ctrls: Timing Read : 0 73016  2770500 
2771000: system.mem_ctrls: Timing Read : 0 73016  2771000 
2771500: system.mem_ctrls: Timing Read : 0 73016  2771500 
2772000: system.mem_ctrls: Timing Read : 0 73024  2772000 
2773500: system.mem_ctrls: Timing Read : 0 73008  2773500 
2774000: system.mem_ctrls: Timing Read : 0 388462  2774000 
2775000: system.mem_ctrls: Timing Read : 0 73008  2775000 
2775500: system.mem_ctrls: Timing Read : 0 73016  2775500 
2777000: system.mem_ctrls: Timing Read : 0 73016  2777000 
2777500: system.mem_ctrls: Timing Read : 0 73016  2777500 
2778000: system.mem_ctrls: Timing Read : 0 73016  2778000 
2778500: system.mem_ctrls: Timing Read : 0 73024  2778500 
2780000: system.mem_ctrls: Timing Read : 0 73008  2780000 
2780500: system.mem_ctrls: Timing Read : 0 388463  2780500 
2781500: system.mem_ctrls: Timing Read : 0 73008  2781500 
2782000: system.mem_ctrls: Timing Read : 0 73016  2782000 
2783500: system.mem_ctrls: Timing Read : 0 73016  2783500 
2784000: system.mem_ctrls: Timing Read : 0 73016  2784000 
2784500: system.mem_ctrls: Timing Read : 0 73016  2784500 
2785000: system.mem_ctrls: Timing Read : 0 73024  2785000 
2786500: system.mem_ctrls: Timing Read : 0 73024  2786500 
2787000: system.mem_ctrls: Timing Read : 0 73024  2787000 
2787500: system.mem_ctrls: Timing Read : 0 73032  2787500 
2788000: system.mem_ctrls: Timing Read : 0 73032  2788000 
2788500: system.mem_ctrls: Timing Read : 0 73032  2788500 
2789000: system.mem_ctrls: Timing Read : 0 73040  2789000 
2789000: system.mem_ctrls: Timing Read : 0 388464  2789000 
2789500: system.mem_ctrls: Timing Read : 0 73040  2789500 
2790000: system.mem_ctrls: Timing Read : 0 73048  2790000 
2790500: system.mem_ctrls: Timing Read : 0 73048  2790500 
2791000: system.mem_ctrls: Timing Read : 0 73056  2791000 
2791500: system.mem_ctrls: Timing Read : 0 73056  2791500 
2792000: system.mem_ctrls: Timing Read : 0 73064  2792000 
2793500: system.mem_ctrls: Timing Read : 0 73064  2793500 
2794000: system.mem_ctrls: Timing Read : 0 73064  2794000 
2794500: system.mem_ctrls: Timing Read : 0 73064  2794500 
2795000: system.mem_ctrls: Timing Read : 0 73072  2795000 
2795500: system.mem_ctrls: Timing Read : 0 73072  2795500 
2797000: system.mem_ctrls: Timing Read : 0 73080  2797000 
2797000: system.mem_ctrls: Timing Read : 0 388472  2797000 
2797500: system.mem_ctrls: Timing Read : 0 73080  2797500 
2798000: system.mem_ctrls: Timing Read : 0 73088  2798000 
2798500: system.mem_ctrls: Timing Read : 0 73088  2798500 
2799000: system.mem_ctrls: Timing Read : 0 73088  2799000 
2799500: system.mem_ctrls: Timing Read : 0 73096  2799500 
2801000: system.mem_ctrls: Timing Read : 0 73096  2801000 
2801500: system.mem_ctrls: Timing Read : 0 73096  2801500 
2802000: system.mem_ctrls: Timing Read : 0 73104  2802000 
2802500: system.mem_ctrls: Timing Read : 0 73104  2802500 
2803000: system.mem_ctrls: Timing Read : 0 73104  2803000 
2803500: system.mem_ctrls: Timing Read : 0 73112  2803500 
2805000: system.mem_ctrls: Timing Read : 0 73840  2805000 
2805500: system.mem_ctrls: Timing Read : 0 73840  2805500 
2807000: system.mem_ctrls: Timing Read : 0 73840  2807000 
2807500: system.mem_ctrls: Timing Read : 0 73840  2807500 
2808000: system.mem_ctrls: Timing Read : 0 73848  2808000 
2808500: system.mem_ctrls: Timing Read : 0 73848  2808500 
2810000: system.mem_ctrls: Timing Read : 0 73888  2810000 
2810500: system.mem_ctrls: Timing Read : 0 73888  2810500 
2810500: system.mem_ctrls: Timing Read : 0 609128  2810500 
2812000: system.mem_ctrls: Timing Read : 0 107328  2812000 
2812500: system.mem_ctrls: Timing Read : 0 107336  2812500 
2813000: system.mem_ctrls: Timing Read : 0 601592  2813000 
2813500: system.mem_ctrls: Timing Read : 0 107336  2813500 
2814000: system.mem_ctrls: Timing Read : 0 107336  2814000 
2814500: system.mem_ctrls: Timing Read : 0 107344  2814500 
2815000: system.mem_ctrls: Timing Read : 0 107344  2815000 
2816500: system.mem_ctrls: Timing Read : 0 107344  2816500 
2817000: system.mem_ctrls: Timing Read : 0 107352  2817000 
2817000: system.mem_ctrls: Timing Read : 0 388461  2817000 
2818000: system.mem_ctrls: Timing Read : 0 107352  2818000 
2818500: system.mem_ctrls: Timing Read : 0 107352  2818500 
2820000: system.mem_ctrls: Timing Read : 0 107392  2820000 
2820500: system.mem_ctrls: Timing Read : 0 388462  2820500 
2821500: system.mem_ctrls: Timing Read : 0 107392  2821500 
2823000: system.mem_ctrls: Timing Read : 0 107440  2823000 
2823500: system.mem_ctrls: Timing Read : 0 107448  2823500 
2823500: system.mem_ctrls: Timing Read : 0 609864  2823500 
2824000: system.mem_ctrls: Timing Read : 0 107448  2824000 
2824000: system.mem_ctrls: Timing Read : 0 388461  2824000 
2825000: system.mem_ctrls: Timing Read : 0 107448  2825000 
2825500: system.mem_ctrls: Timing Read : 0 107456  2825500 
2826500: system.mem_ctrls: Timing Read : 0 107456  2826500 
2827500: system.mem_ctrls: Timing Read : 0 107456  2827500 
2828000: system.mem_ctrls: Timing Read : 0 107464  2828000 
2828500: system.mem_ctrls: Timing Read : 0 107464  2828500 
2829000: system.mem_ctrls: Timing Read : 0 107464  2829000 
2830500: system.mem_ctrls: Timing Read : 0 107352  2830500 
2831000: system.mem_ctrls: Timing Read : 0 107352  2831000 
2831500: system.mem_ctrls: Timing Read : 0 107360  2831500 
2831500: system.mem_ctrls: Timing Read : 0 609136  2831500 
2832000: system.mem_ctrls: Timing Read : 0 107360  2832000 
2832000: system.mem_ctrls: Timing Read : 0 609144  2832000 
2832500: system.mem_ctrls: Timing Read : 0 107368  2832500 
2832500: system.mem_ctrls: Timing Read : 0 609152  2832500 
2833000: system.mem_ctrls: Timing Read : 0 107368  2833000 
2833500: system.mem_ctrls: Timing Read : 0 107376  2833500 
2833500: system.mem_ctrls: Timing Read : 0 609160  2833500 
2834000: system.mem_ctrls: Timing Read : 0 107376  2834000 
2834000: system.mem_ctrls: Timing Read : 0 609168  2834000 
2834500: system.mem_ctrls: Timing Read : 0 107376  2834500 
2835000: system.mem_ctrls: Timing Read : 0 107384  2835000 
2836000: system.mem_ctrls: Timing Read : 0 107384  2836000 
2836000: system.mem_ctrls: Timing Read : 0 609176  2836000 
2837500: system.mem_ctrls: Timing Read : 0 89344  2837500 
2838000: system.mem_ctrls: Timing Read : 0 89352  2838000 
2838500: system.mem_ctrls: Timing Read : 0 89352  2838500 
2839000: system.mem_ctrls: Timing Read : 0 89360  2839000 
2840000: system.mem_ctrls: Timing Read : 0 89360  2840000 
2840500: system.mem_ctrls: Timing Read : 0 464647  2840500 
2841500: system.mem_ctrls: Timing Read : 0 89360  2841500 
2842500: system.mem_ctrls: Timing Read : 0 89360  2842500 
2843000: system.mem_ctrls: Timing Read : 0 89368  2843000 
2844000: system.mem_ctrls: Timing Read : 0 89368  2844000 
2844500: system.mem_ctrls: Timing Writ : 1 603384  2844500 
2845000: system.mem_ctrls: Timing Read : 0 89376  2845000 
2846000: system.mem_ctrls: Timing Writ : 1 609176  2846000 
2847500: system.mem_ctrls: Timing Read : 0 107296  2847500 
2847500: system.mem_ctrls: Timing Writ : 1 609152  2847500 
2848000: system.mem_ctrls: Timing Read : 0 107296  2848000 
2848500: system.mem_ctrls: Timing Read : 0 107304  2848500 
2848500: system.mem_ctrls: Timing Writ : 1 609168  2848500 
2849000: system.mem_ctrls: Timing Read : 0 107304  2849000 
2849500: system.mem_ctrls: Timing Read : 0 107304  2849500 
2850000: system.mem_ctrls: Timing Read : 0 107312  2850000 
2850000: system.mem_ctrls: Timing Writ : 1 609136  2850000 
2850500: system.mem_ctrls: Timing Read : 0 107312  2850500 
2850500: system.mem_ctrls: Timing Writ : 1 609144  2850500 
2851000: system.mem_ctrls: Timing Read : 0 107312  2851000 
2851500: system.mem_ctrls: Timing Read : 0 107320  2851500 
2851500: system.mem_ctrls: Timing Writ : 1 609160  2851500 
2852000: system.mem_ctrls: Timing Read : 0 107320  2852000 
2853000: system.mem_ctrls: Timing Read : 0 107328  2853000 
2854000: system.mem_ctrls: Timing Writ : 1 609128  2854000 
2855500: system.mem_ctrls: Timing Read : 0 72976  2855500 
2856000: system.mem_ctrls: Timing Read : 0 72976  2856000 
2856500: system.mem_ctrls: Timing Read : 0 72976  2856500 
2857000: system.mem_ctrls: Timing Read : 0 72984  2857000 
2857500: system.mem_ctrls: Timing Read : 0 72984  2857500 
2858500: system.mem_ctrls: Timing Read : 0 72984  2858500 
2860000: system.mem_ctrls: Timing Read : 0 72984  2860000 
2860500: system.mem_ctrls: Timing Read : 0 72992  2860500 
2861500: system.mem_ctrls: Timing Read : 0 72992  2861500 
2862000: system.mem_ctrls: Timing Read : 0 72992  2862000 
2862500: system.mem_ctrls: Timing Read : 0 73000  2862500 
2863000: system.mem_ctrls: Timing Read : 0 73000  2863000 
2863500: system.mem_ctrls: Timing Read : 0 73000  2863500 
2864000: system.mem_ctrls: Timing Read : 0 73008  2864000 
2864500: system.mem_ctrls: Timing Read : 0 388474  2864500 
2865500: system.mem_ctrls: Timing Read : 0 73008  2865500 
2866000: system.mem_ctrls: Timing Read : 0 73016  2866000 
2867500: system.mem_ctrls: Timing Read : 0 73016  2867500 
2868000: system.mem_ctrls: Timing Read : 0 73016  2868000 
2868500: system.mem_ctrls: Timing Read : 0 73016  2868500 
2869000: system.mem_ctrls: Timing Read : 0 73024  2869000 
2870500: system.mem_ctrls: Timing Read : 0 73008  2870500 
2871000: system.mem_ctrls: Timing Read : 0 388475  2871000 
2872000: system.mem_ctrls: Timing Read : 0 73008  2872000 
2872500: system.mem_ctrls: Timing Read : 0 73016  2872500 
2874000: system.mem_ctrls: Timing Read : 0 73016  2874000 
2874500: system.mem_ctrls: Timing Read : 0 73016  2874500 
2875000: system.mem_ctrls: Timing Read : 0 73016  2875000 
2875500: system.mem_ctrls: Timing Read : 0 73024  2875500 
2877000: system.mem_ctrls: Timing Read : 0 73008  2877000 
2877500: system.mem_ctrls: Timing Read : 0 388476  2877500 
2878500: system.mem_ctrls: Timing Read : 0 73008  2878500 
2879000: system.mem_ctrls: Timing Read : 0 73016  2879000 
2880500: system.mem_ctrls: Timing Read : 0 73016  2880500 
2881000: system.mem_ctrls: Timing Read : 0 73016  2881000 
2881500: system.mem_ctrls: Timing Read : 0 73016  2881500 
2882000: system.mem_ctrls: Timing Read : 0 73024  2882000 
2883500: system.mem_ctrls: Timing Read : 0 73008  2883500 
2884000: system.mem_ctrls: Timing Read : 0 388477  2884000 
2885000: system.mem_ctrls: Timing Read : 0 73008  2885000 
2885500: system.mem_ctrls: Timing Read : 0 73016  2885500 
2887000: system.mem_ctrls: Timing Read : 0 73016  2887000 
2887500: system.mem_ctrls: Timing Read : 0 73016  2887500 
2888000: system.mem_ctrls: Timing Read : 0 73016  2888000 
2888500: system.mem_ctrls: Timing Read : 0 73024  2888500 
2890000: system.mem_ctrls: Timing Read : 0 73008  2890000 
2890500: system.mem_ctrls: Timing Read : 0 388478  2890500 
2891500: system.mem_ctrls: Timing Read : 0 73008  2891500 
2892000: system.mem_ctrls: Timing Read : 0 73016  2892000 
2893500: system.mem_ctrls: Timing Read : 0 73016  2893500 
2894000: system.mem_ctrls: Timing Read : 0 73016  2894000 
2894500: system.mem_ctrls: Timing Read : 0 73016  2894500 
2895000: system.mem_ctrls: Timing Read : 0 73024  2895000 
2896500: system.mem_ctrls: Timing Read : 0 73008  2896500 
2897000: system.mem_ctrls: Timing Read : 0 388479  2897000 
2898000: system.mem_ctrls: Timing Read : 0 73008  2898000 
2898500: system.mem_ctrls: Timing Read : 0 73016  2898500 
2900000: system.mem_ctrls: Timing Read : 0 73016  2900000 
2900500: system.mem_ctrls: Timing Read : 0 73016  2900500 
2901000: system.mem_ctrls: Timing Read : 0 73016  2901000 
2901500: system.mem_ctrls: Timing Read : 0 73024  2901500 
2903000: system.mem_ctrls: Timing Read : 0 73024  2903000 
2903500: system.mem_ctrls: Timing Read : 0 73024  2903500 
2904000: system.mem_ctrls: Timing Read : 0 73032  2904000 
2904500: system.mem_ctrls: Timing Read : 0 73032  2904500 
2905000: system.mem_ctrls: Timing Read : 0 73032  2905000 
2905500: system.mem_ctrls: Timing Read : 0 73040  2905500 
2905500: system.mem_ctrls: Timing Read : 0 388480  2905500 
2906000: system.mem_ctrls: Timing Read : 0 73040  2906000 
2906500: system.mem_ctrls: Timing Read : 0 73048  2906500 
2907000: system.mem_ctrls: Timing Read : 0 73048  2907000 
2907500: system.mem_ctrls: Timing Read : 0 73056  2907500 
2908000: system.mem_ctrls: Timing Read : 0 73056  2908000 
2908500: system.mem_ctrls: Timing Read : 0 73064  2908500 
2910000: system.mem_ctrls: Timing Read : 0 73064  2910000 
2910500: system.mem_ctrls: Timing Read : 0 73064  2910500 
2911000: system.mem_ctrls: Timing Read : 0 73064  2911000 
2911500: system.mem_ctrls: Timing Read : 0 73072  2911500 
2912000: system.mem_ctrls: Timing Read : 0 73072  2912000 
2913500: system.mem_ctrls: Timing Read : 0 73840  2913500 
2914000: system.mem_ctrls: Timing Read : 0 73840  2914000 
2915500: system.mem_ctrls: Timing Read : 0 73840  2915500 
2916000: system.mem_ctrls: Timing Read : 0 73840  2916000 
2916500: system.mem_ctrls: Timing Read : 0 73848  2916500 
2917000: system.mem_ctrls: Timing Read : 0 73848  2917000 
2918500: system.mem_ctrls: Timing Read : 0 73848  2918500 
2919000: system.mem_ctrls: Timing Read : 0 73848  2919000 
2919500: system.mem_ctrls: Timing Read : 0 73856  2919500 
2920500: system.mem_ctrls: Timing Read : 0 73856  2920500 
2922000: system.mem_ctrls: Timing Read : 0 73856  2922000 
2922500: system.mem_ctrls: Timing Read : 0 73864  2922500 
2923500: system.mem_ctrls: Timing Read : 0 73864  2923500 
2925000: system.mem_ctrls: Timing Read : 0 73864  2925000 
2925500: system.mem_ctrls: Timing Read : 0 73872  2925500 
2926000: system.mem_ctrls: Timing Read : 0 73872  2926000 
2926500: system.mem_ctrls: Timing Read : 0 73872  2926500 
2928000: system.mem_ctrls: Timing Read : 0 73840  2928000 
2928500: system.mem_ctrls: Timing Read : 0 73840  2928500 
2930000: system.mem_ctrls: Timing Read : 0 73840  2930000 
2930500: system.mem_ctrls: Timing Read : 0 73840  2930500 
2931000: system.mem_ctrls: Timing Read : 0 73848  2931000 
2931500: system.mem_ctrls: Timing Read : 0 73848  2931500 
2933000: system.mem_ctrls: Timing Read : 0 73888  2933000 
2933500: system.mem_ctrls: Timing Read : 0 73888  2933500 
2933500: system.mem_ctrls: Timing Read : 0 609128  2933500 
2935000: system.mem_ctrls: Timing Read : 0 107328  2935000 
2935500: system.mem_ctrls: Timing Read : 0 107336  2935500 
2936000: system.mem_ctrls: Timing Read : 0 601592  2936000 
2936500: system.mem_ctrls: Timing Read : 0 107336  2936500 
2937000: system.mem_ctrls: Timing Read : 0 107336  2937000 
2937500: system.mem_ctrls: Timing Read : 0 107344  2937500 
2938000: system.mem_ctrls: Timing Read : 0 107344  2938000 
2939500: system.mem_ctrls: Timing Read : 0 107344  2939500 
2940000: system.mem_ctrls: Timing Read : 0 107352  2940000 
2940000: system.mem_ctrls: Timing Read : 0 388474  2940000 
2941000: system.mem_ctrls: Timing Read : 0 107352  2941000 
2941500: system.mem_ctrls: Timing Read : 0 107352  2941500 
2943000: system.mem_ctrls: Timing Read : 0 107392  2943000 
2943500: system.mem_ctrls: Timing Read : 0 388475  2943500 
2944500: system.mem_ctrls: Timing Read : 0 107392  2944500 
2946000: system.mem_ctrls: Timing Read : 0 107440  2946000 
2946500: system.mem_ctrls: Timing Read : 0 107448  2946500 
2946500: system.mem_ctrls: Timing Read : 0 609864  2946500 
2947000: system.mem_ctrls: Timing Read : 0 107448  2947000 
2947000: system.mem_ctrls: Timing Read : 0 388474  2947000 
2948000: system.mem_ctrls: Timing Read : 0 107448  2948000 
2948500: system.mem_ctrls: Timing Read : 0 107456  2948500 
2949500: system.mem_ctrls: Timing Read : 0 107456  2949500 
2950500: system.mem_ctrls: Timing Read : 0 107456  2950500 
2951000: system.mem_ctrls: Timing Read : 0 107464  2951000 
2951500: system.mem_ctrls: Timing Read : 0 107464  2951500 
2952000: system.mem_ctrls: Timing Read : 0 107464  2952000 
2953500: system.mem_ctrls: Timing Read : 0 107352  2953500 
2954000: system.mem_ctrls: Timing Read : 0 107352  2954000 
2954500: system.mem_ctrls: Timing Read : 0 107360  2954500 
2954500: system.mem_ctrls: Timing Read : 0 609136  2954500 
2955000: system.mem_ctrls: Timing Read : 0 107360  2955000 
2955000: system.mem_ctrls: Timing Read : 0 609144  2955000 
2955500: system.mem_ctrls: Timing Read : 0 107368  2955500 
2955500: system.mem_ctrls: Timing Read : 0 609152  2955500 
2956000: system.mem_ctrls: Timing Read : 0 107368  2956000 
2956500: system.mem_ctrls: Timing Read : 0 107376  2956500 
2956500: system.mem_ctrls: Timing Read : 0 609160  2956500 
2957000: system.mem_ctrls: Timing Read : 0 107376  2957000 
2957000: system.mem_ctrls: Timing Read : 0 609168  2957000 
2957500: system.mem_ctrls: Timing Read : 0 107376  2957500 
2958000: system.mem_ctrls: Timing Read : 0 107384  2958000 
2959000: system.mem_ctrls: Timing Read : 0 107384  2959000 
2959000: system.mem_ctrls: Timing Read : 0 609176  2959000 
2960500: system.mem_ctrls: Timing Read : 0 89376  2960500 
2961000: system.mem_ctrls: Timing Read : 0 89384  2961000 
2961500: system.mem_ctrls: Timing Read : 0 89384  2961500 
2962000: system.mem_ctrls: Timing Read : 0 89392  2962000 
2963000: system.mem_ctrls: Timing Read : 0 89392  2963000 
2963500: system.mem_ctrls: Timing Read : 0 464647  2963500 
2964500: system.mem_ctrls: Timing Read : 0 89392  2964500 
2965500: system.mem_ctrls: Timing Read : 0 89392  2965500 
2966000: system.mem_ctrls: Timing Read : 0 89400  2966000 
2967000: system.mem_ctrls: Timing Read : 0 89400  2967000 
2967500: system.mem_ctrls: Timing Writ : 1 603336  2967500 
2968000: system.mem_ctrls: Timing Read : 0 89408  2968000 
2969000: system.mem_ctrls: Timing Writ : 1 609176  2969000 
2970500: system.mem_ctrls: Timing Read : 0 107296  2970500 
2970500: system.mem_ctrls: Timing Writ : 1 609152  2970500 
2971000: system.mem_ctrls: Timing Read : 0 107296  2971000 
2971500: system.mem_ctrls: Timing Read : 0 107304  2971500 
2971500: system.mem_ctrls: Timing Writ : 1 609168  2971500 
2972000: system.mem_ctrls: Timing Read : 0 107304  2972000 
2972500: system.mem_ctrls: Timing Read : 0 107304  2972500 
2973000: system.mem_ctrls: Timing Read : 0 107312  2973000 
2973000: system.mem_ctrls: Timing Writ : 1 609136  2973000 
2973500: system.mem_ctrls: Timing Read : 0 107312  2973500 
2973500: system.mem_ctrls: Timing Writ : 1 609144  2973500 
2974000: system.mem_ctrls: Timing Read : 0 107312  2974000 
2974500: system.mem_ctrls: Timing Read : 0 107320  2974500 
2974500: system.mem_ctrls: Timing Writ : 1 609160  2974500 
2975000: system.mem_ctrls: Timing Read : 0 107320  2975000 
2976000: system.mem_ctrls: Timing Read : 0 107328  2976000 
2977000: system.mem_ctrls: Timing Writ : 1 609128  2977000 
2978500: system.mem_ctrls: Timing Read : 0 72976  2978500 
2979000: system.mem_ctrls: Timing Read : 0 72976  2979000 
2979500: system.mem_ctrls: Timing Read : 0 72976  2979500 
2980000: system.mem_ctrls: Timing Read : 0 72984  2980000 
2980500: system.mem_ctrls: Timing Read : 0 72984  2980500 
2981500: system.mem_ctrls: Timing Read : 0 72984  2981500 
2983000: system.mem_ctrls: Timing Read : 0 72984  2983000 
2983500: system.mem_ctrls: Timing Read : 0 72992  2983500 
2984500: system.mem_ctrls: Timing Read : 0 72992  2984500 
2985000: system.mem_ctrls: Timing Read : 0 72992  2985000 
2985500: system.mem_ctrls: Timing Read : 0 73000  2985500 
2986000: system.mem_ctrls: Timing Read : 0 73000  2986000 
2986500: system.mem_ctrls: Timing Read : 0 73000  2986500 
2987000: system.mem_ctrls: Timing Read : 0 73008  2987000 
2987500: system.mem_ctrls: Timing Read : 0 388486  2987500 
2988500: system.mem_ctrls: Timing Read : 0 73008  2988500 
2989000: system.mem_ctrls: Timing Read : 0 73016  2989000 
2990500: system.mem_ctrls: Timing Read : 0 73016  2990500 
2991000: system.mem_ctrls: Timing Read : 0 73016  2991000 
2991500: system.mem_ctrls: Timing Read : 0 73016  2991500 
2992000: system.mem_ctrls: Timing Read : 0 73024  2992000 
2993500: system.mem_ctrls: Timing Read : 0 73008  2993500 
2994000: system.mem_ctrls: Timing Read : 0 388487  2994000 
2995000: system.mem_ctrls: Timing Read : 0 73008  2995000 
2995500: system.mem_ctrls: Timing Read : 0 73016  2995500 
2997000: system.mem_ctrls: Timing Read : 0 73016  2997000 
2997500: system.mem_ctrls: Timing Read : 0 73016  2997500 
2998000: system.mem_ctrls: Timing Read : 0 73016  2998000 
2998500: system.mem_ctrls: Timing Read : 0 73024  2998500 
3000000: system.mem_ctrls: Timing Read : 0 73024  3000000 
3000500: system.mem_ctrls: Timing Read : 0 73024  3000500 
3001000: system.mem_ctrls: Timing Read : 0 73032  3001000 
3001500: system.mem_ctrls: Timing Read : 0 73032  3001500 
3002000: system.mem_ctrls: Timing Read : 0 73032  3002000 
3002500: system.mem_ctrls: Timing Read : 0 73040  3002500 
3002500: system.mem_ctrls: Timing Read : 0 388488  3002500 
3003000: system.mem_ctrls: Timing Read : 0 73040  3003000 
3003500: system.mem_ctrls: Timing Read : 0 73048  3003500 
3004000: system.mem_ctrls: Timing Read : 0 73048  3004000 
3004500: system.mem_ctrls: Timing Read : 0 73056  3004500 
3005000: system.mem_ctrls: Timing Read : 0 73056  3005000 
3005500: system.mem_ctrls: Timing Read : 0 73064  3005500 
3007000: system.mem_ctrls: Timing Read : 0 73064  3007000 
3007500: system.mem_ctrls: Timing Read : 0 73064  3007500 
3008000: system.mem_ctrls: Timing Read : 0 73064  3008000 
3008500: system.mem_ctrls: Timing Read : 0 73072  3008500 
3009000: system.mem_ctrls: Timing Read : 0 73072  3009000 
3010500: system.mem_ctrls: Timing Read : 0 73080  3010500 
3010500: system.mem_ctrls: Timing Read : 0 388496  3010500 
3011000: system.mem_ctrls: Timing Read : 0 73080  3011000 
3011500: system.mem_ctrls: Timing Read : 0 73088  3011500 
3012000: system.mem_ctrls: Timing Read : 0 73088  3012000 
3012500: system.mem_ctrls: Timing Read : 0 73088  3012500 
3013000: system.mem_ctrls: Timing Read : 0 73096  3013000 
3014500: system.mem_ctrls: Timing Read : 0 73096  3014500 
3015000: system.mem_ctrls: Timing Read : 0 73096  3015000 
3015500: system.mem_ctrls: Timing Read : 0 73104  3015500 
3016000: system.mem_ctrls: Timing Read : 0 73104  3016000 
3016500: system.mem_ctrls: Timing Read : 0 73104  3016500 
3017000: system.mem_ctrls: Timing Read : 0 73112  3017000 
3018500: system.mem_ctrls: Timing Read : 0 73840  3018500 
3019000: system.mem_ctrls: Timing Read : 0 73840  3019000 
3020500: system.mem_ctrls: Timing Read : 0 73840  3020500 
3021000: system.mem_ctrls: Timing Read : 0 73840  3021000 
3021500: system.mem_ctrls: Timing Read : 0 73848  3021500 
3022000: system.mem_ctrls: Timing Read : 0 73848  3022000 
3023500: system.mem_ctrls: Timing Read : 0 73848  3023500 
3024000: system.mem_ctrls: Timing Read : 0 73848  3024000 
3024500: system.mem_ctrls: Timing Read : 0 73856  3024500 
3025500: system.mem_ctrls: Timing Read : 0 73856  3025500 
3027000: system.mem_ctrls: Timing Read : 0 73856  3027000 
3027500: system.mem_ctrls: Timing Read : 0 73864  3027500 
3028500: system.mem_ctrls: Timing Read : 0 73864  3028500 
3030000: system.mem_ctrls: Timing Read : 0 73864  3030000 
3030500: system.mem_ctrls: Timing Read : 0 73872  3030500 
3031000: system.mem_ctrls: Timing Read : 0 73872  3031000 
3031500: system.mem_ctrls: Timing Read : 0 73872  3031500 
3033000: system.mem_ctrls: Timing Read : 0 73840  3033000 
3033500: system.mem_ctrls: Timing Read : 0 73840  3033500 
3035000: system.mem_ctrls: Timing Read : 0 73840  3035000 
3035500: system.mem_ctrls: Timing Read : 0 73840  3035500 
3036000: system.mem_ctrls: Timing Read : 0 73848  3036000 
3036500: system.mem_ctrls: Timing Read : 0 73848  3036500 
3038000: system.mem_ctrls: Timing Read : 0 73888  3038000 
3038500: system.mem_ctrls: Timing Read : 0 73888  3038500 
3038500: system.mem_ctrls: Timing Read : 0 609128  3038500 
3040000: system.mem_ctrls: Timing Read : 0 107328  3040000 
3040500: system.mem_ctrls: Timing Read : 0 107336  3040500 
3041000: system.mem_ctrls: Timing Read : 0 601592  3041000 
3041500: system.mem_ctrls: Timing Read : 0 107336  3041500 
3042000: system.mem_ctrls: Timing Read : 0 107336  3042000 
3042500: system.mem_ctrls: Timing Read : 0 107344  3042500 
3043000: system.mem_ctrls: Timing Read : 0 107344  3043000 
3044500: system.mem_ctrls: Timing Read : 0 107344  3044500 
3045000: system.mem_ctrls: Timing Read : 0 107352  3045000 
3045000: system.mem_ctrls: Timing Read : 0 388486  3045000 
3046000: system.mem_ctrls: Timing Read : 0 107352  3046000 
3046500: system.mem_ctrls: Timing Read : 0 107352  3046500 
3048000: system.mem_ctrls: Timing Read : 0 107392  3048000 
3048500: system.mem_ctrls: Timing Read : 0 388487  3048500 
3049500: system.mem_ctrls: Timing Read : 0 107392  3049500 
3051000: system.mem_ctrls: Timing Read : 0 107440  3051000 
3051500: system.mem_ctrls: Timing Read : 0 107448  3051500 
3051500: system.mem_ctrls: Timing Read : 0 609864  3051500 
3052000: system.mem_ctrls: Timing Read : 0 107448  3052000 
3052000: system.mem_ctrls: Timing Read : 0 388486  3052000 
3053000: system.mem_ctrls: Timing Read : 0 107448  3053000 
3053500: system.mem_ctrls: Timing Read : 0 107456  3053500 
3054500: system.mem_ctrls: Timing Read : 0 107456  3054500 
3055500: system.mem_ctrls: Timing Read : 0 107456  3055500 
3056000: system.mem_ctrls: Timing Read : 0 107464  3056000 
3056500: system.mem_ctrls: Timing Read : 0 107464  3056500 
3057000: system.mem_ctrls: Timing Read : 0 107464  3057000 
3058500: system.mem_ctrls: Timing Read : 0 107352  3058500 
3059000: system.mem_ctrls: Timing Read : 0 107352  3059000 
3059500: system.mem_ctrls: Timing Read : 0 107360  3059500 
3059500: system.mem_ctrls: Timing Read : 0 609136  3059500 
3060000: system.mem_ctrls: Timing Read : 0 107360  3060000 
3060000: system.mem_ctrls: Timing Read : 0 609144  3060000 
3060500: system.mem_ctrls: Timing Read : 0 107368  3060500 
3060500: system.mem_ctrls: Timing Read : 0 609152  3060500 
3061000: system.mem_ctrls: Timing Read : 0 107368  3061000 
3061500: system.mem_ctrls: Timing Read : 0 107376  3061500 
3061500: system.mem_ctrls: Timing Read : 0 609160  3061500 
3062000: system.mem_ctrls: Timing Read : 0 107376  3062000 
3062000: system.mem_ctrls: Timing Read : 0 609168  3062000 
3062500: system.mem_ctrls: Timing Read : 0 107376  3062500 
3063000: system.mem_ctrls: Timing Read : 0 107384  3063000 
3064000: system.mem_ctrls: Timing Read : 0 107384  3064000 
3064000: system.mem_ctrls: Timing Read : 0 609176  3064000 
3065500: system.mem_ctrls: Timing Read : 0 89408  3065500 
3066000: system.mem_ctrls: Timing Read : 0 89416  3066000 
3066500: system.mem_ctrls: Timing Read : 0 89416  3066500 
3067000: system.mem_ctrls: Timing Read : 0 89424  3067000 
3068000: system.mem_ctrls: Timing Read : 0 89424  3068000 
3068500: system.mem_ctrls: Timing Read : 0 89424  3068500 
3069000: system.mem_ctrls: Timing Read : 0 464647  3069000 
3070000: system.mem_ctrls: Timing Read : 0 89424  3070000 
3070500: system.mem_ctrls: Timing Read : 0 89432  3070500 
3071500: system.mem_ctrls: Timing Read : 0 89432  3071500 
3072000: system.mem_ctrls: Timing Writ : 1 603380  3072000 
3072500: system.mem_ctrls: Timing Read : 0 89432  3072500 
3073000: system.mem_ctrls: Timing Read : 0 89440  3073000 
3074000: system.mem_ctrls: Timing Writ : 1 609176  3074000 
3075500: system.mem_ctrls: Timing Read : 0 107296  3075500 
3075500: system.mem_ctrls: Timing Writ : 1 609152  3075500 
3076000: system.mem_ctrls: Timing Read : 0 107296  3076000 
3076500: system.mem_ctrls: Timing Read : 0 107304  3076500 
3076500: system.mem_ctrls: Timing Writ : 1 609168  3076500 
3077000: system.mem_ctrls: Timing Read : 0 107304  3077000 
3077500: system.mem_ctrls: Timing Read : 0 107304  3077500 
3078000: system.mem_ctrls: Timing Read : 0 107312  3078000 
3078000: system.mem_ctrls: Timing Writ : 1 609136  3078000 
3078500: system.mem_ctrls: Timing Read : 0 107312  3078500 
3078500: system.mem_ctrls: Timing Writ : 1 609144  3078500 
3079000: system.mem_ctrls: Timing Read : 0 107312  3079000 
3079500: system.mem_ctrls: Timing Read : 0 107320  3079500 
3079500: system.mem_ctrls: Timing Writ : 1 609160  3079500 
3080000: system.mem_ctrls: Timing Read : 0 107320  3080000 
3081000: system.mem_ctrls: Timing Read : 0 107328  3081000 
3082000: system.mem_ctrls: Timing Writ : 1 609128  3082000 
3083500: system.mem_ctrls: Timing Read : 0 72976  3083500 
3084000: system.mem_ctrls: Timing Read : 0 72976  3084000 
3084500: system.mem_ctrls: Timing Read : 0 72976  3084500 
3085000: system.mem_ctrls: Timing Read : 0 72984  3085000 
3085500: system.mem_ctrls: Timing Read : 0 72984  3085500 
3086500: system.mem_ctrls: Timing Read : 0 72984  3086500 
3088000: system.mem_ctrls: Timing Read : 0 72984  3088000 
3088500: system.mem_ctrls: Timing Read : 0 72992  3088500 
3089500: system.mem_ctrls: Timing Read : 0 72992  3089500 
3090000: system.mem_ctrls: Timing Read : 0 72992  3090000 
3090500: system.mem_ctrls: Timing Read : 0 73000  3090500 
3091000: system.mem_ctrls: Timing Read : 0 73000  3091000 
3091500: system.mem_ctrls: Timing Read : 0 73000  3091500 
3092000: system.mem_ctrls: Timing Read : 0 73008  3092000 
3092500: system.mem_ctrls: Timing Read : 0 388502  3092500 
3093500: system.mem_ctrls: Timing Read : 0 73008  3093500 
3094000: system.mem_ctrls: Timing Read : 0 73016  3094000 
3095500: system.mem_ctrls: Timing Read : 0 73016  3095500 
3096000: system.mem_ctrls: Timing Read : 0 73016  3096000 
3096500: system.mem_ctrls: Timing Read : 0 73016  3096500 
3097000: system.mem_ctrls: Timing Read : 0 73024  3097000 
3098500: system.mem_ctrls: Timing Read : 0 73008  3098500 
3099000: system.mem_ctrls: Timing Read : 0 388503  3099000 
3100000: system.mem_ctrls: Timing Read : 0 73008  3100000 
3100500: system.mem_ctrls: Timing Read : 0 73016  3100500 
3102000: system.mem_ctrls: Timing Read : 0 73016  3102000 
3102500: system.mem_ctrls: Timing Read : 0 73016  3102500 
3103000: system.mem_ctrls: Timing Read : 0 73016  3103000 
3103500: system.mem_ctrls: Timing Read : 0 73024  3103500 
3105000: system.mem_ctrls: Timing Read : 0 73024  3105000 
3105500: system.mem_ctrls: Timing Read : 0 73024  3105500 
3106000: system.mem_ctrls: Timing Read : 0 73032  3106000 
3106500: system.mem_ctrls: Timing Read : 0 73032  3106500 
3107000: system.mem_ctrls: Timing Read : 0 73032  3107000 
3107500: system.mem_ctrls: Timing Read : 0 73040  3107500 
3107500: system.mem_ctrls: Timing Read : 0 388504  3107500 
3108000: system.mem_ctrls: Timing Read : 0 73040  3108000 
3108500: system.mem_ctrls: Timing Read : 0 73048  3108500 
3109000: system.mem_ctrls: Timing Read : 0 73048  3109000 
3109500: system.mem_ctrls: Timing Read : 0 73056  3109500 
3110000: system.mem_ctrls: Timing Read : 0 73056  3110000 
3110500: system.mem_ctrls: Timing Read : 0 73064  3110500 
3112000: system.mem_ctrls: Timing Read : 0 73064  3112000 
3112500: system.mem_ctrls: Timing Read : 0 73064  3112500 
3113000: system.mem_ctrls: Timing Read : 0 73064  3113000 
3113500: system.mem_ctrls: Timing Read : 0 73072  3113500 
3114000: system.mem_ctrls: Timing Read : 0 73072  3114000 
3115500: system.mem_ctrls: Timing Read : 0 73080  3115500 
3115500: system.mem_ctrls: Timing Read : 0 388512  3115500 
3116000: system.mem_ctrls: Timing Read : 0 73080  3116000 
3116500: system.mem_ctrls: Timing Read : 0 73088  3116500 
3117000: system.mem_ctrls: Timing Read : 0 73088  3117000 
3117500: system.mem_ctrls: Timing Read : 0 73088  3117500 
3118000: system.mem_ctrls: Timing Read : 0 73096  3118000 
3119500: system.mem_ctrls: Timing Read : 0 73840  3119500 
3120000: system.mem_ctrls: Timing Read : 0 73840  3120000 
3121500: system.mem_ctrls: Timing Read : 0 73840  3121500 
3122000: system.mem_ctrls: Timing Read : 0 73840  3122000 
3122500: system.mem_ctrls: Timing Read : 0 73848  3122500 
3123000: system.mem_ctrls: Timing Read : 0 73848  3123000 
3124500: system.mem_ctrls: Timing Read : 0 73848  3124500 
3125000: system.mem_ctrls: Timing Read : 0 73848  3125000 
3125500: system.mem_ctrls: Timing Read : 0 73856  3125500 
3126500: system.mem_ctrls: Timing Read : 0 73856  3126500 
3128000: system.mem_ctrls: Timing Read : 0 73856  3128000 
3128500: system.mem_ctrls: Timing Read : 0 73864  3128500 
3129500: system.mem_ctrls: Timing Read : 0 73864  3129500 
3131000: system.mem_ctrls: Timing Read : 0 73864  3131000 
3131500: system.mem_ctrls: Timing Read : 0 73872  3131500 
3132000: system.mem_ctrls: Timing Read : 0 73872  3132000 
3132500: system.mem_ctrls: Timing Read : 0 73872  3132500 
3134000: system.mem_ctrls: Timing Read : 0 73840  3134000 
3134500: system.mem_ctrls: Timing Read : 0 73840  3134500 
3136000: system.mem_ctrls: Timing Read : 0 73840  3136000 
3136500: system.mem_ctrls: Timing Read : 0 73840  3136500 
3137000: system.mem_ctrls: Timing Read : 0 73848  3137000 
3137500: system.mem_ctrls: Timing Read : 0 73848  3137500 
3139000: system.mem_ctrls: Timing Read : 0 73848  3139000 
3139500: system.mem_ctrls: Timing Read : 0 73848  3139500 
3140000: system.mem_ctrls: Timing Read : 0 73856  3140000 
3141000: system.mem_ctrls: Timing Read : 0 73856  3141000 
3142500: system.mem_ctrls: Timing Read : 0 73856  3142500 
3143000: system.mem_ctrls: Timing Read : 0 73864  3143000 
3144000: system.mem_ctrls: Timing Read : 0 73864  3144000 
3145500: system.mem_ctrls: Timing Read : 0 73888  3145500 
3146000: system.mem_ctrls: Timing Read : 0 73888  3146000 
3146000: system.mem_ctrls: Timing Read : 0 609128  3146000 
3147500: system.mem_ctrls: Timing Read : 0 107328  3147500 
3148000: system.mem_ctrls: Timing Read : 0 107336  3148000 
3148500: system.mem_ctrls: Timing Read : 0 601592  3148500 
3149000: system.mem_ctrls: Timing Read : 0 107336  3149000 
3149500: system.mem_ctrls: Timing Read : 0 107336  3149500 
3150000: system.mem_ctrls: Timing Read : 0 107344  3150000 
3150500: system.mem_ctrls: Timing Read : 0 107344  3150500 
3152000: system.mem_ctrls: Timing Read : 0 107344  3152000 
3152500: system.mem_ctrls: Timing Read : 0 107352  3152500 
3152500: system.mem_ctrls: Timing Read : 0 388502  3152500 
3153500: system.mem_ctrls: Timing Read : 0 107352  3153500 
3154000: system.mem_ctrls: Timing Read : 0 107352  3154000 
3155500: system.mem_ctrls: Timing Read : 0 107392  3155500 
3156000: system.mem_ctrls: Timing Read : 0 388503  3156000 
3157000: system.mem_ctrls: Timing Read : 0 107392  3157000 
3158500: system.mem_ctrls: Timing Read : 0 107440  3158500 
3159000: system.mem_ctrls: Timing Read : 0 107448  3159000 
3159000: system.mem_ctrls: Timing Read : 0 609864  3159000 
3159500: system.mem_ctrls: Timing Read : 0 107448  3159500 
3159500: system.mem_ctrls: Timing Read : 0 388502  3159500 
3160500: system.mem_ctrls: Timing Read : 0 107448  3160500 
3161000: system.mem_ctrls: Timing Read : 0 107456  3161000 
3162000: system.mem_ctrls: Timing Read : 0 107456  3162000 
3163000: system.mem_ctrls: Timing Read : 0 107456  3163000 
3163500: system.mem_ctrls: Timing Read : 0 107464  3163500 
3164000: system.mem_ctrls: Timing Read : 0 107464  3164000 
3164500: system.mem_ctrls: Timing Read : 0 107464  3164500 
3166000: system.mem_ctrls: Timing Read : 0 107352  3166000 
3166500: system.mem_ctrls: Timing Read : 0 107352  3166500 
3167000: system.mem_ctrls: Timing Read : 0 107360  3167000 
3167000: system.mem_ctrls: Timing Read : 0 609136  3167000 
3167500: system.mem_ctrls: Timing Read : 0 107360  3167500 
3167500: system.mem_ctrls: Timing Read : 0 609144  3167500 
3168000: system.mem_ctrls: Timing Read : 0 107368  3168000 
3168000: system.mem_ctrls: Timing Read : 0 609152  3168000 
3168500: system.mem_ctrls: Timing Read : 0 107368  3168500 
3169000: system.mem_ctrls: Timing Read : 0 107376  3169000 
3169000: system.mem_ctrls: Timing Read : 0 609160  3169000 
3169500: system.mem_ctrls: Timing Read : 0 107376  3169500 
3169500: system.mem_ctrls: Timing Read : 0 609168  3169500 
3170000: system.mem_ctrls: Timing Read : 0 107376  3170000 
3170500: system.mem_ctrls: Timing Read : 0 107384  3170500 
3171500: system.mem_ctrls: Timing Read : 0 107384  3171500 
3171500: system.mem_ctrls: Timing Read : 0 609176  3171500 
3173000: system.mem_ctrls: Timing Read : 0 89440  3173000 
3173500: system.mem_ctrls: Timing Read : 0 89440  3173500 
3174000: system.mem_ctrls: Timing Read : 0 89448  3174000 
3175500: system.mem_ctrls: Timing Read : 0 89464  3175500 
3176000: system.mem_ctrls: Timing Read : 0 522752  3176000 
3176500: system.mem_ctrls: Timing Read : 0 89464  3176500 
3177000: system.mem_ctrls: Timing Read : 0 89472  3177000 
3177500: system.mem_ctrls: Timing Read : 0 89472  3177500 
3178000: system.mem_ctrls: Timing Read : 0 89480  3178000 
3178500: system.mem_ctrls: Timing Read : 0 89480  3178500 
3179000: system.mem_ctrls: Timing Read : 0 89480  3179000 
3179500: system.mem_ctrls: Timing Read : 0 89488  3179500 
3180500: system.mem_ctrls: Timing Read : 0 89488  3180500 
3181000: system.mem_ctrls: Timing Writ : 1 603264  3181000 
3181500: system.mem_ctrls: Timing Read : 0 89496  3181500 
3182000: system.mem_ctrls: Timing Read : 0 89496  3182000 
3183500: system.mem_ctrls: Timing Read : 0 89568  3183500 
3184000: system.mem_ctrls: Timing Read : 0 89576  3184000 
3184500: system.mem_ctrls: Timing Read : 0 603344  3184500 
3185000: system.mem_ctrls: Timing Read : 0 89576  3185000 
3185500: system.mem_ctrls: Timing Read : 0 89576  3185500 
3187000: system.mem_ctrls: Timing Read : 0 89592  3187000 
3187500: system.mem_ctrls: Timing Read : 0 89600  3187500 
3188000: system.mem_ctrls: Timing Read : 0 89600  3188000 
3188500: system.mem_ctrls: Timing Read : 0 89600  3188500 
3189000: system.mem_ctrls: Timing Read : 0 89608  3189000 
3190000: system.mem_ctrls: Timing Read : 0 89608  3190000 
3191500: system.mem_ctrls: Timing Read : 0 89608  3191500 
3192000: system.mem_ctrls: Timing Read : 0 89616  3192000 
3192500: system.mem_ctrls: Timing Read : 0 89616  3192500 
3193000: system.mem_ctrls: Timing Read : 0 89616  3193000 
3193500: system.mem_ctrls: Timing Read : 0 89616  3193500 
3194000: system.mem_ctrls: Timing Read : 0 89624  3194000 
3194500: system.mem_ctrls: Timing Read : 0 89624  3194500 
3195000: system.mem_ctrls: Timing Read : 0 89624  3195000 
3195500: system.mem_ctrls: Timing Read : 0 89632  3195500 
3196000: system.mem_ctrls: Timing Read : 0 89632  3196000 
3196500: system.mem_ctrls: Timing Read : 0 89632  3196500 
3197000: system.mem_ctrls: Timing Read : 0 89632  3197000 
3197500: system.mem_ctrls: Timing Read : 0 89640  3197500 
3198000: system.mem_ctrls: Timing Read : 0 89640  3198000 
3198500: system.mem_ctrls: Timing Read : 0 89640  3198500 
3199000: system.mem_ctrls: Timing Read : 0 89648  3199000 
3200500: system.mem_ctrls: Timing Read : 0 89648  3200500 
3201000: system.mem_ctrls: Timing Read : 0 89648  3201000 
3201500: system.mem_ctrls: Timing Read : 0 89656  3201500 
3202000: system.mem_ctrls: Timing Writ : 1 526240  3202000 
3202500: system.mem_ctrls: Timing Read : 0 89656  3202500 
3203000: system.mem_ctrls: Timing Read : 0 89664  3203000 
3203500: system.mem_ctrls: Timing Read : 0 89664  3203500 
3204000: system.mem_ctrls: Timing Read : 0 89664  3204000 
3204500: system.mem_ctrls: Timing Read : 0 89672  3204500 
3205000: system.mem_ctrls: Timing Writ : 1 526232  3205000 
3205500: system.mem_ctrls: Timing Read : 0 89672  3205500 
3206000: system.mem_ctrls: Timing Read : 0 89680  3206000 
3206500: system.mem_ctrls: Timing Read : 0 89680  3206500 
3208000: system.mem_ctrls: Timing Read : 0 89680  3208000 
3208500: system.mem_ctrls: Timing Read : 0 89680  3208500 
3209000: system.mem_ctrls: Timing Read : 0 89688  3209000 
3209500: system.mem_ctrls: Timing Writ : 1 526224  3209500 
3210000: system.mem_ctrls: Timing Read : 0 89688  3210000 
3210500: system.mem_ctrls: Timing Read : 0 89696  3210500 
3211000: system.mem_ctrls: Timing Read : 0 89696  3211000 
3211500: system.mem_ctrls: Timing Read : 0 89696  3211500 
3212000: system.mem_ctrls: Timing Read : 0 89704  3212000 
3212500: system.mem_ctrls: Timing Writ : 1 526216  3212500 
3213000: system.mem_ctrls: Timing Read : 0 89704  3213000 
3213500: system.mem_ctrls: Timing Read : 0 89712  3213500 
3214000: system.mem_ctrls: Timing Read : 0 89712  3214000 
3214500: system.mem_ctrls: Timing Read : 0 89720  3214500 
3215500: system.mem_ctrls: Timing Writ : 1 609176  3215500 
3217000: system.mem_ctrls: Timing Read : 0 107296  3217000 
3217000: system.mem_ctrls: Timing Writ : 1 609152  3217000 
3217500: system.mem_ctrls: Timing Read : 0 107296  3217500 
3218000: system.mem_ctrls: Timing Read : 0 107304  3218000 
3218000: system.mem_ctrls: Timing Writ : 1 609168  3218000 
3218500: system.mem_ctrls: Timing Read : 0 107304  3218500 
3219000: system.mem_ctrls: Timing Read : 0 107304  3219000 
3219500: system.mem_ctrls: Timing Read : 0 107312  3219500 
3219500: system.mem_ctrls: Timing Writ : 1 609136  3219500 
3220000: system.mem_ctrls: Timing Read : 0 107312  3220000 
3220000: system.mem_ctrls: Timing Writ : 1 609144  3220000 
3220500: system.mem_ctrls: Timing Read : 0 107312  3220500 
3221000: system.mem_ctrls: Timing Read : 0 107320  3221000 
3221000: system.mem_ctrls: Timing Writ : 1 609160  3221000 
3221500: system.mem_ctrls: Timing Read : 0 107320  3221500 
3222500: system.mem_ctrls: Timing Read : 0 107328  3222500 
3223500: system.mem_ctrls: Timing Writ : 1 609128  3223500 
3225000: system.mem_ctrls: Timing Read : 0 72976  3225000 
3225500: system.mem_ctrls: Timing Read : 0 72976  3225500 
3226000: system.mem_ctrls: Timing Read : 0 72976  3226000 
3226500: system.mem_ctrls: Timing Read : 0 72984  3226500 
3227000: system.mem_ctrls: Timing Read : 0 72984  3227000 
3228000: system.mem_ctrls: Timing Read : 0 72984  3228000 
3229500: system.mem_ctrls: Timing Read : 0 73040  3229500 
3229500: system.mem_ctrls: Timing Read : 0 388536  3229500 
3230000: system.mem_ctrls: Timing Read : 0 73040  3230000 
3230500: system.mem_ctrls: Timing Read : 0 73048  3230500 
3231000: system.mem_ctrls: Timing Read : 0 73048  3231000 
3231500: system.mem_ctrls: Timing Read : 0 73056  3231500 
3232000: system.mem_ctrls: Timing Read : 0 73056  3232000 
3232500: system.mem_ctrls: Timing Read : 0 73064  3232500 
3234000: system.mem_ctrls: Timing Read : 0 73064  3234000 
3234500: system.mem_ctrls: Timing Read : 0 73064  3234500 
3235000: system.mem_ctrls: Timing Read : 0 73064  3235000 
3235500: system.mem_ctrls: Timing Read : 0 73072  3235500 
3236000: system.mem_ctrls: Timing Read : 0 73072  3236000 
3237500: system.mem_ctrls: Timing Read : 0 73080  3237500 
3237500: system.mem_ctrls: Timing Read : 0 388544  3237500 
3238000: system.mem_ctrls: Timing Read : 0 73080  3238000 
3238500: system.mem_ctrls: Timing Read : 0 73088  3238500 
3239000: system.mem_ctrls: Timing Read : 0 73088  3239000 
3239500: system.mem_ctrls: Timing Read : 0 73088  3239500 
3240000: system.mem_ctrls: Timing Read : 0 73096  3240000 
3241500: system.mem_ctrls: Timing Read : 0 73096  3241500 
3242000: system.mem_ctrls: Timing Read : 0 73096  3242000 
3242500: system.mem_ctrls: Timing Read : 0 73104  3242500 
3243000: system.mem_ctrls: Timing Read : 0 73104  3243000 
3243500: system.mem_ctrls: Timing Read : 0 73104  3243500 
3244000: system.mem_ctrls: Timing Read : 0 73112  3244000 
3245500: system.mem_ctrls: Timing Read : 0 73112  3245500 
3245500: system.mem_ctrls: Timing Read : 0 388552  3245500 
3246000: system.mem_ctrls: Timing Read : 0 73112  3246000 
3246500: system.mem_ctrls: Timing Read : 0 73120  3246500 
3247000: system.mem_ctrls: Timing Read : 0 73120  3247000 
3247500: system.mem_ctrls: Timing Read : 0 73120  3247500 
3248000: system.mem_ctrls: Timing Read : 0 73128  3248000 
3248500: system.mem_ctrls: Timing Read : 0 73128  3248500 
3250000: system.mem_ctrls: Timing Read : 0 73128  3250000 
3250500: system.mem_ctrls: Timing Read : 0 73136  3250500 
3251000: system.mem_ctrls: Timing Read : 0 73136  3251000 
3251500: system.mem_ctrls: Timing Read : 0 73136  3251500 
3252000: system.mem_ctrls: Timing Read : 0 73144  3252000 
3253500: system.mem_ctrls: Timing Read : 0 73840  3253500 
3254000: system.mem_ctrls: Timing Read : 0 73840  3254000 
3255500: system.mem_ctrls: Timing Read : 0 73888  3255500 
3256000: system.mem_ctrls: Timing Read : 0 73888  3256000 
3256000: system.mem_ctrls: Timing Read : 0 609128  3256000 
3257500: system.mem_ctrls: Timing Read : 0 107328  3257500 
3258000: system.mem_ctrls: Timing Read : 0 107336  3258000 
3258500: system.mem_ctrls: Timing Read : 0 601592  3258500 
3259000: system.mem_ctrls: Timing Read : 0 107336  3259000 
3259500: system.mem_ctrls: Timing Read : 0 107336  3259500 
3260000: system.mem_ctrls: Timing Read : 0 107344  3260000 
3260500: system.mem_ctrls: Timing Read : 0 107344  3260500 
3262000: system.mem_ctrls: Timing Read : 0 107344  3262000 
3262500: system.mem_ctrls: Timing Read : 0 107352  3262500 
3262500: system.mem_ctrls: Timing Read : 0 388536  3262500 
3263500: system.mem_ctrls: Timing Read : 0 107352  3263500 
3264000: system.mem_ctrls: Timing Read : 0 107352  3264000 
3265500: system.mem_ctrls: Timing Read : 0 107392  3265500 
3266000: system.mem_ctrls: Timing Read : 0 388537  3266000 
3267000: system.mem_ctrls: Timing Read : 0 107392  3267000 
3268500: system.mem_ctrls: Timing Read : 0 107440  3268500 
3269000: system.mem_ctrls: Timing Read : 0 107448  3269000 
3269000: system.mem_ctrls: Timing Read : 0 609864  3269000 
3269500: system.mem_ctrls: Timing Read : 0 107448  3269500 
3269500: system.mem_ctrls: Timing Read : 0 388536  3269500 
3270500: system.mem_ctrls: Timing Read : 0 107448  3270500 
3271000: system.mem_ctrls: Timing Read : 0 107456  3271000 
3272000: system.mem_ctrls: Timing Read : 0 107456  3272000 
3273000: system.mem_ctrls: Timing Read : 0 107456  3273000 
3273500: system.mem_ctrls: Timing Read : 0 107464  3273500 
3274000: system.mem_ctrls: Timing Read : 0 107464  3274000 
3274500: system.mem_ctrls: Timing Read : 0 107464  3274500 
3276000: system.mem_ctrls: Timing Read : 0 107352  3276000 
3276500: system.mem_ctrls: Timing Read : 0 107352  3276500 
3277000: system.mem_ctrls: Timing Read : 0 107360  3277000 
3277000: system.mem_ctrls: Timing Read : 0 609136  3277000 
3277500: system.mem_ctrls: Timing Read : 0 107360  3277500 
3277500: system.mem_ctrls: Timing Read : 0 609144  3277500 
3278000: system.mem_ctrls: Timing Read : 0 107368  3278000 
3278000: system.mem_ctrls: Timing Read : 0 609152  3278000 
3278500: system.mem_ctrls: Timing Read : 0 107368  3278500 
3279000: system.mem_ctrls: Timing Read : 0 107376  3279000 
3279000: system.mem_ctrls: Timing Read : 0 609160  3279000 
3279500: system.mem_ctrls: Timing Read : 0 107376  3279500 
3279500: system.mem_ctrls: Timing Read : 0 609168  3279500 
3280000: system.mem_ctrls: Timing Read : 0 107376  3280000 
3280500: system.mem_ctrls: Timing Read : 0 107384  3280500 
3281500: system.mem_ctrls: Timing Read : 0 107384  3281500 
3281500: system.mem_ctrls: Timing Read : 0 609176  3281500 
3283000: system.mem_ctrls: Timing Read : 0 89720  3283000 
3283500: system.mem_ctrls: Timing Read : 0 89720  3283500 
3285000: system.mem_ctrls: Timing Read : 0 89848  3285000 
3285500: system.mem_ctrls: Timing Read : 0 89856  3285500 
3286000: system.mem_ctrls: Timing Read : 0 603344  3286000 
3286500: system.mem_ctrls: Timing Read : 0 89856  3286500 
3287000: system.mem_ctrls: Timing Read : 0 89856  3287000 
3288500: system.mem_ctrls: Timing Read : 0 89872  3288500 
3289000: system.mem_ctrls: Timing Read : 0 89880  3289000 
3289500: system.mem_ctrls: Timing Read : 0 603360  3289500 
3290000: system.mem_ctrls: Timing Read : 0 89880  3290000 
3290500: system.mem_ctrls: Timing Read : 0 89880  3290500 
3292000: system.mem_ctrls: Timing Read : 0 89880  3292000 
3292500: system.mem_ctrls: Timing Read : 0 89888  3292500 
3293000: system.mem_ctrls: Timing Read : 0 603408  3293000 
3293500: system.mem_ctrls: Timing Read : 0 89888  3293500 
3294000: system.mem_ctrls: Timing Read : 0 89888  3294000 
3294500: system.mem_ctrls: Timing Read : 0 89896  3294500 
3295000: system.mem_ctrls: Timing Read : 0 89896  3295000 
3296500: system.mem_ctrls: Timing Read : 0 89896  3296500 
3297000: system.mem_ctrls: Timing Read : 0 89896  3297000 
3297500: system.mem_ctrls: Timing Read : 0 89904  3297500 
3298000: system.mem_ctrls: Timing Read : 0 89904  3298000 
3298500: system.mem_ctrls: Timing Read : 0 64  3298500 
3299500: system.mem_ctrls: Timing Read : 0 89904  3299500 
3300000: system.mem_ctrls: Timing Read : 0 89912  3300000 
3301500: system.mem_ctrls: Timing Read : 0 89912  3301500 
3302000: system.mem_ctrls: Timing Read : 0 89912  3302000 
3303000: system.mem_ctrls: Timing Read : 0 89920  3303000 
3304000: system.mem_ctrls: Timing Read : 0 89920  3304000 
3304500: system.mem_ctrls: Timing Read : 0 89920  3304500 
3305000: system.mem_ctrls: Timing Read : 0 89928  3305000 
3306500: system.mem_ctrls: Timing Read : 0 89904  3306500 
3307000: system.mem_ctrls: Timing Read : 0 120  3307000 
3308000: system.mem_ctrls: Timing Read : 0 89904  3308000 
3308500: system.mem_ctrls: Timing Read : 0 89912  3308500 
3310000: system.mem_ctrls: Timing Read : 0 89912  3310000 
3310500: system.mem_ctrls: Timing Read : 0 89912  3310500 
3311500: system.mem_ctrls: Timing Read : 0 89920  3311500 
3312500: system.mem_ctrls: Timing Read : 0 89920  3312500 
3313000: system.mem_ctrls: Timing Read : 0 89920  3313000 
3313500: system.mem_ctrls: Timing Read : 0 89928  3313500 
3315000: system.mem_ctrls: Timing Read : 0 89904  3315000 
3315500: system.mem_ctrls: Timing Read : 0 176  3315500 
3316500: system.mem_ctrls: Timing Read : 0 89904  3316500 
3317000: system.mem_ctrls: Timing Read : 0 89912  3317000 
3318500: system.mem_ctrls: Timing Read : 0 89912  3318500 
3319000: system.mem_ctrls: Timing Read : 0 89912  3319000 
3320000: system.mem_ctrls: Timing Read : 0 89920  3320000 
3321000: system.mem_ctrls: Timing Read : 0 89920  3321000 
3321500: system.mem_ctrls: Timing Read : 0 89920  3321500 
3322000: system.mem_ctrls: Timing Read : 0 89928  3322000 
3323500: system.mem_ctrls: Timing Read : 0 89904  3323500 
3324000: system.mem_ctrls: Timing Read : 0 232  3324000 
3325000: system.mem_ctrls: Timing Read : 0 89904  3325000 
3325500: system.mem_ctrls: Timing Read : 0 89912  3325500 
3327000: system.mem_ctrls: Timing Read : 0 89976  3327000 
3327000: system.mem_ctrls: Timing Read : 0 236  3327000 
3327500: system.mem_ctrls: Timing Read : 0 89976  3327500 
3328000: system.mem_ctrls: Timing Read : 0 89984  3328000 
3328500: system.mem_ctrls: Timing Writ : 1 526192  3328500 
3329000: system.mem_ctrls: Timing Read : 0 89984  3329000 
3330000: system.mem_ctrls: Timing Read : 0 89992  3330000 
3330000: system.mem_ctrls: Timing Read : 0 609192  3330000 
3331500: system.mem_ctrls: Timing Read : 0 89992  3331500 
3331500: system.mem_ctrls: Timing Read : 0 609200  3331500 
3333000: system.mem_ctrls: Timing Read : 0 89992  3333000 
3333000: system.mem_ctrls: Timing Read : 0 609208  3333000 
3334500: system.mem_ctrls: Timing Read : 0 89992  3334500 
3334500: system.mem_ctrls: Timing Read : 0 609216  3334500 
3336000: system.mem_ctrls: Timing Read : 0 89992  3336000 
3336000: system.mem_ctrls: Timing Read : 0 609224  3336000 
3337500: system.mem_ctrls: Timing Read : 0 90688  3337500 
3338000: system.mem_ctrls: Timing Read : 0 90688  3338000 
3338500: system.mem_ctrls: Timing Read : 0 90688  3338500 
3339000: system.mem_ctrls: Timing Read : 0 90696  3339000 
3339500: system.mem_ctrls: Timing Read : 0 90696  3339500 
3339500: system.mem_ctrls: Timing Read : 0 609232  3339500 
3340000: system.mem_ctrls: Timing Read : 0 90696  3340000 
3340500: system.mem_ctrls: Timing Read : 0 90704  3340500 
3340500: system.mem_ctrls: Timing Read : 0 609240  3340500 
3341000: system.mem_ctrls: Timing Read : 0 90704  3341000 
3341000: system.mem_ctrls: Timing Read : 0 609248  3341000 
3341500: system.mem_ctrls: Timing Read : 0 90712  3341500 
3342500: system.mem_ctrls: Timing Read : 0 90712  3342500 
3343000: system.mem_ctrls: Timing Read : 0 90720  3343000 
3344500: system.mem_ctrls: Timing Read : 0 82288  3344500 
3344500: system.mem_ctrls: Timing Writ : 1 609248  3344500 
3345000: system.mem_ctrls: Timing Read : 0 82288  3345000 
3345500: system.mem_ctrls: Timing Read : 0 82296  3345500 
3345500: system.mem_ctrls: Timing Writ : 1 609240  3345500 
3346000: system.mem_ctrls: Timing Read : 0 82296  3346000 
3347000: system.mem_ctrls: Timing Read : 0 82296  3347000 
3347500: system.mem_ctrls: Timing Read : 0 82304  3347500 
3348000: system.mem_ctrls: Timing Read : 0 82304  3348000 
3348500: system.mem_ctrls: Timing Read : 0 82304  3348500 
3350000: system.mem_ctrls: Timing Read : 0 82304  3350000 
3350500: system.mem_ctrls: Timing Read : 0 82312  3350500 
3350500: system.mem_ctrls: Timing Read : 0 609848  3350500 
3351000: system.mem_ctrls: Timing Read : 0 82312  3351000 
3351500: system.mem_ctrls: Timing Read : 0 82312  3351500 
3353000: system.mem_ctrls: Timing Read : 0 82312  3353000 
3353500: system.mem_ctrls: Timing Read : 0 82320  3353500 
3354000: system.mem_ctrls: Timing Read : 0 82320  3354000 
3354500: system.mem_ctrls: Timing Read : 0 82320  3354500 
3355000: system.mem_ctrls: Timing Read : 0 82328  3355000 
3356000: system.mem_ctrls: Timing Writ : 1 609224  3356000 
3357500: system.mem_ctrls: Timing Read : 0 173584  3357500 
3357500: system.mem_ctrls: Timing Writ : 1 609216  3357500 
3358500: system.mem_ctrls: Timing Read : 0 173584  3358500 
3358500: system.mem_ctrls: Timing Writ : 1 609208  3358500 
3359500: system.mem_ctrls: Timing Read : 0 173584  3359500 
3360500: system.mem_ctrls: Timing Read : 0 173584  3360500 
3361000: system.mem_ctrls: Timing Read : 0 173592  3361000 
3362000: system.mem_ctrls: Timing Read : 0 173592  3362000 
3362500: system.mem_ctrls: Timing Read : 0 173592  3362500 
3364000: system.mem_ctrls: Timing Read : 0 173608  3364000 
3364500: system.mem_ctrls: Timing Read : 0 173608  3364500 
3366000: system.mem_ctrls: Timing Read : 0 173616  3366000 
3366500: system.mem_ctrls: Timing Read : 0 173624  3366500 
3367000: system.mem_ctrls: Timing Read : 0 173624  3367000 
3368000: system.mem_ctrls: Timing Writ : 1 609192  3368000 
3369500: system.mem_ctrls: Timing Read : 0 171456  3369500 
3370000: system.mem_ctrls: Timing Read : 0 171456  3370000 
3371000: system.mem_ctrls: Timing Read : 0 171456  3371000 
3371500: system.mem_ctrls: Timing Read : 0 171464  3371500 
3372000: system.mem_ctrls: Timing Read : 0 171464  3372000 
3373500: system.mem_ctrls: Timing Read : 0 171464  3373500 
3374000: system.mem_ctrls: Timing Read : 0 171464  3374000 
3375000: system.mem_ctrls: Timing Read : 0 171472  3375000 
3375000: system.mem_ctrls: Timing Read : 0 610210  3375000 
3375500: system.mem_ctrls: Timing Read : 0 171472  3375500 
3376000: system.mem_ctrls: Timing Read : 0 171472  3376000 
3376500: system.mem_ctrls: Timing Read : 0 171480  3376500 
3378000: system.mem_ctrls: Timing Read : 0 171480  3378000 
3378500: system.mem_ctrls: Timing Read : 0 171480  3378500 
3379000: system.mem_ctrls: Timing Read : 0 171488  3379000 
3380500: system.mem_ctrls: Timing Read : 0 171488  3380500 
3381000: system.mem_ctrls: Timing Read : 0 171488  3381000 
3381500: system.mem_ctrls: Timing Read : 0 171496  3381500 
3383000: system.mem_ctrls: Timing Read : 0 171472  3383000 
3383000: system.mem_ctrls: Timing Read : 0 610211  3383000 
3383500: system.mem_ctrls: Timing Read : 0 171472  3383500 
3384000: system.mem_ctrls: Timing Read : 0 171472  3384000 
3384500: system.mem_ctrls: Timing Read : 0 171480  3384500 
3386000: system.mem_ctrls: Timing Read : 0 171480  3386000 
3386500: system.mem_ctrls: Timing Read : 0 171480  3386500 
3387000: system.mem_ctrls: Timing Read : 0 171488  3387000 
3388500: system.mem_ctrls: Timing Read : 0 171488  3388500 
3389000: system.mem_ctrls: Timing Read : 0 171488  3389000 
3389500: system.mem_ctrls: Timing Read : 0 171496  3389500 
3391000: system.mem_ctrls: Timing Read : 0 171472  3391000 
3391000: system.mem_ctrls: Timing Read : 0 610212  3391000 
3391500: system.mem_ctrls: Timing Read : 0 171472  3391500 
3392000: system.mem_ctrls: Timing Read : 0 171472  3392000 
3392500: system.mem_ctrls: Timing Read : 0 171480  3392500 
3394000: system.mem_ctrls: Timing Read : 0 171480  3394000 
3394500: system.mem_ctrls: Timing Read : 0 171480  3394500 
3395000: system.mem_ctrls: Timing Read : 0 171488  3395000 
3396500: system.mem_ctrls: Timing Read : 0 171488  3396500 
3397000: system.mem_ctrls: Timing Read : 0 171488  3397000 
3397500: system.mem_ctrls: Timing Read : 0 171496  3397500 
3399000: system.mem_ctrls: Timing Read : 0 171472  3399000 
3399000: system.mem_ctrls: Timing Read : 0 610213  3399000 
3399500: system.mem_ctrls: Timing Read : 0 171472  3399500 
3400000: system.mem_ctrls: Timing Read : 0 171472  3400000 
3400500: system.mem_ctrls: Timing Read : 0 171480  3400500 
3402000: system.mem_ctrls: Timing Read : 0 171480  3402000 
3402500: system.mem_ctrls: Timing Read : 0 171480  3402500 
3403000: system.mem_ctrls: Timing Read : 0 171488  3403000 
3404500: system.mem_ctrls: Timing Read : 0 171488  3404500 
3405000: system.mem_ctrls: Timing Read : 0 171488  3405000 
3405500: system.mem_ctrls: Timing Read : 0 171496  3405500 
3407000: system.mem_ctrls: Timing Read : 0 171472  3407000 
3407000: system.mem_ctrls: Timing Read : 0 610214  3407000 
3407500: system.mem_ctrls: Timing Read : 0 171472  3407500 
3408000: system.mem_ctrls: Timing Read : 0 171472  3408000 
3408500: system.mem_ctrls: Timing Read : 0 171480  3408500 
3410000: system.mem_ctrls: Timing Read : 0 171480  3410000 
3410500: system.mem_ctrls: Timing Read : 0 171480  3410500 
3411000: system.mem_ctrls: Timing Read : 0 171488  3411000 
3412500: system.mem_ctrls: Timing Read : 0 171488  3412500 
3413000: system.mem_ctrls: Timing Read : 0 171488  3413000 
3413500: system.mem_ctrls: Timing Read : 0 171496  3413500 
3415000: system.mem_ctrls: Timing Read : 0 171472  3415000 
3415000: system.mem_ctrls: Timing Read : 0 610215  3415000 
3415500: system.mem_ctrls: Timing Read : 0 171472  3415500 
3416000: system.mem_ctrls: Timing Read : 0 171472  3416000 
3416500: system.mem_ctrls: Timing Read : 0 171480  3416500 
3418000: system.mem_ctrls: Timing Read : 0 171872  3418000 
3418500: system.mem_ctrls: Timing Read : 0 171872  3418500 
3418500: system.mem_ctrls: Timing Read : 0 609192  3418500 
3420000: system.mem_ctrls: Timing Read : 0 173624  3420000 
3420500: system.mem_ctrls: Timing Read : 0 173632  3420500 
3421000: system.mem_ctrls: Timing Read : 0 173632  3421000 
3422500: system.mem_ctrls: Timing Read : 0 173616  3422500 
3423000: system.mem_ctrls: Timing Read : 0 173616  3423000 
3423500: system.mem_ctrls: Timing Read : 0 173616  3423500 
3424000: system.mem_ctrls: Timing Read : 0 173624  3424000 
3424500: system.mem_ctrls: Timing Read : 0 173624  3424500 
3425500: system.mem_ctrls: Timing Writ : 1 609192  3425500 
3427000: system.mem_ctrls: Timing Read : 0 171456  3427000 
3427500: system.mem_ctrls: Timing Read : 0 171456  3427500 
3428500: system.mem_ctrls: Timing Read : 0 171456  3428500 
3429000: system.mem_ctrls: Timing Read : 0 171464  3429000 
3429500: system.mem_ctrls: Timing Read : 0 171464  3429500 
3431000: system.mem_ctrls: Timing Read : 0 171496  3431000 
3431500: system.mem_ctrls: Timing Read : 0 171504  3431500 
3432000: system.mem_ctrls: Timing Read : 0 171504  3432000 
3433000: system.mem_ctrls: Timing Read : 0 171512  3433000 
3434500: system.mem_ctrls: Timing Read : 0 171512  3434500 
3435000: system.mem_ctrls: Timing Read : 0 171520  3435000 
3435500: system.mem_ctrls: Timing Read : 0 171520  3435500 
3436000: system.mem_ctrls: Timing Read : 0 171528  3436000 
3436500: system.mem_ctrls: Timing Read : 0 171528  3436500 
3437000: system.mem_ctrls: Timing Read : 0 171528  3437000 
3437500: system.mem_ctrls: Timing Read : 0 171536  3437500 
3437500: system.mem_ctrls: Timing Read : 0 610216  3437500 
3438000: system.mem_ctrls: Timing Read : 0 171536  3438000 
3439000: system.mem_ctrls: Timing Read : 0 171536  3439000 
3439500: system.mem_ctrls: Timing Read : 0 171544  3439500 
3440000: system.mem_ctrls: Timing Read : 0 171544  3440000 
3440500: system.mem_ctrls: Timing Read : 0 171544  3440500 
3441000: system.mem_ctrls: Timing Read : 0 171552  3441000 
3442500: system.mem_ctrls: Timing Read : 0 171552  3442500 
3443000: system.mem_ctrls: Timing Read : 0 171560  3443000 
3443500: system.mem_ctrls: Timing Read : 0 171560  3443500 
3444000: system.mem_ctrls: Timing Read : 0 171560  3444000 
3444500: system.mem_ctrls: Timing Read : 0 171560  3444500 
3445000: system.mem_ctrls: Timing Read : 0 171568  3445000 
3446500: system.mem_ctrls: Timing Read : 0 171568  3446500 
3447000: system.mem_ctrls: Timing Read : 0 171576  3447000 
3447500: system.mem_ctrls: Timing Read : 0 171576  3447500 
3448000: system.mem_ctrls: Timing Read : 0 171576  3448000 
3448500: system.mem_ctrls: Timing Read : 0 171584  3448500 
3450000: system.mem_ctrls: Timing Read : 0 171584  3450000 
3450500: system.mem_ctrls: Timing Read : 0 171584  3450500 
3451000: system.mem_ctrls: Timing Read : 0 171592  3451000 
3451500: system.mem_ctrls: Timing Read : 0 171592  3451500 
3452000: system.mem_ctrls: Timing Read : 0 171592  3452000 
3452500: system.mem_ctrls: Timing Read : 0 171600  3452500 
3454000: system.mem_ctrls: Timing Read : 0 171600  3454000 
3454000: system.mem_ctrls: Timing Read : 0 610224  3454000 
3454500: system.mem_ctrls: Timing Read : 0 171600  3454500 
3455000: system.mem_ctrls: Timing Read : 0 171608  3455000 
3456000: system.mem_ctrls: Timing Read : 0 171608  3456000 
3456500: system.mem_ctrls: Timing Read : 0 171608  3456500 
3457000: system.mem_ctrls: Timing Read : 0 171616  3457000 
3457500: system.mem_ctrls: Timing Read : 0 171616  3457500 
3458000: system.mem_ctrls: Timing Read : 0 171624  3458000 
3459500: system.mem_ctrls: Timing Read : 0 171624  3459500 
3460000: system.mem_ctrls: Timing Read : 0 171624  3460000 
3460500: system.mem_ctrls: Timing Read : 0 171624  3460500 
3461000: system.mem_ctrls: Timing Read : 0 171632  3461000 
3461500: system.mem_ctrls: Timing Read : 0 171632  3461500 
3463000: system.mem_ctrls: Timing Read : 0 171776  3463000 
3463500: system.mem_ctrls: Timing Read : 0 171776  3463500 
3464500: system.mem_ctrls: Timing Read : 0 171776  3464500 
3465000: system.mem_ctrls: Timing Read : 0 171784  3465000 
3465500: system.mem_ctrls: Timing Read : 0 171784  3465500 
3467000: system.mem_ctrls: Timing Read : 0 171784  3467000 
3467500: system.mem_ctrls: Timing Read : 0 171784  3467500 
3469000: system.mem_ctrls: Timing Read : 0 171784  3469000 
3469500: system.mem_ctrls: Timing Read : 0 171792  3469500 
3470000: system.mem_ctrls: Timing Read : 0 171792  3470000 
3470500: system.mem_ctrls: Timing Read : 0 171792  3470500 
3472000: system.mem_ctrls: Timing Read : 0 171792  3472000 
3472500: system.mem_ctrls: Timing Read : 0 171800  3472500 
3474000: system.mem_ctrls: Timing Read : 0 171800  3474000 
3474500: system.mem_ctrls: Timing Read : 0 171800  3474500 
3475000: system.mem_ctrls: Timing Read : 0 171808  3475000 
3475500: system.mem_ctrls: Timing Read : 0 171808  3475500 
3476000: system.mem_ctrls: Timing Read : 0 171808  3476000 
3477500: system.mem_ctrls: Timing Read : 0 171872  3477500 
3478000: system.mem_ctrls: Timing Read : 0 171872  3478000 
3478000: system.mem_ctrls: Timing Read : 0 609192  3478000 
3479500: system.mem_ctrls: Timing Read : 0 173624  3479500 
3480000: system.mem_ctrls: Timing Read : 0 173632  3480000 
3480500: system.mem_ctrls: Timing Read : 0 173632  3480500 
3482000: system.mem_ctrls: Timing Read : 0 173616  3482000 
3482500: system.mem_ctrls: Timing Read : 0 173616  3482500 
3483000: system.mem_ctrls: Timing Read : 0 173616  3483000 
3483500: system.mem_ctrls: Timing Read : 0 173624  3483500 
3484000: system.mem_ctrls: Timing Read : 0 173624  3484000 
3485000: system.mem_ctrls: Timing Writ : 1 609192  3485000 
3486500: system.mem_ctrls: Timing Read : 0 171456  3486500 
3487000: system.mem_ctrls: Timing Read : 0 171456  3487000 
3488000: system.mem_ctrls: Timing Read : 0 171456  3488000 
3488500: system.mem_ctrls: Timing Read : 0 171464  3488500 
3489000: system.mem_ctrls: Timing Read : 0 171464  3489000 
3490500: system.mem_ctrls: Timing Read : 0 171464  3490500 
3491000: system.mem_ctrls: Timing Read : 0 171464  3491000 
3492000: system.mem_ctrls: Timing Read : 0 171472  3492000 
3492000: system.mem_ctrls: Timing Read : 0 610227  3492000 
3492500: system.mem_ctrls: Timing Read : 0 171472  3492500 
3493000: system.mem_ctrls: Timing Read : 0 171472  3493000 
3493500: system.mem_ctrls: Timing Read : 0 171480  3493500 
3495000: system.mem_ctrls: Timing Read : 0 171480  3495000 
3495500: system.mem_ctrls: Timing Read : 0 171480  3495500 
3496000: system.mem_ctrls: Timing Read : 0 171488  3496000 
3497500: system.mem_ctrls: Timing Read : 0 171488  3497500 
3498000: system.mem_ctrls: Timing Read : 0 171488  3498000 
3498500: system.mem_ctrls: Timing Read : 0 171496  3498500 
3500000: system.mem_ctrls: Timing Read : 0 171472  3500000 
3500000: system.mem_ctrls: Timing Read : 0 610228  3500000 
3500500: system.mem_ctrls: Timing Read : 0 171472  3500500 
3501000: system.mem_ctrls: Timing Read : 0 171472  3501000 
3501500: system.mem_ctrls: Timing Read : 0 171480  3501500 
3503000: system.mem_ctrls: Timing Read : 0 171480  3503000 
3503500: system.mem_ctrls: Timing Read : 0 171480  3503500 
3504000: system.mem_ctrls: Timing Read : 0 171488  3504000 
3505500: system.mem_ctrls: Timing Read : 0 171488  3505500 
3506000: system.mem_ctrls: Timing Read : 0 171488  3506000 
3506500: system.mem_ctrls: Timing Read : 0 171496  3506500 
3508000: system.mem_ctrls: Timing Read : 0 171472  3508000 
3508000: system.mem_ctrls: Timing Read : 0 610229  3508000 
3508500: system.mem_ctrls: Timing Read : 0 171472  3508500 
3509000: system.mem_ctrls: Timing Read : 0 171472  3509000 
3509500: system.mem_ctrls: Timing Read : 0 171480  3509500 
3511000: system.mem_ctrls: Timing Read : 0 171480  3511000 
3511500: system.mem_ctrls: Timing Read : 0 171480  3511500 
3512000: system.mem_ctrls: Timing Read : 0 171488  3512000 
3513500: system.mem_ctrls: Timing Read : 0 171488  3513500 
3514000: system.mem_ctrls: Timing Read : 0 171488  3514000 
3514500: system.mem_ctrls: Timing Read : 0 171496  3514500 
3516000: system.mem_ctrls: Timing Read : 0 171472  3516000 
3516000: system.mem_ctrls: Timing Read : 0 610230  3516000 
3516500: system.mem_ctrls: Timing Read : 0 171472  3516500 
3517000: system.mem_ctrls: Timing Read : 0 171472  3517000 
3517500: system.mem_ctrls: Timing Read : 0 171480  3517500 
3519000: system.mem_ctrls: Timing Read : 0 171480  3519000 
3519500: system.mem_ctrls: Timing Read : 0 171480  3519500 
3520000: system.mem_ctrls: Timing Read : 0 171488  3520000 
3521500: system.mem_ctrls: Timing Read : 0 171488  3521500 
3522000: system.mem_ctrls: Timing Read : 0 171488  3522000 
3522500: system.mem_ctrls: Timing Read : 0 171496  3522500 
3524000: system.mem_ctrls: Timing Read : 0 171472  3524000 
3524000: system.mem_ctrls: Timing Read : 0 610231  3524000 
3524500: system.mem_ctrls: Timing Read : 0 171472  3524500 
3525000: system.mem_ctrls: Timing Read : 0 171472  3525000 
3525500: system.mem_ctrls: Timing Read : 0 171480  3525500 
3527000: system.mem_ctrls: Timing Read : 0 171480  3527000 
3527500: system.mem_ctrls: Timing Read : 0 171480  3527500 
3528000: system.mem_ctrls: Timing Read : 0 171488  3528000 
3529500: system.mem_ctrls: Timing Read : 0 171488  3529500 
3530000: system.mem_ctrls: Timing Read : 0 171488  3530000 
3530500: system.mem_ctrls: Timing Read : 0 171496  3530500 
3532000: system.mem_ctrls: Timing Read : 0 171496  3532000 
3532500: system.mem_ctrls: Timing Read : 0 171504  3532500 
3533000: system.mem_ctrls: Timing Read : 0 171504  3533000 
3534000: system.mem_ctrls: Timing Read : 0 171512  3534000 
3535500: system.mem_ctrls: Timing Read : 0 171512  3535500 
3536000: system.mem_ctrls: Timing Read : 0 171520  3536000 
3536500: system.mem_ctrls: Timing Read : 0 171520  3536500 
3537000: system.mem_ctrls: Timing Read : 0 171528  3537000 
3537500: system.mem_ctrls: Timing Read : 0 171528  3537500 
3538000: system.mem_ctrls: Timing Read : 0 171528  3538000 
3538500: system.mem_ctrls: Timing Read : 0 171536  3538500 
3538500: system.mem_ctrls: Timing Read : 0 610232  3538500 
3539000: system.mem_ctrls: Timing Read : 0 171536  3539000 
3540000: system.mem_ctrls: Timing Read : 0 171536  3540000 
3540500: system.mem_ctrls: Timing Read : 0 171544  3540500 
3541000: system.mem_ctrls: Timing Read : 0 171544  3541000 
3541500: system.mem_ctrls: Timing Read : 0 171544  3541500 
3542000: system.mem_ctrls: Timing Read : 0 171552  3542000 
3543500: system.mem_ctrls: Timing Read : 0 171552  3543500 
3544000: system.mem_ctrls: Timing Read : 0 171560  3544000 
3544500: system.mem_ctrls: Timing Read : 0 171560  3544500 
3545000: system.mem_ctrls: Timing Read : 0 171560  3545000 
3545500: system.mem_ctrls: Timing Read : 0 171560  3545500 
3546000: system.mem_ctrls: Timing Read : 0 171568  3546000 
3547500: system.mem_ctrls: Timing Read : 0 171776  3547500 
3548000: system.mem_ctrls: Timing Read : 0 171776  3548000 
3549000: system.mem_ctrls: Timing Read : 0 171776  3549000 
3549500: system.mem_ctrls: Timing Read : 0 171784  3549500 
3550000: system.mem_ctrls: Timing Read : 0 171784  3550000 
3551500: system.mem_ctrls: Timing Read : 0 171872  3551500 
3552000: system.mem_ctrls: Timing Read : 0 171872  3552000 
3552000: system.mem_ctrls: Timing Read : 0 609192  3552000 
3553500: system.mem_ctrls: Timing Read : 0 173624  3553500 
3554000: system.mem_ctrls: Timing Read : 0 173632  3554000 
3554500: system.mem_ctrls: Timing Read : 0 173632  3554500 
3556000: system.mem_ctrls: Timing Read : 0 173616  3556000 
3556500: system.mem_ctrls: Timing Read : 0 173616  3556500 
3557000: system.mem_ctrls: Timing Read : 0 173616  3557000 
3557500: system.mem_ctrls: Timing Read : 0 173624  3557500 
3558000: system.mem_ctrls: Timing Read : 0 173624  3558000 
3559000: system.mem_ctrls: Timing Writ : 1 609192  3559000 
3560500: system.mem_ctrls: Timing Read : 0 171456  3560500 
3561000: system.mem_ctrls: Timing Read : 0 171456  3561000 
3562000: system.mem_ctrls: Timing Read : 0 171456  3562000 
3562500: system.mem_ctrls: Timing Read : 0 171464  3562500 
3563000: system.mem_ctrls: Timing Read : 0 171464  3563000 
3564500: system.mem_ctrls: Timing Read : 0 171464  3564500 
3565000: system.mem_ctrls: Timing Read : 0 171464  3565000 
3566000: system.mem_ctrls: Timing Read : 0 171472  3566000 
3566000: system.mem_ctrls: Timing Read : 0 610233  3566000 
3566500: system.mem_ctrls: Timing Read : 0 171472  3566500 
3567000: system.mem_ctrls: Timing Read : 0 171472  3567000 
3567500: system.mem_ctrls: Timing Read : 0 171480  3567500 
3569000: system.mem_ctrls: Timing Read : 0 171480  3569000 
3569500: system.mem_ctrls: Timing Read : 0 171480  3569500 
3570000: system.mem_ctrls: Timing Read : 0 171488  3570000 
3571500: system.mem_ctrls: Timing Read : 0 171488  3571500 
3572000: system.mem_ctrls: Timing Read : 0 171488  3572000 
3572500: system.mem_ctrls: Timing Read : 0 171496  3572500 
3574000: system.mem_ctrls: Timing Read : 0 171472  3574000 
3574000: system.mem_ctrls: Timing Read : 0 610234  3574000 
3574500: system.mem_ctrls: Timing Read : 0 171472  3574500 
3575000: system.mem_ctrls: Timing Read : 0 171472  3575000 
3575500: system.mem_ctrls: Timing Read : 0 171480  3575500 
3577000: system.mem_ctrls: Timing Read : 0 171480  3577000 
3577500: system.mem_ctrls: Timing Read : 0 171480  3577500 
3578000: system.mem_ctrls: Timing Read : 0 171488  3578000 
3579500: system.mem_ctrls: Timing Read : 0 171488  3579500 
3580000: system.mem_ctrls: Timing Read : 0 171488  3580000 
3580500: system.mem_ctrls: Timing Read : 0 171496  3580500 
3582000: system.mem_ctrls: Timing Read : 0 171472  3582000 
3582000: system.mem_ctrls: Timing Read : 0 610235  3582000 
3582500: system.mem_ctrls: Timing Read : 0 171472  3582500 
3583000: system.mem_ctrls: Timing Read : 0 171472  3583000 
3583500: system.mem_ctrls: Timing Read : 0 171480  3583500 
3585000: system.mem_ctrls: Timing Read : 0 171480  3585000 
3585500: system.mem_ctrls: Timing Read : 0 171480  3585500 
3586000: system.mem_ctrls: Timing Read : 0 171488  3586000 
3587500: system.mem_ctrls: Timing Read : 0 171488  3587500 
3588000: system.mem_ctrls: Timing Read : 0 171488  3588000 
3588500: system.mem_ctrls: Timing Read : 0 171496  3588500 
3590000: system.mem_ctrls: Timing Read : 0 171472  3590000 
3590000: system.mem_ctrls: Timing Read : 0 610236  3590000 
3590500: system.mem_ctrls: Timing Read : 0 171472  3590500 
3591000: system.mem_ctrls: Timing Read : 0 171472  3591000 
3591500: system.mem_ctrls: Timing Read : 0 171480  3591500 
3593000: system.mem_ctrls: Timing Read : 0 171872  3593000 
3593500: system.mem_ctrls: Timing Read : 0 171872  3593500 
3593500: system.mem_ctrls: Timing Read : 0 609192  3593500 
3595000: system.mem_ctrls: Timing Read : 0 173624  3595000 
3595500: system.mem_ctrls: Timing Read : 0 173632  3595500 
3596000: system.mem_ctrls: Timing Read : 0 173632  3596000 
3597500: system.mem_ctrls: Timing Read : 0 173616  3597500 
3598000: system.mem_ctrls: Timing Read : 0 173616  3598000 
3598500: system.mem_ctrls: Timing Read : 0 173616  3598500 
3599000: system.mem_ctrls: Timing Read : 0 173624  3599000 
3599500: system.mem_ctrls: Timing Read : 0 173624  3599500 
3600500: system.mem_ctrls: Timing Writ : 1 609192  3600500 
3602000: system.mem_ctrls: Timing Read : 0 171456  3602000 
3602500: system.mem_ctrls: Timing Read : 0 171456  3602500 
3603500: system.mem_ctrls: Timing Read : 0 171456  3603500 
3604000: system.mem_ctrls: Timing Read : 0 171464  3604000 
3604500: system.mem_ctrls: Timing Read : 0 171464  3604500 
3606000: system.mem_ctrls: Timing Read : 0 171464  3606000 
3606500: system.mem_ctrls: Timing Read : 0 171464  3606500 
3607500: system.mem_ctrls: Timing Read : 0 171472  3607500 
3607500: system.mem_ctrls: Timing Read : 0 610237  3607500 
3608000: system.mem_ctrls: Timing Read : 0 171472  3608000 
3608500: system.mem_ctrls: Timing Read : 0 171472  3608500 
3609000: system.mem_ctrls: Timing Read : 0 171480  3609000 
3610500: system.mem_ctrls: Timing Read : 0 171480  3610500 
3611000: system.mem_ctrls: Timing Read : 0 171480  3611000 
3611500: system.mem_ctrls: Timing Read : 0 171488  3611500 
3613000: system.mem_ctrls: Timing Read : 0 171488  3613000 
3613500: system.mem_ctrls: Timing Read : 0 171488  3613500 
3614000: system.mem_ctrls: Timing Read : 0 171496  3614000 
3615500: system.mem_ctrls: Timing Read : 0 171472  3615500 
3615500: system.mem_ctrls: Timing Read : 0 610238  3615500 
3616000: system.mem_ctrls: Timing Read : 0 171472  3616000 
3616500: system.mem_ctrls: Timing Read : 0 171472  3616500 
3617000: system.mem_ctrls: Timing Read : 0 171480  3617000 
3618500: system.mem_ctrls: Timing Read : 0 171480  3618500 
3619000: system.mem_ctrls: Timing Read : 0 171480  3619000 
3619500: system.mem_ctrls: Timing Read : 0 171488  3619500 
3621000: system.mem_ctrls: Timing Read : 0 171488  3621000 
3621500: system.mem_ctrls: Timing Read : 0 171488  3621500 
3622000: system.mem_ctrls: Timing Read : 0 171496  3622000 
3623500: system.mem_ctrls: Timing Read : 0 171472  3623500 
3623500: system.mem_ctrls: Timing Read : 0 610239  3623500 
3624000: system.mem_ctrls: Timing Read : 0 171472  3624000 
3624500: system.mem_ctrls: Timing Read : 0 171472  3624500 
3625000: system.mem_ctrls: Timing Read : 0 171480  3625000 
3626500: system.mem_ctrls: Timing Read : 0 171480  3626500 
3627000: system.mem_ctrls: Timing Read : 0 171480  3627000 
3627500: system.mem_ctrls: Timing Read : 0 171488  3627500 
3629000: system.mem_ctrls: Timing Read : 0 171488  3629000 
3629500: system.mem_ctrls: Timing Read : 0 171488  3629500 
3630000: system.mem_ctrls: Timing Read : 0 171496  3630000 
3631500: system.mem_ctrls: Timing Read : 0 171496  3631500 
3632000: system.mem_ctrls: Timing Read : 0 171504  3632000 
3632500: system.mem_ctrls: Timing Read : 0 171504  3632500 
3633500: system.mem_ctrls: Timing Read : 0 171512  3633500 
3635000: system.mem_ctrls: Timing Read : 0 171512  3635000 
3635500: system.mem_ctrls: Timing Read : 0 171520  3635500 
3636000: system.mem_ctrls: Timing Read : 0 171520  3636000 
3636500: system.mem_ctrls: Timing Read : 0 171528  3636500 
3637000: system.mem_ctrls: Timing Read : 0 171528  3637000 
3637500: system.mem_ctrls: Timing Read : 0 171528  3637500 
3638000: system.mem_ctrls: Timing Read : 0 171536  3638000 
3638000: system.mem_ctrls: Timing Read : 0 610240  3638000 
3638500: system.mem_ctrls: Timing Read : 0 171536  3638500 
3639500: system.mem_ctrls: Timing Read : 0 171536  3639500 
3640000: system.mem_ctrls: Timing Read : 0 171544  3640000 
3640500: system.mem_ctrls: Timing Read : 0 171544  3640500 
3641000: system.mem_ctrls: Timing Read : 0 171544  3641000 
3641500: system.mem_ctrls: Timing Read : 0 171552  3641500 
3643000: system.mem_ctrls: Timing Read : 0 171552  3643000 
3643500: system.mem_ctrls: Timing Read : 0 171560  3643500 
3644000: system.mem_ctrls: Timing Read : 0 171560  3644000 
3644500: system.mem_ctrls: Timing Read : 0 171560  3644500 
3645000: system.mem_ctrls: Timing Read : 0 171560  3645000 
3645500: system.mem_ctrls: Timing Read : 0 171568  3645500 
3647000: system.mem_ctrls: Timing Read : 0 171776  3647000 
3647500: system.mem_ctrls: Timing Read : 0 171776  3647500 
3648500: system.mem_ctrls: Timing Read : 0 171776  3648500 
3649000: system.mem_ctrls: Timing Read : 0 171784  3649000 
3649500: system.mem_ctrls: Timing Read : 0 171784  3649500 
3651000: system.mem_ctrls: Timing Read : 0 171872  3651000 
3651500: system.mem_ctrls: Timing Read : 0 171872  3651500 
3651500: system.mem_ctrls: Timing Read : 0 609192  3651500 
3653000: system.mem_ctrls: Timing Read : 0 173624  3653000 
3653500: system.mem_ctrls: Timing Read : 0 173632  3653500 
3654000: system.mem_ctrls: Timing Read : 0 173632  3654000 
3655500: system.mem_ctrls: Timing Read : 0 173616  3655500 
3656000: system.mem_ctrls: Timing Read : 0 173616  3656000 
3656500: system.mem_ctrls: Timing Read : 0 173616  3656500 
3657000: system.mem_ctrls: Timing Read : 0 173624  3657000 
3657500: system.mem_ctrls: Timing Read : 0 173624  3657500 
3658500: system.mem_ctrls: Timing Writ : 1 609192  3658500 
3660000: system.mem_ctrls: Timing Read : 0 171456  3660000 
3660500: system.mem_ctrls: Timing Read : 0 171456  3660500 
3661500: system.mem_ctrls: Timing Read : 0 171456  3661500 
3662000: system.mem_ctrls: Timing Read : 0 171464  3662000 
3662500: system.mem_ctrls: Timing Read : 0 171464  3662500 
3664000: system.mem_ctrls: Timing Read : 0 171464  3664000 
3664500: system.mem_ctrls: Timing Read : 0 171464  3664500 
3665500: system.mem_ctrls: Timing Read : 0 171472  3665500 
3665500: system.mem_ctrls: Timing Read : 0 610241  3665500 
3666000: system.mem_ctrls: Timing Read : 0 171472  3666000 
3666500: system.mem_ctrls: Timing Read : 0 171472  3666500 
3667000: system.mem_ctrls: Timing Read : 0 171480  3667000 
3668500: system.mem_ctrls: Timing Read : 0 171480  3668500 
3669000: system.mem_ctrls: Timing Read : 0 171480  3669000 
3669500: system.mem_ctrls: Timing Read : 0 171488  3669500 
3671000: system.mem_ctrls: Timing Read : 0 171488  3671000 
3671500: system.mem_ctrls: Timing Read : 0 171488  3671500 
3672000: system.mem_ctrls: Timing Read : 0 171496  3672000 
3673500: system.mem_ctrls: Timing Read : 0 171472  3673500 
3673500: system.mem_ctrls: Timing Read : 0 610242  3673500 
3674000: system.mem_ctrls: Timing Read : 0 171472  3674000 
3674500: system.mem_ctrls: Timing Read : 0 171472  3674500 
3675000: system.mem_ctrls: Timing Read : 0 171480  3675000 
3676500: system.mem_ctrls: Timing Read : 0 171480  3676500 
3677000: system.mem_ctrls: Timing Read : 0 171480  3677000 
3677500: system.mem_ctrls: Timing Read : 0 171488  3677500 
3679000: system.mem_ctrls: Timing Read : 0 171488  3679000 
3679500: system.mem_ctrls: Timing Read : 0 171488  3679500 
3680000: system.mem_ctrls: Timing Read : 0 171496  3680000 
3681500: system.mem_ctrls: Timing Read : 0 171472  3681500 
3681500: system.mem_ctrls: Timing Read : 0 610243  3681500 
3682000: system.mem_ctrls: Timing Read : 0 171472  3682000 
3682500: system.mem_ctrls: Timing Read : 0 171472  3682500 
3683000: system.mem_ctrls: Timing Read : 0 171480  3683000 
3684500: system.mem_ctrls: Timing Read : 0 171480  3684500 
3685000: system.mem_ctrls: Timing Read : 0 171480  3685000 
3685500: system.mem_ctrls: Timing Read : 0 171488  3685500 
3687000: system.mem_ctrls: Timing Read : 0 171488  3687000 
3687500: system.mem_ctrls: Timing Read : 0 171488  3687500 
3688000: system.mem_ctrls: Timing Read : 0 171496  3688000 
3689500: system.mem_ctrls: Timing Read : 0 171472  3689500 
3689500: system.mem_ctrls: Timing Read : 0 610244  3689500 
3690000: system.mem_ctrls: Timing Read : 0 171472  3690000 
3690500: system.mem_ctrls: Timing Read : 0 171472  3690500 
3691000: system.mem_ctrls: Timing Read : 0 171480  3691000 
3692500: system.mem_ctrls: Timing Read : 0 171480  3692500 
3693000: system.mem_ctrls: Timing Read : 0 171480  3693000 
3693500: system.mem_ctrls: Timing Read : 0 171488  3693500 
3695000: system.mem_ctrls: Timing Read : 0 171488  3695000 
3695500: system.mem_ctrls: Timing Read : 0 171488  3695500 
3696000: system.mem_ctrls: Timing Read : 0 171496  3696000 
3697500: system.mem_ctrls: Timing Read : 0 171472  3697500 
3697500: system.mem_ctrls: Timing Read : 0 610245  3697500 
3698000: system.mem_ctrls: Timing Read : 0 171472  3698000 
3698500: system.mem_ctrls: Timing Read : 0 171472  3698500 
3699000: system.mem_ctrls: Timing Read : 0 171480  3699000 
3700500: system.mem_ctrls: Timing Read : 0 171480  3700500 
3701000: system.mem_ctrls: Timing Read : 0 171480  3701000 
3701500: system.mem_ctrls: Timing Read : 0 171488  3701500 
3703000: system.mem_ctrls: Timing Read : 0 171488  3703000 
3703500: system.mem_ctrls: Timing Read : 0 171488  3703500 
3704000: system.mem_ctrls: Timing Read : 0 171496  3704000 
3705500: system.mem_ctrls: Timing Read : 0 171472  3705500 
3705500: system.mem_ctrls: Timing Read : 0 610246  3705500 
3706000: system.mem_ctrls: Timing Read : 0 171472  3706000 
3706500: system.mem_ctrls: Timing Read : 0 171472  3706500 
3707000: system.mem_ctrls: Timing Read : 0 171480  3707000 
3708500: system.mem_ctrls: Timing Read : 0 171872  3708500 
3709000: system.mem_ctrls: Timing Read : 0 171872  3709000 
3709000: system.mem_ctrls: Timing Read : 0 609192  3709000 
3710500: system.mem_ctrls: Timing Read : 0 173624  3710500 
3711000: system.mem_ctrls: Timing Read : 0 173632  3711000 
3711500: system.mem_ctrls: Timing Read : 0 173632  3711500 
3713000: system.mem_ctrls: Timing Read : 0 173616  3713000 
3713500: system.mem_ctrls: Timing Read : 0 173616  3713500 
3714000: system.mem_ctrls: Timing Read : 0 173616  3714000 
3714500: system.mem_ctrls: Timing Read : 0 173624  3714500 
3715000: system.mem_ctrls: Timing Read : 0 173624  3715000 
3716000: system.mem_ctrls: Timing Writ : 1 609192  3716000 
3717500: system.mem_ctrls: Timing Read : 0 171456  3717500 
3718000: system.mem_ctrls: Timing Read : 0 171456  3718000 
3719000: system.mem_ctrls: Timing Read : 0 171456  3719000 
3719500: system.mem_ctrls: Timing Read : 0 171464  3719500 
3720000: system.mem_ctrls: Timing Read : 0 171464  3720000 
3721500: system.mem_ctrls: Timing Read : 0 171464  3721500 
3722000: system.mem_ctrls: Timing Read : 0 171464  3722000 
3723000: system.mem_ctrls: Timing Read : 0 171472  3723000 
3723000: system.mem_ctrls: Timing Read : 0 610247  3723000 
3723500: system.mem_ctrls: Timing Read : 0 171472  3723500 
3724000: system.mem_ctrls: Timing Read : 0 171472  3724000 
3724500: system.mem_ctrls: Timing Read : 0 171480  3724500 
3726000: system.mem_ctrls: Timing Read : 0 171480  3726000 
3726500: system.mem_ctrls: Timing Read : 0 171480  3726500 
3727000: system.mem_ctrls: Timing Read : 0 171488  3727000 
3728500: system.mem_ctrls: Timing Read : 0 171488  3728500 
3729000: system.mem_ctrls: Timing Read : 0 171488  3729000 
3729500: system.mem_ctrls: Timing Read : 0 171496  3729500 
3731000: system.mem_ctrls: Timing Read : 0 171496  3731000 
3731500: system.mem_ctrls: Timing Read : 0 171504  3731500 
3732000: system.mem_ctrls: Timing Read : 0 171504  3732000 
3733000: system.mem_ctrls: Timing Read : 0 171512  3733000 
3734500: system.mem_ctrls: Timing Read : 0 171512  3734500 
3735000: system.mem_ctrls: Timing Read : 0 171520  3735000 
3735500: system.mem_ctrls: Timing Read : 0 171520  3735500 
3736000: system.mem_ctrls: Timing Read : 0 171528  3736000 
3736500: system.mem_ctrls: Timing Read : 0 171528  3736500 
3737000: system.mem_ctrls: Timing Read : 0 171528  3737000 
3737500: system.mem_ctrls: Timing Read : 0 171536  3737500 
3737500: system.mem_ctrls: Timing Read : 0 610248  3737500 
3738000: system.mem_ctrls: Timing Read : 0 171536  3738000 
3739000: system.mem_ctrls: Timing Read : 0 171536  3739000 
3739500: system.mem_ctrls: Timing Read : 0 171544  3739500 
3740000: system.mem_ctrls: Timing Read : 0 171544  3740000 
3740500: system.mem_ctrls: Timing Read : 0 171544  3740500 
3741000: system.mem_ctrls: Timing Read : 0 171552  3741000 
3742500: system.mem_ctrls: Timing Read : 0 171552  3742500 
3743000: system.mem_ctrls: Timing Read : 0 171560  3743000 
3743500: system.mem_ctrls: Timing Read : 0 171560  3743500 
3744000: system.mem_ctrls: Timing Read : 0 171560  3744000 
3744500: system.mem_ctrls: Timing Read : 0 171560  3744500 
3745000: system.mem_ctrls: Timing Read : 0 171568  3745000 
3746500: system.mem_ctrls: Timing Read : 0 171568  3746500 
3747000: system.mem_ctrls: Timing Read : 0 171576  3747000 
3747500: system.mem_ctrls: Timing Read : 0 171576  3747500 
3748000: system.mem_ctrls: Timing Read : 0 171576  3748000 
3748500: system.mem_ctrls: Timing Read : 0 171584  3748500 
3750000: system.mem_ctrls: Timing Read : 0 171584  3750000 
3750500: system.mem_ctrls: Timing Read : 0 171584  3750500 
3751000: system.mem_ctrls: Timing Read : 0 171592  3751000 
3751500: system.mem_ctrls: Timing Read : 0 171592  3751500 
3752000: system.mem_ctrls: Timing Read : 0 171592  3752000 
3752500: system.mem_ctrls: Timing Read : 0 171600  3752500 
3754000: system.mem_ctrls: Timing Read : 0 171768  3754000 
3754500: system.mem_ctrls: Timing Read : 0 171768  3754500 
3754500: system.mem_ctrls: Timing Read : 0 609192  3754500 
3756000: system.mem_ctrls: Timing Read : 0 173624  3756000 
3756500: system.mem_ctrls: Timing Read : 0 173632  3756500 
3757000: system.mem_ctrls: Timing Read : 0 173632  3757000 
3758500: system.mem_ctrls: Timing Read : 0 173632  3758500 
3759500: system.mem_ctrls: Timing Read : 0 173632  3759500 
3760000: system.mem_ctrls: Timing Read : 0 173640  3760000 
3760500: system.mem_ctrls: Timing Read : 0 173640  3760500 
3760500: system.mem_ctrls: Timing Read : 0 609208  3760500 
3762000: system.mem_ctrls: Timing Read : 0 173640  3762000 
3762000: system.mem_ctrls: Timing Read : 0 609216  3762000 
3763500: system.mem_ctrls: Timing Read : 0 173640  3763500 
3763500: system.mem_ctrls: Timing Read : 0 609224  3763500 
3765000: system.mem_ctrls: Timing Read : 0 82328  3765000 
3765500: system.mem_ctrls: Timing Read : 0 82328  3765500 
3767000: system.mem_ctrls: Timing Read : 0 82336  3767000 
3767500: system.mem_ctrls: Timing Read : 0 82336  3767500 
3768000: system.mem_ctrls: Timing Read : 0 82344  3768000 
3768500: system.mem_ctrls: Timing Writ : 1 526112  3768500 
3769000: system.mem_ctrls: Timing Read : 0 82344  3769000 
3769000: system.mem_ctrls: Timing Read : 0 609848  3769000 
3769500: system.mem_ctrls: Timing Read : 0 82344  3769500 
3770000: system.mem_ctrls: Timing Read : 0 82352  3770000 
3770500: system.mem_ctrls: Timing Writ : 1 526120  3770500 
3771000: system.mem_ctrls: Timing Read : 0 82352  3771000 
3771500: system.mem_ctrls: Timing Read : 0 82360  3771500 
3771500: system.mem_ctrls: Timing Read : 0 609240  3771500 
3772000: system.mem_ctrls: Timing Read : 0 82360  3772000 
3772000: system.mem_ctrls: Timing Read : 0 609248  3772000 
3772500: system.mem_ctrls: Timing Read : 0 82360  3772500 
3773000: system.mem_ctrls: Timing Read : 0 82368  3773000 
3774000: system.mem_ctrls: Timing Read : 0 82368  3774000 
3774000: system.mem_ctrls: Timing Read : 0 609256  3774000 
3775500: system.mem_ctrls: Timing Read : 0 39768  3775500 
3776000: system.mem_ctrls: Timing Read : 0 39776  3776000 
3776500: system.mem_ctrls: Timing Read : 0 609272  3776500 
3777500: system.mem_ctrls: Timing Read : 0 39776  3777500 
3779000: system.mem_ctrls: Timing Read : 0 39776  3779000 
3779500: system.mem_ctrls: Timing Read : 0 39784  3779500 
3779500: system.mem_ctrls: Timing Read : 0 609272  3779500 
3780000: system.mem_ctrls: Timing Read : 0 39784  3780000 
3780500: system.mem_ctrls: Timing Read : 0 39784  3780500 
3781000: system.mem_ctrls: Timing Read : 0 39784  3781000 
3781500: system.mem_ctrls: Timing Read : 0 39792  3781500 
3782500: system.mem_ctrls: Timing Writ : 1 609256  3782500 
3784000: system.mem_ctrls: Timing Read : 0 43648  3784000 
3784000: system.mem_ctrls: Timing Writ : 1 609232  3784000 
3784500: system.mem_ctrls: Timing Read : 0 43648  3784500 
3785000: system.mem_ctrls: Timing Read : 0 43656  3785000 
3785000: system.mem_ctrls: Timing Writ : 1 609240  3785000 
3785500: system.mem_ctrls: Timing Read : 0 43656  3785500 
3786000: system.mem_ctrls: Timing Read : 0 43656  3786000 
3786500: system.mem_ctrls: Timing Read : 0 43664  3786500 
3786500: system.mem_ctrls: Timing Writ : 1 609248  3786500 
3787000: system.mem_ctrls: Timing Read : 0 43664  3787000 
3788000: system.mem_ctrls: Timing Read : 0 43664  3788000 
3788500: system.mem_ctrls: Timing Read : 0 43672  3788500 
3789000: system.mem_ctrls: Timing Read : 0 43672  3789000 
3789500: system.mem_ctrls: Timing Read : 0 43672  3789500 
3790000: system.mem_ctrls: Timing Read : 0 43680  3790000 
3791000: system.mem_ctrls: Timing Writ : 1 609224  3791000 
3792500: system.mem_ctrls: Timing Read : 0 43344  3792500 
3792500: system.mem_ctrls: Timing Writ : 1 609216  3792500 
3793500: system.mem_ctrls: Timing Read : 0 43344  3793500 
3794000: system.mem_ctrls: Timing Read : 0 43344  3794000 
3794500: system.mem_ctrls: Timing Read : 0 43352  3794500 
3795000: system.mem_ctrls: Timing Read : 0 43352  3795000 
3795000: system.mem_ctrls: Timing Writ : 1 609208  3795000 
3796000: system.mem_ctrls: Timing Read : 0 43352  3796000 
3796500: system.mem_ctrls: Timing Read : 0 43352  3796500 
3796500: system.mem_ctrls: Timing Writ : 1 609200  3796500 
3797500: system.mem_ctrls: Timing Read : 0 43352  3797500 
3798000: system.mem_ctrls: Timing Read : 0 43360  3798000 
3798500: system.mem_ctrls: Timing Read : 0 43360  3798500 
3800000: system.mem_ctrls: Timing Read : 0 43368  3800000 
3800500: system.mem_ctrls: Timing Read : 0 43376  3800500 
3801000: system.mem_ctrls: Timing Read : 0 524008  3801000 
3801500: system.mem_ctrls: Timing Read : 0 43376  3801500 
3802000: system.mem_ctrls: Timing Read : 0 43384  3802000 
3802500: system.mem_ctrls: Timing Read : 0 43384  3802500 
3804000: system.mem_ctrls: Timing Read : 0 43384  3804000 
3804500: system.mem_ctrls: Timing Read : 0 43384  3804500 
3805000: system.mem_ctrls: Timing Read : 0 43392  3805000 
3805000: system.mem_ctrls: Timing Read : 0 598088  3805000 
3805500: system.mem_ctrls: Timing Read : 0 43392  3805500 
3806000: system.mem_ctrls: Timing Read : 0 43392  3806000 
3806500: system.mem_ctrls: Timing Read : 0 43400  3806500 
3808000: system.mem_ctrls: Timing Read : 0 43424  3808000 
3808500: system.mem_ctrls: Timing Read : 0 43432  3808500 
3809000: system.mem_ctrls: Timing Writ : 1 598088  3809000 
3809500: system.mem_ctrls: Timing Read : 0 43432  3809500 
3810000: system.mem_ctrls: Timing Read : 0 43432  3810000 
3810500: system.mem_ctrls: Timing Read : 0 43440  3810500 
3810500: system.mem_ctrls: Timing Read : 0 598080  3810500 
3811000: system.mem_ctrls: Timing Read : 0 43440  3811000 
3811500: system.mem_ctrls: Timing Read : 0 43440  3811500 
3813000: system.mem_ctrls: Timing Read : 0 43440  3813000 
3813500: system.mem_ctrls: Timing Read : 0 43448  3813500 
3814000: system.mem_ctrls: Timing Read : 0 43448  3814000 
3815000: system.mem_ctrls: Timing Read : 0 43448  3815000 
3815500: system.mem_ctrls: Timing Read : 0 43456  3815500 
3816500: system.mem_ctrls: Timing Read : 0 43456  3816500 
3817500: system.mem_ctrls: Timing Read : 0 43456  3817500 
3818000: system.mem_ctrls: Timing Read : 0 43456  3818000 
3819000: system.mem_ctrls: Timing Read : 0 43464  3819000 
3820500: system.mem_ctrls: Timing Read : 0 43464  3820500 
3821000: system.mem_ctrls: Timing Read : 0 43464  3821000 
3822500: system.mem_ctrls: Timing Read : 0 43464  3822500 
3823000: system.mem_ctrls: Timing Read : 0 43472  3823000 
3823500: system.mem_ctrls: Timing Read : 0 43472  3823500 
3824000: system.mem_ctrls: Timing Read : 0 43480  3824000 
3824500: system.mem_ctrls: Timing Writ : 1 598088  3824500 
3825000: system.mem_ctrls: Timing Read : 0 43480  3825000 
3825500: system.mem_ctrls: Timing Read : 0 43480  3825500 
3827000: system.mem_ctrls: Timing Read : 0 43488  3827000 
3827500: system.mem_ctrls: Timing Writ : 1 598096  3827500 
3828000: system.mem_ctrls: Timing Read : 0 43496  3828000 
3828500: system.mem_ctrls: Timing Read : 0 43496  3828500 
3829000: system.mem_ctrls: Timing Read : 0 43504  3829000 
3830500: system.mem_ctrls: Timing Read : 0 43512  3830500 
3830500: system.mem_ctrls: Timing Read : 0 609200  3830500 
3832000: system.mem_ctrls: Timing Read : 0 43512  3832000 
3832000: system.mem_ctrls: Timing Read : 0 609208  3832000 
3833500: system.mem_ctrls: Timing Read : 0 43512  3833500 
3834000: system.mem_ctrls: Timing Read : 0 43520  3834000 
3834500: system.mem_ctrls: Timing Read : 0 43520  3834500 
3834500: system.mem_ctrls: Timing Read : 0 609216  3834500 
3836000: system.mem_ctrls: Timing Read : 0 43520  3836000 
3836000: system.mem_ctrls: Timing Read : 0 609224  3836000 
3837500: system.mem_ctrls: Timing Read : 0 43680  3837500 
3838000: system.mem_ctrls: Timing Read : 0 43680  3838000 
3838500: system.mem_ctrls: Timing Read : 0 43688  3838500 
3839000: system.mem_ctrls: Timing Read : 0 43688  3839000 
3840500: system.mem_ctrls: Timing Read : 0 43688  3840500 
3841000: system.mem_ctrls: Timing Read : 0 43696  3841000 
3841500: system.mem_ctrls: Timing Writ : 1 598096  3841500 
3842000: system.mem_ctrls: Timing Read : 0 43696  3842000 
3842000: system.mem_ctrls: Timing Writ : 1 598104  3842000 
3842500: system.mem_ctrls: Timing Read : 0 43696  3842500 
3843000: system.mem_ctrls: Timing Read : 0 43704  3843000 
3843000: system.mem_ctrls: Timing Writ : 1 598112  3843000 
3843500: system.mem_ctrls: Timing Read : 0 43704  3843500 
3843500: system.mem_ctrls: Timing Writ : 1 598120  3843500 
3844000: system.mem_ctrls: Timing Read : 0 43712  3844000 
3844000: system.mem_ctrls: Timing Read : 0 609232  3844000 
3844500: system.mem_ctrls: Timing Read : 0 43712  3844500 
3845000: system.mem_ctrls: Timing Read : 0 43720  3845000 
3845000: system.mem_ctrls: Timing Read : 0 609240  3845000 
3845500: system.mem_ctrls: Timing Read : 0 43720  3845500 
3846000: system.mem_ctrls: Timing Read : 0 43720  3846000 
3846000: system.mem_ctrls: Timing Read : 0 609248  3846000 
3846500: system.mem_ctrls: Timing Read : 0 43728  3846500 
3847500: system.mem_ctrls: Timing Read : 0 43728  3847500 
3847500: system.mem_ctrls: Timing Read : 0 609256  3847500 
3849000: system.mem_ctrls: Timing Read : 0 39792  3849000 
3849500: system.mem_ctrls: Timing Read : 0 39800  3849500 
3850000: system.mem_ctrls: Timing Read : 0 522752  3850000 
3850500: system.mem_ctrls: Timing Read : 0 39800  3850500 
3851000: system.mem_ctrls: Timing Read : 0 39800  3851000 
3851500: system.mem_ctrls: Timing Read : 0 39808  3851500 
3853000: system.mem_ctrls: Timing Read : 0 39808  3853000 
3853500: system.mem_ctrls: Timing Read : 0 609280  3853500 
3854500: system.mem_ctrls: Timing Read : 0 39808  3854500 
3855000: system.mem_ctrls: Timing Read : 0 39816  3855000 
3856500: system.mem_ctrls: Timing Read : 0 39816  3856500 
3857000: system.mem_ctrls: Timing Read : 0 609280  3857000 
3857500: system.mem_ctrls: Timing Writ : 1 609256  3857500 
3859000: system.mem_ctrls: Timing Read : 0 40944  3859000 
3859000: system.mem_ctrls: Timing Writ : 1 609248  3859000 
3860000: system.mem_ctrls: Timing Read : 0 40944  3860000 
3860500: system.mem_ctrls: Timing Read : 0 40944  3860500 
3861000: system.mem_ctrls: Timing Read : 0 40952  3861000 
3862000: system.mem_ctrls: Timing Read : 0 40952  3862000 
3862000: system.mem_ctrls: Timing Writ : 1 609240  3862000 
3863000: system.mem_ctrls: Timing Read : 0 40952  3863000 
3863500: system.mem_ctrls: Timing Read : 0 40960  3863500 
3864000: system.mem_ctrls: Timing Read : 0 40960  3864000 
3864500: system.mem_ctrls: Timing Read : 0 40960  3864500 
3865500: system.mem_ctrls: Timing Read : 0 40960  3865500 
3866000: system.mem_ctrls: Timing Read : 0 40968  3866000 
3866500: system.mem_ctrls: Timing Read : 0 40968  3866500 
3868000: system.mem_ctrls: Timing Read : 0 40984  3868000 
3868500: system.mem_ctrls: Timing Read : 0 40992  3868500 
3869500: system.mem_ctrls: Timing Writ : 1 609224  3869500 
3871000: system.mem_ctrls: Timing Read : 0 376  3871000 
3872000: system.mem_ctrls: Timing Read : 0 376  3872000 
3872500: system.mem_ctrls: Timing Read : 0 384  3872500 
3873500: system.mem_ctrls: Timing Writ : 1 609208  3873500 
3875000: system.mem_ctrls: Timing Read : 0 440  3875000 
3876000: system.mem_ctrls: Timing Read : 0 448  3876000 
3876500: system.mem_ctrls: Timing Read : 0 522960  3876500 
3877000: system.mem_ctrls: Timing Read : 0 448  3877000 
3877500: system.mem_ctrls: Timing Read : 0 456  3877500 
3878000: system.mem_ctrls: Timing Read : 0 456  3878000 
3879500: system.mem_ctrls: Timing Read : 0 456  3879500 
3880000: system.mem_ctrls: Timing Read : 0 464  3880000 
3881000: system.mem_ctrls: Timing Read : 0 464  3881000 
3881000: system.mem_ctrls: Timing Read : 0 609208  3881000 
3882500: system.mem_ctrls: Timing Read : 0 384  3882500 
3883500: system.mem_ctrls: Timing Writ : 1 609208  3883500 
3885000: system.mem_ctrls: Timing Read : 0 560  3885000 
3885000: system.mem_ctrls: Timing Writ : 1 609200  3885000 
3886000: system.mem_ctrls: Timing Read : 0 560  3886000 
3886500: system.mem_ctrls: Timing Read : 0 560  3886500 
3887000: system.mem_ctrls: Timing Read : 0 568  3887000 
3887500: system.mem_ctrls: Timing Read : 0 568  3887500 
3888000: system.mem_ctrls: Timing Read : 0 568  3888000 
3889500: system.mem_ctrls: Timing Read : 0 568  3889500 
3890000: system.mem_ctrls: Timing Read : 0 576  3890000 
3890500: system.mem_ctrls: Timing Read : 0 576  3890500 
3891000: system.mem_ctrls: Timing Read : 0 584  3891000 
3892000: system.mem_ctrls: Timing Writ : 1 609192  3892000 
3893500: system.mem_ctrls: Timing Read : 0 34144  3893500 
3894000: system.mem_ctrls: Timing Read : 0 34144  3894000 
3894500: system.mem_ctrls: Timing Read : 0 34144  3894500 
3895000: system.mem_ctrls: Timing Read : 0 34152  3895000 
3896500: system.mem_ctrls: Timing Read : 0 33984  3896500 
3896500: system.mem_ctrls: Timing Writ : 1 609176  3896500 
3897000: system.mem_ctrls: Timing Read : 0 33984  3897000 
3897500: system.mem_ctrls: Timing Read : 0 33992  3897500 
3897500: system.mem_ctrls: Timing Writ : 1 609184  3897500 
3898000: system.mem_ctrls: Timing Read : 0 33992  3898000 
3899000: system.mem_ctrls: Timing Read : 0 33992  3899000 
3899500: system.mem_ctrls: Timing Read : 0 34000  3899500 
3900000: system.mem_ctrls: Timing Read : 0 34000  3900000 
3900500: system.mem_ctrls: Timing Read : 0 34000  3900500 
3902000: system.mem_ctrls: Timing Read : 0 34000  3902000 
3902000: system.mem_ctrls: Timing Read : 0 484424  3902000 
3902500: system.mem_ctrls: Timing Read : 0 34008  3902500 
3903000: system.mem_ctrls: Timing Read : 0 34008  3903000 
3904500: system.mem_ctrls: Timing Read : 0 34008  3904500 
3905000: system.mem_ctrls: Timing Read : 0 34008  3905000 
3905500: system.mem_ctrls: Timing Read : 0 34016  3905500 
3906000: system.mem_ctrls: Timing Writ : 1 529600  3906000 
3906500: system.mem_ctrls: Timing Read : 0 34016  3906500 
3907000: system.mem_ctrls: Timing Read : 0 34024  3907000 
3907500: system.mem_ctrls: Timing Read : 0 529600  3907500 
3908500: system.mem_ctrls: Timing Writ : 1 529600  3908500 
3909000: system.mem_ctrls: Timing Read : 0 34024  3909000 
3909500: system.mem_ctrls: Timing Read : 0 34032  3909500 
3910500: system.mem_ctrls: Timing Read : 0 522848  3910500 
3911500: system.mem_ctrls: Timing Read : 0 34032  3911500 
3912000: system.mem_ctrls: Timing Read : 0 34040  3912000 
3912500: system.mem_ctrls: Timing Writ : 1 529568  3912500 
3913000: system.mem_ctrls: Timing Read : 0 34040  3913000 
3913000: system.mem_ctrls: Timing Writ : 1 529576  3913000 
3913500: system.mem_ctrls: Timing Read : 0 34040  3913500 
3914000: system.mem_ctrls: Timing Read : 0 34048  3914000 
3914000: system.mem_ctrls: Timing Writ : 1 529584  3914000 
3914500: system.mem_ctrls: Timing Read : 0 34048  3914500 
3914500: system.mem_ctrls: Timing Writ : 1 529592  3914500 
3915000: system.mem_ctrls: Timing Read : 0 34048  3915000 
3915500: system.mem_ctrls: Timing Read : 0 34056  3915500 
3916500: system.mem_ctrls: Timing Read : 0 34056  3916500 
3917000: system.mem_ctrls: Timing Read : 0 34056  3917000 
3918500: system.mem_ctrls: Timing Read : 0 34056  3918500 
3919000: system.mem_ctrls: Timing Read : 0 34064  3919000 
3919500: system.mem_ctrls: Timing Read : 0 595312  3919500 
3920000: system.mem_ctrls: Timing Read : 0 34064  3920000 
3920500: system.mem_ctrls: Timing Read : 0 34072  3920500 
3920500: system.mem_ctrls: Timing Writ : 1 529608  3920500 
3921000: system.mem_ctrls: Timing Read : 0 34072  3921000 
3921500: system.mem_ctrls: Timing Read : 0 34080  3921500 
3922000: system.mem_ctrls: Timing Writ : 1 595312  3922000 
3922500: system.mem_ctrls: Timing Read : 0 34080  3922500 
3924000: system.mem_ctrls: Timing Read : 0 34080  3924000 
3924500: system.mem_ctrls: Timing Read : 0 34088  3924500 
3924500: system.mem_ctrls: Timing Read : 0 609176  3924500 
3925000: system.mem_ctrls: Timing Read : 0 34088  3925000 
3925000: system.mem_ctrls: Timing Read : 0 609184  3925000 
3925500: system.mem_ctrls: Timing Read : 0 34088  3925500 
3926000: system.mem_ctrls: Timing Read : 0 34096  3926000 
3927000: system.mem_ctrls: Timing Read : 0 34096  3927000 
3927000: system.mem_ctrls: Timing Read : 0 609192  3927000 
3928500: system.mem_ctrls: Timing Read : 0 584  3928500 
3929000: system.mem_ctrls: Timing Read : 0 592  3929000 
3930000: system.mem_ctrls: Timing Read : 0 520240  3930000 
3931000: system.mem_ctrls: Timing Read : 0 592  3931000 
3932500: system.mem_ctrls: Timing Read : 0 624  3932500 
3933000: system.mem_ctrls: Timing Read : 0 609200  3933000 
3934500: system.mem_ctrls: Timing Read : 0 624  3934500 
3934500: system.mem_ctrls: Timing Read : 0 609208  3934500 
3936000: system.mem_ctrls: Timing Read : 0 384  3936000 
3936500: system.mem_ctrls: Timing Read : 0 392  3936500 
3937500: system.mem_ctrls: Timing Writ : 1 609208  3937500 
3939000: system.mem_ctrls: Timing Read : 0 380048  3939000 
3939000: system.mem_ctrls: Timing Writ : 1 609200  3939000 
3940000: system.mem_ctrls: Timing Read : 0 380048  3940000 
3940500: system.mem_ctrls: Timing Read : 0 380048  3940500 
3940500: system.mem_ctrls: Timing Writ : 1 609192  3940500 
3941500: system.mem_ctrls: Timing Read : 0 380048  3941500 
3942000: system.mem_ctrls: Timing Read : 0 380056  3942000 
3942500: system.mem_ctrls: Timing Read : 0 380056  3942500 
3943500: system.mem_ctrls: Timing Read : 0 380064  3943500 
3944000: system.mem_ctrls: Timing Read : 0 520200  3944000 
3944500: system.mem_ctrls: Timing Read : 0 380064  3944500 
3945000: system.mem_ctrls: Timing Read : 0 380072  3945000 
3946500: system.mem_ctrls: Timing Read : 0 380088  3946500 
3947500: system.mem_ctrls: Timing Read : 0 380088  3947500 
3949000: system.mem_ctrls: Timing Read : 0 380080  3949000 
3950000: system.mem_ctrls: Timing Read : 0 380080  3950000 
3950500: system.mem_ctrls: Timing Writ : 1 609176  3950500 
3952000: system.mem_ctrls: Timing Read : 0 41136  3952000 
3952000: system.mem_ctrls: Timing Writ : 1 609160  3952000 
3952500: system.mem_ctrls: Timing Read : 0 41136  3952500 
3953000: system.mem_ctrls: Timing Read : 0 41144  3953000 
3953000: system.mem_ctrls: Timing Writ : 1 609168  3953000 
3953500: system.mem_ctrls: Timing Read : 0 41144  3953500 
3954500: system.mem_ctrls: Timing Read : 0 41144  3954500 
3955000: system.mem_ctrls: Timing Read : 0 41152  3955000 
3956000: system.mem_ctrls: Timing Read : 0 597992  3956000 
3957000: system.mem_ctrls: Timing Read : 0 41152  3957000 
3958500: system.mem_ctrls: Timing Read : 0 41168  3958500 
3959000: system.mem_ctrls: Timing Read : 0 41176  3959000 
3959500: system.mem_ctrls: Timing Read : 0 41176  3959500 
3960000: system.mem_ctrls: Timing Read : 0 41176  3960000 
3960500: system.mem_ctrls: Timing Read : 0 41184  3960500 
3961000: system.mem_ctrls: Timing Read : 0 41184  3961000 
3961500: system.mem_ctrls: Timing Read : 0 41192  3961500 
3962000: system.mem_ctrls: Timing Writ : 1 597992  3962000 
3962500: system.mem_ctrls: Timing Read : 0 41192  3962500 
3963000: system.mem_ctrls: Timing Read : 0 41192  3963000 
3963500: system.mem_ctrls: Timing Read : 0 41200  3963500 
3964500: system.mem_ctrls: Timing Writ : 1 609128  3964500 
3966000: system.mem_ctrls: Timing Read : 0 78720  3966000 
3967000: system.mem_ctrls: Timing Read : 0 601696  3967000 
3968000: system.mem_ctrls: Timing Read : 0 78720  3968000 
3968500: system.mem_ctrls: Timing Read : 0 78728  3968500 
3970000: system.mem_ctrls: Timing Read : 0 78728  3970000 
3970500: system.mem_ctrls: Timing Read : 0 78736  3970500 
3971000: system.mem_ctrls: Timing Read : 0 78736  3971000 
3972000: system.mem_ctrls: Timing Read : 0 78744  3972000 
3973500: system.mem_ctrls: Timing Read : 0 78744  3973500 
3973500: system.mem_ctrls: Timing Read : 0 609128  3973500 
3975000: system.mem_ctrls: Timing Read : 0 41200  3975000 
3976000: system.mem_ctrls: Timing Read : 0 41200  3976000 
3976500: system.mem_ctrls: Timing Read : 0 41200  3976500 
3978000: system.mem_ctrls: Timing Read : 0 41208  3978000 
3978500: system.mem_ctrls: Timing Read : 0 41208  3978500 
3979000: system.mem_ctrls: Timing Read : 0 41216  3979000 
3979500: system.mem_ctrls: Timing Read : 0 41216  3979500 
3980000: system.mem_ctrls: Timing Read : 0 41216  3980000 
3980500: system.mem_ctrls: Timing Read : 0 41224  3980500 
3981500: system.mem_ctrls: Timing Writ : 1 609128  3981500 
3983000: system.mem_ctrls: Timing Read : 0 78960  3983000 
3984000: system.mem_ctrls: Timing Read : 0 601696  3984000 
3985000: system.mem_ctrls: Timing Read : 0 78960  3985000 
3985500: system.mem_ctrls: Timing Read : 0 78968  3985500 
3987000: system.mem_ctrls: Timing Read : 0 78968  3987000 
3987500: system.mem_ctrls: Timing Read : 0 78976  3987500 
3988000: system.mem_ctrls: Timing Read : 0 78976  3988000 
3989000: system.mem_ctrls: Timing Read : 0 78984  3989000 
3990500: system.mem_ctrls: Timing Read : 0 78984  3990500 
3990500: system.mem_ctrls: Timing Read : 0 609128  3990500 
3992000: system.mem_ctrls: Timing Read : 0 41224  3992000 
3992500: system.mem_ctrls: Timing Read : 0 41224  3992500 
3993000: system.mem_ctrls: Timing Read : 0 41224  3993000 
3993500: system.mem_ctrls: Timing Read : 0 41232  3993500 
3994500: system.mem_ctrls: Timing Writ : 1 609128  3994500 
3996000: system.mem_ctrls: Timing Read : 0 78848  3996000 
3997000: system.mem_ctrls: Timing Read : 0 601696  3997000 
3998000: system.mem_ctrls: Timing Read : 0 78848  3998000 
3998500: system.mem_ctrls: Timing Read : 0 78856  3998500 
4000000: system.mem_ctrls: Timing Read : 0 78856  4000000 
4000500: system.mem_ctrls: Timing Read : 0 78864  4000500 
4001000: system.mem_ctrls: Timing Read : 0 78864  4001000 
4002000: system.mem_ctrls: Timing Read : 0 78872  4002000 
4003500: system.mem_ctrls: Timing Read : 0 78872  4003500 
4003500: system.mem_ctrls: Timing Read : 0 609128  4003500 
4005000: system.mem_ctrls: Timing Read : 0 41232  4005000 
4006000: system.mem_ctrls: Timing Read : 0 41232  4006000 
4006500: system.mem_ctrls: Timing Read : 0 41240  4006500 
4008000: system.mem_ctrls: Timing Read : 0 41160  4008000 
4008000: system.mem_ctrls: Timing Read : 0 609160  4008000 
4008500: system.mem_ctrls: Timing Read : 0 41160  4008500 
4009000: system.mem_ctrls: Timing Read : 0 41168  4009000 
4009000: system.mem_ctrls: Timing Read : 0 609168  4009000 
4009500: system.mem_ctrls: Timing Read : 0 41168  4009500 
4010500: system.mem_ctrls: Timing Read : 0 41168  4010500 
4010500: system.mem_ctrls: Timing Read : 0 609176  4010500 
4012000: system.mem_ctrls: Timing Read : 0 380080  4012000 
4012500: system.mem_ctrls: Timing Read : 0 380088  4012500 
4012500: system.mem_ctrls: Timing Read : 0 520192  4012500 
4013000: system.mem_ctrls: Timing Read : 0 380088  4013000 
4014000: system.mem_ctrls: Timing Read : 0 380088  4014000 
4015500: system.mem_ctrls: Timing Read : 0 380088  4015500 
4016000: system.mem_ctrls: Timing Read : 0 380096  4016000 
4017000: system.mem_ctrls: Timing Read : 0 380096  4017000 
4017000: system.mem_ctrls: Timing Read : 0 609192  4017000 
4018500: system.mem_ctrls: Timing Read : 0 380096  4018500 
4019000: system.mem_ctrls: Timing Read : 0 609200  4019000 
4020500: system.mem_ctrls: Timing Read : 0 380096  4020500 
4020500: system.mem_ctrls: Timing Read : 0 609208  4020500 
4022000: system.mem_ctrls: Timing Read : 0 392  4022000 
4023000: system.mem_ctrls: Timing Read : 0 392  4023000 
4023000: system.mem_ctrls: Timing Read : 0 609224  4023000 
4024500: system.mem_ctrls: Timing Read : 0 40992  4024500 
4025000: system.mem_ctrls: Timing Read : 0 41000  4025000 
4025500: system.mem_ctrls: Timing Read : 0 41000  4025500 
4026000: system.mem_ctrls: Timing Read : 0 41000  4026000 
4026500: system.mem_ctrls: Timing Read : 0 41008  4026500 
4027500: system.mem_ctrls: Timing Read : 0 41008  4027500 
4028000: system.mem_ctrls: Timing Read : 0 41008  4028000 
4028500: system.mem_ctrls: Timing Read : 0 41016  4028500 
4030000: system.mem_ctrls: Timing Read : 0 41032  4030000 
4030500: system.mem_ctrls: Timing Read : 0 41040  4030500 
4031500: system.mem_ctrls: Timing Read : 0 41040  4031500 
4031500: system.mem_ctrls: Timing Read : 0 609240  4031500 
4033000: system.mem_ctrls: Timing Read : 0 41040  4033000 
4033000: system.mem_ctrls: Timing Read : 0 609248  4033000 
4034500: system.mem_ctrls: Timing Read : 0 41040  4034500 
4034500: system.mem_ctrls: Timing Read : 0 609256  4034500 
4036000: system.mem_ctrls: Timing Read : 0 39816  4036000 
4036500: system.mem_ctrls: Timing Read : 0 39816  4036500 
4037000: system.mem_ctrls: Timing Read : 0 39824  4037000 
4038000: system.mem_ctrls: Timing Writ : 1 609256  4038000 
4039500: system.mem_ctrls: Timing Read : 0 41136  4039500 
4039500: system.mem_ctrls: Timing Writ : 1 609240  4039500 
4040000: system.mem_ctrls: Timing Read : 0 41136  4040000 
4040500: system.mem_ctrls: Timing Read : 0 41144  4040500 
4040500: system.mem_ctrls: Timing Writ : 1 609248  4040500 
4041000: system.mem_ctrls: Timing Read : 0 41144  4041000 
4042000: system.mem_ctrls: Timing Read : 0 41144  4042000 
4042500: system.mem_ctrls: Timing Read : 0 41152  4042500 
4043500: system.mem_ctrls: Timing Read : 0 597992  4043500 
4044500: system.mem_ctrls: Timing Read : 0 41152  4044500 
4046000: system.mem_ctrls: Timing Read : 0 41160  4046000 
4046000: system.mem_ctrls: Timing Read : 0 609240  4046000 
4046500: system.mem_ctrls: Timing Read : 0 41160  4046500 
4047000: system.mem_ctrls: Timing Read : 0 41168  4047000 
4047000: system.mem_ctrls: Timing Read : 0 609248  4047000 
4047500: system.mem_ctrls: Timing Read : 0 41168  4047500 
4048500: system.mem_ctrls: Timing Read : 0 41168  4048500 
4048500: system.mem_ctrls: Timing Read : 0 609256  4048500 
4050000: system.mem_ctrls: Timing Read : 0 39824  4050000 
4050500: system.mem_ctrls: Timing Read : 0 39832  4050500 
4051000: system.mem_ctrls: Timing Read : 0 601592  4051000 
4051500: system.mem_ctrls: Timing Read : 0 39832  4051500 
4052000: system.mem_ctrls: Timing Read : 0 39840  4052000 
4052500: system.mem_ctrls: Timing Read : 0 39840  4052500 
4053000: system.mem_ctrls: Timing Read : 0 609288  4053000 
4053500: system.mem_ctrls: Timing Writ : 1 609256  4053500 
4055000: system.mem_ctrls: Timing Read : 0 624  4055000 
4055000: system.mem_ctrls: Timing Writ : 1 609248  4055000 
4056000: system.mem_ctrls: Timing Read : 0 624  4056000 
4056500: system.mem_ctrls: Timing Read : 0 632  4056500 
4057000: system.mem_ctrls: Timing Read : 0 632  4057000 
4057500: system.mem_ctrls: Timing Read : 0 640  4057500 
4058000: system.mem_ctrls: Timing Read : 0 640  4058000 
4059000: system.mem_ctrls: Timing Writ : 1 609240  4059000 
4060500: system.mem_ctrls: Timing Read : 0 43744  4060500 
4061500: system.mem_ctrls: Timing Read : 0 43744  4061500 
4062000: system.mem_ctrls: Timing Read : 0 43752  4062000 
4062000: system.mem_ctrls: Timing Writ : 1 609072  4062000 
4062500: system.mem_ctrls: Timing Read : 0 43752  4062500 
4063500: system.mem_ctrls: Timing Read : 0 43752  4063500 
4064000: system.mem_ctrls: Timing Read : 0 43760  4064000 
4064000: system.mem_ctrls: Timing Writ : 1 609064  4064000 
4064500: system.mem_ctrls: Timing Read : 0 43760  4064500 
4065000: system.mem_ctrls: Timing Read : 0 43768  4065000 
4065500: system.mem_ctrls: Timing Read : 0 43768  4065500 
4066000: system.mem_ctrls: Timing Read : 0 43776  4066000 
4066500: system.mem_ctrls: Timing Read : 0 43776  4066500 
4066500: system.mem_ctrls: Timing Writ : 1 609080  4066500 
4067000: system.mem_ctrls: Timing Read : 0 43776  4067000 
4067500: system.mem_ctrls: Timing Read : 0 43784  4067500 
4067500: system.mem_ctrls: Timing Writ : 1 609088  4067500 
4068000: system.mem_ctrls: Timing Read : 0 43784  4068000 
4068000: system.mem_ctrls: Timing Writ : 1 609096  4068000 
4068500: system.mem_ctrls: Timing Read : 0 43792  4068500 
4069000: system.mem_ctrls: Timing Read : 0 43792  4069000 
4069500: system.mem_ctrls: Timing Read : 0 43792  4069500 
4070000: system.mem_ctrls: Timing Read : 0 43800  4070000 
4070500: system.mem_ctrls: Timing Read : 0 43800  4070500 
4071000: system.mem_ctrls: Timing Read : 0 43808  4071000 
4071500: system.mem_ctrls: Timing Read : 0 526032  4071500 
4072000: system.mem_ctrls: Timing Read : 0 43808  4072000 
4072500: system.mem_ctrls: Timing Read : 0 43816  4072500 
4073000: system.mem_ctrls: Timing Writ : 1 609024  4073000 
4073500: system.mem_ctrls: Timing Read : 0 43816  4073500 
4074000: system.mem_ctrls: Timing Read : 0 43824  4074000 
4074500: system.mem_ctrls: Timing Writ : 1 609028  4074500 
4075000: system.mem_ctrls: Timing Read : 0 43824  4075000 
4075500: system.mem_ctrls: Timing Read : 0 43856  4075500 
4076000: system.mem_ctrls: Timing Read : 0 43864  4076000 
4076500: system.mem_ctrls: Timing Read : 0 43864  4076500 
4077000: system.mem_ctrls: Timing Read : 0 43872  4077000 
4077500: system.mem_ctrls: Timing Read : 0 43872  4077500 
4077500: system.mem_ctrls: Timing Writ : 1 609032  4077500 
4078000: system.mem_ctrls: Timing Read : 0 43872  4078000 
4078500: system.mem_ctrls: Timing Read : 0 43880  4078500 
4079000: system.mem_ctrls: Timing Read : 0 43880  4079000 
4079000: system.mem_ctrls: Timing Writ : 1 609040  4079000 
4079500: system.mem_ctrls: Timing Read : 0 43888  4079500 
4080500: system.mem_ctrls: Timing Writ : 1 609016  4080500 
4082000: system.mem_ctrls: Timing Read : 0 113568  4082000 
4082000: system.mem_ctrls: Timing Writ : 1 609008  4082000 
4083000: system.mem_ctrls: Timing Read : 0 113568  4083000 
4083500: system.mem_ctrls: Timing Read : 0 113568  4083500 
4083500: system.mem_ctrls: Timing Writ : 1 609000  4083500 
4084500: system.mem_ctrls: Timing Read : 0 113568  4084500 
4084500: system.mem_ctrls: Timing Writ : 1 608992  4084500 
4085500: system.mem_ctrls: Timing Read : 0 113576  4085500 
4085500: system.mem_ctrls: Timing Writ : 1 608984  4085500 
4086500: system.mem_ctrls: Timing Read : 0 113576  4086500 
4086500: system.mem_ctrls: Timing Writ : 1 608976  4086500 
4087500: system.mem_ctrls: Timing Read : 0 113576  4087500 
4087500: system.mem_ctrls: Timing Writ : 1 608968  4087500 
4088500: system.mem_ctrls: Timing Read : 0 113576  4088500 
4089000: system.mem_ctrls: Timing Read : 0 113584  4089000 
4090000: system.mem_ctrls: Timing Read : 0 113584  4090000 
4090500: system.mem_ctrls: Timing Read : 0 113592  4090500 
4090500: system.mem_ctrls: Timing Writ : 1 607664  4090500 
4091000: system.mem_ctrls: Timing Read : 0 113592  4091000 
4091500: system.mem_ctrls: Timing Read : 0 113600  4091500 
4091500: system.mem_ctrls: Timing Writ : 1 607680  4091500 
4092000: system.mem_ctrls: Timing Read : 0 113600  4092000 
4092500: system.mem_ctrls: Timing Read : 0 113608  4092500 
4092500: system.mem_ctrls: Timing Writ : 1 607672  4092500 
4093000: system.mem_ctrls: Timing Read : 0 113608  4093000 
4093500: system.mem_ctrls: Timing Read : 0 113616  4093500 
4094000: system.mem_ctrls: Timing Writ : 1 607656  4094000 
4094500: system.mem_ctrls: Timing Read : 0 113616  4094500 
4095000: system.mem_ctrls: Timing Read : 0 113624  4095000 
4096000: system.mem_ctrls: Timing Writ : 1 607336  4096000 
4097500: system.mem_ctrls: Timing Read : 0 41104  4097500 
4098000: system.mem_ctrls: Timing Read : 0 601696  4098000 
4098500: system.mem_ctrls: Timing Read : 0 41104  4098500 
4099000: system.mem_ctrls: Timing Read : 0 41112  4099000 
4099500: system.mem_ctrls: Timing Read : 0 41112  4099500 
4100000: system.mem_ctrls: Timing Read : 0 41112  4100000 
4101500: system.mem_ctrls: Timing Read : 0 41112  4101500 
4102000: system.mem_ctrls: Timing Read : 0 41120  4102000 
4102000: system.mem_ctrls: Timing Read : 0 607336  4102000 
4103500: system.mem_ctrls: Timing Read : 0 113624  4103500 
4103500: system.mem_ctrls: Timing Read : 0 607680  4103500 
4104000: system.mem_ctrls: Timing Read : 0 113632  4104000 
4104500: system.mem_ctrls: Timing Read : 0 113632  4104500 
4104500: system.mem_ctrls: Timing Read : 0 601748  4104500 
4105000: system.mem_ctrls: Timing Read : 0 113632  4105000 
4105500: system.mem_ctrls: Timing Read : 0 113640  4105500 
4106000: system.mem_ctrls: Timing Writ : 1 607604  4106000 
4106500: system.mem_ctrls: Timing Read : 0 113640  4106500 
4107000: system.mem_ctrls: Timing Read : 0 113648  4107000 
4107500: system.mem_ctrls: Timing Read : 0 113648  4107500 
4108000: system.mem_ctrls: Timing Read : 0 113656  4108000 
4108000: system.mem_ctrls: Timing Writ : 1 607608  4108000 
4108500: system.mem_ctrls: Timing Read : 0 113656  4108500 
4108500: system.mem_ctrls: Timing Read : 0 524936  4108500 
4109000: system.mem_ctrls: Timing Read : 0 113664  4109000 
4109500: system.mem_ctrls: Timing Read : 0 113664  4109500 
4111000: system.mem_ctrls: Timing Read : 0 113664  4111000 
4111500: system.mem_ctrls: Timing Read : 0 113672  4111500 
4111500: system.mem_ctrls: Timing Writ : 1 524936  4111500 
4112000: system.mem_ctrls: Timing Read : 0 113672  4112000 
4112500: system.mem_ctrls: Timing Read : 0 113672  4112500 
4113000: system.mem_ctrls: Timing Read : 0 113680  4113000 
4113500: system.mem_ctrls: Timing Read : 0 113680  4113500 
4114000: system.mem_ctrls: Timing Read : 0 113680  4114000 
4114500: system.mem_ctrls: Timing Read : 0 113688  4114500 
4116000: system.mem_ctrls: Timing Read : 0 113688  4116000 
4116000: system.mem_ctrls: Timing Read : 0 607680  4116000 
4116500: system.mem_ctrls: Timing Read : 0 113696  4116500 
4116500: system.mem_ctrls: Timing Read : 0 524768  4116500 
4117000: system.mem_ctrls: Timing Read : 0 113696  4117000 
4118000: system.mem_ctrls: Timing Read : 0 113696  4118000 
4118500: system.mem_ctrls: Timing Read : 0 113704  4118500 
4120000: system.mem_ctrls: Timing Read : 0 113704  4120000 
4120500: system.mem_ctrls: Timing Read : 0 113712  4120500 
4121000: system.mem_ctrls: Timing Read : 0 607672  4121000 
4122000: system.mem_ctrls: Timing Read : 0 113712  4122000 
4122500: system.mem_ctrls: Timing Read : 0 113720  4122500 
4124000: system.mem_ctrls: Timing Read : 0 113720  4124000 
4125000: system.mem_ctrls: Timing Read : 0 113720  4125000 
4125500: system.mem_ctrls: Timing Read : 0 113728  4125500 
4127000: system.mem_ctrls: Timing Read : 0 113728  4127000 
4127500: system.mem_ctrls: Timing Read : 0 113736  4127500 
4127500: system.mem_ctrls: Timing Read : 0 607664  4127500 
4128000: system.mem_ctrls: Timing Read : 0 113736  4128000 
4128000: system.mem_ctrls: Timing Read : 0 607672  4128000 
4128500: system.mem_ctrls: Timing Read : 0 113744  4128500 
4129000: system.mem_ctrls: Timing Read : 0 113744  4129000 
4129500: system.mem_ctrls: Timing Read : 0 113752  4129500 
4130000: system.mem_ctrls: Timing Read : 0 113760  4130000 
4130500: system.mem_ctrls: Timing Writ : 1 607648  4130500 
4131000: system.mem_ctrls: Timing Read : 0 113760  4131000 
4131500: system.mem_ctrls: Timing Read : 0 113768  4131500 
4132000: system.mem_ctrls: Timing Writ : 1 607612  4132000 
4132500: system.mem_ctrls: Timing Read : 0 113768  4132500 
4132500: system.mem_ctrls: Timing Read : 0 609024  4132500 
4133000: system.mem_ctrls: Timing Read : 0 113768  4133000 
4133500: system.mem_ctrls: Timing Read : 0 113776  4133500 
4133500: system.mem_ctrls: Timing Writ : 1 607920  4133500 
4134000: system.mem_ctrls: Timing Read : 0 113776  4134000 
4134500: system.mem_ctrls: Timing Read : 0 113784  4134500 
4134500: system.mem_ctrls: Timing Read : 0 609032  4134500 
4135000: system.mem_ctrls: Timing Read : 0 113784  4135000 
4135500: system.mem_ctrls: Timing Read : 0 113792  4135500 
4135500: system.mem_ctrls: Timing Writ : 1 607928  4135500 
4136000: system.mem_ctrls: Timing Read : 0 113792  4136000 
4136000: system.mem_ctrls: Timing Read : 0 609040  4136000 
4136500: system.mem_ctrls: Timing Read : 0 113792  4136500 
4137000: system.mem_ctrls: Timing Read : 0 113800  4137000 
4137500: system.mem_ctrls: Timing Writ : 1 607832  4137500 
4138000: system.mem_ctrls: Timing Read : 0 113808  4138000 
4138000: system.mem_ctrls: Timing Writ : 1 607936  4138000 
4138500: system.mem_ctrls: Timing Read : 0 113808  4138500 
4139000: system.mem_ctrls: Timing Read : 0 113816  4139000 
4140000: system.mem_ctrls: Timing Writ : 1 607336  4140000 
4141500: system.mem_ctrls: Timing Read : 0 148160  4141500 
4141500: system.mem_ctrls: Timing Writ : 1 607328  4141500 
4142500: system.mem_ctrls: Timing Read : 0 148160  4142500 
4142500: system.mem_ctrls: Timing Writ : 1 607320  4142500 
4143500: system.mem_ctrls: Timing Read : 0 148160  4143500 
4144000: system.mem_ctrls: Timing Read : 0 148160  4144000 
4144000: system.mem_ctrls: Timing Writ : 1 607312  4144000 
4145000: system.mem_ctrls: Timing Read : 0 148160  4145000 
4145500: system.mem_ctrls: Timing Read : 0 148168  4145500 
4145500: system.mem_ctrls: Timing Read : 0 382052  4145500 
4146500: system.mem_ctrls: Timing Read : 0 148168  4146500 
4147000: system.mem_ctrls: Timing Read : 0 148168  4147000 
4147500: system.mem_ctrls: Timing Read : 0 148168  4147500 
4148000: system.mem_ctrls: Timing Read : 0 148176  4148000 
4149000: system.mem_ctrls: Timing Read : 0 148176  4149000 
4150000: system.mem_ctrls: Timing Read : 0 148176  4150000 
4151000: system.mem_ctrls: Timing Read : 0 148176  4151000 
4151500: system.mem_ctrls: Timing Read : 0 148184  4151500 
4152500: system.mem_ctrls: Timing Read : 0 148184  4152500 
4153000: system.mem_ctrls: Timing Read : 0 148184  4153000 
4154500: system.mem_ctrls: Timing Read : 0 148184  4154500 
4155000: system.mem_ctrls: Timing Read : 0 148192  4155000 
4155500: system.mem_ctrls: Timing Read : 0 148192  4155500 
4157000: system.mem_ctrls: Timing Read : 0 148256  4157000 
4157500: system.mem_ctrls: Timing Read : 0 148264  4157500 
4158000: system.mem_ctrls: Timing Writ : 1 607832  4158000 
4158500: system.mem_ctrls: Timing Read : 0 148264  4158500 
4158500: system.mem_ctrls: Timing Read : 0 382052  4158500 
4160000: system.mem_ctrls: Timing Read : 0 148272  4160000 
4161500: system.mem_ctrls: Timing Read : 0 148272  4161500 
4162000: system.mem_ctrls: Timing Read : 0 148272  4162000 
4162000: system.mem_ctrls: Timing Read : 0 382053  4162000 
4163000: system.mem_ctrls: Timing Read : 0 148280  4163000 
4163500: system.mem_ctrls: Timing Read : 0 148280  4163500 
4164500: system.mem_ctrls: Timing Read : 0 148280  4164500 
4165500: system.mem_ctrls: Timing Read : 0 148280  4165500 
4166000: system.mem_ctrls: Timing Read : 0 148288  4166000 
4167000: system.mem_ctrls: Timing Read : 0 148288  4167000 
4168000: system.mem_ctrls: Timing Read : 0 148288  4168000 
4168500: system.mem_ctrls: Timing Read : 0 148288  4168500 
4169000: system.mem_ctrls: Timing Read : 0 148296  4169000 
4170500: system.mem_ctrls: Timing Read : 0 148256  4170500 
4171000: system.mem_ctrls: Timing Read : 0 148264  4171000 
4171500: system.mem_ctrls: Timing Writ : 1 607832  4171500 
4172000: system.mem_ctrls: Timing Read : 0 148264  4172000 
4172000: system.mem_ctrls: Timing Read : 0 382053  4172000 
4173500: system.mem_ctrls: Timing Read : 0 148272  4173500 
4175000: system.mem_ctrls: Timing Read : 0 148272  4175000 
4175500: system.mem_ctrls: Timing Read : 0 148272  4175500 
4175500: system.mem_ctrls: Timing Read : 0 382054  4175500 
4176500: system.mem_ctrls: Timing Read : 0 148280  4176500 
4177000: system.mem_ctrls: Timing Read : 0 148280  4177000 
4178000: system.mem_ctrls: Timing Read : 0 148280  4178000 
4179000: system.mem_ctrls: Timing Read : 0 148280  4179000 
4179500: system.mem_ctrls: Timing Read : 0 148288  4179500 
4180500: system.mem_ctrls: Timing Read : 0 148288  4180500 
4181500: system.mem_ctrls: Timing Read : 0 148288  4181500 
4182000: system.mem_ctrls: Timing Read : 0 148288  4182000 
4182500: system.mem_ctrls: Timing Read : 0 148296  4182500 
4184000: system.mem_ctrls: Timing Read : 0 148256  4184000 
4184500: system.mem_ctrls: Timing Read : 0 148264  4184500 
4185000: system.mem_ctrls: Timing Writ : 1 607832  4185000 
4185500: system.mem_ctrls: Timing Read : 0 148264  4185500 
4185500: system.mem_ctrls: Timing Read : 0 382054  4185500 
4187000: system.mem_ctrls: Timing Read : 0 148272  4187000 
4188500: system.mem_ctrls: Timing Read : 0 148272  4188500 
4189000: system.mem_ctrls: Timing Read : 0 148272  4189000 
4189000: system.mem_ctrls: Timing Read : 0 382055  4189000 
4190000: system.mem_ctrls: Timing Read : 0 148280  4190000 
4190500: system.mem_ctrls: Timing Read : 0 148280  4190500 
4191500: system.mem_ctrls: Timing Read : 0 148280  4191500 
4192500: system.mem_ctrls: Timing Read : 0 148280  4192500 
4193000: system.mem_ctrls: Timing Read : 0 148288  4193000 
4194000: system.mem_ctrls: Timing Read : 0 148288  4194000 
4195000: system.mem_ctrls: Timing Read : 0 148288  4195000 
4195500: system.mem_ctrls: Timing Read : 0 148288  4195500 
4196000: system.mem_ctrls: Timing Read : 0 148296  4196000 
4197500: system.mem_ctrls: Timing Read : 0 148256  4197500 
4198000: system.mem_ctrls: Timing Read : 0 148264  4198000 
4198500: system.mem_ctrls: Timing Writ : 1 607832  4198500 
4199000: system.mem_ctrls: Timing Read : 0 148264  4199000 
4199000: system.mem_ctrls: Timing Read : 0 382055  4199000 
4200500: system.mem_ctrls: Timing Read : 0 148272  4200500 
4202000: system.mem_ctrls: Timing Read : 0 148272  4202000 
4202500: system.mem_ctrls: Timing Read : 0 148272  4202500 
4202500: system.mem_ctrls: Timing Read : 0 382056  4202500 
4203500: system.mem_ctrls: Timing Read : 0 148280  4203500 
4204000: system.mem_ctrls: Timing Read : 0 148280  4204000 
4205000: system.mem_ctrls: Timing Read : 0 148280  4205000 
4206000: system.mem_ctrls: Timing Read : 0 148280  4206000 
4206500: system.mem_ctrls: Timing Read : 0 148288  4206500 
4207500: system.mem_ctrls: Timing Read : 0 148288  4207500 
4208500: system.mem_ctrls: Timing Read : 0 148288  4208500 
4209000: system.mem_ctrls: Timing Read : 0 148288  4209000 
4209500: system.mem_ctrls: Timing Read : 0 148296  4209500 
4211000: system.mem_ctrls: Timing Read : 0 148256  4211000 
4211500: system.mem_ctrls: Timing Read : 0 148264  4211500 
4212000: system.mem_ctrls: Timing Writ : 1 607832  4212000 
4212500: system.mem_ctrls: Timing Read : 0 148264  4212500 
4212500: system.mem_ctrls: Timing Read : 0 382056  4212500 
4214000: system.mem_ctrls: Timing Read : 0 148272  4214000 
4215500: system.mem_ctrls: Timing Read : 0 148272  4215500 
4216000: system.mem_ctrls: Timing Read : 0 148272  4216000 
4216000: system.mem_ctrls: Timing Read : 0 382057  4216000 
4217000: system.mem_ctrls: Timing Read : 0 148280  4217000 
4217500: system.mem_ctrls: Timing Read : 0 148280  4217500 
4218500: system.mem_ctrls: Timing Read : 0 148280  4218500 
4219500: system.mem_ctrls: Timing Read : 0 148280  4219500 
4220000: system.mem_ctrls: Timing Read : 0 148288  4220000 
4221000: system.mem_ctrls: Timing Read : 0 148288  4221000 
4222000: system.mem_ctrls: Timing Read : 0 148288  4222000 
4222500: system.mem_ctrls: Timing Read : 0 148288  4222500 
4223000: system.mem_ctrls: Timing Read : 0 148296  4223000 
4224500: system.mem_ctrls: Timing Read : 0 148256  4224500 
4225000: system.mem_ctrls: Timing Read : 0 148264  4225000 
4225500: system.mem_ctrls: Timing Writ : 1 607832  4225500 
4226000: system.mem_ctrls: Timing Read : 0 148264  4226000 
4226000: system.mem_ctrls: Timing Read : 0 382057  4226000 
4227500: system.mem_ctrls: Timing Read : 0 148272  4227500 
4229000: system.mem_ctrls: Timing Read : 0 148272  4229000 
4229500: system.mem_ctrls: Timing Read : 0 148272  4229500 
4229500: system.mem_ctrls: Timing Read : 0 382058  4229500 
4230500: system.mem_ctrls: Timing Read : 0 148280  4230500 
4231000: system.mem_ctrls: Timing Read : 0 148280  4231000 
4232000: system.mem_ctrls: Timing Read : 0 148280  4232000 
4233000: system.mem_ctrls: Timing Read : 0 148280  4233000 
4233500: system.mem_ctrls: Timing Read : 0 148288  4233500 
4234500: system.mem_ctrls: Timing Read : 0 148288  4234500 
4235500: system.mem_ctrls: Timing Read : 0 148288  4235500 
4236000: system.mem_ctrls: Timing Read : 0 148288  4236000 
4236500: system.mem_ctrls: Timing Read : 0 148296  4236500 
4238000: system.mem_ctrls: Timing Read : 0 148256  4238000 
4238500: system.mem_ctrls: Timing Read : 0 148264  4238500 
4239000: system.mem_ctrls: Timing Writ : 1 607832  4239000 
4239500: system.mem_ctrls: Timing Read : 0 148264  4239500 
4239500: system.mem_ctrls: Timing Read : 0 382058  4239500 
4241000: system.mem_ctrls: Timing Read : 0 148272  4241000 
4242500: system.mem_ctrls: Timing Read : 0 148272  4242500 
4243000: system.mem_ctrls: Timing Read : 0 148272  4243000 
4243000: system.mem_ctrls: Timing Read : 0 382059  4243000 
4244000: system.mem_ctrls: Timing Read : 0 148280  4244000 
4244500: system.mem_ctrls: Timing Read : 0 148280  4244500 
4245500: system.mem_ctrls: Timing Read : 0 148280  4245500 
4246500: system.mem_ctrls: Timing Read : 0 148280  4246500 
4247000: system.mem_ctrls: Timing Read : 0 148288  4247000 
4248000: system.mem_ctrls: Timing Read : 0 148288  4248000 
4249000: system.mem_ctrls: Timing Read : 0 148288  4249000 
4249500: system.mem_ctrls: Timing Read : 0 148288  4249500 
4250000: system.mem_ctrls: Timing Read : 0 148296  4250000 
4251500: system.mem_ctrls: Timing Read : 0 148256  4251500 
4252000: system.mem_ctrls: Timing Read : 0 148264  4252000 
4252500: system.mem_ctrls: Timing Writ : 1 607832  4252500 
4253000: system.mem_ctrls: Timing Read : 0 148264  4253000 
4253000: system.mem_ctrls: Timing Read : 0 382059  4253000 
4254500: system.mem_ctrls: Timing Read : 0 148272  4254500 
4256000: system.mem_ctrls: Timing Read : 0 148272  4256000 
4256500: system.mem_ctrls: Timing Read : 0 148272  4256500 
4256500: system.mem_ctrls: Timing Read : 0 382060  4256500 
4257500: system.mem_ctrls: Timing Read : 0 148280  4257500 
4258000: system.mem_ctrls: Timing Read : 0 148280  4258000 
4259000: system.mem_ctrls: Timing Read : 0 148280  4259000 
4260000: system.mem_ctrls: Timing Read : 0 148280  4260000 
4260500: system.mem_ctrls: Timing Read : 0 148288  4260500 
4261500: system.mem_ctrls: Timing Read : 0 148288  4261500 
4262500: system.mem_ctrls: Timing Read : 0 148288  4262500 
4263000: system.mem_ctrls: Timing Read : 0 148288  4263000 
4263500: system.mem_ctrls: Timing Read : 0 148296  4263500 
4265000: system.mem_ctrls: Timing Read : 0 148256  4265000 
4265500: system.mem_ctrls: Timing Read : 0 148264  4265500 
4266000: system.mem_ctrls: Timing Writ : 1 607832  4266000 
4266500: system.mem_ctrls: Timing Read : 0 148264  4266500 
4266500: system.mem_ctrls: Timing Read : 0 382060  4266500 
4268000: system.mem_ctrls: Timing Read : 0 148272  4268000 
4269500: system.mem_ctrls: Timing Read : 0 148272  4269500 
4270000: system.mem_ctrls: Timing Read : 0 148272  4270000 
4270000: system.mem_ctrls: Timing Read : 0 382061  4270000 
4271000: system.mem_ctrls: Timing Read : 0 148280  4271000 
4271500: system.mem_ctrls: Timing Read : 0 148280  4271500 
4272500: system.mem_ctrls: Timing Read : 0 148280  4272500 
4273500: system.mem_ctrls: Timing Read : 0 148280  4273500 
4274000: system.mem_ctrls: Timing Read : 0 148288  4274000 
4275000: system.mem_ctrls: Timing Read : 0 148288  4275000 
4276000: system.mem_ctrls: Timing Read : 0 148288  4276000 
4276500: system.mem_ctrls: Timing Read : 0 148288  4276500 
4277000: system.mem_ctrls: Timing Read : 0 148296  4277000 
4278500: system.mem_ctrls: Timing Read : 0 148256  4278500 
4279000: system.mem_ctrls: Timing Read : 0 148264  4279000 
4279500: system.mem_ctrls: Timing Writ : 1 607832  4279500 
4280000: system.mem_ctrls: Timing Read : 0 148264  4280000 
4280000: system.mem_ctrls: Timing Read : 0 382061  4280000 
4281500: system.mem_ctrls: Timing Read : 0 148272  4281500 
4283000: system.mem_ctrls: Timing Read : 0 148272  4283000 
4283500: system.mem_ctrls: Timing Read : 0 148272  4283500 
4283500: system.mem_ctrls: Timing Read : 0 382062  4283500 
4284500: system.mem_ctrls: Timing Read : 0 148280  4284500 
4285000: system.mem_ctrls: Timing Read : 0 148280  4285000 
4286000: system.mem_ctrls: Timing Read : 0 148280  4286000 
4287000: system.mem_ctrls: Timing Read : 0 148280  4287000 
4287500: system.mem_ctrls: Timing Read : 0 148288  4287500 
4288500: system.mem_ctrls: Timing Read : 0 148288  4288500 
4289500: system.mem_ctrls: Timing Read : 0 148288  4289500 
4290000: system.mem_ctrls: Timing Read : 0 148288  4290000 
4290500: system.mem_ctrls: Timing Read : 0 148296  4290500 
4292000: system.mem_ctrls: Timing Read : 0 148256  4292000 
4292500: system.mem_ctrls: Timing Read : 0 148264  4292500 
4293000: system.mem_ctrls: Timing Writ : 1 607832  4293000 
4293500: system.mem_ctrls: Timing Read : 0 148264  4293500 
4293500: system.mem_ctrls: Timing Read : 0 382062  4293500 
4295000: system.mem_ctrls: Timing Read : 0 148272  4295000 
4296500: system.mem_ctrls: Timing Read : 0 148272  4296500 
4297000: system.mem_ctrls: Timing Read : 0 148272  4297000 
4297000: system.mem_ctrls: Timing Read : 0 382063  4297000 
4298000: system.mem_ctrls: Timing Read : 0 148280  4298000 
4298500: system.mem_ctrls: Timing Read : 0 148280  4298500 
4299500: system.mem_ctrls: Timing Read : 0 148280  4299500 
4300500: system.mem_ctrls: Timing Read : 0 148280  4300500 
4301000: system.mem_ctrls: Timing Read : 0 148288  4301000 
4302000: system.mem_ctrls: Timing Read : 0 148288  4302000 
4303000: system.mem_ctrls: Timing Read : 0 148288  4303000 
4303500: system.mem_ctrls: Timing Read : 0 148288  4303500 
4304000: system.mem_ctrls: Timing Read : 0 148296  4304000 
4305500: system.mem_ctrls: Timing Read : 0 148256  4305500 
4306000: system.mem_ctrls: Timing Read : 0 148264  4306000 
4306500: system.mem_ctrls: Timing Writ : 1 607832  4306500 
4307000: system.mem_ctrls: Timing Read : 0 148264  4307000 
4307000: system.mem_ctrls: Timing Read : 0 382063  4307000 
4308500: system.mem_ctrls: Timing Read : 0 148272  4308500 
4310000: system.mem_ctrls: Timing Read : 0 148272  4310000 
4310500: system.mem_ctrls: Timing Read : 0 148272  4310500 
4310500: system.mem_ctrls: Timing Read : 0 382064  4310500 
4311500: system.mem_ctrls: Timing Read : 0 148280  4311500 
4312000: system.mem_ctrls: Timing Read : 0 148280  4312000 
4313000: system.mem_ctrls: Timing Read : 0 148280  4313000 
4314000: system.mem_ctrls: Timing Read : 0 148280  4314000 
4314500: system.mem_ctrls: Timing Read : 0 148288  4314500 
4315500: system.mem_ctrls: Timing Read : 0 148288  4315500 
4316500: system.mem_ctrls: Timing Read : 0 148288  4316500 
4317000: system.mem_ctrls: Timing Read : 0 148288  4317000 
4317500: system.mem_ctrls: Timing Read : 0 148296  4317500 
4319000: system.mem_ctrls: Timing Read : 0 148256  4319000 
4319500: system.mem_ctrls: Timing Read : 0 148264  4319500 
4320000: system.mem_ctrls: Timing Writ : 1 607832  4320000 
4320500: system.mem_ctrls: Timing Read : 0 148264  4320500 
4320500: system.mem_ctrls: Timing Read : 0 382064  4320500 
4322000: system.mem_ctrls: Timing Read : 0 148272  4322000 
4323500: system.mem_ctrls: Timing Read : 0 148272  4323500 
4324000: system.mem_ctrls: Timing Read : 0 148272  4324000 
4324000: system.mem_ctrls: Timing Read : 0 382065  4324000 
4325000: system.mem_ctrls: Timing Read : 0 148280  4325000 
4325500: system.mem_ctrls: Timing Read : 0 148280  4325500 
4326500: system.mem_ctrls: Timing Read : 0 148280  4326500 
4327500: system.mem_ctrls: Timing Read : 0 148280  4327500 
4328000: system.mem_ctrls: Timing Read : 0 148288  4328000 
4329000: system.mem_ctrls: Timing Read : 0 148288  4329000 
4330000: system.mem_ctrls: Timing Read : 0 148288  4330000 
4330500: system.mem_ctrls: Timing Read : 0 148288  4330500 
4331000: system.mem_ctrls: Timing Read : 0 148296  4331000 
4332500: system.mem_ctrls: Timing Read : 0 148296  4332500 
4333000: system.mem_ctrls: Timing Read : 0 148296  4333000 
4333000: system.mem_ctrls: Timing Read : 0 607312  4333000 
4334500: system.mem_ctrls: Timing Read : 0 148296  4334500 
4334500: system.mem_ctrls: Timing Read : 0 607320  4334500 
4336000: system.mem_ctrls: Timing Read : 0 148296  4336000 
4336000: system.mem_ctrls: Timing Read : 0 607328  4336000 
4337500: system.mem_ctrls: Timing Read : 0 148304  4337500 
4337500: system.mem_ctrls: Timing Read : 0 607336  4337500 
4339000: system.mem_ctrls: Timing Read : 0 113816  4339000 
4339500: system.mem_ctrls: Timing Read : 0 113824  4339500 
4339500: system.mem_ctrls: Timing Read : 0 607680  4339500 
4340000: system.mem_ctrls: Timing Read : 0 113824  4340000 
4340500: system.mem_ctrls: Timing Read : 0 113824  4340500 
4341000: system.mem_ctrls: Timing Read : 0 113832  4341000 
4341000: system.mem_ctrls: Timing Writ : 1 607632  4341000 
4341500: system.mem_ctrls: Timing Read : 0 113832  4341500 
4342000: system.mem_ctrls: Timing Read : 0 113840  4342000 
4342000: system.mem_ctrls: Timing Writ : 1 607816  4342000 
4342500: system.mem_ctrls: Timing Read : 0 113840  4342500 
4343000: system.mem_ctrls: Timing Read : 0 113848  4343000 
4343500: system.mem_ctrls: Timing Writ : 1 607600  4343500 
4344000: system.mem_ctrls: Timing Read : 0 113848  4344000 
4344000: system.mem_ctrls: Timing Read : 0 524768  4344000 
4344500: system.mem_ctrls: Timing Read : 0 113856  4344500 
4345000: system.mem_ctrls: Timing Read : 0 113856  4345000 
4346500: system.mem_ctrls: Timing Read : 0 113856  4346500 
4347000: system.mem_ctrls: Timing Read : 0 113864  4347000 
4347500: system.mem_ctrls: Timing Read : 0 113864  4347500 
4348000: system.mem_ctrls: Timing Read : 0 113864  4348000 
4349500: system.mem_ctrls: Timing Read : 0 113904  4349500 
4350000: system.mem_ctrls: Timing Read : 0 113912  4350000 
4350500: system.mem_ctrls: Timing Read : 0 113912  4350500 
4352000: system.mem_ctrls: Timing Read : 0 122056  4352000 
4352500: system.mem_ctrls: Timing Read : 0 122064  4352500 
4352500: system.mem_ctrls: Timing Read : 0 607680  4352500 
4353000: system.mem_ctrls: Timing Read : 0 122064  4353000 
4354000: system.mem_ctrls: Timing Writ : 1 607336  4354000 
4355500: system.mem_ctrls: Timing Read : 0 148016  4355500 
4356000: system.mem_ctrls: Timing Read : 0 148016  4356000 
4356500: system.mem_ctrls: Timing Read : 0 148024  4356500 
4358000: system.mem_ctrls: Timing Read : 0 148032  4358000 
4358000: system.mem_ctrls: Timing Read : 0 607336  4358000 
4359500: system.mem_ctrls: Timing Read : 0 122064  4359500 
4360000: system.mem_ctrls: Timing Read : 0 122072  4360000 
4361500: system.mem_ctrls: Timing Read : 0 113912  4361500 
4362000: system.mem_ctrls: Timing Read : 0 113920  4362000 
4362000: system.mem_ctrls: Timing Read : 0 607680  4362000 
4362500: system.mem_ctrls: Timing Read : 0 113920  4362500 
4363000: system.mem_ctrls: Timing Read : 0 113928  4363000 
4363500: system.mem_ctrls: Timing Read : 0 113928  4363500 
4363500: system.mem_ctrls: Timing Read : 0 607672  4363500 
4364500: system.mem_ctrls: Timing Read : 0 113936  4364500 
4364500: system.mem_ctrls: Timing Read : 0 607672  4364500 
4365000: system.mem_ctrls: Timing Read : 0 113936  4365000 
4365500: system.mem_ctrls: Timing Read : 0 113944  4365500 
4365500: system.mem_ctrls: Timing Read : 0 607680  4365500 
4366000: system.mem_ctrls: Timing Read : 0 113944  4366000 
4366500: system.mem_ctrls: Timing Read : 0 113952  4366500 
4366500: system.mem_ctrls: Timing Read : 0 524984  4366500 
4367000: system.mem_ctrls: Timing Read : 0 113952  4367000 
4367500: system.mem_ctrls: Timing Read : 0 113960  4367500 
4368000: system.mem_ctrls: Timing Read : 0 397432  4368000 
4368500: system.mem_ctrls: Timing Writ : 1 607336  4368500 
4370000: system.mem_ctrls: Timing Read : 0 169056  4370000 
4370000: system.mem_ctrls: Timing Writ : 1 607296  4370000 
4370500: system.mem_ctrls: Timing Read : 0 169056  4370500 
4371000: system.mem_ctrls: Timing Read : 0 169064  4371000 
4371000: system.mem_ctrls: Timing Writ : 1 607304  4371000 
4371500: system.mem_ctrls: Timing Read : 0 169064  4371500 
4372000: system.mem_ctrls: Timing Read : 0 169064  4372000 
4372500: system.mem_ctrls: Timing Read : 0 169072  4372500 
4372500: system.mem_ctrls: Timing Writ : 1 607312  4372500 
4373000: system.mem_ctrls: Timing Read : 0 169072  4373000 
4373000: system.mem_ctrls: Timing Writ : 1 607320  4373000 
4373500: system.mem_ctrls: Timing Read : 0 169072  4373500 
4374000: system.mem_ctrls: Timing Read : 0 169080  4374000 
4374500: system.mem_ctrls: Timing Read : 0 169080  4374500 
4374500: system.mem_ctrls: Timing Writ : 1 607328  4374500 
4375000: system.mem_ctrls: Timing Read : 0 169080  4375000 
4375500: system.mem_ctrls: Timing Read : 0 169088  4375500 
4375500: system.mem_ctrls: Timing Writ : 1 607288  4375500 
4376000: system.mem_ctrls: Timing Read : 0 169088  4376000 
4377000: system.mem_ctrls: Timing Read : 0 169088  4377000 
4377500: system.mem_ctrls: Timing Read : 0 169096  4377500 
4378000: system.mem_ctrls: Timing Read : 0 169096  4378000 
4378500: system.mem_ctrls: Timing Read : 0 169096  4378500 
4379000: system.mem_ctrls: Timing Read : 0 169104  4379000 
4379500: system.mem_ctrls: Timing Read : 0 169104  4379500 
4380000: system.mem_ctrls: Timing Read : 0 169104  4380000 
4380500: system.mem_ctrls: Timing Read : 0 169112  4380500 
4381000: system.mem_ctrls: Timing Writ : 1 607264  4381000 
4381500: system.mem_ctrls: Timing Read : 0 169112  4381500 
4382000: system.mem_ctrls: Timing Read : 0 169120  4382000 
4383500: system.mem_ctrls: Timing Read : 0 169120  4383500 
4383500: system.mem_ctrls: Timing Read : 0 524768  4383500 
4384000: system.mem_ctrls: Timing Read : 0 169120  4384000 
4385000: system.mem_ctrls: Timing Read : 0 169128  4385000 
4386500: system.mem_ctrls: Timing Read : 0 169184  4386500 
4386500: system.mem_ctrls: Timing Read : 0 524816  4386500 
4387000: system.mem_ctrls: Timing Read : 0 169184  4387000 
4387000: system.mem_ctrls: Timing Read : 0 524808  4387000 
4387500: system.mem_ctrls: Timing Read : 0 169192  4387500 
4388000: system.mem_ctrls: Timing Read : 0 169192  4388000 
4389500: system.mem_ctrls: Timing Read : 0 169264  4389500 
4389500: system.mem_ctrls: Timing Read : 0 607264  4389500 
4390000: system.mem_ctrls: Timing Read : 0 169264  4390000 
4391000: system.mem_ctrls: Timing Read : 0 169264  4391000 
4391500: system.mem_ctrls: Timing Read : 0 169272  4391500 
4392000: system.mem_ctrls: Timing Read : 0 169272  4392000 
4393500: system.mem_ctrls: Timing Read : 0 169312  4393500 
4394000: system.mem_ctrls: Timing Read : 0 169320  4394000 
4394000: system.mem_ctrls: Timing Read : 0 524984  4394000 
4394500: system.mem_ctrls: Timing Read : 0 169320  4394500 
4395000: system.mem_ctrls: Timing Read : 0 169328  4395000 
4395500: system.mem_ctrls: Timing Read : 0 169328  4395500 
4396000: system.mem_ctrls: Timing Read : 0 397400  4396000 
4396500: system.mem_ctrls: Timing Writ : 1 607256  4396500 
4398000: system.mem_ctrls: Timing Read : 0 166448  4398000 
4398000: system.mem_ctrls: Timing Writ : 1 607248  4398000 
4399000: system.mem_ctrls: Timing Read : 0 166448  4399000 
4399500: system.mem_ctrls: Timing Read : 0 166448  4399500 
4399500: system.mem_ctrls: Timing Writ : 1 607240  4399500 
4400500: system.mem_ctrls: Timing Read : 0 166448  4400500 
4401000: system.mem_ctrls: Timing Read : 0 166456  4401000 
4401500: system.mem_ctrls: Timing Read : 0 166456  4401500 
4401500: system.mem_ctrls: Timing Writ : 1 607232  4401500 
4402500: system.mem_ctrls: Timing Read : 0 166456  4402500 
4402500: system.mem_ctrls: Timing Read : 0 524768  4402500 
4403000: system.mem_ctrls: Timing Read : 0 166456  4403000 
4404000: system.mem_ctrls: Timing Read : 0 166456  4404000 
4404500: system.mem_ctrls: Timing Read : 0 166464  4404500 
4406000: system.mem_ctrls: Timing Read : 0 166464  4406000 
4407000: system.mem_ctrls: Timing Read : 0 166464  4407000 
4407500: system.mem_ctrls: Timing Read : 0 166472  4407500 
4409000: system.mem_ctrls: Timing Read : 0 166472  4409000 
4409500: system.mem_ctrls: Timing Read : 0 166480  4409500 
4410000: system.mem_ctrls: Timing Read : 0 524800  4410000 
4411000: system.mem_ctrls: Timing Read : 0 166480  4411000 
4412500: system.mem_ctrls: Timing Read : 0 166488  4412500 
4413000: system.mem_ctrls: Timing Read : 0 166488  4413000 
4413500: system.mem_ctrls: Timing Read : 0 166488  4413500 
4414000: system.mem_ctrls: Timing Read : 0 166496  4414000 
4415000: system.mem_ctrls: Timing Writ : 1 607224  4415000 
4416500: system.mem_ctrls: Timing Read : 0 46864  4416500 
4416500: system.mem_ctrls: Timing Writ : 1 607216  4416500 
4417500: system.mem_ctrls: Timing Read : 0 46864  4417500 
4418000: system.mem_ctrls: Timing Read : 0 524824  4418000 
4419000: system.mem_ctrls: Timing Read : 0 46864  4419000 
4419500: system.mem_ctrls: Timing Read : 0 46872  4419500 
4420000: system.mem_ctrls: Timing Read : 0 46872  4420000 
4421500: system.mem_ctrls: Timing Read : 0 46872  4421500 
4421500: system.mem_ctrls: Timing Read : 0 524768  4421500 
4423000: system.mem_ctrls: Timing Read : 0 46872  4423000 
4424500: system.mem_ctrls: Timing Read : 0 46888  4424500 
4425000: system.mem_ctrls: Timing Read : 0 46896  4425000 
4425000: system.mem_ctrls: Timing Read : 0 524984  4425000 
4425500: system.mem_ctrls: Timing Read : 0 46896  4425500 
4426000: system.mem_ctrls: Timing Read : 0 46896  4426000 
4426500: system.mem_ctrls: Timing Read : 0 397480  4426500 
4427000: system.mem_ctrls: Timing Writ : 1 607208  4427000 
4428500: system.mem_ctrls: Timing Read : 0 311008  4428500 
4428500: system.mem_ctrls: Timing Writ : 1 607200  4428500 
4429500: system.mem_ctrls: Timing Read : 0 311008  4429500 
4430000: system.mem_ctrls: Timing Read : 0 311008  4430000 
4430000: system.mem_ctrls: Timing Writ : 1 607192  4430000 
4431000: system.mem_ctrls: Timing Read : 0 311008  4431000 
4431500: system.mem_ctrls: Timing Read : 0 311016  4431500 
4432000: system.mem_ctrls: Timing Read : 0 311016  4432000 
4432500: system.mem_ctrls: Timing Read : 0 311024  4432500 
4433500: system.mem_ctrls: Timing Read : 0 311024  4433500 
4433500: system.mem_ctrls: Timing Read : 0 524880  4433500 
4434000: system.mem_ctrls: Timing Read : 0 311024  4434000 
4434500: system.mem_ctrls: Timing Read : 0 311024  4434500 
4436000: system.mem_ctrls: Timing Read : 0 311032  4436000 
4436000: system.mem_ctrls: Timing Read : 0 524984  4436000 
4436500: system.mem_ctrls: Timing Read : 0 311032  4436500 
4437000: system.mem_ctrls: Timing Read : 0 311040  4437000 
4437500: system.mem_ctrls: Timing Read : 0 311040  4437500 
4438000: system.mem_ctrls: Timing Read : 0 397520  4438000 
4438500: system.mem_ctrls: Timing Writ : 1 607032  4438500 
4440000: system.mem_ctrls: Timing Read : 0 168640  4440000 
4440500: system.mem_ctrls: Timing Read : 0 168640  4440500 
4440500: system.mem_ctrls: Timing Read : 0 524880  4440500 
4441000: system.mem_ctrls: Timing Read : 0 168640  4441000 
4441500: system.mem_ctrls: Timing Read : 0 168648  4441500 
4442000: system.mem_ctrls: Timing Read : 0 168648  4442000 
4442500: system.mem_ctrls: Timing Read : 0 168648  4442500 
4443000: system.mem_ctrls: Timing Read : 0 168656  4443000 
4444500: system.mem_ctrls: Timing Read : 0 78640  4444500 
4445500: system.mem_ctrls: Timing Read : 0 78640  4445500 
4445500: system.mem_ctrls: Timing Writ : 1 607024  4445500 
4446500: system.mem_ctrls: Timing Read : 0 78640  4446500 
4448000: system.mem_ctrls: Timing Read : 0 78640  4448000 
4448500: system.mem_ctrls: Timing Read : 0 78648  4448500 
4449000: system.mem_ctrls: Timing Read : 0 78648  4449000 
4449500: system.mem_ctrls: Timing Read : 0 78648  4449500 
4450000: system.mem_ctrls: Timing Read : 0 78656  4450000 
4450500: system.mem_ctrls: Timing Read : 0 78656  4450500 
4451000: system.mem_ctrls: Timing Read : 0 78656  4451000 
4451500: system.mem_ctrls: Timing Read : 0 78664  4451500 
4452500: system.mem_ctrls: Timing Read : 0 78664  4452500 
4453000: system.mem_ctrls: Timing Read : 0 78664  4453000 
4454500: system.mem_ctrls: Timing Read : 0 78664  4454500 
4455000: system.mem_ctrls: Timing Read : 0 78672  4455000 
4455000: system.mem_ctrls: Timing Read : 0 607024  4455000 
4456500: system.mem_ctrls: Timing Read : 0 78672  4456500 
4456500: system.mem_ctrls: Timing Read : 0 607032  4456500 
4458000: system.mem_ctrls: Timing Read : 0 311048  4458000 
4459000: system.mem_ctrls: Timing Read : 0 311048  4459000 
4460500: system.mem_ctrls: Timing Read : 0 311048  4460500 
4461000: system.mem_ctrls: Timing Read : 0 311056  4461000 
4461000: system.mem_ctrls: Timing Read : 0 607064  4461000 
4461500: system.mem_ctrls: Timing Read : 0 311056  4461500 
4462500: system.mem_ctrls: Timing Read : 0 311064  4462500 
4463500: system.mem_ctrls: Timing Read : 0 311064  4463500 
4465000: system.mem_ctrls: Timing Read : 0 311168  4465000 
4465000: system.mem_ctrls: Timing Read : 0 607080  4465000 
4465500: system.mem_ctrls: Timing Read : 0 311168  4465500 
4466000: system.mem_ctrls: Timing Read : 0 311176  4466000 
4466500: system.mem_ctrls: Timing Read : 0 311176  4466500 
4467000: system.mem_ctrls: Timing Read : 0 311176  4467000 
4467500: system.mem_ctrls: Timing Read : 0 311176  4467500 
4468000: system.mem_ctrls: Timing Read : 0 311184  4468000 
4469000: system.mem_ctrls: Timing Read : 0 311184  4469000 
4469500: system.mem_ctrls: Timing Read : 0 311192  4469500 
4470500: system.mem_ctrls: Timing Read : 0 311192  4470500 
4471000: system.mem_ctrls: Timing Read : 0 311192  4471000 
4471500: system.mem_ctrls: Timing Read : 0 311200  4471500 
4472500: system.mem_ctrls: Timing Read : 0 311200  4472500 
4473500: system.mem_ctrls: Timing Read : 0 311200  4473500 
4475000: system.mem_ctrls: Timing Read : 0 311200  4475000 
4475500: system.mem_ctrls: Timing Read : 0 311208  4475500 
4476000: system.mem_ctrls: Timing Read : 0 524768  4476000 
4477000: system.mem_ctrls: Timing Writ : 1 524768  4477000 
4477500: system.mem_ctrls: Timing Read : 0 311208  4477500 
4478000: system.mem_ctrls: Timing Read : 0 311216  4478000 
4479500: system.mem_ctrls: Timing Read : 0 311064  4479500 
4480000: system.mem_ctrls: Timing Read : 0 311072  4480000 
4480000: system.mem_ctrls: Timing Read : 0 607096  4480000 
4480500: system.mem_ctrls: Timing Read : 0 311072  4480500 
4481000: system.mem_ctrls: Timing Read : 0 311072  4481000 
4481500: system.mem_ctrls: Timing Read : 0 311080  4481500 
4482500: system.mem_ctrls: Timing Read : 0 311080  4482500 
4483000: system.mem_ctrls: Timing Read : 0 311088  4483000 
4483500: system.mem_ctrls: Timing Read : 0 311088  4483500 
4484000: system.mem_ctrls: Timing Read : 0 311088  4484000 
4484500: system.mem_ctrls: Timing Read : 0 311096  4484500 
4485000: system.mem_ctrls: Timing Read : 0 311096  4485000 
4485500: system.mem_ctrls: Timing Read : 0 311096  4485500 
4486000: system.mem_ctrls: Timing Read : 0 311104  4486000 
4486500: system.mem_ctrls: Timing Read : 0 311104  4486500 
4487000: system.mem_ctrls: Timing Read : 0 311104  4487000 
4487500: system.mem_ctrls: Timing Read : 0 311112  4487500 
4488500: system.mem_ctrls: Timing Read : 0 311112  4488500 
4489000: system.mem_ctrls: Timing Read : 0 311120  4489000 
4490000: system.mem_ctrls: Timing Writ : 1 607032  4490000 
4491500: system.mem_ctrls: Timing Read : 0 82192  4491500 
4492000: system.mem_ctrls: Timing Read : 0 82192  4492000 
4492500: system.mem_ctrls: Timing Read : 0 82200  4492500 
4493000: system.mem_ctrls: Timing Read : 0 82200  4493000 
4493500: system.mem_ctrls: Timing Read : 0 82200  4493500 
4494000: system.mem_ctrls: Timing Read : 0 82208  4494000 
4495000: system.mem_ctrls: Timing Read : 0 82208  4495000 
4496500: system.mem_ctrls: Timing Read : 0 82216  4496500 
4496500: system.mem_ctrls: Timing Read : 0 607032  4496500 
4498000: system.mem_ctrls: Timing Read : 0 311120  4498000 
4499000: system.mem_ctrls: Timing Read : 0 311120  4499000 
4499500: system.mem_ctrls: Timing Read : 0 311128  4499500 
4500000: system.mem_ctrls: Timing Read : 0 311128  4500000 
4501500: system.mem_ctrls: Timing Read : 0 311128  4501500 
4502000: system.mem_ctrls: Timing Read : 0 311128  4502000 
4502500: system.mem_ctrls: Timing Read : 0 311136  4502500 
4503000: system.mem_ctrls: Timing Read : 0 311136  4503000 
4503500: system.mem_ctrls: Timing Read : 0 311136  4503500 
4504000: system.mem_ctrls: Timing Read : 0 311144  4504000 
4504500: system.mem_ctrls: Timing Read : 0 311144  4504500 
4505500: system.mem_ctrls: Timing Writ : 1 607032  4505500 
4507000: system.mem_ctrls: Timing Read : 0 46704  4507000 
4507000: system.mem_ctrls: Timing Writ : 1 607000  4507000 
4507500: system.mem_ctrls: Timing Read : 0 46704  4507500 
4508000: system.mem_ctrls: Timing Read : 0 46712  4508000 
4508000: system.mem_ctrls: Timing Writ : 1 607008  4508000 
4508500: system.mem_ctrls: Timing Read : 0 46712  4508500 
4509000: system.mem_ctrls: Timing Read : 0 46712  4509000 
4509500: system.mem_ctrls: Timing Read : 0 46720  4509500 
4509500: system.mem_ctrls: Timing Writ : 1 607016  4509500 
4510000: system.mem_ctrls: Timing Read : 0 46720  4510000 
4510000: system.mem_ctrls: Timing Writ : 1 607024  4510000 
4510500: system.mem_ctrls: Timing Read : 0 46720  4510500 
4511000: system.mem_ctrls: Timing Read : 0 46728  4511000 
4512000: system.mem_ctrls: Timing Read : 0 46728  4512000 
4512000: system.mem_ctrls: Timing Read : 0 524824  4512000 
4512500: system.mem_ctrls: Timing Read : 0 46728  4512500 
4513000: system.mem_ctrls: Timing Read : 0 46736  4513000 
4513500: system.mem_ctrls: Timing Read : 0 46736  4513500 
4514000: system.mem_ctrls: Timing Read : 0 46736  4514000 
4514500: system.mem_ctrls: Timing Read : 0 46744  4514500 
4515000: system.mem_ctrls: Timing Read : 0 46744  4515000 
4516500: system.mem_ctrls: Timing Read : 0 46784  4516500 
4516500: system.mem_ctrls: Timing Read : 0 524768  4516500 
4517000: system.mem_ctrls: Timing Read : 0 46784  4517000 
4517500: system.mem_ctrls: Timing Read : 0 46784  4517500 
4518000: system.mem_ctrls: Timing Read : 0 46792  4518000 
4518000: system.mem_ctrls: Timing Writ : 1 524824  4518000 
4518500: system.mem_ctrls: Timing Read : 0 46792  4518500 
4518500: system.mem_ctrls: Timing Writ : 1 524832  4518500 
4519000: system.mem_ctrls: Timing Read : 0 46792  4519000 
4520500: system.mem_ctrls: Timing Read : 0 46792  4520500 
4521000: system.mem_ctrls: Timing Read : 0 46800  4521000 
4522000: system.mem_ctrls: Timing Read : 0 46800  4522000 
4522000: system.mem_ctrls: Timing Writ : 1 524768  4522000 
4522500: system.mem_ctrls: Timing Read : 0 46800  4522500 
4523000: system.mem_ctrls: Timing Read : 0 46808  4523000 
4523000: system.mem_ctrls: Timing Read : 0 607000  4523000 
4523500: system.mem_ctrls: Timing Read : 0 46808  4523500 
4523500: system.mem_ctrls: Timing Read : 0 607008  4523500 
4524000: system.mem_ctrls: Timing Read : 0 46808  4524000 
4524500: system.mem_ctrls: Timing Read : 0 46816  4524500 
4524500: system.mem_ctrls: Timing Read : 0 607016  4524500 
4525000: system.mem_ctrls: Timing Read : 0 46816  4525000 
4525000: system.mem_ctrls: Timing Read : 0 607024  4525000 
4525500: system.mem_ctrls: Timing Read : 0 46824  4525500 
4526500: system.mem_ctrls: Timing Read : 0 46824  4526500 
4526500: system.mem_ctrls: Timing Read : 0 607032  4526500 
4528000: system.mem_ctrls: Timing Read : 0 311144  4528000 
4528500: system.mem_ctrls: Timing Read : 0 311152  4528500 
4529000: system.mem_ctrls: Timing Read : 0 311152  4529000 
4529500: system.mem_ctrls: Timing Read : 0 311160  4529500 
4530500: system.mem_ctrls: Timing Read : 0 311160  4530500 
4531000: system.mem_ctrls: Timing Read : 0 311160  4531000 
4531000: system.mem_ctrls: Timing Read : 0 607192  4531000 
4532500: system.mem_ctrls: Timing Read : 0 311160  4532500 
4532500: system.mem_ctrls: Timing Read : 0 607200  4532500 
4534000: system.mem_ctrls: Timing Read : 0 311160  4534000 
4534000: system.mem_ctrls: Timing Read : 0 607208  4534000 
4535500: system.mem_ctrls: Timing Read : 0 46896  4535500 
4536000: system.mem_ctrls: Timing Read : 0 46904  4536000 
4536500: system.mem_ctrls: Timing Read : 0 46904  4536500 
4538000: system.mem_ctrls: Timing Read : 0 46904  4538000 
4538500: system.mem_ctrls: Timing Read : 0 46904  4538500 
4539000: system.mem_ctrls: Timing Read : 0 46912  4539000 
4539000: system.mem_ctrls: Timing Read : 0 607216  4539000 
4540500: system.mem_ctrls: Timing Read : 0 46912  4540500 
4540500: system.mem_ctrls: Timing Read : 0 607224  4540500 
4542000: system.mem_ctrls: Timing Read : 0 166496  4542000 
4542500: system.mem_ctrls: Timing Read : 0 166504  4542500 
4542500: system.mem_ctrls: Timing Read : 0 524824  4542500 
4543000: system.mem_ctrls: Timing Read : 0 166504  4543000 
4543000: system.mem_ctrls: Timing Writ : 1 524792  4543000 
4543500: system.mem_ctrls: Timing Read : 0 166504  4543500 
4544000: system.mem_ctrls: Timing Read : 0 166512  4544000 
4544000: system.mem_ctrls: Timing Writ : 1 524776  4544000 
4544500: system.mem_ctrls: Timing Read : 0 166512  4544500 
4544500: system.mem_ctrls: Timing Writ : 1 524784  4544500 
4545000: system.mem_ctrls: Timing Read : 0 166520  4545000 
4545000: system.mem_ctrls: Timing Read : 0 524768  4545000 
4545500: system.mem_ctrls: Timing Read : 0 166520  4545500 
4546500: system.mem_ctrls: Timing Read : 0 166520  4546500 
4547000: system.mem_ctrls: Timing Read : 0 166528  4547000 
4548500: system.mem_ctrls: Timing Read : 0 166528  4548500 
4548500: system.mem_ctrls: Timing Read : 0 524832  4548500 
4549000: system.mem_ctrls: Timing Read : 0 166536  4549000 
4549500: system.mem_ctrls: Timing Read : 0 166536  4549500 
4550000: system.mem_ctrls: Timing Read : 0 166544  4550000 
4551500: system.mem_ctrls: Timing Read : 0 166544  4551500 
4551500: system.mem_ctrls: Timing Read : 0 524784  4551500 
4552000: system.mem_ctrls: Timing Read : 0 166544  4552000 
4552500: system.mem_ctrls: Timing Read : 0 166552  4552500 
4552500: system.mem_ctrls: Timing Read : 0 524936  4552500 
4553000: system.mem_ctrls: Timing Read : 0 166552  4553000 
4554000: system.mem_ctrls: Timing Read : 0 166552  4554000 
4554500: system.mem_ctrls: Timing Read : 0 166560  4554500 
4554500: system.mem_ctrls: Timing Writ : 1 524808  4554500 
4555000: system.mem_ctrls: Timing Read : 0 166560  4555000 
4555500: system.mem_ctrls: Timing Read : 0 166560  4555500 
4556000: system.mem_ctrls: Timing Read : 0 166568  4556000 
4556000: system.mem_ctrls: Timing Writ : 1 524800  4556000 
4556500: system.mem_ctrls: Timing Read : 0 166568  4556500 
4556500: system.mem_ctrls: Timing Writ : 1 524776  4556500 
4557000: system.mem_ctrls: Timing Read : 0 166568  4557000 
4557500: system.mem_ctrls: Timing Read : 0 166576  4557500 
4557500: system.mem_ctrls: Timing Writ : 1 524792  4557500 
4558000: system.mem_ctrls: Timing Read : 0 166576  4558000 
4558000: system.mem_ctrls: Timing Writ : 1 524768  4558000 
4558500: system.mem_ctrls: Timing Read : 0 166576  4558500 
4559000: system.mem_ctrls: Timing Read : 0 166576  4559000 
4559500: system.mem_ctrls: Timing Read : 0 166584  4559500 
4561000: system.mem_ctrls: Timing Read : 0 166800  4561000 
4561500: system.mem_ctrls: Timing Read : 0 166808  4561500 
4562500: system.mem_ctrls: Timing Read : 0 166808  4562500 
4563000: system.mem_ctrls: Timing Read : 0 166816  4563000 
4564500: system.mem_ctrls: Timing Read : 0 166816  4564500 
4565000: system.mem_ctrls: Timing Read : 0 166824  4565000 
4565000: system.mem_ctrls: Timing Writ : 1 524816  4565000 
4565500: system.mem_ctrls: Timing Read : 0 166824  4565500 
4567000: system.mem_ctrls: Timing Read : 0 166592  4567000 
4568000: system.mem_ctrls: Timing Read : 0 166592  4568000 
4569500: system.mem_ctrls: Timing Read : 0 166704  4569500 
4569500: system.mem_ctrls: Timing Read : 0 607232  4569500 
4571000: system.mem_ctrls: Timing Read : 0 166704  4571000 
4571500: system.mem_ctrls: Timing Read : 0 166704  4571500 
4572000: system.mem_ctrls: Timing Read : 0 166704  4572000 
4572000: system.mem_ctrls: Timing Read : 0 607240  4572000 
4573500: system.mem_ctrls: Timing Read : 0 166712  4573500 
4573500: system.mem_ctrls: Timing Read : 0 607248  4573500 
4575000: system.mem_ctrls: Timing Read : 0 166712  4575000 
4576500: system.mem_ctrls: Timing Read : 0 163472  4576500 
4577000: system.mem_ctrls: Timing Read : 0 163472  4577000 
4577000: system.mem_ctrls: Timing Writ : 1 607248  4577000 
4578000: system.mem_ctrls: Timing Read : 0 163472  4578000 
4578500: system.mem_ctrls: Timing Read : 0 163472  4578500 
4579000: system.mem_ctrls: Timing Read : 0 163480  4579000 
4580500: system.mem_ctrls: Timing Read : 0 163480  4580500 
4580500: system.mem_ctrls: Timing Read : 0 607248  4580500 
4582000: system.mem_ctrls: Timing Read : 0 163480  4582000 
4582500: system.mem_ctrls: Timing Read : 0 163480  4582500 
4583000: system.mem_ctrls: Timing Read : 0 163480  4583000 
4583000: system.mem_ctrls: Timing Read : 0 607256  4583000 
4584500: system.mem_ctrls: Timing Read : 0 169328  4584500 
4585000: system.mem_ctrls: Timing Read : 0 169336  4585000 
4586500: system.mem_ctrls: Timing Read : 0 169336  4586500 
4586500: system.mem_ctrls: Timing Read : 0 524832  4586500 
4587000: system.mem_ctrls: Timing Read : 0 169336  4587000 
4587500: system.mem_ctrls: Timing Read : 0 169344  4587500 
4587500: system.mem_ctrls: Timing Read : 0 524824  4587500 
4588500: system.mem_ctrls: Timing Read : 0 169344  4588500 
4589000: system.mem_ctrls: Timing Read : 0 169344  4589000 
4589500: system.mem_ctrls: Timing Read : 0 169352  4589500 
4590500: system.mem_ctrls: Timing Read : 0 169352  4590500 
4592000: system.mem_ctrls: Timing Read : 0 169352  4592000 
4592500: system.mem_ctrls: Timing Read : 0 169352  4592500 
4593000: system.mem_ctrls: Timing Read : 0 169360  4593000 
4593500: system.mem_ctrls: Timing Read : 0 169360  4593500 
4594000: system.mem_ctrls: Timing Read : 0 169360  4594000 
4599000: system.mem_ctrls: Timing Read : 0 169360  4599000 
4599500: system.mem_ctrls: Timing Read : 0 169368  4599500 
4600000: system.mem_ctrls: Timing Read : 0 169368  4600000 
4600500: system.mem_ctrls: Timing Read : 0 169368  4600500 
4602000: system.mem_ctrls: Timing Read : 0 169368  4602000 
4602500: system.mem_ctrls: Timing Read : 0 169376  4602500 
4603000: system.mem_ctrls: Timing Read : 0 169376  4603000 
4604500: system.mem_ctrls: Timing Read : 0 169376  4604500 
4605000: system.mem_ctrls: Timing Read : 0 169376  4605000 
4605500: system.mem_ctrls: Timing Read : 0 169384  4605500 
4606000: system.mem_ctrls: Timing Read : 0 169384  4606000 
4606500: system.mem_ctrls: Timing Read : 0 169384  4606500 
4607000: system.mem_ctrls: Timing Read : 0 169392  4607000 
4608000: system.mem_ctrls: Timing Writ : 1 607256  4608000 
4609500: system.mem_ctrls: Timing Read : 0 47008  4609500 
4609500: system.mem_ctrls: Timing Writ : 1 607248  4609500 
4610500: system.mem_ctrls: Timing Read : 0 47008  4610500 
4611000: system.mem_ctrls: Timing Read : 0 47008  4611000 
4611500: system.mem_ctrls: Timing Read : 0 47008  4611500 
4612000: system.mem_ctrls: Timing Read : 0 47016  4612000 
4612500: system.mem_ctrls: Timing Read : 0 47016  4612500 
4612500: system.mem_ctrls: Timing Writ : 1 607240  4612500 
4613500: system.mem_ctrls: Timing Read : 0 47016  4613500 
4614000: system.mem_ctrls: Timing Read : 0 47016  4614000 
4614500: system.mem_ctrls: Timing Read : 0 47024  4614500 
4614500: system.mem_ctrls: Timing Writ : 1 607232  4614500 
4615500: system.mem_ctrls: Timing Read : 0 47024  4615500 
4616000: system.mem_ctrls: Timing Read : 0 47024  4616000 
4616000: system.mem_ctrls: Timing Writ : 1 607224  4616000 
4617000: system.mem_ctrls: Timing Read : 0 47024  4617000 
4617000: system.mem_ctrls: Timing Writ : 1 607216  4617000 
4618000: system.mem_ctrls: Timing Read : 0 47024  4618000 
4618500: system.mem_ctrls: Timing Read : 0 47032  4618500 
4619000: system.mem_ctrls: Timing Read : 0 47032  4619000 
4620500: system.mem_ctrls: Timing Read : 0 47032  4620500 
4621000: system.mem_ctrls: Timing Read : 0 47032  4621000 
4621500: system.mem_ctrls: Timing Read : 0 47040  4621500 
4621500: system.mem_ctrls: Timing Read : 0 524808  4621500 
4622000: system.mem_ctrls: Timing Read : 0 47040  4622000 
4622000: system.mem_ctrls: Timing Read : 0 524816  4622000 
4622500: system.mem_ctrls: Timing Read : 0 47048  4622500 
4623000: system.mem_ctrls: Timing Read : 0 47048  4623000 
4624500: system.mem_ctrls: Timing Read : 0 47104  4624500 
4625000: system.mem_ctrls: Timing Read : 0 47112  4625000 
4625500: system.mem_ctrls: Timing Read : 0 47112  4625500 
4627000: system.mem_ctrls: Timing Read : 0 47112  4627000 
4627500: system.mem_ctrls: Timing Read : 0 47120  4627500 
4627500: system.mem_ctrls: Timing Read : 0 524984  4627500 
4628000: system.mem_ctrls: Timing Read : 0 47120  4628000 
4628000: system.mem_ctrls: Timing Read : 0 382052  4628000 
4629000: system.mem_ctrls: Timing Read : 0 47120  4629000 
4629500: system.mem_ctrls: Timing Read : 0 47128  4629500 
4630000: system.mem_ctrls: Timing Read : 0 47128  4630000 
4630500: system.mem_ctrls: Timing Read : 0 47128  4630500 
4631000: system.mem_ctrls: Timing Read : 0 397400  4631000 
4631500: system.mem_ctrls: Timing Writ : 1 607208  4631500 
4633000: system.mem_ctrls: Timing Read : 0 166448  4633000 
4633000: system.mem_ctrls: Timing Writ : 1 607200  4633000 
4634000: system.mem_ctrls: Timing Read : 0 166448  4634000 
4634500: system.mem_ctrls: Timing Read : 0 166448  4634500 
4634500: system.mem_ctrls: Timing Writ : 1 607192  4634500 
4635500: system.mem_ctrls: Timing Read : 0 166448  4635500 
4636000: system.mem_ctrls: Timing Read : 0 166456  4636000 
4636500: system.mem_ctrls: Timing Read : 0 166456  4636500 
4636500: system.mem_ctrls: Timing Writ : 1 607184  4636500 
4637500: system.mem_ctrls: Timing Read : 0 166456  4637500 
4637500: system.mem_ctrls: Timing Read : 0 524768  4637500 
4638000: system.mem_ctrls: Timing Read : 0 166456  4638000 
4639000: system.mem_ctrls: Timing Read : 0 166456  4639000 
4639500: system.mem_ctrls: Timing Read : 0 166464  4639500 
4641000: system.mem_ctrls: Timing Read : 0 166464  4641000 
4642000: system.mem_ctrls: Timing Read : 0 166464  4642000 
4642500: system.mem_ctrls: Timing Read : 0 166472  4642500 
4644000: system.mem_ctrls: Timing Read : 0 166672  4644000 
4644000: system.mem_ctrls: Timing Read : 0 524800  4644000 
4644500: system.mem_ctrls: Timing Read : 0 166672  4644500 
4645000: system.mem_ctrls: Timing Read : 0 166680  4645000 
4645500: system.mem_ctrls: Timing Read : 0 166680  4645500 
4647000: system.mem_ctrls: Timing Read : 0 166688  4647000 
4648000: system.mem_ctrls: Timing Read : 0 166688  4648000 
4648000: system.mem_ctrls: Timing Read : 0 524808  4648000 
4648500: system.mem_ctrls: Timing Read : 0 166696  4648500 
4650000: system.mem_ctrls: Timing Read : 0 166592  4650000 
4650500: system.mem_ctrls: Timing Read : 0 166600  4650500 
4650500: system.mem_ctrls: Timing Read : 0 524832  4650500 
4651500: system.mem_ctrls: Timing Read : 0 166600  4651500 
4653000: system.mem_ctrls: Timing Read : 0 166608  4653000 
4653500: system.mem_ctrls: Timing Read : 0 166608  4653500 
4653500: system.mem_ctrls: Timing Writ : 1 618496  4653500 
4654000: system.mem_ctrls: Timing Read : 0 166608  4654000 
4654000: system.mem_ctrls: Timing Read : 0 524808  4654000 
4654500: system.mem_ctrls: Timing Read : 0 166608  4654500 
4655000: system.mem_ctrls: Timing Read : 0 166616  4655000 
4655000: system.mem_ctrls: Timing Read : 0 524768  4655000 
4655500: system.mem_ctrls: Timing Read : 0 166616  4655500 
4656000: system.mem_ctrls: Timing Read : 0 166616  4656000 
4657000: system.mem_ctrls: Timing Read : 0 166624  4657000 
4657000: system.mem_ctrls: Timing Writ : 1 524808  4657000 
4657500: system.mem_ctrls: Timing Read : 0 166624  4657500 
4659000: system.mem_ctrls: Timing Read : 0 166624  4659000 
4659500: system.mem_ctrls: Timing Read : 0 166632  4659500 
4660000: system.mem_ctrls: Timing Read : 0 166632  4660000 
4660500: system.mem_ctrls: Timing Read : 0 166632  4660500 
4661500: system.mem_ctrls: Timing Read : 0 166632  4661500 
4662000: system.mem_ctrls: Timing Read : 0 166640  4662000 
4663000: system.mem_ctrls: Timing Read : 0 166640  4663000 
4663500: system.mem_ctrls: Timing Read : 0 166640  4663500 
4665000: system.mem_ctrls: Timing Read : 0 166664  4665000 
4666000: system.mem_ctrls: Timing Read : 0 166664  4666000 
4666000: system.mem_ctrls: Timing Read : 0 607184  4666000 
4667500: system.mem_ctrls: Timing Read : 0 166664  4667500 
4667500: system.mem_ctrls: Timing Read : 0 607192  4667500 
4669000: system.mem_ctrls: Timing Read : 0 166672  4669000 
4669000: system.mem_ctrls: Timing Read : 0 607200  4669000 
4670500: system.mem_ctrls: Timing Read : 0 166672  4670500 
4670500: system.mem_ctrls: Timing Read : 0 607208  4670500 
4672000: system.mem_ctrls: Timing Read : 0 47128  4672000 
4672500: system.mem_ctrls: Timing Read : 0 47136  4672500 
4673000: system.mem_ctrls: Timing Read : 0 47136  4673000 
4674500: system.mem_ctrls: Timing Read : 0 47136  4674500 
4675000: system.mem_ctrls: Timing Read : 0 47136  4675000 
4676500: system.mem_ctrls: Timing Read : 0 47040  4676500 
4676500: system.mem_ctrls: Timing Read : 0 524808  4676500 
4677000: system.mem_ctrls: Timing Read : 0 47040  4677000 
4677000: system.mem_ctrls: Timing Read : 0 524816  4677000 
4677500: system.mem_ctrls: Timing Read : 0 47048  4677500 
4678000: system.mem_ctrls: Timing Read : 0 47048  4678000 
4679500: system.mem_ctrls: Timing Read : 0 47104  4679500 
4680000: system.mem_ctrls: Timing Read : 0 47112  4680000 
4680500: system.mem_ctrls: Timing Read : 0 47112  4680500 
4682000: system.mem_ctrls: Timing Read : 0 47112  4682000 
4682500: system.mem_ctrls: Timing Read : 0 47120  4682500 
4682500: system.mem_ctrls: Timing Read : 0 524984  4682500 
4683000: system.mem_ctrls: Timing Read : 0 47120  4683000 
4683000: system.mem_ctrls: Timing Read : 0 382053  4683000 
4684000: system.mem_ctrls: Timing Read : 0 47120  4684000 
4684500: system.mem_ctrls: Timing Read : 0 47128  4684500 
4685000: system.mem_ctrls: Timing Read : 0 47128  4685000 
4685500: system.mem_ctrls: Timing Read : 0 47128  4685500 
4686000: system.mem_ctrls: Timing Read : 0 397400  4686000 
4686500: system.mem_ctrls: Timing Writ : 1 607208  4686500 
4688000: system.mem_ctrls: Timing Read : 0 166448  4688000 
4688000: system.mem_ctrls: Timing Writ : 1 607200  4688000 
4689000: system.mem_ctrls: Timing Read : 0 166448  4689000 
4689500: system.mem_ctrls: Timing Read : 0 166448  4689500 
4689500: system.mem_ctrls: Timing Writ : 1 607192  4689500 
4690500: system.mem_ctrls: Timing Read : 0 166448  4690500 
4691000: system.mem_ctrls: Timing Read : 0 166456  4691000 
4691500: system.mem_ctrls: Timing Read : 0 166456  4691500 
4691500: system.mem_ctrls: Timing Writ : 1 607184  4691500 
4692500: system.mem_ctrls: Timing Read : 0 166456  4692500 
4692500: system.mem_ctrls: Timing Read : 0 524768  4692500 
4693000: system.mem_ctrls: Timing Read : 0 166456  4693000 
4694000: system.mem_ctrls: Timing Read : 0 166456  4694000 
4694500: system.mem_ctrls: Timing Read : 0 166464  4694500 
4696000: system.mem_ctrls: Timing Read : 0 166464  4696000 
4697000: system.mem_ctrls: Timing Read : 0 166464  4697000 
4697500: system.mem_ctrls: Timing Read : 0 166472  4697500 
4699000: system.mem_ctrls: Timing Read : 0 166672  4699000 
4699000: system.mem_ctrls: Timing Read : 0 524800  4699000 
4699500: system.mem_ctrls: Timing Read : 0 166672  4699500 
4700000: system.mem_ctrls: Timing Read : 0 166680  4700000 
4700500: system.mem_ctrls: Timing Read : 0 166680  4700500 
4702000: system.mem_ctrls: Timing Read : 0 166688  4702000 
4703000: system.mem_ctrls: Timing Read : 0 166688  4703000 
4703000: system.mem_ctrls: Timing Read : 0 524808  4703000 
4703500: system.mem_ctrls: Timing Read : 0 166696  4703500 
4705000: system.mem_ctrls: Timing Read : 0 166592  4705000 
4705500: system.mem_ctrls: Timing Read : 0 166600  4705500 
4705500: system.mem_ctrls: Timing Read : 0 524832  4705500 
4706500: system.mem_ctrls: Timing Read : 0 166600  4706500 
4708000: system.mem_ctrls: Timing Read : 0 166608  4708000 
4708000: system.mem_ctrls: Timing Writ : 1 618497  4708000 
4708500: system.mem_ctrls: Timing Read : 0 166608  4708500 
4708500: system.mem_ctrls: Timing Read : 0 524808  4708500 
4709000: system.mem_ctrls: Timing Read : 0 166608  4709000 
4709500: system.mem_ctrls: Timing Read : 0 166616  4709500 
4709500: system.mem_ctrls: Timing Read : 0 524768  4709500 
4710000: system.mem_ctrls: Timing Read : 0 166616  4710000 
4710500: system.mem_ctrls: Timing Read : 0 166616  4710500 
4711500: system.mem_ctrls: Timing Read : 0 166624  4711500 
4711500: system.mem_ctrls: Timing Writ : 1 524808  4711500 
4712000: system.mem_ctrls: Timing Read : 0 166624  4712000 
4713500: system.mem_ctrls: Timing Read : 0 166624  4713500 
4714000: system.mem_ctrls: Timing Read : 0 166632  4714000 
4714500: system.mem_ctrls: Timing Read : 0 166632  4714500 
4715000: system.mem_ctrls: Timing Read : 0 166632  4715000 
4716000: system.mem_ctrls: Timing Read : 0 166632  4716000 
4716500: system.mem_ctrls: Timing Read : 0 166640  4716500 
4717500: system.mem_ctrls: Timing Read : 0 166640  4717500 
4718000: system.mem_ctrls: Timing Read : 0 166640  4718000 
4719500: system.mem_ctrls: Timing Read : 0 166664  4719500 
4720500: system.mem_ctrls: Timing Read : 0 166664  4720500 
4720500: system.mem_ctrls: Timing Read : 0 607184  4720500 
4722000: system.mem_ctrls: Timing Read : 0 166664  4722000 
4722000: system.mem_ctrls: Timing Read : 0 607192  4722000 
4723500: system.mem_ctrls: Timing Read : 0 166672  4723500 
4723500: system.mem_ctrls: Timing Read : 0 607200  4723500 
4725000: system.mem_ctrls: Timing Read : 0 166672  4725000 
4725000: system.mem_ctrls: Timing Read : 0 607208  4725000 
4726500: system.mem_ctrls: Timing Read : 0 47128  4726500 
4727000: system.mem_ctrls: Timing Read : 0 47136  4727000 
4727500: system.mem_ctrls: Timing Read : 0 47136  4727500 
4729000: system.mem_ctrls: Timing Read : 0 47136  4729000 
4729500: system.mem_ctrls: Timing Read : 0 47136  4729500 
4731000: system.mem_ctrls: Timing Read : 0 47040  4731000 
4731000: system.mem_ctrls: Timing Read : 0 524808  4731000 
4731500: system.mem_ctrls: Timing Read : 0 47040  4731500 
4731500: system.mem_ctrls: Timing Read : 0 524816  4731500 
4732000: system.mem_ctrls: Timing Read : 0 47048  4732000 
4732500: system.mem_ctrls: Timing Read : 0 47048  4732500 
4734000: system.mem_ctrls: Timing Read : 0 47104  4734000 
4734500: system.mem_ctrls: Timing Read : 0 47112  4734500 
4735000: system.mem_ctrls: Timing Read : 0 47112  4735000 
4736500: system.mem_ctrls: Timing Read : 0 47112  4736500 
4737000: system.mem_ctrls: Timing Read : 0 47120  4737000 
4737000: system.mem_ctrls: Timing Read : 0 524984  4737000 
4737500: system.mem_ctrls: Timing Read : 0 47120  4737500 
4737500: system.mem_ctrls: Timing Read : 0 382054  4737500 
4738500: system.mem_ctrls: Timing Read : 0 47120  4738500 
4739000: system.mem_ctrls: Timing Read : 0 47128  4739000 
4739500: system.mem_ctrls: Timing Read : 0 47128  4739500 
4740000: system.mem_ctrls: Timing Read : 0 47128  4740000 
4740500: system.mem_ctrls: Timing Read : 0 397400  4740500 
4741000: system.mem_ctrls: Timing Writ : 1 607208  4741000 
4742500: system.mem_ctrls: Timing Read : 0 166448  4742500 
4742500: system.mem_ctrls: Timing Writ : 1 607200  4742500 
4743500: system.mem_ctrls: Timing Read : 0 166448  4743500 
4744000: system.mem_ctrls: Timing Read : 0 166448  4744000 
4744000: system.mem_ctrls: Timing Writ : 1 607192  4744000 
4745000: system.mem_ctrls: Timing Read : 0 166448  4745000 
4745500: system.mem_ctrls: Timing Read : 0 166456  4745500 
4746000: system.mem_ctrls: Timing Read : 0 166456  4746000 
4746000: system.mem_ctrls: Timing Writ : 1 607184  4746000 
4747000: system.mem_ctrls: Timing Read : 0 166456  4747000 
4747000: system.mem_ctrls: Timing Read : 0 524768  4747000 
4747500: system.mem_ctrls: Timing Read : 0 166456  4747500 
4748500: system.mem_ctrls: Timing Read : 0 166456  4748500 
4749000: system.mem_ctrls: Timing Read : 0 166464  4749000 
4750500: system.mem_ctrls: Timing Read : 0 166464  4750500 
4751500: system.mem_ctrls: Timing Read : 0 166464  4751500 
4752000: system.mem_ctrls: Timing Read : 0 166472  4752000 
4753500: system.mem_ctrls: Timing Read : 0 166672  4753500 
4753500: system.mem_ctrls: Timing Read : 0 524800  4753500 
4754000: system.mem_ctrls: Timing Read : 0 166672  4754000 
4754500: system.mem_ctrls: Timing Read : 0 166680  4754500 
4755000: system.mem_ctrls: Timing Read : 0 166680  4755000 
4756500: system.mem_ctrls: Timing Read : 0 166688  4756500 
4757500: system.mem_ctrls: Timing Read : 0 166688  4757500 
4757500: system.mem_ctrls: Timing Read : 0 524808  4757500 
4758000: system.mem_ctrls: Timing Read : 0 166696  4758000 
4759500: system.mem_ctrls: Timing Read : 0 166592  4759500 
4760000: system.mem_ctrls: Timing Read : 0 166600  4760000 
4760000: system.mem_ctrls: Timing Read : 0 524832  4760000 
4761000: system.mem_ctrls: Timing Read : 0 166600  4761000 
4762500: system.mem_ctrls: Timing Read : 0 166608  4762500 
4762500: system.mem_ctrls: Timing Writ : 1 618498  4762500 
4763000: system.mem_ctrls: Timing Read : 0 166608  4763000 
4763000: system.mem_ctrls: Timing Read : 0 524808  4763000 
4763500: system.mem_ctrls: Timing Read : 0 166608  4763500 
4764000: system.mem_ctrls: Timing Read : 0 166616  4764000 
4764000: system.mem_ctrls: Timing Read : 0 524768  4764000 
4764500: system.mem_ctrls: Timing Read : 0 166616  4764500 
4765000: system.mem_ctrls: Timing Read : 0 166616  4765000 
4766000: system.mem_ctrls: Timing Read : 0 166624  4766000 
4766000: system.mem_ctrls: Timing Writ : 1 524808  4766000 
4766500: system.mem_ctrls: Timing Read : 0 166624  4766500 
4768000: system.mem_ctrls: Timing Read : 0 166624  4768000 
4768500: system.mem_ctrls: Timing Read : 0 166632  4768500 
4769000: system.mem_ctrls: Timing Read : 0 166632  4769000 
4769500: system.mem_ctrls: Timing Read : 0 166632  4769500 
4770500: system.mem_ctrls: Timing Read : 0 166632  4770500 
4771000: system.mem_ctrls: Timing Read : 0 166640  4771000 
4772000: system.mem_ctrls: Timing Read : 0 166640  4772000 
4772500: system.mem_ctrls: Timing Read : 0 166640  4772500 
4774000: system.mem_ctrls: Timing Read : 0 166664  4774000 
4775000: system.mem_ctrls: Timing Read : 0 166664  4775000 
4775000: system.mem_ctrls: Timing Read : 0 607184  4775000 
4776500: system.mem_ctrls: Timing Read : 0 166664  4776500 
4776500: system.mem_ctrls: Timing Read : 0 607192  4776500 
4778000: system.mem_ctrls: Timing Read : 0 166672  4778000 
4778000: system.mem_ctrls: Timing Read : 0 607200  4778000 
4779500: system.mem_ctrls: Timing Read : 0 166672  4779500 
4779500: system.mem_ctrls: Timing Read : 0 607208  4779500 
4781000: system.mem_ctrls: Timing Read : 0 47128  4781000 
4781500: system.mem_ctrls: Timing Read : 0 47136  4781500 
4782000: system.mem_ctrls: Timing Read : 0 47136  4782000 
4783500: system.mem_ctrls: Timing Read : 0 47136  4783500 
4784000: system.mem_ctrls: Timing Read : 0 47136  4784000 
4785500: system.mem_ctrls: Timing Read : 0 47040  4785500 
4785500: system.mem_ctrls: Timing Read : 0 524808  4785500 
4786000: system.mem_ctrls: Timing Read : 0 47040  4786000 
4786000: system.mem_ctrls: Timing Read : 0 524816  4786000 
4786500: system.mem_ctrls: Timing Read : 0 47048  4786500 
4787000: system.mem_ctrls: Timing Read : 0 47048  4787000 
4788500: system.mem_ctrls: Timing Read : 0 47104  4788500 
4789000: system.mem_ctrls: Timing Read : 0 47112  4789000 
4789500: system.mem_ctrls: Timing Read : 0 47112  4789500 
4791000: system.mem_ctrls: Timing Read : 0 47112  4791000 
4791500: system.mem_ctrls: Timing Read : 0 47120  4791500 
4791500: system.mem_ctrls: Timing Read : 0 524984  4791500 
4792000: system.mem_ctrls: Timing Read : 0 47120  4792000 
4792000: system.mem_ctrls: Timing Read : 0 382055  4792000 
4793000: system.mem_ctrls: Timing Read : 0 47120  4793000 
4793500: system.mem_ctrls: Timing Read : 0 47128  4793500 
4794000: system.mem_ctrls: Timing Read : 0 47128  4794000 
4794500: system.mem_ctrls: Timing Read : 0 47128  4794500 
4795000: system.mem_ctrls: Timing Read : 0 397400  4795000 
4795500: system.mem_ctrls: Timing Writ : 1 607208  4795500 
4797000: system.mem_ctrls: Timing Read : 0 166448  4797000 
4797000: system.mem_ctrls: Timing Writ : 1 607200  4797000 
4798000: system.mem_ctrls: Timing Read : 0 166448  4798000 
4798500: system.mem_ctrls: Timing Read : 0 166448  4798500 
4798500: system.mem_ctrls: Timing Writ : 1 607192  4798500 
4799500: system.mem_ctrls: Timing Read : 0 166448  4799500 
4800000: system.mem_ctrls: Timing Read : 0 166456  4800000 
4800500: system.mem_ctrls: Timing Read : 0 166456  4800500 
4800500: system.mem_ctrls: Timing Writ : 1 607184  4800500 
4801500: system.mem_ctrls: Timing Read : 0 166456  4801500 
4801500: system.mem_ctrls: Timing Read : 0 524768  4801500 
4802000: system.mem_ctrls: Timing Read : 0 166456  4802000 
4803000: system.mem_ctrls: Timing Read : 0 166456  4803000 
4803500: system.mem_ctrls: Timing Read : 0 166464  4803500 
4805000: system.mem_ctrls: Timing Read : 0 166464  4805000 
4806000: system.mem_ctrls: Timing Read : 0 166464  4806000 
4806500: system.mem_ctrls: Timing Read : 0 166472  4806500 
4808000: system.mem_ctrls: Timing Read : 0 166672  4808000 
4808000: system.mem_ctrls: Timing Read : 0 524800  4808000 
4808500: system.mem_ctrls: Timing Read : 0 166672  4808500 
4809000: system.mem_ctrls: Timing Read : 0 166680  4809000 
4809500: system.mem_ctrls: Timing Read : 0 166680  4809500 
4811000: system.mem_ctrls: Timing Read : 0 166688  4811000 
4812000: system.mem_ctrls: Timing Read : 0 166688  4812000 
4812000: system.mem_ctrls: Timing Read : 0 524808  4812000 
4812500: system.mem_ctrls: Timing Read : 0 166696  4812500 
4814000: system.mem_ctrls: Timing Read : 0 166592  4814000 
4814500: system.mem_ctrls: Timing Read : 0 166600  4814500 
4814500: system.mem_ctrls: Timing Read : 0 524832  4814500 
4815500: system.mem_ctrls: Timing Read : 0 166600  4815500 
4817000: system.mem_ctrls: Timing Read : 0 166608  4817000 
4817000: system.mem_ctrls: Timing Writ : 1 618499  4817000 
4817500: system.mem_ctrls: Timing Read : 0 166608  4817500 
4817500: system.mem_ctrls: Timing Read : 0 524808  4817500 
4818000: system.mem_ctrls: Timing Read : 0 166608  4818000 
4818500: system.mem_ctrls: Timing Read : 0 166616  4818500 
4818500: system.mem_ctrls: Timing Read : 0 524768  4818500 
4819000: system.mem_ctrls: Timing Read : 0 166616  4819000 
4819500: system.mem_ctrls: Timing Read : 0 166616  4819500 
4820500: system.mem_ctrls: Timing Read : 0 166624  4820500 
4820500: system.mem_ctrls: Timing Writ : 1 524808  4820500 
4821000: system.mem_ctrls: Timing Read : 0 166624  4821000 
4822500: system.mem_ctrls: Timing Read : 0 166624  4822500 
4823000: system.mem_ctrls: Timing Read : 0 166632  4823000 
4823500: system.mem_ctrls: Timing Read : 0 166632  4823500 
4824000: system.mem_ctrls: Timing Read : 0 166632  4824000 
4825000: system.mem_ctrls: Timing Read : 0 166632  4825000 
4825500: system.mem_ctrls: Timing Read : 0 166640  4825500 
4826500: system.mem_ctrls: Timing Read : 0 166640  4826500 
4827000: system.mem_ctrls: Timing Read : 0 166640  4827000 
4828500: system.mem_ctrls: Timing Read : 0 166664  4828500 
4829500: system.mem_ctrls: Timing Read : 0 166664  4829500 
4829500: system.mem_ctrls: Timing Read : 0 607184  4829500 
4831000: system.mem_ctrls: Timing Read : 0 166664  4831000 
4831000: system.mem_ctrls: Timing Read : 0 607192  4831000 
4832500: system.mem_ctrls: Timing Read : 0 166672  4832500 
4832500: system.mem_ctrls: Timing Read : 0 607200  4832500 
4834000: system.mem_ctrls: Timing Read : 0 166672  4834000 
4834000: system.mem_ctrls: Timing Read : 0 607208  4834000 
4835500: system.mem_ctrls: Timing Read : 0 47128  4835500 
4836000: system.mem_ctrls: Timing Read : 0 47136  4836000 
4836500: system.mem_ctrls: Timing Read : 0 47136  4836500 
4838000: system.mem_ctrls: Timing Read : 0 47136  4838000 
4838500: system.mem_ctrls: Timing Read : 0 47136  4838500 
4840000: system.mem_ctrls: Timing Read : 0 47040  4840000 
4840000: system.mem_ctrls: Timing Read : 0 524808  4840000 
4840500: system.mem_ctrls: Timing Read : 0 47040  4840500 
4840500: system.mem_ctrls: Timing Read : 0 524816  4840500 
4841000: system.mem_ctrls: Timing Read : 0 47048  4841000 
4841500: system.mem_ctrls: Timing Read : 0 47048  4841500 
4843000: system.mem_ctrls: Timing Read : 0 47104  4843000 
4843500: system.mem_ctrls: Timing Read : 0 47112  4843500 
4844000: system.mem_ctrls: Timing Read : 0 47112  4844000 
4845500: system.mem_ctrls: Timing Read : 0 47112  4845500 
4846000: system.mem_ctrls: Timing Read : 0 47120  4846000 
4846000: system.mem_ctrls: Timing Read : 0 524984  4846000 
4846500: system.mem_ctrls: Timing Read : 0 47120  4846500 
4846500: system.mem_ctrls: Timing Read : 0 382056  4846500 
4847500: system.mem_ctrls: Timing Read : 0 47120  4847500 
4848000: system.mem_ctrls: Timing Read : 0 47128  4848000 
4848500: system.mem_ctrls: Timing Read : 0 47128  4848500 
4849000: system.mem_ctrls: Timing Read : 0 47128  4849000 
4849500: system.mem_ctrls: Timing Read : 0 397400  4849500 
4850000: system.mem_ctrls: Timing Writ : 1 607208  4850000 
4851500: system.mem_ctrls: Timing Read : 0 166448  4851500 
4851500: system.mem_ctrls: Timing Writ : 1 607200  4851500 
4852500: system.mem_ctrls: Timing Read : 0 166448  4852500 
4853000: system.mem_ctrls: Timing Read : 0 166448  4853000 
4853000: system.mem_ctrls: Timing Writ : 1 607192  4853000 
4854000: system.mem_ctrls: Timing Read : 0 166448  4854000 
4854500: system.mem_ctrls: Timing Read : 0 166456  4854500 
4855000: system.mem_ctrls: Timing Read : 0 166456  4855000 
4855000: system.mem_ctrls: Timing Writ : 1 607184  4855000 
4856000: system.mem_ctrls: Timing Read : 0 166456  4856000 
4856000: system.mem_ctrls: Timing Read : 0 524768  4856000 
4856500: system.mem_ctrls: Timing Read : 0 166456  4856500 
4857500: system.mem_ctrls: Timing Read : 0 166456  4857500 
4858000: system.mem_ctrls: Timing Read : 0 166464  4858000 
4859500: system.mem_ctrls: Timing Read : 0 166464  4859500 
4860500: system.mem_ctrls: Timing Read : 0 166464  4860500 
4861000: system.mem_ctrls: Timing Read : 0 166472  4861000 
4862500: system.mem_ctrls: Timing Read : 0 166672  4862500 
4862500: system.mem_ctrls: Timing Read : 0 524800  4862500 
4863000: system.mem_ctrls: Timing Read : 0 166672  4863000 
4863500: system.mem_ctrls: Timing Read : 0 166680  4863500 
4864000: system.mem_ctrls: Timing Read : 0 166680  4864000 
4865500: system.mem_ctrls: Timing Read : 0 166688  4865500 
4866500: system.mem_ctrls: Timing Read : 0 166688  4866500 
4866500: system.mem_ctrls: Timing Read : 0 524808  4866500 
4867000: system.mem_ctrls: Timing Read : 0 166696  4867000 
4868500: system.mem_ctrls: Timing Read : 0 166592  4868500 
4869000: system.mem_ctrls: Timing Read : 0 166600  4869000 
4869000: system.mem_ctrls: Timing Read : 0 524832  4869000 
4870000: system.mem_ctrls: Timing Read : 0 166600  4870000 
4871500: system.mem_ctrls: Timing Read : 0 166608  4871500 
4871500: system.mem_ctrls: Timing Writ : 1 618500  4871500 
4872000: system.mem_ctrls: Timing Read : 0 166608  4872000 
4872000: system.mem_ctrls: Timing Read : 0 524808  4872000 
4872500: system.mem_ctrls: Timing Read : 0 166608  4872500 
4873000: system.mem_ctrls: Timing Read : 0 166616  4873000 
4873000: system.mem_ctrls: Timing Read : 0 524768  4873000 
4873500: system.mem_ctrls: Timing Read : 0 166616  4873500 
4874000: system.mem_ctrls: Timing Read : 0 166616  4874000 
4875000: system.mem_ctrls: Timing Read : 0 166624  4875000 
4875000: system.mem_ctrls: Timing Writ : 1 524808  4875000 
4875500: system.mem_ctrls: Timing Read : 0 166624  4875500 
4877000: system.mem_ctrls: Timing Read : 0 166624  4877000 
4877500: system.mem_ctrls: Timing Read : 0 166632  4877500 
4878000: system.mem_ctrls: Timing Read : 0 166632  4878000 
4878500: system.mem_ctrls: Timing Read : 0 166632  4878500 
4879500: system.mem_ctrls: Timing Read : 0 166632  4879500 
4880000: system.mem_ctrls: Timing Read : 0 166640  4880000 
4881000: system.mem_ctrls: Timing Read : 0 166640  4881000 
4881500: system.mem_ctrls: Timing Read : 0 166640  4881500 
4883000: system.mem_ctrls: Timing Read : 0 166664  4883000 
4884000: system.mem_ctrls: Timing Read : 0 166664  4884000 
4884000: system.mem_ctrls: Timing Read : 0 607184  4884000 
4885500: system.mem_ctrls: Timing Read : 0 166664  4885500 
4885500: system.mem_ctrls: Timing Read : 0 607192  4885500 
4887000: system.mem_ctrls: Timing Read : 0 166672  4887000 
4887000: system.mem_ctrls: Timing Read : 0 607200  4887000 
4888500: system.mem_ctrls: Timing Read : 0 166672  4888500 
4888500: system.mem_ctrls: Timing Read : 0 607208  4888500 
4890000: system.mem_ctrls: Timing Read : 0 47128  4890000 
4890500: system.mem_ctrls: Timing Read : 0 47136  4890500 
4891000: system.mem_ctrls: Timing Read : 0 47136  4891000 
4892500: system.mem_ctrls: Timing Read : 0 47136  4892500 
4893000: system.mem_ctrls: Timing Read : 0 47136  4893000 
4894500: system.mem_ctrls: Timing Read : 0 47040  4894500 
4894500: system.mem_ctrls: Timing Read : 0 524808  4894500 
4895000: system.mem_ctrls: Timing Read : 0 47040  4895000 
4895000: system.mem_ctrls: Timing Read : 0 524816  4895000 
4895500: system.mem_ctrls: Timing Read : 0 47048  4895500 
4896000: system.mem_ctrls: Timing Read : 0 47048  4896000 
4897500: system.mem_ctrls: Timing Read : 0 47104  4897500 
4898000: system.mem_ctrls: Timing Read : 0 47112  4898000 
4898500: system.mem_ctrls: Timing Read : 0 47112  4898500 
4900000: system.mem_ctrls: Timing Read : 0 47112  4900000 
4900500: system.mem_ctrls: Timing Read : 0 47120  4900500 
4900500: system.mem_ctrls: Timing Read : 0 524984  4900500 
4901000: system.mem_ctrls: Timing Read : 0 47120  4901000 
4901000: system.mem_ctrls: Timing Read : 0 382057  4901000 
4902000: system.mem_ctrls: Timing Read : 0 47120  4902000 
4902500: system.mem_ctrls: Timing Read : 0 47128  4902500 
4903000: system.mem_ctrls: Timing Read : 0 47128  4903000 
4903500: system.mem_ctrls: Timing Read : 0 47128  4903500 
4904000: system.mem_ctrls: Timing Read : 0 397400  4904000 
4904500: system.mem_ctrls: Timing Writ : 1 607208  4904500 
4906000: system.mem_ctrls: Timing Read : 0 166448  4906000 
4906000: system.mem_ctrls: Timing Writ : 1 607200  4906000 
4907000: system.mem_ctrls: Timing Read : 0 166448  4907000 
4907500: system.mem_ctrls: Timing Read : 0 166448  4907500 
4907500: system.mem_ctrls: Timing Writ : 1 607192  4907500 
4908500: system.mem_ctrls: Timing Read : 0 166448  4908500 
4909000: system.mem_ctrls: Timing Read : 0 166456  4909000 
4909500: system.mem_ctrls: Timing Read : 0 166456  4909500 
4909500: system.mem_ctrls: Timing Writ : 1 607184  4909500 
4910500: system.mem_ctrls: Timing Read : 0 166456  4910500 
4910500: system.mem_ctrls: Timing Read : 0 524768  4910500 
4911000: system.mem_ctrls: Timing Read : 0 166456  4911000 
4912000: system.mem_ctrls: Timing Read : 0 166456  4912000 
4912500: system.mem_ctrls: Timing Read : 0 166464  4912500 
4914000: system.mem_ctrls: Timing Read : 0 166464  4914000 
4915000: system.mem_ctrls: Timing Read : 0 166464  4915000 
4915500: system.mem_ctrls: Timing Read : 0 166472  4915500 
4917000: system.mem_ctrls: Timing Read : 0 166672  4917000 
4917000: system.mem_ctrls: Timing Read : 0 524800  4917000 
4917500: system.mem_ctrls: Timing Read : 0 166672  4917500 
4918000: system.mem_ctrls: Timing Read : 0 166680  4918000 
4918500: system.mem_ctrls: Timing Read : 0 166680  4918500 
4920000: system.mem_ctrls: Timing Read : 0 166688  4920000 
4921000: system.mem_ctrls: Timing Read : 0 166688  4921000 
4921000: system.mem_ctrls: Timing Read : 0 524808  4921000 
4921500: system.mem_ctrls: Timing Read : 0 166696  4921500 
4923000: system.mem_ctrls: Timing Read : 0 166592  4923000 
4923500: system.mem_ctrls: Timing Read : 0 166600  4923500 
4923500: system.mem_ctrls: Timing Read : 0 524832  4923500 
4924500: system.mem_ctrls: Timing Read : 0 166600  4924500 
4926000: system.mem_ctrls: Timing Read : 0 166608  4926000 
4926000: system.mem_ctrls: Timing Writ : 1 618501  4926000 
4926500: system.mem_ctrls: Timing Read : 0 166608  4926500 
4926500: system.mem_ctrls: Timing Read : 0 524808  4926500 
4927000: system.mem_ctrls: Timing Read : 0 166608  4927000 
4927500: system.mem_ctrls: Timing Read : 0 166616  4927500 
4927500: system.mem_ctrls: Timing Read : 0 524768  4927500 
4928000: system.mem_ctrls: Timing Read : 0 166616  4928000 
4928500: system.mem_ctrls: Timing Read : 0 166616  4928500 
4929500: system.mem_ctrls: Timing Read : 0 166624  4929500 
4929500: system.mem_ctrls: Timing Writ : 1 524808  4929500 
4930000: system.mem_ctrls: Timing Read : 0 166624  4930000 
4931500: system.mem_ctrls: Timing Read : 0 166624  4931500 
4932000: system.mem_ctrls: Timing Read : 0 166632  4932000 
4932500: system.mem_ctrls: Timing Read : 0 166632  4932500 
4933000: system.mem_ctrls: Timing Read : 0 166632  4933000 
4934000: system.mem_ctrls: Timing Read : 0 166632  4934000 
4934500: system.mem_ctrls: Timing Read : 0 166640  4934500 
4935500: system.mem_ctrls: Timing Read : 0 166640  4935500 
4936000: system.mem_ctrls: Timing Read : 0 166640  4936000 
4937500: system.mem_ctrls: Timing Read : 0 166664  4937500 
4938500: system.mem_ctrls: Timing Read : 0 166664  4938500 
4938500: system.mem_ctrls: Timing Read : 0 607184  4938500 
4940000: system.mem_ctrls: Timing Read : 0 166664  4940000 
4940000: system.mem_ctrls: Timing Read : 0 607192  4940000 
4941500: system.mem_ctrls: Timing Read : 0 166672  4941500 
4941500: system.mem_ctrls: Timing Read : 0 607200  4941500 
4943000: system.mem_ctrls: Timing Read : 0 166672  4943000 
4943000: system.mem_ctrls: Timing Read : 0 607208  4943000 
4944500: system.mem_ctrls: Timing Read : 0 47128  4944500 
4945000: system.mem_ctrls: Timing Read : 0 47136  4945000 
4945500: system.mem_ctrls: Timing Read : 0 47136  4945500 
4947000: system.mem_ctrls: Timing Read : 0 47136  4947000 
4947500: system.mem_ctrls: Timing Read : 0 47136  4947500 
4949000: system.mem_ctrls: Timing Read : 0 47040  4949000 
4949000: system.mem_ctrls: Timing Read : 0 524808  4949000 
4949500: system.mem_ctrls: Timing Read : 0 47040  4949500 
4949500: system.mem_ctrls: Timing Read : 0 524816  4949500 
4950000: system.mem_ctrls: Timing Read : 0 47048  4950000 
4950500: system.mem_ctrls: Timing Read : 0 47048  4950500 
4952000: system.mem_ctrls: Timing Read : 0 47104  4952000 
4952500: system.mem_ctrls: Timing Read : 0 47112  4952500 
4953000: system.mem_ctrls: Timing Read : 0 47112  4953000 
4954500: system.mem_ctrls: Timing Read : 0 47112  4954500 
4955000: system.mem_ctrls: Timing Read : 0 47120  4955000 
4955000: system.mem_ctrls: Timing Read : 0 524984  4955000 
4955500: system.mem_ctrls: Timing Read : 0 47120  4955500 
4955500: system.mem_ctrls: Timing Read : 0 382058  4955500 
4956500: system.mem_ctrls: Timing Read : 0 47120  4956500 
4957000: system.mem_ctrls: Timing Read : 0 47128  4957000 
4957500: system.mem_ctrls: Timing Read : 0 47128  4957500 
4958000: system.mem_ctrls: Timing Read : 0 47128  4958000 
4958500: system.mem_ctrls: Timing Read : 0 397400  4958500 
4959000: system.mem_ctrls: Timing Writ : 1 607208  4959000 
4960500: system.mem_ctrls: Timing Read : 0 166448  4960500 
4960500: system.mem_ctrls: Timing Writ : 1 607200  4960500 
4961500: system.mem_ctrls: Timing Read : 0 166448  4961500 
4962000: system.mem_ctrls: Timing Read : 0 166448  4962000 
4962000: system.mem_ctrls: Timing Writ : 1 607192  4962000 
4963000: system.mem_ctrls: Timing Read : 0 166448  4963000 
4963500: system.mem_ctrls: Timing Read : 0 166456  4963500 
4964000: system.mem_ctrls: Timing Read : 0 166456  4964000 
4964000: system.mem_ctrls: Timing Writ : 1 607184  4964000 
4965000: system.mem_ctrls: Timing Read : 0 166456  4965000 
4965000: system.mem_ctrls: Timing Read : 0 524768  4965000 
4965500: system.mem_ctrls: Timing Read : 0 166456  4965500 
4966500: system.mem_ctrls: Timing Read : 0 166456  4966500 
4967000: system.mem_ctrls: Timing Read : 0 166464  4967000 
4968500: system.mem_ctrls: Timing Read : 0 166464  4968500 
4969500: system.mem_ctrls: Timing Read : 0 166464  4969500 
4970000: system.mem_ctrls: Timing Read : 0 166472  4970000 
4971500: system.mem_ctrls: Timing Read : 0 166672  4971500 
4971500: system.mem_ctrls: Timing Read : 0 524800  4971500 
4972000: system.mem_ctrls: Timing Read : 0 166672  4972000 
4972500: system.mem_ctrls: Timing Read : 0 166680  4972500 
4973000: system.mem_ctrls: Timing Read : 0 166680  4973000 
4974500: system.mem_ctrls: Timing Read : 0 166688  4974500 
4975500: system.mem_ctrls: Timing Read : 0 166688  4975500 
4975500: system.mem_ctrls: Timing Read : 0 524808  4975500 
4976000: system.mem_ctrls: Timing Read : 0 166696  4976000 
4977500: system.mem_ctrls: Timing Read : 0 166592  4977500 
4978000: system.mem_ctrls: Timing Read : 0 166600  4978000 
4978000: system.mem_ctrls: Timing Read : 0 524832  4978000 
4979000: system.mem_ctrls: Timing Read : 0 166600  4979000 
4980500: system.mem_ctrls: Timing Read : 0 166608  4980500 
4980500: system.mem_ctrls: Timing Writ : 1 618502  4980500 
4981000: system.mem_ctrls: Timing Read : 0 166608  4981000 
4981000: system.mem_ctrls: Timing Read : 0 524808  4981000 
4981500: system.mem_ctrls: Timing Read : 0 166608  4981500 
4982000: system.mem_ctrls: Timing Read : 0 166616  4982000 
4982000: system.mem_ctrls: Timing Read : 0 524768  4982000 
4982500: system.mem_ctrls: Timing Read : 0 166616  4982500 
4983000: system.mem_ctrls: Timing Read : 0 166616  4983000 
4984000: system.mem_ctrls: Timing Read : 0 166624  4984000 
4984000: system.mem_ctrls: Timing Writ : 1 524808  4984000 
4984500: system.mem_ctrls: Timing Read : 0 166624  4984500 
4986000: system.mem_ctrls: Timing Read : 0 166624  4986000 
4986500: system.mem_ctrls: Timing Read : 0 166632  4986500 
4987000: system.mem_ctrls: Timing Read : 0 166632  4987000 
4987500: system.mem_ctrls: Timing Read : 0 166632  4987500 
4988500: system.mem_ctrls: Timing Read : 0 166632  4988500 
4989000: system.mem_ctrls: Timing Read : 0 166640  4989000 
4990000: system.mem_ctrls: Timing Read : 0 166640  4990000 
4990500: system.mem_ctrls: Timing Read : 0 166640  4990500 
4992000: system.mem_ctrls: Timing Read : 0 166664  4992000 
4993000: system.mem_ctrls: Timing Read : 0 166664  4993000 
4993000: system.mem_ctrls: Timing Read : 0 607184  4993000 
4994500: system.mem_ctrls: Timing Read : 0 166664  4994500 
4994500: system.mem_ctrls: Timing Read : 0 607192  4994500 
4996000: system.mem_ctrls: Timing Read : 0 166672  4996000 
4996000: system.mem_ctrls: Timing Read : 0 607200  4996000 
4997500: system.mem_ctrls: Timing Read : 0 166672  4997500 
4997500: system.mem_ctrls: Timing Read : 0 607208  4997500 
4999000: system.mem_ctrls: Timing Read : 0 47128  4999000 
4999500: system.mem_ctrls: Timing Read : 0 47136  4999500 
5000000: system.mem_ctrls: Timing Read : 0 47136  5000000 
5001500: system.mem_ctrls: Timing Read : 0 47136  5001500 
5002000: system.mem_ctrls: Timing Read : 0 47136  5002000 
5003500: system.mem_ctrls: Timing Read : 0 47040  5003500 
5003500: system.mem_ctrls: Timing Read : 0 524808  5003500 
5004000: system.mem_ctrls: Timing Read : 0 47040  5004000 
5004000: system.mem_ctrls: Timing Read : 0 524816  5004000 
5004500: system.mem_ctrls: Timing Read : 0 47048  5004500 
5005000: system.mem_ctrls: Timing Read : 0 47048  5005000 
5006500: system.mem_ctrls: Timing Read : 0 47104  5006500 
5007000: system.mem_ctrls: Timing Read : 0 47112  5007000 
5007500: system.mem_ctrls: Timing Read : 0 47112  5007500 
5009000: system.mem_ctrls: Timing Read : 0 47112  5009000 
5009500: system.mem_ctrls: Timing Read : 0 47120  5009500 
5009500: system.mem_ctrls: Timing Read : 0 524984  5009500 
5010000: system.mem_ctrls: Timing Read : 0 47120  5010000 
5010000: system.mem_ctrls: Timing Read : 0 382059  5010000 
5011000: system.mem_ctrls: Timing Read : 0 47120  5011000 
5011500: system.mem_ctrls: Timing Read : 0 47128  5011500 
5012000: system.mem_ctrls: Timing Read : 0 47128  5012000 
5012500: system.mem_ctrls: Timing Read : 0 47128  5012500 
5013000: system.mem_ctrls: Timing Read : 0 397400  5013000 
5013500: system.mem_ctrls: Timing Writ : 1 607208  5013500 
5015000: system.mem_ctrls: Timing Read : 0 166448  5015000 
5015000: system.mem_ctrls: Timing Writ : 1 607200  5015000 
5016000: system.mem_ctrls: Timing Read : 0 166448  5016000 
5016500: system.mem_ctrls: Timing Read : 0 166448  5016500 
5016500: system.mem_ctrls: Timing Writ : 1 607192  5016500 
5017500: system.mem_ctrls: Timing Read : 0 166448  5017500 
5018000: system.mem_ctrls: Timing Read : 0 166456  5018000 
5018500: system.mem_ctrls: Timing Read : 0 166456  5018500 
5018500: system.mem_ctrls: Timing Writ : 1 607184  5018500 
5019500: system.mem_ctrls: Timing Read : 0 166456  5019500 
5019500: system.mem_ctrls: Timing Read : 0 524768  5019500 
5020000: system.mem_ctrls: Timing Read : 0 166456  5020000 
5021000: system.mem_ctrls: Timing Read : 0 166456  5021000 
5021500: system.mem_ctrls: Timing Read : 0 166464  5021500 
5023000: system.mem_ctrls: Timing Read : 0 166464  5023000 
5024000: system.mem_ctrls: Timing Read : 0 166464  5024000 
5024500: system.mem_ctrls: Timing Read : 0 166472  5024500 
5026000: system.mem_ctrls: Timing Read : 0 166672  5026000 
5026000: system.mem_ctrls: Timing Read : 0 524800  5026000 
5026500: system.mem_ctrls: Timing Read : 0 166672  5026500 
5027000: system.mem_ctrls: Timing Read : 0 166680  5027000 
5027500: system.mem_ctrls: Timing Read : 0 166680  5027500 
5029000: system.mem_ctrls: Timing Read : 0 166688  5029000 
5030000: system.mem_ctrls: Timing Read : 0 166688  5030000 
5030000: system.mem_ctrls: Timing Read : 0 524808  5030000 
5030500: system.mem_ctrls: Timing Read : 0 166696  5030500 
5032000: system.mem_ctrls: Timing Read : 0 166592  5032000 
5032500: system.mem_ctrls: Timing Read : 0 166600  5032500 
5032500: system.mem_ctrls: Timing Read : 0 524832  5032500 
5033500: system.mem_ctrls: Timing Read : 0 166600  5033500 
5035000: system.mem_ctrls: Timing Read : 0 166608  5035000 
5035000: system.mem_ctrls: Timing Writ : 1 618503  5035000 
5035500: system.mem_ctrls: Timing Read : 0 166608  5035500 
5035500: system.mem_ctrls: Timing Read : 0 524808  5035500 
5036000: system.mem_ctrls: Timing Read : 0 166608  5036000 
5036500: system.mem_ctrls: Timing Read : 0 166616  5036500 
5036500: system.mem_ctrls: Timing Read : 0 524768  5036500 
5037000: system.mem_ctrls: Timing Read : 0 166616  5037000 
5037500: system.mem_ctrls: Timing Read : 0 166616  5037500 
5038500: system.mem_ctrls: Timing Read : 0 166624  5038500 
5038500: system.mem_ctrls: Timing Writ : 1 524808  5038500 
5039000: system.mem_ctrls: Timing Read : 0 166624  5039000 
5040500: system.mem_ctrls: Timing Read : 0 166624  5040500 
5041000: system.mem_ctrls: Timing Read : 0 166632  5041000 
5041500: system.mem_ctrls: Timing Read : 0 166632  5041500 
5042000: system.mem_ctrls: Timing Read : 0 166632  5042000 
5043000: system.mem_ctrls: Timing Read : 0 166632  5043000 
5043500: system.mem_ctrls: Timing Read : 0 166640  5043500 
5044500: system.mem_ctrls: Timing Read : 0 166640  5044500 
5045000: system.mem_ctrls: Timing Read : 0 166640  5045000 
5046500: system.mem_ctrls: Timing Read : 0 166664  5046500 
5047500: system.mem_ctrls: Timing Read : 0 166664  5047500 
5047500: system.mem_ctrls: Timing Read : 0 607184  5047500 
5049000: system.mem_ctrls: Timing Read : 0 166664  5049000 
5049000: system.mem_ctrls: Timing Read : 0 607192  5049000 
5050500: system.mem_ctrls: Timing Read : 0 166672  5050500 
5050500: system.mem_ctrls: Timing Read : 0 607200  5050500 
5052000: system.mem_ctrls: Timing Read : 0 166672  5052000 
5052000: system.mem_ctrls: Timing Read : 0 607208  5052000 
5053500: system.mem_ctrls: Timing Read : 0 47128  5053500 
5054000: system.mem_ctrls: Timing Read : 0 47136  5054000 
5054500: system.mem_ctrls: Timing Read : 0 47136  5054500 
5056000: system.mem_ctrls: Timing Read : 0 47136  5056000 
5056500: system.mem_ctrls: Timing Read : 0 47136  5056500 
5058000: system.mem_ctrls: Timing Read : 0 47040  5058000 
5058000: system.mem_ctrls: Timing Read : 0 524808  5058000 
5058500: system.mem_ctrls: Timing Read : 0 47040  5058500 
5058500: system.mem_ctrls: Timing Read : 0 524816  5058500 
5059000: system.mem_ctrls: Timing Read : 0 47048  5059000 
5059500: system.mem_ctrls: Timing Read : 0 47048  5059500 
5061000: system.mem_ctrls: Timing Read : 0 47104  5061000 
5061500: system.mem_ctrls: Timing Read : 0 47112  5061500 
5062000: system.mem_ctrls: Timing Read : 0 47112  5062000 
5063500: system.mem_ctrls: Timing Read : 0 47112  5063500 
5064000: system.mem_ctrls: Timing Read : 0 47120  5064000 
5064000: system.mem_ctrls: Timing Read : 0 524984  5064000 
5064500: system.mem_ctrls: Timing Read : 0 47120  5064500 
5064500: system.mem_ctrls: Timing Read : 0 382060  5064500 
5065500: system.mem_ctrls: Timing Read : 0 47120  5065500 
5066000: system.mem_ctrls: Timing Read : 0 47128  5066000 
5066500: system.mem_ctrls: Timing Read : 0 47128  5066500 
5067000: system.mem_ctrls: Timing Read : 0 47128  5067000 
5067500: system.mem_ctrls: Timing Read : 0 397400  5067500 
5068000: system.mem_ctrls: Timing Writ : 1 607208  5068000 
5069500: system.mem_ctrls: Timing Read : 0 166448  5069500 
5069500: system.mem_ctrls: Timing Writ : 1 607200  5069500 
5070500: system.mem_ctrls: Timing Read : 0 166448  5070500 
5071000: system.mem_ctrls: Timing Read : 0 166448  5071000 
5071000: system.mem_ctrls: Timing Writ : 1 607192  5071000 
5072000: system.mem_ctrls: Timing Read : 0 166448  5072000 
5072500: system.mem_ctrls: Timing Read : 0 166456  5072500 
5073000: system.mem_ctrls: Timing Read : 0 166456  5073000 
5073000: system.mem_ctrls: Timing Writ : 1 607184  5073000 
5074000: system.mem_ctrls: Timing Read : 0 166456  5074000 
5074000: system.mem_ctrls: Timing Read : 0 524768  5074000 
5074500: system.mem_ctrls: Timing Read : 0 166456  5074500 
5075500: system.mem_ctrls: Timing Read : 0 166456  5075500 
5076000: system.mem_ctrls: Timing Read : 0 166464  5076000 
5077500: system.mem_ctrls: Timing Read : 0 166464  5077500 
5078500: system.mem_ctrls: Timing Read : 0 166464  5078500 
5079000: system.mem_ctrls: Timing Read : 0 166472  5079000 
5080500: system.mem_ctrls: Timing Read : 0 166672  5080500 
5080500: system.mem_ctrls: Timing Read : 0 524800  5080500 
5081000: system.mem_ctrls: Timing Read : 0 166672  5081000 
5081500: system.mem_ctrls: Timing Read : 0 166680  5081500 
5082000: system.mem_ctrls: Timing Read : 0 166680  5082000 
5083500: system.mem_ctrls: Timing Read : 0 166688  5083500 
5084500: system.mem_ctrls: Timing Read : 0 166688  5084500 
5084500: system.mem_ctrls: Timing Read : 0 524808  5084500 
5085000: system.mem_ctrls: Timing Read : 0 166696  5085000 
5086500: system.mem_ctrls: Timing Read : 0 166592  5086500 
5087000: system.mem_ctrls: Timing Read : 0 166600  5087000 
5087000: system.mem_ctrls: Timing Read : 0 524832  5087000 
5088000: system.mem_ctrls: Timing Read : 0 166600  5088000 
5089500: system.mem_ctrls: Timing Read : 0 166608  5089500 
5089500: system.mem_ctrls: Timing Writ : 1 618504  5089500 
5090000: system.mem_ctrls: Timing Read : 0 166608  5090000 
5090000: system.mem_ctrls: Timing Read : 0 524808  5090000 
5090500: system.mem_ctrls: Timing Read : 0 166608  5090500 
5091000: system.mem_ctrls: Timing Read : 0 166616  5091000 
5091000: system.mem_ctrls: Timing Read : 0 524768  5091000 
5091500: system.mem_ctrls: Timing Read : 0 166616  5091500 
5092000: system.mem_ctrls: Timing Read : 0 166616  5092000 
5093000: system.mem_ctrls: Timing Read : 0 166624  5093000 
5093000: system.mem_ctrls: Timing Writ : 1 524808  5093000 
5093500: system.mem_ctrls: Timing Read : 0 166624  5093500 
5095000: system.mem_ctrls: Timing Read : 0 166624  5095000 
5095500: system.mem_ctrls: Timing Read : 0 166632  5095500 
5096000: system.mem_ctrls: Timing Read : 0 166632  5096000 
5096500: system.mem_ctrls: Timing Read : 0 166632  5096500 
5097500: system.mem_ctrls: Timing Read : 0 166632  5097500 
5098000: system.mem_ctrls: Timing Read : 0 166640  5098000 
5099000: system.mem_ctrls: Timing Read : 0 166640  5099000 
5099500: system.mem_ctrls: Timing Read : 0 166640  5099500 
5101000: system.mem_ctrls: Timing Read : 0 166664  5101000 
5102000: system.mem_ctrls: Timing Read : 0 166664  5102000 
5102000: system.mem_ctrls: Timing Read : 0 607184  5102000 
5103500: system.mem_ctrls: Timing Read : 0 166664  5103500 
5103500: system.mem_ctrls: Timing Read : 0 607192  5103500 
5105000: system.mem_ctrls: Timing Read : 0 166672  5105000 
5105000: system.mem_ctrls: Timing Read : 0 607200  5105000 
5106500: system.mem_ctrls: Timing Read : 0 166672  5106500 
5106500: system.mem_ctrls: Timing Read : 0 607208  5106500 
5108000: system.mem_ctrls: Timing Read : 0 47128  5108000 
5108500: system.mem_ctrls: Timing Read : 0 47136  5108500 
5109000: system.mem_ctrls: Timing Read : 0 47136  5109000 
5110500: system.mem_ctrls: Timing Read : 0 47136  5110500 
5111000: system.mem_ctrls: Timing Read : 0 47136  5111000 
5112500: system.mem_ctrls: Timing Read : 0 47040  5112500 
5112500: system.mem_ctrls: Timing Read : 0 524808  5112500 
5113000: system.mem_ctrls: Timing Read : 0 47040  5113000 
5113000: system.mem_ctrls: Timing Read : 0 524816  5113000 
5113500: system.mem_ctrls: Timing Read : 0 47048  5113500 
5114000: system.mem_ctrls: Timing Read : 0 47048  5114000 
5115500: system.mem_ctrls: Timing Read : 0 47104  5115500 
5116000: system.mem_ctrls: Timing Read : 0 47112  5116000 
5116500: system.mem_ctrls: Timing Read : 0 47112  5116500 
5118000: system.mem_ctrls: Timing Read : 0 47112  5118000 
5118500: system.mem_ctrls: Timing Read : 0 47120  5118500 
5118500: system.mem_ctrls: Timing Read : 0 524984  5118500 
5119000: system.mem_ctrls: Timing Read : 0 47120  5119000 
5119000: system.mem_ctrls: Timing Read : 0 382061  5119000 
5120000: system.mem_ctrls: Timing Read : 0 47120  5120000 
5120500: system.mem_ctrls: Timing Read : 0 47128  5120500 
5121000: system.mem_ctrls: Timing Read : 0 47128  5121000 
5121500: system.mem_ctrls: Timing Read : 0 47128  5121500 
5122000: system.mem_ctrls: Timing Read : 0 397400  5122000 
5122500: system.mem_ctrls: Timing Writ : 1 607208  5122500 
5124000: system.mem_ctrls: Timing Read : 0 166448  5124000 
5124000: system.mem_ctrls: Timing Writ : 1 607200  5124000 
5125000: system.mem_ctrls: Timing Read : 0 166448  5125000 
5125500: system.mem_ctrls: Timing Read : 0 166448  5125500 
5125500: system.mem_ctrls: Timing Writ : 1 607192  5125500 
5126500: system.mem_ctrls: Timing Read : 0 166448  5126500 
5127000: system.mem_ctrls: Timing Read : 0 166456  5127000 
5127500: system.mem_ctrls: Timing Read : 0 166456  5127500 
5127500: system.mem_ctrls: Timing Writ : 1 607184  5127500 
5128500: system.mem_ctrls: Timing Read : 0 166456  5128500 
5128500: system.mem_ctrls: Timing Read : 0 524768  5128500 
5129000: system.mem_ctrls: Timing Read : 0 166456  5129000 
5130000: system.mem_ctrls: Timing Read : 0 166456  5130000 
5130500: system.mem_ctrls: Timing Read : 0 166464  5130500 
5132000: system.mem_ctrls: Timing Read : 0 166464  5132000 
5133000: system.mem_ctrls: Timing Read : 0 166464  5133000 
5133500: system.mem_ctrls: Timing Read : 0 166472  5133500 
5135000: system.mem_ctrls: Timing Read : 0 166672  5135000 
5135000: system.mem_ctrls: Timing Read : 0 524800  5135000 
5135500: system.mem_ctrls: Timing Read : 0 166672  5135500 
5136000: system.mem_ctrls: Timing Read : 0 166680  5136000 
5136500: system.mem_ctrls: Timing Read : 0 166680  5136500 
5138000: system.mem_ctrls: Timing Read : 0 166688  5138000 
5139000: system.mem_ctrls: Timing Read : 0 166688  5139000 
5139000: system.mem_ctrls: Timing Read : 0 524808  5139000 
5139500: system.mem_ctrls: Timing Read : 0 166696  5139500 
5141000: system.mem_ctrls: Timing Read : 0 166592  5141000 
5141500: system.mem_ctrls: Timing Read : 0 166600  5141500 
5141500: system.mem_ctrls: Timing Read : 0 524832  5141500 
5142500: system.mem_ctrls: Timing Read : 0 166600  5142500 
5144000: system.mem_ctrls: Timing Read : 0 166608  5144000 
5144000: system.mem_ctrls: Timing Writ : 1 618505  5144000 
5144500: system.mem_ctrls: Timing Read : 0 166608  5144500 
5144500: system.mem_ctrls: Timing Read : 0 524808  5144500 
5145000: system.mem_ctrls: Timing Read : 0 166608  5145000 
5145500: system.mem_ctrls: Timing Read : 0 166616  5145500 
5145500: system.mem_ctrls: Timing Read : 0 524768  5145500 
5146000: system.mem_ctrls: Timing Read : 0 166616  5146000 
5146500: system.mem_ctrls: Timing Read : 0 166616  5146500 
5147500: system.mem_ctrls: Timing Read : 0 166624  5147500 
5147500: system.mem_ctrls: Timing Writ : 1 524808  5147500 
5148000: system.mem_ctrls: Timing Read : 0 166624  5148000 
5149500: system.mem_ctrls: Timing Read : 0 166624  5149500 
5150000: system.mem_ctrls: Timing Read : 0 166632  5150000 
5150500: system.mem_ctrls: Timing Read : 0 166632  5150500 
5151000: system.mem_ctrls: Timing Read : 0 166632  5151000 
5152000: system.mem_ctrls: Timing Read : 0 166632  5152000 
5152500: system.mem_ctrls: Timing Read : 0 166640  5152500 
5153500: system.mem_ctrls: Timing Read : 0 166640  5153500 
5154000: system.mem_ctrls: Timing Read : 0 166640  5154000 
5155500: system.mem_ctrls: Timing Read : 0 166664  5155500 
5156500: system.mem_ctrls: Timing Read : 0 166664  5156500 
5156500: system.mem_ctrls: Timing Read : 0 607184  5156500 
5158000: system.mem_ctrls: Timing Read : 0 166664  5158000 
5158000: system.mem_ctrls: Timing Read : 0 607192  5158000 
5159500: system.mem_ctrls: Timing Read : 0 166672  5159500 
5159500: system.mem_ctrls: Timing Read : 0 607200  5159500 
5161000: system.mem_ctrls: Timing Read : 0 166672  5161000 
5161000: system.mem_ctrls: Timing Read : 0 607208  5161000 
5162500: system.mem_ctrls: Timing Read : 0 47128  5162500 
5163000: system.mem_ctrls: Timing Read : 0 47136  5163000 
5163500: system.mem_ctrls: Timing Read : 0 47136  5163500 
5165000: system.mem_ctrls: Timing Read : 0 47136  5165000 
5165500: system.mem_ctrls: Timing Read : 0 47136  5165500 
5167000: system.mem_ctrls: Timing Read : 0 47040  5167000 
5167000: system.mem_ctrls: Timing Read : 0 524808  5167000 
5167500: system.mem_ctrls: Timing Read : 0 47040  5167500 
5167500: system.mem_ctrls: Timing Read : 0 524816  5167500 
5168000: system.mem_ctrls: Timing Read : 0 47048  5168000 
5168500: system.mem_ctrls: Timing Read : 0 47048  5168500 
5170000: system.mem_ctrls: Timing Read : 0 47104  5170000 
5170500: system.mem_ctrls: Timing Read : 0 47112  5170500 
5171000: system.mem_ctrls: Timing Read : 0 47112  5171000 
5172500: system.mem_ctrls: Timing Read : 0 47112  5172500 
5173000: system.mem_ctrls: Timing Read : 0 47120  5173000 
5173000: system.mem_ctrls: Timing Read : 0 524984  5173000 
5173500: system.mem_ctrls: Timing Read : 0 47120  5173500 
5173500: system.mem_ctrls: Timing Read : 0 382062  5173500 
5174500: system.mem_ctrls: Timing Read : 0 47120  5174500 
5175000: system.mem_ctrls: Timing Read : 0 47128  5175000 
5175500: system.mem_ctrls: Timing Read : 0 47128  5175500 
5176000: system.mem_ctrls: Timing Read : 0 47128  5176000 
5176500: system.mem_ctrls: Timing Read : 0 397400  5176500 
5177000: system.mem_ctrls: Timing Writ : 1 607208  5177000 
5178500: system.mem_ctrls: Timing Read : 0 166448  5178500 
5178500: system.mem_ctrls: Timing Writ : 1 607200  5178500 
5179500: system.mem_ctrls: Timing Read : 0 166448  5179500 
5180000: system.mem_ctrls: Timing Read : 0 166448  5180000 
5180000: system.mem_ctrls: Timing Writ : 1 607192  5180000 
5181000: system.mem_ctrls: Timing Read : 0 166448  5181000 
5181500: system.mem_ctrls: Timing Read : 0 166456  5181500 
5182000: system.mem_ctrls: Timing Read : 0 166456  5182000 
5182000: system.mem_ctrls: Timing Writ : 1 607184  5182000 
5183000: system.mem_ctrls: Timing Read : 0 166456  5183000 
5183000: system.mem_ctrls: Timing Read : 0 524768  5183000 
5183500: system.mem_ctrls: Timing Read : 0 166456  5183500 
5184500: system.mem_ctrls: Timing Read : 0 166456  5184500 
5185000: system.mem_ctrls: Timing Read : 0 166464  5185000 
5186500: system.mem_ctrls: Timing Read : 0 166464  5186500 
5187500: system.mem_ctrls: Timing Read : 0 166464  5187500 
5188000: system.mem_ctrls: Timing Read : 0 166472  5188000 
5189500: system.mem_ctrls: Timing Read : 0 166672  5189500 
5189500: system.mem_ctrls: Timing Read : 0 524800  5189500 
5190000: system.mem_ctrls: Timing Read : 0 166672  5190000 
5190500: system.mem_ctrls: Timing Read : 0 166680  5190500 
5191000: system.mem_ctrls: Timing Read : 0 166680  5191000 
5192500: system.mem_ctrls: Timing Read : 0 166688  5192500 
5193500: system.mem_ctrls: Timing Read : 0 166688  5193500 
5193500: system.mem_ctrls: Timing Read : 0 524808  5193500 
5194000: system.mem_ctrls: Timing Read : 0 166696  5194000 
5195500: system.mem_ctrls: Timing Read : 0 166592  5195500 
5196000: system.mem_ctrls: Timing Read : 0 166600  5196000 
5196000: system.mem_ctrls: Timing Read : 0 524832  5196000 
5197000: system.mem_ctrls: Timing Read : 0 166600  5197000 
5198500: system.mem_ctrls: Timing Read : 0 166608  5198500 
5198500: system.mem_ctrls: Timing Writ : 1 618506  5198500 
5199000: system.mem_ctrls: Timing Read : 0 166608  5199000 
5199000: system.mem_ctrls: Timing Read : 0 524808  5199000 
5199500: system.mem_ctrls: Timing Read : 0 166608  5199500 
5200000: system.mem_ctrls: Timing Read : 0 166616  5200000 
5200000: system.mem_ctrls: Timing Read : 0 524768  5200000 
5200500: system.mem_ctrls: Timing Read : 0 166616  5200500 
5201000: system.mem_ctrls: Timing Read : 0 166616  5201000 
5202000: system.mem_ctrls: Timing Read : 0 166624  5202000 
5202000: system.mem_ctrls: Timing Writ : 1 524808  5202000 
5202500: system.mem_ctrls: Timing Read : 0 166624  5202500 
5204000: system.mem_ctrls: Timing Read : 0 166624  5204000 
5204500: system.mem_ctrls: Timing Read : 0 166632  5204500 
5205000: system.mem_ctrls: Timing Read : 0 166632  5205000 
5205500: system.mem_ctrls: Timing Read : 0 166632  5205500 
5206500: system.mem_ctrls: Timing Read : 0 166632  5206500 
5207000: system.mem_ctrls: Timing Read : 0 166640  5207000 
5208000: system.mem_ctrls: Timing Read : 0 166640  5208000 
5208500: system.mem_ctrls: Timing Read : 0 166640  5208500 
5210000: system.mem_ctrls: Timing Read : 0 166664  5210000 
5211000: system.mem_ctrls: Timing Read : 0 166664  5211000 
5211000: system.mem_ctrls: Timing Read : 0 607184  5211000 
5212500: system.mem_ctrls: Timing Read : 0 166664  5212500 
5212500: system.mem_ctrls: Timing Read : 0 607192  5212500 
5214000: system.mem_ctrls: Timing Read : 0 166672  5214000 
5214000: system.mem_ctrls: Timing Read : 0 607200  5214000 
5215500: system.mem_ctrls: Timing Read : 0 166672  5215500 
5215500: system.mem_ctrls: Timing Read : 0 607208  5215500 
5217000: system.mem_ctrls: Timing Read : 0 47128  5217000 
5217500: system.mem_ctrls: Timing Read : 0 47136  5217500 
5218000: system.mem_ctrls: Timing Read : 0 47136  5218000 
5219500: system.mem_ctrls: Timing Read : 0 47136  5219500 
5220000: system.mem_ctrls: Timing Read : 0 47136  5220000 
5221500: system.mem_ctrls: Timing Read : 0 47040  5221500 
5221500: system.mem_ctrls: Timing Read : 0 524808  5221500 
5222000: system.mem_ctrls: Timing Read : 0 47040  5222000 
5222000: system.mem_ctrls: Timing Read : 0 524816  5222000 
5222500: system.mem_ctrls: Timing Read : 0 47048  5222500 
5223000: system.mem_ctrls: Timing Read : 0 47048  5223000 
5224500: system.mem_ctrls: Timing Read : 0 47104  5224500 
5225000: system.mem_ctrls: Timing Read : 0 47112  5225000 
5225500: system.mem_ctrls: Timing Read : 0 47112  5225500 
5227000: system.mem_ctrls: Timing Read : 0 47112  5227000 
5227500: system.mem_ctrls: Timing Read : 0 47120  5227500 
5227500: system.mem_ctrls: Timing Read : 0 524984  5227500 
5228000: system.mem_ctrls: Timing Read : 0 47120  5228000 
5228000: system.mem_ctrls: Timing Read : 0 382063  5228000 
5229000: system.mem_ctrls: Timing Read : 0 47120  5229000 
5229500: system.mem_ctrls: Timing Read : 0 47128  5229500 
5230000: system.mem_ctrls: Timing Read : 0 47128  5230000 
5230500: system.mem_ctrls: Timing Read : 0 47128  5230500 
5231000: system.mem_ctrls: Timing Read : 0 397400  5231000 
5231500: system.mem_ctrls: Timing Writ : 1 607208  5231500 
5233000: system.mem_ctrls: Timing Read : 0 166448  5233000 
5233000: system.mem_ctrls: Timing Writ : 1 607200  5233000 
5234000: system.mem_ctrls: Timing Read : 0 166448  5234000 
5234500: system.mem_ctrls: Timing Read : 0 166448  5234500 
5234500: system.mem_ctrls: Timing Writ : 1 607192  5234500 
5235500: system.mem_ctrls: Timing Read : 0 166448  5235500 
5236000: system.mem_ctrls: Timing Read : 0 166456  5236000 
5236500: system.mem_ctrls: Timing Read : 0 166456  5236500 
5236500: system.mem_ctrls: Timing Writ : 1 607184  5236500 
5237500: system.mem_ctrls: Timing Read : 0 166456  5237500 
5237500: system.mem_ctrls: Timing Read : 0 524768  5237500 
5238000: system.mem_ctrls: Timing Read : 0 166456  5238000 
5239000: system.mem_ctrls: Timing Read : 0 166456  5239000 
5239500: system.mem_ctrls: Timing Read : 0 166464  5239500 
5241000: system.mem_ctrls: Timing Read : 0 166464  5241000 
5242000: system.mem_ctrls: Timing Read : 0 166464  5242000 
5242500: system.mem_ctrls: Timing Read : 0 166472  5242500 
5244000: system.mem_ctrls: Timing Read : 0 166672  5244000 
5244000: system.mem_ctrls: Timing Read : 0 524800  5244000 
5244500: system.mem_ctrls: Timing Read : 0 166672  5244500 
5245000: system.mem_ctrls: Timing Read : 0 166680  5245000 
5245500: system.mem_ctrls: Timing Read : 0 166680  5245500 
5247000: system.mem_ctrls: Timing Read : 0 166688  5247000 
5248000: system.mem_ctrls: Timing Read : 0 166688  5248000 
5248000: system.mem_ctrls: Timing Read : 0 524808  5248000 
5248500: system.mem_ctrls: Timing Read : 0 166696  5248500 
5250000: system.mem_ctrls: Timing Read : 0 166592  5250000 
5250500: system.mem_ctrls: Timing Read : 0 166600  5250500 
5250500: system.mem_ctrls: Timing Read : 0 524832  5250500 
5251500: system.mem_ctrls: Timing Read : 0 166600  5251500 
5253000: system.mem_ctrls: Timing Read : 0 166608  5253000 
5253000: system.mem_ctrls: Timing Writ : 1 618507  5253000 
5253500: system.mem_ctrls: Timing Read : 0 166608  5253500 
5253500: system.mem_ctrls: Timing Read : 0 524808  5253500 
5254000: system.mem_ctrls: Timing Read : 0 166608  5254000 
5254500: system.mem_ctrls: Timing Read : 0 166616  5254500 
5254500: system.mem_ctrls: Timing Read : 0 524768  5254500 
5255000: system.mem_ctrls: Timing Read : 0 166616  5255000 
5255500: system.mem_ctrls: Timing Read : 0 166616  5255500 
5256500: system.mem_ctrls: Timing Read : 0 166624  5256500 
5256500: system.mem_ctrls: Timing Writ : 1 524808  5256500 
5257000: system.mem_ctrls: Timing Read : 0 166624  5257000 
5258500: system.mem_ctrls: Timing Read : 0 166624  5258500 
5259000: system.mem_ctrls: Timing Read : 0 166632  5259000 
5259500: system.mem_ctrls: Timing Read : 0 166632  5259500 
5260000: system.mem_ctrls: Timing Read : 0 166632  5260000 
5261000: system.mem_ctrls: Timing Read : 0 166632  5261000 
5261500: system.mem_ctrls: Timing Read : 0 166640  5261500 
5262500: system.mem_ctrls: Timing Read : 0 166640  5262500 
5263000: system.mem_ctrls: Timing Read : 0 166640  5263000 
5264500: system.mem_ctrls: Timing Read : 0 166664  5264500 
5265500: system.mem_ctrls: Timing Read : 0 166664  5265500 
5265500: system.mem_ctrls: Timing Read : 0 607184  5265500 
5267000: system.mem_ctrls: Timing Read : 0 166664  5267000 
5267000: system.mem_ctrls: Timing Read : 0 607192  5267000 
5268500: system.mem_ctrls: Timing Read : 0 166672  5268500 
5268500: system.mem_ctrls: Timing Read : 0 607200  5268500 
5270000: system.mem_ctrls: Timing Read : 0 166672  5270000 
5270000: system.mem_ctrls: Timing Read : 0 607208  5270000 
5271500: system.mem_ctrls: Timing Read : 0 47128  5271500 
5272000: system.mem_ctrls: Timing Read : 0 47136  5272000 
5272500: system.mem_ctrls: Timing Read : 0 47136  5272500 
5274000: system.mem_ctrls: Timing Read : 0 47136  5274000 
5274500: system.mem_ctrls: Timing Read : 0 47136  5274500 
5276000: system.mem_ctrls: Timing Read : 0 47040  5276000 
5276000: system.mem_ctrls: Timing Read : 0 524808  5276000 
5276500: system.mem_ctrls: Timing Read : 0 47040  5276500 
5276500: system.mem_ctrls: Timing Read : 0 524816  5276500 
5277000: system.mem_ctrls: Timing Read : 0 47048  5277000 
5277500: system.mem_ctrls: Timing Read : 0 47048  5277500 
5279000: system.mem_ctrls: Timing Read : 0 47104  5279000 
5279500: system.mem_ctrls: Timing Read : 0 47112  5279500 
5280000: system.mem_ctrls: Timing Read : 0 47112  5280000 
5281500: system.mem_ctrls: Timing Read : 0 47112  5281500 
5282000: system.mem_ctrls: Timing Read : 0 47120  5282000 
5282000: system.mem_ctrls: Timing Read : 0 524984  5282000 
5282500: system.mem_ctrls: Timing Read : 0 47120  5282500 
5282500: system.mem_ctrls: Timing Read : 0 382064  5282500 
5283500: system.mem_ctrls: Timing Read : 0 47120  5283500 
5284000: system.mem_ctrls: Timing Read : 0 47128  5284000 
5284500: system.mem_ctrls: Timing Read : 0 47128  5284500 
5285000: system.mem_ctrls: Timing Read : 0 47128  5285000 
5285500: system.mem_ctrls: Timing Read : 0 397400  5285500 
5286000: system.mem_ctrls: Timing Writ : 1 607208  5286000 
5287500: system.mem_ctrls: Timing Read : 0 166448  5287500 
5287500: system.mem_ctrls: Timing Writ : 1 607200  5287500 
5288500: system.mem_ctrls: Timing Read : 0 166448  5288500 
5289000: system.mem_ctrls: Timing Read : 0 166448  5289000 
5289000: system.mem_ctrls: Timing Writ : 1 607192  5289000 
5290000: system.mem_ctrls: Timing Read : 0 166448  5290000 
5290500: system.mem_ctrls: Timing Read : 0 166456  5290500 
5291000: system.mem_ctrls: Timing Read : 0 166456  5291000 
5291000: system.mem_ctrls: Timing Writ : 1 607184  5291000 
5292000: system.mem_ctrls: Timing Read : 0 166456  5292000 
5292000: system.mem_ctrls: Timing Read : 0 524768  5292000 
5292500: system.mem_ctrls: Timing Read : 0 166456  5292500 
5293500: system.mem_ctrls: Timing Read : 0 166456  5293500 
5294000: system.mem_ctrls: Timing Read : 0 166464  5294000 
5295500: system.mem_ctrls: Timing Read : 0 166464  5295500 
5296500: system.mem_ctrls: Timing Read : 0 166464  5296500 
5297000: system.mem_ctrls: Timing Read : 0 166472  5297000 
5298500: system.mem_ctrls: Timing Read : 0 166672  5298500 
5298500: system.mem_ctrls: Timing Read : 0 524800  5298500 
5299000: system.mem_ctrls: Timing Read : 0 166672  5299000 
5299500: system.mem_ctrls: Timing Read : 0 166680  5299500 
5300000: system.mem_ctrls: Timing Read : 0 166680  5300000 
5301500: system.mem_ctrls: Timing Read : 0 166688  5301500 
5302500: system.mem_ctrls: Timing Read : 0 166688  5302500 
5302500: system.mem_ctrls: Timing Read : 0 524808  5302500 
5303000: system.mem_ctrls: Timing Read : 0 166696  5303000 
5304500: system.mem_ctrls: Timing Read : 0 166592  5304500 
5305000: system.mem_ctrls: Timing Read : 0 166600  5305000 
5305000: system.mem_ctrls: Timing Read : 0 524832  5305000 
5306000: system.mem_ctrls: Timing Read : 0 166600  5306000 
5307500: system.mem_ctrls: Timing Read : 0 166608  5307500 
5307500: system.mem_ctrls: Timing Writ : 1 618508  5307500 
5308000: system.mem_ctrls: Timing Read : 0 166608  5308000 
5308000: system.mem_ctrls: Timing Read : 0 524808  5308000 
5308500: system.mem_ctrls: Timing Read : 0 166608  5308500 
5309000: system.mem_ctrls: Timing Read : 0 166616  5309000 
5309000: system.mem_ctrls: Timing Read : 0 524768  5309000 
5309500: system.mem_ctrls: Timing Read : 0 166616  5309500 
5310000: system.mem_ctrls: Timing Read : 0 166616  5310000 
5311000: system.mem_ctrls: Timing Read : 0 166624  5311000 
5311000: system.mem_ctrls: Timing Writ : 1 524808  5311000 
5311500: system.mem_ctrls: Timing Read : 0 166624  5311500 
5313000: system.mem_ctrls: Timing Read : 0 166624  5313000 
5313500: system.mem_ctrls: Timing Read : 0 166632  5313500 
5314000: system.mem_ctrls: Timing Read : 0 166632  5314000 
5314500: system.mem_ctrls: Timing Read : 0 166632  5314500 
5315500: system.mem_ctrls: Timing Read : 0 166632  5315500 
5316000: system.mem_ctrls: Timing Read : 0 166640  5316000 
5317000: system.mem_ctrls: Timing Read : 0 166640  5317000 
5317500: system.mem_ctrls: Timing Read : 0 166640  5317500 
5319000: system.mem_ctrls: Timing Read : 0 166640  5319000 
5319500: system.mem_ctrls: Timing Read : 0 166648  5319500 
5319500: system.mem_ctrls: Timing Read : 0 524800  5319500 
5320000: system.mem_ctrls: Timing Read : 0 166648  5320000 
5320500: system.mem_ctrls: Timing Read : 0 166648  5320500 
5321000: system.mem_ctrls: Timing Read : 0 166656  5321000 
5322000: system.mem_ctrls: Timing Writ : 1 607176  5322000 
5323500: system.mem_ctrls: Timing Read : 0 163472  5323500 
5324000: system.mem_ctrls: Timing Read : 0 163472  5324000 
5324000: system.mem_ctrls: Timing Writ : 1 607168  5324000 
5325000: system.mem_ctrls: Timing Read : 0 163472  5325000 
5325500: system.mem_ctrls: Timing Read : 0 163472  5325500 
5326000: system.mem_ctrls: Timing Read : 0 163480  5326000 
5327500: system.mem_ctrls: Timing Read : 0 163488  5327500 
5328500: system.mem_ctrls: Timing Writ : 1 607160  5328500 
5330000: system.mem_ctrls: Timing Read : 0 163184  5330000 
5330000: system.mem_ctrls: Timing Writ : 1 607136  5330000 
5330500: system.mem_ctrls: Timing Read : 0 163184  5330500 
5331000: system.mem_ctrls: Timing Read : 0 163192  5331000 
5331000: system.mem_ctrls: Timing Writ : 1 607144  5331000 
5331500: system.mem_ctrls: Timing Read : 0 163192  5331500 
5332000: system.mem_ctrls: Timing Read : 0 163192  5332000 
5332500: system.mem_ctrls: Timing Read : 0 163200  5332500 
5332500: system.mem_ctrls: Timing Writ : 1 607152  5332500 
5333000: system.mem_ctrls: Timing Read : 0 163200  5333000 
5334000: system.mem_ctrls: Timing Read : 0 163200  5334000 
5334500: system.mem_ctrls: Timing Read : 0 163208  5334500 
5334500: system.mem_ctrls: Timing Read : 0 524769  5334500 
5336000: system.mem_ctrls: Timing Read : 0 163208  5336000 
5336500: system.mem_ctrls: Timing Read : 0 163208  5336500 
5337000: system.mem_ctrls: Timing Read : 0 163216  5337000 
5338500: system.mem_ctrls: Timing Read : 0 163352  5338500 
5338500: system.mem_ctrls: Timing Read : 0 524784  5338500 
5339000: system.mem_ctrls: Timing Read : 0 163352  5339000 
5339000: system.mem_ctrls: Timing Read : 0 524800  5339000 
5339500: system.mem_ctrls: Timing Read : 0 163360  5339500 
5340000: system.mem_ctrls: Timing Read : 0 163360  5340000 
5340500: system.mem_ctrls: Timing Read : 0 163368  5340500 
5342000: system.mem_ctrls: Timing Read : 0 163232  5342000 
5342000: system.mem_ctrls: Timing Read : 0 524984  5342000 
5342500: system.mem_ctrls: Timing Read : 0 163240  5342500 
5343000: system.mem_ctrls: Timing Read : 0 163240  5343000 
5343500: system.mem_ctrls: Timing Read : 0 163240  5343500 
5344000: system.mem_ctrls: Timing Read : 0 163248  5344000 
5344500: system.mem_ctrls: Timing Read : 0 163248  5344500 
5345000: system.mem_ctrls: Timing Read : 0 397496  5345000 
5345500: system.mem_ctrls: Timing Writ : 1 607128  5345500 
5347000: system.mem_ctrls: Timing Read : 0 168832  5347000 
5347000: system.mem_ctrls: Timing Writ : 1 607080  5347000 
5347500: system.mem_ctrls: Timing Read : 0 168832  5347500 
5348000: system.mem_ctrls: Timing Read : 0 168840  5348000 
5348000: system.mem_ctrls: Timing Writ : 1 607088  5348000 
5348500: system.mem_ctrls: Timing Read : 0 168840  5348500 
5349000: system.mem_ctrls: Timing Read : 0 168840  5349000 
5349500: system.mem_ctrls: Timing Read : 0 168848  5349500 
5349500: system.mem_ctrls: Timing Writ : 1 607096  5349500 
5350000: system.mem_ctrls: Timing Read : 0 168848  5350000 
5350000: system.mem_ctrls: Timing Writ : 1 607104  5350000 
5350500: system.mem_ctrls: Timing Read : 0 168848  5350500 
5351000: system.mem_ctrls: Timing Read : 0 168856  5351000 
5351500: system.mem_ctrls: Timing Read : 0 168856  5351500 
5351500: system.mem_ctrls: Timing Writ : 1 607112  5351500 
5352000: system.mem_ctrls: Timing Read : 0 168856  5352000 
5352500: system.mem_ctrls: Timing Read : 0 168864  5352500 
5352500: system.mem_ctrls: Timing Writ : 1 607120  5352500 
5353000: system.mem_ctrls: Timing Read : 0 168864  5353000 
5354000: system.mem_ctrls: Timing Read : 0 168872  5354000 
5354500: system.mem_ctrls: Timing Read : 0 168872  5354500 
5355000: system.mem_ctrls: Timing Read : 0 168872  5355000 
5355500: system.mem_ctrls: Timing Read : 0 168880  5355500 
5356000: system.mem_ctrls: Timing Read : 0 168880  5356000 
5357500: system.mem_ctrls: Timing Read : 0 168880  5357500 
5358000: system.mem_ctrls: Timing Read : 0 168888  5358000 
5358500: system.mem_ctrls: Timing Read : 0 168888  5358500 
5359000: system.mem_ctrls: Timing Read : 0 168888  5359000 
5359500: system.mem_ctrls: Timing Read : 0 168896  5359500 
5359500: system.mem_ctrls: Timing Read : 0 524884  5359500 
5361000: system.mem_ctrls: Timing Read : 0 168896  5361000 
5362500: system.mem_ctrls: Timing Read : 0 168896  5362500 
5363000: system.mem_ctrls: Timing Read : 0 168904  5363000 
5363000: system.mem_ctrls: Timing Read : 0 524880  5363000 
5363500: system.mem_ctrls: Timing Read : 0 168904  5363500 
5364000: system.mem_ctrls: Timing Read : 0 168904  5364000 
5364500: system.mem_ctrls: Timing Read : 0 168904  5364500 
5365000: system.mem_ctrls: Timing Read : 0 168912  5365000 
5366000: system.mem_ctrls: Timing Writ : 1 607064  5366000 
5367500: system.mem_ctrls: Timing Read : 0 79088  5367500 
5368500: system.mem_ctrls: Timing Read : 0 601696  5368500 
5369500: system.mem_ctrls: Timing Read : 0 79088  5369500 
5370000: system.mem_ctrls: Timing Read : 0 79096  5370000 
5371500: system.mem_ctrls: Timing Read : 0 79096  5371500 
5372000: system.mem_ctrls: Timing Read : 0 79104  5372000 
5372500: system.mem_ctrls: Timing Read : 0 79104  5372500 
5373500: system.mem_ctrls: Timing Read : 0 79112  5373500 
5375000: system.mem_ctrls: Timing Read : 0 79112  5375000 
5375000: system.mem_ctrls: Timing Read : 0 607064  5375000 
5376500: system.mem_ctrls: Timing Read : 0 168912  5376500 
5377000: system.mem_ctrls: Timing Read : 0 168912  5377000 
5377500: system.mem_ctrls: Timing Read : 0 168920  5377500 
5379000: system.mem_ctrls: Timing Read : 0 168920  5379000 
5379500: system.mem_ctrls: Timing Read : 0 168920  5379500 
5380000: system.mem_ctrls: Timing Read : 0 168920  5380000 
5380500: system.mem_ctrls: Timing Read : 0 168928  5380500 
5381000: system.mem_ctrls: Timing Read : 0 168928  5381000 
5382500: system.mem_ctrls: Timing Read : 0 168928  5382500 
5383000: system.mem_ctrls: Timing Read : 0 168936  5383000 
5383000: system.mem_ctrls: Timing Read : 0 524912  5383000 
5383500: system.mem_ctrls: Timing Read : 0 168936  5383500 
5384000: system.mem_ctrls: Timing Read : 0 168936  5384000 
5384500: system.mem_ctrls: Timing Read : 0 168944  5384500 
5385000: system.mem_ctrls: Timing Read : 0 168944  5385000 
5386500: system.mem_ctrls: Timing Read : 0 168952  5386500 
5387000: system.mem_ctrls: Timing Read : 0 168960  5387000 
5387000: system.mem_ctrls: Timing Read : 0 607080  5387000 
5387500: system.mem_ctrls: Timing Read : 0 168960  5387500 
5388000: system.mem_ctrls: Timing Read : 0 168968  5388000 
5388000: system.mem_ctrls: Timing Read : 0 607088  5388000 
5388500: system.mem_ctrls: Timing Read : 0 168968  5388500 
5388500: system.mem_ctrls: Timing Read : 0 607096  5388500 
5389000: system.mem_ctrls: Timing Read : 0 168968  5389000 
5389500: system.mem_ctrls: Timing Read : 0 168976  5389500 
5389500: system.mem_ctrls: Timing Read : 0 607104  5389500 
5390000: system.mem_ctrls: Timing Read : 0 168976  5390000 
5390500: system.mem_ctrls: Timing Read : 0 168984  5390500 
5390500: system.mem_ctrls: Timing Read : 0 607112  5390500 
5391000: system.mem_ctrls: Timing Read : 0 168984  5391000 
5391000: system.mem_ctrls: Timing Read : 0 607120  5391000 
5391500: system.mem_ctrls: Timing Read : 0 168984  5391500 
5392000: system.mem_ctrls: Timing Read : 0 168992  5392000 
5393000: system.mem_ctrls: Timing Read : 0 168992  5393000 
5393000: system.mem_ctrls: Timing Read : 0 607128  5393000 
5394500: system.mem_ctrls: Timing Read : 0 163248  5394500 
5395000: system.mem_ctrls: Timing Read : 0 163256  5395000 
5395000: system.mem_ctrls: Timing Read : 0 524896  5395000 
5396000: system.mem_ctrls: Timing Read : 0 163256  5396000 
5396500: system.mem_ctrls: Timing Read : 0 163256  5396500 
5397000: system.mem_ctrls: Timing Read : 0 163264  5397000 
5397500: system.mem_ctrls: Timing Read : 0 163264  5397500 
5398500: system.mem_ctrls: Timing Read : 0 163264  5398500 
5399000: system.mem_ctrls: Timing Read : 0 163264  5399000 
5399500: system.mem_ctrls: Timing Read : 0 163272  5399500 
5400000: system.mem_ctrls: Timing Read : 0 163272  5400000 
5401000: system.mem_ctrls: Timing Read : 0 163272  5401000 
5401500: system.mem_ctrls: Timing Read : 0 163272  5401500 
5402000: system.mem_ctrls: Timing Read : 0 163280  5402000 
5403500: system.mem_ctrls: Timing Read : 0 163280  5403500 
5404000: system.mem_ctrls: Timing Read : 0 163288  5404000 
5404000: system.mem_ctrls: Timing Read : 0 524936  5404000 
5404500: system.mem_ctrls: Timing Read : 0 163288  5404500 
5404500: system.mem_ctrls: Timing Read : 0 524824  5404500 
5405000: system.mem_ctrls: Timing Read : 0 163288  5405000 
5405500: system.mem_ctrls: Timing Read : 0 163296  5405500 
5405500: system.mem_ctrls: Timing Writ : 1 524792  5405500 
5406000: system.mem_ctrls: Timing Read : 0 163296  5406000 
5406000: system.mem_ctrls: Timing Writ : 1 524776  5406000 
5406500: system.mem_ctrls: Timing Read : 0 163304  5406500 
5406500: system.mem_ctrls: Timing Writ : 1 524784  5406500 
5407000: system.mem_ctrls: Timing Read : 0 163304  5407000 
5407000: system.mem_ctrls: Timing Writ : 1 524808  5407000 
5407500: system.mem_ctrls: Timing Read : 0 163312  5407500 
5407500: system.mem_ctrls: Timing Writ : 1 524800  5407500 
5408000: system.mem_ctrls: Timing Read : 0 163312  5408000 
5408500: system.mem_ctrls: Timing Read : 0 163320  5408500 
5410000: system.mem_ctrls: Timing Read : 0 163440  5410000 
5410000: system.mem_ctrls: Timing Read : 0 524768  5410000 
5411500: system.mem_ctrls: Timing Read : 0 163448  5411500 
5413000: system.mem_ctrls: Timing Read : 0 163320  5413000 
5413500: system.mem_ctrls: Timing Read : 0 163328  5413500 
5413500: system.mem_ctrls: Timing Writ : 1 524816  5413500 
5414000: system.mem_ctrls: Timing Read : 0 163328  5414000 
5414500: system.mem_ctrls: Timing Read : 0 163328  5414500 
5415000: system.mem_ctrls: Timing Read : 0 163336  5415000 
5415000: system.mem_ctrls: Timing Read : 0 607136  5415000 
5415500: system.mem_ctrls: Timing Read : 0 163336  5415500 
5415500: system.mem_ctrls: Timing Read : 0 607144  5415500 
5416000: system.mem_ctrls: Timing Read : 0 163336  5416000 
5416500: system.mem_ctrls: Timing Read : 0 163344  5416500 
5416500: system.mem_ctrls: Timing Read : 0 607152  5416500 
5417000: system.mem_ctrls: Timing Read : 0 163344  5417000 
5418000: system.mem_ctrls: Timing Read : 0 163344  5418000 
5418000: system.mem_ctrls: Timing Read : 0 607160  5418000 
5419500: system.mem_ctrls: Timing Read : 0 163488  5419500 
5420000: system.mem_ctrls: Timing Read : 0 163496  5420000 
5420500: system.mem_ctrls: Timing Read : 0 163496  5420500 
5422000: system.mem_ctrls: Timing Read : 0 163480  5422000 
5422000: system.mem_ctrls: Timing Read : 0 607168  5422000 
5423500: system.mem_ctrls: Timing Read : 0 163480  5423500 
5424000: system.mem_ctrls: Timing Read : 0 163480  5424000 
5424500: system.mem_ctrls: Timing Read : 0 163480  5424500 
5424500: system.mem_ctrls: Timing Read : 0 607176  5424500 
5426000: system.mem_ctrls: Timing Read : 0 166656  5426000 
5427000: system.mem_ctrls: Timing Read : 0 166664  5427000 
5428500: system.mem_ctrls: Timing Read : 0 166664  5428500 
5429500: system.mem_ctrls: Timing Read : 0 166664  5429500 
5429500: system.mem_ctrls: Timing Read : 0 607184  5429500 
5431000: system.mem_ctrls: Timing Read : 0 166664  5431000 
5431000: system.mem_ctrls: Timing Read : 0 607192  5431000 
5432500: system.mem_ctrls: Timing Read : 0 166672  5432500 
5432500: system.mem_ctrls: Timing Read : 0 607200  5432500 
5434000: system.mem_ctrls: Timing Read : 0 166672  5434000 
5434000: system.mem_ctrls: Timing Read : 0 607208  5434000 
5435500: system.mem_ctrls: Timing Read : 0 47128  5435500 
5436000: system.mem_ctrls: Timing Read : 0 47136  5436000 
5436500: system.mem_ctrls: Timing Read : 0 47136  5436500 
5438000: system.mem_ctrls: Timing Read : 0 47136  5438000 
5438500: system.mem_ctrls: Timing Read : 0 47136  5438500 
5440000: system.mem_ctrls: Timing Read : 0 47040  5440000 
5440000: system.mem_ctrls: Timing Read : 0 524808  5440000 
5440500: system.mem_ctrls: Timing Read : 0 47040  5440500 
5440500: system.mem_ctrls: Timing Read : 0 524816  5440500 
5441000: system.mem_ctrls: Timing Read : 0 47048  5441000 
5441500: system.mem_ctrls: Timing Read : 0 47048  5441500 
5443000: system.mem_ctrls: Timing Read : 0 47104  5443000 
5443500: system.mem_ctrls: Timing Read : 0 47112  5443500 
5444000: system.mem_ctrls: Timing Read : 0 47112  5444000 
5445500: system.mem_ctrls: Timing Read : 0 47144  5445500 
5446000: system.mem_ctrls: Timing Read : 0 47144  5446000 
5446500: system.mem_ctrls: Timing Read : 0 47144  5446500 
5446500: system.mem_ctrls: Timing Read : 0 607216  5446500 
5448000: system.mem_ctrls: Timing Read : 0 47144  5448000 
5448000: system.mem_ctrls: Timing Read : 0 607224  5448000 
5449500: system.mem_ctrls: Timing Read : 0 47152  5449500 
5449500: system.mem_ctrls: Timing Read : 0 607232  5449500 
5451000: system.mem_ctrls: Timing Read : 0 47152  5451000 
5451000: system.mem_ctrls: Timing Read : 0 607240  5451000 
5452500: system.mem_ctrls: Timing Read : 0 47152  5452500 
5452500: system.mem_ctrls: Timing Read : 0 607248  5452500 
5454000: system.mem_ctrls: Timing Read : 0 47152  5454000 
5454000: system.mem_ctrls: Timing Read : 0 607256  5454000 
5455500: system.mem_ctrls: Timing Read : 0 169392  5455500 
5456000: system.mem_ctrls: Timing Read : 0 169392  5456000 
5457500: system.mem_ctrls: Timing Read : 0 169272  5457500 
5458000: system.mem_ctrls: Timing Read : 0 169272  5458000 
5458500: system.mem_ctrls: Timing Read : 0 169280  5458500 
5459000: system.mem_ctrls: Timing Read : 0 169280  5459000 
5459000: system.mem_ctrls: Timing Read : 0 607288  5459000 
5459500: system.mem_ctrls: Timing Read : 0 169280  5459500 
5460000: system.mem_ctrls: Timing Read : 0 169288  5460000 
5460000: system.mem_ctrls: Timing Read : 0 607296  5460000 
5460500: system.mem_ctrls: Timing Read : 0 169288  5460500 
5460500: system.mem_ctrls: Timing Read : 0 607304  5460500 
5461000: system.mem_ctrls: Timing Read : 0 169296  5461000 
5461000: system.mem_ctrls: Timing Read : 0 607312  5461000 
5461500: system.mem_ctrls: Timing Read : 0 169296  5461500 
5462000: system.mem_ctrls: Timing Read : 0 169304  5462000 
5462000: system.mem_ctrls: Timing Read : 0 607320  5462000 
5462500: system.mem_ctrls: Timing Read : 0 169304  5462500 
5462500: system.mem_ctrls: Timing Read : 0 607328  5462500 
5463000: system.mem_ctrls: Timing Read : 0 169304  5463000 
5463500: system.mem_ctrls: Timing Read : 0 169312  5463500 
5464500: system.mem_ctrls: Timing Read : 0 169312  5464500 
5464500: system.mem_ctrls: Timing Read : 0 607336  5464500 
5466000: system.mem_ctrls: Timing Read : 0 113960  5466000 
5466500: system.mem_ctrls: Timing Read : 0 113960  5466500 
5467000: system.mem_ctrls: Timing Read : 0 113968  5467000 
5467500: system.mem_ctrls: Timing Writ : 1 607644  5467500 
5468000: system.mem_ctrls: Timing Read : 0 113976  5468000 
5469500: system.mem_ctrls: Timing Read : 0 113976  5469500 
5470000: system.mem_ctrls: Timing Read : 0 113984  5470000 
5470000: system.mem_ctrls: Timing Read : 0 607672  5470000 
5471000: system.mem_ctrls: Timing Read : 0 113984  5471000 
5471500: system.mem_ctrls: Timing Read : 0 113992  5471500 
5471500: system.mem_ctrls: Timing Writ : 1 607644  5471500 
5472000: system.mem_ctrls: Timing Read : 0 113992  5472000 
5472500: system.mem_ctrls: Timing Read : 0 114000  5472500 
5472500: system.mem_ctrls: Timing Read : 0 607816  5472500 
5473000: system.mem_ctrls: Timing Read : 0 114000  5473000 
5473500: system.mem_ctrls: Timing Read : 0 382065  5473500 
5474500: system.mem_ctrls: Timing Read : 0 114008  5474500 
5476000: system.mem_ctrls: Timing Read : 0 114456  5476000 
5476000: system.mem_ctrls: Timing Read : 0 607680  5476000 
5476500: system.mem_ctrls: Timing Read : 0 114456  5476500 
5477000: system.mem_ctrls: Timing Read : 0 114464  5477000 
5477500: system.mem_ctrls: Timing Read : 0 524768  5477500 
5478500: system.mem_ctrls: Timing Read : 0 114464  5478500 
5479000: system.mem_ctrls: Timing Read : 0 114472  5479000 
5480500: system.mem_ctrls: Timing Read : 0 122088  5480500 
5481000: system.mem_ctrls: Timing Read : 0 122096  5481000 
5481500: system.mem_ctrls: Timing Read : 0 122096  5481500 
5482500: system.mem_ctrls: Timing Writ : 1 607336  5482500 
5484000: system.mem_ctrls: Timing Read : 0 148048  5484000 
5484500: system.mem_ctrls: Timing Read : 0 148048  5484500 
5485000: system.mem_ctrls: Timing Read : 0 148056  5485000 
5486500: system.mem_ctrls: Timing Read : 0 148064  5486500 
5486500: system.mem_ctrls: Timing Read : 0 607336  5486500 
5488000: system.mem_ctrls: Timing Read : 0 122096  5488000 
5488500: system.mem_ctrls: Timing Read : 0 122104  5488500 
5490000: system.mem_ctrls: Timing Read : 0 114472  5490000 
5490000: system.mem_ctrls: Timing Read : 0 607600  5490000 
5490500: system.mem_ctrls: Timing Read : 0 114472  5490500 
5491000: system.mem_ctrls: Timing Read : 0 114480  5491000 
5491500: system.mem_ctrls: Timing Read : 0 114480  5491500 
5493000: system.mem_ctrls: Timing Read : 0 114480  5493000 
5493500: system.mem_ctrls: Timing Read : 0 114488  5493500 
5493500: system.mem_ctrls: Timing Read : 0 607644  5493500 
5494000: system.mem_ctrls: Timing Read : 0 114488  5494000 
5494500: system.mem_ctrls: Timing Read : 0 114496  5494500 
5495000: system.mem_ctrls: Timing Read : 0 114496  5495000 
5495000: system.mem_ctrls: Timing Read : 0 608968  5495000 
5496500: system.mem_ctrls: Timing Read : 0 114496  5496500 
5496500: system.mem_ctrls: Timing Read : 0 608976  5496500 
5498000: system.mem_ctrls: Timing Read : 0 114496  5498000 
5498000: system.mem_ctrls: Timing Read : 0 608984  5498000 
5499500: system.mem_ctrls: Timing Read : 0 114496  5499500 
5499500: system.mem_ctrls: Timing Read : 0 608992  5499500 
5501000: system.mem_ctrls: Timing Read : 0 114504  5501000 
5501000: system.mem_ctrls: Timing Read : 0 609000  5501000 
5502500: system.mem_ctrls: Timing Read : 0 114504  5502500 
5503000: system.mem_ctrls: Timing Read : 0 609008  5503000 
5504500: system.mem_ctrls: Timing Read : 0 114504  5504500 
5505000: system.mem_ctrls: Timing Read : 0 114504  5505000 
5505000: system.mem_ctrls: Timing Read : 0 609016  5505000 
5506500: system.mem_ctrls: Timing Read : 0 43888  5506500 
5507000: system.mem_ctrls: Timing Read : 0 43896  5507000 
5508000: system.mem_ctrls: Timing Read : 0 43896  5508000 
5508000: system.mem_ctrls: Timing Read : 0 609240  5508000 
5509500: system.mem_ctrls: Timing Read : 0 640  5509500 
5510000: system.mem_ctrls: Timing Read : 0 648  5510000 
5510500: system.mem_ctrls: Timing Read : 0 648  5510500 
5511000: system.mem_ctrls: Timing Read : 0 609248  5511000 
5512500: system.mem_ctrls: Timing Read : 0 648  5512500 
5512500: system.mem_ctrls: Timing Read : 0 609256  5512500 
5514000: system.mem_ctrls: Timing Read : 0 39840  5514000 
5514500: system.mem_ctrls: Timing Read : 0 39848  5514500 
5515500: system.mem_ctrls: Timing Writ : 1 609256  5515500 
5517000: system.mem_ctrls: Timing Read : 0 43136  5517000 
5517000: system.mem_ctrls: Timing Writ : 1 609248  5517000 
5518000: system.mem_ctrls: Timing Read : 0 43136  5518000 
5518500: system.mem_ctrls: Timing Read : 0 43136  5518500 
5518500: system.mem_ctrls: Timing Writ : 1 609240  5518500 
5519500: system.mem_ctrls: Timing Read : 0 43136  5519500 
5520500: system.mem_ctrls: Timing Read : 0 43144  5520500 
5521000: system.mem_ctrls: Timing Read : 0 524008  5521000 
5521500: system.mem_ctrls: Timing Read : 0 43144  5521500 
5522000: system.mem_ctrls: Timing Read : 0 43152  5522000 
5522500: system.mem_ctrls: Timing Read : 0 43152  5522500 
5524000: system.mem_ctrls: Timing Read : 0 43160  5524000 
5524000: system.mem_ctrls: Timing Read : 0 598088  5524000 
5524500: system.mem_ctrls: Timing Read : 0 43160  5524500 
5525000: system.mem_ctrls: Timing Read : 0 43160  5525000 
5525500: system.mem_ctrls: Timing Read : 0 43168  5525500 
5527000: system.mem_ctrls: Timing Read : 0 43168  5527000 
5527500: system.mem_ctrls: Timing Read : 0 43168  5527500 
5527500: system.mem_ctrls: Timing Writ : 1 598088  5527500 
5528000: system.mem_ctrls: Timing Read : 0 43176  5528000 
5528500: system.mem_ctrls: Timing Read : 0 43176  5528500 
5529000: system.mem_ctrls: Timing Read : 0 43176  5529000 
5529500: system.mem_ctrls: Timing Read : 0 43184  5529500 
5530000: system.mem_ctrls: Timing Read : 0 43184  5530000 
5530000: system.mem_ctrls: Timing Read : 0 598096  5530000 
5530500: system.mem_ctrls: Timing Read : 0 43184  5530500 
5531000: system.mem_ctrls: Timing Read : 0 43192  5531000 
5532000: system.mem_ctrls: Timing Read : 0 43192  5532000 
5532500: system.mem_ctrls: Timing Read : 0 43200  5532500 
5534000: system.mem_ctrls: Timing Read : 0 43200  5534000 
5535500: system.mem_ctrls: Timing Read : 0 43216  5535500 
5536000: system.mem_ctrls: Timing Read : 0 43224  5536000 
5537000: system.mem_ctrls: Timing Read : 0 43224  5537000 
5538500: system.mem_ctrls: Timing Read : 0 43224  5538500 
5538500: system.mem_ctrls: Timing Read : 0 598112  5538500 
5539000: system.mem_ctrls: Timing Read : 0 43224  5539000 
5539500: system.mem_ctrls: Timing Read : 0 43232  5539500 
5540000: system.mem_ctrls: Timing Read : 0 43232  5540000 
5540500: system.mem_ctrls: Timing Read : 0 598104  5540500 
5541000: system.mem_ctrls: Timing Writ : 1 609224  5541000 
5542500: system.mem_ctrls: Timing Read : 0 41056  5542500 
5542500: system.mem_ctrls: Timing Writ : 1 609216  5542500 
5543500: system.mem_ctrls: Timing Read : 0 41056  5543500 
5544000: system.mem_ctrls: Timing Read : 0 41056  5544000 
5544500: system.mem_ctrls: Timing Read : 0 41064  5544500 
5545500: system.mem_ctrls: Timing Read : 0 41064  5545500 
5546000: system.mem_ctrls: Timing Read : 0 41072  5546000 
5546500: system.mem_ctrls: Timing Read : 0 41072  5546500 
5548000: system.mem_ctrls: Timing Read : 0 41080  5548000 
5548500: system.mem_ctrls: Timing Read : 0 41080  5548500 
5549000: system.mem_ctrls: Timing Read : 0 41088  5549000 
5550000: system.mem_ctrls: Timing Read : 0 41088  5550000 
5551500: system.mem_ctrls: Timing Read : 0 41088  5551500 
5551500: system.mem_ctrls: Timing Read : 0 609216  5551500 
5553000: system.mem_ctrls: Timing Read : 0 41088  5553000 
5553500: system.mem_ctrls: Timing Read : 0 41096  5553500 
5555000: system.mem_ctrls: Timing Read : 0 382016  5555000 
5556000: system.mem_ctrls: Timing Read : 0 382024  5556000 
5557000: system.mem_ctrls: Timing Writ : 1 609208  5557000 
5558500: system.mem_ctrls: Timing Read : 0 480  5558500 
5559500: system.mem_ctrls: Timing Read : 0 529536  5559500 
5560500: system.mem_ctrls: Timing Read : 0 480  5560500 
5560500: system.mem_ctrls: Timing Writ : 1 609200  5560500 
5561500: system.mem_ctrls: Timing Read : 0 488  5561500 
5562000: system.mem_ctrls: Timing Read : 0 488  5562000 
5563500: system.mem_ctrls: Timing Read : 0 504  5563500 
5564000: system.mem_ctrls: Timing Read : 0 512  5564000 
5564500: system.mem_ctrls: Timing Read : 0 523024  5564500 
5565000: system.mem_ctrls: Timing Read : 0 512  5565000 
5565000: system.mem_ctrls: Timing Read : 0 520224  5565000 
5565500: system.mem_ctrls: Timing Read : 0 512  5565500 
5566000: system.mem_ctrls: Timing Read : 0 520  5566000 
5566500: system.mem_ctrls: Timing Read : 0 520  5566500 
5568000: system.mem_ctrls: Timing Read : 0 496  5568000 
5569000: system.mem_ctrls: Timing Read : 0 496  5569000 
5569500: system.mem_ctrls: Timing Read : 0 504  5569500 
5570000: system.mem_ctrls: Timing Writ : 1 523024  5570000 
5570500: system.mem_ctrls: Timing Read : 0 504  5570500 
5571000: system.mem_ctrls: Timing Writ : 1 609192  5571000 
5572500: system.mem_ctrls: Timing Read : 0 348592  5572500 
5573000: system.mem_ctrls: Timing Read : 0 603184  5573000 
5573500: system.mem_ctrls: Timing Read : 0 348592  5573500 
5574000: system.mem_ctrls: Timing Read : 0 348600  5574000 
5574500: system.mem_ctrls: Timing Read : 0 348600  5574500 
5576000: system.mem_ctrls: Timing Read : 0 348624  5576000 
5576000: system.mem_ctrls: Timing Read : 0 609192  5576000 
5577500: system.mem_ctrls: Timing Read : 0 504  5577500 
5578000: system.mem_ctrls: Timing Read : 0 512  5578000 
5578500: system.mem_ctrls: Timing Read : 0 523024  5578500 
5579000: system.mem_ctrls: Timing Read : 0 512  5579000 
5579000: system.mem_ctrls: Timing Read : 0 520232  5579000 
5579500: system.mem_ctrls: Timing Read : 0 512  5579500 
5580000: system.mem_ctrls: Timing Read : 0 520  5580000 
5580500: system.mem_ctrls: Timing Read : 0 520  5580500 
5582000: system.mem_ctrls: Timing Read : 0 520  5582000 
5582500: system.mem_ctrls: Timing Read : 0 528  5582500 
5583000: system.mem_ctrls: Timing Read : 0 528  5583000 
5583500: system.mem_ctrls: Timing Read : 0 528  5583500 
5585000: system.mem_ctrls: Timing Read : 0 528  5585000 
5585500: system.mem_ctrls: Timing Read : 0 536  5585500 
5586000: system.mem_ctrls: Timing Read : 0 536  5586000 
5587000: system.mem_ctrls: Timing Writ : 1 609192  5587000 
5588500: system.mem_ctrls: Timing Read : 0 34640  5588500 
5590000: system.mem_ctrls: Timing Read : 0 34384  5590000 
5590500: system.mem_ctrls: Timing Read : 0 34384  5590500 
5590500: system.mem_ctrls: Timing Writ : 1 609184  5590500 
5591500: system.mem_ctrls: Timing Read : 0 34384  5591500 
5592000: system.mem_ctrls: Timing Read : 0 34384  5592000 
5592500: system.mem_ctrls: Timing Read : 0 34392  5592500 
5594000: system.mem_ctrls: Timing Read : 0 34392  5594000 
5594000: system.mem_ctrls: Timing Read : 0 484424  5594000 
5594500: system.mem_ctrls: Timing Read : 0 34392  5594500 
5595000: system.mem_ctrls: Timing Read : 0 34400  5595000 
5595500: system.mem_ctrls: Timing Read : 0 34400  5595500 
5597000: system.mem_ctrls: Timing Read : 0 34400  5597000 
5597500: system.mem_ctrls: Timing Read : 0 34408  5597500 
5598500: system.mem_ctrls: Timing Read : 0 522848  5598500 
5599500: system.mem_ctrls: Timing Read : 0 34408  5599500 
5600000: system.mem_ctrls: Timing Read : 0 34416  5600000 
5601500: system.mem_ctrls: Timing Read : 0 34416  5601500 
5602000: system.mem_ctrls: Timing Read : 0 34424  5602000 
5603000: system.mem_ctrls: Timing Read : 0 595312  5603000 
5604000: system.mem_ctrls: Timing Read : 0 34424  5604000 
5604500: system.mem_ctrls: Timing Read : 0 34432  5604500 
5605500: system.mem_ctrls: Timing Read : 0 34432  5605500 
5607000: system.mem_ctrls: Timing Read : 0 34432  5607000 
5607500: system.mem_ctrls: Timing Read : 0 34440  5607500 
5607500: system.mem_ctrls: Timing Read : 0 595312  5607500 
5608000: system.mem_ctrls: Timing Read : 0 34440  5608000 
5608000: system.mem_ctrls: Timing Read : 0 529592  5608000 
5609000: system.mem_ctrls: Timing Read : 0 34440  5609000 
5609500: system.mem_ctrls: Timing Read : 0 34448  5609500 
5611000: system.mem_ctrls: Timing Read : 0 34592  5611000 
5611500: system.mem_ctrls: Timing Read : 0 34592  5611500 
5612000: system.mem_ctrls: Timing Read : 0 34600  5612000 
5613500: system.mem_ctrls: Timing Read : 0 34512  5613500 
5614000: system.mem_ctrls: Timing Read : 0 34520  5614000 
5614000: system.mem_ctrls: Timing Read : 0 529608  5614000 
5614500: system.mem_ctrls: Timing Read : 0 34520  5614500 
5614500: system.mem_ctrls: Timing Writ : 1 595312  5614500 
5615000: system.mem_ctrls: Timing Read : 0 34520  5615000 
5615500: system.mem_ctrls: Timing Read : 0 34528  5615500 
5616500: system.mem_ctrls: Timing Read : 0 522848  5616500 
5617500: system.mem_ctrls: Timing Read : 0 34528  5617500 
5619000: system.mem_ctrls: Timing Read : 0 34528  5619000 
5619500: system.mem_ctrls: Timing Read : 0 34536  5619500 
5620000: system.mem_ctrls: Timing Read : 0 34536  5620000 
5620000: system.mem_ctrls: Timing Read : 0 609184  5620000 
5621500: system.mem_ctrls: Timing Read : 0 34536  5621500 
5621500: system.mem_ctrls: Timing Read : 0 609192  5621500 
5623000: system.mem_ctrls: Timing Read : 0 544  5623000 
5624000: system.mem_ctrls: Timing Writ : 1 529536  5624000 
5624500: system.mem_ctrls: Timing Read : 0 544  5624500 
5625000: system.mem_ctrls: Timing Read : 0 609200  5625000 
5626500: system.mem_ctrls: Timing Read : 0 552  5626500 
5626500: system.mem_ctrls: Timing Read : 0 609208  5626500 
5628000: system.mem_ctrls: Timing Read : 0 382024  5628000 
5628500: system.mem_ctrls: Timing Read : 0 382032  5628500 
5629500: system.mem_ctrls: Timing Read : 0 382032  5629500 
5629500: system.mem_ctrls: Timing Read : 0 609224  5629500 
5631000: system.mem_ctrls: Timing Read : 0 43232  5631000 
5631500: system.mem_ctrls: Timing Read : 0 43240  5631500 
5632000: system.mem_ctrls: Timing Read : 0 524008  5632000 
5632500: system.mem_ctrls: Timing Read : 0 43240  5632500 
5632500: system.mem_ctrls: Timing Read : 0 598088  5632500 
5633000: system.mem_ctrls: Timing Read : 0 43240  5633000 
5633500: system.mem_ctrls: Timing Read : 0 43248  5633500 
5634000: system.mem_ctrls: Timing Read : 0 43248  5634000 
5635500: system.mem_ctrls: Timing Read : 0 43248  5635500 
5636000: system.mem_ctrls: Timing Read : 0 43248  5636000 
5636500: system.mem_ctrls: Timing Read : 0 43256  5636500 
5636500: system.mem_ctrls: Timing Read : 0 598080  5636500 
5637000: system.mem_ctrls: Timing Read : 0 43256  5637000 
5637500: system.mem_ctrls: Timing Read : 0 43256  5637500 
5638000: system.mem_ctrls: Timing Read : 0 43264  5638000 
5638500: system.mem_ctrls: Timing Writ : 1 524008  5638500 
5639000: system.mem_ctrls: Timing Read : 0 43264  5639000 
5640500: system.mem_ctrls: Timing Read : 0 43280  5640500 
5641000: system.mem_ctrls: Timing Read : 0 43288  5641000 
5641500: system.mem_ctrls: Timing Read : 0 43288  5641500 
5642000: system.mem_ctrls: Timing Read : 0 43296  5642000 
5643000: system.mem_ctrls: Timing Read : 0 43296  5643000 
5644500: system.mem_ctrls: Timing Read : 0 43296  5644500 
5645000: system.mem_ctrls: Timing Read : 0 484344  5645000 
5645500: system.mem_ctrls: Timing Writ : 1 609224  5645500 
5647000: system.mem_ctrls: Timing Read : 0 49136  5647000 
5647000: system.mem_ctrls: Timing Writ : 1 609216  5647000 
5648000: system.mem_ctrls: Timing Read : 0 49136  5648000 
5648500: system.mem_ctrls: Timing Read : 0 49136  5648500 
5648500: system.mem_ctrls: Timing Writ : 1 609208  5648500 
5649500: system.mem_ctrls: Timing Read : 0 49136  5649500 
5650500: system.mem_ctrls: Timing Read : 0 49144  5650500 
5651500: system.mem_ctrls: Timing Writ : 1 609192  5651500 
5653000: system.mem_ctrls: Timing Read : 0 48448  5653000 
5653000: system.mem_ctrls: Timing Writ : 1 609184  5653000 
5654000: system.mem_ctrls: Timing Read : 0 48448  5654000 
5654500: system.mem_ctrls: Timing Read : 0 48448  5654500 
5655000: system.mem_ctrls: Timing Read : 0 48456  5655000 
5655500: system.mem_ctrls: Timing Read : 0 48456  5655500 
5655500: system.mem_ctrls: Timing Writ : 1 609176  5655500 
5656500: system.mem_ctrls: Timing Read : 0 48456  5656500 
5657000: system.mem_ctrls: Timing Read : 0 48456  5657000 
5657500: system.mem_ctrls: Timing Read : 0 48464  5657500 
5657500: system.mem_ctrls: Timing Writ : 1 609168  5657500 
5658500: system.mem_ctrls: Timing Read : 0 48464  5658500 
5658500: system.mem_ctrls: Timing Writ : 1 609160  5658500 
5659500: system.mem_ctrls: Timing Read : 0 48464  5659500 
5660000: system.mem_ctrls: Timing Read : 0 48464  5660000 
5660000: system.mem_ctrls: Timing Writ : 1 609152  5660000 
5661000: system.mem_ctrls: Timing Read : 0 48464  5661000 
5661500: system.mem_ctrls: Timing Read : 0 48472  5661500 
5662500: system.mem_ctrls: Timing Read : 0 48472  5662500 
5663000: system.mem_ctrls: Timing Read : 0 48472  5663000 
5664000: system.mem_ctrls: Timing Read : 0 48480  5664000 
5664500: system.mem_ctrls: Timing Read : 0 48480  5664500 
5665000: system.mem_ctrls: Timing Read : 0 48488  5665000 
5666500: system.mem_ctrls: Timing Read : 0 48488  5666500 
5667000: system.mem_ctrls: Timing Read : 0 48488  5667000 
5668500: system.mem_ctrls: Timing Read : 0 48512  5668500 
5669000: system.mem_ctrls: Timing Read : 0 599120  5669000 
5669500: system.mem_ctrls: Timing Read : 0 48520  5669500 
5670000: system.mem_ctrls: Timing Read : 0 524096  5670000 
5670500: system.mem_ctrls: Timing Read : 0 48520  5670500 
5671000: system.mem_ctrls: Timing Read : 0 48528  5671000 
5671500: system.mem_ctrls: Timing Read : 0 48528  5671500 
5673000: system.mem_ctrls: Timing Read : 0 48528  5673000 
5673500: system.mem_ctrls: Timing Read : 0 48528  5673500 
5674000: system.mem_ctrls: Timing Read : 0 48536  5674000 
5674500: system.mem_ctrls: Timing Writ : 1 599128  5674500 
5675000: system.mem_ctrls: Timing Read : 0 48536  5675000 
5676500: system.mem_ctrls: Timing Read : 0 48552  5676500 
5676500: system.mem_ctrls: Timing Read : 0 524296  5676500 
5677000: system.mem_ctrls: Timing Read : 0 48560  5677000 
5677500: system.mem_ctrls: Timing Read : 0 48560  5677500 
5679000: system.mem_ctrls: Timing Read : 0 48720  5679000 
5679000: system.mem_ctrls: Timing Read : 0 524160  5679000 
5679500: system.mem_ctrls: Timing Read : 0 48720  5679500 
5679500: system.mem_ctrls: Timing Read : 0 524168  5679500 
5680500: system.mem_ctrls: Timing Read : 0 48728  5680500 
5682000: system.mem_ctrls: Timing Read : 0 48576  5682000 
5682500: system.mem_ctrls: Timing Read : 0 48584  5682500 
5684000: system.mem_ctrls: Timing Read : 0 48608  5684000 
5684500: system.mem_ctrls: Timing Read : 0 48608  5684500 
5686000: system.mem_ctrls: Timing Read : 0 48616  5686000 
5686500: system.mem_ctrls: Timing Read : 0 48624  5686500 
5687000: system.mem_ctrls: Timing Read : 0 599120  5687000 
5687500: system.mem_ctrls: Timing Read : 0 48624  5687500 
5688000: system.mem_ctrls: Timing Read : 0 48632  5688000 
5689000: system.mem_ctrls: Timing Writ : 1 599128  5689000 
5689500: system.mem_ctrls: Timing Read : 0 48632  5689500 
5690000: system.mem_ctrls: Timing Read : 0 48640  5690000 
5691500: system.mem_ctrls: Timing Read : 0 48704  5691500 
5692000: system.mem_ctrls: Timing Read : 0 48712  5692000 
5692000: system.mem_ctrls: Timing Read : 0 524232  5692000 
5692500: system.mem_ctrls: Timing Read : 0 48712  5692500 
5694000: system.mem_ctrls: Timing Read : 0 48528  5694000 
5694500: system.mem_ctrls: Timing Read : 0 48528  5694500 
5696000: system.mem_ctrls: Timing Read : 0 48528  5696000 
5696500: system.mem_ctrls: Timing Read : 0 48528  5696500 
5697000: system.mem_ctrls: Timing Read : 0 48536  5697000 
5697500: system.mem_ctrls: Timing Writ : 1 599128  5697500 
5698000: system.mem_ctrls: Timing Read : 0 48536  5698000 
5699500: system.mem_ctrls: Timing Read : 0 48552  5699500 
5699500: system.mem_ctrls: Timing Read : 0 524936  5699500 
5700000: system.mem_ctrls: Timing Read : 0 48560  5700000 
5700500: system.mem_ctrls: Timing Read : 0 48560  5700500 
5702000: system.mem_ctrls: Timing Read : 0 48720  5702000 
5702000: system.mem_ctrls: Timing Read : 0 524800  5702000 
5702500: system.mem_ctrls: Timing Read : 0 48720  5702500 
5702500: system.mem_ctrls: Timing Read : 0 524808  5702500 
5703500: system.mem_ctrls: Timing Read : 0 48728  5703500 
5705000: system.mem_ctrls: Timing Read : 0 48576  5705000 
5705500: system.mem_ctrls: Timing Read : 0 48584  5705500 
5707000: system.mem_ctrls: Timing Read : 0 48608  5707000 
5707500: system.mem_ctrls: Timing Read : 0 48608  5707500 
5709000: system.mem_ctrls: Timing Read : 0 48616  5709000 
5709500: system.mem_ctrls: Timing Read : 0 48624  5709500 
5710000: system.mem_ctrls: Timing Read : 0 599120  5710000 
5710500: system.mem_ctrls: Timing Read : 0 48624  5710500 
5711000: system.mem_ctrls: Timing Read : 0 48632  5711000 
5712000: system.mem_ctrls: Timing Writ : 1 599128  5712000 
5712500: system.mem_ctrls: Timing Read : 0 48632  5712500 
5713000: system.mem_ctrls: Timing Read : 0 48640  5713000 
5714500: system.mem_ctrls: Timing Read : 0 48704  5714500 
5715000: system.mem_ctrls: Timing Read : 0 48712  5715000 
5715000: system.mem_ctrls: Timing Read : 0 524872  5715000 
5715500: system.mem_ctrls: Timing Read : 0 48712  5715500 
5717000: system.mem_ctrls: Timing Read : 0 48528  5717000 
5717500: system.mem_ctrls: Timing Read : 0 48528  5717500 
5719000: system.mem_ctrls: Timing Read : 0 48528  5719000 
5719500: system.mem_ctrls: Timing Read : 0 48528  5719500 
5720000: system.mem_ctrls: Timing Read : 0 48536  5720000 
5720500: system.mem_ctrls: Timing Writ : 1 599128  5720500 
5721000: system.mem_ctrls: Timing Read : 0 48536  5721000 
5722500: system.mem_ctrls: Timing Read : 0 48552  5722500 
5722500: system.mem_ctrls: Timing Read : 0 525576  5722500 
5723000: system.mem_ctrls: Timing Read : 0 48560  5723000 
5723500: system.mem_ctrls: Timing Read : 0 48560  5723500 
5725000: system.mem_ctrls: Timing Read : 0 48720  5725000 
5725000: system.mem_ctrls: Timing Read : 0 525440  5725000 
5725500: system.mem_ctrls: Timing Read : 0 48720  5725500 
5725500: system.mem_ctrls: Timing Read : 0 525448  5725500 
5726500: system.mem_ctrls: Timing Read : 0 48728  5726500 
5728000: system.mem_ctrls: Timing Read : 0 48576  5728000 
5728500: system.mem_ctrls: Timing Read : 0 48584  5728500 
5730000: system.mem_ctrls: Timing Read : 0 48608  5730000 
5730500: system.mem_ctrls: Timing Read : 0 48608  5730500 
5732000: system.mem_ctrls: Timing Read : 0 48616  5732000 
5732500: system.mem_ctrls: Timing Read : 0 48624  5732500 
5733000: system.mem_ctrls: Timing Read : 0 599120  5733000 
5733500: system.mem_ctrls: Timing Read : 0 48624  5733500 
5734000: system.mem_ctrls: Timing Read : 0 48632  5734000 
5735000: system.mem_ctrls: Timing Writ : 1 599128  5735000 
5735500: system.mem_ctrls: Timing Read : 0 48632  5735500 
5736000: system.mem_ctrls: Timing Read : 0 48640  5736000 
5737500: system.mem_ctrls: Timing Read : 0 48704  5737500 
5738000: system.mem_ctrls: Timing Read : 0 48712  5738000 
5738000: system.mem_ctrls: Timing Read : 0 525512  5738000 
5738500: system.mem_ctrls: Timing Read : 0 48712  5738500 
5740000: system.mem_ctrls: Timing Read : 0 48528  5740000 
5740500: system.mem_ctrls: Timing Read : 0 48528  5740500 
5742000: system.mem_ctrls: Timing Read : 0 48656  5742000 
5742500: system.mem_ctrls: Timing Read : 0 48656  5742500 
5744000: system.mem_ctrls: Timing Read : 0 48688  5744000 
5744500: system.mem_ctrls: Timing Read : 0 48688  5744500 
5746000: system.mem_ctrls: Timing Read : 0 48688  5746000 
5746500: system.mem_ctrls: Timing Read : 0 48696  5746500 
5747500: system.mem_ctrls: Timing Read : 0 48696  5747500 
5748000: system.mem_ctrls: Timing Read : 0 48696  5748000 
5748000: system.mem_ctrls: Timing Read : 0 609152  5748000 
5749500: system.mem_ctrls: Timing Read : 0 48696  5749500 
5749500: system.mem_ctrls: Timing Read : 0 609160  5749500 
5751000: system.mem_ctrls: Timing Read : 0 48696  5751000 
5751000: system.mem_ctrls: Timing Read : 0 609168  5751000 
5752500: system.mem_ctrls: Timing Read : 0 48704  5752500 
5752500: system.mem_ctrls: Timing Read : 0 609176  5752500 
5754000: system.mem_ctrls: Timing Read : 0 48704  5754000 
5754000: system.mem_ctrls: Timing Read : 0 609184  5754000 
5755500: system.mem_ctrls: Timing Read : 0 48704  5755500 
5755500: system.mem_ctrls: Timing Read : 0 609192  5755500 
5757000: system.mem_ctrls: Timing Read : 0 49144  5757000 
5757500: system.mem_ctrls: Timing Read : 0 49152  5757500 
5758000: system.mem_ctrls: Timing Read : 0 524096  5758000 
5758500: system.mem_ctrls: Timing Read : 0 49152  5758500 
5759000: system.mem_ctrls: Timing Read : 0 49152  5759000 
5760500: system.mem_ctrls: Timing Read : 0 49192  5760500 
5761000: system.mem_ctrls: Timing Read : 0 49200  5761000 
5761500: system.mem_ctrls: Timing Read : 0 49200  5761500 
5763000: system.mem_ctrls: Timing Read : 0 49160  5763000 
5763000: system.mem_ctrls: Timing Read : 0 524128  5763000 
5763500: system.mem_ctrls: Timing Read : 0 49160  5763500 
5764500: system.mem_ctrls: Timing Read : 0 49160  5764500 
5766000: system.mem_ctrls: Timing Read : 0 49184  5766000 
5766500: system.mem_ctrls: Timing Read : 0 49192  5766500 
5767000: system.mem_ctrls: Timing Writ : 1 524296  5767000 
5767500: system.mem_ctrls: Timing Read : 0 49192  5767500 
5767500: system.mem_ctrls: Timing Read : 0 524232  5767500 
5768000: system.mem_ctrls: Timing Read : 0 49192  5768000 
5768500: system.mem_ctrls: Timing Read : 0 49200  5768500 
5769000: system.mem_ctrls: Timing Read : 0 49200  5769000 
5770500: system.mem_ctrls: Timing Read : 0 49160  5770500 
5770500: system.mem_ctrls: Timing Read : 0 524768  5770500 
5771000: system.mem_ctrls: Timing Read : 0 49160  5771000 
5772000: system.mem_ctrls: Timing Read : 0 49160  5772000 
5773500: system.mem_ctrls: Timing Read : 0 49160  5773500 
5774500: system.mem_ctrls: Timing Read : 0 49168  5774500 
5776000: system.mem_ctrls: Timing Read : 0 49168  5776000 
5776500: system.mem_ctrls: Timing Read : 0 49176  5776500 
5776500: system.mem_ctrls: Timing Read : 0 524936  5776500 
5777000: system.mem_ctrls: Timing Read : 0 49176  5777000 
5777500: system.mem_ctrls: Timing Read : 0 49176  5777500 
5778000: system.mem_ctrls: Timing Read : 0 49184  5778000 
5779500: system.mem_ctrls: Timing Read : 0 49216  5779500 
5779500: system.mem_ctrls: Timing Read : 0 524984  5779500 
5780000: system.mem_ctrls: Timing Read : 0 49216  5780000 
5780500: system.mem_ctrls: Timing Read : 0 49224  5780500 
5781000: system.mem_ctrls: Timing Read : 0 49224  5781000 
5781500: system.mem_ctrls: Timing Read : 0 49224  5781500 
5782000: system.mem_ctrls: Timing Read : 0 49224  5782000 
5782500: system.mem_ctrls: Timing Read : 0 49232  5782500 
5783000: system.mem_ctrls: Timing Read : 0 397464  5783000 
5783500: system.mem_ctrls: Timing Writ : 1 609192  5783500 
5785000: system.mem_ctrls: Timing Read : 0 163024  5785000 
5785000: system.mem_ctrls: Timing Writ : 1 609184  5785000 
5786000: system.mem_ctrls: Timing Read : 0 163024  5786000 
5786500: system.mem_ctrls: Timing Read : 0 163024  5786500 
5787000: system.mem_ctrls: Timing Read : 0 163032  5787000 
5788000: system.mem_ctrls: Timing Writ : 1 609176  5788000 
5789500: system.mem_ctrls: Timing Read : 0 47344  5789500 
5789500: system.mem_ctrls: Timing Writ : 1 609152  5789500 
5790000: system.mem_ctrls: Timing Read : 0 47344  5790000 
5790500: system.mem_ctrls: Timing Read : 0 47352  5790500 
5790500: system.mem_ctrls: Timing Writ : 1 609160  5790500 
5791000: system.mem_ctrls: Timing Read : 0 47352  5791000 
5791500: system.mem_ctrls: Timing Read : 0 47352  5791500 
5792000: system.mem_ctrls: Timing Read : 0 47360  5792000 
5792000: system.mem_ctrls: Timing Writ : 1 609168  5792000 
5792500: system.mem_ctrls: Timing Read : 0 47360  5792500 
5793500: system.mem_ctrls: Timing Read : 0 47360  5793500 
5794000: system.mem_ctrls: Timing Read : 0 47368  5794000 
5794000: system.mem_ctrls: Timing Read : 0 524984  5794000 
5794500: system.mem_ctrls: Timing Read : 0 47368  5794500 
5795000: system.mem_ctrls: Timing Read : 0 47376  5795000 
5795500: system.mem_ctrls: Timing Read : 0 47376  5795500 
5796000: system.mem_ctrls: Timing Read : 0 397472  5796000 
5796500: system.mem_ctrls: Timing Writ : 1 609144  5796500 
5798000: system.mem_ctrls: Timing Read : 0 166928  5798000 
5798000: system.mem_ctrls: Timing Writ : 1 609120  5798000 
5798500: system.mem_ctrls: Timing Read : 0 166928  5798500 
5799000: system.mem_ctrls: Timing Read : 0 166936  5799000 
5799000: system.mem_ctrls: Timing Writ : 1 609136  5799000 
5799500: system.mem_ctrls: Timing Read : 0 166936  5799500 
5800000: system.mem_ctrls: Timing Read : 0 166936  5800000 
5800500: system.mem_ctrls: Timing Read : 0 166944  5800500 
5800500: system.mem_ctrls: Timing Writ : 1 609128  5800500 
5801000: system.mem_ctrls: Timing Read : 0 166944  5801000 
5802000: system.mem_ctrls: Timing Read : 0 166944  5802000 
5802500: system.mem_ctrls: Timing Read : 0 166952  5802500 
5802500: system.mem_ctrls: Timing Read : 0 524808  5802500 
5803000: system.mem_ctrls: Timing Read : 0 166952  5803000 
5803000: system.mem_ctrls: Timing Read : 0 524800  5803000 
5803500: system.mem_ctrls: Timing Read : 0 166952  5803500 
5804000: system.mem_ctrls: Timing Read : 0 166960  5804000 
5804500: system.mem_ctrls: Timing Read : 0 166960  5804500 
5805000: system.mem_ctrls: Timing Read : 0 166960  5805000 
5806500: system.mem_ctrls: Timing Read : 0 167040  5806500 
5806500: system.mem_ctrls: Timing Read : 0 524776  5806500 
5807000: system.mem_ctrls: Timing Read : 0 167040  5807000 
5807500: system.mem_ctrls: Timing Read : 0 167040  5807500 
5808000: system.mem_ctrls: Timing Read : 0 167048  5808000 
5808000: system.mem_ctrls: Timing Read : 0 524784  5808000 
5809000: system.mem_ctrls: Timing Read : 0 167048  5809000 
5810500: system.mem_ctrls: Timing Read : 0 167048  5810500 
5811000: system.mem_ctrls: Timing Read : 0 167056  5811000 
5811500: system.mem_ctrls: Timing Writ : 1 524912  5811500 
5812000: system.mem_ctrls: Timing Read : 0 167064  5812000 
5812500: system.mem_ctrls: Timing Read : 0 167064  5812500 
5812500: system.mem_ctrls: Timing Read : 0 609120  5812500 
5813000: system.mem_ctrls: Timing Read : 0 167064  5813000 
5813500: system.mem_ctrls: Timing Read : 0 167072  5813500 
5813500: system.mem_ctrls: Timing Read : 0 609128  5813500 
5814000: system.mem_ctrls: Timing Read : 0 167072  5814000 
5814500: system.mem_ctrls: Timing Read : 0 167080  5814500 
5814500: system.mem_ctrls: Timing Read : 0 609136  5814500 
5815000: system.mem_ctrls: Timing Read : 0 167080  5815000 
5816000: system.mem_ctrls: Timing Read : 0 167080  5816000 
5816000: system.mem_ctrls: Timing Read : 0 609144  5816000 
5817500: system.mem_ctrls: Timing Read : 0 47376  5817500 
5818000: system.mem_ctrls: Timing Read : 0 47384  5818000 
5818500: system.mem_ctrls: Timing Read : 0 47384  5818500 
5820000: system.mem_ctrls: Timing Read : 0 47384  5820000 
5820500: system.mem_ctrls: Timing Read : 0 47384  5820500 
5821000: system.mem_ctrls: Timing Read : 0 47392  5821000 
5822000: system.mem_ctrls: Timing Read : 0 47392  5822000 
5822500: system.mem_ctrls: Timing Read : 0 47392  5822500 
5823500: system.mem_ctrls: Timing Read : 0 47400  5823500 
5824000: system.mem_ctrls: Timing Read : 0 47400  5824000 
5825000: system.mem_ctrls: Timing Read : 0 47400  5825000 
5826500: system.mem_ctrls: Timing Read : 0 47504  5826500 
5827000: system.mem_ctrls: Timing Read : 0 524768  5827000 
5828000: system.mem_ctrls: Timing Writ : 1 524768  5828000 
5828500: system.mem_ctrls: Timing Read : 0 47504  5828500 
5829000: system.mem_ctrls: Timing Read : 0 47512  5829000 
5829500: system.mem_ctrls: Timing Read : 0 47512  5829500 
5830000: system.mem_ctrls: Timing Read : 0 47520  5830000 
5830500: system.mem_ctrls: Timing Read : 0 47520  5830500 
5831000: system.mem_ctrls: Timing Read : 0 47520  5831000 
5832500: system.mem_ctrls: Timing Read : 0 47416  5832500 
5833000: system.mem_ctrls: Timing Read : 0 47416  5833000 
5833500: system.mem_ctrls: Timing Read : 0 47424  5833500 
5834500: system.mem_ctrls: Timing Writ : 1 609144  5834500 
5836000: system.mem_ctrls: Timing Read : 0 46704  5836000 
5836000: system.mem_ctrls: Timing Writ : 1 609112  5836000 
5836500: system.mem_ctrls: Timing Read : 0 46704  5836500 
5837000: system.mem_ctrls: Timing Read : 0 46712  5837000 
5837000: system.mem_ctrls: Timing Writ : 1 609120  5837000 
5837500: system.mem_ctrls: Timing Read : 0 46712  5837500 
5838000: system.mem_ctrls: Timing Read : 0 46712  5838000 
5838500: system.mem_ctrls: Timing Read : 0 46720  5838500 
5838500: system.mem_ctrls: Timing Writ : 1 609128  5838500 
5839000: system.mem_ctrls: Timing Read : 0 46720  5839000 
5839000: system.mem_ctrls: Timing Writ : 1 609136  5839000 
5839500: system.mem_ctrls: Timing Read : 0 46720  5839500 
5840000: system.mem_ctrls: Timing Read : 0 46728  5840000 
5841000: system.mem_ctrls: Timing Read : 0 46728  5841000 
5841000: system.mem_ctrls: Timing Read : 0 524824  5841000 
5841500: system.mem_ctrls: Timing Read : 0 46728  5841500 
5842000: system.mem_ctrls: Timing Read : 0 46736  5842000 
5842500: system.mem_ctrls: Timing Read : 0 46736  5842500 
5843000: system.mem_ctrls: Timing Read : 0 46736  5843000 
5843500: system.mem_ctrls: Timing Read : 0 46744  5843500 
5844000: system.mem_ctrls: Timing Read : 0 46744  5844000 
5845500: system.mem_ctrls: Timing Read : 0 46744  5845500 
5845500: system.mem_ctrls: Timing Read : 0 524768  5845500 
5846000: system.mem_ctrls: Timing Read : 0 46744  5846000 
5846500: system.mem_ctrls: Timing Read : 0 46752  5846500 
5847500: system.mem_ctrls: Timing Read : 0 46752  5847500 
5849000: system.mem_ctrls: Timing Read : 0 46752  5849000 
5849000: system.mem_ctrls: Timing Read : 0 524832  5849000 
5849500: system.mem_ctrls: Timing Read : 0 46752  5849500 
5850000: system.mem_ctrls: Timing Read : 0 46760  5850000 
5850500: system.mem_ctrls: Timing Read : 0 46760  5850500 
5851000: system.mem_ctrls: Timing Read : 0 46768  5851000 
5852000: system.mem_ctrls: Timing Read : 0 46768  5852000 
5853000: system.mem_ctrls: Timing Read : 0 46776  5853000 
5854000: system.mem_ctrls: Timing Writ : 1 609096  5854000 
5855500: system.mem_ctrls: Timing Read : 0 82224  5855500 
5856000: system.mem_ctrls: Timing Read : 0 82224  5856000 
5856500: system.mem_ctrls: Timing Read : 0 82232  5856500 
5857000: system.mem_ctrls: Timing Read : 0 82232  5857000 
5858000: system.mem_ctrls: Timing Read : 0 82232  5858000 
5858500: system.mem_ctrls: Timing Read : 0 82240  5858500 
5860000: system.mem_ctrls: Timing Read : 0 82240  5860000 
5860000: system.mem_ctrls: Timing Read : 0 609096  5860000 
5861500: system.mem_ctrls: Timing Read : 0 46776  5861500 
5862000: system.mem_ctrls: Timing Read : 0 46784  5862000 
5862000: system.mem_ctrls: Timing Read : 0 524768  5862000 
5862500: system.mem_ctrls: Timing Read : 0 46784  5862500 
5863000: system.mem_ctrls: Timing Read : 0 46784  5863000 
5863500: system.mem_ctrls: Timing Read : 0 46792  5863500 
5863500: system.mem_ctrls: Timing Writ : 1 524824  5863500 
5864000: system.mem_ctrls: Timing Read : 0 46792  5864000 
5864000: system.mem_ctrls: Timing Writ : 1 524832  5864000 
5864500: system.mem_ctrls: Timing Read : 0 46792  5864500 
5866000: system.mem_ctrls: Timing Read : 0 46832  5866000 
5867000: system.mem_ctrls: Timing Read : 0 46832  5867000 
5867000: system.mem_ctrls: Timing Writ : 1 524768  5867000 
5867500: system.mem_ctrls: Timing Read : 0 46832  5867500 
5868000: system.mem_ctrls: Timing Read : 0 46840  5868000 
5868000: system.mem_ctrls: Timing Read : 0 609112  5868000 
5868500: system.mem_ctrls: Timing Read : 0 46840  5868500 
5868500: system.mem_ctrls: Timing Read : 0 609120  5868500 
5869000: system.mem_ctrls: Timing Read : 0 46840  5869000 
5869500: system.mem_ctrls: Timing Read : 0 46848  5869500 
5869500: system.mem_ctrls: Timing Read : 0 609128  5869500 
5870000: system.mem_ctrls: Timing Read : 0 46848  5870000 
5870500: system.mem_ctrls: Timing Read : 0 46856  5870500 
5870500: system.mem_ctrls: Timing Read : 0 609136  5870500 
5871000: system.mem_ctrls: Timing Read : 0 46856  5871000 
5872000: system.mem_ctrls: Timing Read : 0 46856  5872000 
5872000: system.mem_ctrls: Timing Read : 0 609144  5872000 
5873500: system.mem_ctrls: Timing Read : 0 47424  5873500 
5874000: system.mem_ctrls: Timing Read : 0 47432  5874000 
5874500: system.mem_ctrls: Timing Writ : 1 524816  5874500 
5875000: system.mem_ctrls: Timing Read : 0 47432  5875000 
5875500: system.mem_ctrls: Timing Read : 0 47440  5875500 
5876000: system.mem_ctrls: Timing Writ : 1 524808  5876000 
5876500: system.mem_ctrls: Timing Read : 0 47440  5876500 
5877000: system.mem_ctrls: Timing Read : 0 47440  5877000 
5877500: system.mem_ctrls: Timing Read : 0 47448  5877500 
5878000: system.mem_ctrls: Timing Writ : 1 524800  5878000 
5878500: system.mem_ctrls: Timing Read : 0 47448  5878500 
5879000: system.mem_ctrls: Timing Read : 0 47456  5879000 
5879500: system.mem_ctrls: Timing Writ : 1 524784  5879500 
5880000: system.mem_ctrls: Timing Read : 0 47456  5880000 
5880500: system.mem_ctrls: Timing Read : 0 47464  5880500 
5881000: system.mem_ctrls: Timing Writ : 1 524776  5881000 
5881500: system.mem_ctrls: Timing Read : 0 47464  5881500 
5882000: system.mem_ctrls: Timing Read : 0 47472  5882000 
5882500: system.mem_ctrls: Timing Writ : 1 524792  5882500 
5883000: system.mem_ctrls: Timing Read : 0 47472  5883000 
5883500: system.mem_ctrls: Timing Read : 0 47480  5883500 
5883500: system.mem_ctrls: Timing Read : 0 609152  5883500 
5884000: system.mem_ctrls: Timing Read : 0 47480  5884000 
5884000: system.mem_ctrls: Timing Read : 0 609160  5884000 
5884500: system.mem_ctrls: Timing Read : 0 47480  5884500 
5885000: system.mem_ctrls: Timing Read : 0 47488  5885000 
5885500: system.mem_ctrls: Timing Read : 0 47488  5885500 
5885500: system.mem_ctrls: Timing Read : 0 609168  5885500 
5886000: system.mem_ctrls: Timing Read : 0 47488  5886000 
5886500: system.mem_ctrls: Timing Read : 0 47496  5886500 
5887500: system.mem_ctrls: Timing Read : 0 47496  5887500 
5887500: system.mem_ctrls: Timing Read : 0 609176  5887500 
5889000: system.mem_ctrls: Timing Read : 0 163032  5889000 
5889500: system.mem_ctrls: Timing Read : 0 163032  5889500 
5890000: system.mem_ctrls: Timing Read : 0 163032  5890000 
5891500: system.mem_ctrls: Timing Read : 0 163040  5891500 
5891500: system.mem_ctrls: Timing Read : 0 524824  5891500 
5892000: system.mem_ctrls: Timing Read : 0 163040  5892000 
5892500: system.mem_ctrls: Timing Read : 0 163040  5892500 
5893000: system.mem_ctrls: Timing Read : 0 163048  5893000 
5893000: system.mem_ctrls: Timing Writ : 1 524816  5893000 
5893500: system.mem_ctrls: Timing Read : 0 163048  5893500 
5893500: system.mem_ctrls: Timing Writ : 1 524808  5893500 
5894000: system.mem_ctrls: Timing Read : 0 163048  5894000 
5894500: system.mem_ctrls: Timing Read : 0 163056  5894500 
5894500: system.mem_ctrls: Timing Writ : 1 524800  5894500 
5895000: system.mem_ctrls: Timing Read : 0 163056  5895000 
5895000: system.mem_ctrls: Timing Writ : 1 524792  5895000 
5895500: system.mem_ctrls: Timing Read : 0 163056  5895500 
5896000: system.mem_ctrls: Timing Read : 0 163064  5896000 
5896000: system.mem_ctrls: Timing Writ : 1 524776  5896000 
5896500: system.mem_ctrls: Timing Read : 0 163064  5896500 
5896500: system.mem_ctrls: Timing Writ : 1 524784  5896500 
5897000: system.mem_ctrls: Timing Read : 0 163064  5897000 
5897000: system.mem_ctrls: Timing Read : 0 609184  5897000 
5898500: system.mem_ctrls: Timing Read : 0 163072  5898500 
5899000: system.mem_ctrls: Timing Read : 0 163072  5899000 
5899000: system.mem_ctrls: Timing Read : 0 609192  5899000 
5900500: system.mem_ctrls: Timing Read : 0 49232  5900500 
5902000: system.mem_ctrls: Timing Read : 0 49184  5902000 
5902500: system.mem_ctrls: Timing Read : 0 49192  5902500 
5903000: system.mem_ctrls: Timing Writ : 1 524936  5903000 
5903500: system.mem_ctrls: Timing Read : 0 49192  5903500 
5903500: system.mem_ctrls: Timing Read : 0 524872  5903500 
5904000: system.mem_ctrls: Timing Read : 0 49192  5904000 
5904500: system.mem_ctrls: Timing Read : 0 49200  5904500 
5905000: system.mem_ctrls: Timing Read : 0 49200  5905000 
5906500: system.mem_ctrls: Timing Read : 0 49160  5906500 
5906500: system.mem_ctrls: Timing Read : 0 525408  5906500 
5907000: system.mem_ctrls: Timing Read : 0 49160  5907000 
5908000: system.mem_ctrls: Timing Read : 0 49160  5908000 
5909500: system.mem_ctrls: Timing Read : 0 49160  5909500 
5910500: system.mem_ctrls: Timing Read : 0 49168  5910500 
5912000: system.mem_ctrls: Timing Read : 0 49168  5912000 
5913000: system.mem_ctrls: Timing Read : 0 49168  5913000 
5914500: system.mem_ctrls: Timing Read : 0 49184  5914500 
5915000: system.mem_ctrls: Timing Read : 0 49192  5915000 
5915500: system.mem_ctrls: Timing Writ : 1 525576  5915500 
5916000: system.mem_ctrls: Timing Read : 0 49192  5916000 
5916000: system.mem_ctrls: Timing Read : 0 525512  5916000 
5916500: system.mem_ctrls: Timing Read : 0 49192  5916500 
5917000: system.mem_ctrls: Timing Read : 0 49200  5917000 
5917500: system.mem_ctrls: Timing Read : 0 49200  5917500 
5919000: system.mem_ctrls: Timing Read : 0 49200  5919000 
5920000: system.mem_ctrls: Timing Read : 0 49208  5920000 
5920500: system.mem_ctrls: Timing Read : 0 49208  5920500 
5920500: system.mem_ctrls: Timing Read : 0 609208  5920500 
5922000: system.mem_ctrls: Timing Read : 0 49208  5922000 
5922000: system.mem_ctrls: Timing Read : 0 609216  5922000 
5923500: system.mem_ctrls: Timing Read : 0 49208  5923500 
5923500: system.mem_ctrls: Timing Read : 0 609224  5923500 
5925000: system.mem_ctrls: Timing Read : 0 43296  5925000 
5925500: system.mem_ctrls: Timing Read : 0 43304  5925500 
5926500: system.mem_ctrls: Timing Read : 0 43304  5926500 
5927000: system.mem_ctrls: Timing Read : 0 43312  5927000 
5928000: system.mem_ctrls: Timing Read : 0 43312  5928000 
5929500: system.mem_ctrls: Timing Read : 0 43312  5929500 
5930000: system.mem_ctrls: Timing Read : 0 43312  5930000 
5930500: system.mem_ctrls: Timing Read : 0 43320  5930500 
5931500: system.mem_ctrls: Timing Writ : 1 609224  5931500 
5933000: system.mem_ctrls: Timing Read : 0 78512  5933000 
5933000: system.mem_ctrls: Timing Writ : 1 609216  5933000 
5934000: system.mem_ctrls: Timing Read : 0 78512  5934000 
5934500: system.mem_ctrls: Timing Read : 0 78520  5934500 
5934500: system.mem_ctrls: Timing Writ : 1 609208  5934500 
5935500: system.mem_ctrls: Timing Read : 0 78520  5935500 
5936000: system.mem_ctrls: Timing Read : 0 78528  5936000 
5936000: system.mem_ctrls: Timing Writ : 1 609200  5936000 
5937000: system.mem_ctrls: Timing Read : 0 78528  5937000 
5937500: system.mem_ctrls: Timing Read : 0 78528  5937500 
5937500: system.mem_ctrls: Timing Writ : 1 609192  5937500 
5938500: system.mem_ctrls: Timing Read : 0 78528  5938500 
5939000: system.mem_ctrls: Timing Read : 0 78536  5939000 
5940000: system.mem_ctrls: Timing Read : 0 78536  5940000 
5941500: system.mem_ctrls: Timing Read : 0 78560  5941500 
5942000: system.mem_ctrls: Timing Read : 0 78560  5942000 
5942500: system.mem_ctrls: Timing Read : 0 78568  5942500 
5943000: system.mem_ctrls: Timing Read : 0 78568  5943000 
