module Out_mem(
    input  logic clk,
    input  logic rst,
    input  logic write_en,
    input  logic [1:0] class_in,
    output logic [1:0] class_out
);
    always_ff @(posedge clk or posedge rst) begin
        if (rst)
            class_out <= 2'b00;
        else if (write_en)
            class_out <= class_in;
    end
endmodule