# Specify Global Variables
simClockPeriod : &SIM_CLK_PERIOD "CLOCK_PERIOD=2.00"
simInputDelay : &SIM_INPUT_DELAY "INPUT_DELAY=0.4"

simOptions: &SIM_OPTIONS
  - "-notice"
  - "-PP"
  - "-line"
  - "+lint=all,noVCDE,noONGS,noUI"
  - "+warn=noTMR"
  - "-error=PCWM-L"
  - "+v2k"
  - "+vcs+lic+wait"
  - "+vcs+initreg+0"
  - "+vcs+initmem+0"
  #- "+define+no_cache_mem"
  - "+rad"
  - "-quiet"
  - "+define+DEBUG"
  - "-debug_pp"
  - "+incdir+/home/cc/eecs151/sp20/class/eecs151-abd/project_skeleton/src"

simVerilogSrc: &SIM_VERILOG_SRC
  - "/home/cc/eecs151/sp20/class/eecs151-abd/project_skeleton/src/ALU.v"
  - "/home/cc/eecs151/sp20/class/eecs151-abd/project_skeleton/src/ALUdec.v"
  - "/home/cc/eecs151/sp20/class/eecs151-abd/project_skeleton/src/Riscv151.v"
  - "/home/cc/eecs151/sp20/class/eecs151-abd/project_skeleton/src/Memory151.v"
  - "/home/cc/eecs151/sp20/class/eecs151-abd/project_skeleton/src/ExtMemModel.v"
  - "/home/cc/eecs151/sp20/class/eecs151-abd/project_skeleton/src/no_cache_mem.v"
  - "/home/cc/eecs151/sp20/class/eecs151-abd/project_skeleton/src/riscv_top.v"
  - "/home/cc/eecs151/sp20/class/eecs151-abd/project_skeleton/src/riscv_arbiter.v"
  - "/home/cc/eecs151/sp20/class/eecs151-abd/project_skeleton/src/ALUTestbench.v"
  - "/home/cc/eecs151/sp20/class/eecs151-abd/project_skeleton/src/ALUTestVectorTestbench.v"
  - "/home/cc/eecs151/sp20/class/eecs151-abd/project_skeleton/src/riscv_test_harness.v"
  - "/home/ff/eecs151/verilog_lib/EECS151.v"
  - "/home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/behavioral/sram_behav_models.v"
  # Add more files here if you need
  - "/home/cc/eecs151/sp20/class/eecs151-abd/project_skeleton/src/control.v"
  - "/home/cc/eecs151/sp20/class/eecs151-abd/project_skeleton/src/Riscv151_testbench.v"
  - "/home/cc/eecs151/sp20/class/eecs151-abd/project_skeleton/src/Cache.v"


#tb_name: &TB_NAME "ALUTestbench"
#tb_name: &TB_NAME "ALUTestVectorTestbench"
tb_name: &TB_NAME "rocketTestHarness"
#tb_name: &TB_NAME "Riscv151_testbench"


sim.inputs:
  input_files: *SIM_VERILOG_SRC
  timescale:   "1ns/1ps"
  options:     *SIM_OPTIONS
  top_module:  *TB_NAME
  tb_name:     *TB_NAME
  defines: 
    - *SIM_CLK_PERIOD
    - *SIM_INPUT_DELAY
  execute_sim: false

