
EEV_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042c8  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  08004450  08004450  00005450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004864  08004864  00006004  2**0
                  CONTENTS
  4 .ARM          00000000  08004864  08004864  00006004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004864  08004864  00006004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004864  08004864  00005864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004868  08004868  00005868  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  0800486c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006004  2**0
                  CONTENTS
 10 .bss          000005d8  20000004  20000004  00006004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200005dc  200005dc  00006004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007170  00000000  00000000  00006034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000c10  00000000  00000000  0000d1a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000258  00000000  00000000  0000ddb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000001c6  00000000  00000000  0000e010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000b6b  00000000  00000000  0000e1d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000049b0  00000000  00000000  0000ed41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f7a3  00000000  00000000  000136f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a2e94  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000afc  00000000  00000000  000a2ed8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000056  00000000  00000000  000a39d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004438 	.word	0x08004438

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08004438 	.word	0x08004438

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2lz>:
 8000ac4:	b538      	push	{r3, r4, r5, lr}
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	2300      	movs	r3, #0
 8000aca:	4604      	mov	r4, r0
 8000acc:	460d      	mov	r5, r1
 8000ace:	f7ff ffa9 	bl	8000a24 <__aeabi_dcmplt>
 8000ad2:	b928      	cbnz	r0, 8000ae0 <__aeabi_d2lz+0x1c>
 8000ad4:	4620      	mov	r0, r4
 8000ad6:	4629      	mov	r1, r5
 8000ad8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000adc:	f000 b80a 	b.w	8000af4 <__aeabi_d2ulz>
 8000ae0:	4620      	mov	r0, r4
 8000ae2:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ae6:	f000 f805 	bl	8000af4 <__aeabi_d2ulz>
 8000aea:	4240      	negs	r0, r0
 8000aec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000af0:	bd38      	pop	{r3, r4, r5, pc}
 8000af2:	bf00      	nop

08000af4 <__aeabi_d2ulz>:
 8000af4:	b5d0      	push	{r4, r6, r7, lr}
 8000af6:	4b0c      	ldr	r3, [pc, #48]	@ (8000b28 <__aeabi_d2ulz+0x34>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	4606      	mov	r6, r0
 8000afc:	460f      	mov	r7, r1
 8000afe:	f7ff fd1f 	bl	8000540 <__aeabi_dmul>
 8000b02:	f000 f815 	bl	8000b30 <__aeabi_d2uiz>
 8000b06:	4604      	mov	r4, r0
 8000b08:	f7ff fca0 	bl	800044c <__aeabi_ui2d>
 8000b0c:	4b07      	ldr	r3, [pc, #28]	@ (8000b2c <__aeabi_d2ulz+0x38>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	f7ff fd16 	bl	8000540 <__aeabi_dmul>
 8000b14:	4602      	mov	r2, r0
 8000b16:	460b      	mov	r3, r1
 8000b18:	4630      	mov	r0, r6
 8000b1a:	4639      	mov	r1, r7
 8000b1c:	f7ff fb58 	bl	80001d0 <__aeabi_dsub>
 8000b20:	f000 f806 	bl	8000b30 <__aeabi_d2uiz>
 8000b24:	4621      	mov	r1, r4
 8000b26:	bdd0      	pop	{r4, r6, r7, pc}
 8000b28:	3df00000 	.word	0x3df00000
 8000b2c:	41f00000 	.word	0x41f00000

08000b30 <__aeabi_d2uiz>:
 8000b30:	004a      	lsls	r2, r1, #1
 8000b32:	d211      	bcs.n	8000b58 <__aeabi_d2uiz+0x28>
 8000b34:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b38:	d211      	bcs.n	8000b5e <__aeabi_d2uiz+0x2e>
 8000b3a:	d50d      	bpl.n	8000b58 <__aeabi_d2uiz+0x28>
 8000b3c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b44:	d40e      	bmi.n	8000b64 <__aeabi_d2uiz+0x34>
 8000b46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b4a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b62:	d102      	bne.n	8000b6a <__aeabi_d2uiz+0x3a>
 8000b64:	f04f 30ff 	mov.w	r0, #4294967295
 8000b68:	4770      	bx	lr
 8000b6a:	f04f 0000 	mov.w	r0, #0
 8000b6e:	4770      	bx	lr

08000b70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	4603      	mov	r3, r0
 8000b78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	db0b      	blt.n	8000b9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b82:	79fb      	ldrb	r3, [r7, #7]
 8000b84:	f003 021f 	and.w	r2, r3, #31
 8000b88:	4907      	ldr	r1, [pc, #28]	@ (8000ba8 <__NVIC_EnableIRQ+0x38>)
 8000b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8e:	095b      	lsrs	r3, r3, #5
 8000b90:	2001      	movs	r0, #1
 8000b92:	fa00 f202 	lsl.w	r2, r0, r2
 8000b96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b9a:	bf00      	nop
 8000b9c:	370c      	adds	r7, #12
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	e000e100 	.word	0xe000e100

08000bac <DMA1_Stream0_IRQHandler>:
 * status flags for FIFO error, direct mode error, transfer error, half
 * transfer complete, and transfer complete, and clears the respective
 * interrupt flag after handling it.
 */
void DMA1_Stream0_IRQHandler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
	if(DMA1 -> LISR & DMA_LISR_FEIF0)
 8000bb0:	4b54      	ldr	r3, [pc, #336]	@ (8000d04 <DMA1_Stream0_IRQHandler+0x158>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f003 0301 	and.w	r3, r3, #1
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d01a      	beq.n	8000bf2 <DMA1_Stream0_IRQHandler+0x46>
	{
		TIM5_CH3_DMA_Flag.Fifo_Error_Flag = true;
 8000bbc:	4b52      	ldr	r3, [pc, #328]	@ (8000d08 <DMA1_Stream0_IRQHandler+0x15c>)
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	711a      	strb	r2, [r3, #4]
		TIM4_CH1_DMA_Flag.Fifo_Error_Flag = true;
 8000bc2:	4b52      	ldr	r3, [pc, #328]	@ (8000d0c <DMA1_Stream0_IRQHandler+0x160>)
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	711a      	strb	r2, [r3, #4]
		USART8_RX_DMA_Flag.Fifo_Error_Flag = true;
 8000bc8:	4b51      	ldr	r3, [pc, #324]	@ (8000d10 <DMA1_Stream0_IRQHandler+0x164>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	711a      	strb	r2, [r3, #4]
		USART5_RX_DMA_Flag.Fifo_Error_Flag = true;
 8000bce:	4b51      	ldr	r3, [pc, #324]	@ (8000d14 <DMA1_Stream0_IRQHandler+0x168>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	711a      	strb	r2, [r3, #4]
		I2C1_RX_DMA_Flag.Fifo_Error_Flag = true;
 8000bd4:	4b50      	ldr	r3, [pc, #320]	@ (8000d18 <DMA1_Stream0_IRQHandler+0x16c>)
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	711a      	strb	r2, [r3, #4]
		SPI3_RX_DMA_Flag.Fifo_Error_Flag = true;
 8000bda:	4b50      	ldr	r3, [pc, #320]	@ (8000d1c <DMA1_Stream0_IRQHandler+0x170>)
 8000bdc:	2201      	movs	r2, #1
 8000bde:	711a      	strb	r2, [r3, #4]
		DMA1_Stream0_Flag.Fifo_Error_Flag = true;
 8000be0:	4b4f      	ldr	r3, [pc, #316]	@ (8000d20 <DMA1_Stream0_IRQHandler+0x174>)
 8000be2:	2201      	movs	r2, #1
 8000be4:	711a      	strb	r2, [r3, #4]
		DMA1 -> LIFCR |= DMA_LIFCR_CFEIF0;
 8000be6:	4b47      	ldr	r3, [pc, #284]	@ (8000d04 <DMA1_Stream0_IRQHandler+0x158>)
 8000be8:	689b      	ldr	r3, [r3, #8]
 8000bea:	4a46      	ldr	r2, [pc, #280]	@ (8000d04 <DMA1_Stream0_IRQHandler+0x158>)
 8000bec:	f043 0301 	orr.w	r3, r3, #1
 8000bf0:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_DMEIF0)
 8000bf2:	4b44      	ldr	r3, [pc, #272]	@ (8000d04 <DMA1_Stream0_IRQHandler+0x158>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f003 0304 	and.w	r3, r3, #4
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d01a      	beq.n	8000c34 <DMA1_Stream0_IRQHandler+0x88>
	{
		TIM5_CH3_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000bfe:	4b42      	ldr	r3, [pc, #264]	@ (8000d08 <DMA1_Stream0_IRQHandler+0x15c>)
 8000c00:	2201      	movs	r2, #1
 8000c02:	70da      	strb	r2, [r3, #3]
		TIM4_CH1_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000c04:	4b41      	ldr	r3, [pc, #260]	@ (8000d0c <DMA1_Stream0_IRQHandler+0x160>)
 8000c06:	2201      	movs	r2, #1
 8000c08:	70da      	strb	r2, [r3, #3]
		USART8_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000c0a:	4b41      	ldr	r3, [pc, #260]	@ (8000d10 <DMA1_Stream0_IRQHandler+0x164>)
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	70da      	strb	r2, [r3, #3]
		USART5_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000c10:	4b40      	ldr	r3, [pc, #256]	@ (8000d14 <DMA1_Stream0_IRQHandler+0x168>)
 8000c12:	2201      	movs	r2, #1
 8000c14:	70da      	strb	r2, [r3, #3]
		I2C1_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000c16:	4b40      	ldr	r3, [pc, #256]	@ (8000d18 <DMA1_Stream0_IRQHandler+0x16c>)
 8000c18:	2201      	movs	r2, #1
 8000c1a:	70da      	strb	r2, [r3, #3]
		SPI3_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000c1c:	4b3f      	ldr	r3, [pc, #252]	@ (8000d1c <DMA1_Stream0_IRQHandler+0x170>)
 8000c1e:	2201      	movs	r2, #1
 8000c20:	70da      	strb	r2, [r3, #3]
		DMA1_Stream0_Flag.Direct_Mode_Error_Flag = true;
 8000c22:	4b3f      	ldr	r3, [pc, #252]	@ (8000d20 <DMA1_Stream0_IRQHandler+0x174>)
 8000c24:	2201      	movs	r2, #1
 8000c26:	70da      	strb	r2, [r3, #3]
		DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 8000c28:	4b36      	ldr	r3, [pc, #216]	@ (8000d04 <DMA1_Stream0_IRQHandler+0x158>)
 8000c2a:	689b      	ldr	r3, [r3, #8]
 8000c2c:	4a35      	ldr	r2, [pc, #212]	@ (8000d04 <DMA1_Stream0_IRQHandler+0x158>)
 8000c2e:	f043 0304 	orr.w	r3, r3, #4
 8000c32:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_TEIF0)
 8000c34:	4b33      	ldr	r3, [pc, #204]	@ (8000d04 <DMA1_Stream0_IRQHandler+0x158>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f003 0308 	and.w	r3, r3, #8
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d01a      	beq.n	8000c76 <DMA1_Stream0_IRQHandler+0xca>
	{
		TIM5_CH3_DMA_Flag.Transfer_Error_Flag= true;
 8000c40:	4b31      	ldr	r3, [pc, #196]	@ (8000d08 <DMA1_Stream0_IRQHandler+0x15c>)
 8000c42:	2201      	movs	r2, #1
 8000c44:	709a      	strb	r2, [r3, #2]
		TIM4_CH1_DMA_Flag.Transfer_Error_Flag = true;
 8000c46:	4b31      	ldr	r3, [pc, #196]	@ (8000d0c <DMA1_Stream0_IRQHandler+0x160>)
 8000c48:	2201      	movs	r2, #1
 8000c4a:	709a      	strb	r2, [r3, #2]
		USART8_RX_DMA_Flag.Transfer_Error_Flag = true;
 8000c4c:	4b30      	ldr	r3, [pc, #192]	@ (8000d10 <DMA1_Stream0_IRQHandler+0x164>)
 8000c4e:	2201      	movs	r2, #1
 8000c50:	709a      	strb	r2, [r3, #2]
		USART5_RX_DMA_Flag.Transfer_Error_Flag = true;
 8000c52:	4b30      	ldr	r3, [pc, #192]	@ (8000d14 <DMA1_Stream0_IRQHandler+0x168>)
 8000c54:	2201      	movs	r2, #1
 8000c56:	709a      	strb	r2, [r3, #2]
		I2C1_RX_DMA_Flag.Transfer_Error_Flag = true;
 8000c58:	4b2f      	ldr	r3, [pc, #188]	@ (8000d18 <DMA1_Stream0_IRQHandler+0x16c>)
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	709a      	strb	r2, [r3, #2]
		SPI3_RX_DMA_Flag.Transfer_Error_Flag = true;
 8000c5e:	4b2f      	ldr	r3, [pc, #188]	@ (8000d1c <DMA1_Stream0_IRQHandler+0x170>)
 8000c60:	2201      	movs	r2, #1
 8000c62:	709a      	strb	r2, [r3, #2]
		DMA1_Stream0_Flag.Transfer_Error_Flag = true;
 8000c64:	4b2e      	ldr	r3, [pc, #184]	@ (8000d20 <DMA1_Stream0_IRQHandler+0x174>)
 8000c66:	2201      	movs	r2, #1
 8000c68:	709a      	strb	r2, [r3, #2]
		DMA1 -> LIFCR |= DMA_LIFCR_CTEIF0;
 8000c6a:	4b26      	ldr	r3, [pc, #152]	@ (8000d04 <DMA1_Stream0_IRQHandler+0x158>)
 8000c6c:	689b      	ldr	r3, [r3, #8]
 8000c6e:	4a25      	ldr	r2, [pc, #148]	@ (8000d04 <DMA1_Stream0_IRQHandler+0x158>)
 8000c70:	f043 0308 	orr.w	r3, r3, #8
 8000c74:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_HTIF0)
 8000c76:	4b23      	ldr	r3, [pc, #140]	@ (8000d04 <DMA1_Stream0_IRQHandler+0x158>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f003 0310 	and.w	r3, r3, #16
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d01a      	beq.n	8000cb8 <DMA1_Stream0_IRQHandler+0x10c>
	{
		TIM5_CH3_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000c82:	4b21      	ldr	r3, [pc, #132]	@ (8000d08 <DMA1_Stream0_IRQHandler+0x15c>)
 8000c84:	2201      	movs	r2, #1
 8000c86:	705a      	strb	r2, [r3, #1]
		TIM4_CH1_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000c88:	4b20      	ldr	r3, [pc, #128]	@ (8000d0c <DMA1_Stream0_IRQHandler+0x160>)
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	705a      	strb	r2, [r3, #1]
		USART8_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000c8e:	4b20      	ldr	r3, [pc, #128]	@ (8000d10 <DMA1_Stream0_IRQHandler+0x164>)
 8000c90:	2201      	movs	r2, #1
 8000c92:	705a      	strb	r2, [r3, #1]
		USART5_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000c94:	4b1f      	ldr	r3, [pc, #124]	@ (8000d14 <DMA1_Stream0_IRQHandler+0x168>)
 8000c96:	2201      	movs	r2, #1
 8000c98:	705a      	strb	r2, [r3, #1]
		I2C1_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000c9a:	4b1f      	ldr	r3, [pc, #124]	@ (8000d18 <DMA1_Stream0_IRQHandler+0x16c>)
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	705a      	strb	r2, [r3, #1]
		SPI3_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000ca0:	4b1e      	ldr	r3, [pc, #120]	@ (8000d1c <DMA1_Stream0_IRQHandler+0x170>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	705a      	strb	r2, [r3, #1]
		DMA1_Stream0_Flag.Half_Transfer_Complete_Flag = true;
 8000ca6:	4b1e      	ldr	r3, [pc, #120]	@ (8000d20 <DMA1_Stream0_IRQHandler+0x174>)
 8000ca8:	2201      	movs	r2, #1
 8000caa:	705a      	strb	r2, [r3, #1]
		DMA1 -> LIFCR |= DMA_LIFCR_CHTIF0;
 8000cac:	4b15      	ldr	r3, [pc, #84]	@ (8000d04 <DMA1_Stream0_IRQHandler+0x158>)
 8000cae:	689b      	ldr	r3, [r3, #8]
 8000cb0:	4a14      	ldr	r2, [pc, #80]	@ (8000d04 <DMA1_Stream0_IRQHandler+0x158>)
 8000cb2:	f043 0310 	orr.w	r3, r3, #16
 8000cb6:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_TCIF0)
 8000cb8:	4b12      	ldr	r3, [pc, #72]	@ (8000d04 <DMA1_Stream0_IRQHandler+0x158>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	f003 0320 	and.w	r3, r3, #32
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d01a      	beq.n	8000cfa <DMA1_Stream0_IRQHandler+0x14e>
	{
		TIM5_CH3_DMA_Flag.Transfer_Complete_Flag = true;
 8000cc4:	4b10      	ldr	r3, [pc, #64]	@ (8000d08 <DMA1_Stream0_IRQHandler+0x15c>)
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	701a      	strb	r2, [r3, #0]
		TIM4_CH1_DMA_Flag.Transfer_Complete_Flag = true;
 8000cca:	4b10      	ldr	r3, [pc, #64]	@ (8000d0c <DMA1_Stream0_IRQHandler+0x160>)
 8000ccc:	2201      	movs	r2, #1
 8000cce:	701a      	strb	r2, [r3, #0]
		USART8_RX_DMA_Flag.Transfer_Complete_Flag = true;
 8000cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8000d10 <DMA1_Stream0_IRQHandler+0x164>)
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	701a      	strb	r2, [r3, #0]
		USART5_RX_DMA_Flag.Transfer_Complete_Flag = true;
 8000cd6:	4b0f      	ldr	r3, [pc, #60]	@ (8000d14 <DMA1_Stream0_IRQHandler+0x168>)
 8000cd8:	2201      	movs	r2, #1
 8000cda:	701a      	strb	r2, [r3, #0]
		I2C1_RX_DMA_Flag.Transfer_Complete_Flag = true;
 8000cdc:	4b0e      	ldr	r3, [pc, #56]	@ (8000d18 <DMA1_Stream0_IRQHandler+0x16c>)
 8000cde:	2201      	movs	r2, #1
 8000ce0:	701a      	strb	r2, [r3, #0]
		SPI3_RX_DMA_Flag.Transfer_Complete_Flag = true;
 8000ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d1c <DMA1_Stream0_IRQHandler+0x170>)
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	701a      	strb	r2, [r3, #0]
		DMA1_Stream0_Flag.Transfer_Complete_Flag = true;
 8000ce8:	4b0d      	ldr	r3, [pc, #52]	@ (8000d20 <DMA1_Stream0_IRQHandler+0x174>)
 8000cea:	2201      	movs	r2, #1
 8000cec:	701a      	strb	r2, [r3, #0]
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF0;
 8000cee:	4b05      	ldr	r3, [pc, #20]	@ (8000d04 <DMA1_Stream0_IRQHandler+0x158>)
 8000cf0:	689b      	ldr	r3, [r3, #8]
 8000cf2:	4a04      	ldr	r2, [pc, #16]	@ (8000d04 <DMA1_Stream0_IRQHandler+0x158>)
 8000cf4:	f043 0320 	orr.w	r3, r3, #32
 8000cf8:	6093      	str	r3, [r2, #8]
	}
}
 8000cfa:	bf00      	nop
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr
 8000d04:	40026000 	.word	0x40026000
 8000d08:	200001d0 	.word	0x200001d0
 8000d0c:	200001b0 	.word	0x200001b0
 8000d10:	200000f0 	.word	0x200000f0
 8000d14:	200000c8 	.word	0x200000c8
 8000d18:	20000038 	.word	0x20000038
 8000d1c:	20000068 	.word	0x20000068
 8000d20:	20000218 	.word	0x20000218

08000d24 <DMA1_Stream1_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA1_Stream1_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA1_Stream1_IRQHandler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
	if(DMA1 -> LISR & DMA_LISR_FEIF1)
 8000d28:	4b45      	ldr	r3, [pc, #276]	@ (8000e40 <DMA1_Stream1_IRQHandler+0x11c>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d014      	beq.n	8000d5e <DMA1_Stream1_IRQHandler+0x3a>
	{
		TIM2_CH3_DMA_Flag.Fifo_Error_Flag = true;
 8000d34:	4b43      	ldr	r3, [pc, #268]	@ (8000e44 <DMA1_Stream1_IRQHandler+0x120>)
 8000d36:	2201      	movs	r2, #1
 8000d38:	711a      	strb	r2, [r3, #4]
		TIM6_UP_DMA_Flag.Fifo_Error_Flag = true;
 8000d3a:	4b43      	ldr	r3, [pc, #268]	@ (8000e48 <DMA1_Stream1_IRQHandler+0x124>)
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	711a      	strb	r2, [r3, #4]
		USART7_RX_DMA_Flag.Fifo_Error_Flag = true;
 8000d40:	4b42      	ldr	r3, [pc, #264]	@ (8000e4c <DMA1_Stream1_IRQHandler+0x128>)
 8000d42:	2201      	movs	r2, #1
 8000d44:	711a      	strb	r2, [r3, #4]
		USART3_RX_DMA_Flag.Fifo_Error_Flag = true;
 8000d46:	4b42      	ldr	r3, [pc, #264]	@ (8000e50 <DMA1_Stream1_IRQHandler+0x12c>)
 8000d48:	2201      	movs	r2, #1
 8000d4a:	711a      	strb	r2, [r3, #4]
		DMA1_Stream1_Flag.Fifo_Error_Flag = true;
 8000d4c:	4b41      	ldr	r3, [pc, #260]	@ (8000e54 <DMA1_Stream1_IRQHandler+0x130>)
 8000d4e:	2201      	movs	r2, #1
 8000d50:	711a      	strb	r2, [r3, #4]
		DMA1 -> LIFCR |= DMA_LIFCR_CFEIF1;
 8000d52:	4b3b      	ldr	r3, [pc, #236]	@ (8000e40 <DMA1_Stream1_IRQHandler+0x11c>)
 8000d54:	689b      	ldr	r3, [r3, #8]
 8000d56:	4a3a      	ldr	r2, [pc, #232]	@ (8000e40 <DMA1_Stream1_IRQHandler+0x11c>)
 8000d58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d5c:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_DMEIF1)
 8000d5e:	4b38      	ldr	r3, [pc, #224]	@ (8000e40 <DMA1_Stream1_IRQHandler+0x11c>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d014      	beq.n	8000d94 <DMA1_Stream1_IRQHandler+0x70>
	{
		TIM2_CH3_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000d6a:	4b36      	ldr	r3, [pc, #216]	@ (8000e44 <DMA1_Stream1_IRQHandler+0x120>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	70da      	strb	r2, [r3, #3]
		TIM6_UP_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000d70:	4b35      	ldr	r3, [pc, #212]	@ (8000e48 <DMA1_Stream1_IRQHandler+0x124>)
 8000d72:	2201      	movs	r2, #1
 8000d74:	70da      	strb	r2, [r3, #3]
		USART7_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000d76:	4b35      	ldr	r3, [pc, #212]	@ (8000e4c <DMA1_Stream1_IRQHandler+0x128>)
 8000d78:	2201      	movs	r2, #1
 8000d7a:	70da      	strb	r2, [r3, #3]
		USART3_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000d7c:	4b34      	ldr	r3, [pc, #208]	@ (8000e50 <DMA1_Stream1_IRQHandler+0x12c>)
 8000d7e:	2201      	movs	r2, #1
 8000d80:	70da      	strb	r2, [r3, #3]
		DMA1_Stream1_Flag.Direct_Mode_Error_Flag = true;
 8000d82:	4b34      	ldr	r3, [pc, #208]	@ (8000e54 <DMA1_Stream1_IRQHandler+0x130>)
 8000d84:	2201      	movs	r2, #1
 8000d86:	70da      	strb	r2, [r3, #3]
		DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 8000d88:	4b2d      	ldr	r3, [pc, #180]	@ (8000e40 <DMA1_Stream1_IRQHandler+0x11c>)
 8000d8a:	689b      	ldr	r3, [r3, #8]
 8000d8c:	4a2c      	ldr	r2, [pc, #176]	@ (8000e40 <DMA1_Stream1_IRQHandler+0x11c>)
 8000d8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d92:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_TEIF1)
 8000d94:	4b2a      	ldr	r3, [pc, #168]	@ (8000e40 <DMA1_Stream1_IRQHandler+0x11c>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d014      	beq.n	8000dca <DMA1_Stream1_IRQHandler+0xa6>
	{
		TIM2_CH3_DMA_Flag.Transfer_Error_Flag = true;
 8000da0:	4b28      	ldr	r3, [pc, #160]	@ (8000e44 <DMA1_Stream1_IRQHandler+0x120>)
 8000da2:	2201      	movs	r2, #1
 8000da4:	709a      	strb	r2, [r3, #2]
		TIM6_UP_DMA_Flag.Transfer_Error_Flag = true;
 8000da6:	4b28      	ldr	r3, [pc, #160]	@ (8000e48 <DMA1_Stream1_IRQHandler+0x124>)
 8000da8:	2201      	movs	r2, #1
 8000daa:	709a      	strb	r2, [r3, #2]
		USART7_RX_DMA_Flag.Transfer_Error_Flag = true;
 8000dac:	4b27      	ldr	r3, [pc, #156]	@ (8000e4c <DMA1_Stream1_IRQHandler+0x128>)
 8000dae:	2201      	movs	r2, #1
 8000db0:	709a      	strb	r2, [r3, #2]
		USART3_RX_DMA_Flag.Transfer_Error_Flag = true;
 8000db2:	4b27      	ldr	r3, [pc, #156]	@ (8000e50 <DMA1_Stream1_IRQHandler+0x12c>)
 8000db4:	2201      	movs	r2, #1
 8000db6:	709a      	strb	r2, [r3, #2]
		DMA1_Stream1_Flag.Transfer_Error_Flag = true;
 8000db8:	4b26      	ldr	r3, [pc, #152]	@ (8000e54 <DMA1_Stream1_IRQHandler+0x130>)
 8000dba:	2201      	movs	r2, #1
 8000dbc:	709a      	strb	r2, [r3, #2]
		DMA1 -> LIFCR |= DMA_LIFCR_CTEIF1;
 8000dbe:	4b20      	ldr	r3, [pc, #128]	@ (8000e40 <DMA1_Stream1_IRQHandler+0x11c>)
 8000dc0:	689b      	ldr	r3, [r3, #8]
 8000dc2:	4a1f      	ldr	r2, [pc, #124]	@ (8000e40 <DMA1_Stream1_IRQHandler+0x11c>)
 8000dc4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000dc8:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_HTIF1)
 8000dca:	4b1d      	ldr	r3, [pc, #116]	@ (8000e40 <DMA1_Stream1_IRQHandler+0x11c>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d014      	beq.n	8000e00 <DMA1_Stream1_IRQHandler+0xdc>
	{
		TIM2_CH3_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000dd6:	4b1b      	ldr	r3, [pc, #108]	@ (8000e44 <DMA1_Stream1_IRQHandler+0x120>)
 8000dd8:	2201      	movs	r2, #1
 8000dda:	705a      	strb	r2, [r3, #1]
		TIM6_UP_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8000e48 <DMA1_Stream1_IRQHandler+0x124>)
 8000dde:	2201      	movs	r2, #1
 8000de0:	705a      	strb	r2, [r3, #1]
		USART7_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000de2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e4c <DMA1_Stream1_IRQHandler+0x128>)
 8000de4:	2201      	movs	r2, #1
 8000de6:	705a      	strb	r2, [r3, #1]
		USART3_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000de8:	4b19      	ldr	r3, [pc, #100]	@ (8000e50 <DMA1_Stream1_IRQHandler+0x12c>)
 8000dea:	2201      	movs	r2, #1
 8000dec:	705a      	strb	r2, [r3, #1]
		DMA1_Stream1_Flag.Half_Transfer_Complete_Flag = true;
 8000dee:	4b19      	ldr	r3, [pc, #100]	@ (8000e54 <DMA1_Stream1_IRQHandler+0x130>)
 8000df0:	2201      	movs	r2, #1
 8000df2:	705a      	strb	r2, [r3, #1]
		DMA1 -> LIFCR |= DMA_LIFCR_CHTIF1;
 8000df4:	4b12      	ldr	r3, [pc, #72]	@ (8000e40 <DMA1_Stream1_IRQHandler+0x11c>)
 8000df6:	689b      	ldr	r3, [r3, #8]
 8000df8:	4a11      	ldr	r2, [pc, #68]	@ (8000e40 <DMA1_Stream1_IRQHandler+0x11c>)
 8000dfa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000dfe:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_TCIF1)
 8000e00:	4b0f      	ldr	r3, [pc, #60]	@ (8000e40 <DMA1_Stream1_IRQHandler+0x11c>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d014      	beq.n	8000e36 <DMA1_Stream1_IRQHandler+0x112>
	{
		TIM2_CH3_DMA_Flag.Transfer_Complete_Flag = true;
 8000e0c:	4b0d      	ldr	r3, [pc, #52]	@ (8000e44 <DMA1_Stream1_IRQHandler+0x120>)
 8000e0e:	2201      	movs	r2, #1
 8000e10:	701a      	strb	r2, [r3, #0]
		TIM6_UP_DMA_Flag.Transfer_Complete_Flag = true;
 8000e12:	4b0d      	ldr	r3, [pc, #52]	@ (8000e48 <DMA1_Stream1_IRQHandler+0x124>)
 8000e14:	2201      	movs	r2, #1
 8000e16:	701a      	strb	r2, [r3, #0]
		USART7_RX_DMA_Flag.Transfer_Complete_Flag = true;
 8000e18:	4b0c      	ldr	r3, [pc, #48]	@ (8000e4c <DMA1_Stream1_IRQHandler+0x128>)
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	701a      	strb	r2, [r3, #0]
		USART3_RX_DMA_Flag.Transfer_Complete_Flag = true;
 8000e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8000e50 <DMA1_Stream1_IRQHandler+0x12c>)
 8000e20:	2201      	movs	r2, #1
 8000e22:	701a      	strb	r2, [r3, #0]
		DMA1_Stream1_Flag.Transfer_Complete_Flag = true;
 8000e24:	4b0b      	ldr	r3, [pc, #44]	@ (8000e54 <DMA1_Stream1_IRQHandler+0x130>)
 8000e26:	2201      	movs	r2, #1
 8000e28:	701a      	strb	r2, [r3, #0]
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF1;
 8000e2a:	4b05      	ldr	r3, [pc, #20]	@ (8000e40 <DMA1_Stream1_IRQHandler+0x11c>)
 8000e2c:	689b      	ldr	r3, [r3, #8]
 8000e2e:	4a04      	ldr	r2, [pc, #16]	@ (8000e40 <DMA1_Stream1_IRQHandler+0x11c>)
 8000e30:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000e34:	6093      	str	r3, [r2, #8]
	}
}
 8000e36:	bf00      	nop
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	40026000 	.word	0x40026000
 8000e44:	20000180 	.word	0x20000180
 8000e48:	200001e0 	.word	0x200001e0
 8000e4c:	200000e8 	.word	0x200000e8
 8000e50:	200000a8 	.word	0x200000a8
 8000e54:	20000220 	.word	0x20000220

08000e58 <DMA1_Stream2_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA1_Stream2_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA1_Stream2_IRQHandler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
	if(DMA1 -> LISR & DMA_LISR_FEIF2)
 8000e5c:	4b2f      	ldr	r3, [pc, #188]	@ (8000f1c <DMA1_Stream2_IRQHandler+0xc4>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d00b      	beq.n	8000e80 <DMA1_Stream2_IRQHandler+0x28>
	{
		USART3_TX_DMA_Flag.Fifo_Error_Flag = true;
 8000e68:	4b2d      	ldr	r3, [pc, #180]	@ (8000f20 <DMA1_Stream2_IRQHandler+0xc8>)
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	711a      	strb	r2, [r3, #4]
		DMA1_Stream2_Flag.Fifo_Error_Flag = true;
 8000e6e:	4b2d      	ldr	r3, [pc, #180]	@ (8000f24 <DMA1_Stream2_IRQHandler+0xcc>)
 8000e70:	2201      	movs	r2, #1
 8000e72:	711a      	strb	r2, [r3, #4]
		DMA1 -> LIFCR |= DMA_LIFCR_CFEIF2;
 8000e74:	4b29      	ldr	r3, [pc, #164]	@ (8000f1c <DMA1_Stream2_IRQHandler+0xc4>)
 8000e76:	689b      	ldr	r3, [r3, #8]
 8000e78:	4a28      	ldr	r2, [pc, #160]	@ (8000f1c <DMA1_Stream2_IRQHandler+0xc4>)
 8000e7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e7e:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_DMEIF2)
 8000e80:	4b26      	ldr	r3, [pc, #152]	@ (8000f1c <DMA1_Stream2_IRQHandler+0xc4>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d00b      	beq.n	8000ea4 <DMA1_Stream2_IRQHandler+0x4c>
	{
		USART3_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000e8c:	4b24      	ldr	r3, [pc, #144]	@ (8000f20 <DMA1_Stream2_IRQHandler+0xc8>)
 8000e8e:	2201      	movs	r2, #1
 8000e90:	70da      	strb	r2, [r3, #3]
		DMA1_Stream2_Flag.Direct_Mode_Error_Flag = true;
 8000e92:	4b24      	ldr	r3, [pc, #144]	@ (8000f24 <DMA1_Stream2_IRQHandler+0xcc>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	70da      	strb	r2, [r3, #3]
		DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 8000e98:	4b20      	ldr	r3, [pc, #128]	@ (8000f1c <DMA1_Stream2_IRQHandler+0xc4>)
 8000e9a:	689b      	ldr	r3, [r3, #8]
 8000e9c:	4a1f      	ldr	r2, [pc, #124]	@ (8000f1c <DMA1_Stream2_IRQHandler+0xc4>)
 8000e9e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ea2:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_TEIF2)
 8000ea4:	4b1d      	ldr	r3, [pc, #116]	@ (8000f1c <DMA1_Stream2_IRQHandler+0xc4>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d00b      	beq.n	8000ec8 <DMA1_Stream2_IRQHandler+0x70>
	{
		USART3_TX_DMA_Flag.Transfer_Error_Flag = true;
 8000eb0:	4b1b      	ldr	r3, [pc, #108]	@ (8000f20 <DMA1_Stream2_IRQHandler+0xc8>)
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	709a      	strb	r2, [r3, #2]
		DMA1_Stream2_Flag.Transfer_Error_Flag = true;
 8000eb6:	4b1b      	ldr	r3, [pc, #108]	@ (8000f24 <DMA1_Stream2_IRQHandler+0xcc>)
 8000eb8:	2201      	movs	r2, #1
 8000eba:	709a      	strb	r2, [r3, #2]
		DMA1 -> LIFCR |= DMA_LIFCR_CTEIF2;
 8000ebc:	4b17      	ldr	r3, [pc, #92]	@ (8000f1c <DMA1_Stream2_IRQHandler+0xc4>)
 8000ebe:	689b      	ldr	r3, [r3, #8]
 8000ec0:	4a16      	ldr	r2, [pc, #88]	@ (8000f1c <DMA1_Stream2_IRQHandler+0xc4>)
 8000ec2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000ec6:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_HTIF2)
 8000ec8:	4b14      	ldr	r3, [pc, #80]	@ (8000f1c <DMA1_Stream2_IRQHandler+0xc4>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d00b      	beq.n	8000eec <DMA1_Stream2_IRQHandler+0x94>
	{
		USART3_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000ed4:	4b12      	ldr	r3, [pc, #72]	@ (8000f20 <DMA1_Stream2_IRQHandler+0xc8>)
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	705a      	strb	r2, [r3, #1]
		DMA1_Stream2_Flag.Half_Transfer_Complete_Flag = true;
 8000eda:	4b12      	ldr	r3, [pc, #72]	@ (8000f24 <DMA1_Stream2_IRQHandler+0xcc>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	705a      	strb	r2, [r3, #1]
		DMA1 -> LIFCR |= DMA_LIFCR_CHTIF2;
 8000ee0:	4b0e      	ldr	r3, [pc, #56]	@ (8000f1c <DMA1_Stream2_IRQHandler+0xc4>)
 8000ee2:	689b      	ldr	r3, [r3, #8]
 8000ee4:	4a0d      	ldr	r2, [pc, #52]	@ (8000f1c <DMA1_Stream2_IRQHandler+0xc4>)
 8000ee6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000eea:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_TCIF2)
 8000eec:	4b0b      	ldr	r3, [pc, #44]	@ (8000f1c <DMA1_Stream2_IRQHandler+0xc4>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d00b      	beq.n	8000f10 <DMA1_Stream2_IRQHandler+0xb8>
	{
		USART3_TX_DMA_Flag.Transfer_Complete_Flag = true;
 8000ef8:	4b09      	ldr	r3, [pc, #36]	@ (8000f20 <DMA1_Stream2_IRQHandler+0xc8>)
 8000efa:	2201      	movs	r2, #1
 8000efc:	701a      	strb	r2, [r3, #0]
		DMA1_Stream2_Flag.Transfer_Complete_Flag = true;
 8000efe:	4b09      	ldr	r3, [pc, #36]	@ (8000f24 <DMA1_Stream2_IRQHandler+0xcc>)
 8000f00:	2201      	movs	r2, #1
 8000f02:	701a      	strb	r2, [r3, #0]
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF2;
 8000f04:	4b05      	ldr	r3, [pc, #20]	@ (8000f1c <DMA1_Stream2_IRQHandler+0xc4>)
 8000f06:	689b      	ldr	r3, [r3, #8]
 8000f08:	4a04      	ldr	r2, [pc, #16]	@ (8000f1c <DMA1_Stream2_IRQHandler+0xc4>)
 8000f0a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f0e:	6093      	str	r3, [r2, #8]
	}
}
 8000f10:	bf00      	nop
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	40026000 	.word	0x40026000
 8000f20:	200000b0 	.word	0x200000b0
 8000f24:	20000228 	.word	0x20000228

08000f28 <DMA1_Stream3_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA1_Stream3_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA1_Stream3_IRQHandler(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
	if(DMA1 -> LISR & DMA_LISR_FEIF3)
 8000f2c:	4b54      	ldr	r3, [pc, #336]	@ (8001080 <DMA1_Stream3_IRQHandler+0x158>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d01a      	beq.n	8000f6e <DMA1_Stream3_IRQHandler+0x46>
	{
		TIM5_TRIG_DMA_Flag.Fifo_Error_Flag = true;
 8000f38:	4b52      	ldr	r3, [pc, #328]	@ (8001084 <DMA1_Stream3_IRQHandler+0x15c>)
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	711a      	strb	r2, [r3, #4]
		TIM4_CH2_DMA_Flag.Fifo_Error_Flag = true;
 8000f3e:	4b52      	ldr	r3, [pc, #328]	@ (8001088 <DMA1_Stream3_IRQHandler+0x160>)
 8000f40:	2201      	movs	r2, #1
 8000f42:	711a      	strb	r2, [r3, #4]
		USART7_RX_DMA_Flag.Fifo_Error_Flag = true;
 8000f44:	4b51      	ldr	r3, [pc, #324]	@ (800108c <DMA1_Stream3_IRQHandler+0x164>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	711a      	strb	r2, [r3, #4]
		USART3_TX_DMA_Flag.Fifo_Error_Flag = true;
 8000f4a:	4b51      	ldr	r3, [pc, #324]	@ (8001090 <DMA1_Stream3_IRQHandler+0x168>)
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	711a      	strb	r2, [r3, #4]
		I2S2_RX_DMA_Flag.Fifo_Error_Flag = true;
 8000f50:	4b50      	ldr	r3, [pc, #320]	@ (8001094 <DMA1_Stream3_IRQHandler+0x16c>)
 8000f52:	2201      	movs	r2, #1
 8000f54:	711a      	strb	r2, [r3, #4]
		SPI2_RX_DMA_Flag.Fifo_Error_Flag = true;
 8000f56:	4b50      	ldr	r3, [pc, #320]	@ (8001098 <DMA1_Stream3_IRQHandler+0x170>)
 8000f58:	2201      	movs	r2, #1
 8000f5a:	711a      	strb	r2, [r3, #4]
		DMA1_Stream3_Flag.Fifo_Error_Flag = true;
 8000f5c:	4b4f      	ldr	r3, [pc, #316]	@ (800109c <DMA1_Stream3_IRQHandler+0x174>)
 8000f5e:	2201      	movs	r2, #1
 8000f60:	711a      	strb	r2, [r3, #4]
		DMA1 -> LIFCR |= DMA_LIFCR_CFEIF3;
 8000f62:	4b47      	ldr	r3, [pc, #284]	@ (8001080 <DMA1_Stream3_IRQHandler+0x158>)
 8000f64:	689b      	ldr	r3, [r3, #8]
 8000f66:	4a46      	ldr	r2, [pc, #280]	@ (8001080 <DMA1_Stream3_IRQHandler+0x158>)
 8000f68:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f6c:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_DMEIF3)
 8000f6e:	4b44      	ldr	r3, [pc, #272]	@ (8001080 <DMA1_Stream3_IRQHandler+0x158>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d01a      	beq.n	8000fb0 <DMA1_Stream3_IRQHandler+0x88>
	{
		TIM5_TRIG_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000f7a:	4b42      	ldr	r3, [pc, #264]	@ (8001084 <DMA1_Stream3_IRQHandler+0x15c>)
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	70da      	strb	r2, [r3, #3]
		TIM4_CH2_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000f80:	4b41      	ldr	r3, [pc, #260]	@ (8001088 <DMA1_Stream3_IRQHandler+0x160>)
 8000f82:	2201      	movs	r2, #1
 8000f84:	70da      	strb	r2, [r3, #3]
		USART7_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000f86:	4b41      	ldr	r3, [pc, #260]	@ (800108c <DMA1_Stream3_IRQHandler+0x164>)
 8000f88:	2201      	movs	r2, #1
 8000f8a:	70da      	strb	r2, [r3, #3]
		USART3_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000f8c:	4b40      	ldr	r3, [pc, #256]	@ (8001090 <DMA1_Stream3_IRQHandler+0x168>)
 8000f8e:	2201      	movs	r2, #1
 8000f90:	70da      	strb	r2, [r3, #3]
		I2S2_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000f92:	4b40      	ldr	r3, [pc, #256]	@ (8001094 <DMA1_Stream3_IRQHandler+0x16c>)
 8000f94:	2201      	movs	r2, #1
 8000f96:	70da      	strb	r2, [r3, #3]
		SPI2_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8000f98:	4b3f      	ldr	r3, [pc, #252]	@ (8001098 <DMA1_Stream3_IRQHandler+0x170>)
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	70da      	strb	r2, [r3, #3]
		DMA1_Stream3_Flag.Direct_Mode_Error_Flag = true;
 8000f9e:	4b3f      	ldr	r3, [pc, #252]	@ (800109c <DMA1_Stream3_IRQHandler+0x174>)
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	70da      	strb	r2, [r3, #3]
		DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 8000fa4:	4b36      	ldr	r3, [pc, #216]	@ (8001080 <DMA1_Stream3_IRQHandler+0x158>)
 8000fa6:	689b      	ldr	r3, [r3, #8]
 8000fa8:	4a35      	ldr	r2, [pc, #212]	@ (8001080 <DMA1_Stream3_IRQHandler+0x158>)
 8000faa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000fae:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_TEIF3)
 8000fb0:	4b33      	ldr	r3, [pc, #204]	@ (8001080 <DMA1_Stream3_IRQHandler+0x158>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d01a      	beq.n	8000ff2 <DMA1_Stream3_IRQHandler+0xca>
	{
		TIM5_TRIG_DMA_Flag.Transfer_Error_Flag = true;
 8000fbc:	4b31      	ldr	r3, [pc, #196]	@ (8001084 <DMA1_Stream3_IRQHandler+0x15c>)
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	709a      	strb	r2, [r3, #2]
		TIM4_CH2_DMA_Flag.Transfer_Error_Flag = true;
 8000fc2:	4b31      	ldr	r3, [pc, #196]	@ (8001088 <DMA1_Stream3_IRQHandler+0x160>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	709a      	strb	r2, [r3, #2]
		USART7_RX_DMA_Flag.Transfer_Error_Flag = true;
 8000fc8:	4b30      	ldr	r3, [pc, #192]	@ (800108c <DMA1_Stream3_IRQHandler+0x164>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	709a      	strb	r2, [r3, #2]
		USART3_TX_DMA_Flag.Transfer_Error_Flag = true;
 8000fce:	4b30      	ldr	r3, [pc, #192]	@ (8001090 <DMA1_Stream3_IRQHandler+0x168>)
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	709a      	strb	r2, [r3, #2]
		I2S2_RX_DMA_Flag.Transfer_Error_Flag = true;
 8000fd4:	4b2f      	ldr	r3, [pc, #188]	@ (8001094 <DMA1_Stream3_IRQHandler+0x16c>)
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	709a      	strb	r2, [r3, #2]
		SPI2_RX_DMA_Flag.Transfer_Error_Flag = true;
 8000fda:	4b2f      	ldr	r3, [pc, #188]	@ (8001098 <DMA1_Stream3_IRQHandler+0x170>)
 8000fdc:	2201      	movs	r2, #1
 8000fde:	709a      	strb	r2, [r3, #2]
		DMA1_Stream3_Flag.Transfer_Error_Flag = true;
 8000fe0:	4b2e      	ldr	r3, [pc, #184]	@ (800109c <DMA1_Stream3_IRQHandler+0x174>)
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	709a      	strb	r2, [r3, #2]
		DMA1 -> LIFCR |= DMA_LIFCR_CTEIF3;
 8000fe6:	4b26      	ldr	r3, [pc, #152]	@ (8001080 <DMA1_Stream3_IRQHandler+0x158>)
 8000fe8:	689b      	ldr	r3, [r3, #8]
 8000fea:	4a25      	ldr	r2, [pc, #148]	@ (8001080 <DMA1_Stream3_IRQHandler+0x158>)
 8000fec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ff0:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_HTIF3)
 8000ff2:	4b23      	ldr	r3, [pc, #140]	@ (8001080 <DMA1_Stream3_IRQHandler+0x158>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d01a      	beq.n	8001034 <DMA1_Stream3_IRQHandler+0x10c>
	{
		TIM5_TRIG_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8000ffe:	4b21      	ldr	r3, [pc, #132]	@ (8001084 <DMA1_Stream3_IRQHandler+0x15c>)
 8001000:	2201      	movs	r2, #1
 8001002:	705a      	strb	r2, [r3, #1]
		TIM4_CH2_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001004:	4b20      	ldr	r3, [pc, #128]	@ (8001088 <DMA1_Stream3_IRQHandler+0x160>)
 8001006:	2201      	movs	r2, #1
 8001008:	705a      	strb	r2, [r3, #1]
		USART7_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800100a:	4b20      	ldr	r3, [pc, #128]	@ (800108c <DMA1_Stream3_IRQHandler+0x164>)
 800100c:	2201      	movs	r2, #1
 800100e:	705a      	strb	r2, [r3, #1]
		USART3_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001010:	4b1f      	ldr	r3, [pc, #124]	@ (8001090 <DMA1_Stream3_IRQHandler+0x168>)
 8001012:	2201      	movs	r2, #1
 8001014:	705a      	strb	r2, [r3, #1]
		I2S2_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001016:	4b1f      	ldr	r3, [pc, #124]	@ (8001094 <DMA1_Stream3_IRQHandler+0x16c>)
 8001018:	2201      	movs	r2, #1
 800101a:	705a      	strb	r2, [r3, #1]
		SPI2_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800101c:	4b1e      	ldr	r3, [pc, #120]	@ (8001098 <DMA1_Stream3_IRQHandler+0x170>)
 800101e:	2201      	movs	r2, #1
 8001020:	705a      	strb	r2, [r3, #1]
		DMA1_Stream3_Flag.Half_Transfer_Complete_Flag = true;
 8001022:	4b1e      	ldr	r3, [pc, #120]	@ (800109c <DMA1_Stream3_IRQHandler+0x174>)
 8001024:	2201      	movs	r2, #1
 8001026:	705a      	strb	r2, [r3, #1]
		DMA1 -> LIFCR |= DMA_LIFCR_CHTIF3;
 8001028:	4b15      	ldr	r3, [pc, #84]	@ (8001080 <DMA1_Stream3_IRQHandler+0x158>)
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	4a14      	ldr	r2, [pc, #80]	@ (8001080 <DMA1_Stream3_IRQHandler+0x158>)
 800102e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001032:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA1 -> LISR & DMA_LISR_TCIF3)
 8001034:	4b12      	ldr	r3, [pc, #72]	@ (8001080 <DMA1_Stream3_IRQHandler+0x158>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800103c:	2b00      	cmp	r3, #0
 800103e:	d01a      	beq.n	8001076 <DMA1_Stream3_IRQHandler+0x14e>
	{
		TIM5_TRIG_DMA_Flag.Transfer_Complete_Flag = true;
 8001040:	4b10      	ldr	r3, [pc, #64]	@ (8001084 <DMA1_Stream3_IRQHandler+0x15c>)
 8001042:	2201      	movs	r2, #1
 8001044:	701a      	strb	r2, [r3, #0]
		TIM4_CH2_DMA_Flag.Transfer_Complete_Flag = true;
 8001046:	4b10      	ldr	r3, [pc, #64]	@ (8001088 <DMA1_Stream3_IRQHandler+0x160>)
 8001048:	2201      	movs	r2, #1
 800104a:	701a      	strb	r2, [r3, #0]
		USART7_RX_DMA_Flag.Transfer_Complete_Flag = true;
 800104c:	4b0f      	ldr	r3, [pc, #60]	@ (800108c <DMA1_Stream3_IRQHandler+0x164>)
 800104e:	2201      	movs	r2, #1
 8001050:	701a      	strb	r2, [r3, #0]
		USART3_TX_DMA_Flag.Transfer_Complete_Flag = true;
 8001052:	4b0f      	ldr	r3, [pc, #60]	@ (8001090 <DMA1_Stream3_IRQHandler+0x168>)
 8001054:	2201      	movs	r2, #1
 8001056:	701a      	strb	r2, [r3, #0]
		I2S2_RX_DMA_Flag.Transfer_Complete_Flag = true;
 8001058:	4b0e      	ldr	r3, [pc, #56]	@ (8001094 <DMA1_Stream3_IRQHandler+0x16c>)
 800105a:	2201      	movs	r2, #1
 800105c:	701a      	strb	r2, [r3, #0]
		SPI2_RX_DMA_Flag.Transfer_Complete_Flag = true;
 800105e:	4b0e      	ldr	r3, [pc, #56]	@ (8001098 <DMA1_Stream3_IRQHandler+0x170>)
 8001060:	2201      	movs	r2, #1
 8001062:	701a      	strb	r2, [r3, #0]
		DMA1_Stream3_Flag.Transfer_Complete_Flag = true;
 8001064:	4b0d      	ldr	r3, [pc, #52]	@ (800109c <DMA1_Stream3_IRQHandler+0x174>)
 8001066:	2201      	movs	r2, #1
 8001068:	701a      	strb	r2, [r3, #0]
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF3;
 800106a:	4b05      	ldr	r3, [pc, #20]	@ (8001080 <DMA1_Stream3_IRQHandler+0x158>)
 800106c:	689b      	ldr	r3, [r3, #8]
 800106e:	4a04      	ldr	r2, [pc, #16]	@ (8001080 <DMA1_Stream3_IRQHandler+0x158>)
 8001070:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001074:	6093      	str	r3, [r2, #8]
	}
}
 8001076:	bf00      	nop
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	40026000 	.word	0x40026000
 8001084:	200001d8 	.word	0x200001d8
 8001088:	200001b8 	.word	0x200001b8
 800108c:	200000e8 	.word	0x200000e8
 8001090:	200000b0 	.word	0x200000b0
 8001094:	20000020 	.word	0x20000020
 8001098:	20000060 	.word	0x20000060
 800109c:	20000230 	.word	0x20000230

080010a0 <DMA1_Stream4_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA1_Stream4_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA1_Stream4_IRQHandler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
	if(DMA1 -> HISR & DMA_HISR_FEIF4)
 80010a4:	4b54      	ldr	r3, [pc, #336]	@ (80011f8 <DMA1_Stream4_IRQHandler+0x158>)
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f003 0301 	and.w	r3, r3, #1
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d01a      	beq.n	80010e6 <DMA1_Stream4_IRQHandler+0x46>
	{
		TIM5_CH2_DMA_Flag.Fifo_Error_Flag = true;
 80010b0:	4b52      	ldr	r3, [pc, #328]	@ (80011fc <DMA1_Stream4_IRQHandler+0x15c>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	711a      	strb	r2, [r3, #4]
		TIM3_CH1_DMA_Flag.Fifo_Error_Flag = true;
 80010b6:	4b52      	ldr	r3, [pc, #328]	@ (8001200 <DMA1_Stream4_IRQHandler+0x160>)
 80010b8:	2201      	movs	r2, #1
 80010ba:	711a      	strb	r2, [r3, #4]
		USART4_TX_DMA_Flag.Fifo_Error_Flag = true;
 80010bc:	4b51      	ldr	r3, [pc, #324]	@ (8001204 <DMA1_Stream4_IRQHandler+0x164>)
 80010be:	2201      	movs	r2, #1
 80010c0:	711a      	strb	r2, [r3, #4]
		I2C3_TX_DMA_Flag.Fifo_Error_Flag = true;
 80010c2:	4b51      	ldr	r3, [pc, #324]	@ (8001208 <DMA1_Stream4_IRQHandler+0x168>)
 80010c4:	2201      	movs	r2, #1
 80010c6:	711a      	strb	r2, [r3, #4]
		I2S2_TX_DMA_Flag.Fifo_Error_Flag = true;
 80010c8:	4b50      	ldr	r3, [pc, #320]	@ (800120c <DMA1_Stream4_IRQHandler+0x16c>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	711a      	strb	r2, [r3, #4]
		SPI2_TX_DMA_Flag.Fifo_Error_Flag = true;
 80010ce:	4b50      	ldr	r3, [pc, #320]	@ (8001210 <DMA1_Stream4_IRQHandler+0x170>)
 80010d0:	2201      	movs	r2, #1
 80010d2:	711a      	strb	r2, [r3, #4]
		DMA1_Stream4_Flag.Fifo_Error_Flag = true;
 80010d4:	4b4f      	ldr	r3, [pc, #316]	@ (8001214 <DMA1_Stream4_IRQHandler+0x174>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	711a      	strb	r2, [r3, #4]
		DMA1 -> HIFCR |= DMA_HIFCR_CFEIF4;
 80010da:	4b47      	ldr	r3, [pc, #284]	@ (80011f8 <DMA1_Stream4_IRQHandler+0x158>)
 80010dc:	68db      	ldr	r3, [r3, #12]
 80010de:	4a46      	ldr	r2, [pc, #280]	@ (80011f8 <DMA1_Stream4_IRQHandler+0x158>)
 80010e0:	f043 0301 	orr.w	r3, r3, #1
 80010e4:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_DMEIF4)
 80010e6:	4b44      	ldr	r3, [pc, #272]	@ (80011f8 <DMA1_Stream4_IRQHandler+0x158>)
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	f003 0304 	and.w	r3, r3, #4
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d01a      	beq.n	8001128 <DMA1_Stream4_IRQHandler+0x88>
	{
		TIM5_CH2_DMA_Flag.Direct_Mode_Error_Flag = true;
 80010f2:	4b42      	ldr	r3, [pc, #264]	@ (80011fc <DMA1_Stream4_IRQHandler+0x15c>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	70da      	strb	r2, [r3, #3]
		TIM3_CH1_DMA_Flag.Direct_Mode_Error_Flag = true;
 80010f8:	4b41      	ldr	r3, [pc, #260]	@ (8001200 <DMA1_Stream4_IRQHandler+0x160>)
 80010fa:	2201      	movs	r2, #1
 80010fc:	70da      	strb	r2, [r3, #3]
		USART4_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 80010fe:	4b41      	ldr	r3, [pc, #260]	@ (8001204 <DMA1_Stream4_IRQHandler+0x164>)
 8001100:	2201      	movs	r2, #1
 8001102:	70da      	strb	r2, [r3, #3]
		I2C3_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001104:	4b40      	ldr	r3, [pc, #256]	@ (8001208 <DMA1_Stream4_IRQHandler+0x168>)
 8001106:	2201      	movs	r2, #1
 8001108:	70da      	strb	r2, [r3, #3]
		I2S2_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 800110a:	4b40      	ldr	r3, [pc, #256]	@ (800120c <DMA1_Stream4_IRQHandler+0x16c>)
 800110c:	2201      	movs	r2, #1
 800110e:	70da      	strb	r2, [r3, #3]
		SPI2_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001110:	4b3f      	ldr	r3, [pc, #252]	@ (8001210 <DMA1_Stream4_IRQHandler+0x170>)
 8001112:	2201      	movs	r2, #1
 8001114:	70da      	strb	r2, [r3, #3]
		DMA1_Stream4_Flag.Direct_Mode_Error_Flag = true;
 8001116:	4b3f      	ldr	r3, [pc, #252]	@ (8001214 <DMA1_Stream4_IRQHandler+0x174>)
 8001118:	2201      	movs	r2, #1
 800111a:	70da      	strb	r2, [r3, #3]
		DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 800111c:	4b36      	ldr	r3, [pc, #216]	@ (80011f8 <DMA1_Stream4_IRQHandler+0x158>)
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	4a35      	ldr	r2, [pc, #212]	@ (80011f8 <DMA1_Stream4_IRQHandler+0x158>)
 8001122:	f043 0304 	orr.w	r3, r3, #4
 8001126:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_TEIF4)
 8001128:	4b33      	ldr	r3, [pc, #204]	@ (80011f8 <DMA1_Stream4_IRQHandler+0x158>)
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f003 0308 	and.w	r3, r3, #8
 8001130:	2b00      	cmp	r3, #0
 8001132:	d01a      	beq.n	800116a <DMA1_Stream4_IRQHandler+0xca>
	{
		TIM5_CH2_DMA_Flag.Transfer_Error_Flag = true;
 8001134:	4b31      	ldr	r3, [pc, #196]	@ (80011fc <DMA1_Stream4_IRQHandler+0x15c>)
 8001136:	2201      	movs	r2, #1
 8001138:	709a      	strb	r2, [r3, #2]
		TIM3_CH1_DMA_Flag.Transfer_Error_Flag = true;
 800113a:	4b31      	ldr	r3, [pc, #196]	@ (8001200 <DMA1_Stream4_IRQHandler+0x160>)
 800113c:	2201      	movs	r2, #1
 800113e:	709a      	strb	r2, [r3, #2]
		USART4_TX_DMA_Flag.Transfer_Error_Flag = true;
 8001140:	4b30      	ldr	r3, [pc, #192]	@ (8001204 <DMA1_Stream4_IRQHandler+0x164>)
 8001142:	2201      	movs	r2, #1
 8001144:	709a      	strb	r2, [r3, #2]
		I2C3_TX_DMA_Flag.Transfer_Error_Flag = true;
 8001146:	4b30      	ldr	r3, [pc, #192]	@ (8001208 <DMA1_Stream4_IRQHandler+0x168>)
 8001148:	2201      	movs	r2, #1
 800114a:	709a      	strb	r2, [r3, #2]
		I2S2_TX_DMA_Flag.Transfer_Error_Flag = true;
 800114c:	4b2f      	ldr	r3, [pc, #188]	@ (800120c <DMA1_Stream4_IRQHandler+0x16c>)
 800114e:	2201      	movs	r2, #1
 8001150:	709a      	strb	r2, [r3, #2]
		SPI2_TX_DMA_Flag.Transfer_Error_Flag = true;
 8001152:	4b2f      	ldr	r3, [pc, #188]	@ (8001210 <DMA1_Stream4_IRQHandler+0x170>)
 8001154:	2201      	movs	r2, #1
 8001156:	709a      	strb	r2, [r3, #2]
		DMA1_Stream4_Flag.Transfer_Error_Flag = true;
 8001158:	4b2e      	ldr	r3, [pc, #184]	@ (8001214 <DMA1_Stream4_IRQHandler+0x174>)
 800115a:	2201      	movs	r2, #1
 800115c:	709a      	strb	r2, [r3, #2]
		DMA1 -> HIFCR |= DMA_HIFCR_CTEIF4;
 800115e:	4b26      	ldr	r3, [pc, #152]	@ (80011f8 <DMA1_Stream4_IRQHandler+0x158>)
 8001160:	68db      	ldr	r3, [r3, #12]
 8001162:	4a25      	ldr	r2, [pc, #148]	@ (80011f8 <DMA1_Stream4_IRQHandler+0x158>)
 8001164:	f043 0308 	orr.w	r3, r3, #8
 8001168:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_HTIF4)
 800116a:	4b23      	ldr	r3, [pc, #140]	@ (80011f8 <DMA1_Stream4_IRQHandler+0x158>)
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	f003 0310 	and.w	r3, r3, #16
 8001172:	2b00      	cmp	r3, #0
 8001174:	d01a      	beq.n	80011ac <DMA1_Stream4_IRQHandler+0x10c>
	{
		TIM5_CH2_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001176:	4b21      	ldr	r3, [pc, #132]	@ (80011fc <DMA1_Stream4_IRQHandler+0x15c>)
 8001178:	2201      	movs	r2, #1
 800117a:	705a      	strb	r2, [r3, #1]
		TIM3_CH1_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800117c:	4b20      	ldr	r3, [pc, #128]	@ (8001200 <DMA1_Stream4_IRQHandler+0x160>)
 800117e:	2201      	movs	r2, #1
 8001180:	705a      	strb	r2, [r3, #1]
		USART4_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001182:	4b20      	ldr	r3, [pc, #128]	@ (8001204 <DMA1_Stream4_IRQHandler+0x164>)
 8001184:	2201      	movs	r2, #1
 8001186:	705a      	strb	r2, [r3, #1]
		I2C3_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001188:	4b1f      	ldr	r3, [pc, #124]	@ (8001208 <DMA1_Stream4_IRQHandler+0x168>)
 800118a:	2201      	movs	r2, #1
 800118c:	705a      	strb	r2, [r3, #1]
		I2S2_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800118e:	4b1f      	ldr	r3, [pc, #124]	@ (800120c <DMA1_Stream4_IRQHandler+0x16c>)
 8001190:	2201      	movs	r2, #1
 8001192:	705a      	strb	r2, [r3, #1]
		SPI2_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001194:	4b1e      	ldr	r3, [pc, #120]	@ (8001210 <DMA1_Stream4_IRQHandler+0x170>)
 8001196:	2201      	movs	r2, #1
 8001198:	705a      	strb	r2, [r3, #1]
		DMA1_Stream4_Flag.Half_Transfer_Complete_Flag = true;
 800119a:	4b1e      	ldr	r3, [pc, #120]	@ (8001214 <DMA1_Stream4_IRQHandler+0x174>)
 800119c:	2201      	movs	r2, #1
 800119e:	705a      	strb	r2, [r3, #1]
		DMA1 -> HIFCR |= DMA_HIFCR_CHTIF4;
 80011a0:	4b15      	ldr	r3, [pc, #84]	@ (80011f8 <DMA1_Stream4_IRQHandler+0x158>)
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	4a14      	ldr	r2, [pc, #80]	@ (80011f8 <DMA1_Stream4_IRQHandler+0x158>)
 80011a6:	f043 0310 	orr.w	r3, r3, #16
 80011aa:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_TCIF4)
 80011ac:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <DMA1_Stream4_IRQHandler+0x158>)
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	f003 0320 	and.w	r3, r3, #32
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d01a      	beq.n	80011ee <DMA1_Stream4_IRQHandler+0x14e>
	{
		TIM5_CH2_DMA_Flag.Transfer_Complete_Flag = true;
 80011b8:	4b10      	ldr	r3, [pc, #64]	@ (80011fc <DMA1_Stream4_IRQHandler+0x15c>)
 80011ba:	2201      	movs	r2, #1
 80011bc:	701a      	strb	r2, [r3, #0]
		TIM3_CH1_DMA_Flag.Transfer_Complete_Flag = true;
 80011be:	4b10      	ldr	r3, [pc, #64]	@ (8001200 <DMA1_Stream4_IRQHandler+0x160>)
 80011c0:	2201      	movs	r2, #1
 80011c2:	701a      	strb	r2, [r3, #0]
		USART4_TX_DMA_Flag.Transfer_Complete_Flag = true;
 80011c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001204 <DMA1_Stream4_IRQHandler+0x164>)
 80011c6:	2201      	movs	r2, #1
 80011c8:	701a      	strb	r2, [r3, #0]
		I2C3_TX_DMA_Flag.Transfer_Complete_Flag = true;
 80011ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001208 <DMA1_Stream4_IRQHandler+0x168>)
 80011cc:	2201      	movs	r2, #1
 80011ce:	701a      	strb	r2, [r3, #0]
		I2S2_TX_DMA_Flag.Transfer_Complete_Flag = true;
 80011d0:	4b0e      	ldr	r3, [pc, #56]	@ (800120c <DMA1_Stream4_IRQHandler+0x16c>)
 80011d2:	2201      	movs	r2, #1
 80011d4:	701a      	strb	r2, [r3, #0]
		SPI2_TX_DMA_Flag.Transfer_Complete_Flag = true;
 80011d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001210 <DMA1_Stream4_IRQHandler+0x170>)
 80011d8:	2201      	movs	r2, #1
 80011da:	701a      	strb	r2, [r3, #0]
		DMA1_Stream4_Flag.Transfer_Complete_Flag = true;
 80011dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001214 <DMA1_Stream4_IRQHandler+0x174>)
 80011de:	2201      	movs	r2, #1
 80011e0:	701a      	strb	r2, [r3, #0]
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF4;
 80011e2:	4b05      	ldr	r3, [pc, #20]	@ (80011f8 <DMA1_Stream4_IRQHandler+0x158>)
 80011e4:	68db      	ldr	r3, [r3, #12]
 80011e6:	4a04      	ldr	r2, [pc, #16]	@ (80011f8 <DMA1_Stream4_IRQHandler+0x158>)
 80011e8:	f043 0320 	orr.w	r3, r3, #32
 80011ec:	60d3      	str	r3, [r2, #12]
	}
}
 80011ee:	bf00      	nop
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr
 80011f8:	40026000 	.word	0x40026000
 80011fc:	200001c8 	.word	0x200001c8
 8001200:	20000190 	.word	0x20000190
 8001204:	200000c0 	.word	0x200000c0
 8001208:	20000050 	.word	0x20000050
 800120c:	20000028 	.word	0x20000028
 8001210:	20000078 	.word	0x20000078
 8001214:	20000238 	.word	0x20000238

08001218 <DMA1_Stream5_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA1_Stream5_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA1_Stream5_IRQHandler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
	if(DMA1 -> HISR & DMA_HISR_FEIF5)
 800121c:	4b54      	ldr	r3, [pc, #336]	@ (8001370 <DMA1_Stream5_IRQHandler+0x158>)
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001224:	2b00      	cmp	r3, #0
 8001226:	d01a      	beq.n	800125e <DMA1_Stream5_IRQHandler+0x46>
	{
		SPI3_TX_DMA_Flag.Fifo_Error_Flag = true;
 8001228:	4b52      	ldr	r3, [pc, #328]	@ (8001374 <DMA1_Stream5_IRQHandler+0x15c>)
 800122a:	2201      	movs	r2, #1
 800122c:	711a      	strb	r2, [r3, #4]
		TIM3_TRIG_DMA_Flag.Fifo_Error_Flag = true;
 800122e:	4b52      	ldr	r3, [pc, #328]	@ (8001378 <DMA1_Stream5_IRQHandler+0x160>)
 8001230:	2201      	movs	r2, #1
 8001232:	711a      	strb	r2, [r3, #4]
		TIM2_CH1_DMA_Flag.Fifo_Error_Flag =  true;
 8001234:	4b51      	ldr	r3, [pc, #324]	@ (800137c <DMA1_Stream5_IRQHandler+0x164>)
 8001236:	2201      	movs	r2, #1
 8001238:	711a      	strb	r2, [r3, #4]
		DAC2_DMA_Flag.Fifo_Error_Flag = true;
 800123a:	4b51      	ldr	r3, [pc, #324]	@ (8001380 <DMA1_Stream5_IRQHandler+0x168>)
 800123c:	2201      	movs	r2, #1
 800123e:	711a      	strb	r2, [r3, #4]
		TIM3_CH2_DMA_Flag.Fifo_Error_Flag = true;
 8001240:	4b50      	ldr	r3, [pc, #320]	@ (8001384 <DMA1_Stream5_IRQHandler+0x16c>)
 8001242:	2201      	movs	r2, #1
 8001244:	711a      	strb	r2, [r3, #4]
		USART2_RX_DMA_Flag.Fifo_Error_Flag = true;
 8001246:	4b50      	ldr	r3, [pc, #320]	@ (8001388 <DMA1_Stream5_IRQHandler+0x170>)
 8001248:	2201      	movs	r2, #1
 800124a:	711a      	strb	r2, [r3, #4]
		DMA1_Stream5_Flag.Fifo_Error_Flag = true;
 800124c:	4b4f      	ldr	r3, [pc, #316]	@ (800138c <DMA1_Stream5_IRQHandler+0x174>)
 800124e:	2201      	movs	r2, #1
 8001250:	711a      	strb	r2, [r3, #4]
		DMA1 -> HIFCR |= DMA_HIFCR_CFEIF5;
 8001252:	4b47      	ldr	r3, [pc, #284]	@ (8001370 <DMA1_Stream5_IRQHandler+0x158>)
 8001254:	68db      	ldr	r3, [r3, #12]
 8001256:	4a46      	ldr	r2, [pc, #280]	@ (8001370 <DMA1_Stream5_IRQHandler+0x158>)
 8001258:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800125c:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_DMEIF5)
 800125e:	4b44      	ldr	r3, [pc, #272]	@ (8001370 <DMA1_Stream5_IRQHandler+0x158>)
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001266:	2b00      	cmp	r3, #0
 8001268:	d01a      	beq.n	80012a0 <DMA1_Stream5_IRQHandler+0x88>
	{
		SPI3_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 800126a:	4b42      	ldr	r3, [pc, #264]	@ (8001374 <DMA1_Stream5_IRQHandler+0x15c>)
 800126c:	2201      	movs	r2, #1
 800126e:	70da      	strb	r2, [r3, #3]
		TIM3_TRIG_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001270:	4b41      	ldr	r3, [pc, #260]	@ (8001378 <DMA1_Stream5_IRQHandler+0x160>)
 8001272:	2201      	movs	r2, #1
 8001274:	70da      	strb	r2, [r3, #3]
		TIM2_CH1_DMA_Flag.Direct_Mode_Error_Flag =  true;
 8001276:	4b41      	ldr	r3, [pc, #260]	@ (800137c <DMA1_Stream5_IRQHandler+0x164>)
 8001278:	2201      	movs	r2, #1
 800127a:	70da      	strb	r2, [r3, #3]
		DAC2_DMA_Flag.Direct_Mode_Error_Flag = true;
 800127c:	4b40      	ldr	r3, [pc, #256]	@ (8001380 <DMA1_Stream5_IRQHandler+0x168>)
 800127e:	2201      	movs	r2, #1
 8001280:	70da      	strb	r2, [r3, #3]
		TIM3_CH2_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001282:	4b40      	ldr	r3, [pc, #256]	@ (8001384 <DMA1_Stream5_IRQHandler+0x16c>)
 8001284:	2201      	movs	r2, #1
 8001286:	70da      	strb	r2, [r3, #3]
		USART2_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001288:	4b3f      	ldr	r3, [pc, #252]	@ (8001388 <DMA1_Stream5_IRQHandler+0x170>)
 800128a:	2201      	movs	r2, #1
 800128c:	70da      	strb	r2, [r3, #3]
		DMA1_Stream5_Flag.Direct_Mode_Error_Flag = true;
 800128e:	4b3f      	ldr	r3, [pc, #252]	@ (800138c <DMA1_Stream5_IRQHandler+0x174>)
 8001290:	2201      	movs	r2, #1
 8001292:	70da      	strb	r2, [r3, #3]
		DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 8001294:	4b36      	ldr	r3, [pc, #216]	@ (8001370 <DMA1_Stream5_IRQHandler+0x158>)
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	4a35      	ldr	r2, [pc, #212]	@ (8001370 <DMA1_Stream5_IRQHandler+0x158>)
 800129a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800129e:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_TEIF5)
 80012a0:	4b33      	ldr	r3, [pc, #204]	@ (8001370 <DMA1_Stream5_IRQHandler+0x158>)
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d01a      	beq.n	80012e2 <DMA1_Stream5_IRQHandler+0xca>
	{
		SPI3_TX_DMA_Flag.Transfer_Error_Flag = true;
 80012ac:	4b31      	ldr	r3, [pc, #196]	@ (8001374 <DMA1_Stream5_IRQHandler+0x15c>)
 80012ae:	2201      	movs	r2, #1
 80012b0:	709a      	strb	r2, [r3, #2]
		TIM3_TRIG_DMA_Flag.Transfer_Error_Flag = true;
 80012b2:	4b31      	ldr	r3, [pc, #196]	@ (8001378 <DMA1_Stream5_IRQHandler+0x160>)
 80012b4:	2201      	movs	r2, #1
 80012b6:	709a      	strb	r2, [r3, #2]
		TIM2_CH1_DMA_Flag.Transfer_Error_Flag =  true;
 80012b8:	4b30      	ldr	r3, [pc, #192]	@ (800137c <DMA1_Stream5_IRQHandler+0x164>)
 80012ba:	2201      	movs	r2, #1
 80012bc:	709a      	strb	r2, [r3, #2]
		DAC2_DMA_Flag.Transfer_Error_Flag = true;
 80012be:	4b30      	ldr	r3, [pc, #192]	@ (8001380 <DMA1_Stream5_IRQHandler+0x168>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	709a      	strb	r2, [r3, #2]
		TIM3_CH2_DMA_Flag.Transfer_Error_Flag = true;
 80012c4:	4b2f      	ldr	r3, [pc, #188]	@ (8001384 <DMA1_Stream5_IRQHandler+0x16c>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	709a      	strb	r2, [r3, #2]
		USART2_RX_DMA_Flag.Transfer_Error_Flag = true;
 80012ca:	4b2f      	ldr	r3, [pc, #188]	@ (8001388 <DMA1_Stream5_IRQHandler+0x170>)
 80012cc:	2201      	movs	r2, #1
 80012ce:	709a      	strb	r2, [r3, #2]
		DMA1_Stream5_Flag.Transfer_Error_Flag = true;
 80012d0:	4b2e      	ldr	r3, [pc, #184]	@ (800138c <DMA1_Stream5_IRQHandler+0x174>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	709a      	strb	r2, [r3, #2]
		DMA1 -> HIFCR |= DMA_HIFCR_CTEIF5;
 80012d6:	4b26      	ldr	r3, [pc, #152]	@ (8001370 <DMA1_Stream5_IRQHandler+0x158>)
 80012d8:	68db      	ldr	r3, [r3, #12]
 80012da:	4a25      	ldr	r2, [pc, #148]	@ (8001370 <DMA1_Stream5_IRQHandler+0x158>)
 80012dc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012e0:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_HTIF5)
 80012e2:	4b23      	ldr	r3, [pc, #140]	@ (8001370 <DMA1_Stream5_IRQHandler+0x158>)
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d01a      	beq.n	8001324 <DMA1_Stream5_IRQHandler+0x10c>
	{
		SPI3_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 80012ee:	4b21      	ldr	r3, [pc, #132]	@ (8001374 <DMA1_Stream5_IRQHandler+0x15c>)
 80012f0:	2201      	movs	r2, #1
 80012f2:	705a      	strb	r2, [r3, #1]
		TIM3_TRIG_DMA_Flag.Half_Transfer_Complete_Flag = true;
 80012f4:	4b20      	ldr	r3, [pc, #128]	@ (8001378 <DMA1_Stream5_IRQHandler+0x160>)
 80012f6:	2201      	movs	r2, #1
 80012f8:	705a      	strb	r2, [r3, #1]
		TIM2_CH1_DMA_Flag.Half_Transfer_Complete_Flag =  true;
 80012fa:	4b20      	ldr	r3, [pc, #128]	@ (800137c <DMA1_Stream5_IRQHandler+0x164>)
 80012fc:	2201      	movs	r2, #1
 80012fe:	705a      	strb	r2, [r3, #1]
		DAC2_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001300:	4b1f      	ldr	r3, [pc, #124]	@ (8001380 <DMA1_Stream5_IRQHandler+0x168>)
 8001302:	2201      	movs	r2, #1
 8001304:	705a      	strb	r2, [r3, #1]
		TIM3_CH2_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001306:	4b1f      	ldr	r3, [pc, #124]	@ (8001384 <DMA1_Stream5_IRQHandler+0x16c>)
 8001308:	2201      	movs	r2, #1
 800130a:	705a      	strb	r2, [r3, #1]
		USART2_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800130c:	4b1e      	ldr	r3, [pc, #120]	@ (8001388 <DMA1_Stream5_IRQHandler+0x170>)
 800130e:	2201      	movs	r2, #1
 8001310:	705a      	strb	r2, [r3, #1]
		DMA1_Stream5_Flag.Half_Transfer_Complete_Flag = true;
 8001312:	4b1e      	ldr	r3, [pc, #120]	@ (800138c <DMA1_Stream5_IRQHandler+0x174>)
 8001314:	2201      	movs	r2, #1
 8001316:	705a      	strb	r2, [r3, #1]
		DMA1 -> HIFCR |= DMA_HIFCR_CHTIF5;
 8001318:	4b15      	ldr	r3, [pc, #84]	@ (8001370 <DMA1_Stream5_IRQHandler+0x158>)
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	4a14      	ldr	r2, [pc, #80]	@ (8001370 <DMA1_Stream5_IRQHandler+0x158>)
 800131e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001322:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_TCIF5)
 8001324:	4b12      	ldr	r3, [pc, #72]	@ (8001370 <DMA1_Stream5_IRQHandler+0x158>)
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800132c:	2b00      	cmp	r3, #0
 800132e:	d01a      	beq.n	8001366 <DMA1_Stream5_IRQHandler+0x14e>
	{
		SPI3_TX_DMA_Flag.Transfer_Complete_Flag = true;
 8001330:	4b10      	ldr	r3, [pc, #64]	@ (8001374 <DMA1_Stream5_IRQHandler+0x15c>)
 8001332:	2201      	movs	r2, #1
 8001334:	701a      	strb	r2, [r3, #0]
		TIM3_TRIG_DMA_Flag.Transfer_Complete_Flag = true;
 8001336:	4b10      	ldr	r3, [pc, #64]	@ (8001378 <DMA1_Stream5_IRQHandler+0x160>)
 8001338:	2201      	movs	r2, #1
 800133a:	701a      	strb	r2, [r3, #0]
		TIM2_CH1_DMA_Flag.Transfer_Complete_Flag =  true;
 800133c:	4b0f      	ldr	r3, [pc, #60]	@ (800137c <DMA1_Stream5_IRQHandler+0x164>)
 800133e:	2201      	movs	r2, #1
 8001340:	701a      	strb	r2, [r3, #0]
		DAC2_DMA_Flag.Transfer_Complete_Flag = true;
 8001342:	4b0f      	ldr	r3, [pc, #60]	@ (8001380 <DMA1_Stream5_IRQHandler+0x168>)
 8001344:	2201      	movs	r2, #1
 8001346:	701a      	strb	r2, [r3, #0]
		TIM3_CH2_DMA_Flag.Transfer_Complete_Flag = true;
 8001348:	4b0e      	ldr	r3, [pc, #56]	@ (8001384 <DMA1_Stream5_IRQHandler+0x16c>)
 800134a:	2201      	movs	r2, #1
 800134c:	701a      	strb	r2, [r3, #0]
		USART2_RX_DMA_Flag.Transfer_Complete_Flag = true;
 800134e:	4b0e      	ldr	r3, [pc, #56]	@ (8001388 <DMA1_Stream5_IRQHandler+0x170>)
 8001350:	2201      	movs	r2, #1
 8001352:	701a      	strb	r2, [r3, #0]
		DMA1_Stream5_Flag.Transfer_Complete_Flag = true;
 8001354:	4b0d      	ldr	r3, [pc, #52]	@ (800138c <DMA1_Stream5_IRQHandler+0x174>)
 8001356:	2201      	movs	r2, #1
 8001358:	701a      	strb	r2, [r3, #0]
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF5;
 800135a:	4b05      	ldr	r3, [pc, #20]	@ (8001370 <DMA1_Stream5_IRQHandler+0x158>)
 800135c:	68db      	ldr	r3, [r3, #12]
 800135e:	4a04      	ldr	r2, [pc, #16]	@ (8001370 <DMA1_Stream5_IRQHandler+0x158>)
 8001360:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001364:	60d3      	str	r3, [r2, #12]
	}
}
 8001366:	bf00      	nop
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr
 8001370:	40026000 	.word	0x40026000
 8001374:	20000080 	.word	0x20000080
 8001378:	200001a8 	.word	0x200001a8
 800137c:	20000170 	.word	0x20000170
 8001380:	200001e8 	.word	0x200001e8
 8001384:	20000198 	.word	0x20000198
 8001388:	20000098 	.word	0x20000098
 800138c:	20000240 	.word	0x20000240

08001390 <DMA1_Stream6_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA1_Stream6_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA1_Stream6_IRQHandler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
	if(DMA1 -> HISR & DMA_HISR_FEIF6)
 8001394:	4b47      	ldr	r3, [pc, #284]	@ (80014b4 <DMA1_Stream6_IRQHandler+0x124>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800139c:	2b00      	cmp	r3, #0
 800139e:	d017      	beq.n	80013d0 <DMA1_Stream6_IRQHandler+0x40>
	{
		TIM3_CH3_DMA_Flag.Fifo_Error_Flag = true;
 80013a0:	4b45      	ldr	r3, [pc, #276]	@ (80014b8 <DMA1_Stream6_IRQHandler+0x128>)
 80013a2:	2201      	movs	r2, #1
 80013a4:	711a      	strb	r2, [r3, #4]
		TIM2_UP_DMA_Flag.Fifo_Error_Flag = true;
 80013a6:	4b45      	ldr	r3, [pc, #276]	@ (80014bc <DMA1_Stream6_IRQHandler+0x12c>)
 80013a8:	2201      	movs	r2, #1
 80013aa:	711a      	strb	r2, [r3, #4]
		USART8_RX_DMA_Flag.Fifo_Error_Flag = true;
 80013ac:	4b44      	ldr	r3, [pc, #272]	@ (80014c0 <DMA1_Stream6_IRQHandler+0x130>)
 80013ae:	2201      	movs	r2, #1
 80013b0:	711a      	strb	r2, [r3, #4]
		USART2_TX_DMA_Flag.Fifo_Error_Flag =  true;
 80013b2:	4b44      	ldr	r3, [pc, #272]	@ (80014c4 <DMA1_Stream6_IRQHandler+0x134>)
 80013b4:	2201      	movs	r2, #1
 80013b6:	711a      	strb	r2, [r3, #4]
		I2C1_TX_DMA_Flag.Fifo_Error_Flag = true;
 80013b8:	4b43      	ldr	r3, [pc, #268]	@ (80014c8 <DMA1_Stream6_IRQHandler+0x138>)
 80013ba:	2201      	movs	r2, #1
 80013bc:	711a      	strb	r2, [r3, #4]
		DMA1_Stream6_Flag.Fifo_Error_Flag = true;
 80013be:	4b43      	ldr	r3, [pc, #268]	@ (80014cc <DMA1_Stream6_IRQHandler+0x13c>)
 80013c0:	2201      	movs	r2, #1
 80013c2:	711a      	strb	r2, [r3, #4]
		DMA1 -> HIFCR |= DMA_HIFCR_CFEIF6;
 80013c4:	4b3b      	ldr	r3, [pc, #236]	@ (80014b4 <DMA1_Stream6_IRQHandler+0x124>)
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	4a3a      	ldr	r2, [pc, #232]	@ (80014b4 <DMA1_Stream6_IRQHandler+0x124>)
 80013ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013ce:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_DMEIF6)
 80013d0:	4b38      	ldr	r3, [pc, #224]	@ (80014b4 <DMA1_Stream6_IRQHandler+0x124>)
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d014      	beq.n	8001406 <DMA1_Stream6_IRQHandler+0x76>
	{
		TIM2_UP_DMA_Flag.Direct_Mode_Error_Flag = true;
 80013dc:	4b37      	ldr	r3, [pc, #220]	@ (80014bc <DMA1_Stream6_IRQHandler+0x12c>)
 80013de:	2201      	movs	r2, #1
 80013e0:	70da      	strb	r2, [r3, #3]
		USART8_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 80013e2:	4b37      	ldr	r3, [pc, #220]	@ (80014c0 <DMA1_Stream6_IRQHandler+0x130>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	70da      	strb	r2, [r3, #3]
		USART2_TX_DMA_Flag.Direct_Mode_Error_Flag =  true;
 80013e8:	4b36      	ldr	r3, [pc, #216]	@ (80014c4 <DMA1_Stream6_IRQHandler+0x134>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	70da      	strb	r2, [r3, #3]
		I2C1_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 80013ee:	4b36      	ldr	r3, [pc, #216]	@ (80014c8 <DMA1_Stream6_IRQHandler+0x138>)
 80013f0:	2201      	movs	r2, #1
 80013f2:	70da      	strb	r2, [r3, #3]
		DMA1_Stream6_Flag.Direct_Mode_Error_Flag = true;
 80013f4:	4b35      	ldr	r3, [pc, #212]	@ (80014cc <DMA1_Stream6_IRQHandler+0x13c>)
 80013f6:	2201      	movs	r2, #1
 80013f8:	70da      	strb	r2, [r3, #3]
		DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 80013fa:	4b2e      	ldr	r3, [pc, #184]	@ (80014b4 <DMA1_Stream6_IRQHandler+0x124>)
 80013fc:	68db      	ldr	r3, [r3, #12]
 80013fe:	4a2d      	ldr	r2, [pc, #180]	@ (80014b4 <DMA1_Stream6_IRQHandler+0x124>)
 8001400:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001404:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_TEIF6)
 8001406:	4b2b      	ldr	r3, [pc, #172]	@ (80014b4 <DMA1_Stream6_IRQHandler+0x124>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d014      	beq.n	800143c <DMA1_Stream6_IRQHandler+0xac>
	{
		TIM2_UP_DMA_Flag.Transfer_Error_Flag = true;
 8001412:	4b2a      	ldr	r3, [pc, #168]	@ (80014bc <DMA1_Stream6_IRQHandler+0x12c>)
 8001414:	2201      	movs	r2, #1
 8001416:	709a      	strb	r2, [r3, #2]
		USART8_RX_DMA_Flag.Transfer_Error_Flag = true;
 8001418:	4b29      	ldr	r3, [pc, #164]	@ (80014c0 <DMA1_Stream6_IRQHandler+0x130>)
 800141a:	2201      	movs	r2, #1
 800141c:	709a      	strb	r2, [r3, #2]
		USART2_TX_DMA_Flag.Transfer_Error_Flag =  true;
 800141e:	4b29      	ldr	r3, [pc, #164]	@ (80014c4 <DMA1_Stream6_IRQHandler+0x134>)
 8001420:	2201      	movs	r2, #1
 8001422:	709a      	strb	r2, [r3, #2]
		I2C1_TX_DMA_Flag.Transfer_Error_Flag = true;
 8001424:	4b28      	ldr	r3, [pc, #160]	@ (80014c8 <DMA1_Stream6_IRQHandler+0x138>)
 8001426:	2201      	movs	r2, #1
 8001428:	709a      	strb	r2, [r3, #2]
		DMA1_Stream6_Flag.Transfer_Error_Flag = true;
 800142a:	4b28      	ldr	r3, [pc, #160]	@ (80014cc <DMA1_Stream6_IRQHandler+0x13c>)
 800142c:	2201      	movs	r2, #1
 800142e:	709a      	strb	r2, [r3, #2]
		DMA1 -> HIFCR |= DMA_HIFCR_CTEIF6;
 8001430:	4b20      	ldr	r3, [pc, #128]	@ (80014b4 <DMA1_Stream6_IRQHandler+0x124>)
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	4a1f      	ldr	r2, [pc, #124]	@ (80014b4 <DMA1_Stream6_IRQHandler+0x124>)
 8001436:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800143a:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_HTIF6)
 800143c:	4b1d      	ldr	r3, [pc, #116]	@ (80014b4 <DMA1_Stream6_IRQHandler+0x124>)
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001444:	2b00      	cmp	r3, #0
 8001446:	d014      	beq.n	8001472 <DMA1_Stream6_IRQHandler+0xe2>
	{
		TIM2_UP_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001448:	4b1c      	ldr	r3, [pc, #112]	@ (80014bc <DMA1_Stream6_IRQHandler+0x12c>)
 800144a:	2201      	movs	r2, #1
 800144c:	705a      	strb	r2, [r3, #1]
		USART8_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800144e:	4b1c      	ldr	r3, [pc, #112]	@ (80014c0 <DMA1_Stream6_IRQHandler+0x130>)
 8001450:	2201      	movs	r2, #1
 8001452:	705a      	strb	r2, [r3, #1]
		USART2_TX_DMA_Flag.Half_Transfer_Complete_Flag =  true;
 8001454:	4b1b      	ldr	r3, [pc, #108]	@ (80014c4 <DMA1_Stream6_IRQHandler+0x134>)
 8001456:	2201      	movs	r2, #1
 8001458:	705a      	strb	r2, [r3, #1]
		I2C1_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800145a:	4b1b      	ldr	r3, [pc, #108]	@ (80014c8 <DMA1_Stream6_IRQHandler+0x138>)
 800145c:	2201      	movs	r2, #1
 800145e:	705a      	strb	r2, [r3, #1]
		DMA1_Stream6_Flag.Half_Transfer_Complete_Flag = true;
 8001460:	4b1a      	ldr	r3, [pc, #104]	@ (80014cc <DMA1_Stream6_IRQHandler+0x13c>)
 8001462:	2201      	movs	r2, #1
 8001464:	705a      	strb	r2, [r3, #1]
		DMA1 -> HIFCR |= DMA_HIFCR_CHTIF6;
 8001466:	4b13      	ldr	r3, [pc, #76]	@ (80014b4 <DMA1_Stream6_IRQHandler+0x124>)
 8001468:	68db      	ldr	r3, [r3, #12]
 800146a:	4a12      	ldr	r2, [pc, #72]	@ (80014b4 <DMA1_Stream6_IRQHandler+0x124>)
 800146c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001470:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_TCIF6)
 8001472:	4b10      	ldr	r3, [pc, #64]	@ (80014b4 <DMA1_Stream6_IRQHandler+0x124>)
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800147a:	2b00      	cmp	r3, #0
 800147c:	d014      	beq.n	80014a8 <DMA1_Stream6_IRQHandler+0x118>
	{
		TIM2_UP_DMA_Flag.Transfer_Complete_Flag = true;
 800147e:	4b0f      	ldr	r3, [pc, #60]	@ (80014bc <DMA1_Stream6_IRQHandler+0x12c>)
 8001480:	2201      	movs	r2, #1
 8001482:	701a      	strb	r2, [r3, #0]
		USART8_RX_DMA_Flag.Transfer_Complete_Flag = true;
 8001484:	4b0e      	ldr	r3, [pc, #56]	@ (80014c0 <DMA1_Stream6_IRQHandler+0x130>)
 8001486:	2201      	movs	r2, #1
 8001488:	701a      	strb	r2, [r3, #0]
		USART2_TX_DMA_Flag.Transfer_Complete_Flag =  true;
 800148a:	4b0e      	ldr	r3, [pc, #56]	@ (80014c4 <DMA1_Stream6_IRQHandler+0x134>)
 800148c:	2201      	movs	r2, #1
 800148e:	701a      	strb	r2, [r3, #0]
		I2C1_TX_DMA_Flag.Transfer_Complete_Flag = true;
 8001490:	4b0d      	ldr	r3, [pc, #52]	@ (80014c8 <DMA1_Stream6_IRQHandler+0x138>)
 8001492:	2201      	movs	r2, #1
 8001494:	701a      	strb	r2, [r3, #0]
		DMA1_Stream6_Flag.Transfer_Complete_Flag = true;
 8001496:	4b0d      	ldr	r3, [pc, #52]	@ (80014cc <DMA1_Stream6_IRQHandler+0x13c>)
 8001498:	2201      	movs	r2, #1
 800149a:	701a      	strb	r2, [r3, #0]
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF6;
 800149c:	4b05      	ldr	r3, [pc, #20]	@ (80014b4 <DMA1_Stream6_IRQHandler+0x124>)
 800149e:	68db      	ldr	r3, [r3, #12]
 80014a0:	4a04      	ldr	r2, [pc, #16]	@ (80014b4 <DMA1_Stream6_IRQHandler+0x124>)
 80014a2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014a6:	60d3      	str	r3, [r2, #12]
	}
}
 80014a8:	bf00      	nop
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	40026000 	.word	0x40026000
 80014b8:	200001a0 	.word	0x200001a0
 80014bc:	20000168 	.word	0x20000168
 80014c0:	200000f0 	.word	0x200000f0
 80014c4:	200000a0 	.word	0x200000a0
 80014c8:	20000040 	.word	0x20000040
 80014cc:	20000248 	.word	0x20000248

080014d0 <DMA1_Stream7_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA1_Stream7_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA1_Stream7_IRQHandler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
	if(DMA1 -> HISR & DMA_HISR_FEIF7)
 80014d4:	4b54      	ldr	r3, [pc, #336]	@ (8001628 <DMA1_Stream7_IRQHandler+0x158>)
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d01a      	beq.n	8001516 <DMA1_Stream7_IRQHandler+0x46>
	{
		I2S3_TX_DMA_Flag.Fifo_Error_Flag = true;
 80014e0:	4b52      	ldr	r3, [pc, #328]	@ (800162c <DMA1_Stream7_IRQHandler+0x15c>)
 80014e2:	2201      	movs	r2, #1
 80014e4:	711a      	strb	r2, [r3, #4]
		I2C2_TX_DMA_Flag.Fifo_Error_Flag = true;
 80014e6:	4b52      	ldr	r3, [pc, #328]	@ (8001630 <DMA1_Stream7_IRQHandler+0x160>)
 80014e8:	2201      	movs	r2, #1
 80014ea:	711a      	strb	r2, [r3, #4]
		USART5_TX_DMA_Flag.Fifo_Error_Flag = true;
 80014ec:	4b51      	ldr	r3, [pc, #324]	@ (8001634 <DMA1_Stream7_IRQHandler+0x164>)
 80014ee:	2201      	movs	r2, #1
 80014f0:	711a      	strb	r2, [r3, #4]
		TIM4_CH3_DMA_Flag.Fifo_Error_Flag = true;
 80014f2:	4b51      	ldr	r3, [pc, #324]	@ (8001638 <DMA1_Stream7_IRQHandler+0x168>)
 80014f4:	2201      	movs	r2, #1
 80014f6:	711a      	strb	r2, [r3, #4]
		TIM2_CH2_DMA_Flag.Fifo_Error_Flag = true;
 80014f8:	4b50      	ldr	r3, [pc, #320]	@ (800163c <DMA1_Stream7_IRQHandler+0x16c>)
 80014fa:	2201      	movs	r2, #1
 80014fc:	711a      	strb	r2, [r3, #4]
		TIM2_CH4_DMA_Flag.Fifo_Error_Flag = true;
 80014fe:	4b50      	ldr	r3, [pc, #320]	@ (8001640 <DMA1_Stream7_IRQHandler+0x170>)
 8001500:	2201      	movs	r2, #1
 8001502:	711a      	strb	r2, [r3, #4]

		DMA1_Stream7_Flag.Fifo_Error_Flag = true;
 8001504:	4b4f      	ldr	r3, [pc, #316]	@ (8001644 <DMA1_Stream7_IRQHandler+0x174>)
 8001506:	2201      	movs	r2, #1
 8001508:	711a      	strb	r2, [r3, #4]
		DMA1 -> HIFCR |= DMA_HIFCR_CFEIF7;
 800150a:	4b47      	ldr	r3, [pc, #284]	@ (8001628 <DMA1_Stream7_IRQHandler+0x158>)
 800150c:	68db      	ldr	r3, [r3, #12]
 800150e:	4a46      	ldr	r2, [pc, #280]	@ (8001628 <DMA1_Stream7_IRQHandler+0x158>)
 8001510:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001514:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_DMEIF7)
 8001516:	4b44      	ldr	r3, [pc, #272]	@ (8001628 <DMA1_Stream7_IRQHandler+0x158>)
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800151e:	2b00      	cmp	r3, #0
 8001520:	d01a      	beq.n	8001558 <DMA1_Stream7_IRQHandler+0x88>
	{
		I2S3_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001522:	4b42      	ldr	r3, [pc, #264]	@ (800162c <DMA1_Stream7_IRQHandler+0x15c>)
 8001524:	2201      	movs	r2, #1
 8001526:	70da      	strb	r2, [r3, #3]
		I2C2_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001528:	4b41      	ldr	r3, [pc, #260]	@ (8001630 <DMA1_Stream7_IRQHandler+0x160>)
 800152a:	2201      	movs	r2, #1
 800152c:	70da      	strb	r2, [r3, #3]
		USART5_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 800152e:	4b41      	ldr	r3, [pc, #260]	@ (8001634 <DMA1_Stream7_IRQHandler+0x164>)
 8001530:	2201      	movs	r2, #1
 8001532:	70da      	strb	r2, [r3, #3]
		TIM4_CH3_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001534:	4b40      	ldr	r3, [pc, #256]	@ (8001638 <DMA1_Stream7_IRQHandler+0x168>)
 8001536:	2201      	movs	r2, #1
 8001538:	70da      	strb	r2, [r3, #3]
		TIM2_CH2_DMA_Flag.Direct_Mode_Error_Flag = true;
 800153a:	4b40      	ldr	r3, [pc, #256]	@ (800163c <DMA1_Stream7_IRQHandler+0x16c>)
 800153c:	2201      	movs	r2, #1
 800153e:	70da      	strb	r2, [r3, #3]
		TIM2_CH4_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001540:	4b3f      	ldr	r3, [pc, #252]	@ (8001640 <DMA1_Stream7_IRQHandler+0x170>)
 8001542:	2201      	movs	r2, #1
 8001544:	70da      	strb	r2, [r3, #3]
		DMA1_Stream7_Flag.Direct_Mode_Error_Flag = true;
 8001546:	4b3f      	ldr	r3, [pc, #252]	@ (8001644 <DMA1_Stream7_IRQHandler+0x174>)
 8001548:	2201      	movs	r2, #1
 800154a:	70da      	strb	r2, [r3, #3]
		DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 800154c:	4b36      	ldr	r3, [pc, #216]	@ (8001628 <DMA1_Stream7_IRQHandler+0x158>)
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	4a35      	ldr	r2, [pc, #212]	@ (8001628 <DMA1_Stream7_IRQHandler+0x158>)
 8001552:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001556:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_TEIF7)
 8001558:	4b33      	ldr	r3, [pc, #204]	@ (8001628 <DMA1_Stream7_IRQHandler+0x158>)
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001560:	2b00      	cmp	r3, #0
 8001562:	d01a      	beq.n	800159a <DMA1_Stream7_IRQHandler+0xca>
	{
		I2S3_TX_DMA_Flag.Transfer_Error_Flag = true;
 8001564:	4b31      	ldr	r3, [pc, #196]	@ (800162c <DMA1_Stream7_IRQHandler+0x15c>)
 8001566:	2201      	movs	r2, #1
 8001568:	709a      	strb	r2, [r3, #2]
		I2C2_TX_DMA_Flag.Transfer_Error_Flag = true;
 800156a:	4b31      	ldr	r3, [pc, #196]	@ (8001630 <DMA1_Stream7_IRQHandler+0x160>)
 800156c:	2201      	movs	r2, #1
 800156e:	709a      	strb	r2, [r3, #2]
		USART5_TX_DMA_Flag.Transfer_Error_Flag = true;
 8001570:	4b30      	ldr	r3, [pc, #192]	@ (8001634 <DMA1_Stream7_IRQHandler+0x164>)
 8001572:	2201      	movs	r2, #1
 8001574:	709a      	strb	r2, [r3, #2]
		TIM4_CH3_DMA_Flag.Transfer_Error_Flag = true;
 8001576:	4b30      	ldr	r3, [pc, #192]	@ (8001638 <DMA1_Stream7_IRQHandler+0x168>)
 8001578:	2201      	movs	r2, #1
 800157a:	709a      	strb	r2, [r3, #2]
		TIM2_CH2_DMA_Flag.Transfer_Error_Flag = true;
 800157c:	4b2f      	ldr	r3, [pc, #188]	@ (800163c <DMA1_Stream7_IRQHandler+0x16c>)
 800157e:	2201      	movs	r2, #1
 8001580:	709a      	strb	r2, [r3, #2]
		TIM2_CH4_DMA_Flag.Transfer_Error_Flag = true;
 8001582:	4b2f      	ldr	r3, [pc, #188]	@ (8001640 <DMA1_Stream7_IRQHandler+0x170>)
 8001584:	2201      	movs	r2, #1
 8001586:	709a      	strb	r2, [r3, #2]
		DMA1_Stream7_Flag.Transfer_Error_Flag = true;
 8001588:	4b2e      	ldr	r3, [pc, #184]	@ (8001644 <DMA1_Stream7_IRQHandler+0x174>)
 800158a:	2201      	movs	r2, #1
 800158c:	709a      	strb	r2, [r3, #2]
		DMA1 -> HIFCR |= DMA_HIFCR_CTEIF7;
 800158e:	4b26      	ldr	r3, [pc, #152]	@ (8001628 <DMA1_Stream7_IRQHandler+0x158>)
 8001590:	68db      	ldr	r3, [r3, #12]
 8001592:	4a25      	ldr	r2, [pc, #148]	@ (8001628 <DMA1_Stream7_IRQHandler+0x158>)
 8001594:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001598:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_HTIF7)
 800159a:	4b23      	ldr	r3, [pc, #140]	@ (8001628 <DMA1_Stream7_IRQHandler+0x158>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d01a      	beq.n	80015dc <DMA1_Stream7_IRQHandler+0x10c>
	{
		I2S3_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 80015a6:	4b21      	ldr	r3, [pc, #132]	@ (800162c <DMA1_Stream7_IRQHandler+0x15c>)
 80015a8:	2201      	movs	r2, #1
 80015aa:	705a      	strb	r2, [r3, #1]
		I2C2_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 80015ac:	4b20      	ldr	r3, [pc, #128]	@ (8001630 <DMA1_Stream7_IRQHandler+0x160>)
 80015ae:	2201      	movs	r2, #1
 80015b0:	705a      	strb	r2, [r3, #1]
		USART5_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 80015b2:	4b20      	ldr	r3, [pc, #128]	@ (8001634 <DMA1_Stream7_IRQHandler+0x164>)
 80015b4:	2201      	movs	r2, #1
 80015b6:	705a      	strb	r2, [r3, #1]
		TIM4_CH3_DMA_Flag.Half_Transfer_Complete_Flag = true;
 80015b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001638 <DMA1_Stream7_IRQHandler+0x168>)
 80015ba:	2201      	movs	r2, #1
 80015bc:	705a      	strb	r2, [r3, #1]
		TIM2_CH2_DMA_Flag.Half_Transfer_Complete_Flag = true;
 80015be:	4b1f      	ldr	r3, [pc, #124]	@ (800163c <DMA1_Stream7_IRQHandler+0x16c>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	705a      	strb	r2, [r3, #1]
		TIM2_CH4_DMA_Flag.Half_Transfer_Complete_Flag = true;
 80015c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001640 <DMA1_Stream7_IRQHandler+0x170>)
 80015c6:	2201      	movs	r2, #1
 80015c8:	705a      	strb	r2, [r3, #1]
		DMA1_Stream7_Flag.Half_Transfer_Complete_Flag = true;
 80015ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001644 <DMA1_Stream7_IRQHandler+0x174>)
 80015cc:	2201      	movs	r2, #1
 80015ce:	705a      	strb	r2, [r3, #1]
		DMA1 -> HIFCR |= DMA_HIFCR_CHTIF7;
 80015d0:	4b15      	ldr	r3, [pc, #84]	@ (8001628 <DMA1_Stream7_IRQHandler+0x158>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	4a14      	ldr	r2, [pc, #80]	@ (8001628 <DMA1_Stream7_IRQHandler+0x158>)
 80015d6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80015da:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA1 -> HISR & DMA_HISR_TCIF7)
 80015dc:	4b12      	ldr	r3, [pc, #72]	@ (8001628 <DMA1_Stream7_IRQHandler+0x158>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d01a      	beq.n	800161e <DMA1_Stream7_IRQHandler+0x14e>
	{
		I2S3_TX_DMA_Flag.Transfer_Complete_Flag = true;
 80015e8:	4b10      	ldr	r3, [pc, #64]	@ (800162c <DMA1_Stream7_IRQHandler+0x15c>)
 80015ea:	2201      	movs	r2, #1
 80015ec:	701a      	strb	r2, [r3, #0]
		I2C2_TX_DMA_Flag.Transfer_Complete_Flag = true;
 80015ee:	4b10      	ldr	r3, [pc, #64]	@ (8001630 <DMA1_Stream7_IRQHandler+0x160>)
 80015f0:	2201      	movs	r2, #1
 80015f2:	701a      	strb	r2, [r3, #0]
		USART5_TX_DMA_Flag.Transfer_Complete_Flag = true;
 80015f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001634 <DMA1_Stream7_IRQHandler+0x164>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	701a      	strb	r2, [r3, #0]
		TIM4_CH3_DMA_Flag.Transfer_Complete_Flag = true;
 80015fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001638 <DMA1_Stream7_IRQHandler+0x168>)
 80015fc:	2201      	movs	r2, #1
 80015fe:	701a      	strb	r2, [r3, #0]
		TIM2_CH2_DMA_Flag.Transfer_Complete_Flag = true;
 8001600:	4b0e      	ldr	r3, [pc, #56]	@ (800163c <DMA1_Stream7_IRQHandler+0x16c>)
 8001602:	2201      	movs	r2, #1
 8001604:	701a      	strb	r2, [r3, #0]
		TIM2_CH4_DMA_Flag.Transfer_Complete_Flag = true;
 8001606:	4b0e      	ldr	r3, [pc, #56]	@ (8001640 <DMA1_Stream7_IRQHandler+0x170>)
 8001608:	2201      	movs	r2, #1
 800160a:	701a      	strb	r2, [r3, #0]
		DMA1_Stream7_Flag.Transfer_Complete_Flag = true;
 800160c:	4b0d      	ldr	r3, [pc, #52]	@ (8001644 <DMA1_Stream7_IRQHandler+0x174>)
 800160e:	2201      	movs	r2, #1
 8001610:	701a      	strb	r2, [r3, #0]
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF7;
 8001612:	4b05      	ldr	r3, [pc, #20]	@ (8001628 <DMA1_Stream7_IRQHandler+0x158>)
 8001614:	68db      	ldr	r3, [r3, #12]
 8001616:	4a04      	ldr	r2, [pc, #16]	@ (8001628 <DMA1_Stream7_IRQHandler+0x158>)
 8001618:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800161c:	60d3      	str	r3, [r2, #12]
	}
}
 800161e:	bf00      	nop
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr
 8001628:	40026000 	.word	0x40026000
 800162c:	20000030 	.word	0x20000030
 8001630:	20000048 	.word	0x20000048
 8001634:	200000d0 	.word	0x200000d0
 8001638:	200001c0 	.word	0x200001c0
 800163c:	20000178 	.word	0x20000178
 8001640:	20000188 	.word	0x20000188
 8001644:	20000250 	.word	0x20000250

08001648 <DMA2_Stream0_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA2_Stream0_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA2_Stream0_IRQHandler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
	if(DMA2 -> LISR & DMA_LISR_FEIF0)
 800164c:	4b45      	ldr	r3, [pc, #276]	@ (8001764 <DMA2_Stream0_IRQHandler+0x11c>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 0301 	and.w	r3, r3, #1
 8001654:	2b00      	cmp	r3, #0
 8001656:	d014      	beq.n	8001682 <DMA2_Stream0_IRQHandler+0x3a>
	{
		SPI1_RX_DMA_Flag.Fifo_Error_Flag = true;
 8001658:	4b43      	ldr	r3, [pc, #268]	@ (8001768 <DMA2_Stream0_IRQHandler+0x120>)
 800165a:	2201      	movs	r2, #1
 800165c:	711a      	strb	r2, [r3, #4]
		ADC1_DMA_Flag.Fifo_Error_Flag = true;
 800165e:	4b43      	ldr	r3, [pc, #268]	@ (800176c <DMA2_Stream0_IRQHandler+0x124>)
 8001660:	2201      	movs	r2, #1
 8001662:	711a      	strb	r2, [r3, #4]
		TIM1_TRIG_DMA_Flag.Fifo_Error_Flag = true;
 8001664:	4b42      	ldr	r3, [pc, #264]	@ (8001770 <DMA2_Stream0_IRQHandler+0x128>)
 8001666:	2201      	movs	r2, #1
 8001668:	711a      	strb	r2, [r3, #4]
		TIM1_COM_DMA_Flag.Fifo_Error_Flag = true;
 800166a:	4b42      	ldr	r3, [pc, #264]	@ (8001774 <DMA2_Stream0_IRQHandler+0x12c>)
 800166c:	2201      	movs	r2, #1
 800166e:	711a      	strb	r2, [r3, #4]
		DMA2_Stream0_Flag.Fifo_Error_Flag = true;
 8001670:	4b41      	ldr	r3, [pc, #260]	@ (8001778 <DMA2_Stream0_IRQHandler+0x130>)
 8001672:	2201      	movs	r2, #1
 8001674:	711a      	strb	r2, [r3, #4]
		DMA2 -> LIFCR |= DMA_LIFCR_CFEIF0;
 8001676:	4b3b      	ldr	r3, [pc, #236]	@ (8001764 <DMA2_Stream0_IRQHandler+0x11c>)
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	4a3a      	ldr	r2, [pc, #232]	@ (8001764 <DMA2_Stream0_IRQHandler+0x11c>)
 800167c:	f043 0301 	orr.w	r3, r3, #1
 8001680:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_DMEIF0)
 8001682:	4b38      	ldr	r3, [pc, #224]	@ (8001764 <DMA2_Stream0_IRQHandler+0x11c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f003 0304 	and.w	r3, r3, #4
 800168a:	2b00      	cmp	r3, #0
 800168c:	d014      	beq.n	80016b8 <DMA2_Stream0_IRQHandler+0x70>
	{
		SPI1_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 800168e:	4b36      	ldr	r3, [pc, #216]	@ (8001768 <DMA2_Stream0_IRQHandler+0x120>)
 8001690:	2201      	movs	r2, #1
 8001692:	70da      	strb	r2, [r3, #3]
		ADC1_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001694:	4b35      	ldr	r3, [pc, #212]	@ (800176c <DMA2_Stream0_IRQHandler+0x124>)
 8001696:	2201      	movs	r2, #1
 8001698:	70da      	strb	r2, [r3, #3]
		TIM1_TRIG_DMA_Flag.Direct_Mode_Error_Flag = true;
 800169a:	4b35      	ldr	r3, [pc, #212]	@ (8001770 <DMA2_Stream0_IRQHandler+0x128>)
 800169c:	2201      	movs	r2, #1
 800169e:	70da      	strb	r2, [r3, #3]
		TIM1_COM_DMA_Flag.Direct_Mode_Error_Flag = true;
 80016a0:	4b34      	ldr	r3, [pc, #208]	@ (8001774 <DMA2_Stream0_IRQHandler+0x12c>)
 80016a2:	2201      	movs	r2, #1
 80016a4:	70da      	strb	r2, [r3, #3]
		DMA2_Stream0_Flag.Direct_Mode_Error_Flag = true;
 80016a6:	4b34      	ldr	r3, [pc, #208]	@ (8001778 <DMA2_Stream0_IRQHandler+0x130>)
 80016a8:	2201      	movs	r2, #1
 80016aa:	70da      	strb	r2, [r3, #3]
		DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 80016ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001764 <DMA2_Stream0_IRQHandler+0x11c>)
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	4a2c      	ldr	r2, [pc, #176]	@ (8001764 <DMA2_Stream0_IRQHandler+0x11c>)
 80016b2:	f043 0304 	orr.w	r3, r3, #4
 80016b6:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_TEIF0)
 80016b8:	4b2a      	ldr	r3, [pc, #168]	@ (8001764 <DMA2_Stream0_IRQHandler+0x11c>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 0308 	and.w	r3, r3, #8
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d014      	beq.n	80016ee <DMA2_Stream0_IRQHandler+0xa6>
	{
		SPI1_RX_DMA_Flag.Transfer_Error_Flag = true;
 80016c4:	4b28      	ldr	r3, [pc, #160]	@ (8001768 <DMA2_Stream0_IRQHandler+0x120>)
 80016c6:	2201      	movs	r2, #1
 80016c8:	709a      	strb	r2, [r3, #2]
		ADC1_DMA_Flag.Transfer_Error_Flag = true;
 80016ca:	4b28      	ldr	r3, [pc, #160]	@ (800176c <DMA2_Stream0_IRQHandler+0x124>)
 80016cc:	2201      	movs	r2, #1
 80016ce:	709a      	strb	r2, [r3, #2]
		TIM1_TRIG_DMA_Flag.Transfer_Error_Flag = true;
 80016d0:	4b27      	ldr	r3, [pc, #156]	@ (8001770 <DMA2_Stream0_IRQHandler+0x128>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	709a      	strb	r2, [r3, #2]
		TIM1_COM_DMA_Flag.Transfer_Error_Flag = true;
 80016d6:	4b27      	ldr	r3, [pc, #156]	@ (8001774 <DMA2_Stream0_IRQHandler+0x12c>)
 80016d8:	2201      	movs	r2, #1
 80016da:	709a      	strb	r2, [r3, #2]
		DMA2_Stream0_Flag.Transfer_Error_Flag = true;
 80016dc:	4b26      	ldr	r3, [pc, #152]	@ (8001778 <DMA2_Stream0_IRQHandler+0x130>)
 80016de:	2201      	movs	r2, #1
 80016e0:	709a      	strb	r2, [r3, #2]
		DMA2 -> LIFCR |= DMA_LIFCR_CTEIF0;
 80016e2:	4b20      	ldr	r3, [pc, #128]	@ (8001764 <DMA2_Stream0_IRQHandler+0x11c>)
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	4a1f      	ldr	r2, [pc, #124]	@ (8001764 <DMA2_Stream0_IRQHandler+0x11c>)
 80016e8:	f043 0308 	orr.w	r3, r3, #8
 80016ec:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_HTIF0)
 80016ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001764 <DMA2_Stream0_IRQHandler+0x11c>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 0310 	and.w	r3, r3, #16
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d014      	beq.n	8001724 <DMA2_Stream0_IRQHandler+0xdc>
	{
		SPI1_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 80016fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001768 <DMA2_Stream0_IRQHandler+0x120>)
 80016fc:	2201      	movs	r2, #1
 80016fe:	705a      	strb	r2, [r3, #1]
		ADC1_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001700:	4b1a      	ldr	r3, [pc, #104]	@ (800176c <DMA2_Stream0_IRQHandler+0x124>)
 8001702:	2201      	movs	r2, #1
 8001704:	705a      	strb	r2, [r3, #1]
		TIM1_TRIG_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001706:	4b1a      	ldr	r3, [pc, #104]	@ (8001770 <DMA2_Stream0_IRQHandler+0x128>)
 8001708:	2201      	movs	r2, #1
 800170a:	705a      	strb	r2, [r3, #1]
		TIM1_COM_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800170c:	4b19      	ldr	r3, [pc, #100]	@ (8001774 <DMA2_Stream0_IRQHandler+0x12c>)
 800170e:	2201      	movs	r2, #1
 8001710:	705a      	strb	r2, [r3, #1]
		DMA2_Stream0_Flag.Half_Transfer_Complete_Flag = true;
 8001712:	4b19      	ldr	r3, [pc, #100]	@ (8001778 <DMA2_Stream0_IRQHandler+0x130>)
 8001714:	2201      	movs	r2, #1
 8001716:	705a      	strb	r2, [r3, #1]
		DMA2 -> LIFCR |= DMA_LIFCR_CHTIF0;
 8001718:	4b12      	ldr	r3, [pc, #72]	@ (8001764 <DMA2_Stream0_IRQHandler+0x11c>)
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	4a11      	ldr	r2, [pc, #68]	@ (8001764 <DMA2_Stream0_IRQHandler+0x11c>)
 800171e:	f043 0310 	orr.w	r3, r3, #16
 8001722:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_TCIF0)
 8001724:	4b0f      	ldr	r3, [pc, #60]	@ (8001764 <DMA2_Stream0_IRQHandler+0x11c>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f003 0320 	and.w	r3, r3, #32
 800172c:	2b00      	cmp	r3, #0
 800172e:	d014      	beq.n	800175a <DMA2_Stream0_IRQHandler+0x112>
	{
		SPI1_RX_DMA_Flag.Transfer_Complete_Flag = true;
 8001730:	4b0d      	ldr	r3, [pc, #52]	@ (8001768 <DMA2_Stream0_IRQHandler+0x120>)
 8001732:	2201      	movs	r2, #1
 8001734:	701a      	strb	r2, [r3, #0]
		ADC1_DMA_Flag.Transfer_Complete_Flag = true;
 8001736:	4b0d      	ldr	r3, [pc, #52]	@ (800176c <DMA2_Stream0_IRQHandler+0x124>)
 8001738:	2201      	movs	r2, #1
 800173a:	701a      	strb	r2, [r3, #0]
		TIM1_TRIG_DMA_Flag.Transfer_Complete_Flag = true;
 800173c:	4b0c      	ldr	r3, [pc, #48]	@ (8001770 <DMA2_Stream0_IRQHandler+0x128>)
 800173e:	2201      	movs	r2, #1
 8001740:	701a      	strb	r2, [r3, #0]
		TIM1_COM_DMA_Flag.Transfer_Complete_Flag = true;
 8001742:	4b0c      	ldr	r3, [pc, #48]	@ (8001774 <DMA2_Stream0_IRQHandler+0x12c>)
 8001744:	2201      	movs	r2, #1
 8001746:	701a      	strb	r2, [r3, #0]
		DMA2_Stream0_Flag.Transfer_Complete_Flag = true;
 8001748:	4b0b      	ldr	r3, [pc, #44]	@ (8001778 <DMA2_Stream0_IRQHandler+0x130>)
 800174a:	2201      	movs	r2, #1
 800174c:	701a      	strb	r2, [r3, #0]
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF0;
 800174e:	4b05      	ldr	r3, [pc, #20]	@ (8001764 <DMA2_Stream0_IRQHandler+0x11c>)
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	4a04      	ldr	r2, [pc, #16]	@ (8001764 <DMA2_Stream0_IRQHandler+0x11c>)
 8001754:	f043 0320 	orr.w	r3, r3, #32
 8001758:	6093      	str	r3, [r2, #8]
	}
}
 800175a:	bf00      	nop
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr
 8001764:	40026400 	.word	0x40026400
 8001768:	20000058 	.word	0x20000058
 800176c:	20000200 	.word	0x20000200
 8001770:	20000120 	.word	0x20000120
 8001774:	20000128 	.word	0x20000128
 8001778:	20000258 	.word	0x20000258

0800177c <DMA2_Stream1_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA2_Stream1_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA2_Stream1_IRQHandler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
	if(DMA2 -> LISR & DMA_LISR_FEIF1)
 8001780:	4b5c      	ldr	r3, [pc, #368]	@ (80018f4 <DMA2_Stream1_IRQHandler+0x178>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001788:	2b00      	cmp	r3, #0
 800178a:	d01d      	beq.n	80017c8 <DMA2_Stream1_IRQHandler+0x4c>
	{
		ADC3_DMA_Flag.Fifo_Error_Flag = true;
 800178c:	4b5a      	ldr	r3, [pc, #360]	@ (80018f8 <DMA2_Stream1_IRQHandler+0x17c>)
 800178e:	2201      	movs	r2, #1
 8001790:	711a      	strb	r2, [r3, #4]
		TIM1_CH1_DMA_Flag.Fifo_Error_Flag = true;
 8001792:	4b5a      	ldr	r3, [pc, #360]	@ (80018fc <DMA2_Stream1_IRQHandler+0x180>)
 8001794:	2201      	movs	r2, #1
 8001796:	711a      	strb	r2, [r3, #4]
		TIM8_UP_DMA_Flag.Fifo_Error_Flag = true;
 8001798:	4b59      	ldr	r3, [pc, #356]	@ (8001900 <DMA2_Stream1_IRQHandler+0x184>)
 800179a:	2201      	movs	r2, #1
 800179c:	711a      	strb	r2, [r3, #4]
		TIM8_TRIG_DMA_Flag.Fifo_Error_Flag = true;
 800179e:	4b59      	ldr	r3, [pc, #356]	@ (8001904 <DMA2_Stream1_IRQHandler+0x188>)
 80017a0:	2201      	movs	r2, #1
 80017a2:	711a      	strb	r2, [r3, #4]
		TIM8_COM_DMA_Flag.Fifo_Error_Flag = true;
 80017a4:	4b58      	ldr	r3, [pc, #352]	@ (8001908 <DMA2_Stream1_IRQHandler+0x18c>)
 80017a6:	2201      	movs	r2, #1
 80017a8:	711a      	strb	r2, [r3, #4]
		DCMI_DMA_Flag.Fifo_Error_Flag = true;
 80017aa:	4b58      	ldr	r3, [pc, #352]	@ (800190c <DMA2_Stream1_IRQHandler+0x190>)
 80017ac:	2201      	movs	r2, #1
 80017ae:	711a      	strb	r2, [r3, #4]
		USART6_RX_DMA_Flag.Fifo_Error_Flag = true;
 80017b0:	4b57      	ldr	r3, [pc, #348]	@ (8001910 <DMA2_Stream1_IRQHandler+0x194>)
 80017b2:	2201      	movs	r2, #1
 80017b4:	711a      	strb	r2, [r3, #4]
		DMA2_Stream1_Flag.Fifo_Error_Flag = true;
 80017b6:	4b57      	ldr	r3, [pc, #348]	@ (8001914 <DMA2_Stream1_IRQHandler+0x198>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	711a      	strb	r2, [r3, #4]
		DMA2 -> LIFCR |= DMA_LIFCR_CFEIF1;
 80017bc:	4b4d      	ldr	r3, [pc, #308]	@ (80018f4 <DMA2_Stream1_IRQHandler+0x178>)
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	4a4c      	ldr	r2, [pc, #304]	@ (80018f4 <DMA2_Stream1_IRQHandler+0x178>)
 80017c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017c6:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_DMEIF1)
 80017c8:	4b4a      	ldr	r3, [pc, #296]	@ (80018f4 <DMA2_Stream1_IRQHandler+0x178>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d01d      	beq.n	8001810 <DMA2_Stream1_IRQHandler+0x94>
	{
		ADC3_DMA_Flag.Direct_Mode_Error_Flag = true;
 80017d4:	4b48      	ldr	r3, [pc, #288]	@ (80018f8 <DMA2_Stream1_IRQHandler+0x17c>)
 80017d6:	2201      	movs	r2, #1
 80017d8:	70da      	strb	r2, [r3, #3]
		TIM1_CH1_DMA_Flag.Direct_Mode_Error_Flag = true;
 80017da:	4b48      	ldr	r3, [pc, #288]	@ (80018fc <DMA2_Stream1_IRQHandler+0x180>)
 80017dc:	2201      	movs	r2, #1
 80017de:	70da      	strb	r2, [r3, #3]
		TIM8_UP_DMA_Flag.Direct_Mode_Error_Flag = true;
 80017e0:	4b47      	ldr	r3, [pc, #284]	@ (8001900 <DMA2_Stream1_IRQHandler+0x184>)
 80017e2:	2201      	movs	r2, #1
 80017e4:	70da      	strb	r2, [r3, #3]
		TIM8_TRIG_DMA_Flag.Direct_Mode_Error_Flag = true;
 80017e6:	4b47      	ldr	r3, [pc, #284]	@ (8001904 <DMA2_Stream1_IRQHandler+0x188>)
 80017e8:	2201      	movs	r2, #1
 80017ea:	70da      	strb	r2, [r3, #3]
		TIM8_COM_DMA_Flag.Direct_Mode_Error_Flag = true;
 80017ec:	4b46      	ldr	r3, [pc, #280]	@ (8001908 <DMA2_Stream1_IRQHandler+0x18c>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	70da      	strb	r2, [r3, #3]
		DCMI_DMA_Flag.Direct_Mode_Error_Flag = true;
 80017f2:	4b46      	ldr	r3, [pc, #280]	@ (800190c <DMA2_Stream1_IRQHandler+0x190>)
 80017f4:	2201      	movs	r2, #1
 80017f6:	70da      	strb	r2, [r3, #3]
		USART6_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 80017f8:	4b45      	ldr	r3, [pc, #276]	@ (8001910 <DMA2_Stream1_IRQHandler+0x194>)
 80017fa:	2201      	movs	r2, #1
 80017fc:	70da      	strb	r2, [r3, #3]
		DMA2_Stream1_Flag.Direct_Mode_Error_Flag = true;
 80017fe:	4b45      	ldr	r3, [pc, #276]	@ (8001914 <DMA2_Stream1_IRQHandler+0x198>)
 8001800:	2201      	movs	r2, #1
 8001802:	70da      	strb	r2, [r3, #3]
		DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 8001804:	4b3b      	ldr	r3, [pc, #236]	@ (80018f4 <DMA2_Stream1_IRQHandler+0x178>)
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	4a3a      	ldr	r2, [pc, #232]	@ (80018f4 <DMA2_Stream1_IRQHandler+0x178>)
 800180a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800180e:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_TEIF1)
 8001810:	4b38      	ldr	r3, [pc, #224]	@ (80018f4 <DMA2_Stream1_IRQHandler+0x178>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001818:	2b00      	cmp	r3, #0
 800181a:	d01d      	beq.n	8001858 <DMA2_Stream1_IRQHandler+0xdc>
	{
		ADC3_DMA_Flag.Transfer_Error_Flag = true;
 800181c:	4b36      	ldr	r3, [pc, #216]	@ (80018f8 <DMA2_Stream1_IRQHandler+0x17c>)
 800181e:	2201      	movs	r2, #1
 8001820:	709a      	strb	r2, [r3, #2]
		TIM1_CH1_DMA_Flag.Transfer_Error_Flag = true;
 8001822:	4b36      	ldr	r3, [pc, #216]	@ (80018fc <DMA2_Stream1_IRQHandler+0x180>)
 8001824:	2201      	movs	r2, #1
 8001826:	709a      	strb	r2, [r3, #2]
		TIM8_UP_DMA_Flag.Transfer_Error_Flag = true;
 8001828:	4b35      	ldr	r3, [pc, #212]	@ (8001900 <DMA2_Stream1_IRQHandler+0x184>)
 800182a:	2201      	movs	r2, #1
 800182c:	709a      	strb	r2, [r3, #2]
		TIM8_TRIG_DMA_Flag.Transfer_Error_Flag = true;
 800182e:	4b35      	ldr	r3, [pc, #212]	@ (8001904 <DMA2_Stream1_IRQHandler+0x188>)
 8001830:	2201      	movs	r2, #1
 8001832:	709a      	strb	r2, [r3, #2]
		TIM8_COM_DMA_Flag.Transfer_Error_Flag = true;
 8001834:	4b34      	ldr	r3, [pc, #208]	@ (8001908 <DMA2_Stream1_IRQHandler+0x18c>)
 8001836:	2201      	movs	r2, #1
 8001838:	709a      	strb	r2, [r3, #2]
		DCMI_DMA_Flag.Transfer_Error_Flag = true;
 800183a:	4b34      	ldr	r3, [pc, #208]	@ (800190c <DMA2_Stream1_IRQHandler+0x190>)
 800183c:	2201      	movs	r2, #1
 800183e:	709a      	strb	r2, [r3, #2]
		USART6_RX_DMA_Flag.Transfer_Error_Flag = true;
 8001840:	4b33      	ldr	r3, [pc, #204]	@ (8001910 <DMA2_Stream1_IRQHandler+0x194>)
 8001842:	2201      	movs	r2, #1
 8001844:	709a      	strb	r2, [r3, #2]
		DMA2_Stream1_Flag.Transfer_Error_Flag = true;
 8001846:	4b33      	ldr	r3, [pc, #204]	@ (8001914 <DMA2_Stream1_IRQHandler+0x198>)
 8001848:	2201      	movs	r2, #1
 800184a:	709a      	strb	r2, [r3, #2]
		DMA2 -> LIFCR |= DMA_LIFCR_CTEIF1;
 800184c:	4b29      	ldr	r3, [pc, #164]	@ (80018f4 <DMA2_Stream1_IRQHandler+0x178>)
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	4a28      	ldr	r2, [pc, #160]	@ (80018f4 <DMA2_Stream1_IRQHandler+0x178>)
 8001852:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001856:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_HTIF1)
 8001858:	4b26      	ldr	r3, [pc, #152]	@ (80018f4 <DMA2_Stream1_IRQHandler+0x178>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001860:	2b00      	cmp	r3, #0
 8001862:	d01d      	beq.n	80018a0 <DMA2_Stream1_IRQHandler+0x124>
	{
		ADC3_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001864:	4b24      	ldr	r3, [pc, #144]	@ (80018f8 <DMA2_Stream1_IRQHandler+0x17c>)
 8001866:	2201      	movs	r2, #1
 8001868:	705a      	strb	r2, [r3, #1]
		TIM1_CH1_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800186a:	4b24      	ldr	r3, [pc, #144]	@ (80018fc <DMA2_Stream1_IRQHandler+0x180>)
 800186c:	2201      	movs	r2, #1
 800186e:	705a      	strb	r2, [r3, #1]
		TIM8_UP_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001870:	4b23      	ldr	r3, [pc, #140]	@ (8001900 <DMA2_Stream1_IRQHandler+0x184>)
 8001872:	2201      	movs	r2, #1
 8001874:	705a      	strb	r2, [r3, #1]
		TIM8_TRIG_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001876:	4b23      	ldr	r3, [pc, #140]	@ (8001904 <DMA2_Stream1_IRQHandler+0x188>)
 8001878:	2201      	movs	r2, #1
 800187a:	705a      	strb	r2, [r3, #1]
		TIM8_COM_DMA_Flag.Half_Transfer_Complete_Flag = true;
 800187c:	4b22      	ldr	r3, [pc, #136]	@ (8001908 <DMA2_Stream1_IRQHandler+0x18c>)
 800187e:	2201      	movs	r2, #1
 8001880:	705a      	strb	r2, [r3, #1]
		DCMI_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001882:	4b22      	ldr	r3, [pc, #136]	@ (800190c <DMA2_Stream1_IRQHandler+0x190>)
 8001884:	2201      	movs	r2, #1
 8001886:	705a      	strb	r2, [r3, #1]
		USART6_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001888:	4b21      	ldr	r3, [pc, #132]	@ (8001910 <DMA2_Stream1_IRQHandler+0x194>)
 800188a:	2201      	movs	r2, #1
 800188c:	705a      	strb	r2, [r3, #1]
		DMA2_Stream1_Flag.Half_Transfer_Complete_Flag = true;
 800188e:	4b21      	ldr	r3, [pc, #132]	@ (8001914 <DMA2_Stream1_IRQHandler+0x198>)
 8001890:	2201      	movs	r2, #1
 8001892:	705a      	strb	r2, [r3, #1]
		DMA2 -> LIFCR |= DMA_LIFCR_CHTIF1;
 8001894:	4b17      	ldr	r3, [pc, #92]	@ (80018f4 <DMA2_Stream1_IRQHandler+0x178>)
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	4a16      	ldr	r2, [pc, #88]	@ (80018f4 <DMA2_Stream1_IRQHandler+0x178>)
 800189a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800189e:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_TCIF1)
 80018a0:	4b14      	ldr	r3, [pc, #80]	@ (80018f4 <DMA2_Stream1_IRQHandler+0x178>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d01d      	beq.n	80018e8 <DMA2_Stream1_IRQHandler+0x16c>
	{
		ADC3_DMA_Flag.Transfer_Complete_Flag = true;
 80018ac:	4b12      	ldr	r3, [pc, #72]	@ (80018f8 <DMA2_Stream1_IRQHandler+0x17c>)
 80018ae:	2201      	movs	r2, #1
 80018b0:	701a      	strb	r2, [r3, #0]
		TIM1_CH1_DMA_Flag.Transfer_Complete_Flag = true;
 80018b2:	4b12      	ldr	r3, [pc, #72]	@ (80018fc <DMA2_Stream1_IRQHandler+0x180>)
 80018b4:	2201      	movs	r2, #1
 80018b6:	701a      	strb	r2, [r3, #0]
		TIM8_UP_DMA_Flag.Transfer_Complete_Flag = true;
 80018b8:	4b11      	ldr	r3, [pc, #68]	@ (8001900 <DMA2_Stream1_IRQHandler+0x184>)
 80018ba:	2201      	movs	r2, #1
 80018bc:	701a      	strb	r2, [r3, #0]
		TIM8_TRIG_DMA_Flag.Transfer_Complete_Flag = true;
 80018be:	4b11      	ldr	r3, [pc, #68]	@ (8001904 <DMA2_Stream1_IRQHandler+0x188>)
 80018c0:	2201      	movs	r2, #1
 80018c2:	701a      	strb	r2, [r3, #0]
		TIM8_COM_DMA_Flag.Transfer_Complete_Flag = true;
 80018c4:	4b10      	ldr	r3, [pc, #64]	@ (8001908 <DMA2_Stream1_IRQHandler+0x18c>)
 80018c6:	2201      	movs	r2, #1
 80018c8:	701a      	strb	r2, [r3, #0]
		DCMI_DMA_Flag.Transfer_Complete_Flag = true;
 80018ca:	4b10      	ldr	r3, [pc, #64]	@ (800190c <DMA2_Stream1_IRQHandler+0x190>)
 80018cc:	2201      	movs	r2, #1
 80018ce:	701a      	strb	r2, [r3, #0]
		USART6_RX_DMA_Flag.Transfer_Complete_Flag = true;
 80018d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001910 <DMA2_Stream1_IRQHandler+0x194>)
 80018d2:	2201      	movs	r2, #1
 80018d4:	701a      	strb	r2, [r3, #0]
		DMA2_Stream1_Flag.Transfer_Complete_Flag = true;
 80018d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001914 <DMA2_Stream1_IRQHandler+0x198>)
 80018d8:	2201      	movs	r2, #1
 80018da:	701a      	strb	r2, [r3, #0]
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF1;
 80018dc:	4b05      	ldr	r3, [pc, #20]	@ (80018f4 <DMA2_Stream1_IRQHandler+0x178>)
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	4a04      	ldr	r2, [pc, #16]	@ (80018f4 <DMA2_Stream1_IRQHandler+0x178>)
 80018e2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80018e6:	6093      	str	r3, [r2, #8]
	}
}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	40026400 	.word	0x40026400
 80018f8:	20000210 	.word	0x20000210
 80018fc:	20000100 	.word	0x20000100
 8001900:	20000130 	.word	0x20000130
 8001904:	20000158 	.word	0x20000158
 8001908:	20000160 	.word	0x20000160
 800190c:	200001f8 	.word	0x200001f8
 8001910:	200000d8 	.word	0x200000d8
 8001914:	20000260 	.word	0x20000260

08001918 <DMA2_Stream2_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA2_Stream2_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA2_Stream2_IRQHandler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
	if(DMA2 -> LISR & DMA_LISR_FEIF2)
 800191c:	4b3e      	ldr	r3, [pc, #248]	@ (8001a18 <DMA2_Stream2_IRQHandler+0x100>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001924:	2b00      	cmp	r3, #0
 8001926:	d011      	beq.n	800194c <DMA2_Stream2_IRQHandler+0x34>
	{
		TIM8_CH1_DMA_Flag.Fifo_Error_Flag = true;
 8001928:	4b3c      	ldr	r3, [pc, #240]	@ (8001a1c <DMA2_Stream2_IRQHandler+0x104>)
 800192a:	2201      	movs	r2, #1
 800192c:	711a      	strb	r2, [r3, #4]
		USART1_RX_DMA_Flag.Fifo_Error_Flag = true;
 800192e:	4b3c      	ldr	r3, [pc, #240]	@ (8001a20 <DMA2_Stream2_IRQHandler+0x108>)
 8001930:	2201      	movs	r2, #1
 8001932:	711a      	strb	r2, [r3, #4]
		ADC2_DMA_Flag.Fifo_Error_Flag = true;
 8001934:	4b3b      	ldr	r3, [pc, #236]	@ (8001a24 <DMA2_Stream2_IRQHandler+0x10c>)
 8001936:	2201      	movs	r2, #1
 8001938:	711a      	strb	r2, [r3, #4]
		DMA2_Stream2_Flag.Fifo_Error_Flag = true;
 800193a:	4b3b      	ldr	r3, [pc, #236]	@ (8001a28 <DMA2_Stream2_IRQHandler+0x110>)
 800193c:	2201      	movs	r2, #1
 800193e:	711a      	strb	r2, [r3, #4]
		DMA2 -> LIFCR |= DMA_LIFCR_CFEIF2;
 8001940:	4b35      	ldr	r3, [pc, #212]	@ (8001a18 <DMA2_Stream2_IRQHandler+0x100>)
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	4a34      	ldr	r2, [pc, #208]	@ (8001a18 <DMA2_Stream2_IRQHandler+0x100>)
 8001946:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800194a:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_DMEIF2)
 800194c:	4b32      	ldr	r3, [pc, #200]	@ (8001a18 <DMA2_Stream2_IRQHandler+0x100>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001954:	2b00      	cmp	r3, #0
 8001956:	d011      	beq.n	800197c <DMA2_Stream2_IRQHandler+0x64>
	{
		TIM8_CH1_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001958:	4b30      	ldr	r3, [pc, #192]	@ (8001a1c <DMA2_Stream2_IRQHandler+0x104>)
 800195a:	2201      	movs	r2, #1
 800195c:	70da      	strb	r2, [r3, #3]
		USART1_RX_DMA_Flag.Direct_Mode_Error_Flag = true;
 800195e:	4b30      	ldr	r3, [pc, #192]	@ (8001a20 <DMA2_Stream2_IRQHandler+0x108>)
 8001960:	2201      	movs	r2, #1
 8001962:	70da      	strb	r2, [r3, #3]
		ADC2_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001964:	4b2f      	ldr	r3, [pc, #188]	@ (8001a24 <DMA2_Stream2_IRQHandler+0x10c>)
 8001966:	2201      	movs	r2, #1
 8001968:	70da      	strb	r2, [r3, #3]
		DMA2_Stream2_Flag.Direct_Mode_Error_Flag = true;
 800196a:	4b2f      	ldr	r3, [pc, #188]	@ (8001a28 <DMA2_Stream2_IRQHandler+0x110>)
 800196c:	2201      	movs	r2, #1
 800196e:	70da      	strb	r2, [r3, #3]
		DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 8001970:	4b29      	ldr	r3, [pc, #164]	@ (8001a18 <DMA2_Stream2_IRQHandler+0x100>)
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	4a28      	ldr	r2, [pc, #160]	@ (8001a18 <DMA2_Stream2_IRQHandler+0x100>)
 8001976:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800197a:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_TEIF2)
 800197c:	4b26      	ldr	r3, [pc, #152]	@ (8001a18 <DMA2_Stream2_IRQHandler+0x100>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d011      	beq.n	80019ac <DMA2_Stream2_IRQHandler+0x94>
	{
		TIM8_CH1_DMA_Flag.Transfer_Error_Flag = true;
 8001988:	4b24      	ldr	r3, [pc, #144]	@ (8001a1c <DMA2_Stream2_IRQHandler+0x104>)
 800198a:	2201      	movs	r2, #1
 800198c:	709a      	strb	r2, [r3, #2]
		USART1_RX_DMA_Flag.Transfer_Error_Flag = true;
 800198e:	4b24      	ldr	r3, [pc, #144]	@ (8001a20 <DMA2_Stream2_IRQHandler+0x108>)
 8001990:	2201      	movs	r2, #1
 8001992:	709a      	strb	r2, [r3, #2]
		ADC2_DMA_Flag.Transfer_Error_Flag = true;
 8001994:	4b23      	ldr	r3, [pc, #140]	@ (8001a24 <DMA2_Stream2_IRQHandler+0x10c>)
 8001996:	2201      	movs	r2, #1
 8001998:	709a      	strb	r2, [r3, #2]
		DMA2_Stream2_Flag.Transfer_Error_Flag = true;
 800199a:	4b23      	ldr	r3, [pc, #140]	@ (8001a28 <DMA2_Stream2_IRQHandler+0x110>)
 800199c:	2201      	movs	r2, #1
 800199e:	709a      	strb	r2, [r3, #2]
		DMA2 -> LIFCR |= DMA_LIFCR_CTEIF2;
 80019a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001a18 <DMA2_Stream2_IRQHandler+0x100>)
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	4a1c      	ldr	r2, [pc, #112]	@ (8001a18 <DMA2_Stream2_IRQHandler+0x100>)
 80019a6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80019aa:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_HTIF2)
 80019ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001a18 <DMA2_Stream2_IRQHandler+0x100>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d011      	beq.n	80019dc <DMA2_Stream2_IRQHandler+0xc4>
	{
		TIM8_CH1_DMA_Flag.Half_Transfer_Complete_Flag = true;
 80019b8:	4b18      	ldr	r3, [pc, #96]	@ (8001a1c <DMA2_Stream2_IRQHandler+0x104>)
 80019ba:	2201      	movs	r2, #1
 80019bc:	705a      	strb	r2, [r3, #1]
		USART1_RX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 80019be:	4b18      	ldr	r3, [pc, #96]	@ (8001a20 <DMA2_Stream2_IRQHandler+0x108>)
 80019c0:	2201      	movs	r2, #1
 80019c2:	705a      	strb	r2, [r3, #1]
		ADC2_DMA_Flag.Half_Transfer_Complete_Flag = true;
 80019c4:	4b17      	ldr	r3, [pc, #92]	@ (8001a24 <DMA2_Stream2_IRQHandler+0x10c>)
 80019c6:	2201      	movs	r2, #1
 80019c8:	705a      	strb	r2, [r3, #1]
		DMA2_Stream2_Flag.Half_Transfer_Complete_Flag = true;
 80019ca:	4b17      	ldr	r3, [pc, #92]	@ (8001a28 <DMA2_Stream2_IRQHandler+0x110>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	705a      	strb	r2, [r3, #1]
		DMA2 -> LIFCR |= DMA_LIFCR_CHTIF2;
 80019d0:	4b11      	ldr	r3, [pc, #68]	@ (8001a18 <DMA2_Stream2_IRQHandler+0x100>)
 80019d2:	689b      	ldr	r3, [r3, #8]
 80019d4:	4a10      	ldr	r2, [pc, #64]	@ (8001a18 <DMA2_Stream2_IRQHandler+0x100>)
 80019d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80019da:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_TCIF2)
 80019dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001a18 <DMA2_Stream2_IRQHandler+0x100>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d011      	beq.n	8001a0c <DMA2_Stream2_IRQHandler+0xf4>
	{
		TIM8_CH1_DMA_Flag.Transfer_Complete_Flag = true;
 80019e8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a1c <DMA2_Stream2_IRQHandler+0x104>)
 80019ea:	2201      	movs	r2, #1
 80019ec:	701a      	strb	r2, [r3, #0]
		USART1_RX_DMA_Flag.Transfer_Complete_Flag = true;
 80019ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001a20 <DMA2_Stream2_IRQHandler+0x108>)
 80019f0:	2201      	movs	r2, #1
 80019f2:	701a      	strb	r2, [r3, #0]
		ADC2_DMA_Flag.Transfer_Complete_Flag = true;
 80019f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001a24 <DMA2_Stream2_IRQHandler+0x10c>)
 80019f6:	2201      	movs	r2, #1
 80019f8:	701a      	strb	r2, [r3, #0]
		DMA2_Stream2_Flag.Transfer_Complete_Flag = true;
 80019fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001a28 <DMA2_Stream2_IRQHandler+0x110>)
 80019fc:	2201      	movs	r2, #1
 80019fe:	701a      	strb	r2, [r3, #0]
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF2;
 8001a00:	4b05      	ldr	r3, [pc, #20]	@ (8001a18 <DMA2_Stream2_IRQHandler+0x100>)
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	4a04      	ldr	r2, [pc, #16]	@ (8001a18 <DMA2_Stream2_IRQHandler+0x100>)
 8001a06:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a0a:	6093      	str	r3, [r2, #8]
	}
}
 8001a0c:	bf00      	nop
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	40026400 	.word	0x40026400
 8001a1c:	20000138 	.word	0x20000138
 8001a20:	20000088 	.word	0x20000088
 8001a24:	20000208 	.word	0x20000208
 8001a28:	20000268 	.word	0x20000268

08001a2c <DMA2_Stream3_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA2_Stream3_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA2_Stream3_IRQHandler(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
	if(DMA2 -> LISR & DMA_LISR_FEIF3)
 8001a30:	4b36      	ldr	r3, [pc, #216]	@ (8001b0c <DMA2_Stream3_IRQHandler+0xe0>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d00e      	beq.n	8001a5a <DMA2_Stream3_IRQHandler+0x2e>
	{
		SDIO_RXTX_DMA_Flag.Fifo_Error_Flag = true;
 8001a3c:	4b34      	ldr	r3, [pc, #208]	@ (8001b10 <DMA2_Stream3_IRQHandler+0xe4>)
 8001a3e:	2201      	movs	r2, #1
 8001a40:	711a      	strb	r2, [r3, #4]
		SPI1_TX_DMA_Flag.Fifo_Error_Flag = true;
 8001a42:	4b34      	ldr	r3, [pc, #208]	@ (8001b14 <DMA2_Stream3_IRQHandler+0xe8>)
 8001a44:	2201      	movs	r2, #1
 8001a46:	711a      	strb	r2, [r3, #4]
		DMA2_Stream3_Flag.Fifo_Error_Flag = true;
 8001a48:	4b33      	ldr	r3, [pc, #204]	@ (8001b18 <DMA2_Stream3_IRQHandler+0xec>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	711a      	strb	r2, [r3, #4]
		DMA2 -> LIFCR |= DMA_LIFCR_CFEIF3;
 8001a4e:	4b2f      	ldr	r3, [pc, #188]	@ (8001b0c <DMA2_Stream3_IRQHandler+0xe0>)
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	4a2e      	ldr	r2, [pc, #184]	@ (8001b0c <DMA2_Stream3_IRQHandler+0xe0>)
 8001a54:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a58:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_DMEIF3)
 8001a5a:	4b2c      	ldr	r3, [pc, #176]	@ (8001b0c <DMA2_Stream3_IRQHandler+0xe0>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d00e      	beq.n	8001a84 <DMA2_Stream3_IRQHandler+0x58>
	{
		SDIO_RXTX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001a66:	4b2a      	ldr	r3, [pc, #168]	@ (8001b10 <DMA2_Stream3_IRQHandler+0xe4>)
 8001a68:	2201      	movs	r2, #1
 8001a6a:	70da      	strb	r2, [r3, #3]
		SPI1_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001a6c:	4b29      	ldr	r3, [pc, #164]	@ (8001b14 <DMA2_Stream3_IRQHandler+0xe8>)
 8001a6e:	2201      	movs	r2, #1
 8001a70:	70da      	strb	r2, [r3, #3]
		DMA2_Stream3_Flag.Direct_Mode_Error_Flag = true;
 8001a72:	4b29      	ldr	r3, [pc, #164]	@ (8001b18 <DMA2_Stream3_IRQHandler+0xec>)
 8001a74:	2201      	movs	r2, #1
 8001a76:	70da      	strb	r2, [r3, #3]
		DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 8001a78:	4b24      	ldr	r3, [pc, #144]	@ (8001b0c <DMA2_Stream3_IRQHandler+0xe0>)
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	4a23      	ldr	r2, [pc, #140]	@ (8001b0c <DMA2_Stream3_IRQHandler+0xe0>)
 8001a7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a82:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_TEIF3)
 8001a84:	4b21      	ldr	r3, [pc, #132]	@ (8001b0c <DMA2_Stream3_IRQHandler+0xe0>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d00e      	beq.n	8001aae <DMA2_Stream3_IRQHandler+0x82>
	{
		SDIO_RXTX_DMA_Flag.Transfer_Error_Flag = true;
 8001a90:	4b1f      	ldr	r3, [pc, #124]	@ (8001b10 <DMA2_Stream3_IRQHandler+0xe4>)
 8001a92:	2201      	movs	r2, #1
 8001a94:	709a      	strb	r2, [r3, #2]
		SPI1_TX_DMA_Flag.Transfer_Error_Flag = true;
 8001a96:	4b1f      	ldr	r3, [pc, #124]	@ (8001b14 <DMA2_Stream3_IRQHandler+0xe8>)
 8001a98:	2201      	movs	r2, #1
 8001a9a:	709a      	strb	r2, [r3, #2]
		DMA2_Stream3_Flag.Transfer_Error_Flag = true;
 8001a9c:	4b1e      	ldr	r3, [pc, #120]	@ (8001b18 <DMA2_Stream3_IRQHandler+0xec>)
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	709a      	strb	r2, [r3, #2]
		DMA2 -> LIFCR |= DMA_LIFCR_CTEIF3;
 8001aa2:	4b1a      	ldr	r3, [pc, #104]	@ (8001b0c <DMA2_Stream3_IRQHandler+0xe0>)
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	4a19      	ldr	r2, [pc, #100]	@ (8001b0c <DMA2_Stream3_IRQHandler+0xe0>)
 8001aa8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001aac:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_HTIF3)
 8001aae:	4b17      	ldr	r3, [pc, #92]	@ (8001b0c <DMA2_Stream3_IRQHandler+0xe0>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d00e      	beq.n	8001ad8 <DMA2_Stream3_IRQHandler+0xac>
	{
		SDIO_RXTX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001aba:	4b15      	ldr	r3, [pc, #84]	@ (8001b10 <DMA2_Stream3_IRQHandler+0xe4>)
 8001abc:	2201      	movs	r2, #1
 8001abe:	705a      	strb	r2, [r3, #1]
		SPI1_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001ac0:	4b14      	ldr	r3, [pc, #80]	@ (8001b14 <DMA2_Stream3_IRQHandler+0xe8>)
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	705a      	strb	r2, [r3, #1]
		DMA2_Stream3_Flag.Half_Transfer_Complete_Flag = true;
 8001ac6:	4b14      	ldr	r3, [pc, #80]	@ (8001b18 <DMA2_Stream3_IRQHandler+0xec>)
 8001ac8:	2201      	movs	r2, #1
 8001aca:	705a      	strb	r2, [r3, #1]
		DMA2 -> LIFCR |= DMA_LIFCR_CHTIF3;
 8001acc:	4b0f      	ldr	r3, [pc, #60]	@ (8001b0c <DMA2_Stream3_IRQHandler+0xe0>)
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	4a0e      	ldr	r2, [pc, #56]	@ (8001b0c <DMA2_Stream3_IRQHandler+0xe0>)
 8001ad2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001ad6:	6093      	str	r3, [r2, #8]
	}
	/************************************************************************************************************/
	if(DMA2 -> LISR & DMA_LISR_TCIF3)
 8001ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b0c <DMA2_Stream3_IRQHandler+0xe0>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d00e      	beq.n	8001b02 <DMA2_Stream3_IRQHandler+0xd6>
	{
		SDIO_RXTX_DMA_Flag.Transfer_Complete_Flag = true;
 8001ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8001b10 <DMA2_Stream3_IRQHandler+0xe4>)
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	701a      	strb	r2, [r3, #0]
		SPI1_TX_DMA_Flag.Transfer_Complete_Flag = true;
 8001aea:	4b0a      	ldr	r3, [pc, #40]	@ (8001b14 <DMA2_Stream3_IRQHandler+0xe8>)
 8001aec:	2201      	movs	r2, #1
 8001aee:	701a      	strb	r2, [r3, #0]
		DMA2_Stream3_Flag.Transfer_Complete_Flag = true;
 8001af0:	4b09      	ldr	r3, [pc, #36]	@ (8001b18 <DMA2_Stream3_IRQHandler+0xec>)
 8001af2:	2201      	movs	r2, #1
 8001af4:	701a      	strb	r2, [r3, #0]
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF3;
 8001af6:	4b05      	ldr	r3, [pc, #20]	@ (8001b0c <DMA2_Stream3_IRQHandler+0xe0>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	4a04      	ldr	r2, [pc, #16]	@ (8001b0c <DMA2_Stream3_IRQHandler+0xe0>)
 8001afc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001b00:	6093      	str	r3, [r2, #8]
	}
}
 8001b02:	bf00      	nop
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr
 8001b0c:	40026400 	.word	0x40026400
 8001b10:	200001f0 	.word	0x200001f0
 8001b14:	20000070 	.word	0x20000070
 8001b18:	20000270 	.word	0x20000270

08001b1c <DMA2_Stream4_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA2_Stream4_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA2_Stream4_IRQHandler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
	if(DMA2 -> HISR & DMA_HISR_FEIF4)
 8001b20:	4b36      	ldr	r3, [pc, #216]	@ (8001bfc <DMA2_Stream4_IRQHandler+0xe0>)
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f003 0301 	and.w	r3, r3, #1
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d00e      	beq.n	8001b4a <DMA2_Stream4_IRQHandler+0x2e>
	{
		TIM1_CH4_DMA_Flag.Fifo_Error_Flag = true;
 8001b2c:	4b34      	ldr	r3, [pc, #208]	@ (8001c00 <DMA2_Stream4_IRQHandler+0xe4>)
 8001b2e:	2201      	movs	r2, #1
 8001b30:	711a      	strb	r2, [r3, #4]
		TIM8_CH2_DMA_Flag.Fifo_Error_Flag = true;
 8001b32:	4b34      	ldr	r3, [pc, #208]	@ (8001c04 <DMA2_Stream4_IRQHandler+0xe8>)
 8001b34:	2201      	movs	r2, #1
 8001b36:	711a      	strb	r2, [r3, #4]
		DMA2_Stream4_Flag.Fifo_Error_Flag = true;
 8001b38:	4b33      	ldr	r3, [pc, #204]	@ (8001c08 <DMA2_Stream4_IRQHandler+0xec>)
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	711a      	strb	r2, [r3, #4]
		DMA2 -> HIFCR |= DMA_HIFCR_CFEIF4;
 8001b3e:	4b2f      	ldr	r3, [pc, #188]	@ (8001bfc <DMA2_Stream4_IRQHandler+0xe0>)
 8001b40:	68db      	ldr	r3, [r3, #12]
 8001b42:	4a2e      	ldr	r2, [pc, #184]	@ (8001bfc <DMA2_Stream4_IRQHandler+0xe0>)
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_DMEIF4)
 8001b4a:	4b2c      	ldr	r3, [pc, #176]	@ (8001bfc <DMA2_Stream4_IRQHandler+0xe0>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f003 0304 	and.w	r3, r3, #4
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d00e      	beq.n	8001b74 <DMA2_Stream4_IRQHandler+0x58>
	{
		TIM1_CH4_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001b56:	4b2a      	ldr	r3, [pc, #168]	@ (8001c00 <DMA2_Stream4_IRQHandler+0xe4>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	70da      	strb	r2, [r3, #3]
		TIM8_CH2_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001b5c:	4b29      	ldr	r3, [pc, #164]	@ (8001c04 <DMA2_Stream4_IRQHandler+0xe8>)
 8001b5e:	2201      	movs	r2, #1
 8001b60:	70da      	strb	r2, [r3, #3]
		DMA2_Stream4_Flag.Direct_Mode_Error_Flag = true;
 8001b62:	4b29      	ldr	r3, [pc, #164]	@ (8001c08 <DMA2_Stream4_IRQHandler+0xec>)
 8001b64:	2201      	movs	r2, #1
 8001b66:	70da      	strb	r2, [r3, #3]
		DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 8001b68:	4b24      	ldr	r3, [pc, #144]	@ (8001bfc <DMA2_Stream4_IRQHandler+0xe0>)
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	4a23      	ldr	r2, [pc, #140]	@ (8001bfc <DMA2_Stream4_IRQHandler+0xe0>)
 8001b6e:	f043 0304 	orr.w	r3, r3, #4
 8001b72:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_TEIF4)
 8001b74:	4b21      	ldr	r3, [pc, #132]	@ (8001bfc <DMA2_Stream4_IRQHandler+0xe0>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f003 0308 	and.w	r3, r3, #8
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d00e      	beq.n	8001b9e <DMA2_Stream4_IRQHandler+0x82>
	{
		TIM1_CH4_DMA_Flag.Transfer_Error_Flag = true;
 8001b80:	4b1f      	ldr	r3, [pc, #124]	@ (8001c00 <DMA2_Stream4_IRQHandler+0xe4>)
 8001b82:	2201      	movs	r2, #1
 8001b84:	709a      	strb	r2, [r3, #2]
		TIM8_CH2_DMA_Flag.Transfer_Error_Flag = true;
 8001b86:	4b1f      	ldr	r3, [pc, #124]	@ (8001c04 <DMA2_Stream4_IRQHandler+0xe8>)
 8001b88:	2201      	movs	r2, #1
 8001b8a:	709a      	strb	r2, [r3, #2]
		DMA2_Stream4_Flag.Transfer_Error_Flag = true;
 8001b8c:	4b1e      	ldr	r3, [pc, #120]	@ (8001c08 <DMA2_Stream4_IRQHandler+0xec>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	709a      	strb	r2, [r3, #2]
		DMA2 -> HIFCR |= DMA_HIFCR_CTEIF4;
 8001b92:	4b1a      	ldr	r3, [pc, #104]	@ (8001bfc <DMA2_Stream4_IRQHandler+0xe0>)
 8001b94:	68db      	ldr	r3, [r3, #12]
 8001b96:	4a19      	ldr	r2, [pc, #100]	@ (8001bfc <DMA2_Stream4_IRQHandler+0xe0>)
 8001b98:	f043 0308 	orr.w	r3, r3, #8
 8001b9c:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_HTIF4)
 8001b9e:	4b17      	ldr	r3, [pc, #92]	@ (8001bfc <DMA2_Stream4_IRQHandler+0xe0>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f003 0310 	and.w	r3, r3, #16
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d00e      	beq.n	8001bc8 <DMA2_Stream4_IRQHandler+0xac>
	{
		TIM1_CH4_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001baa:	4b15      	ldr	r3, [pc, #84]	@ (8001c00 <DMA2_Stream4_IRQHandler+0xe4>)
 8001bac:	2201      	movs	r2, #1
 8001bae:	705a      	strb	r2, [r3, #1]
		TIM8_CH2_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001bb0:	4b14      	ldr	r3, [pc, #80]	@ (8001c04 <DMA2_Stream4_IRQHandler+0xe8>)
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	705a      	strb	r2, [r3, #1]
		DMA2_Stream4_Flag.Half_Transfer_Complete_Flag = true;
 8001bb6:	4b14      	ldr	r3, [pc, #80]	@ (8001c08 <DMA2_Stream4_IRQHandler+0xec>)
 8001bb8:	2201      	movs	r2, #1
 8001bba:	705a      	strb	r2, [r3, #1]
		DMA2 -> HIFCR |= DMA_HIFCR_CHTIF4;
 8001bbc:	4b0f      	ldr	r3, [pc, #60]	@ (8001bfc <DMA2_Stream4_IRQHandler+0xe0>)
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	4a0e      	ldr	r2, [pc, #56]	@ (8001bfc <DMA2_Stream4_IRQHandler+0xe0>)
 8001bc2:	f043 0310 	orr.w	r3, r3, #16
 8001bc6:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_TCIF4)
 8001bc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001bfc <DMA2_Stream4_IRQHandler+0xe0>)
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f003 0320 	and.w	r3, r3, #32
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d00e      	beq.n	8001bf2 <DMA2_Stream4_IRQHandler+0xd6>
	{
		TIM1_CH4_DMA_Flag.Transfer_Complete_Flag = true;
 8001bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8001c00 <DMA2_Stream4_IRQHandler+0xe4>)
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	701a      	strb	r2, [r3, #0]
		TIM8_CH2_DMA_Flag.Transfer_Complete_Flag = true;
 8001bda:	4b0a      	ldr	r3, [pc, #40]	@ (8001c04 <DMA2_Stream4_IRQHandler+0xe8>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	701a      	strb	r2, [r3, #0]
		DMA2_Stream4_Flag.Transfer_Complete_Flag = true;
 8001be0:	4b09      	ldr	r3, [pc, #36]	@ (8001c08 <DMA2_Stream4_IRQHandler+0xec>)
 8001be2:	2201      	movs	r2, #1
 8001be4:	701a      	strb	r2, [r3, #0]
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF4;
 8001be6:	4b05      	ldr	r3, [pc, #20]	@ (8001bfc <DMA2_Stream4_IRQHandler+0xe0>)
 8001be8:	68db      	ldr	r3, [r3, #12]
 8001bea:	4a04      	ldr	r2, [pc, #16]	@ (8001bfc <DMA2_Stream4_IRQHandler+0xe0>)
 8001bec:	f043 0320 	orr.w	r3, r3, #32
 8001bf0:	60d3      	str	r3, [r2, #12]
	}
}
 8001bf2:	bf00      	nop
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr
 8001bfc:	40026400 	.word	0x40026400
 8001c00:	20000118 	.word	0x20000118
 8001c04:	20000140 	.word	0x20000140
 8001c08:	20000278 	.word	0x20000278

08001c0c <DMA2_Stream5_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA2_Stream5_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA2_Stream5_IRQHandler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
	if(DMA2 -> HISR & DMA_HISR_FEIF5)
 8001c10:	4b2f      	ldr	r3, [pc, #188]	@ (8001cd0 <DMA2_Stream5_IRQHandler+0xc4>)
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d00b      	beq.n	8001c34 <DMA2_Stream5_IRQHandler+0x28>
	{
		TIM1_UP_DMA_Flag.Fifo_Error_Flag = true;
 8001c1c:	4b2d      	ldr	r3, [pc, #180]	@ (8001cd4 <DMA2_Stream5_IRQHandler+0xc8>)
 8001c1e:	2201      	movs	r2, #1
 8001c20:	711a      	strb	r2, [r3, #4]
		DMA2_Stream5_Flag.Fifo_Error_Flag = true;
 8001c22:	4b2d      	ldr	r3, [pc, #180]	@ (8001cd8 <DMA2_Stream5_IRQHandler+0xcc>)
 8001c24:	2201      	movs	r2, #1
 8001c26:	711a      	strb	r2, [r3, #4]
		DMA2 -> HIFCR |= DMA_HIFCR_CFEIF5;
 8001c28:	4b29      	ldr	r3, [pc, #164]	@ (8001cd0 <DMA2_Stream5_IRQHandler+0xc4>)
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	4a28      	ldr	r2, [pc, #160]	@ (8001cd0 <DMA2_Stream5_IRQHandler+0xc4>)
 8001c2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c32:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_DMEIF5)
 8001c34:	4b26      	ldr	r3, [pc, #152]	@ (8001cd0 <DMA2_Stream5_IRQHandler+0xc4>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d00b      	beq.n	8001c58 <DMA2_Stream5_IRQHandler+0x4c>
	{
		TIM1_UP_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001c40:	4b24      	ldr	r3, [pc, #144]	@ (8001cd4 <DMA2_Stream5_IRQHandler+0xc8>)
 8001c42:	2201      	movs	r2, #1
 8001c44:	70da      	strb	r2, [r3, #3]
		DMA2_Stream5_Flag.Direct_Mode_Error_Flag = true;
 8001c46:	4b24      	ldr	r3, [pc, #144]	@ (8001cd8 <DMA2_Stream5_IRQHandler+0xcc>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	70da      	strb	r2, [r3, #3]
		DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 8001c4c:	4b20      	ldr	r3, [pc, #128]	@ (8001cd0 <DMA2_Stream5_IRQHandler+0xc4>)
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	4a1f      	ldr	r2, [pc, #124]	@ (8001cd0 <DMA2_Stream5_IRQHandler+0xc4>)
 8001c52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c56:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_TEIF5)
 8001c58:	4b1d      	ldr	r3, [pc, #116]	@ (8001cd0 <DMA2_Stream5_IRQHandler+0xc4>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d00b      	beq.n	8001c7c <DMA2_Stream5_IRQHandler+0x70>
	{
		TIM1_UP_DMA_Flag.Transfer_Error_Flag = true;
 8001c64:	4b1b      	ldr	r3, [pc, #108]	@ (8001cd4 <DMA2_Stream5_IRQHandler+0xc8>)
 8001c66:	2201      	movs	r2, #1
 8001c68:	709a      	strb	r2, [r3, #2]
		DMA2_Stream5_Flag.Transfer_Error_Flag = true;
 8001c6a:	4b1b      	ldr	r3, [pc, #108]	@ (8001cd8 <DMA2_Stream5_IRQHandler+0xcc>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	709a      	strb	r2, [r3, #2]
		DMA2 -> HIFCR |= DMA_HIFCR_CTEIF5;
 8001c70:	4b17      	ldr	r3, [pc, #92]	@ (8001cd0 <DMA2_Stream5_IRQHandler+0xc4>)
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	4a16      	ldr	r2, [pc, #88]	@ (8001cd0 <DMA2_Stream5_IRQHandler+0xc4>)
 8001c76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c7a:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_HTIF5)
 8001c7c:	4b14      	ldr	r3, [pc, #80]	@ (8001cd0 <DMA2_Stream5_IRQHandler+0xc4>)
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d00b      	beq.n	8001ca0 <DMA2_Stream5_IRQHandler+0x94>
	{
		TIM1_UP_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001c88:	4b12      	ldr	r3, [pc, #72]	@ (8001cd4 <DMA2_Stream5_IRQHandler+0xc8>)
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	705a      	strb	r2, [r3, #1]
		DMA2_Stream5_Flag.Half_Transfer_Complete_Flag = true;
 8001c8e:	4b12      	ldr	r3, [pc, #72]	@ (8001cd8 <DMA2_Stream5_IRQHandler+0xcc>)
 8001c90:	2201      	movs	r2, #1
 8001c92:	705a      	strb	r2, [r3, #1]
		DMA2 -> HIFCR |= DMA_HIFCR_CHTIF5;
 8001c94:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd0 <DMA2_Stream5_IRQHandler+0xc4>)
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	4a0d      	ldr	r2, [pc, #52]	@ (8001cd0 <DMA2_Stream5_IRQHandler+0xc4>)
 8001c9a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c9e:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_TCIF5)
 8001ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8001cd0 <DMA2_Stream5_IRQHandler+0xc4>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d00b      	beq.n	8001cc4 <DMA2_Stream5_IRQHandler+0xb8>
	{
		TIM1_UP_DMA_Flag.Transfer_Complete_Flag = true;
 8001cac:	4b09      	ldr	r3, [pc, #36]	@ (8001cd4 <DMA2_Stream5_IRQHandler+0xc8>)
 8001cae:	2201      	movs	r2, #1
 8001cb0:	701a      	strb	r2, [r3, #0]
		DMA2_Stream5_Flag.Transfer_Complete_Flag = true;
 8001cb2:	4b09      	ldr	r3, [pc, #36]	@ (8001cd8 <DMA2_Stream5_IRQHandler+0xcc>)
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	701a      	strb	r2, [r3, #0]
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF5;
 8001cb8:	4b05      	ldr	r3, [pc, #20]	@ (8001cd0 <DMA2_Stream5_IRQHandler+0xc4>)
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	4a04      	ldr	r2, [pc, #16]	@ (8001cd0 <DMA2_Stream5_IRQHandler+0xc4>)
 8001cbe:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001cc2:	60d3      	str	r3, [r2, #12]
	}
}
 8001cc4:	bf00      	nop
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	40026400 	.word	0x40026400
 8001cd4:	200000f8 	.word	0x200000f8
 8001cd8:	20000280 	.word	0x20000280

08001cdc <DMA2_Stream6_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA2_Stream6_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA2_Stream6_IRQHandler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
	if(DMA2 -> HISR & DMA_HISR_FEIF6)
 8001ce0:	4b45      	ldr	r3, [pc, #276]	@ (8001df8 <DMA2_Stream6_IRQHandler+0x11c>)
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d014      	beq.n	8001d16 <DMA2_Stream6_IRQHandler+0x3a>
	{
		TIM1_CH2_DMA_Flag.Fifo_Error_Flag = true;
 8001cec:	4b43      	ldr	r3, [pc, #268]	@ (8001dfc <DMA2_Stream6_IRQHandler+0x120>)
 8001cee:	2201      	movs	r2, #1
 8001cf0:	711a      	strb	r2, [r3, #4]
		TIM1_CH3_DMA_Flag.Fifo_Error_Flag = true;
 8001cf2:	4b43      	ldr	r3, [pc, #268]	@ (8001e00 <DMA2_Stream6_IRQHandler+0x124>)
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	711a      	strb	r2, [r3, #4]
		TIM8_CH3_DMA_Flag.Fifo_Error_Flag = true;
 8001cf8:	4b42      	ldr	r3, [pc, #264]	@ (8001e04 <DMA2_Stream6_IRQHandler+0x128>)
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	711a      	strb	r2, [r3, #4]
		USART6_TX_DMA_Flag.Fifo_Error_Flag = true;
 8001cfe:	4b42      	ldr	r3, [pc, #264]	@ (8001e08 <DMA2_Stream6_IRQHandler+0x12c>)
 8001d00:	2201      	movs	r2, #1
 8001d02:	711a      	strb	r2, [r3, #4]
		DMA2_Stream6_Flag.Fifo_Error_Flag = true;
 8001d04:	4b41      	ldr	r3, [pc, #260]	@ (8001e0c <DMA2_Stream6_IRQHandler+0x130>)
 8001d06:	2201      	movs	r2, #1
 8001d08:	711a      	strb	r2, [r3, #4]
		DMA2 -> HIFCR |= DMA_HIFCR_CFEIF6;
 8001d0a:	4b3b      	ldr	r3, [pc, #236]	@ (8001df8 <DMA2_Stream6_IRQHandler+0x11c>)
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	4a3a      	ldr	r2, [pc, #232]	@ (8001df8 <DMA2_Stream6_IRQHandler+0x11c>)
 8001d10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d14:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_DMEIF6)
 8001d16:	4b38      	ldr	r3, [pc, #224]	@ (8001df8 <DMA2_Stream6_IRQHandler+0x11c>)
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d014      	beq.n	8001d4c <DMA2_Stream6_IRQHandler+0x70>
	{
		TIM1_CH2_DMA_Flag.Direct_Mode_Error_Flag= true;
 8001d22:	4b36      	ldr	r3, [pc, #216]	@ (8001dfc <DMA2_Stream6_IRQHandler+0x120>)
 8001d24:	2201      	movs	r2, #1
 8001d26:	70da      	strb	r2, [r3, #3]
		TIM1_CH3_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001d28:	4b35      	ldr	r3, [pc, #212]	@ (8001e00 <DMA2_Stream6_IRQHandler+0x124>)
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	70da      	strb	r2, [r3, #3]
		TIM8_CH3_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001d2e:	4b35      	ldr	r3, [pc, #212]	@ (8001e04 <DMA2_Stream6_IRQHandler+0x128>)
 8001d30:	2201      	movs	r2, #1
 8001d32:	70da      	strb	r2, [r3, #3]
		USART6_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001d34:	4b34      	ldr	r3, [pc, #208]	@ (8001e08 <DMA2_Stream6_IRQHandler+0x12c>)
 8001d36:	2201      	movs	r2, #1
 8001d38:	70da      	strb	r2, [r3, #3]
		DMA2_Stream6_Flag.Direct_Mode_Error_Flag = true;
 8001d3a:	4b34      	ldr	r3, [pc, #208]	@ (8001e0c <DMA2_Stream6_IRQHandler+0x130>)
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	70da      	strb	r2, [r3, #3]
		DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 8001d40:	4b2d      	ldr	r3, [pc, #180]	@ (8001df8 <DMA2_Stream6_IRQHandler+0x11c>)
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	4a2c      	ldr	r2, [pc, #176]	@ (8001df8 <DMA2_Stream6_IRQHandler+0x11c>)
 8001d46:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d4a:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_TEIF6)
 8001d4c:	4b2a      	ldr	r3, [pc, #168]	@ (8001df8 <DMA2_Stream6_IRQHandler+0x11c>)
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d014      	beq.n	8001d82 <DMA2_Stream6_IRQHandler+0xa6>
	{
		TIM1_CH2_DMA_Flag.Transfer_Error_Flag = true;
 8001d58:	4b28      	ldr	r3, [pc, #160]	@ (8001dfc <DMA2_Stream6_IRQHandler+0x120>)
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	709a      	strb	r2, [r3, #2]
		TIM1_CH3_DMA_Flag.Transfer_Error_Flag = true;
 8001d5e:	4b28      	ldr	r3, [pc, #160]	@ (8001e00 <DMA2_Stream6_IRQHandler+0x124>)
 8001d60:	2201      	movs	r2, #1
 8001d62:	709a      	strb	r2, [r3, #2]
		TIM8_CH3_DMA_Flag.Transfer_Error_Flag = true;
 8001d64:	4b27      	ldr	r3, [pc, #156]	@ (8001e04 <DMA2_Stream6_IRQHandler+0x128>)
 8001d66:	2201      	movs	r2, #1
 8001d68:	709a      	strb	r2, [r3, #2]
		USART6_TX_DMA_Flag.Transfer_Error_Flag = true;
 8001d6a:	4b27      	ldr	r3, [pc, #156]	@ (8001e08 <DMA2_Stream6_IRQHandler+0x12c>)
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	709a      	strb	r2, [r3, #2]
		DMA2_Stream6_Flag.Transfer_Error_Flag = true;
 8001d70:	4b26      	ldr	r3, [pc, #152]	@ (8001e0c <DMA2_Stream6_IRQHandler+0x130>)
 8001d72:	2201      	movs	r2, #1
 8001d74:	709a      	strb	r2, [r3, #2]
		DMA2 -> HIFCR |= DMA_HIFCR_CTEIF6;
 8001d76:	4b20      	ldr	r3, [pc, #128]	@ (8001df8 <DMA2_Stream6_IRQHandler+0x11c>)
 8001d78:	68db      	ldr	r3, [r3, #12]
 8001d7a:	4a1f      	ldr	r2, [pc, #124]	@ (8001df8 <DMA2_Stream6_IRQHandler+0x11c>)
 8001d7c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001d80:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_HTIF6)
 8001d82:	4b1d      	ldr	r3, [pc, #116]	@ (8001df8 <DMA2_Stream6_IRQHandler+0x11c>)
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d014      	beq.n	8001db8 <DMA2_Stream6_IRQHandler+0xdc>
	{
		TIM1_CH2_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001d8e:	4b1b      	ldr	r3, [pc, #108]	@ (8001dfc <DMA2_Stream6_IRQHandler+0x120>)
 8001d90:	2201      	movs	r2, #1
 8001d92:	705a      	strb	r2, [r3, #1]
		TIM1_CH3_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001d94:	4b1a      	ldr	r3, [pc, #104]	@ (8001e00 <DMA2_Stream6_IRQHandler+0x124>)
 8001d96:	2201      	movs	r2, #1
 8001d98:	705a      	strb	r2, [r3, #1]
		TIM8_CH3_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e04 <DMA2_Stream6_IRQHandler+0x128>)
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	705a      	strb	r2, [r3, #1]
		USART6_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001da0:	4b19      	ldr	r3, [pc, #100]	@ (8001e08 <DMA2_Stream6_IRQHandler+0x12c>)
 8001da2:	2201      	movs	r2, #1
 8001da4:	705a      	strb	r2, [r3, #1]
		DMA2_Stream6_Flag.Half_Transfer_Complete_Flag = true;
 8001da6:	4b19      	ldr	r3, [pc, #100]	@ (8001e0c <DMA2_Stream6_IRQHandler+0x130>)
 8001da8:	2201      	movs	r2, #1
 8001daa:	705a      	strb	r2, [r3, #1]
		DMA2 -> HIFCR |= DMA_HIFCR_CHTIF6;
 8001dac:	4b12      	ldr	r3, [pc, #72]	@ (8001df8 <DMA2_Stream6_IRQHandler+0x11c>)
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	4a11      	ldr	r2, [pc, #68]	@ (8001df8 <DMA2_Stream6_IRQHandler+0x11c>)
 8001db2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001db6:	60d3      	str	r3, [r2, #12]
	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_TCIF6)
 8001db8:	4b0f      	ldr	r3, [pc, #60]	@ (8001df8 <DMA2_Stream6_IRQHandler+0x11c>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d014      	beq.n	8001dee <DMA2_Stream6_IRQHandler+0x112>
	{
		TIM1_CH2_DMA_Flag.Transfer_Complete_Flag = true;
 8001dc4:	4b0d      	ldr	r3, [pc, #52]	@ (8001dfc <DMA2_Stream6_IRQHandler+0x120>)
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	701a      	strb	r2, [r3, #0]
		TIM1_CH3_DMA_Flag.Transfer_Complete_Flag = true;
 8001dca:	4b0d      	ldr	r3, [pc, #52]	@ (8001e00 <DMA2_Stream6_IRQHandler+0x124>)
 8001dcc:	2201      	movs	r2, #1
 8001dce:	701a      	strb	r2, [r3, #0]
		TIM8_CH3_DMA_Flag.Transfer_Complete_Flag = true;
 8001dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e04 <DMA2_Stream6_IRQHandler+0x128>)
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	701a      	strb	r2, [r3, #0]
		USART6_TX_DMA_Flag.Transfer_Complete_Flag = true;
 8001dd6:	4b0c      	ldr	r3, [pc, #48]	@ (8001e08 <DMA2_Stream6_IRQHandler+0x12c>)
 8001dd8:	2201      	movs	r2, #1
 8001dda:	701a      	strb	r2, [r3, #0]
		DMA2_Stream6_Flag.Transfer_Complete_Flag = true;
 8001ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8001e0c <DMA2_Stream6_IRQHandler+0x130>)
 8001dde:	2201      	movs	r2, #1
 8001de0:	701a      	strb	r2, [r3, #0]
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF6;
 8001de2:	4b05      	ldr	r3, [pc, #20]	@ (8001df8 <DMA2_Stream6_IRQHandler+0x11c>)
 8001de4:	68db      	ldr	r3, [r3, #12]
 8001de6:	4a04      	ldr	r2, [pc, #16]	@ (8001df8 <DMA2_Stream6_IRQHandler+0x11c>)
 8001de8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001dec:	60d3      	str	r3, [r2, #12]
	}
}
 8001dee:	bf00      	nop
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr
 8001df8:	40026400 	.word	0x40026400
 8001dfc:	20000108 	.word	0x20000108
 8001e00:	20000110 	.word	0x20000110
 8001e04:	20000148 	.word	0x20000148
 8001e08:	200000e0 	.word	0x200000e0
 8001e0c:	20000288 	.word	0x20000288

08001e10 <DMA2_Stream7_IRQHandler>:
 * transfer error, half transfer complete, and transfer complete. For each
 * event, it sets the corresponding flag in the `DMA2_Stream7_Flag` structure
 * and clears the respective interrupt flag in the DMA interrupt flag clear register.
 */
void DMA2_Stream7_IRQHandler(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
	if(DMA2 -> HISR & DMA_HISR_FEIF7)
 8001e14:	4b36      	ldr	r3, [pc, #216]	@ (8001ef0 <DMA2_Stream7_IRQHandler+0xe0>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d00e      	beq.n	8001e3e <DMA2_Stream7_IRQHandler+0x2e>
	{
		DMA2 -> HIFCR |= DMA_HIFCR_CFEIF7;
 8001e20:	4b33      	ldr	r3, [pc, #204]	@ (8001ef0 <DMA2_Stream7_IRQHandler+0xe0>)
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	4a32      	ldr	r2, [pc, #200]	@ (8001ef0 <DMA2_Stream7_IRQHandler+0xe0>)
 8001e26:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e2a:	60d3      	str	r3, [r2, #12]
		TIM8_CH4_DMA_Flag.Fifo_Error_Flag = true;
 8001e2c:	4b31      	ldr	r3, [pc, #196]	@ (8001ef4 <DMA2_Stream7_IRQHandler+0xe4>)
 8001e2e:	2201      	movs	r2, #1
 8001e30:	711a      	strb	r2, [r3, #4]
		USART1_TX_DMA_Flag.Fifo_Error_Flag = true;
 8001e32:	4b31      	ldr	r3, [pc, #196]	@ (8001ef8 <DMA2_Stream7_IRQHandler+0xe8>)
 8001e34:	2201      	movs	r2, #1
 8001e36:	711a      	strb	r2, [r3, #4]
		DMA2_Stream7_Flag.Fifo_Error_Flag = true;
 8001e38:	4b30      	ldr	r3, [pc, #192]	@ (8001efc <DMA2_Stream7_IRQHandler+0xec>)
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	711a      	strb	r2, [r3, #4]

	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_DMEIF7)
 8001e3e:	4b2c      	ldr	r3, [pc, #176]	@ (8001ef0 <DMA2_Stream7_IRQHandler+0xe0>)
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d00e      	beq.n	8001e68 <DMA2_Stream7_IRQHandler+0x58>
	{
		DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 8001e4a:	4b29      	ldr	r3, [pc, #164]	@ (8001ef0 <DMA2_Stream7_IRQHandler+0xe0>)
 8001e4c:	68db      	ldr	r3, [r3, #12]
 8001e4e:	4a28      	ldr	r2, [pc, #160]	@ (8001ef0 <DMA2_Stream7_IRQHandler+0xe0>)
 8001e50:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e54:	60d3      	str	r3, [r2, #12]
		TIM8_CH4_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001e56:	4b27      	ldr	r3, [pc, #156]	@ (8001ef4 <DMA2_Stream7_IRQHandler+0xe4>)
 8001e58:	2201      	movs	r2, #1
 8001e5a:	70da      	strb	r2, [r3, #3]
		USART1_TX_DMA_Flag.Direct_Mode_Error_Flag = true;
 8001e5c:	4b26      	ldr	r3, [pc, #152]	@ (8001ef8 <DMA2_Stream7_IRQHandler+0xe8>)
 8001e5e:	2201      	movs	r2, #1
 8001e60:	70da      	strb	r2, [r3, #3]
		DMA2_Stream7_Flag.Direct_Mode_Error_Flag = true;
 8001e62:	4b26      	ldr	r3, [pc, #152]	@ (8001efc <DMA2_Stream7_IRQHandler+0xec>)
 8001e64:	2201      	movs	r2, #1
 8001e66:	70da      	strb	r2, [r3, #3]

	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_TEIF7)
 8001e68:	4b21      	ldr	r3, [pc, #132]	@ (8001ef0 <DMA2_Stream7_IRQHandler+0xe0>)
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d00e      	beq.n	8001e92 <DMA2_Stream7_IRQHandler+0x82>
	{
		DMA2 -> HIFCR |= DMA_HIFCR_CTEIF7;
 8001e74:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef0 <DMA2_Stream7_IRQHandler+0xe0>)
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	4a1d      	ldr	r2, [pc, #116]	@ (8001ef0 <DMA2_Stream7_IRQHandler+0xe0>)
 8001e7a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e7e:	60d3      	str	r3, [r2, #12]
		TIM8_CH4_DMA_Flag.Transfer_Error_Flag = true;
 8001e80:	4b1c      	ldr	r3, [pc, #112]	@ (8001ef4 <DMA2_Stream7_IRQHandler+0xe4>)
 8001e82:	2201      	movs	r2, #1
 8001e84:	709a      	strb	r2, [r3, #2]
		USART1_TX_DMA_Flag.Transfer_Error_Flag = true;
 8001e86:	4b1c      	ldr	r3, [pc, #112]	@ (8001ef8 <DMA2_Stream7_IRQHandler+0xe8>)
 8001e88:	2201      	movs	r2, #1
 8001e8a:	709a      	strb	r2, [r3, #2]
		DMA2_Stream7_Flag.Transfer_Error_Flag = true;
 8001e8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001efc <DMA2_Stream7_IRQHandler+0xec>)
 8001e8e:	2201      	movs	r2, #1
 8001e90:	709a      	strb	r2, [r3, #2]

	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_HTIF7)
 8001e92:	4b17      	ldr	r3, [pc, #92]	@ (8001ef0 <DMA2_Stream7_IRQHandler+0xe0>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d00e      	beq.n	8001ebc <DMA2_Stream7_IRQHandler+0xac>
	{
		DMA2 -> HIFCR |= DMA_HIFCR_CHTIF7;
 8001e9e:	4b14      	ldr	r3, [pc, #80]	@ (8001ef0 <DMA2_Stream7_IRQHandler+0xe0>)
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	4a13      	ldr	r2, [pc, #76]	@ (8001ef0 <DMA2_Stream7_IRQHandler+0xe0>)
 8001ea4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001ea8:	60d3      	str	r3, [r2, #12]
		TIM8_CH4_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001eaa:	4b12      	ldr	r3, [pc, #72]	@ (8001ef4 <DMA2_Stream7_IRQHandler+0xe4>)
 8001eac:	2201      	movs	r2, #1
 8001eae:	705a      	strb	r2, [r3, #1]
		USART1_TX_DMA_Flag.Half_Transfer_Complete_Flag = true;
 8001eb0:	4b11      	ldr	r3, [pc, #68]	@ (8001ef8 <DMA2_Stream7_IRQHandler+0xe8>)
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	705a      	strb	r2, [r3, #1]
		DMA2_Stream7_Flag.Half_Transfer_Complete_Flag = true;
 8001eb6:	4b11      	ldr	r3, [pc, #68]	@ (8001efc <DMA2_Stream7_IRQHandler+0xec>)
 8001eb8:	2201      	movs	r2, #1
 8001eba:	705a      	strb	r2, [r3, #1]

	}
	/************************************************************************************************************/
	if(DMA2 -> HISR & DMA_HISR_TCIF7)
 8001ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef0 <DMA2_Stream7_IRQHandler+0xe0>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d00e      	beq.n	8001ee6 <DMA2_Stream7_IRQHandler+0xd6>
	{
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF7;
 8001ec8:	4b09      	ldr	r3, [pc, #36]	@ (8001ef0 <DMA2_Stream7_IRQHandler+0xe0>)
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	4a08      	ldr	r2, [pc, #32]	@ (8001ef0 <DMA2_Stream7_IRQHandler+0xe0>)
 8001ece:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001ed2:	60d3      	str	r3, [r2, #12]
		TIM8_CH4_DMA_Flag.Transfer_Complete_Flag = true;
 8001ed4:	4b07      	ldr	r3, [pc, #28]	@ (8001ef4 <DMA2_Stream7_IRQHandler+0xe4>)
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	701a      	strb	r2, [r3, #0]
		USART1_TX_DMA_Flag.Transfer_Complete_Flag = true;
 8001eda:	4b07      	ldr	r3, [pc, #28]	@ (8001ef8 <DMA2_Stream7_IRQHandler+0xe8>)
 8001edc:	2201      	movs	r2, #1
 8001ede:	701a      	strb	r2, [r3, #0]
		DMA2_Stream7_Flag.Transfer_Complete_Flag = true;
 8001ee0:	4b06      	ldr	r3, [pc, #24]	@ (8001efc <DMA2_Stream7_IRQHandler+0xec>)
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	701a      	strb	r2, [r3, #0]

	}
}
 8001ee6:	bf00      	nop
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	40026400 	.word	0x40026400
 8001ef4:	20000150 	.word	0x20000150
 8001ef8:	20000090 	.word	0x20000090
 8001efc:	20000290 	.word	0x20000290

08001f00 <DMA_Reset_Flags>:
 * and transfer error.
 *
 * @param flag The `DMA_Flags_Typedef` structure whose flags are to be reset.
 */
void DMA_Reset_Flags(DMA_Flags_Typedef *flag)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
	flag->Direct_Mode_Error_Flag = false;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	70da      	strb	r2, [r3, #3]
	flag->Fifo_Error_Flag = false;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2200      	movs	r2, #0
 8001f12:	711a      	strb	r2, [r3, #4]
	flag->Half_Transfer_Complete_Flag = false;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2200      	movs	r2, #0
 8001f18:	705a      	strb	r2, [r3, #1]
	flag->Transfer_Complete_Flag = false;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	701a      	strb	r2, [r3, #0]
	flag->Transfer_Error_Flag = false;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2200      	movs	r2, #0
 8001f24:	709a      	strb	r2, [r3, #2]
}
 8001f26:	bf00      	nop
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <DMA_Clock_Enable>:
 * the RCC AHB1 peripheral clock enable register.
 *
 * @param[in] config Pointer to the `DMA_Config` structure that contains the DMA controller configuration.
 */
void DMA_Clock_Enable(DMA_Config *config)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
	if(config -> Request.Controller == DMA1){
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a0c      	ldr	r2, [pc, #48]	@ (8001f74 <DMA_Clock_Enable+0x40>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d105      	bne.n	8001f52 <DMA_Clock_Enable+0x1e>
		RCC -> AHB1ENR |= RCC_AHB1ENR_DMA1EN;
 8001f46:	4b0c      	ldr	r3, [pc, #48]	@ (8001f78 <DMA_Clock_Enable+0x44>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4a:	4a0b      	ldr	r2, [pc, #44]	@ (8001f78 <DMA_Clock_Enable+0x44>)
 8001f4c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f50:	6313      	str	r3, [r2, #48]	@ 0x30
	}
	if(config -> Request.Controller == DMA2)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a09      	ldr	r2, [pc, #36]	@ (8001f7c <DMA_Clock_Enable+0x48>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d105      	bne.n	8001f68 <DMA_Clock_Enable+0x34>
		{
		RCC -> AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8001f5c:	4b06      	ldr	r3, [pc, #24]	@ (8001f78 <DMA_Clock_Enable+0x44>)
 8001f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f60:	4a05      	ldr	r2, [pc, #20]	@ (8001f78 <DMA_Clock_Enable+0x44>)
 8001f62:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f66:	6313      	str	r3, [r2, #48]	@ 0x30
		}
}
 8001f68:	bf00      	nop
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr
 8001f74:	40026000 	.word	0x40026000
 8001f78:	40023800 	.word	0x40023800
 8001f7c:	40026400 	.word	0x40026400

08001f80 <DMA_Init>:
 * @param[in] config Pointer to the `DMA_Config` structure containing the configuration parameters.
 *
 * @return int8_t Returns 1 on successful initialization, or -1 if an error occurs.
 */
int8_t DMA_Init(DMA_Config *config)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
    DMA_Clock_Enable(config);  // Enable the clock for the specified DMA controller
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f7ff ffd3 	bl	8001f34 <DMA_Clock_Enable>
    config->Request.Stream->CR |= config->Request.channel << DMA_SxCR_CHSEL_Pos;  // Set the DMA channel
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	6819      	ldr	r1, [r3, #0]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	7a1b      	ldrb	r3, [r3, #8]
 8001f98:	065a      	lsls	r2, r3, #25
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	430a      	orrs	r2, r1
 8001fa0:	601a      	str	r2, [r3, #0]
    config->Request.Stream->CR |= config->circular_mode;  // Configure circular mode
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	6819      	ldr	r1, [r3, #0]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	699a      	ldr	r2, [r3, #24]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	430a      	orrs	r2, r1
 8001fb2:	601a      	str	r2, [r3, #0]
    config->Request.Stream->CR |= config->flow_control;  // Set flow control
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	6819      	ldr	r1, [r3, #0]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	68da      	ldr	r2, [r3, #12]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	430a      	orrs	r2, r1
 8001fc4:	601a      	str	r2, [r3, #0]
    config->Request.Stream->CR |= config->priority_level;  // Set priority level
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	6819      	ldr	r1, [r3, #0]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	695a      	ldr	r2, [r3, #20]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	430a      	orrs	r2, r1
 8001fd6:	601a      	str	r2, [r3, #0]
    config->Request.Stream->CR |= config->memory_data_size;  // Set memory data size
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	6819      	ldr	r1, [r3, #0]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	430a      	orrs	r2, r1
 8001fe8:	601a      	str	r2, [r3, #0]
    config->Request.Stream->CR |= config->peripheral_data_size;  // Set peripheral data size
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	6819      	ldr	r1, [r3, #0]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	430a      	orrs	r2, r1
 8001ffa:	601a      	str	r2, [r3, #0]
    config->Request.Stream->CR |= config->transfer_direction;  // Set transfer direction
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	6819      	ldr	r1, [r3, #0]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	691a      	ldr	r2, [r3, #16]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	430a      	orrs	r2, r1
 800200c:	601a      	str	r2, [r3, #0]

    // Configure DMA interrupts if enabled


     if(config->interrupts != DMA_Configuration.DMA_Interrupts.Disable)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	69db      	ldr	r3, [r3, #28]
 8002012:	2200      	movs	r2, #0
 8002014:	4293      	cmp	r3, r2
 8002016:	f000 80f4 	beq.w	8002202 <DMA_Init+0x282>
    {

        if(config->interrupts |= DMA_Configuration.DMA_Interrupts.Fifo_Error)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	69db      	ldr	r3, [r3, #28]
 800201e:	2280      	movs	r2, #128	@ 0x80
 8002020:	431a      	orrs	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	61da      	str	r2, [r3, #28]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	69db      	ldr	r3, [r3, #28]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d008      	beq.n	8002040 <DMA_Init+0xc0>
        {
        	config->Request.Stream->FCR |= config->interrupts;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	6959      	ldr	r1, [r3, #20]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	69da      	ldr	r2, [r3, #28]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	430a      	orrs	r2, r1
 800203e:	615a      	str	r2, [r3, #20]
        }

        if(config->interrupts |= DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	69db      	ldr	r3, [r3, #28]
 8002044:	2210      	movs	r2, #16
 8002046:	431a      	orrs	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	61da      	str	r2, [r3, #28]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	69db      	ldr	r3, [r3, #28]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d007      	beq.n	8002064 <DMA_Init+0xe4>
        {
        	config->Request.Stream->CR |= DMA_SxCR_TCIE;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f042 0210 	orr.w	r2, r2, #16
 8002062:	601a      	str	r2, [r3, #0]
        }

        if(config->interrupts |= DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	69db      	ldr	r3, [r3, #28]
 8002068:	2208      	movs	r2, #8
 800206a:	431a      	orrs	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	61da      	str	r2, [r3, #28]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	69db      	ldr	r3, [r3, #28]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d007      	beq.n	8002088 <DMA_Init+0x108>
        {
        	config->Request.Stream->CR |= DMA_SxCR_HTIE;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f042 0208 	orr.w	r2, r2, #8
 8002086:	601a      	str	r2, [r3, #0]
        }

        if(config->interrupts |= DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	69db      	ldr	r3, [r3, #28]
 800208c:	2204      	movs	r2, #4
 800208e:	431a      	orrs	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	61da      	str	r2, [r3, #28]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	69db      	ldr	r3, [r3, #28]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d007      	beq.n	80020ac <DMA_Init+0x12c>
        {
        	config->Request.Stream->CR |= DMA_SxCR_TEIE;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f042 0204 	orr.w	r2, r2, #4
 80020aa:	601a      	str	r2, [r3, #0]
        }
        if(config->interrupts |= DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	69db      	ldr	r3, [r3, #28]
 80020b0:	2202      	movs	r2, #2
 80020b2:	431a      	orrs	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	61da      	str	r2, [r3, #28]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	69db      	ldr	r3, [r3, #28]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d007      	beq.n	80020d0 <DMA_Init+0x150>
        {
        	config->Request.Stream->CR |= DMA_SxCR_DMEIE;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f042 0202 	orr.w	r2, r2, #2
 80020ce:	601a      	str	r2, [r3, #0]
        }

        // Enable the corresponding NVIC interrupt for the DMA stream
        if(config->Request.Controller == DMA1)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a67      	ldr	r2, [pc, #412]	@ (8002274 <DMA_Init+0x2f4>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d147      	bne.n	800216a <DMA_Init+0x1ea>
        {
            if(config->Request.Stream == DMA1_Stream0){
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	4a66      	ldr	r2, [pc, #408]	@ (8002278 <DMA_Init+0x2f8>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d103      	bne.n	80020ec <DMA_Init+0x16c>
            	NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80020e4:	200b      	movs	r0, #11
 80020e6:	f7fe fd43 	bl	8000b70 <__NVIC_EnableIRQ>
 80020ea:	e08a      	b.n	8002202 <DMA_Init+0x282>
            }
            else if(config->Request.Stream == DMA1_Stream1){
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	4a62      	ldr	r2, [pc, #392]	@ (800227c <DMA_Init+0x2fc>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d103      	bne.n	80020fe <DMA_Init+0x17e>
            	NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80020f6:	200c      	movs	r0, #12
 80020f8:	f7fe fd3a 	bl	8000b70 <__NVIC_EnableIRQ>
 80020fc:	e081      	b.n	8002202 <DMA_Init+0x282>
            }
            else if(config->Request.Stream == DMA1_Stream2){
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	4a5f      	ldr	r2, [pc, #380]	@ (8002280 <DMA_Init+0x300>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d103      	bne.n	8002110 <DMA_Init+0x190>
            	NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002108:	200d      	movs	r0, #13
 800210a:	f7fe fd31 	bl	8000b70 <__NVIC_EnableIRQ>
 800210e:	e078      	b.n	8002202 <DMA_Init+0x282>
            }
            else if(config->Request.Stream == DMA1_Stream3){
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	4a5b      	ldr	r2, [pc, #364]	@ (8002284 <DMA_Init+0x304>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d103      	bne.n	8002122 <DMA_Init+0x1a2>
            	NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800211a:	200e      	movs	r0, #14
 800211c:	f7fe fd28 	bl	8000b70 <__NVIC_EnableIRQ>
 8002120:	e06f      	b.n	8002202 <DMA_Init+0x282>
            }
            else if(config->Request.Stream == DMA1_Stream4){
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	4a58      	ldr	r2, [pc, #352]	@ (8002288 <DMA_Init+0x308>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d103      	bne.n	8002134 <DMA_Init+0x1b4>
            	NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800212c:	200f      	movs	r0, #15
 800212e:	f7fe fd1f 	bl	8000b70 <__NVIC_EnableIRQ>
 8002132:	e066      	b.n	8002202 <DMA_Init+0x282>
            }
            else if(config->Request.Stream == DMA1_Stream5){
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	4a54      	ldr	r2, [pc, #336]	@ (800228c <DMA_Init+0x30c>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d103      	bne.n	8002146 <DMA_Init+0x1c6>
            	NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800213e:	2010      	movs	r0, #16
 8002140:	f7fe fd16 	bl	8000b70 <__NVIC_EnableIRQ>
 8002144:	e05d      	b.n	8002202 <DMA_Init+0x282>
            }
            else if(config->Request.Stream == DMA1_Stream6) {
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	4a51      	ldr	r2, [pc, #324]	@ (8002290 <DMA_Init+0x310>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d103      	bne.n	8002158 <DMA_Init+0x1d8>
            	NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002150:	2011      	movs	r0, #17
 8002152:	f7fe fd0d 	bl	8000b70 <__NVIC_EnableIRQ>
 8002156:	e054      	b.n	8002202 <DMA_Init+0x282>
            }
            else if(config->Request.Stream == DMA1_Stream7){
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	4a4d      	ldr	r2, [pc, #308]	@ (8002294 <DMA_Init+0x314>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d14f      	bne.n	8002202 <DMA_Init+0x282>
            	NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8002162:	202f      	movs	r0, #47	@ 0x2f
 8002164:	f7fe fd04 	bl	8000b70 <__NVIC_EnableIRQ>
 8002168:	e04b      	b.n	8002202 <DMA_Init+0x282>
            }
        }
        else if(config->Request.Controller == DMA2)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a4a      	ldr	r2, [pc, #296]	@ (8002298 <DMA_Init+0x318>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d146      	bne.n	8002202 <DMA_Init+0x282>
        {
            if(config->Request.Stream == DMA2_Stream0){
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	4a48      	ldr	r2, [pc, #288]	@ (800229c <DMA_Init+0x31c>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d103      	bne.n	8002186 <DMA_Init+0x206>
            	NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800217e:	2038      	movs	r0, #56	@ 0x38
 8002180:	f7fe fcf6 	bl	8000b70 <__NVIC_EnableIRQ>
 8002184:	e03d      	b.n	8002202 <DMA_Init+0x282>
            }
            else if(config->Request.Stream == DMA2_Stream1){
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	4a45      	ldr	r2, [pc, #276]	@ (80022a0 <DMA_Init+0x320>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d103      	bne.n	8002198 <DMA_Init+0x218>
            	NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002190:	2039      	movs	r0, #57	@ 0x39
 8002192:	f7fe fced 	bl	8000b70 <__NVIC_EnableIRQ>
 8002196:	e034      	b.n	8002202 <DMA_Init+0x282>
            }
            else if(config->Request.Stream == DMA2_Stream2){
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	4a41      	ldr	r2, [pc, #260]	@ (80022a4 <DMA_Init+0x324>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d103      	bne.n	80021aa <DMA_Init+0x22a>
            	NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80021a2:	203a      	movs	r0, #58	@ 0x3a
 80021a4:	f7fe fce4 	bl	8000b70 <__NVIC_EnableIRQ>
 80021a8:	e02b      	b.n	8002202 <DMA_Init+0x282>
            }
            else if(config->Request.Stream == DMA2_Stream3){
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	4a3e      	ldr	r2, [pc, #248]	@ (80022a8 <DMA_Init+0x328>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d103      	bne.n	80021bc <DMA_Init+0x23c>
            	NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80021b4:	203b      	movs	r0, #59	@ 0x3b
 80021b6:	f7fe fcdb 	bl	8000b70 <__NVIC_EnableIRQ>
 80021ba:	e022      	b.n	8002202 <DMA_Init+0x282>
            }
            else if(config->Request.Stream == DMA2_Stream4){
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	4a3a      	ldr	r2, [pc, #232]	@ (80022ac <DMA_Init+0x32c>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d103      	bne.n	80021ce <DMA_Init+0x24e>
            	NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80021c6:	203c      	movs	r0, #60	@ 0x3c
 80021c8:	f7fe fcd2 	bl	8000b70 <__NVIC_EnableIRQ>
 80021cc:	e019      	b.n	8002202 <DMA_Init+0x282>
            }
            else if(config->Request.Stream == DMA2_Stream5){
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	4a37      	ldr	r2, [pc, #220]	@ (80022b0 <DMA_Init+0x330>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d103      	bne.n	80021e0 <DMA_Init+0x260>
            	NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80021d8:	2044      	movs	r0, #68	@ 0x44
 80021da:	f7fe fcc9 	bl	8000b70 <__NVIC_EnableIRQ>
 80021de:	e010      	b.n	8002202 <DMA_Init+0x282>
            }
            else if(config->Request.Stream == DMA2_Stream6){
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	4a33      	ldr	r2, [pc, #204]	@ (80022b4 <DMA_Init+0x334>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d103      	bne.n	80021f2 <DMA_Init+0x272>
            	NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80021ea:	2045      	movs	r0, #69	@ 0x45
 80021ec:	f7fe fcc0 	bl	8000b70 <__NVIC_EnableIRQ>
 80021f0:	e007      	b.n	8002202 <DMA_Init+0x282>
            }
            else if(config->Request.Stream == DMA2_Stream7){
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	4a30      	ldr	r2, [pc, #192]	@ (80022b8 <DMA_Init+0x338>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d102      	bne.n	8002202 <DMA_Init+0x282>
            	NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80021fc:	2046      	movs	r0, #70	@ 0x46
 80021fe:	f7fe fcb7 	bl	8000b70 <__NVIC_EnableIRQ>
            }
        }
    }

    // Configure memory and peripheral pointer increments
    config->Request.Stream->CR |= config->memory_pointer_increment;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	8c1b      	ldrh	r3, [r3, #32]
 800220c:	4619      	mov	r1, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	430a      	orrs	r2, r1
 8002214:	601a      	str	r2, [r3, #0]
    config->Request.Stream->CR |= config->peripheral_pointer_increment;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8002220:	4619      	mov	r1, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	430a      	orrs	r2, r1
 8002228:	601a      	str	r2, [r3, #0]

    // Configure circular mode
    if(config->circular_mode == DMA_Configuration.Circular_Mode.Enable)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	699b      	ldr	r3, [r3, #24]
 800222e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002232:	4293      	cmp	r3, r2
 8002234:	d108      	bne.n	8002248 <DMA_Init+0x2c8>
    {
        config->Request.Stream->CR |= DMA_SxCR_CIRC;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002244:	601a      	str	r2, [r3, #0]
 8002246:	e010      	b.n	800226a <DMA_Init+0x2ea>
    }
    else if(config->circular_mode == DMA_Configuration.Circular_Mode.Disable)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	2200      	movs	r2, #0
 800224e:	4293      	cmp	r3, r2
 8002250:	d108      	bne.n	8002264 <DMA_Init+0x2e4>
    {
        config->Request.Stream->CR &= ~DMA_SxCR_CIRC;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002260:	601a      	str	r2, [r3, #0]
 8002262:	e002      	b.n	800226a <DMA_Init+0x2ea>
    }
    else
    {
        return -1;  // Return -1 if circular mode configuration is invalid
 8002264:	f04f 33ff 	mov.w	r3, #4294967295
 8002268:	e000      	b.n	800226c <DMA_Init+0x2ec>
    }

    return 1;  // Return 1 on successful initialization
 800226a:	2301      	movs	r3, #1
}
 800226c:	4618      	mov	r0, r3
 800226e:	3708      	adds	r7, #8
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40026000 	.word	0x40026000
 8002278:	40026010 	.word	0x40026010
 800227c:	40026028 	.word	0x40026028
 8002280:	40026040 	.word	0x40026040
 8002284:	40026058 	.word	0x40026058
 8002288:	40026070 	.word	0x40026070
 800228c:	40026088 	.word	0x40026088
 8002290:	400260a0 	.word	0x400260a0
 8002294:	400260b8 	.word	0x400260b8
 8002298:	40026400 	.word	0x40026400
 800229c:	40026410 	.word	0x40026410
 80022a0:	40026428 	.word	0x40026428
 80022a4:	40026440 	.word	0x40026440
 80022a8:	40026458 	.word	0x40026458
 80022ac:	40026470 	.word	0x40026470
 80022b0:	40026488 	.word	0x40026488
 80022b4:	400264a0 	.word	0x400264a0
 80022b8:	400264b8 	.word	0x400264b8

080022bc <DMA_Set_Target>:
 * memory increment before applying the new settings.
 *
 * @param[in] config Pointer to the `DMA_Config` structure containing the target configuration.
 */
void DMA_Set_Target(DMA_Config *config)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
	config -> Request.Stream -> CR &= ~DMA_SxCR_EN;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f022 0201 	bic.w	r2, r2, #1
 80022d2:	601a      	str	r2, [r3, #0]

	if(config -> circular_mode == DMA_Configuration.Circular_Mode.Disable)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	2200      	movs	r2, #0
 80022da:	4293      	cmp	r3, r2
 80022dc:	d108      	bne.n	80022f0 <DMA_Set_Target+0x34>
	{
		config -> Request.Stream -> CR &= ~DMA_SxCR_CIRC;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022ec:	601a      	str	r2, [r3, #0]
 80022ee:	e00d      	b.n	800230c <DMA_Set_Target+0x50>
	}
	else if(config -> circular_mode == DMA_Configuration.Circular_Mode.Enable)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d107      	bne.n	800230c <DMA_Set_Target+0x50>
	{
		config -> Request.Stream -> CR |= DMA_SxCR_CIRC;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800230a:	601a      	str	r2, [r3, #0]
	}

    // Clear previous data size and memory increment settings
    config -> Request.Stream -> CR &= ~(DMA_SxCR_MSIZE | DMA_SxCR_PSIZE | DMA_SxCR_MINC);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f422 42f8 	bic.w	r2, r2, #31744	@ 0x7c00
 800231a:	601a      	str	r2, [r3, #0]

    // Set the peripheral data size
    config -> Request.Stream -> CR |= config -> peripheral_data_size;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	6819      	ldr	r1, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	430a      	orrs	r2, r1
 800232c:	601a      	str	r2, [r3, #0]

    // Set the memory data size
    config -> Request.Stream -> CR |= config -> memory_data_size;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	6819      	ldr	r1, [r3, #0]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	430a      	orrs	r2, r1
 800233e:	601a      	str	r2, [r3, #0]

    // Set the number of data items to be transferred
    config -> Request.Stream -> NDTR = config -> buffer_length;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	605a      	str	r2, [r3, #4]

    // Set memory pointer increment mode
    config -> Request.Stream -> CR |= DMA_SxCR_MINC;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002358:	601a      	str	r2, [r3, #0]

    // Set the memory address
    config -> Request.Stream -> M0AR = (uint32_t)config->memory_address;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002362:	60da      	str	r2, [r3, #12]

    // Set the peripheral address
    config -> Request.Stream -> PAR = (uint32_t)config->peripheral_address;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800236c:	609a      	str	r2, [r3, #8]
}
 800236e:	bf00      	nop
 8002370:	370c      	adds	r7, #12
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
	...

0800237c <DMA_Set_Trigger>:
 * number and the DMA controller (DMA1 or DMA2).
 *
 * @param[in] config Pointer to the `DMA_Config` structure that contains the configuration settings.
 */
void DMA_Set_Trigger(DMA_Config *config)
{
 800237c:	b480      	push	{r7}
 800237e:	b087      	sub	sp, #28
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
    // Bit shift values for streams 0 to 7
    static const uint8_t LIFCR_Shifts[4] = {0, 6, 16, 22};
    static const uint8_t HIFCR_Shifts[4] = {0, 6, 16, 22};

    DMA_TypeDef *controller = config->Request.Controller;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	617b      	str	r3, [r7, #20]
    DMA_Stream_TypeDef *stream = config->Request.Stream;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	613b      	str	r3, [r7, #16]
    uint32_t shift;

    if (controller == DMA1 || controller == DMA2)
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	4a43      	ldr	r2, [pc, #268]	@ (80024a0 <DMA_Set_Trigger+0x124>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d003      	beq.n	80023a0 <DMA_Set_Trigger+0x24>
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	4a42      	ldr	r2, [pc, #264]	@ (80024a4 <DMA_Set_Trigger+0x128>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d178      	bne.n	8002492 <DMA_Set_Trigger+0x116>
    {
        // Determine the correct shift value and clear the corresponding flags in LIFCR or HIFCR
        if (stream >= DMA1_Stream0 && stream <= DMA1_Stream3)
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	4a41      	ldr	r2, [pc, #260]	@ (80024a8 <DMA_Set_Trigger+0x12c>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d918      	bls.n	80023da <DMA_Set_Trigger+0x5e>
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	4a40      	ldr	r2, [pc, #256]	@ (80024ac <DMA_Set_Trigger+0x130>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d814      	bhi.n	80023da <DMA_Set_Trigger+0x5e>
        {
            shift = LIFCR_Shifts[stream - DMA1_Stream0];
 80023b0:	693a      	ldr	r2, [r7, #16]
 80023b2:	4b3f      	ldr	r3, [pc, #252]	@ (80024b0 <DMA_Set_Trigger+0x134>)
 80023b4:	4413      	add	r3, r2
 80023b6:	10db      	asrs	r3, r3, #3
 80023b8:	4a3e      	ldr	r2, [pc, #248]	@ (80024b4 <DMA_Set_Trigger+0x138>)
 80023ba:	fb02 f303 	mul.w	r3, r2, r3
 80023be:	461a      	mov	r2, r3
 80023c0:	4b3d      	ldr	r3, [pc, #244]	@ (80024b8 <DMA_Set_Trigger+0x13c>)
 80023c2:	5c9b      	ldrb	r3, [r3, r2]
 80023c4:	60fb      	str	r3, [r7, #12]
            controller->LIFCR |= 0x3F << shift;  // Clear interrupt flags for the stream
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	213f      	movs	r1, #63	@ 0x3f
 80023cc:	68fa      	ldr	r2, [r7, #12]
 80023ce:	fa01 f202 	lsl.w	r2, r1, r2
 80023d2:	431a      	orrs	r2, r3
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	609a      	str	r2, [r3, #8]
 80023d8:	e055      	b.n	8002486 <DMA_Set_Trigger+0x10a>
        }
        else if (stream >= DMA1_Stream4 && stream <= DMA1_Stream7)
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	4a37      	ldr	r2, [pc, #220]	@ (80024bc <DMA_Set_Trigger+0x140>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d918      	bls.n	8002414 <DMA_Set_Trigger+0x98>
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	4a36      	ldr	r2, [pc, #216]	@ (80024c0 <DMA_Set_Trigger+0x144>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d814      	bhi.n	8002414 <DMA_Set_Trigger+0x98>
        {
            shift = HIFCR_Shifts[stream - DMA1_Stream4];
 80023ea:	693a      	ldr	r2, [r7, #16]
 80023ec:	4b35      	ldr	r3, [pc, #212]	@ (80024c4 <DMA_Set_Trigger+0x148>)
 80023ee:	4413      	add	r3, r2
 80023f0:	10db      	asrs	r3, r3, #3
 80023f2:	4a30      	ldr	r2, [pc, #192]	@ (80024b4 <DMA_Set_Trigger+0x138>)
 80023f4:	fb02 f303 	mul.w	r3, r2, r3
 80023f8:	461a      	mov	r2, r3
 80023fa:	4b33      	ldr	r3, [pc, #204]	@ (80024c8 <DMA_Set_Trigger+0x14c>)
 80023fc:	5c9b      	ldrb	r3, [r3, r2]
 80023fe:	60fb      	str	r3, [r7, #12]
            controller->HIFCR |= 0x3F << shift;  // Clear interrupt flags for the stream
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	213f      	movs	r1, #63	@ 0x3f
 8002406:	68fa      	ldr	r2, [r7, #12]
 8002408:	fa01 f202 	lsl.w	r2, r1, r2
 800240c:	431a      	orrs	r2, r3
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	60da      	str	r2, [r3, #12]
 8002412:	e038      	b.n	8002486 <DMA_Set_Trigger+0x10a>
        }
        else if (stream >= DMA2_Stream0 && stream <= DMA2_Stream3)
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	4a2d      	ldr	r2, [pc, #180]	@ (80024cc <DMA_Set_Trigger+0x150>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d918      	bls.n	800244e <DMA_Set_Trigger+0xd2>
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	4a2c      	ldr	r2, [pc, #176]	@ (80024d0 <DMA_Set_Trigger+0x154>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d814      	bhi.n	800244e <DMA_Set_Trigger+0xd2>
        {
            shift = LIFCR_Shifts[stream - DMA2_Stream0];
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	4b2b      	ldr	r3, [pc, #172]	@ (80024d4 <DMA_Set_Trigger+0x158>)
 8002428:	4413      	add	r3, r2
 800242a:	10db      	asrs	r3, r3, #3
 800242c:	4a21      	ldr	r2, [pc, #132]	@ (80024b4 <DMA_Set_Trigger+0x138>)
 800242e:	fb02 f303 	mul.w	r3, r2, r3
 8002432:	461a      	mov	r2, r3
 8002434:	4b20      	ldr	r3, [pc, #128]	@ (80024b8 <DMA_Set_Trigger+0x13c>)
 8002436:	5c9b      	ldrb	r3, [r3, r2]
 8002438:	60fb      	str	r3, [r7, #12]
            controller->LIFCR |= 0x3F << shift;  // Clear interrupt flags for the stream
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	213f      	movs	r1, #63	@ 0x3f
 8002440:	68fa      	ldr	r2, [r7, #12]
 8002442:	fa01 f202 	lsl.w	r2, r1, r2
 8002446:	431a      	orrs	r2, r3
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	609a      	str	r2, [r3, #8]
 800244c:	e01b      	b.n	8002486 <DMA_Set_Trigger+0x10a>
        }
        else if (stream >= DMA2_Stream4 && stream <= DMA2_Stream7)
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	4a21      	ldr	r2, [pc, #132]	@ (80024d8 <DMA_Set_Trigger+0x15c>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d917      	bls.n	8002486 <DMA_Set_Trigger+0x10a>
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	4a20      	ldr	r2, [pc, #128]	@ (80024dc <DMA_Set_Trigger+0x160>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d813      	bhi.n	8002486 <DMA_Set_Trigger+0x10a>
        {
            shift = HIFCR_Shifts[stream - DMA2_Stream4];
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	4b1f      	ldr	r3, [pc, #124]	@ (80024e0 <DMA_Set_Trigger+0x164>)
 8002462:	4413      	add	r3, r2
 8002464:	10db      	asrs	r3, r3, #3
 8002466:	4a13      	ldr	r2, [pc, #76]	@ (80024b4 <DMA_Set_Trigger+0x138>)
 8002468:	fb02 f303 	mul.w	r3, r2, r3
 800246c:	461a      	mov	r2, r3
 800246e:	4b16      	ldr	r3, [pc, #88]	@ (80024c8 <DMA_Set_Trigger+0x14c>)
 8002470:	5c9b      	ldrb	r3, [r3, r2]
 8002472:	60fb      	str	r3, [r7, #12]
            controller->HIFCR |= 0x3F << shift;  // Clear interrupt flags for the stream
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	213f      	movs	r1, #63	@ 0x3f
 800247a:	68fa      	ldr	r2, [r7, #12]
 800247c:	fa01 f202 	lsl.w	r2, r1, r2
 8002480:	431a      	orrs	r2, r3
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	60da      	str	r2, [r3, #12]
        }

        stream->CR |= DMA_SxCR_EN;  // Enable the DMA stream
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f043 0201 	orr.w	r2, r3, #1
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	601a      	str	r2, [r3, #0]
    }
}
 8002492:	bf00      	nop
 8002494:	371c      	adds	r7, #28
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	40026000 	.word	0x40026000
 80024a4:	40026400 	.word	0x40026400
 80024a8:	4002600f 	.word	0x4002600f
 80024ac:	40026058 	.word	0x40026058
 80024b0:	bffd9ff0 	.word	0xbffd9ff0
 80024b4:	aaaaaaab 	.word	0xaaaaaaab
 80024b8:	08004450 	.word	0x08004450
 80024bc:	4002606f 	.word	0x4002606f
 80024c0:	400260b8 	.word	0x400260b8
 80024c4:	bffd9f90 	.word	0xbffd9f90
 80024c8:	08004454 	.word	0x08004454
 80024cc:	4002640f 	.word	0x4002640f
 80024d0:	40026458 	.word	0x40026458
 80024d4:	bffd9bf0 	.word	0xbffd9bf0
 80024d8:	4002646f 	.word	0x4002646f
 80024dc:	400264b8 	.word	0x400264b8
 80024e0:	bffd9b90 	.word	0xbffd9b90

080024e4 <GPIO_Clock_Enable>:
 * @brief  Enables the clock for a specific GPIO port.
 * @param  PORT: Pointer to GPIO port base address.
 * @retval 0 on success, -1 on failure.
 */
int GPIO_Clock_Enable(GPIO_TypeDef *PORT)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
	if(PORT == GPIOA)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4a25      	ldr	r2, [pc, #148]	@ (8002584 <GPIO_Clock_Enable+0xa0>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d106      	bne.n	8002502 <GPIO_Clock_Enable+0x1e>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOAEN;
 80024f4:	4b24      	ldr	r3, [pc, #144]	@ (8002588 <GPIO_Clock_Enable+0xa4>)
 80024f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f8:	4a23      	ldr	r2, [pc, #140]	@ (8002588 <GPIO_Clock_Enable+0xa4>)
 80024fa:	f043 0301 	orr.w	r3, r3, #1
 80024fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002500:	e039      	b.n	8002576 <GPIO_Clock_Enable+0x92>
	} else 	if(PORT == GPIOB)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a21      	ldr	r2, [pc, #132]	@ (800258c <GPIO_Clock_Enable+0xa8>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d106      	bne.n	8002518 <GPIO_Clock_Enable+0x34>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOBEN;
 800250a:	4b1f      	ldr	r3, [pc, #124]	@ (8002588 <GPIO_Clock_Enable+0xa4>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800250e:	4a1e      	ldr	r2, [pc, #120]	@ (8002588 <GPIO_Clock_Enable+0xa4>)
 8002510:	f043 0302 	orr.w	r3, r3, #2
 8002514:	6313      	str	r3, [r2, #48]	@ 0x30
 8002516:	e02e      	b.n	8002576 <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOC)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	4a1d      	ldr	r2, [pc, #116]	@ (8002590 <GPIO_Clock_Enable+0xac>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d106      	bne.n	800252e <GPIO_Clock_Enable+0x4a>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOCEN;
 8002520:	4b19      	ldr	r3, [pc, #100]	@ (8002588 <GPIO_Clock_Enable+0xa4>)
 8002522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002524:	4a18      	ldr	r2, [pc, #96]	@ (8002588 <GPIO_Clock_Enable+0xa4>)
 8002526:	f043 0304 	orr.w	r3, r3, #4
 800252a:	6313      	str	r3, [r2, #48]	@ 0x30
 800252c:	e023      	b.n	8002576 <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOD)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a18      	ldr	r2, [pc, #96]	@ (8002594 <GPIO_Clock_Enable+0xb0>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d106      	bne.n	8002544 <GPIO_Clock_Enable+0x60>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIODEN;
 8002536:	4b14      	ldr	r3, [pc, #80]	@ (8002588 <GPIO_Clock_Enable+0xa4>)
 8002538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253a:	4a13      	ldr	r2, [pc, #76]	@ (8002588 <GPIO_Clock_Enable+0xa4>)
 800253c:	f043 0308 	orr.w	r3, r3, #8
 8002540:	6313      	str	r3, [r2, #48]	@ 0x30
 8002542:	e018      	b.n	8002576 <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOE)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	4a14      	ldr	r2, [pc, #80]	@ (8002598 <GPIO_Clock_Enable+0xb4>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d106      	bne.n	800255a <GPIO_Clock_Enable+0x76>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOEEN;
 800254c:	4b0e      	ldr	r3, [pc, #56]	@ (8002588 <GPIO_Clock_Enable+0xa4>)
 800254e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002550:	4a0d      	ldr	r2, [pc, #52]	@ (8002588 <GPIO_Clock_Enable+0xa4>)
 8002552:	f043 0310 	orr.w	r3, r3, #16
 8002556:	6313      	str	r3, [r2, #48]	@ 0x30
 8002558:	e00d      	b.n	8002576 <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOH)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4a0f      	ldr	r2, [pc, #60]	@ (800259c <GPIO_Clock_Enable+0xb8>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d106      	bne.n	8002570 <GPIO_Clock_Enable+0x8c>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOHEN;
 8002562:	4b09      	ldr	r3, [pc, #36]	@ (8002588 <GPIO_Clock_Enable+0xa4>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002566:	4a08      	ldr	r2, [pc, #32]	@ (8002588 <GPIO_Clock_Enable+0xa4>)
 8002568:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800256c:	6313      	str	r3, [r2, #48]	@ 0x30
 800256e:	e002      	b.n	8002576 <GPIO_Clock_Enable+0x92>
	}else
	{
		return -1;
 8002570:	f04f 33ff 	mov.w	r3, #4294967295
 8002574:	e000      	b.n	8002578 <GPIO_Clock_Enable+0x94>
	}

	return 1;
 8002576:	2301      	movs	r3, #1
}
 8002578:	4618      	mov	r0, r3
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	40020000 	.word	0x40020000
 8002588:	40023800 	.word	0x40023800
 800258c:	40020400 	.word	0x40020400
 8002590:	40020800 	.word	0x40020800
 8002594:	40020c00 	.word	0x40020c00
 8002598:	40021000 	.word	0x40021000
 800259c:	40021c00 	.word	0x40021c00

080025a0 <GPIO_Pin_Init>:
 * @param  speed: Speed level (low, medium, high, very high).
 * @param  pull: Pull-up/pull-down configuration (none, pull-up, pull-down).
 * @param  alternate_function: Alternate function selection (0-15).
 */
void GPIO_Pin_Init(GPIO_TypeDef *Port, uint8_t pin, uint8_t mode, uint8_t output_type, uint8_t speed, uint8_t pull, uint8_t alternate_function)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	4608      	mov	r0, r1
 80025aa:	4611      	mov	r1, r2
 80025ac:	461a      	mov	r2, r3
 80025ae:	4603      	mov	r3, r0
 80025b0:	70fb      	strb	r3, [r7, #3]
 80025b2:	460b      	mov	r3, r1
 80025b4:	70bb      	strb	r3, [r7, #2]
 80025b6:	4613      	mov	r3, r2
 80025b8:	707b      	strb	r3, [r7, #1]
	GPIO_Clock_Enable(Port);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f7ff ff92 	bl	80024e4 <GPIO_Clock_Enable>
	Port -> MODER |= mode << (pin*2);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	78b9      	ldrb	r1, [r7, #2]
 80025c6:	78fa      	ldrb	r2, [r7, #3]
 80025c8:	0052      	lsls	r2, r2, #1
 80025ca:	fa01 f202 	lsl.w	r2, r1, r2
 80025ce:	431a      	orrs	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	601a      	str	r2, [r3, #0]

	if(output_type != GPIO_Configuration.Output_Type.None) Port -> OTYPER |= output_type << pin;
 80025d4:	2202      	movs	r2, #2
 80025d6:	787b      	ldrb	r3, [r7, #1]
 80025d8:	4293      	cmp	r3, r2
 80025da:	d008      	beq.n	80025ee <GPIO_Pin_Init+0x4e>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	7879      	ldrb	r1, [r7, #1]
 80025e2:	78fa      	ldrb	r2, [r7, #3]
 80025e4:	fa01 f202 	lsl.w	r2, r1, r2
 80025e8:	431a      	orrs	r2, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	605a      	str	r2, [r3, #4]
	if(speed != GPIO_Configuration.Speed.None) Port -> OSPEEDR |= speed << (pin*2);
 80025ee:	2204      	movs	r2, #4
 80025f0:	7c3b      	ldrb	r3, [r7, #16]
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d009      	beq.n	800260a <GPIO_Pin_Init+0x6a>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	7c39      	ldrb	r1, [r7, #16]
 80025fc:	78fa      	ldrb	r2, [r7, #3]
 80025fe:	0052      	lsls	r2, r2, #1
 8002600:	fa01 f202 	lsl.w	r2, r1, r2
 8002604:	431a      	orrs	r2, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	609a      	str	r2, [r3, #8]
	if(pull != GPIO_Configuration.Pull.None) Port -> PUPDR |= pull << (pin*2);
 800260a:	2204      	movs	r2, #4
 800260c:	7d3b      	ldrb	r3, [r7, #20]
 800260e:	4293      	cmp	r3, r2
 8002610:	d009      	beq.n	8002626 <GPIO_Pin_Init+0x86>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	7d39      	ldrb	r1, [r7, #20]
 8002618:	78fa      	ldrb	r2, [r7, #3]
 800261a:	0052      	lsls	r2, r2, #1
 800261c:	fa01 f202 	lsl.w	r2, r1, r2
 8002620:	431a      	orrs	r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	60da      	str	r2, [r3, #12]
	if(pin < 8) Port -> AFR[0] |= alternate_function << (pin*4);
 8002626:	78fb      	ldrb	r3, [r7, #3]
 8002628:	2b07      	cmp	r3, #7
 800262a:	d80a      	bhi.n	8002642 <GPIO_Pin_Init+0xa2>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a1b      	ldr	r3, [r3, #32]
 8002630:	7e39      	ldrb	r1, [r7, #24]
 8002632:	78fa      	ldrb	r2, [r7, #3]
 8002634:	0092      	lsls	r2, r2, #2
 8002636:	fa01 f202 	lsl.w	r2, r1, r2
 800263a:	431a      	orrs	r2, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	621a      	str	r2, [r3, #32]
	else Port -> AFR[1] |= alternate_function << ((pin-8)*4);
}
 8002640:	e00a      	b.n	8002658 <GPIO_Pin_Init+0xb8>
	else Port -> AFR[1] |= alternate_function << ((pin-8)*4);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002646:	7e39      	ldrb	r1, [r7, #24]
 8002648:	78fa      	ldrb	r2, [r7, #3]
 800264a:	3a08      	subs	r2, #8
 800264c:	0092      	lsls	r2, r2, #2
 800264e:	fa01 f202 	lsl.w	r2, r1, r2
 8002652:	431a      	orrs	r2, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002658:	bf00      	nop
 800265a:	3708      	adds	r7, #8
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}

08002660 <__NVIC_EnableIRQ>:
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	4603      	mov	r3, r0
 8002668:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800266a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266e:	2b00      	cmp	r3, #0
 8002670:	db0b      	blt.n	800268a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002672:	79fb      	ldrb	r3, [r7, #7]
 8002674:	f003 021f 	and.w	r2, r3, #31
 8002678:	4907      	ldr	r1, [pc, #28]	@ (8002698 <__NVIC_EnableIRQ+0x38>)
 800267a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267e:	095b      	lsrs	r3, r3, #5
 8002680:	2001      	movs	r0, #1
 8002682:	fa00 f202 	lsl.w	r2, r0, r2
 8002686:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800268a:	bf00      	nop
 800268c:	370c      	adds	r7, #12
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr
 8002696:	bf00      	nop
 8002698:	e000e100 	.word	0xe000e100

0800269c <separateFractionAndIntegral>:
	float temp = 0;
	temp = (float)(SysTick->VAL / (SystemCoreClock));
	return temp;
}

__STATIC_INLINE	void separateFractionAndIntegral(double number, double *fractionalPart, double *integralPart) {
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	ed87 0b02 	vstr	d0, [r7, #8]
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
    *integralPart = (double)((int64_t)number);
 80026aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80026ae:	f7fe fa09 	bl	8000ac4 <__aeabi_d2lz>
 80026b2:	4602      	mov	r2, r0
 80026b4:	460b      	mov	r3, r1
 80026b6:	4610      	mov	r0, r2
 80026b8:	4619      	mov	r1, r3
 80026ba:	f7fd ff13 	bl	80004e4 <__aeabi_l2d>
 80026be:	4602      	mov	r2, r0
 80026c0:	460b      	mov	r3, r1
 80026c2:	6839      	ldr	r1, [r7, #0]
 80026c4:	e9c1 2300 	strd	r2, r3, [r1]
    *fractionalPart = number - *integralPart;
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ce:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80026d2:	f7fd fd7d 	bl	80001d0 <__aeabi_dsub>
 80026d6:	4602      	mov	r2, r0
 80026d8:	460b      	mov	r3, r1
 80026da:	6879      	ldr	r1, [r7, #4]
 80026dc:	e9c1 2300 	strd	r2, r3, [r1]
}
 80026e0:	bf00      	nop
 80026e2:	3710      	adds	r7, #16
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <Get_USART_Instance_Number>:
DMA_Config xUSART_TX[6];

int8_t usart_dma_instance_number;

static int8_t Get_USART_Instance_Number(USART_Config *config)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
	if(config->Port == USART1) {return 0;}
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a17      	ldr	r2, [pc, #92]	@ (8002754 <Get_USART_Instance_Number+0x6c>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d101      	bne.n	80026fe <Get_USART_Instance_Number+0x16>
 80026fa:	2300      	movs	r3, #0
 80026fc:	e024      	b.n	8002748 <Get_USART_Instance_Number+0x60>
	else if(config->Port == USART2) {return 1;}
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a15      	ldr	r2, [pc, #84]	@ (8002758 <Get_USART_Instance_Number+0x70>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d101      	bne.n	800270c <Get_USART_Instance_Number+0x24>
 8002708:	2301      	movs	r3, #1
 800270a:	e01d      	b.n	8002748 <Get_USART_Instance_Number+0x60>
	else if(config->Port == USART3) {return 2;}
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a12      	ldr	r2, [pc, #72]	@ (800275c <Get_USART_Instance_Number+0x74>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d101      	bne.n	800271a <Get_USART_Instance_Number+0x32>
 8002716:	2302      	movs	r3, #2
 8002718:	e016      	b.n	8002748 <Get_USART_Instance_Number+0x60>
	else if(config->Port == UART4) {return 3;}
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a10      	ldr	r2, [pc, #64]	@ (8002760 <Get_USART_Instance_Number+0x78>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d101      	bne.n	8002728 <Get_USART_Instance_Number+0x40>
 8002724:	2303      	movs	r3, #3
 8002726:	e00f      	b.n	8002748 <Get_USART_Instance_Number+0x60>
	else if(config->Port == UART5) {return 4;}
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a0d      	ldr	r2, [pc, #52]	@ (8002764 <Get_USART_Instance_Number+0x7c>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d101      	bne.n	8002736 <Get_USART_Instance_Number+0x4e>
 8002732:	2304      	movs	r3, #4
 8002734:	e008      	b.n	8002748 <Get_USART_Instance_Number+0x60>
	else if(config->Port == USART6) {return 5;}
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a0b      	ldr	r2, [pc, #44]	@ (8002768 <Get_USART_Instance_Number+0x80>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d101      	bne.n	8002744 <Get_USART_Instance_Number+0x5c>
 8002740:	2305      	movs	r3, #5
 8002742:	e001      	b.n	8002748 <Get_USART_Instance_Number+0x60>
	else {return -1;}
 8002744:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002748:	4618      	mov	r0, r3
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr
 8002754:	40011000 	.word	0x40011000
 8002758:	40004400 	.word	0x40004400
 800275c:	40004800 	.word	0x40004800
 8002760:	40004c00 	.word	0x40004c00
 8002764:	40005000 	.word	0x40005000
 8002768:	40011400 	.word	0x40011400

0800276c <USART_Clock_Enable>:
	config->interrupt = USART_Configuration.Interrupt_Type.Disable;
}


int8_t USART_Clock_Enable(USART_Config *config)
{
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
	if(config->Port == USART1)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a27      	ldr	r2, [pc, #156]	@ (8002818 <USART_Clock_Enable+0xac>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d106      	bne.n	800278c <USART_Clock_Enable+0x20>
	{
		RCC -> APB2ENR |= RCC_APB2ENR_USART1EN;
 800277e:	4b27      	ldr	r3, [pc, #156]	@ (800281c <USART_Clock_Enable+0xb0>)
 8002780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002782:	4a26      	ldr	r2, [pc, #152]	@ (800281c <USART_Clock_Enable+0xb0>)
 8002784:	f043 0310 	orr.w	r3, r3, #16
 8002788:	6453      	str	r3, [r2, #68]	@ 0x44
 800278a:	e03e      	b.n	800280a <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == USART2)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a23      	ldr	r2, [pc, #140]	@ (8002820 <USART_Clock_Enable+0xb4>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d106      	bne.n	80027a4 <USART_Clock_Enable+0x38>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_USART2EN;
 8002796:	4b21      	ldr	r3, [pc, #132]	@ (800281c <USART_Clock_Enable+0xb0>)
 8002798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279a:	4a20      	ldr	r2, [pc, #128]	@ (800281c <USART_Clock_Enable+0xb0>)
 800279c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80027a2:	e032      	b.n	800280a <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == USART3)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a1e      	ldr	r2, [pc, #120]	@ (8002824 <USART_Clock_Enable+0xb8>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d106      	bne.n	80027bc <USART_Clock_Enable+0x50>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_USART3EN;
 80027ae:	4b1b      	ldr	r3, [pc, #108]	@ (800281c <USART_Clock_Enable+0xb0>)
 80027b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b2:	4a1a      	ldr	r2, [pc, #104]	@ (800281c <USART_Clock_Enable+0xb0>)
 80027b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027ba:	e026      	b.n	800280a <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == UART4)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a19      	ldr	r2, [pc, #100]	@ (8002828 <USART_Clock_Enable+0xbc>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d106      	bne.n	80027d4 <USART_Clock_Enable+0x68>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_UART4EN;
 80027c6:	4b15      	ldr	r3, [pc, #84]	@ (800281c <USART_Clock_Enable+0xb0>)
 80027c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ca:	4a14      	ldr	r2, [pc, #80]	@ (800281c <USART_Clock_Enable+0xb0>)
 80027cc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80027d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80027d2:	e01a      	b.n	800280a <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == UART5)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a14      	ldr	r2, [pc, #80]	@ (800282c <USART_Clock_Enable+0xc0>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d106      	bne.n	80027ec <USART_Clock_Enable+0x80>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_UART5EN;
 80027de:	4b0f      	ldr	r3, [pc, #60]	@ (800281c <USART_Clock_Enable+0xb0>)
 80027e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e2:	4a0e      	ldr	r2, [pc, #56]	@ (800281c <USART_Clock_Enable+0xb0>)
 80027e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80027e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027ea:	e00e      	b.n	800280a <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == USART6)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a0f      	ldr	r2, [pc, #60]	@ (8002830 <USART_Clock_Enable+0xc4>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d106      	bne.n	8002804 <USART_Clock_Enable+0x98>
	{
		RCC -> APB2ENR |= RCC_APB2ENR_USART6EN;
 80027f6:	4b09      	ldr	r3, [pc, #36]	@ (800281c <USART_Clock_Enable+0xb0>)
 80027f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027fa:	4a08      	ldr	r2, [pc, #32]	@ (800281c <USART_Clock_Enable+0xb0>)
 80027fc:	f043 0320 	orr.w	r3, r3, #32
 8002800:	6453      	str	r3, [r2, #68]	@ 0x44
 8002802:	e002      	b.n	800280a <USART_Clock_Enable+0x9e>
	}
	else
	{
		return -1;
 8002804:	f04f 33ff 	mov.w	r3, #4294967295
 8002808:	e000      	b.n	800280c <USART_Clock_Enable+0xa0>
	}
	return 1;
 800280a:	2301      	movs	r3, #1
}
 800280c:	4618      	mov	r0, r3
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr
 8002818:	40011000 	.word	0x40011000
 800281c:	40023800 	.word	0x40023800
 8002820:	40004400 	.word	0x40004400
 8002824:	40004800 	.word	0x40004800
 8002828:	40004c00 	.word	0x40004c00
 800282c:	40005000 	.word	0x40005000
 8002830:	40011400 	.word	0x40011400

08002834 <PIN_Setup>:
	}
	return 1;
}

static void PIN_Setup(USART_Config *config)
{
 8002834:	b5b0      	push	{r4, r5, r7, lr}
 8002836:	b086      	sub	sp, #24
 8002838:	af04      	add	r7, sp, #16
 800283a:	6078      	str	r0, [r7, #4]
	if(config->Port == USART1)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4aa0      	ldr	r2, [pc, #640]	@ (8002ac4 <PIN_Setup+0x290>)
 8002842:	4293      	cmp	r3, r2
 8002844:	f040 810d 	bne.w	8002a62 <PIN_Setup+0x22e>
	{
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	7a1b      	ldrb	r3, [r3, #8]
 800284c:	2201      	movs	r2, #1
 800284e:	4293      	cmp	r3, r2
 8002850:	d00f      	beq.n	8002872 <PIN_Setup+0x3e>
		   (config->mode == USART_Configuration.Mode.Synchronous) ||
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	7a1b      	ldrb	r3, [r3, #8]
 8002856:	2202      	movs	r2, #2
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8002858:	4293      	cmp	r3, r2
 800285a:	d00a      	beq.n	8002872 <PIN_Setup+0x3e>
		   (config->mode == USART_Configuration.Mode.IrDA) ||
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	7a1b      	ldrb	r3, [r3, #8]
 8002860:	2204      	movs	r2, #4
		   (config->mode == USART_Configuration.Mode.Synchronous) ||
 8002862:	4293      	cmp	r3, r2
 8002864:	d005      	beq.n	8002872 <PIN_Setup+0x3e>
		   (config->mode == USART_Configuration.Mode.LIN) )
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	7a1b      	ldrb	r3, [r3, #8]
 800286a:	2205      	movs	r2, #5
		   (config->mode == USART_Configuration.Mode.IrDA) ||
 800286c:	4293      	cmp	r3, r2
 800286e:	f040 80be 	bne.w	80029ee <PIN_Setup+0x1ba>
		{
			if(config->TX_Pin == USART1_TX_Pin.PA9)GPIO_Pin_Init(GPIOA, USART1_TX_Pin.PA9, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	7a5b      	ldrb	r3, [r3, #9]
 8002876:	2209      	movs	r2, #9
 8002878:	4293      	cmp	r3, r2
 800287a:	d10f      	bne.n	800289c <PIN_Setup+0x68>
 800287c:	2009      	movs	r0, #9
 800287e:	2402      	movs	r4, #2
 8002880:	2500      	movs	r5, #0
 8002882:	2302      	movs	r3, #2
 8002884:	2200      	movs	r2, #0
 8002886:	2107      	movs	r1, #7
 8002888:	9102      	str	r1, [sp, #8]
 800288a:	9201      	str	r2, [sp, #4]
 800288c:	9300      	str	r3, [sp, #0]
 800288e:	462b      	mov	r3, r5
 8002890:	4622      	mov	r2, r4
 8002892:	4601      	mov	r1, r0
 8002894:	488c      	ldr	r0, [pc, #560]	@ (8002ac8 <PIN_Setup+0x294>)
 8002896:	f7ff fe83 	bl	80025a0 <GPIO_Pin_Init>
 800289a:	e013      	b.n	80028c4 <PIN_Setup+0x90>
			else if(config->TX_Pin == USART1_TX_Pin.PB6)GPIO_Pin_Init(GPIOB, USART1_TX_Pin.PB6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	7a5b      	ldrb	r3, [r3, #9]
 80028a0:	2206      	movs	r2, #6
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d10e      	bne.n	80028c4 <PIN_Setup+0x90>
 80028a6:	2006      	movs	r0, #6
 80028a8:	2402      	movs	r4, #2
 80028aa:	2500      	movs	r5, #0
 80028ac:	2302      	movs	r3, #2
 80028ae:	2200      	movs	r2, #0
 80028b0:	2107      	movs	r1, #7
 80028b2:	9102      	str	r1, [sp, #8]
 80028b4:	9201      	str	r2, [sp, #4]
 80028b6:	9300      	str	r3, [sp, #0]
 80028b8:	462b      	mov	r3, r5
 80028ba:	4622      	mov	r2, r4
 80028bc:	4601      	mov	r1, r0
 80028be:	4883      	ldr	r0, [pc, #524]	@ (8002acc <PIN_Setup+0x298>)
 80028c0:	f7ff fe6e 	bl	80025a0 <GPIO_Pin_Init>

			if(config->RX_Pin == USART1_RX_Pin.PA10)GPIO_Pin_Init(GPIOA, USART1_RX_Pin.PA10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	7a9b      	ldrb	r3, [r3, #10]
 80028c8:	220a      	movs	r2, #10
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d10f      	bne.n	80028ee <PIN_Setup+0xba>
 80028ce:	200a      	movs	r0, #10
 80028d0:	2402      	movs	r4, #2
 80028d2:	2500      	movs	r5, #0
 80028d4:	2302      	movs	r3, #2
 80028d6:	2200      	movs	r2, #0
 80028d8:	2107      	movs	r1, #7
 80028da:	9102      	str	r1, [sp, #8]
 80028dc:	9201      	str	r2, [sp, #4]
 80028de:	9300      	str	r3, [sp, #0]
 80028e0:	462b      	mov	r3, r5
 80028e2:	4622      	mov	r2, r4
 80028e4:	4601      	mov	r1, r0
 80028e6:	4878      	ldr	r0, [pc, #480]	@ (8002ac8 <PIN_Setup+0x294>)
 80028e8:	f7ff fe5a 	bl	80025a0 <GPIO_Pin_Init>
 80028ec:	e013      	b.n	8002916 <PIN_Setup+0xe2>
			else if(config->RX_Pin == USART1_RX_Pin.PB7)GPIO_Pin_Init(GPIOB, USART1_RX_Pin.PB7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	7a9b      	ldrb	r3, [r3, #10]
 80028f2:	2207      	movs	r2, #7
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d10e      	bne.n	8002916 <PIN_Setup+0xe2>
 80028f8:	2007      	movs	r0, #7
 80028fa:	2402      	movs	r4, #2
 80028fc:	2500      	movs	r5, #0
 80028fe:	2302      	movs	r3, #2
 8002900:	2200      	movs	r2, #0
 8002902:	2107      	movs	r1, #7
 8002904:	9102      	str	r1, [sp, #8]
 8002906:	9201      	str	r2, [sp, #4]
 8002908:	9300      	str	r3, [sp, #0]
 800290a:	462b      	mov	r3, r5
 800290c:	4622      	mov	r2, r4
 800290e:	4601      	mov	r1, r0
 8002910:	486e      	ldr	r0, [pc, #440]	@ (8002acc <PIN_Setup+0x298>)
 8002912:	f7ff fe45 	bl	80025a0 <GPIO_Pin_Init>

			if((config->mode == USART_Configuration.Mode.Synchronous))if(config->CLK_Pin == USART1_CLK_Pin.PA8)GPIO_Pin_Init(GPIOA, USART1_CLK_Pin.PA8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	7a1b      	ldrb	r3, [r3, #8]
 800291a:	2202      	movs	r2, #2
 800291c:	4293      	cmp	r3, r2
 800291e:	d113      	bne.n	8002948 <PIN_Setup+0x114>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	7adb      	ldrb	r3, [r3, #11]
 8002924:	2208      	movs	r2, #8
 8002926:	4293      	cmp	r3, r2
 8002928:	d10e      	bne.n	8002948 <PIN_Setup+0x114>
 800292a:	2008      	movs	r0, #8
 800292c:	2402      	movs	r4, #2
 800292e:	2500      	movs	r5, #0
 8002930:	2302      	movs	r3, #2
 8002932:	2200      	movs	r2, #0
 8002934:	2107      	movs	r1, #7
 8002936:	9102      	str	r1, [sp, #8]
 8002938:	9201      	str	r2, [sp, #4]
 800293a:	9300      	str	r3, [sp, #0]
 800293c:	462b      	mov	r3, r5
 800293e:	4622      	mov	r2, r4
 8002940:	4601      	mov	r1, r0
 8002942:	4861      	ldr	r0, [pc, #388]	@ (8002ac8 <PIN_Setup+0x294>)
 8002944:	f7ff fe2c 	bl	80025a0 <GPIO_Pin_Init>

			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	7bdb      	ldrb	r3, [r3, #15]
 800294c:	2200      	movs	r2, #0
 800294e:	4293      	cmp	r3, r2
 8002950:	f000 83bb 	beq.w	80030ca <PIN_Setup+0x896>
			{
				if(config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_Enable)GPIO_Pin_Init(GPIOA, USART1_CTS_Pin.PA11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	7bdb      	ldrb	r3, [r3, #15]
 8002958:	2201      	movs	r2, #1
 800295a:	4293      	cmp	r3, r2
 800295c:	d10e      	bne.n	800297c <PIN_Setup+0x148>
 800295e:	200b      	movs	r0, #11
 8002960:	2402      	movs	r4, #2
 8002962:	2500      	movs	r5, #0
 8002964:	2302      	movs	r3, #2
 8002966:	2200      	movs	r2, #0
 8002968:	2107      	movs	r1, #7
 800296a:	9102      	str	r1, [sp, #8]
 800296c:	9201      	str	r2, [sp, #4]
 800296e:	9300      	str	r3, [sp, #0]
 8002970:	462b      	mov	r3, r5
 8002972:	4622      	mov	r2, r4
 8002974:	4601      	mov	r1, r0
 8002976:	4854      	ldr	r0, [pc, #336]	@ (8002ac8 <PIN_Setup+0x294>)
 8002978:	f7ff fe12 	bl	80025a0 <GPIO_Pin_Init>
				if(config->hardware_flow == USART_Configuration.Hardware_Flow.RTS_Enable)GPIO_Pin_Init(GPIOA, USART1_RTS_Pin.PA12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	7bdb      	ldrb	r3, [r3, #15]
 8002980:	2202      	movs	r2, #2
 8002982:	4293      	cmp	r3, r2
 8002984:	d10e      	bne.n	80029a4 <PIN_Setup+0x170>
 8002986:	200c      	movs	r0, #12
 8002988:	2402      	movs	r4, #2
 800298a:	2500      	movs	r5, #0
 800298c:	2302      	movs	r3, #2
 800298e:	2200      	movs	r2, #0
 8002990:	2107      	movs	r1, #7
 8002992:	9102      	str	r1, [sp, #8]
 8002994:	9201      	str	r2, [sp, #4]
 8002996:	9300      	str	r3, [sp, #0]
 8002998:	462b      	mov	r3, r5
 800299a:	4622      	mov	r2, r4
 800299c:	4601      	mov	r1, r0
 800299e:	484a      	ldr	r0, [pc, #296]	@ (8002ac8 <PIN_Setup+0x294>)
 80029a0:	f7ff fdfe 	bl	80025a0 <GPIO_Pin_Init>
				if(config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	7bdb      	ldrb	r3, [r3, #15]
 80029a8:	2203      	movs	r2, #3
 80029aa:	4293      	cmp	r3, r2
 80029ac:	f040 838d 	bne.w	80030ca <PIN_Setup+0x896>
				{
					GPIO_Pin_Init(GPIOA, USART1_CTS_Pin.PA11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 80029b0:	200b      	movs	r0, #11
 80029b2:	2402      	movs	r4, #2
 80029b4:	2500      	movs	r5, #0
 80029b6:	2302      	movs	r3, #2
 80029b8:	2200      	movs	r2, #0
 80029ba:	2107      	movs	r1, #7
 80029bc:	9102      	str	r1, [sp, #8]
 80029be:	9201      	str	r2, [sp, #4]
 80029c0:	9300      	str	r3, [sp, #0]
 80029c2:	462b      	mov	r3, r5
 80029c4:	4622      	mov	r2, r4
 80029c6:	4601      	mov	r1, r0
 80029c8:	483f      	ldr	r0, [pc, #252]	@ (8002ac8 <PIN_Setup+0x294>)
 80029ca:	f7ff fde9 	bl	80025a0 <GPIO_Pin_Init>
					GPIO_Pin_Init(GPIOA, USART1_RTS_Pin.PA12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 80029ce:	200c      	movs	r0, #12
 80029d0:	2402      	movs	r4, #2
 80029d2:	2500      	movs	r5, #0
 80029d4:	2302      	movs	r3, #2
 80029d6:	2200      	movs	r2, #0
 80029d8:	2107      	movs	r1, #7
 80029da:	9102      	str	r1, [sp, #8]
 80029dc:	9201      	str	r2, [sp, #4]
 80029de:	9300      	str	r3, [sp, #0]
 80029e0:	462b      	mov	r3, r5
 80029e2:	4622      	mov	r2, r4
 80029e4:	4601      	mov	r1, r0
 80029e6:	4838      	ldr	r0, [pc, #224]	@ (8002ac8 <PIN_Setup+0x294>)
 80029e8:	f7ff fdda 	bl	80025a0 <GPIO_Pin_Init>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 80029ec:	e36d      	b.n	80030ca <PIN_Setup+0x896>
				}
		    }
		}
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	7a1b      	ldrb	r3, [r3, #8]
 80029f2:	2206      	movs	r2, #6
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d00a      	beq.n	8002a0e <PIN_Setup+0x1da>
		   (config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	7a1b      	ldrb	r3, [r3, #8]
 80029fc:	2207      	movs	r2, #7
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d005      	beq.n	8002a0e <PIN_Setup+0x1da>
		   (config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex) )
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	7a1b      	ldrb	r3, [r3, #8]
 8002a06:	2203      	movs	r2, #3
		   (config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	f040 8363 	bne.w	80030d4 <PIN_Setup+0x8a0>
		{
			if(config->TX_Pin == USART1_TX_Pin.PA9)GPIO_Pin_Init(GPIOA, USART1_TX_Pin.PA9, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	7a5b      	ldrb	r3, [r3, #9]
 8002a12:	2209      	movs	r2, #9
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d10e      	bne.n	8002a36 <PIN_Setup+0x202>
 8002a18:	2009      	movs	r0, #9
 8002a1a:	2402      	movs	r4, #2
 8002a1c:	2500      	movs	r5, #0
 8002a1e:	2302      	movs	r3, #2
 8002a20:	2200      	movs	r2, #0
 8002a22:	2107      	movs	r1, #7
 8002a24:	9102      	str	r1, [sp, #8]
 8002a26:	9201      	str	r2, [sp, #4]
 8002a28:	9300      	str	r3, [sp, #0]
 8002a2a:	462b      	mov	r3, r5
 8002a2c:	4622      	mov	r2, r4
 8002a2e:	4601      	mov	r1, r0
 8002a30:	4825      	ldr	r0, [pc, #148]	@ (8002ac8 <PIN_Setup+0x294>)
 8002a32:	f7ff fdb5 	bl	80025a0 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.SmartCard_Clock))GPIO_Pin_Init(GPIOA, USART1_CLK_Pin.PA8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	7a1b      	ldrb	r3, [r3, #8]
 8002a3a:	2207      	movs	r2, #7
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	f040 8349 	bne.w	80030d4 <PIN_Setup+0x8a0>
 8002a42:	2008      	movs	r0, #8
 8002a44:	2402      	movs	r4, #2
 8002a46:	2500      	movs	r5, #0
 8002a48:	2302      	movs	r3, #2
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	2107      	movs	r1, #7
 8002a4e:	9102      	str	r1, [sp, #8]
 8002a50:	9201      	str	r2, [sp, #4]
 8002a52:	9300      	str	r3, [sp, #0]
 8002a54:	462b      	mov	r3, r5
 8002a56:	4622      	mov	r2, r4
 8002a58:	4601      	mov	r1, r0
 8002a5a:	481b      	ldr	r0, [pc, #108]	@ (8002ac8 <PIN_Setup+0x294>)
 8002a5c:	f7ff fda0 	bl	80025a0 <GPIO_Pin_Init>
//
//		}
//	}


}
 8002a60:	e338      	b.n	80030d4 <PIN_Setup+0x8a0>
	else if(config->Port == USART2)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a1a      	ldr	r2, [pc, #104]	@ (8002ad0 <PIN_Setup+0x29c>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	f040 817b 	bne.w	8002d64 <PIN_Setup+0x530>
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	7a1b      	ldrb	r3, [r3, #8]
 8002a72:	2201      	movs	r2, #1
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d00f      	beq.n	8002a98 <PIN_Setup+0x264>
		   (config->mode == USART_Configuration.Mode.Synchronous) ||
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	7a1b      	ldrb	r3, [r3, #8]
 8002a7c:	2202      	movs	r2, #2
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d00a      	beq.n	8002a98 <PIN_Setup+0x264>
		   (config->mode == USART_Configuration.Mode.IrDA) ||
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	7a1b      	ldrb	r3, [r3, #8]
 8002a86:	2204      	movs	r2, #4
		   (config->mode == USART_Configuration.Mode.Synchronous) ||
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d005      	beq.n	8002a98 <PIN_Setup+0x264>
		   (config->mode == USART_Configuration.Mode.LIN) )
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	7a1b      	ldrb	r3, [r3, #8]
 8002a90:	2205      	movs	r2, #5
		   (config->mode == USART_Configuration.Mode.IrDA) ||
 8002a92:	4293      	cmp	r3, r2
 8002a94:	f040 80f8 	bne.w	8002c88 <PIN_Setup+0x454>
			if(config->TX_Pin == USART2_TX_Pin.PA2)GPIO_Pin_Init(GPIOA, USART2_TX_Pin.PA2, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	7a5b      	ldrb	r3, [r3, #9]
 8002a9c:	2202      	movs	r2, #2
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d118      	bne.n	8002ad4 <PIN_Setup+0x2a0>
 8002aa2:	2002      	movs	r0, #2
 8002aa4:	2402      	movs	r4, #2
 8002aa6:	2500      	movs	r5, #0
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	2200      	movs	r2, #0
 8002aac:	2107      	movs	r1, #7
 8002aae:	9102      	str	r1, [sp, #8]
 8002ab0:	9201      	str	r2, [sp, #4]
 8002ab2:	9300      	str	r3, [sp, #0]
 8002ab4:	462b      	mov	r3, r5
 8002ab6:	4622      	mov	r2, r4
 8002ab8:	4601      	mov	r1, r0
 8002aba:	4803      	ldr	r0, [pc, #12]	@ (8002ac8 <PIN_Setup+0x294>)
 8002abc:	f7ff fd70 	bl	80025a0 <GPIO_Pin_Init>
 8002ac0:	e01c      	b.n	8002afc <PIN_Setup+0x2c8>
 8002ac2:	bf00      	nop
 8002ac4:	40011000 	.word	0x40011000
 8002ac8:	40020000 	.word	0x40020000
 8002acc:	40020400 	.word	0x40020400
 8002ad0:	40004400 	.word	0x40004400
			else if(config->TX_Pin == USART2_TX_Pin.PD5)GPIO_Pin_Init(GPIOD, USART2_TX_Pin.PD5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	7a5b      	ldrb	r3, [r3, #9]
 8002ad8:	2205      	movs	r2, #5
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d10e      	bne.n	8002afc <PIN_Setup+0x2c8>
 8002ade:	2005      	movs	r0, #5
 8002ae0:	2402      	movs	r4, #2
 8002ae2:	2500      	movs	r5, #0
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	2107      	movs	r1, #7
 8002aea:	9102      	str	r1, [sp, #8]
 8002aec:	9201      	str	r2, [sp, #4]
 8002aee:	9300      	str	r3, [sp, #0]
 8002af0:	462b      	mov	r3, r5
 8002af2:	4622      	mov	r2, r4
 8002af4:	4601      	mov	r1, r0
 8002af6:	4899      	ldr	r0, [pc, #612]	@ (8002d5c <PIN_Setup+0x528>)
 8002af8:	f7ff fd52 	bl	80025a0 <GPIO_Pin_Init>
			if(config->RX_Pin == USART2_RX_Pin.PA3)GPIO_Pin_Init(GPIOA, USART2_RX_Pin.PA3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	7a9b      	ldrb	r3, [r3, #10]
 8002b00:	2203      	movs	r2, #3
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d10f      	bne.n	8002b26 <PIN_Setup+0x2f2>
 8002b06:	2003      	movs	r0, #3
 8002b08:	2402      	movs	r4, #2
 8002b0a:	2500      	movs	r5, #0
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	2200      	movs	r2, #0
 8002b10:	2107      	movs	r1, #7
 8002b12:	9102      	str	r1, [sp, #8]
 8002b14:	9201      	str	r2, [sp, #4]
 8002b16:	9300      	str	r3, [sp, #0]
 8002b18:	462b      	mov	r3, r5
 8002b1a:	4622      	mov	r2, r4
 8002b1c:	4601      	mov	r1, r0
 8002b1e:	4890      	ldr	r0, [pc, #576]	@ (8002d60 <PIN_Setup+0x52c>)
 8002b20:	f7ff fd3e 	bl	80025a0 <GPIO_Pin_Init>
 8002b24:	e013      	b.n	8002b4e <PIN_Setup+0x31a>
			else if(config->RX_Pin == USART2_RX_Pin.PD6)GPIO_Pin_Init(GPIOD, USART2_RX_Pin.PD6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	7a9b      	ldrb	r3, [r3, #10]
 8002b2a:	2206      	movs	r2, #6
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d10e      	bne.n	8002b4e <PIN_Setup+0x31a>
 8002b30:	2006      	movs	r0, #6
 8002b32:	2402      	movs	r4, #2
 8002b34:	2500      	movs	r5, #0
 8002b36:	2302      	movs	r3, #2
 8002b38:	2200      	movs	r2, #0
 8002b3a:	2107      	movs	r1, #7
 8002b3c:	9102      	str	r1, [sp, #8]
 8002b3e:	9201      	str	r2, [sp, #4]
 8002b40:	9300      	str	r3, [sp, #0]
 8002b42:	462b      	mov	r3, r5
 8002b44:	4622      	mov	r2, r4
 8002b46:	4601      	mov	r1, r0
 8002b48:	4884      	ldr	r0, [pc, #528]	@ (8002d5c <PIN_Setup+0x528>)
 8002b4a:	f7ff fd29 	bl	80025a0 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.Synchronous)){
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	7a1b      	ldrb	r3, [r3, #8]
 8002b52:	2202      	movs	r2, #2
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d128      	bne.n	8002baa <PIN_Setup+0x376>
				if(config->CLK_Pin == USART2_CLK_Pin.PA4)GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PA4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	7adb      	ldrb	r3, [r3, #11]
 8002b5c:	2204      	movs	r2, #4
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d10f      	bne.n	8002b82 <PIN_Setup+0x34e>
 8002b62:	2004      	movs	r0, #4
 8002b64:	2402      	movs	r4, #2
 8002b66:	2500      	movs	r5, #0
 8002b68:	2302      	movs	r3, #2
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	2107      	movs	r1, #7
 8002b6e:	9102      	str	r1, [sp, #8]
 8002b70:	9201      	str	r2, [sp, #4]
 8002b72:	9300      	str	r3, [sp, #0]
 8002b74:	462b      	mov	r3, r5
 8002b76:	4622      	mov	r2, r4
 8002b78:	4601      	mov	r1, r0
 8002b7a:	4879      	ldr	r0, [pc, #484]	@ (8002d60 <PIN_Setup+0x52c>)
 8002b7c:	f7ff fd10 	bl	80025a0 <GPIO_Pin_Init>
 8002b80:	e013      	b.n	8002baa <PIN_Setup+0x376>
				else if(config->CLK_Pin == USART2_CLK_Pin.PD7)GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PD7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	7adb      	ldrb	r3, [r3, #11]
 8002b86:	2207      	movs	r2, #7
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d10e      	bne.n	8002baa <PIN_Setup+0x376>
 8002b8c:	2007      	movs	r0, #7
 8002b8e:	2402      	movs	r4, #2
 8002b90:	2500      	movs	r5, #0
 8002b92:	2302      	movs	r3, #2
 8002b94:	2200      	movs	r2, #0
 8002b96:	2107      	movs	r1, #7
 8002b98:	9102      	str	r1, [sp, #8]
 8002b9a:	9201      	str	r2, [sp, #4]
 8002b9c:	9300      	str	r3, [sp, #0]
 8002b9e:	462b      	mov	r3, r5
 8002ba0:	4622      	mov	r2, r4
 8002ba2:	4601      	mov	r1, r0
 8002ba4:	486e      	ldr	r0, [pc, #440]	@ (8002d60 <PIN_Setup+0x52c>)
 8002ba6:	f7ff fcfb 	bl	80025a0 <GPIO_Pin_Init>
			if((config->hardware_flow != USART_Configuration.Hardware_Flow.Disable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	7bdb      	ldrb	r3, [r3, #15]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d105      	bne.n	8002bc0 <PIN_Setup+0x38c>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	7bdb      	ldrb	r3, [r3, #15]
 8002bb8:	2203      	movs	r2, #3
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	f040 8287 	bne.w	80030ce <PIN_Setup+0x89a>
				if(config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_Enable)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	7bdb      	ldrb	r3, [r3, #15]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d128      	bne.n	8002c1c <PIN_Setup+0x3e8>
					if(config->CLK_Pin == USART2_CTS_Pin.PA0)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	7adb      	ldrb	r3, [r3, #11]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d10f      	bne.n	8002bf4 <PIN_Setup+0x3c0>
						GPIO_Pin_Init(GPIOA, USART2_CTS_Pin.PA0, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8002bd4:	2000      	movs	r0, #0
 8002bd6:	2402      	movs	r4, #2
 8002bd8:	2500      	movs	r5, #0
 8002bda:	2302      	movs	r3, #2
 8002bdc:	2200      	movs	r2, #0
 8002bde:	2107      	movs	r1, #7
 8002be0:	9102      	str	r1, [sp, #8]
 8002be2:	9201      	str	r2, [sp, #4]
 8002be4:	9300      	str	r3, [sp, #0]
 8002be6:	462b      	mov	r3, r5
 8002be8:	4622      	mov	r2, r4
 8002bea:	4601      	mov	r1, r0
 8002bec:	485c      	ldr	r0, [pc, #368]	@ (8002d60 <PIN_Setup+0x52c>)
 8002bee:	f7ff fcd7 	bl	80025a0 <GPIO_Pin_Init>
 8002bf2:	e013      	b.n	8002c1c <PIN_Setup+0x3e8>
					else if(config->CLK_Pin == USART2_CTS_Pin.PD3)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	7adb      	ldrb	r3, [r3, #11]
 8002bf8:	2203      	movs	r2, #3
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d10e      	bne.n	8002c1c <PIN_Setup+0x3e8>
						GPIO_Pin_Init(GPIOD, USART2_CTS_Pin.PD3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8002bfe:	2003      	movs	r0, #3
 8002c00:	2402      	movs	r4, #2
 8002c02:	2500      	movs	r5, #0
 8002c04:	2302      	movs	r3, #2
 8002c06:	2200      	movs	r2, #0
 8002c08:	2107      	movs	r1, #7
 8002c0a:	9102      	str	r1, [sp, #8]
 8002c0c:	9201      	str	r2, [sp, #4]
 8002c0e:	9300      	str	r3, [sp, #0]
 8002c10:	462b      	mov	r3, r5
 8002c12:	4622      	mov	r2, r4
 8002c14:	4601      	mov	r1, r0
 8002c16:	4851      	ldr	r0, [pc, #324]	@ (8002d5c <PIN_Setup+0x528>)
 8002c18:	f7ff fcc2 	bl	80025a0 <GPIO_Pin_Init>
				if((config->hardware_flow == USART_Configuration.Hardware_Flow.RTS_Enable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	7bdb      	ldrb	r3, [r3, #15]
 8002c20:	2202      	movs	r2, #2
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d005      	beq.n	8002c32 <PIN_Setup+0x3fe>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	7bdb      	ldrb	r3, [r3, #15]
 8002c2a:	2203      	movs	r2, #3
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	f040 824e 	bne.w	80030ce <PIN_Setup+0x89a>
					if(config->CLK_Pin == USART2_RTS_Pin.PA1)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	7adb      	ldrb	r3, [r3, #11]
 8002c36:	2201      	movs	r2, #1
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d10f      	bne.n	8002c5c <PIN_Setup+0x428>
						GPIO_Pin_Init(GPIOA, USART2_RTS_Pin.PA1, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8002c3c:	2001      	movs	r0, #1
 8002c3e:	2402      	movs	r4, #2
 8002c40:	2500      	movs	r5, #0
 8002c42:	2302      	movs	r3, #2
 8002c44:	2200      	movs	r2, #0
 8002c46:	2107      	movs	r1, #7
 8002c48:	9102      	str	r1, [sp, #8]
 8002c4a:	9201      	str	r2, [sp, #4]
 8002c4c:	9300      	str	r3, [sp, #0]
 8002c4e:	462b      	mov	r3, r5
 8002c50:	4622      	mov	r2, r4
 8002c52:	4601      	mov	r1, r0
 8002c54:	4842      	ldr	r0, [pc, #264]	@ (8002d60 <PIN_Setup+0x52c>)
 8002c56:	f7ff fca3 	bl	80025a0 <GPIO_Pin_Init>
			if((config->hardware_flow != USART_Configuration.Hardware_Flow.Disable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8002c5a:	e238      	b.n	80030ce <PIN_Setup+0x89a>
					else if(config->CLK_Pin == USART2_RTS_Pin.PD4)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	7adb      	ldrb	r3, [r3, #11]
 8002c60:	2204      	movs	r2, #4
 8002c62:	4293      	cmp	r3, r2
 8002c64:	f040 8233 	bne.w	80030ce <PIN_Setup+0x89a>
						GPIO_Pin_Init(GPIOD, USART2_RTS_Pin.PD4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8002c68:	2004      	movs	r0, #4
 8002c6a:	2402      	movs	r4, #2
 8002c6c:	2500      	movs	r5, #0
 8002c6e:	2302      	movs	r3, #2
 8002c70:	2200      	movs	r2, #0
 8002c72:	2107      	movs	r1, #7
 8002c74:	9102      	str	r1, [sp, #8]
 8002c76:	9201      	str	r2, [sp, #4]
 8002c78:	9300      	str	r3, [sp, #0]
 8002c7a:	462b      	mov	r3, r5
 8002c7c:	4622      	mov	r2, r4
 8002c7e:	4601      	mov	r1, r0
 8002c80:	4836      	ldr	r0, [pc, #216]	@ (8002d5c <PIN_Setup+0x528>)
 8002c82:	f7ff fc8d 	bl	80025a0 <GPIO_Pin_Init>
			if((config->hardware_flow != USART_Configuration.Hardware_Flow.Disable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8002c86:	e222      	b.n	80030ce <PIN_Setup+0x89a>
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	7a1b      	ldrb	r3, [r3, #8]
 8002c8c:	2206      	movs	r2, #6
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d00a      	beq.n	8002ca8 <PIN_Setup+0x474>
		   (config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	7a1b      	ldrb	r3, [r3, #8]
 8002c96:	2207      	movs	r2, #7
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d005      	beq.n	8002ca8 <PIN_Setup+0x474>
		   (config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex))
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	7a1b      	ldrb	r3, [r3, #8]
 8002ca0:	2203      	movs	r2, #3
		   (config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	f040 8216 	bne.w	80030d4 <PIN_Setup+0x8a0>
			if(config->TX_Pin == USART2_TX_Pin.PA2)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	7a5b      	ldrb	r3, [r3, #9]
 8002cac:	2202      	movs	r2, #2
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d10f      	bne.n	8002cd2 <PIN_Setup+0x49e>
				GPIO_Pin_Init(GPIOA, USART2_TX_Pin.PA2, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8002cb2:	2002      	movs	r0, #2
 8002cb4:	2402      	movs	r4, #2
 8002cb6:	2500      	movs	r5, #0
 8002cb8:	2302      	movs	r3, #2
 8002cba:	2200      	movs	r2, #0
 8002cbc:	2107      	movs	r1, #7
 8002cbe:	9102      	str	r1, [sp, #8]
 8002cc0:	9201      	str	r2, [sp, #4]
 8002cc2:	9300      	str	r3, [sp, #0]
 8002cc4:	462b      	mov	r3, r5
 8002cc6:	4622      	mov	r2, r4
 8002cc8:	4601      	mov	r1, r0
 8002cca:	4825      	ldr	r0, [pc, #148]	@ (8002d60 <PIN_Setup+0x52c>)
 8002ccc:	f7ff fc68 	bl	80025a0 <GPIO_Pin_Init>
 8002cd0:	e013      	b.n	8002cfa <PIN_Setup+0x4c6>
			else if(config->TX_Pin == USART2_TX_Pin.PD5)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	7a5b      	ldrb	r3, [r3, #9]
 8002cd6:	2205      	movs	r2, #5
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d10e      	bne.n	8002cfa <PIN_Setup+0x4c6>
				GPIO_Pin_Init(GPIOD, USART2_TX_Pin.PD5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8002cdc:	2005      	movs	r0, #5
 8002cde:	2402      	movs	r4, #2
 8002ce0:	2500      	movs	r5, #0
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	2107      	movs	r1, #7
 8002ce8:	9102      	str	r1, [sp, #8]
 8002cea:	9201      	str	r2, [sp, #4]
 8002cec:	9300      	str	r3, [sp, #0]
 8002cee:	462b      	mov	r3, r5
 8002cf0:	4622      	mov	r2, r4
 8002cf2:	4601      	mov	r1, r0
 8002cf4:	4819      	ldr	r0, [pc, #100]	@ (8002d5c <PIN_Setup+0x528>)
 8002cf6:	f7ff fc53 	bl	80025a0 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.SmartCard_Clock))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	7a1b      	ldrb	r3, [r3, #8]
 8002cfe:	2207      	movs	r2, #7
 8002d00:	4293      	cmp	r3, r2
 8002d02:	f040 81e7 	bne.w	80030d4 <PIN_Setup+0x8a0>
				if(config->CLK_Pin == USART2_CLK_Pin.PA4)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	7adb      	ldrb	r3, [r3, #11]
 8002d0a:	2204      	movs	r2, #4
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d10f      	bne.n	8002d30 <PIN_Setup+0x4fc>
					GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PA4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8002d10:	2004      	movs	r0, #4
 8002d12:	2402      	movs	r4, #2
 8002d14:	2500      	movs	r5, #0
 8002d16:	2302      	movs	r3, #2
 8002d18:	2200      	movs	r2, #0
 8002d1a:	2107      	movs	r1, #7
 8002d1c:	9102      	str	r1, [sp, #8]
 8002d1e:	9201      	str	r2, [sp, #4]
 8002d20:	9300      	str	r3, [sp, #0]
 8002d22:	462b      	mov	r3, r5
 8002d24:	4622      	mov	r2, r4
 8002d26:	4601      	mov	r1, r0
 8002d28:	480d      	ldr	r0, [pc, #52]	@ (8002d60 <PIN_Setup+0x52c>)
 8002d2a:	f7ff fc39 	bl	80025a0 <GPIO_Pin_Init>
}
 8002d2e:	e1d1      	b.n	80030d4 <PIN_Setup+0x8a0>
				else if(config->CLK_Pin == USART2_CLK_Pin.PD7)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	7adb      	ldrb	r3, [r3, #11]
 8002d34:	2207      	movs	r2, #7
 8002d36:	4293      	cmp	r3, r2
 8002d38:	f040 81cc 	bne.w	80030d4 <PIN_Setup+0x8a0>
					GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PD7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8002d3c:	2007      	movs	r0, #7
 8002d3e:	2402      	movs	r4, #2
 8002d40:	2500      	movs	r5, #0
 8002d42:	2302      	movs	r3, #2
 8002d44:	2200      	movs	r2, #0
 8002d46:	2107      	movs	r1, #7
 8002d48:	9102      	str	r1, [sp, #8]
 8002d4a:	9201      	str	r2, [sp, #4]
 8002d4c:	9300      	str	r3, [sp, #0]
 8002d4e:	462b      	mov	r3, r5
 8002d50:	4622      	mov	r2, r4
 8002d52:	4601      	mov	r1, r0
 8002d54:	4802      	ldr	r0, [pc, #8]	@ (8002d60 <PIN_Setup+0x52c>)
 8002d56:	f7ff fc23 	bl	80025a0 <GPIO_Pin_Init>
}
 8002d5a:	e1bb      	b.n	80030d4 <PIN_Setup+0x8a0>
 8002d5c:	40020c00 	.word	0x40020c00
 8002d60:	40020000 	.word	0x40020000
	else if(config->Port == USART3)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4aaa      	ldr	r2, [pc, #680]	@ (8003014 <PIN_Setup+0x7e0>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	f040 81b2 	bne.w	80030d4 <PIN_Setup+0x8a0>
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	7a1b      	ldrb	r3, [r3, #8]
 8002d74:	2201      	movs	r2, #1
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d00f      	beq.n	8002d9a <PIN_Setup+0x566>
		   (config->mode == USART_Configuration.Mode.Synchronous) ||
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	7a1b      	ldrb	r3, [r3, #8]
 8002d7e:	2202      	movs	r2, #2
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d00a      	beq.n	8002d9a <PIN_Setup+0x566>
		   (config->mode == USART_Configuration.Mode.IrDA) ||
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	7a1b      	ldrb	r3, [r3, #8]
 8002d88:	2204      	movs	r2, #4
		   (config->mode == USART_Configuration.Mode.Synchronous) ||
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d005      	beq.n	8002d9a <PIN_Setup+0x566>
		   (config->mode == USART_Configuration.Mode.LIN) )
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	7a1b      	ldrb	r3, [r3, #8]
 8002d92:	2205      	movs	r2, #5
		   (config->mode == USART_Configuration.Mode.IrDA) ||
 8002d94:	4293      	cmp	r3, r2
 8002d96:	f040 8119 	bne.w	8002fcc <PIN_Setup+0x798>
			if(config->TX_Pin == USART3_TX_Pin.PB11)GPIO_Pin_Init(GPIOA, USART3_TX_Pin.PB11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	7a5b      	ldrb	r3, [r3, #9]
 8002d9e:	220b      	movs	r2, #11
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d10f      	bne.n	8002dc4 <PIN_Setup+0x590>
 8002da4:	200b      	movs	r0, #11
 8002da6:	2402      	movs	r4, #2
 8002da8:	2500      	movs	r5, #0
 8002daa:	2302      	movs	r3, #2
 8002dac:	2200      	movs	r2, #0
 8002dae:	2107      	movs	r1, #7
 8002db0:	9102      	str	r1, [sp, #8]
 8002db2:	9201      	str	r2, [sp, #4]
 8002db4:	9300      	str	r3, [sp, #0]
 8002db6:	462b      	mov	r3, r5
 8002db8:	4622      	mov	r2, r4
 8002dba:	4601      	mov	r1, r0
 8002dbc:	4896      	ldr	r0, [pc, #600]	@ (8003018 <PIN_Setup+0x7e4>)
 8002dbe:	f7ff fbef 	bl	80025a0 <GPIO_Pin_Init>
 8002dc2:	e028      	b.n	8002e16 <PIN_Setup+0x5e2>
			else if(config->TX_Pin == USART3_TX_Pin.PC10)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PC10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	7a5b      	ldrb	r3, [r3, #9]
 8002dc8:	220a      	movs	r2, #10
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d10f      	bne.n	8002dee <PIN_Setup+0x5ba>
 8002dce:	200a      	movs	r0, #10
 8002dd0:	2402      	movs	r4, #2
 8002dd2:	2500      	movs	r5, #0
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	2107      	movs	r1, #7
 8002dda:	9102      	str	r1, [sp, #8]
 8002ddc:	9201      	str	r2, [sp, #4]
 8002dde:	9300      	str	r3, [sp, #0]
 8002de0:	462b      	mov	r3, r5
 8002de2:	4622      	mov	r2, r4
 8002de4:	4601      	mov	r1, r0
 8002de6:	488d      	ldr	r0, [pc, #564]	@ (800301c <PIN_Setup+0x7e8>)
 8002de8:	f7ff fbda 	bl	80025a0 <GPIO_Pin_Init>
 8002dec:	e013      	b.n	8002e16 <PIN_Setup+0x5e2>
			else if(config->TX_Pin == USART3_TX_Pin.PD8)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PD8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	7a5b      	ldrb	r3, [r3, #9]
 8002df2:	2208      	movs	r2, #8
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d10e      	bne.n	8002e16 <PIN_Setup+0x5e2>
 8002df8:	2008      	movs	r0, #8
 8002dfa:	2402      	movs	r4, #2
 8002dfc:	2500      	movs	r5, #0
 8002dfe:	2302      	movs	r3, #2
 8002e00:	2200      	movs	r2, #0
 8002e02:	2107      	movs	r1, #7
 8002e04:	9102      	str	r1, [sp, #8]
 8002e06:	9201      	str	r2, [sp, #4]
 8002e08:	9300      	str	r3, [sp, #0]
 8002e0a:	462b      	mov	r3, r5
 8002e0c:	4622      	mov	r2, r4
 8002e0e:	4601      	mov	r1, r0
 8002e10:	4882      	ldr	r0, [pc, #520]	@ (800301c <PIN_Setup+0x7e8>)
 8002e12:	f7ff fbc5 	bl	80025a0 <GPIO_Pin_Init>
			if(config->RX_Pin == USART3_RX_Pin.PB10)GPIO_Pin_Init(GPIOA, USART3_RX_Pin.PB10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	7a9b      	ldrb	r3, [r3, #10]
 8002e1a:	220a      	movs	r2, #10
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d10f      	bne.n	8002e40 <PIN_Setup+0x60c>
 8002e20:	200a      	movs	r0, #10
 8002e22:	2402      	movs	r4, #2
 8002e24:	2500      	movs	r5, #0
 8002e26:	2302      	movs	r3, #2
 8002e28:	2200      	movs	r2, #0
 8002e2a:	2107      	movs	r1, #7
 8002e2c:	9102      	str	r1, [sp, #8]
 8002e2e:	9201      	str	r2, [sp, #4]
 8002e30:	9300      	str	r3, [sp, #0]
 8002e32:	462b      	mov	r3, r5
 8002e34:	4622      	mov	r2, r4
 8002e36:	4601      	mov	r1, r0
 8002e38:	4877      	ldr	r0, [pc, #476]	@ (8003018 <PIN_Setup+0x7e4>)
 8002e3a:	f7ff fbb1 	bl	80025a0 <GPIO_Pin_Init>
 8002e3e:	e028      	b.n	8002e92 <PIN_Setup+0x65e>
			else if(config->RX_Pin == USART3_RX_Pin.PC11)GPIO_Pin_Init(GPIOB, USART3_RX_Pin.PC11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	7a9b      	ldrb	r3, [r3, #10]
 8002e44:	220b      	movs	r2, #11
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d10f      	bne.n	8002e6a <PIN_Setup+0x636>
 8002e4a:	200b      	movs	r0, #11
 8002e4c:	2402      	movs	r4, #2
 8002e4e:	2500      	movs	r5, #0
 8002e50:	2302      	movs	r3, #2
 8002e52:	2200      	movs	r2, #0
 8002e54:	2107      	movs	r1, #7
 8002e56:	9102      	str	r1, [sp, #8]
 8002e58:	9201      	str	r2, [sp, #4]
 8002e5a:	9300      	str	r3, [sp, #0]
 8002e5c:	462b      	mov	r3, r5
 8002e5e:	4622      	mov	r2, r4
 8002e60:	4601      	mov	r1, r0
 8002e62:	486e      	ldr	r0, [pc, #440]	@ (800301c <PIN_Setup+0x7e8>)
 8002e64:	f7ff fb9c 	bl	80025a0 <GPIO_Pin_Init>
 8002e68:	e013      	b.n	8002e92 <PIN_Setup+0x65e>
			else if(config->TX_Pin == USART3_TX_Pin.PD8)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PD8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	7a5b      	ldrb	r3, [r3, #9]
 8002e6e:	2208      	movs	r2, #8
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d10e      	bne.n	8002e92 <PIN_Setup+0x65e>
 8002e74:	2008      	movs	r0, #8
 8002e76:	2402      	movs	r4, #2
 8002e78:	2500      	movs	r5, #0
 8002e7a:	2302      	movs	r3, #2
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	2107      	movs	r1, #7
 8002e80:	9102      	str	r1, [sp, #8]
 8002e82:	9201      	str	r2, [sp, #4]
 8002e84:	9300      	str	r3, [sp, #0]
 8002e86:	462b      	mov	r3, r5
 8002e88:	4622      	mov	r2, r4
 8002e8a:	4601      	mov	r1, r0
 8002e8c:	4863      	ldr	r0, [pc, #396]	@ (800301c <PIN_Setup+0x7e8>)
 8002e8e:	f7ff fb87 	bl	80025a0 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.Synchronous))
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	7a1b      	ldrb	r3, [r3, #8]
 8002e96:	2202      	movs	r2, #2
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d128      	bne.n	8002eee <PIN_Setup+0x6ba>
				if(config->CLK_Pin == USART3_CLK_Pin.PB12)GPIO_Pin_Init(GPIOB, USART3_CLK_Pin.PB12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	7adb      	ldrb	r3, [r3, #11]
 8002ea0:	220c      	movs	r2, #12
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d10f      	bne.n	8002ec6 <PIN_Setup+0x692>
 8002ea6:	200c      	movs	r0, #12
 8002ea8:	2402      	movs	r4, #2
 8002eaa:	2500      	movs	r5, #0
 8002eac:	2302      	movs	r3, #2
 8002eae:	2200      	movs	r2, #0
 8002eb0:	2107      	movs	r1, #7
 8002eb2:	9102      	str	r1, [sp, #8]
 8002eb4:	9201      	str	r2, [sp, #4]
 8002eb6:	9300      	str	r3, [sp, #0]
 8002eb8:	462b      	mov	r3, r5
 8002eba:	4622      	mov	r2, r4
 8002ebc:	4601      	mov	r1, r0
 8002ebe:	4857      	ldr	r0, [pc, #348]	@ (800301c <PIN_Setup+0x7e8>)
 8002ec0:	f7ff fb6e 	bl	80025a0 <GPIO_Pin_Init>
 8002ec4:	e013      	b.n	8002eee <PIN_Setup+0x6ba>
				else if(config->CLK_Pin == USART3_CLK_Pin.PD10)GPIO_Pin_Init(GPIOD, USART3_CLK_Pin.PD10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	7adb      	ldrb	r3, [r3, #11]
 8002eca:	220a      	movs	r2, #10
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d10e      	bne.n	8002eee <PIN_Setup+0x6ba>
 8002ed0:	200a      	movs	r0, #10
 8002ed2:	2402      	movs	r4, #2
 8002ed4:	2500      	movs	r5, #0
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	2200      	movs	r2, #0
 8002eda:	2107      	movs	r1, #7
 8002edc:	9102      	str	r1, [sp, #8]
 8002ede:	9201      	str	r2, [sp, #4]
 8002ee0:	9300      	str	r3, [sp, #0]
 8002ee2:	462b      	mov	r3, r5
 8002ee4:	4622      	mov	r2, r4
 8002ee6:	4601      	mov	r1, r0
 8002ee8:	484d      	ldr	r0, [pc, #308]	@ (8003020 <PIN_Setup+0x7ec>)
 8002eea:	f7ff fb59 	bl	80025a0 <GPIO_Pin_Init>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	7bdb      	ldrb	r3, [r3, #15]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	f000 80ec 	beq.w	80030d2 <PIN_Setup+0x89e>
				if((config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_Enable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	7bdb      	ldrb	r3, [r3, #15]
 8002efe:	2201      	movs	r2, #1
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d004      	beq.n	8002f0e <PIN_Setup+0x6da>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	7bdb      	ldrb	r3, [r3, #15]
 8002f08:	2203      	movs	r2, #3
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d128      	bne.n	8002f60 <PIN_Setup+0x72c>
					if(config->CLK_Pin == USART3_CTS_Pin.PB13)GPIO_Pin_Init(GPIOB, USART3_CTS_Pin.PB13, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	7adb      	ldrb	r3, [r3, #11]
 8002f12:	2200      	movs	r2, #0
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d10f      	bne.n	8002f38 <PIN_Setup+0x704>
 8002f18:	2000      	movs	r0, #0
 8002f1a:	2402      	movs	r4, #2
 8002f1c:	2500      	movs	r5, #0
 8002f1e:	2302      	movs	r3, #2
 8002f20:	2200      	movs	r2, #0
 8002f22:	2107      	movs	r1, #7
 8002f24:	9102      	str	r1, [sp, #8]
 8002f26:	9201      	str	r2, [sp, #4]
 8002f28:	9300      	str	r3, [sp, #0]
 8002f2a:	462b      	mov	r3, r5
 8002f2c:	4622      	mov	r2, r4
 8002f2e:	4601      	mov	r1, r0
 8002f30:	483a      	ldr	r0, [pc, #232]	@ (800301c <PIN_Setup+0x7e8>)
 8002f32:	f7ff fb35 	bl	80025a0 <GPIO_Pin_Init>
 8002f36:	e013      	b.n	8002f60 <PIN_Setup+0x72c>
					else if(config->CLK_Pin == USART3_CTS_Pin.PD11)GPIO_Pin_Init(GPIOD, USART3_CTS_Pin.PD11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	7adb      	ldrb	r3, [r3, #11]
 8002f3c:	2203      	movs	r2, #3
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d10e      	bne.n	8002f60 <PIN_Setup+0x72c>
 8002f42:	2003      	movs	r0, #3
 8002f44:	2402      	movs	r4, #2
 8002f46:	2500      	movs	r5, #0
 8002f48:	2302      	movs	r3, #2
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	2107      	movs	r1, #7
 8002f4e:	9102      	str	r1, [sp, #8]
 8002f50:	9201      	str	r2, [sp, #4]
 8002f52:	9300      	str	r3, [sp, #0]
 8002f54:	462b      	mov	r3, r5
 8002f56:	4622      	mov	r2, r4
 8002f58:	4601      	mov	r1, r0
 8002f5a:	4831      	ldr	r0, [pc, #196]	@ (8003020 <PIN_Setup+0x7ec>)
 8002f5c:	f7ff fb20 	bl	80025a0 <GPIO_Pin_Init>
				if((config->hardware_flow == USART_Configuration.Hardware_Flow.RTS_Enable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	7bdb      	ldrb	r3, [r3, #15]
 8002f64:	2202      	movs	r2, #2
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d005      	beq.n	8002f76 <PIN_Setup+0x742>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	7bdb      	ldrb	r3, [r3, #15]
 8002f6e:	2203      	movs	r2, #3
 8002f70:	4293      	cmp	r3, r2
 8002f72:	f040 80ae 	bne.w	80030d2 <PIN_Setup+0x89e>
					if(config->CLK_Pin == USART3_RTS_Pin.PB14)GPIO_Pin_Init(GPIOB, USART3_RTS_Pin.PB14, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	7adb      	ldrb	r3, [r3, #11]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d10f      	bne.n	8002fa0 <PIN_Setup+0x76c>
 8002f80:	2001      	movs	r0, #1
 8002f82:	2402      	movs	r4, #2
 8002f84:	2500      	movs	r5, #0
 8002f86:	2302      	movs	r3, #2
 8002f88:	2200      	movs	r2, #0
 8002f8a:	2107      	movs	r1, #7
 8002f8c:	9102      	str	r1, [sp, #8]
 8002f8e:	9201      	str	r2, [sp, #4]
 8002f90:	9300      	str	r3, [sp, #0]
 8002f92:	462b      	mov	r3, r5
 8002f94:	4622      	mov	r2, r4
 8002f96:	4601      	mov	r1, r0
 8002f98:	4820      	ldr	r0, [pc, #128]	@ (800301c <PIN_Setup+0x7e8>)
 8002f9a:	f7ff fb01 	bl	80025a0 <GPIO_Pin_Init>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8002f9e:	e098      	b.n	80030d2 <PIN_Setup+0x89e>
					else if(config->CLK_Pin == USART3_RTS_Pin.PD12)GPIO_Pin_Init(GPIOD, USART3_RTS_Pin.PD12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	7adb      	ldrb	r3, [r3, #11]
 8002fa4:	2204      	movs	r2, #4
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	f040 8093 	bne.w	80030d2 <PIN_Setup+0x89e>
 8002fac:	2004      	movs	r0, #4
 8002fae:	2402      	movs	r4, #2
 8002fb0:	2500      	movs	r5, #0
 8002fb2:	2302      	movs	r3, #2
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	2107      	movs	r1, #7
 8002fb8:	9102      	str	r1, [sp, #8]
 8002fba:	9201      	str	r2, [sp, #4]
 8002fbc:	9300      	str	r3, [sp, #0]
 8002fbe:	462b      	mov	r3, r5
 8002fc0:	4622      	mov	r2, r4
 8002fc2:	4601      	mov	r1, r0
 8002fc4:	4816      	ldr	r0, [pc, #88]	@ (8003020 <PIN_Setup+0x7ec>)
 8002fc6:	f7ff faeb 	bl	80025a0 <GPIO_Pin_Init>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8002fca:	e082      	b.n	80030d2 <PIN_Setup+0x89e>
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	7a1b      	ldrb	r3, [r3, #8]
 8002fd0:	2206      	movs	r2, #6
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d009      	beq.n	8002fea <PIN_Setup+0x7b6>
		   (config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	7a1b      	ldrb	r3, [r3, #8]
 8002fda:	2207      	movs	r2, #7
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d004      	beq.n	8002fea <PIN_Setup+0x7b6>
		   (config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex) )
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	7a1b      	ldrb	r3, [r3, #8]
 8002fe4:	2203      	movs	r2, #3
		   (config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d174      	bne.n	80030d4 <PIN_Setup+0x8a0>
			if(config->TX_Pin == USART3_TX_Pin.PB11)GPIO_Pin_Init(GPIOA, USART3_TX_Pin.PB11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	7a5b      	ldrb	r3, [r3, #9]
 8002fee:	220b      	movs	r2, #11
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d117      	bne.n	8003024 <PIN_Setup+0x7f0>
 8002ff4:	200b      	movs	r0, #11
 8002ff6:	2402      	movs	r4, #2
 8002ff8:	2500      	movs	r5, #0
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	2107      	movs	r1, #7
 8003000:	9102      	str	r1, [sp, #8]
 8003002:	9201      	str	r2, [sp, #4]
 8003004:	9300      	str	r3, [sp, #0]
 8003006:	462b      	mov	r3, r5
 8003008:	4622      	mov	r2, r4
 800300a:	4601      	mov	r1, r0
 800300c:	4802      	ldr	r0, [pc, #8]	@ (8003018 <PIN_Setup+0x7e4>)
 800300e:	f7ff fac7 	bl	80025a0 <GPIO_Pin_Init>
 8003012:	e030      	b.n	8003076 <PIN_Setup+0x842>
 8003014:	40004800 	.word	0x40004800
 8003018:	40020000 	.word	0x40020000
 800301c:	40020400 	.word	0x40020400
 8003020:	40020c00 	.word	0x40020c00
			else if(config->TX_Pin == USART3_TX_Pin.PC10)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PC10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	7a5b      	ldrb	r3, [r3, #9]
 8003028:	220a      	movs	r2, #10
 800302a:	4293      	cmp	r3, r2
 800302c:	d10f      	bne.n	800304e <PIN_Setup+0x81a>
 800302e:	200a      	movs	r0, #10
 8003030:	2402      	movs	r4, #2
 8003032:	2500      	movs	r5, #0
 8003034:	2302      	movs	r3, #2
 8003036:	2200      	movs	r2, #0
 8003038:	2107      	movs	r1, #7
 800303a:	9102      	str	r1, [sp, #8]
 800303c:	9201      	str	r2, [sp, #4]
 800303e:	9300      	str	r3, [sp, #0]
 8003040:	462b      	mov	r3, r5
 8003042:	4622      	mov	r2, r4
 8003044:	4601      	mov	r1, r0
 8003046:	4825      	ldr	r0, [pc, #148]	@ (80030dc <PIN_Setup+0x8a8>)
 8003048:	f7ff faaa 	bl	80025a0 <GPIO_Pin_Init>
 800304c:	e013      	b.n	8003076 <PIN_Setup+0x842>
			else if(config->TX_Pin == USART3_TX_Pin.PD8)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PD8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	7a5b      	ldrb	r3, [r3, #9]
 8003052:	2208      	movs	r2, #8
 8003054:	4293      	cmp	r3, r2
 8003056:	d10e      	bne.n	8003076 <PIN_Setup+0x842>
 8003058:	2008      	movs	r0, #8
 800305a:	2402      	movs	r4, #2
 800305c:	2500      	movs	r5, #0
 800305e:	2302      	movs	r3, #2
 8003060:	2200      	movs	r2, #0
 8003062:	2107      	movs	r1, #7
 8003064:	9102      	str	r1, [sp, #8]
 8003066:	9201      	str	r2, [sp, #4]
 8003068:	9300      	str	r3, [sp, #0]
 800306a:	462b      	mov	r3, r5
 800306c:	4622      	mov	r2, r4
 800306e:	4601      	mov	r1, r0
 8003070:	481a      	ldr	r0, [pc, #104]	@ (80030dc <PIN_Setup+0x8a8>)
 8003072:	f7ff fa95 	bl	80025a0 <GPIO_Pin_Init>
			if(config->CLK_Pin == USART3_CLK_Pin.PB12)GPIO_Pin_Init(GPIOB, USART3_CLK_Pin.PB12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	7adb      	ldrb	r3, [r3, #11]
 800307a:	220c      	movs	r2, #12
 800307c:	4293      	cmp	r3, r2
 800307e:	d10f      	bne.n	80030a0 <PIN_Setup+0x86c>
 8003080:	200c      	movs	r0, #12
 8003082:	2402      	movs	r4, #2
 8003084:	2500      	movs	r5, #0
 8003086:	2302      	movs	r3, #2
 8003088:	2200      	movs	r2, #0
 800308a:	2107      	movs	r1, #7
 800308c:	9102      	str	r1, [sp, #8]
 800308e:	9201      	str	r2, [sp, #4]
 8003090:	9300      	str	r3, [sp, #0]
 8003092:	462b      	mov	r3, r5
 8003094:	4622      	mov	r2, r4
 8003096:	4601      	mov	r1, r0
 8003098:	4810      	ldr	r0, [pc, #64]	@ (80030dc <PIN_Setup+0x8a8>)
 800309a:	f7ff fa81 	bl	80025a0 <GPIO_Pin_Init>
}
 800309e:	e019      	b.n	80030d4 <PIN_Setup+0x8a0>
			else if(config->CLK_Pin == USART3_CLK_Pin.PD10)GPIO_Pin_Init(GPIOD, USART3_CLK_Pin.PD10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	7adb      	ldrb	r3, [r3, #11]
 80030a4:	220a      	movs	r2, #10
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d114      	bne.n	80030d4 <PIN_Setup+0x8a0>
 80030aa:	200a      	movs	r0, #10
 80030ac:	2402      	movs	r4, #2
 80030ae:	2500      	movs	r5, #0
 80030b0:	2302      	movs	r3, #2
 80030b2:	2200      	movs	r2, #0
 80030b4:	2107      	movs	r1, #7
 80030b6:	9102      	str	r1, [sp, #8]
 80030b8:	9201      	str	r2, [sp, #4]
 80030ba:	9300      	str	r3, [sp, #0]
 80030bc:	462b      	mov	r3, r5
 80030be:	4622      	mov	r2, r4
 80030c0:	4601      	mov	r1, r0
 80030c2:	4807      	ldr	r0, [pc, #28]	@ (80030e0 <PIN_Setup+0x8ac>)
 80030c4:	f7ff fa6c 	bl	80025a0 <GPIO_Pin_Init>
}
 80030c8:	e004      	b.n	80030d4 <PIN_Setup+0x8a0>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 80030ca:	bf00      	nop
 80030cc:	e002      	b.n	80030d4 <PIN_Setup+0x8a0>
			if((config->hardware_flow != USART_Configuration.Hardware_Flow.Disable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 80030ce:	bf00      	nop
 80030d0:	e000      	b.n	80030d4 <PIN_Setup+0x8a0>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 80030d2:	bf00      	nop
}
 80030d4:	bf00      	nop
 80030d6:	3708      	adds	r7, #8
 80030d8:	46bd      	mov	sp, r7
 80030da:	bdb0      	pop	{r4, r5, r7, pc}
 80030dc:	40020400 	.word	0x40020400
 80030e0:	40020c00 	.word	0x40020c00
 80030e4:	00000000 	.word	0x00000000

080030e8 <USART_Init>:

int8_t USART_Init(USART_Config *config)
{
 80030e8:	b5b0      	push	{r4, r5, r7, lr}
 80030ea:	b08a      	sub	sp, #40	@ 0x28
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
	USART_Clock_Enable(config);
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f7ff fb3b 	bl	800276c <USART_Clock_Enable>
	PIN_Setup(config);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f7ff fb9c 	bl	8002834 <PIN_Setup>

	usart_dma_instance_number = Get_USART_Instance_Number(config);
 80030fc:	6878      	ldr	r0, [r7, #4]
 80030fe:	f7ff faf3 	bl	80026e8 <Get_USART_Instance_Number>
 8003102:	4603      	mov	r3, r0
 8003104:	461a      	mov	r2, r3
 8003106:	4b9e      	ldr	r3, [pc, #632]	@ (8003380 <USART_Init+0x298>)
 8003108:	701a      	strb	r2, [r3, #0]
	if(usart_dma_instance_number == -1) return -1;
 800310a:	4b9d      	ldr	r3, [pc, #628]	@ (8003380 <USART_Init+0x298>)
 800310c:	f993 3000 	ldrsb.w	r3, [r3]
 8003110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003114:	d102      	bne.n	800311c <USART_Init+0x34>
 8003116:	f04f 33ff 	mov.w	r3, #4294967295
 800311a:	e3a2      	b.n	8003862 <USART_Init+0x77a>

//	USART1 -> CR1 |= USART_CR1_UE;

	double brr = (168000000.0/ (16.0 * 2.0 * (double)(config->baudrate)));
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	4618      	mov	r0, r3
 8003122:	f7fd f993 	bl	800044c <__aeabi_ui2d>
 8003126:	f04f 0200 	mov.w	r2, #0
 800312a:	4b96      	ldr	r3, [pc, #600]	@ (8003384 <USART_Init+0x29c>)
 800312c:	f7fd fa08 	bl	8000540 <__aeabi_dmul>
 8003130:	4602      	mov	r2, r0
 8003132:	460b      	mov	r3, r1
 8003134:	a190      	add	r1, pc, #576	@ (adr r1, 8003378 <USART_Init+0x290>)
 8003136:	e9d1 0100 	ldrd	r0, r1, [r1]
 800313a:	f7fd fb2b 	bl	8000794 <__aeabi_ddiv>
 800313e:	4602      	mov	r2, r0
 8003140:	460b      	mov	r3, r1
 8003142:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double div_frac, mantissa;
	separateFractionAndIntegral(brr, &div_frac, &mantissa);
 8003146:	f107 0208 	add.w	r2, r7, #8
 800314a:	f107 0310 	add.w	r3, r7, #16
 800314e:	4611      	mov	r1, r2
 8003150:	4618      	mov	r0, r3
 8003152:	ed97 0b08 	vldr	d0, [r7, #32]
 8003156:	f7ff faa1 	bl	800269c <separateFractionAndIntegral>

	int div_frac_1 = (int)(ceil(div_frac*16.0));
 800315a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800315e:	f04f 0200 	mov.w	r2, #0
 8003162:	4b89      	ldr	r3, [pc, #548]	@ (8003388 <USART_Init+0x2a0>)
 8003164:	f7fd f9ec 	bl	8000540 <__aeabi_dmul>
 8003168:	4602      	mov	r2, r0
 800316a:	460b      	mov	r3, r1
 800316c:	ec43 2b17 	vmov	d7, r2, r3
 8003170:	eeb0 0a47 	vmov.f32	s0, s14
 8003174:	eef0 0a67 	vmov.f32	s1, s15
 8003178:	f001 f8e2 	bl	8004340 <ceil>
 800317c:	ec53 2b10 	vmov	r2, r3, d0
 8003180:	4610      	mov	r0, r2
 8003182:	4619      	mov	r1, r3
 8003184:	f7fd fc76 	bl	8000a74 <__aeabi_d2iz>
 8003188:	4603      	mov	r3, r0
 800318a:	61fb      	str	r3, [r7, #28]
	int mantissa_1 = (int)(ceil(mantissa));
 800318c:	ed97 7b02 	vldr	d7, [r7, #8]
 8003190:	eeb0 0a47 	vmov.f32	s0, s14
 8003194:	eef0 0a67 	vmov.f32	s1, s15
 8003198:	f001 f8d2 	bl	8004340 <ceil>
 800319c:	ec53 2b10 	vmov	r2, r3, d0
 80031a0:	4610      	mov	r0, r2
 80031a2:	4619      	mov	r1, r3
 80031a4:	f7fd fc66 	bl	8000a74 <__aeabi_d2iz>
 80031a8:	4603      	mov	r3, r0
 80031aa:	61bb      	str	r3, [r7, #24]

	config->Port->BRR = (mantissa_1<<4)|(div_frac_1);
 80031ac:	69bb      	ldr	r3, [r7, #24]
 80031ae:	011a      	lsls	r2, r3, #4
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	431a      	orrs	r2, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	609a      	str	r2, [r3, #8]
	config->Port->CR1 |= config->parity;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	68da      	ldr	r2, [r3, #12]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	7c9b      	ldrb	r3, [r3, #18]
 80031c4:	4619      	mov	r1, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	430a      	orrs	r2, r1
 80031cc:	60da      	str	r2, [r3, #12]

	if(config -> interrupt == USART_Configuration.Interrupt_Type.Disable)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	7b9b      	ldrb	r3, [r3, #14]
 80031d2:	461a      	mov	r2, r3
 80031d4:	2300      	movs	r3, #0
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d11a      	bne.n	8003210 <USART_Init+0x128>
	{
		config -> Port -> CR1 &= ~(USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE | USART_CR1_RXNEIE | USART_CR1_IDLEIE);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	68da      	ldr	r2, [r3, #12]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f422 72f8 	bic.w	r2, r2, #496	@ 0x1f0
 80031e8:	60da      	str	r2, [r3, #12]
		config -> Port -> CR2 &= ~(USART_CR2_LBDIE);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	691a      	ldr	r2, [r3, #16]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031f8:	611a      	str	r2, [r3, #16]
		config -> Port -> CR3 &= ~(USART_CR3_CTSIE | USART_CR3_EIE);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	695b      	ldr	r3, [r3, #20]
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	6812      	ldr	r2, [r2, #0]
 8003204:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003208:	f023 0301 	bic.w	r3, r3, #1
 800320c:	6153      	str	r3, [r2, #20]
 800320e:	e0cf      	b.n	80033b0 <USART_Init+0x2c8>
	}
	else
	{
		if((config->interrupt & USART_Configuration.Interrupt_Type.Parity_Enable) == USART_Configuration.Interrupt_Type.Parity_Enable)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	7b9b      	ldrb	r3, [r3, #14]
 8003214:	461a      	mov	r2, r3
 8003216:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800321a:	4013      	ands	r3, r2
 800321c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003220:	4293      	cmp	r3, r2
 8003222:	d107      	bne.n	8003234 <USART_Init+0x14c>
		{
			config -> Port -> CR1 |= USART_CR1_PEIE;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	68da      	ldr	r2, [r3, #12]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003232:	60da      	str	r2, [r3, #12]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.Transmit_Empty_Enable) == USART_Configuration.Interrupt_Type.Transmit_Empty_Enable)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	7b9b      	ldrb	r3, [r3, #14]
 8003238:	461a      	mov	r2, r3
 800323a:	2380      	movs	r3, #128	@ 0x80
 800323c:	4013      	ands	r3, r2
 800323e:	2280      	movs	r2, #128	@ 0x80
 8003240:	4293      	cmp	r3, r2
 8003242:	d107      	bne.n	8003254 <USART_Init+0x16c>
		{
			config -> Port -> CR1 |= USART_CR1_TXEIE;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	68da      	ldr	r2, [r3, #12]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003252:	60da      	str	r2, [r3, #12]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.Transmission_Complete_Enable) == USART_Configuration.Interrupt_Type.Transmission_Complete_Enable)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	7b9b      	ldrb	r3, [r3, #14]
 8003258:	461a      	mov	r2, r3
 800325a:	2340      	movs	r3, #64	@ 0x40
 800325c:	4013      	ands	r3, r2
 800325e:	2240      	movs	r2, #64	@ 0x40
 8003260:	4293      	cmp	r3, r2
 8003262:	d107      	bne.n	8003274 <USART_Init+0x18c>
		{
			config -> Port -> CR1 |= USART_CR1_TCIE;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68da      	ldr	r2, [r3, #12]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003272:	60da      	str	r2, [r3, #12]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.Receiver_Empty_Enable) == USART_Configuration.Interrupt_Type.Receiver_Empty_Enable)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	7b9b      	ldrb	r3, [r3, #14]
 8003278:	461a      	mov	r2, r3
 800327a:	2320      	movs	r3, #32
 800327c:	4013      	ands	r3, r2
 800327e:	2220      	movs	r2, #32
 8003280:	4293      	cmp	r3, r2
 8003282:	d107      	bne.n	8003294 <USART_Init+0x1ac>
		{
			config -> Port -> CR1 |= USART_CR1_RXNEIE;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	68da      	ldr	r2, [r3, #12]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f042 0220 	orr.w	r2, r2, #32
 8003292:	60da      	str	r2, [r3, #12]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.IDLE_Enable) == USART_Configuration.Interrupt_Type.IDLE_Enable)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	7b9b      	ldrb	r3, [r3, #14]
 8003298:	461a      	mov	r2, r3
 800329a:	2310      	movs	r3, #16
 800329c:	4013      	ands	r3, r2
 800329e:	2210      	movs	r2, #16
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d107      	bne.n	80032b4 <USART_Init+0x1cc>
		{
			config -> Port -> CR1 |= USART_CR1_IDLEIE;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	68da      	ldr	r2, [r3, #12]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f042 0210 	orr.w	r2, r2, #16
 80032b2:	60da      	str	r2, [r3, #12]
		}

		if((config->interrupt & USART_Configuration.Interrupt_Type.LIN_Break_Detection_Enable) == USART_Configuration.Interrupt_Type.LIN_Break_Detection_Enable)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	7b9b      	ldrb	r3, [r3, #14]
 80032b8:	461a      	mov	r2, r3
 80032ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80032be:	4013      	ands	r3, r2
 80032c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d107      	bne.n	80032d8 <USART_Init+0x1f0>
		{
			config -> Port -> CR2 |= USART_CR2_LBDIE;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	691a      	ldr	r2, [r3, #16]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80032d6:	611a      	str	r2, [r3, #16]
		}

		if((config->interrupt & USART_Configuration.Interrupt_Type.CTS_Enable) == USART_Configuration.Interrupt_Type.CTS_Enable)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	7b9b      	ldrb	r3, [r3, #14]
 80032dc:	461a      	mov	r2, r3
 80032de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80032e2:	4013      	ands	r3, r2
 80032e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d107      	bne.n	80032fc <USART_Init+0x214>
		{
			config -> Port -> CR3 |= USART_CR3_CTSIE;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	695a      	ldr	r2, [r3, #20]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80032fa:	615a      	str	r2, [r3, #20]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.Error_Enable) == USART_Configuration.Interrupt_Type.Error_Enable)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	7b9b      	ldrb	r3, [r3, #14]
 8003300:	461a      	mov	r2, r3
 8003302:	2301      	movs	r3, #1
 8003304:	4013      	ands	r3, r2
 8003306:	2201      	movs	r2, #1
 8003308:	4293      	cmp	r3, r2
 800330a:	d107      	bne.n	800331c <USART_Init+0x234>
		{
			config -> Port -> CR3 |= USART_CR3_EIE;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	695a      	ldr	r2, [r3, #20]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f042 0201 	orr.w	r2, r2, #1
 800331a:	615a      	str	r2, [r3, #20]
		}

		if(config -> Port == USART1)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a1a      	ldr	r2, [pc, #104]	@ (800338c <USART_Init+0x2a4>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d103      	bne.n	800332e <USART_Init+0x246>
		{
			NVIC_EnableIRQ(USART1_IRQn);
 8003326:	2025      	movs	r0, #37	@ 0x25
 8003328:	f7ff f99a 	bl	8002660 <__NVIC_EnableIRQ>
 800332c:	e040      	b.n	80033b0 <USART_Init+0x2c8>
		}
		else if(config -> Port == USART2)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a17      	ldr	r2, [pc, #92]	@ (8003390 <USART_Init+0x2a8>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d103      	bne.n	8003340 <USART_Init+0x258>
		{
			NVIC_EnableIRQ(USART2_IRQn);
 8003338:	2026      	movs	r0, #38	@ 0x26
 800333a:	f7ff f991 	bl	8002660 <__NVIC_EnableIRQ>
 800333e:	e037      	b.n	80033b0 <USART_Init+0x2c8>
		}
		else if(config -> Port == USART3)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a13      	ldr	r2, [pc, #76]	@ (8003394 <USART_Init+0x2ac>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d103      	bne.n	8003352 <USART_Init+0x26a>
		{
			NVIC_EnableIRQ(USART3_IRQn);
 800334a:	2027      	movs	r0, #39	@ 0x27
 800334c:	f7ff f988 	bl	8002660 <__NVIC_EnableIRQ>
 8003350:	e02e      	b.n	80033b0 <USART_Init+0x2c8>
		}
		else if(config -> Port == UART4)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a10      	ldr	r2, [pc, #64]	@ (8003398 <USART_Init+0x2b0>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d103      	bne.n	8003364 <USART_Init+0x27c>
		{
			NVIC_EnableIRQ(UART4_IRQn);
 800335c:	2034      	movs	r0, #52	@ 0x34
 800335e:	f7ff f97f 	bl	8002660 <__NVIC_EnableIRQ>
 8003362:	e025      	b.n	80033b0 <USART_Init+0x2c8>
		}
		else if(config -> Port == UART5)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a0c      	ldr	r2, [pc, #48]	@ (800339c <USART_Init+0x2b4>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d118      	bne.n	80033a0 <USART_Init+0x2b8>
		{
			NVIC_EnableIRQ(UART5_IRQn);
 800336e:	2035      	movs	r0, #53	@ 0x35
 8003370:	f7ff f976 	bl	8002660 <__NVIC_EnableIRQ>
 8003374:	e01c      	b.n	80033b0 <USART_Init+0x2c8>
 8003376:	bf00      	nop
 8003378:	00000000 	.word	0x00000000
 800337c:	41a406f4 	.word	0x41a406f4
 8003380:	20000538 	.word	0x20000538
 8003384:	40400000 	.word	0x40400000
 8003388:	40300000 	.word	0x40300000
 800338c:	40011000 	.word	0x40011000
 8003390:	40004400 	.word	0x40004400
 8003394:	40004800 	.word	0x40004800
 8003398:	40004c00 	.word	0x40004c00
 800339c:	40005000 	.word	0x40005000
		}
		else if(config -> Port == USART6)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4aa8      	ldr	r2, [pc, #672]	@ (8003648 <USART_Init+0x560>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d102      	bne.n	80033b0 <USART_Init+0x2c8>
		{
			NVIC_EnableIRQ(USART6_IRQn);
 80033aa:	2047      	movs	r0, #71	@ 0x47
 80033ac:	f7ff f958 	bl	8002660 <__NVIC_EnableIRQ>
		}

	}


	config->Port->CR2 |= config->stop_bits;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	691a      	ldr	r2, [r3, #16]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	7c1b      	ldrb	r3, [r3, #16]
 80033ba:	4619      	mov	r1, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	430a      	orrs	r2, r1
 80033c2:	611a      	str	r2, [r3, #16]

	if((config->dma_enable & USART_Configuration.DMA_Enable.RX_Enable) == USART_Configuration.DMA_Enable.RX_Enable)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	7c5b      	ldrb	r3, [r3, #17]
 80033c8:	2202      	movs	r2, #2
 80033ca:	4013      	ands	r3, r2
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	2202      	movs	r2, #2
 80033d0:	4293      	cmp	r3, r2
 80033d2:	f040 80f8 	bne.w	80035c6 <USART_Init+0x4de>
	{
		config -> Port -> CR3 |= USART_CR3_DMAR;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	695a      	ldr	r2, [r3, #20]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80033e4:	615a      	str	r2, [r3, #20]

		if(config->Port == USART1)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a98      	ldr	r2, [pc, #608]	@ (800364c <USART_Init+0x564>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d108      	bne.n	8003402 <USART_Init+0x31a>
		{
			xUSART_RX[0].Request = DMA_Configuration.Request.USART1_RX;
 80033f0:	4a97      	ldr	r2, [pc, #604]	@ (8003650 <USART_Init+0x568>)
 80033f2:	4b98      	ldr	r3, [pc, #608]	@ (8003654 <USART_Init+0x56c>)
 80033f4:	4614      	mov	r4, r2
 80033f6:	33c0      	adds	r3, #192	@ 0xc0
 80033f8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80033fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003400:	e03e      	b.n	8003480 <USART_Init+0x398>
		}
		else if(config->Port == USART2)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a94      	ldr	r2, [pc, #592]	@ (8003658 <USART_Init+0x570>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d107      	bne.n	800341c <USART_Init+0x334>
		{
			xUSART_RX[1].Request = DMA_Configuration.Request.USART2_RX;
 800340c:	4b90      	ldr	r3, [pc, #576]	@ (8003650 <USART_Init+0x568>)
 800340e:	4a91      	ldr	r2, [pc, #580]	@ (8003654 <USART_Init+0x56c>)
 8003410:	3338      	adds	r3, #56	@ 0x38
 8003412:	32d8      	adds	r2, #216	@ 0xd8
 8003414:	ca07      	ldmia	r2, {r0, r1, r2}
 8003416:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800341a:	e031      	b.n	8003480 <USART_Init+0x398>
		}
		else if(config->Port == USART3)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a8e      	ldr	r2, [pc, #568]	@ (800365c <USART_Init+0x574>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d107      	bne.n	8003436 <USART_Init+0x34e>
		{
			xUSART_RX[2].Request = DMA_Configuration.Request.USART3_RX;
 8003426:	4b8a      	ldr	r3, [pc, #552]	@ (8003650 <USART_Init+0x568>)
 8003428:	4a8a      	ldr	r2, [pc, #552]	@ (8003654 <USART_Init+0x56c>)
 800342a:	3370      	adds	r3, #112	@ 0x70
 800342c:	32f0      	adds	r2, #240	@ 0xf0
 800342e:	ca07      	ldmia	r2, {r0, r1, r2}
 8003430:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003434:	e024      	b.n	8003480 <USART_Init+0x398>
		}
		else if(config->Port == UART4)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a89      	ldr	r2, [pc, #548]	@ (8003660 <USART_Init+0x578>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d108      	bne.n	8003452 <USART_Init+0x36a>
		{
			xUSART_RX[3].Request = DMA_Configuration.Request.UART4_RX;
 8003440:	4b83      	ldr	r3, [pc, #524]	@ (8003650 <USART_Init+0x568>)
 8003442:	4a84      	ldr	r2, [pc, #528]	@ (8003654 <USART_Init+0x56c>)
 8003444:	33a8      	adds	r3, #168	@ 0xa8
 8003446:	f502 7284 	add.w	r2, r2, #264	@ 0x108
 800344a:	ca07      	ldmia	r2, {r0, r1, r2}
 800344c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003450:	e016      	b.n	8003480 <USART_Init+0x398>
		}
		else if(config->Port == UART5)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a83      	ldr	r2, [pc, #524]	@ (8003664 <USART_Init+0x57c>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d108      	bne.n	800346e <USART_Init+0x386>
		{
			xUSART_RX[4].Request = DMA_Configuration.Request.UART5_RX;
 800345c:	4b7c      	ldr	r3, [pc, #496]	@ (8003650 <USART_Init+0x568>)
 800345e:	4a7d      	ldr	r2, [pc, #500]	@ (8003654 <USART_Init+0x56c>)
 8003460:	33e0      	adds	r3, #224	@ 0xe0
 8003462:	f502 7290 	add.w	r2, r2, #288	@ 0x120
 8003466:	ca07      	ldmia	r2, {r0, r1, r2}
 8003468:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800346c:	e008      	b.n	8003480 <USART_Init+0x398>
		}
		else
		{
			xUSART_RX[5].Request = DMA_Configuration.Request.UART6_RX;
 800346e:	4b78      	ldr	r3, [pc, #480]	@ (8003650 <USART_Init+0x568>)
 8003470:	4a78      	ldr	r2, [pc, #480]	@ (8003654 <USART_Init+0x56c>)
 8003472:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 8003476:	f502 729c 	add.w	r2, r2, #312	@ 0x138
 800347a:	ca07      	ldmia	r2, {r0, r1, r2}
 800347c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		}

		xUSART_RX[usart_dma_instance_number].circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8003480:	4b79      	ldr	r3, [pc, #484]	@ (8003668 <USART_Init+0x580>)
 8003482:	f993 3000 	ldrsb.w	r3, [r3]
 8003486:	4618      	mov	r0, r3
 8003488:	2200      	movs	r2, #0
 800348a:	4971      	ldr	r1, [pc, #452]	@ (8003650 <USART_Init+0x568>)
 800348c:	4603      	mov	r3, r0
 800348e:	00db      	lsls	r3, r3, #3
 8003490:	1a1b      	subs	r3, r3, r0
 8003492:	00db      	lsls	r3, r3, #3
 8003494:	440b      	add	r3, r1
 8003496:	3318      	adds	r3, #24
 8003498:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 800349a:	4b73      	ldr	r3, [pc, #460]	@ (8003668 <USART_Init+0x580>)
 800349c:	f993 3000 	ldrsb.w	r3, [r3]
 80034a0:	4618      	mov	r0, r3
 80034a2:	2200      	movs	r2, #0
 80034a4:	496a      	ldr	r1, [pc, #424]	@ (8003650 <USART_Init+0x568>)
 80034a6:	4603      	mov	r3, r0
 80034a8:	00db      	lsls	r3, r3, #3
 80034aa:	1a1b      	subs	r3, r3, r0
 80034ac:	00db      	lsls	r3, r3, #3
 80034ae:	440b      	add	r3, r1
 80034b0:	330c      	adds	r3, #12
 80034b2:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete | DMA_Configuration.DMA_Interrupts.Transfer_Error;
 80034b4:	2210      	movs	r2, #16
 80034b6:	2304      	movs	r3, #4
 80034b8:	496b      	ldr	r1, [pc, #428]	@ (8003668 <USART_Init+0x580>)
 80034ba:	f991 1000 	ldrsb.w	r1, [r1]
 80034be:	4608      	mov	r0, r1
 80034c0:	431a      	orrs	r2, r3
 80034c2:	4963      	ldr	r1, [pc, #396]	@ (8003650 <USART_Init+0x568>)
 80034c4:	4603      	mov	r3, r0
 80034c6:	00db      	lsls	r3, r3, #3
 80034c8:	1a1b      	subs	r3, r3, r0
 80034ca:	00db      	lsls	r3, r3, #3
 80034cc:	440b      	add	r3, r1
 80034ce:	331c      	adds	r3, #28
 80034d0:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 80034d2:	4b65      	ldr	r3, [pc, #404]	@ (8003668 <USART_Init+0x580>)
 80034d4:	f993 3000 	ldrsb.w	r3, [r3]
 80034d8:	4618      	mov	r0, r3
 80034da:	2200      	movs	r2, #0
 80034dc:	495c      	ldr	r1, [pc, #368]	@ (8003650 <USART_Init+0x568>)
 80034de:	4603      	mov	r3, r0
 80034e0:	00db      	lsls	r3, r3, #3
 80034e2:	1a1b      	subs	r3, r3, r0
 80034e4:	00db      	lsls	r3, r3, #3
 80034e6:	440b      	add	r3, r1
 80034e8:	3328      	adds	r3, #40	@ 0x28
 80034ea:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.byte;
 80034ec:	4b5e      	ldr	r3, [pc, #376]	@ (8003668 <USART_Init+0x580>)
 80034ee:	f993 3000 	ldrsb.w	r3, [r3]
 80034f2:	4618      	mov	r0, r3
 80034f4:	2200      	movs	r2, #0
 80034f6:	4956      	ldr	r1, [pc, #344]	@ (8003650 <USART_Init+0x568>)
 80034f8:	4603      	mov	r3, r0
 80034fa:	00db      	lsls	r3, r3, #3
 80034fc:	1a1b      	subs	r3, r3, r0
 80034fe:	00db      	lsls	r3, r3, #3
 8003500:	440b      	add	r3, r1
 8003502:	3324      	adds	r3, #36	@ 0x24
 8003504:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 8003506:	2200      	movs	r2, #0
 8003508:	4b57      	ldr	r3, [pc, #348]	@ (8003668 <USART_Init+0x580>)
 800350a:	f993 3000 	ldrsb.w	r3, [r3]
 800350e:	4619      	mov	r1, r3
 8003510:	b290      	uxth	r0, r2
 8003512:	4a4f      	ldr	r2, [pc, #316]	@ (8003650 <USART_Init+0x568>)
 8003514:	460b      	mov	r3, r1
 8003516:	00db      	lsls	r3, r3, #3
 8003518:	1a5b      	subs	r3, r3, r1
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	4413      	add	r3, r2
 800351e:	3322      	adds	r3, #34	@ 0x22
 8003520:	4602      	mov	r2, r0
 8003522:	801a      	strh	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 8003524:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003528:	4b4f      	ldr	r3, [pc, #316]	@ (8003668 <USART_Init+0x580>)
 800352a:	f993 3000 	ldrsb.w	r3, [r3]
 800352e:	4619      	mov	r1, r3
 8003530:	b290      	uxth	r0, r2
 8003532:	4a47      	ldr	r2, [pc, #284]	@ (8003650 <USART_Init+0x568>)
 8003534:	460b      	mov	r3, r1
 8003536:	00db      	lsls	r3, r3, #3
 8003538:	1a5b      	subs	r3, r3, r1
 800353a:	00db      	lsls	r3, r3, #3
 800353c:	4413      	add	r3, r2
 800353e:	3320      	adds	r3, #32
 8003540:	4602      	mov	r2, r0
 8003542:	801a      	strh	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].priority_level = DMA_Configuration.Priority_Level.High;
 8003544:	4b48      	ldr	r3, [pc, #288]	@ (8003668 <USART_Init+0x580>)
 8003546:	f993 3000 	ldrsb.w	r3, [r3]
 800354a:	4618      	mov	r0, r3
 800354c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003550:	493f      	ldr	r1, [pc, #252]	@ (8003650 <USART_Init+0x568>)
 8003552:	4603      	mov	r3, r0
 8003554:	00db      	lsls	r3, r3, #3
 8003556:	1a1b      	subs	r3, r3, r0
 8003558:	00db      	lsls	r3, r3, #3
 800355a:	440b      	add	r3, r1
 800355c:	3314      	adds	r3, #20
 800355e:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].transfer_direction = DMA_Configuration.Transfer_Direction.Peripheral_to_memory;
 8003560:	4b41      	ldr	r3, [pc, #260]	@ (8003668 <USART_Init+0x580>)
 8003562:	f993 3000 	ldrsb.w	r3, [r3]
 8003566:	4618      	mov	r0, r3
 8003568:	2200      	movs	r2, #0
 800356a:	4939      	ldr	r1, [pc, #228]	@ (8003650 <USART_Init+0x568>)
 800356c:	4603      	mov	r3, r0
 800356e:	00db      	lsls	r3, r3, #3
 8003570:	1a1b      	subs	r3, r3, r0
 8003572:	00db      	lsls	r3, r3, #3
 8003574:	440b      	add	r3, r1
 8003576:	3310      	adds	r3, #16
 8003578:	601a      	str	r2, [r3, #0]
		config ->USART_DMA_Instance_RX = xUSART_RX[usart_dma_instance_number];
 800357a:	4b3b      	ldr	r3, [pc, #236]	@ (8003668 <USART_Init+0x580>)
 800357c:	f993 3000 	ldrsb.w	r3, [r3]
 8003580:	4618      	mov	r0, r3
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	4932      	ldr	r1, [pc, #200]	@ (8003650 <USART_Init+0x568>)
 8003586:	4603      	mov	r3, r0
 8003588:	00db      	lsls	r3, r3, #3
 800358a:	1a1b      	subs	r3, r3, r0
 800358c:	00db      	lsls	r3, r3, #3
 800358e:	440b      	add	r3, r1
 8003590:	f102 044c 	add.w	r4, r2, #76	@ 0x4c
 8003594:	461d      	mov	r5, r3
 8003596:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003598:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800359a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800359c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800359e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035a2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80035a6:	e884 0003 	stmia.w	r4, {r0, r1}
		DMA_Init(&xUSART_RX[usart_dma_instance_number]);
 80035aa:	4b2f      	ldr	r3, [pc, #188]	@ (8003668 <USART_Init+0x580>)
 80035ac:	f993 3000 	ldrsb.w	r3, [r3]
 80035b0:	461a      	mov	r2, r3
 80035b2:	4613      	mov	r3, r2
 80035b4:	00db      	lsls	r3, r3, #3
 80035b6:	1a9b      	subs	r3, r3, r2
 80035b8:	00db      	lsls	r3, r3, #3
 80035ba:	4a25      	ldr	r2, [pc, #148]	@ (8003650 <USART_Init+0x568>)
 80035bc:	4413      	add	r3, r2
 80035be:	4618      	mov	r0, r3
 80035c0:	f7fe fcde 	bl	8001f80 <DMA_Init>
 80035c4:	e007      	b.n	80035d6 <USART_Init+0x4ee>
	}
	else
	{
		config -> Port  -> CR3 &= ~USART_CR3_DMAR;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	695a      	ldr	r2, [r3, #20]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80035d4:	615a      	str	r2, [r3, #20]
	}

	if((config->dma_enable & USART_Configuration.DMA_Enable.TX_Enable) == USART_Configuration.DMA_Enable.TX_Enable)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	7c5b      	ldrb	r3, [r3, #17]
 80035da:	2201      	movs	r2, #1
 80035dc:	4013      	ands	r3, r2
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	2201      	movs	r2, #1
 80035e2:	4293      	cmp	r3, r2
 80035e4:	f040 810a 	bne.w	80037fc <USART_Init+0x714>
	{

		config -> Port  -> CR3 |= USART_CR3_DMAT;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	695a      	ldr	r2, [r3, #20]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80035f6:	615a      	str	r2, [r3, #20]

		if(config->Port == USART1)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a13      	ldr	r2, [pc, #76]	@ (800364c <USART_Init+0x564>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d108      	bne.n	8003614 <USART_Init+0x52c>
		{
			xUSART_TX[0].Request = DMA_Configuration.Request.USART1_TX;
 8003602:	4a1a      	ldr	r2, [pc, #104]	@ (800366c <USART_Init+0x584>)
 8003604:	4b13      	ldr	r3, [pc, #76]	@ (8003654 <USART_Init+0x56c>)
 8003606:	4614      	mov	r4, r2
 8003608:	33cc      	adds	r3, #204	@ 0xcc
 800360a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800360e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003612:	e052      	b.n	80036ba <USART_Init+0x5d2>
		}
		else if(config->Port == USART2)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a0f      	ldr	r2, [pc, #60]	@ (8003658 <USART_Init+0x570>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d107      	bne.n	800362e <USART_Init+0x546>
		{
			xUSART_TX[1].Request = DMA_Configuration.Request.USART2_TX;
 800361e:	4b13      	ldr	r3, [pc, #76]	@ (800366c <USART_Init+0x584>)
 8003620:	4a0c      	ldr	r2, [pc, #48]	@ (8003654 <USART_Init+0x56c>)
 8003622:	3338      	adds	r3, #56	@ 0x38
 8003624:	32e4      	adds	r2, #228	@ 0xe4
 8003626:	ca07      	ldmia	r2, {r0, r1, r2}
 8003628:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800362c:	e045      	b.n	80036ba <USART_Init+0x5d2>
		}
		else if(config->Port == USART3)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a0a      	ldr	r2, [pc, #40]	@ (800365c <USART_Init+0x574>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d11b      	bne.n	8003670 <USART_Init+0x588>
		{
			xUSART_TX[2].Request = DMA_Configuration.Request.USART3_TX;
 8003638:	4b0c      	ldr	r3, [pc, #48]	@ (800366c <USART_Init+0x584>)
 800363a:	4a06      	ldr	r2, [pc, #24]	@ (8003654 <USART_Init+0x56c>)
 800363c:	3370      	adds	r3, #112	@ 0x70
 800363e:	32fc      	adds	r2, #252	@ 0xfc
 8003640:	ca07      	ldmia	r2, {r0, r1, r2}
 8003642:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003646:	e038      	b.n	80036ba <USART_Init+0x5d2>
 8003648:	40011400 	.word	0x40011400
 800364c:	40011000 	.word	0x40011000
 8003650:	20000298 	.word	0x20000298
 8003654:	08004458 	.word	0x08004458
 8003658:	40004400 	.word	0x40004400
 800365c:	40004800 	.word	0x40004800
 8003660:	40004c00 	.word	0x40004c00
 8003664:	40005000 	.word	0x40005000
 8003668:	20000538 	.word	0x20000538
 800366c:	200003e8 	.word	0x200003e8
		}
		else if(config->Port == UART4)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a7d      	ldr	r2, [pc, #500]	@ (800386c <USART_Init+0x784>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d108      	bne.n	800368c <USART_Init+0x5a4>
		{
			xUSART_TX[3].Request = DMA_Configuration.Request.UART4_TX;
 800367a:	4b7d      	ldr	r3, [pc, #500]	@ (8003870 <USART_Init+0x788>)
 800367c:	4a7d      	ldr	r2, [pc, #500]	@ (8003874 <USART_Init+0x78c>)
 800367e:	33a8      	adds	r3, #168	@ 0xa8
 8003680:	f502 728a 	add.w	r2, r2, #276	@ 0x114
 8003684:	ca07      	ldmia	r2, {r0, r1, r2}
 8003686:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800368a:	e016      	b.n	80036ba <USART_Init+0x5d2>
		}
		else if(config->Port == UART5)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a79      	ldr	r2, [pc, #484]	@ (8003878 <USART_Init+0x790>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d108      	bne.n	80036a8 <USART_Init+0x5c0>
		{
			xUSART_TX[4].Request = DMA_Configuration.Request.UART5_TX;
 8003696:	4b76      	ldr	r3, [pc, #472]	@ (8003870 <USART_Init+0x788>)
 8003698:	4a76      	ldr	r2, [pc, #472]	@ (8003874 <USART_Init+0x78c>)
 800369a:	33e0      	adds	r3, #224	@ 0xe0
 800369c:	f502 7296 	add.w	r2, r2, #300	@ 0x12c
 80036a0:	ca07      	ldmia	r2, {r0, r1, r2}
 80036a2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80036a6:	e008      	b.n	80036ba <USART_Init+0x5d2>
		}
		else
		{
			xUSART_TX[5].Request = DMA_Configuration.Request.UART6_TX;
 80036a8:	4b71      	ldr	r3, [pc, #452]	@ (8003870 <USART_Init+0x788>)
 80036aa:	4a72      	ldr	r2, [pc, #456]	@ (8003874 <USART_Init+0x78c>)
 80036ac:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 80036b0:	f502 72a2 	add.w	r2, r2, #324	@ 0x144
 80036b4:	ca07      	ldmia	r2, {r0, r1, r2}
 80036b6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		}

		xUSART_TX[usart_dma_instance_number].circular_mode = DMA_Configuration.Circular_Mode.Disable;
 80036ba:	4b70      	ldr	r3, [pc, #448]	@ (800387c <USART_Init+0x794>)
 80036bc:	f993 3000 	ldrsb.w	r3, [r3]
 80036c0:	4618      	mov	r0, r3
 80036c2:	2200      	movs	r2, #0
 80036c4:	496a      	ldr	r1, [pc, #424]	@ (8003870 <USART_Init+0x788>)
 80036c6:	4603      	mov	r3, r0
 80036c8:	00db      	lsls	r3, r3, #3
 80036ca:	1a1b      	subs	r3, r3, r0
 80036cc:	00db      	lsls	r3, r3, #3
 80036ce:	440b      	add	r3, r1
 80036d0:	3318      	adds	r3, #24
 80036d2:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 80036d4:	4b69      	ldr	r3, [pc, #420]	@ (800387c <USART_Init+0x794>)
 80036d6:	f993 3000 	ldrsb.w	r3, [r3]
 80036da:	4618      	mov	r0, r3
 80036dc:	2200      	movs	r2, #0
 80036de:	4964      	ldr	r1, [pc, #400]	@ (8003870 <USART_Init+0x788>)
 80036e0:	4603      	mov	r3, r0
 80036e2:	00db      	lsls	r3, r3, #3
 80036e4:	1a1b      	subs	r3, r3, r0
 80036e6:	00db      	lsls	r3, r3, #3
 80036e8:	440b      	add	r3, r1
 80036ea:	330c      	adds	r3, #12
 80036ec:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete ;
 80036ee:	4b63      	ldr	r3, [pc, #396]	@ (800387c <USART_Init+0x794>)
 80036f0:	f993 3000 	ldrsb.w	r3, [r3]
 80036f4:	4618      	mov	r0, r3
 80036f6:	2210      	movs	r2, #16
 80036f8:	495d      	ldr	r1, [pc, #372]	@ (8003870 <USART_Init+0x788>)
 80036fa:	4603      	mov	r3, r0
 80036fc:	00db      	lsls	r3, r3, #3
 80036fe:	1a1b      	subs	r3, r3, r0
 8003700:	00db      	lsls	r3, r3, #3
 8003702:	440b      	add	r3, r1
 8003704:	331c      	adds	r3, #28
 8003706:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 8003708:	4b5c      	ldr	r3, [pc, #368]	@ (800387c <USART_Init+0x794>)
 800370a:	f993 3000 	ldrsb.w	r3, [r3]
 800370e:	4618      	mov	r0, r3
 8003710:	2200      	movs	r2, #0
 8003712:	4957      	ldr	r1, [pc, #348]	@ (8003870 <USART_Init+0x788>)
 8003714:	4603      	mov	r3, r0
 8003716:	00db      	lsls	r3, r3, #3
 8003718:	1a1b      	subs	r3, r3, r0
 800371a:	00db      	lsls	r3, r3, #3
 800371c:	440b      	add	r3, r1
 800371e:	3328      	adds	r3, #40	@ 0x28
 8003720:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.byte;
 8003722:	4b56      	ldr	r3, [pc, #344]	@ (800387c <USART_Init+0x794>)
 8003724:	f993 3000 	ldrsb.w	r3, [r3]
 8003728:	4618      	mov	r0, r3
 800372a:	2200      	movs	r2, #0
 800372c:	4950      	ldr	r1, [pc, #320]	@ (8003870 <USART_Init+0x788>)
 800372e:	4603      	mov	r3, r0
 8003730:	00db      	lsls	r3, r3, #3
 8003732:	1a1b      	subs	r3, r3, r0
 8003734:	00db      	lsls	r3, r3, #3
 8003736:	440b      	add	r3, r1
 8003738:	3324      	adds	r3, #36	@ 0x24
 800373a:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 800373c:	2200      	movs	r2, #0
 800373e:	4b4f      	ldr	r3, [pc, #316]	@ (800387c <USART_Init+0x794>)
 8003740:	f993 3000 	ldrsb.w	r3, [r3]
 8003744:	4619      	mov	r1, r3
 8003746:	b290      	uxth	r0, r2
 8003748:	4a49      	ldr	r2, [pc, #292]	@ (8003870 <USART_Init+0x788>)
 800374a:	460b      	mov	r3, r1
 800374c:	00db      	lsls	r3, r3, #3
 800374e:	1a5b      	subs	r3, r3, r1
 8003750:	00db      	lsls	r3, r3, #3
 8003752:	4413      	add	r3, r2
 8003754:	3322      	adds	r3, #34	@ 0x22
 8003756:	4602      	mov	r2, r0
 8003758:	801a      	strh	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 800375a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800375e:	4b47      	ldr	r3, [pc, #284]	@ (800387c <USART_Init+0x794>)
 8003760:	f993 3000 	ldrsb.w	r3, [r3]
 8003764:	4619      	mov	r1, r3
 8003766:	b290      	uxth	r0, r2
 8003768:	4a41      	ldr	r2, [pc, #260]	@ (8003870 <USART_Init+0x788>)
 800376a:	460b      	mov	r3, r1
 800376c:	00db      	lsls	r3, r3, #3
 800376e:	1a5b      	subs	r3, r3, r1
 8003770:	00db      	lsls	r3, r3, #3
 8003772:	4413      	add	r3, r2
 8003774:	3320      	adds	r3, #32
 8003776:	4602      	mov	r2, r0
 8003778:	801a      	strh	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].priority_level = DMA_Configuration.Priority_Level.Very_high;
 800377a:	4b40      	ldr	r3, [pc, #256]	@ (800387c <USART_Init+0x794>)
 800377c:	f993 3000 	ldrsb.w	r3, [r3]
 8003780:	4618      	mov	r0, r3
 8003782:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003786:	493a      	ldr	r1, [pc, #232]	@ (8003870 <USART_Init+0x788>)
 8003788:	4603      	mov	r3, r0
 800378a:	00db      	lsls	r3, r3, #3
 800378c:	1a1b      	subs	r3, r3, r0
 800378e:	00db      	lsls	r3, r3, #3
 8003790:	440b      	add	r3, r1
 8003792:	3314      	adds	r3, #20
 8003794:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].transfer_direction = DMA_Configuration.Transfer_Direction.Memory_to_peripheral;
 8003796:	4b39      	ldr	r3, [pc, #228]	@ (800387c <USART_Init+0x794>)
 8003798:	f993 3000 	ldrsb.w	r3, [r3]
 800379c:	4618      	mov	r0, r3
 800379e:	2240      	movs	r2, #64	@ 0x40
 80037a0:	4933      	ldr	r1, [pc, #204]	@ (8003870 <USART_Init+0x788>)
 80037a2:	4603      	mov	r3, r0
 80037a4:	00db      	lsls	r3, r3, #3
 80037a6:	1a1b      	subs	r3, r3, r0
 80037a8:	00db      	lsls	r3, r3, #3
 80037aa:	440b      	add	r3, r1
 80037ac:	3310      	adds	r3, #16
 80037ae:	601a      	str	r2, [r3, #0]
		config ->USART_DMA_Instance_TX = xUSART_TX[usart_dma_instance_number];
 80037b0:	4b32      	ldr	r3, [pc, #200]	@ (800387c <USART_Init+0x794>)
 80037b2:	f993 3000 	ldrsb.w	r3, [r3]
 80037b6:	4618      	mov	r0, r3
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	492d      	ldr	r1, [pc, #180]	@ (8003870 <USART_Init+0x788>)
 80037bc:	4603      	mov	r3, r0
 80037be:	00db      	lsls	r3, r3, #3
 80037c0:	1a1b      	subs	r3, r3, r0
 80037c2:	00db      	lsls	r3, r3, #3
 80037c4:	440b      	add	r3, r1
 80037c6:	f102 0414 	add.w	r4, r2, #20
 80037ca:	461d      	mov	r5, r3
 80037cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037d8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80037dc:	e884 0003 	stmia.w	r4, {r0, r1}
		DMA_Init(&xUSART_TX[usart_dma_instance_number]);
 80037e0:	4b26      	ldr	r3, [pc, #152]	@ (800387c <USART_Init+0x794>)
 80037e2:	f993 3000 	ldrsb.w	r3, [r3]
 80037e6:	461a      	mov	r2, r3
 80037e8:	4613      	mov	r3, r2
 80037ea:	00db      	lsls	r3, r3, #3
 80037ec:	1a9b      	subs	r3, r3, r2
 80037ee:	00db      	lsls	r3, r3, #3
 80037f0:	4a1f      	ldr	r2, [pc, #124]	@ (8003870 <USART_Init+0x788>)
 80037f2:	4413      	add	r3, r2
 80037f4:	4618      	mov	r0, r3
 80037f6:	f7fe fbc3 	bl	8001f80 <DMA_Init>
 80037fa:	e007      	b.n	800380c <USART_Init+0x724>
	}
	else
	{
		config -> Port -> CR3 &= ~USART_CR3_DMAT;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	695a      	ldr	r2, [r3, #20]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800380a:	615a      	str	r2, [r3, #20]
	}

	if(config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex) config -> Port -> CR3 |= USART_CR3_HDSEL;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	7a1b      	ldrb	r3, [r3, #8]
 8003810:	2203      	movs	r2, #3
 8003812:	4293      	cmp	r3, r2
 8003814:	d107      	bne.n	8003826 <USART_Init+0x73e>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	695a      	ldr	r2, [r3, #20]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f042 0208 	orr.w	r2, r2, #8
 8003824:	615a      	str	r2, [r3, #20]
	if(config->mode == USART_Configuration.Mode.LIN) config -> Port -> CR2 |= USART_CR2_LINEN;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	7a1b      	ldrb	r3, [r3, #8]
 800382a:	2205      	movs	r2, #5
 800382c:	4293      	cmp	r3, r2
 800382e:	d107      	bne.n	8003840 <USART_Init+0x758>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	691a      	ldr	r2, [r3, #16]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800383e:	611a      	str	r2, [r3, #16]


	config->Port->CR1 |= USART_CR1_RE | USART_CR1_TE  ;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	68da      	ldr	r2, [r3, #12]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f042 020c 	orr.w	r2, r2, #12
 800384e:	60da      	str	r2, [r3, #12]
	config->Port-> CR1 |= USART_CR1_UE;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	68da      	ldr	r2, [r3, #12]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800385e:	60da      	str	r2, [r3, #12]

	return 1;
 8003860:	2301      	movs	r3, #1
}
 8003862:	4618      	mov	r0, r3
 8003864:	3728      	adds	r7, #40	@ 0x28
 8003866:	46bd      	mov	sp, r7
 8003868:	bdb0      	pop	{r4, r5, r7, pc}
 800386a:	bf00      	nop
 800386c:	40004c00 	.word	0x40004c00
 8003870:	200003e8 	.word	0x200003e8
 8003874:	08004458 	.word	0x08004458
 8003878:	40005000 	.word	0x40005000
 800387c:	20000538 	.word	0x20000538

08003880 <USART_TX_Buffer>:

int8_t USART_TX_Buffer(USART_Config *config, uint8_t *tx_buffer, uint16_t length)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b086      	sub	sp, #24
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	4613      	mov	r3, r2
 800388c:	80fb      	strh	r3, [r7, #6]
	if(config->dma_enable |= USART_Configuration.DMA_Enable.TX_Enable)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	7c5b      	ldrb	r3, [r3, #17]
 8003892:	2201      	movs	r2, #1
 8003894:	4313      	orrs	r3, r2
 8003896:	b2da      	uxtb	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	745a      	strb	r2, [r3, #17]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	7c5b      	ldrb	r3, [r3, #17]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	f000 80ee 	beq.w	8003a82 <USART_TX_Buffer+0x202>
	{
		config -> Port -> SR &= ~USART_SR_TC;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038b4:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].memory_address = (uint32_t)tx_buffer;
 80038b6:	4b82      	ldr	r3, [pc, #520]	@ (8003ac0 <USART_TX_Buffer+0x240>)
 80038b8:	f993 3000 	ldrsb.w	r3, [r3]
 80038bc:	4618      	mov	r0, r3
 80038be:	68ba      	ldr	r2, [r7, #8]
 80038c0:	4980      	ldr	r1, [pc, #512]	@ (8003ac4 <USART_TX_Buffer+0x244>)
 80038c2:	4603      	mov	r3, r0
 80038c4:	00db      	lsls	r3, r3, #3
 80038c6:	1a1b      	subs	r3, r3, r0
 80038c8:	00db      	lsls	r3, r3, #3
 80038ca:	440b      	add	r3, r1
 80038cc:	3330      	adds	r3, #48	@ 0x30
 80038ce:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].peripheral_address = (uint32_t)&config->Port->DR;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	1d1a      	adds	r2, r3, #4
 80038d6:	4b7a      	ldr	r3, [pc, #488]	@ (8003ac0 <USART_TX_Buffer+0x240>)
 80038d8:	f993 3000 	ldrsb.w	r3, [r3]
 80038dc:	4619      	mov	r1, r3
 80038de:	4610      	mov	r0, r2
 80038e0:	4a78      	ldr	r2, [pc, #480]	@ (8003ac4 <USART_TX_Buffer+0x244>)
 80038e2:	460b      	mov	r3, r1
 80038e4:	00db      	lsls	r3, r3, #3
 80038e6:	1a5b      	subs	r3, r3, r1
 80038e8:	00db      	lsls	r3, r3, #3
 80038ea:	4413      	add	r3, r2
 80038ec:	332c      	adds	r3, #44	@ 0x2c
 80038ee:	6018      	str	r0, [r3, #0]
		xUSART_TX[usart_dma_instance_number].buffer_length = length;
 80038f0:	4b73      	ldr	r3, [pc, #460]	@ (8003ac0 <USART_TX_Buffer+0x240>)
 80038f2:	f993 3000 	ldrsb.w	r3, [r3]
 80038f6:	4619      	mov	r1, r3
 80038f8:	4a72      	ldr	r2, [pc, #456]	@ (8003ac4 <USART_TX_Buffer+0x244>)
 80038fa:	460b      	mov	r3, r1
 80038fc:	00db      	lsls	r3, r3, #3
 80038fe:	1a5b      	subs	r3, r3, r1
 8003900:	00db      	lsls	r3, r3, #3
 8003902:	4413      	add	r3, r2
 8003904:	3334      	adds	r3, #52	@ 0x34
 8003906:	88fa      	ldrh	r2, [r7, #6]
 8003908:	801a      	strh	r2, [r3, #0]
		DMA_Set_Target(&xUSART_TX[usart_dma_instance_number]);
 800390a:	4b6d      	ldr	r3, [pc, #436]	@ (8003ac0 <USART_TX_Buffer+0x240>)
 800390c:	f993 3000 	ldrsb.w	r3, [r3]
 8003910:	461a      	mov	r2, r3
 8003912:	4613      	mov	r3, r2
 8003914:	00db      	lsls	r3, r3, #3
 8003916:	1a9b      	subs	r3, r3, r2
 8003918:	00db      	lsls	r3, r3, #3
 800391a:	4a6a      	ldr	r2, [pc, #424]	@ (8003ac4 <USART_TX_Buffer+0x244>)
 800391c:	4413      	add	r3, r2
 800391e:	4618      	mov	r0, r3
 8003920:	f7fe fccc 	bl	80022bc <DMA_Set_Target>
		DMA_Set_Trigger(&xUSART_TX[usart_dma_instance_number]);
 8003924:	4b66      	ldr	r3, [pc, #408]	@ (8003ac0 <USART_TX_Buffer+0x240>)
 8003926:	f993 3000 	ldrsb.w	r3, [r3]
 800392a:	461a      	mov	r2, r3
 800392c:	4613      	mov	r3, r2
 800392e:	00db      	lsls	r3, r3, #3
 8003930:	1a9b      	subs	r3, r3, r2
 8003932:	00db      	lsls	r3, r3, #3
 8003934:	4a63      	ldr	r2, [pc, #396]	@ (8003ac4 <USART_TX_Buffer+0x244>)
 8003936:	4413      	add	r3, r2
 8003938:	4618      	mov	r0, r3
 800393a:	f7fe fd1f 	bl	800237c <DMA_Set_Trigger>

		if(config->Port == USART1)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a61      	ldr	r2, [pc, #388]	@ (8003ac8 <USART_TX_Buffer+0x248>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d115      	bne.n	8003974 <USART_TX_Buffer+0xf4>
		{
			while((USART1_TX_DMA_Flag.Transfer_Complete_Flag == false))
 8003948:	e006      	b.n	8003958 <USART_TX_Buffer+0xd8>
			{
				if(USART1_TX_DMA_Flag.Transfer_Error_Flag == true) {return -1;}
 800394a:	4b60      	ldr	r3, [pc, #384]	@ (8003acc <USART_TX_Buffer+0x24c>)
 800394c:	789b      	ldrb	r3, [r3, #2]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d002      	beq.n	8003958 <USART_TX_Buffer+0xd8>
 8003952:	f04f 33ff 	mov.w	r3, #4294967295
 8003956:	e0ae      	b.n	8003ab6 <USART_TX_Buffer+0x236>
			while((USART1_TX_DMA_Flag.Transfer_Complete_Flag == false))
 8003958:	4b5c      	ldr	r3, [pc, #368]	@ (8003acc <USART_TX_Buffer+0x24c>)
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	f083 0301 	eor.w	r3, r3, #1
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b00      	cmp	r3, #0
 8003964:	d1f1      	bne.n	800394a <USART_TX_Buffer+0xca>
			}
			USART1_TX_DMA_Flag.Transfer_Complete_Flag = false;
 8003966:	4b59      	ldr	r3, [pc, #356]	@ (8003acc <USART_TX_Buffer+0x24c>)
 8003968:	2200      	movs	r2, #0
 800396a:	701a      	strb	r2, [r3, #0]
			DMA_Reset_Flags(&USART1_TX_DMA_Flag);
 800396c:	4857      	ldr	r0, [pc, #348]	@ (8003acc <USART_TX_Buffer+0x24c>)
 800396e:	f7fe fac7 	bl	8001f00 <DMA_Reset_Flags>
 8003972:	e09f      	b.n	8003ab4 <USART_TX_Buffer+0x234>
		}
		else if(config->Port == USART2)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a55      	ldr	r2, [pc, #340]	@ (8003ad0 <USART_TX_Buffer+0x250>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d115      	bne.n	80039aa <USART_TX_Buffer+0x12a>
		{
			while((USART2_TX_DMA_Flag.Transfer_Complete_Flag == false))
 800397e:	e006      	b.n	800398e <USART_TX_Buffer+0x10e>
			{
				if(USART2_TX_DMA_Flag.Transfer_Error_Flag == true)  {return -1;}
 8003980:	4b54      	ldr	r3, [pc, #336]	@ (8003ad4 <USART_TX_Buffer+0x254>)
 8003982:	789b      	ldrb	r3, [r3, #2]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d002      	beq.n	800398e <USART_TX_Buffer+0x10e>
 8003988:	f04f 33ff 	mov.w	r3, #4294967295
 800398c:	e093      	b.n	8003ab6 <USART_TX_Buffer+0x236>
			while((USART2_TX_DMA_Flag.Transfer_Complete_Flag == false))
 800398e:	4b51      	ldr	r3, [pc, #324]	@ (8003ad4 <USART_TX_Buffer+0x254>)
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	f083 0301 	eor.w	r3, r3, #1
 8003996:	b2db      	uxtb	r3, r3
 8003998:	2b00      	cmp	r3, #0
 800399a:	d1f1      	bne.n	8003980 <USART_TX_Buffer+0x100>
			}
			USART2_TX_DMA_Flag.Transfer_Complete_Flag = false;
 800399c:	4b4d      	ldr	r3, [pc, #308]	@ (8003ad4 <USART_TX_Buffer+0x254>)
 800399e:	2200      	movs	r2, #0
 80039a0:	701a      	strb	r2, [r3, #0]
			DMA_Reset_Flags(&USART2_TX_DMA_Flag);
 80039a2:	484c      	ldr	r0, [pc, #304]	@ (8003ad4 <USART_TX_Buffer+0x254>)
 80039a4:	f7fe faac 	bl	8001f00 <DMA_Reset_Flags>
 80039a8:	e084      	b.n	8003ab4 <USART_TX_Buffer+0x234>
		}
		else if(config->Port == USART3)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a4a      	ldr	r2, [pc, #296]	@ (8003ad8 <USART_TX_Buffer+0x258>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d115      	bne.n	80039e0 <USART_TX_Buffer+0x160>
		{
			while((USART3_TX_DMA_Flag.Transfer_Complete_Flag == false))
 80039b4:	e006      	b.n	80039c4 <USART_TX_Buffer+0x144>
			{
				if(USART3_TX_DMA_Flag.Transfer_Error_Flag == true)  {return -1;}
 80039b6:	4b49      	ldr	r3, [pc, #292]	@ (8003adc <USART_TX_Buffer+0x25c>)
 80039b8:	789b      	ldrb	r3, [r3, #2]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d002      	beq.n	80039c4 <USART_TX_Buffer+0x144>
 80039be:	f04f 33ff 	mov.w	r3, #4294967295
 80039c2:	e078      	b.n	8003ab6 <USART_TX_Buffer+0x236>
			while((USART3_TX_DMA_Flag.Transfer_Complete_Flag == false))
 80039c4:	4b45      	ldr	r3, [pc, #276]	@ (8003adc <USART_TX_Buffer+0x25c>)
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	f083 0301 	eor.w	r3, r3, #1
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d1f1      	bne.n	80039b6 <USART_TX_Buffer+0x136>
			}
			USART3_TX_DMA_Flag.Transfer_Complete_Flag = false;
 80039d2:	4b42      	ldr	r3, [pc, #264]	@ (8003adc <USART_TX_Buffer+0x25c>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	701a      	strb	r2, [r3, #0]
			DMA_Reset_Flags(&USART3_TX_DMA_Flag);
 80039d8:	4840      	ldr	r0, [pc, #256]	@ (8003adc <USART_TX_Buffer+0x25c>)
 80039da:	f7fe fa91 	bl	8001f00 <DMA_Reset_Flags>
 80039de:	e069      	b.n	8003ab4 <USART_TX_Buffer+0x234>
		}
		else if(config->Port == UART4)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a3e      	ldr	r2, [pc, #248]	@ (8003ae0 <USART_TX_Buffer+0x260>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d115      	bne.n	8003a16 <USART_TX_Buffer+0x196>
		{
			while((USART4_TX_DMA_Flag.Transfer_Complete_Flag == false))
 80039ea:	e006      	b.n	80039fa <USART_TX_Buffer+0x17a>
			{
				if(USART4_TX_DMA_Flag.Transfer_Error_Flag == true)  {return -1;}
 80039ec:	4b3d      	ldr	r3, [pc, #244]	@ (8003ae4 <USART_TX_Buffer+0x264>)
 80039ee:	789b      	ldrb	r3, [r3, #2]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d002      	beq.n	80039fa <USART_TX_Buffer+0x17a>
 80039f4:	f04f 33ff 	mov.w	r3, #4294967295
 80039f8:	e05d      	b.n	8003ab6 <USART_TX_Buffer+0x236>
			while((USART4_TX_DMA_Flag.Transfer_Complete_Flag == false))
 80039fa:	4b3a      	ldr	r3, [pc, #232]	@ (8003ae4 <USART_TX_Buffer+0x264>)
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	f083 0301 	eor.w	r3, r3, #1
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d1f1      	bne.n	80039ec <USART_TX_Buffer+0x16c>
			}
			USART4_TX_DMA_Flag.Transfer_Complete_Flag = false;
 8003a08:	4b36      	ldr	r3, [pc, #216]	@ (8003ae4 <USART_TX_Buffer+0x264>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	701a      	strb	r2, [r3, #0]
			DMA_Reset_Flags(&USART4_TX_DMA_Flag);
 8003a0e:	4835      	ldr	r0, [pc, #212]	@ (8003ae4 <USART_TX_Buffer+0x264>)
 8003a10:	f7fe fa76 	bl	8001f00 <DMA_Reset_Flags>
 8003a14:	e04e      	b.n	8003ab4 <USART_TX_Buffer+0x234>
		}
		else if(config->Port == UART5)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a33      	ldr	r2, [pc, #204]	@ (8003ae8 <USART_TX_Buffer+0x268>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d115      	bne.n	8003a4c <USART_TX_Buffer+0x1cc>
		{
			while((USART5_TX_DMA_Flag.Transfer_Complete_Flag == false))
 8003a20:	e006      	b.n	8003a30 <USART_TX_Buffer+0x1b0>
			{
				if(USART5_TX_DMA_Flag.Transfer_Error_Flag == true) {return -1;}
 8003a22:	4b32      	ldr	r3, [pc, #200]	@ (8003aec <USART_TX_Buffer+0x26c>)
 8003a24:	789b      	ldrb	r3, [r3, #2]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d002      	beq.n	8003a30 <USART_TX_Buffer+0x1b0>
 8003a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a2e:	e042      	b.n	8003ab6 <USART_TX_Buffer+0x236>
			while((USART5_TX_DMA_Flag.Transfer_Complete_Flag == false))
 8003a30:	4b2e      	ldr	r3, [pc, #184]	@ (8003aec <USART_TX_Buffer+0x26c>)
 8003a32:	781b      	ldrb	r3, [r3, #0]
 8003a34:	f083 0301 	eor.w	r3, r3, #1
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d1f1      	bne.n	8003a22 <USART_TX_Buffer+0x1a2>
			}
			USART5_TX_DMA_Flag.Transfer_Complete_Flag = false;
 8003a3e:	4b2b      	ldr	r3, [pc, #172]	@ (8003aec <USART_TX_Buffer+0x26c>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	701a      	strb	r2, [r3, #0]
			DMA_Reset_Flags(&USART5_TX_DMA_Flag);
 8003a44:	4829      	ldr	r0, [pc, #164]	@ (8003aec <USART_TX_Buffer+0x26c>)
 8003a46:	f7fe fa5b 	bl	8001f00 <DMA_Reset_Flags>
 8003a4a:	e033      	b.n	8003ab4 <USART_TX_Buffer+0x234>
		}
		else if(config->Port == USART6)
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a27      	ldr	r2, [pc, #156]	@ (8003af0 <USART_TX_Buffer+0x270>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d12e      	bne.n	8003ab4 <USART_TX_Buffer+0x234>
		{
			while((USART6_TX_DMA_Flag.Transfer_Complete_Flag == false))
 8003a56:	e006      	b.n	8003a66 <USART_TX_Buffer+0x1e6>
			{
				if(USART6_TX_DMA_Flag.Transfer_Error_Flag == true) {return -1;}
 8003a58:	4b26      	ldr	r3, [pc, #152]	@ (8003af4 <USART_TX_Buffer+0x274>)
 8003a5a:	789b      	ldrb	r3, [r3, #2]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d002      	beq.n	8003a66 <USART_TX_Buffer+0x1e6>
 8003a60:	f04f 33ff 	mov.w	r3, #4294967295
 8003a64:	e027      	b.n	8003ab6 <USART_TX_Buffer+0x236>
			while((USART6_TX_DMA_Flag.Transfer_Complete_Flag == false))
 8003a66:	4b23      	ldr	r3, [pc, #140]	@ (8003af4 <USART_TX_Buffer+0x274>)
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	f083 0301 	eor.w	r3, r3, #1
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1f1      	bne.n	8003a58 <USART_TX_Buffer+0x1d8>
			}
			USART6_TX_DMA_Flag.Transfer_Complete_Flag = false;
 8003a74:	4b1f      	ldr	r3, [pc, #124]	@ (8003af4 <USART_TX_Buffer+0x274>)
 8003a76:	2200      	movs	r2, #0
 8003a78:	701a      	strb	r2, [r3, #0]
			DMA_Reset_Flags(&USART6_TX_DMA_Flag);
 8003a7a:	481e      	ldr	r0, [pc, #120]	@ (8003af4 <USART_TX_Buffer+0x274>)
 8003a7c:	f7fe fa40 	bl	8001f00 <DMA_Reset_Flags>
 8003a80:	e018      	b.n	8003ab4 <USART_TX_Buffer+0x234>


	}
	else
	{ //Will Take more time
		for(int i = 0; i <= length; i++)
 8003a82:	2300      	movs	r3, #0
 8003a84:	617b      	str	r3, [r7, #20]
 8003a86:	e011      	b.n	8003aac <USART_TX_Buffer+0x22c>
		{
			config->Port->DR = tx_buffer[i];
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	68ba      	ldr	r2, [r7, #8]
 8003a8c:	4413      	add	r3, r2
 8003a8e:	781a      	ldrb	r2, [r3, #0]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	605a      	str	r2, [r3, #4]
			while(!(config->Port->SR & USART_SR_TXE));
 8003a96:	bf00      	nop
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d0f8      	beq.n	8003a98 <USART_TX_Buffer+0x218>
		for(int i = 0; i <= length; i++)
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	3301      	adds	r3, #1
 8003aaa:	617b      	str	r3, [r7, #20]
 8003aac:	88fb      	ldrh	r3, [r7, #6]
 8003aae:	697a      	ldr	r2, [r7, #20]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	dde9      	ble.n	8003a88 <USART_TX_Buffer+0x208>
		}
	}

	return 1;
 8003ab4:	2301      	movs	r3, #1

}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3718      	adds	r7, #24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	20000538 	.word	0x20000538
 8003ac4:	200003e8 	.word	0x200003e8
 8003ac8:	40011000 	.word	0x40011000
 8003acc:	20000090 	.word	0x20000090
 8003ad0:	40004400 	.word	0x40004400
 8003ad4:	200000a0 	.word	0x200000a0
 8003ad8:	40004800 	.word	0x40004800
 8003adc:	200000b0 	.word	0x200000b0
 8003ae0:	40004c00 	.word	0x40004c00
 8003ae4:	200000c0 	.word	0x200000c0
 8003ae8:	40005000 	.word	0x40005000
 8003aec:	200000d0 	.word	0x200000d0
 8003af0:	40011400 	.word	0x40011400
 8003af4:	200000e0 	.word	0x200000e0

08003af8 <USART_RX_Buffer>:

int8_t USART_RX_Buffer(USART_Config *config, uint8_t *rx_buffer, uint16_t length, bool circular_buffer_enable)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b086      	sub	sp, #24
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	4611      	mov	r1, r2
 8003b04:	461a      	mov	r2, r3
 8003b06:	460b      	mov	r3, r1
 8003b08:	80fb      	strh	r3, [r7, #6]
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	717b      	strb	r3, [r7, #5]
	if(config->dma_enable |= USART_Configuration.DMA_Enable.RX_Enable)
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	7c5b      	ldrb	r3, [r3, #17]
 8003b12:	2202      	movs	r2, #2
 8003b14:	4313      	orrs	r3, r2
 8003b16:	b2da      	uxtb	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	745a      	strb	r2, [r3, #17]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	7c5b      	ldrb	r3, [r3, #17]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	f000 80f7 	beq.w	8003d14 <USART_RX_Buffer+0x21c>
	{
		if(circular_buffer_enable == 1)
 8003b26:	797b      	ldrb	r3, [r7, #5]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d00d      	beq.n	8003b48 <USART_RX_Buffer+0x50>
		{
			xUSART_RX[usart_dma_instance_number].circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8003b2c:	4b89      	ldr	r3, [pc, #548]	@ (8003d54 <USART_RX_Buffer+0x25c>)
 8003b2e:	f993 3000 	ldrsb.w	r3, [r3]
 8003b32:	4618      	mov	r0, r3
 8003b34:	2200      	movs	r2, #0
 8003b36:	4988      	ldr	r1, [pc, #544]	@ (8003d58 <USART_RX_Buffer+0x260>)
 8003b38:	4603      	mov	r3, r0
 8003b3a:	00db      	lsls	r3, r3, #3
 8003b3c:	1a1b      	subs	r3, r3, r0
 8003b3e:	00db      	lsls	r3, r3, #3
 8003b40:	440b      	add	r3, r1
 8003b42:	3318      	adds	r3, #24
 8003b44:	601a      	str	r2, [r3, #0]
 8003b46:	e00d      	b.n	8003b64 <USART_RX_Buffer+0x6c>
		}
		else
		{
			xUSART_RX[usart_dma_instance_number].circular_mode = DMA_Configuration.Circular_Mode.Enable;
 8003b48:	4b82      	ldr	r3, [pc, #520]	@ (8003d54 <USART_RX_Buffer+0x25c>)
 8003b4a:	f993 3000 	ldrsb.w	r3, [r3]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b54:	4980      	ldr	r1, [pc, #512]	@ (8003d58 <USART_RX_Buffer+0x260>)
 8003b56:	4603      	mov	r3, r0
 8003b58:	00db      	lsls	r3, r3, #3
 8003b5a:	1a1b      	subs	r3, r3, r0
 8003b5c:	00db      	lsls	r3, r3, #3
 8003b5e:	440b      	add	r3, r1
 8003b60:	3318      	adds	r3, #24
 8003b62:	601a      	str	r2, [r3, #0]
		}

		xUSART_RX[usart_dma_instance_number].memory_address = (uint32_t)rx_buffer;
 8003b64:	4b7b      	ldr	r3, [pc, #492]	@ (8003d54 <USART_RX_Buffer+0x25c>)
 8003b66:	f993 3000 	ldrsb.w	r3, [r3]
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	68ba      	ldr	r2, [r7, #8]
 8003b6e:	497a      	ldr	r1, [pc, #488]	@ (8003d58 <USART_RX_Buffer+0x260>)
 8003b70:	4603      	mov	r3, r0
 8003b72:	00db      	lsls	r3, r3, #3
 8003b74:	1a1b      	subs	r3, r3, r0
 8003b76:	00db      	lsls	r3, r3, #3
 8003b78:	440b      	add	r3, r1
 8003b7a:	3330      	adds	r3, #48	@ 0x30
 8003b7c:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].peripheral_address = (uint32_t)&config->Port->DR;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	1d1a      	adds	r2, r3, #4
 8003b84:	4b73      	ldr	r3, [pc, #460]	@ (8003d54 <USART_RX_Buffer+0x25c>)
 8003b86:	f993 3000 	ldrsb.w	r3, [r3]
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	4610      	mov	r0, r2
 8003b8e:	4a72      	ldr	r2, [pc, #456]	@ (8003d58 <USART_RX_Buffer+0x260>)
 8003b90:	460b      	mov	r3, r1
 8003b92:	00db      	lsls	r3, r3, #3
 8003b94:	1a5b      	subs	r3, r3, r1
 8003b96:	00db      	lsls	r3, r3, #3
 8003b98:	4413      	add	r3, r2
 8003b9a:	332c      	adds	r3, #44	@ 0x2c
 8003b9c:	6018      	str	r0, [r3, #0]
		xUSART_RX[usart_dma_instance_number].buffer_length = length;
 8003b9e:	4b6d      	ldr	r3, [pc, #436]	@ (8003d54 <USART_RX_Buffer+0x25c>)
 8003ba0:	f993 3000 	ldrsb.w	r3, [r3]
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	4a6c      	ldr	r2, [pc, #432]	@ (8003d58 <USART_RX_Buffer+0x260>)
 8003ba8:	460b      	mov	r3, r1
 8003baa:	00db      	lsls	r3, r3, #3
 8003bac:	1a5b      	subs	r3, r3, r1
 8003bae:	00db      	lsls	r3, r3, #3
 8003bb0:	4413      	add	r3, r2
 8003bb2:	3334      	adds	r3, #52	@ 0x34
 8003bb4:	88fa      	ldrh	r2, [r7, #6]
 8003bb6:	801a      	strh	r2, [r3, #0]
		DMA_Set_Target(&xUSART_RX[usart_dma_instance_number]);
 8003bb8:	4b66      	ldr	r3, [pc, #408]	@ (8003d54 <USART_RX_Buffer+0x25c>)
 8003bba:	f993 3000 	ldrsb.w	r3, [r3]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	4613      	mov	r3, r2
 8003bc2:	00db      	lsls	r3, r3, #3
 8003bc4:	1a9b      	subs	r3, r3, r2
 8003bc6:	00db      	lsls	r3, r3, #3
 8003bc8:	4a63      	ldr	r2, [pc, #396]	@ (8003d58 <USART_RX_Buffer+0x260>)
 8003bca:	4413      	add	r3, r2
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7fe fb75 	bl	80022bc <DMA_Set_Target>
		DMA_Set_Trigger(&xUSART_RX[usart_dma_instance_number]);
 8003bd2:	4b60      	ldr	r3, [pc, #384]	@ (8003d54 <USART_RX_Buffer+0x25c>)
 8003bd4:	f993 3000 	ldrsb.w	r3, [r3]
 8003bd8:	461a      	mov	r2, r3
 8003bda:	4613      	mov	r3, r2
 8003bdc:	00db      	lsls	r3, r3, #3
 8003bde:	1a9b      	subs	r3, r3, r2
 8003be0:	00db      	lsls	r3, r3, #3
 8003be2:	4a5d      	ldr	r2, [pc, #372]	@ (8003d58 <USART_RX_Buffer+0x260>)
 8003be4:	4413      	add	r3, r2
 8003be6:	4618      	mov	r0, r3
 8003be8:	f7fe fbc8 	bl	800237c <DMA_Set_Trigger>


		if(circular_buffer_enable == 1)
 8003bec:	797b      	ldrb	r3, [r7, #5]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	f000 80aa 	beq.w	8003d48 <USART_RX_Buffer+0x250>
		{



		if(config->Port == USART1)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a58      	ldr	r2, [pc, #352]	@ (8003d5c <USART_RX_Buffer+0x264>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d112      	bne.n	8003c24 <USART_RX_Buffer+0x12c>
		{
			while((USART1_RX_DMA_Flag.Transfer_Complete_Flag == false))
 8003bfe:	e006      	b.n	8003c0e <USART_RX_Buffer+0x116>
			{
				if(USART1_RX_DMA_Flag.Transfer_Error_Flag == true) {return -1;}
 8003c00:	4b57      	ldr	r3, [pc, #348]	@ (8003d60 <USART_RX_Buffer+0x268>)
 8003c02:	789b      	ldrb	r3, [r3, #2]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d002      	beq.n	8003c0e <USART_RX_Buffer+0x116>
 8003c08:	f04f 33ff 	mov.w	r3, #4294967295
 8003c0c:	e09d      	b.n	8003d4a <USART_RX_Buffer+0x252>
			while((USART1_RX_DMA_Flag.Transfer_Complete_Flag == false))
 8003c0e:	4b54      	ldr	r3, [pc, #336]	@ (8003d60 <USART_RX_Buffer+0x268>)
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	f083 0301 	eor.w	r3, r3, #1
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1f1      	bne.n	8003c00 <USART_RX_Buffer+0x108>
			}
			USART1_RX_DMA_Flag.Transfer_Complete_Flag = false;
 8003c1c:	4b50      	ldr	r3, [pc, #320]	@ (8003d60 <USART_RX_Buffer+0x268>)
 8003c1e:	2200      	movs	r2, #0
 8003c20:	701a      	strb	r2, [r3, #0]
 8003c22:	e091      	b.n	8003d48 <USART_RX_Buffer+0x250>
		}
		else if(config->Port == USART2)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a4e      	ldr	r2, [pc, #312]	@ (8003d64 <USART_RX_Buffer+0x26c>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d112      	bne.n	8003c54 <USART_RX_Buffer+0x15c>
		{
			while((USART2_RX_DMA_Flag.Transfer_Complete_Flag == false))
 8003c2e:	e006      	b.n	8003c3e <USART_RX_Buffer+0x146>
			{
				if(USART2_RX_DMA_Flag.Transfer_Error_Flag == true)  {return -1;}
 8003c30:	4b4d      	ldr	r3, [pc, #308]	@ (8003d68 <USART_RX_Buffer+0x270>)
 8003c32:	789b      	ldrb	r3, [r3, #2]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d002      	beq.n	8003c3e <USART_RX_Buffer+0x146>
 8003c38:	f04f 33ff 	mov.w	r3, #4294967295
 8003c3c:	e085      	b.n	8003d4a <USART_RX_Buffer+0x252>
			while((USART2_RX_DMA_Flag.Transfer_Complete_Flag == false))
 8003c3e:	4b4a      	ldr	r3, [pc, #296]	@ (8003d68 <USART_RX_Buffer+0x270>)
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	f083 0301 	eor.w	r3, r3, #1
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d1f1      	bne.n	8003c30 <USART_RX_Buffer+0x138>
			}
			USART2_RX_DMA_Flag.Transfer_Complete_Flag = false;
 8003c4c:	4b46      	ldr	r3, [pc, #280]	@ (8003d68 <USART_RX_Buffer+0x270>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	701a      	strb	r2, [r3, #0]
 8003c52:	e079      	b.n	8003d48 <USART_RX_Buffer+0x250>
		}
		else if(config->Port == USART3)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a44      	ldr	r2, [pc, #272]	@ (8003d6c <USART_RX_Buffer+0x274>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d112      	bne.n	8003c84 <USART_RX_Buffer+0x18c>
		{
			while((USART3_RX_DMA_Flag.Transfer_Complete_Flag == false))
 8003c5e:	e006      	b.n	8003c6e <USART_RX_Buffer+0x176>
			{
				if(USART3_RX_DMA_Flag.Transfer_Error_Flag == true)  {return -1;}
 8003c60:	4b43      	ldr	r3, [pc, #268]	@ (8003d70 <USART_RX_Buffer+0x278>)
 8003c62:	789b      	ldrb	r3, [r3, #2]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d002      	beq.n	8003c6e <USART_RX_Buffer+0x176>
 8003c68:	f04f 33ff 	mov.w	r3, #4294967295
 8003c6c:	e06d      	b.n	8003d4a <USART_RX_Buffer+0x252>
			while((USART3_RX_DMA_Flag.Transfer_Complete_Flag == false))
 8003c6e:	4b40      	ldr	r3, [pc, #256]	@ (8003d70 <USART_RX_Buffer+0x278>)
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	f083 0301 	eor.w	r3, r3, #1
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d1f1      	bne.n	8003c60 <USART_RX_Buffer+0x168>
			}
			USART3_RX_DMA_Flag.Transfer_Complete_Flag = false;
 8003c7c:	4b3c      	ldr	r3, [pc, #240]	@ (8003d70 <USART_RX_Buffer+0x278>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	701a      	strb	r2, [r3, #0]
 8003c82:	e061      	b.n	8003d48 <USART_RX_Buffer+0x250>
		}
		else if(config->Port == UART4)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a3a      	ldr	r2, [pc, #232]	@ (8003d74 <USART_RX_Buffer+0x27c>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d112      	bne.n	8003cb4 <USART_RX_Buffer+0x1bc>
		{
			while((USART4_RX_DMA_Flag.Transfer_Complete_Flag == false))
 8003c8e:	e006      	b.n	8003c9e <USART_RX_Buffer+0x1a6>
			{
				if(USART4_RX_DMA_Flag.Transfer_Error_Flag == true)  {return -1;}
 8003c90:	4b39      	ldr	r3, [pc, #228]	@ (8003d78 <USART_RX_Buffer+0x280>)
 8003c92:	789b      	ldrb	r3, [r3, #2]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d002      	beq.n	8003c9e <USART_RX_Buffer+0x1a6>
 8003c98:	f04f 33ff 	mov.w	r3, #4294967295
 8003c9c:	e055      	b.n	8003d4a <USART_RX_Buffer+0x252>
			while((USART4_RX_DMA_Flag.Transfer_Complete_Flag == false))
 8003c9e:	4b36      	ldr	r3, [pc, #216]	@ (8003d78 <USART_RX_Buffer+0x280>)
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	f083 0301 	eor.w	r3, r3, #1
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d1f1      	bne.n	8003c90 <USART_RX_Buffer+0x198>
			}
			USART4_RX_DMA_Flag.Transfer_Complete_Flag = false;
 8003cac:	4b32      	ldr	r3, [pc, #200]	@ (8003d78 <USART_RX_Buffer+0x280>)
 8003cae:	2200      	movs	r2, #0
 8003cb0:	701a      	strb	r2, [r3, #0]
 8003cb2:	e049      	b.n	8003d48 <USART_RX_Buffer+0x250>
		}
		else if(config->Port == UART5)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a30      	ldr	r2, [pc, #192]	@ (8003d7c <USART_RX_Buffer+0x284>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d112      	bne.n	8003ce4 <USART_RX_Buffer+0x1ec>
		{
			while((USART5_RX_DMA_Flag.Transfer_Complete_Flag == false))
 8003cbe:	e006      	b.n	8003cce <USART_RX_Buffer+0x1d6>
			{
				if(USART5_RX_DMA_Flag.Transfer_Error_Flag == true) {return -1;}
 8003cc0:	4b2f      	ldr	r3, [pc, #188]	@ (8003d80 <USART_RX_Buffer+0x288>)
 8003cc2:	789b      	ldrb	r3, [r3, #2]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d002      	beq.n	8003cce <USART_RX_Buffer+0x1d6>
 8003cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8003ccc:	e03d      	b.n	8003d4a <USART_RX_Buffer+0x252>
			while((USART5_RX_DMA_Flag.Transfer_Complete_Flag == false))
 8003cce:	4b2c      	ldr	r3, [pc, #176]	@ (8003d80 <USART_RX_Buffer+0x288>)
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	f083 0301 	eor.w	r3, r3, #1
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d1f1      	bne.n	8003cc0 <USART_RX_Buffer+0x1c8>
			}
			USART5_RX_DMA_Flag.Transfer_Complete_Flag = false;
 8003cdc:	4b28      	ldr	r3, [pc, #160]	@ (8003d80 <USART_RX_Buffer+0x288>)
 8003cde:	2200      	movs	r2, #0
 8003ce0:	701a      	strb	r2, [r3, #0]
 8003ce2:	e031      	b.n	8003d48 <USART_RX_Buffer+0x250>
		}
		else if(config->Port == USART6)
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a26      	ldr	r2, [pc, #152]	@ (8003d84 <USART_RX_Buffer+0x28c>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d12c      	bne.n	8003d48 <USART_RX_Buffer+0x250>
		{
			while((USART6_RX_DMA_Flag.Transfer_Complete_Flag == false))
 8003cee:	e006      	b.n	8003cfe <USART_RX_Buffer+0x206>
			{
				if(USART6_RX_DMA_Flag.Transfer_Error_Flag == true) {return -1;}
 8003cf0:	4b25      	ldr	r3, [pc, #148]	@ (8003d88 <USART_RX_Buffer+0x290>)
 8003cf2:	789b      	ldrb	r3, [r3, #2]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d002      	beq.n	8003cfe <USART_RX_Buffer+0x206>
 8003cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8003cfc:	e025      	b.n	8003d4a <USART_RX_Buffer+0x252>
			while((USART6_RX_DMA_Flag.Transfer_Complete_Flag == false))
 8003cfe:	4b22      	ldr	r3, [pc, #136]	@ (8003d88 <USART_RX_Buffer+0x290>)
 8003d00:	781b      	ldrb	r3, [r3, #0]
 8003d02:	f083 0301 	eor.w	r3, r3, #1
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d1f1      	bne.n	8003cf0 <USART_RX_Buffer+0x1f8>
			}
			USART6_RX_DMA_Flag.Transfer_Complete_Flag = false;
 8003d0c:	4b1e      	ldr	r3, [pc, #120]	@ (8003d88 <USART_RX_Buffer+0x290>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	701a      	strb	r2, [r3, #0]
 8003d12:	e019      	b.n	8003d48 <USART_RX_Buffer+0x250>
		}

	}
	else
	{ //Will Take more time
		for(int i = 0; i <= length; i++)
 8003d14:	2300      	movs	r3, #0
 8003d16:	617b      	str	r3, [r7, #20]
 8003d18:	e012      	b.n	8003d40 <USART_RX_Buffer+0x248>
		{
			rx_buffer[i] = config->Port->DR ;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	6859      	ldr	r1, [r3, #4]
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	68ba      	ldr	r2, [r7, #8]
 8003d24:	4413      	add	r3, r2
 8003d26:	b2ca      	uxtb	r2, r1
 8003d28:	701a      	strb	r2, [r3, #0]
			while(!(config->Port->SR & USART_SR_RXNE));
 8003d2a:	bf00      	nop
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0320 	and.w	r3, r3, #32
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d0f8      	beq.n	8003d2c <USART_RX_Buffer+0x234>
		for(int i = 0; i <= length; i++)
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	617b      	str	r3, [r7, #20]
 8003d40:	88fb      	ldrh	r3, [r7, #6]
 8003d42:	697a      	ldr	r2, [r7, #20]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	dde8      	ble.n	8003d1a <USART_RX_Buffer+0x222>
		}
	}

	return 1;
 8003d48:	2301      	movs	r3, #1

}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3718      	adds	r7, #24
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	20000538 	.word	0x20000538
 8003d58:	20000298 	.word	0x20000298
 8003d5c:	40011000 	.word	0x40011000
 8003d60:	20000088 	.word	0x20000088
 8003d64:	40004400 	.word	0x40004400
 8003d68:	20000098 	.word	0x20000098
 8003d6c:	40004800 	.word	0x40004800
 8003d70:	200000a8 	.word	0x200000a8
 8003d74:	40004c00 	.word	0x40004c00
 8003d78:	200000b8 	.word	0x200000b8
 8003d7c:	40005000 	.word	0x40005000
 8003d80:	200000c8 	.word	0x200000c8
 8003d84:	40011400 	.word	0x40011400
 8003d88:	200000d8 	.word	0x200000d8

08003d8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	4603      	mov	r3, r0
 8003d94:	6039      	str	r1, [r7, #0]
 8003d96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	db0a      	blt.n	8003db6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	b2da      	uxtb	r2, r3
 8003da4:	490c      	ldr	r1, [pc, #48]	@ (8003dd8 <__NVIC_SetPriority+0x4c>)
 8003da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003daa:	0112      	lsls	r2, r2, #4
 8003dac:	b2d2      	uxtb	r2, r2
 8003dae:	440b      	add	r3, r1
 8003db0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003db4:	e00a      	b.n	8003dcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	b2da      	uxtb	r2, r3
 8003dba:	4908      	ldr	r1, [pc, #32]	@ (8003ddc <__NVIC_SetPriority+0x50>)
 8003dbc:	79fb      	ldrb	r3, [r7, #7]
 8003dbe:	f003 030f 	and.w	r3, r3, #15
 8003dc2:	3b04      	subs	r3, #4
 8003dc4:	0112      	lsls	r2, r2, #4
 8003dc6:	b2d2      	uxtb	r2, r2
 8003dc8:	440b      	add	r3, r1
 8003dca:	761a      	strb	r2, [r3, #24]
}
 8003dcc:	bf00      	nop
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr
 8003dd8:	e000e100 	.word	0xe000e100
 8003ddc:	e000ed00 	.word	0xe000ed00

08003de0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	3b01      	subs	r3, #1
 8003dec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003df0:	d301      	bcc.n	8003df6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003df2:	2301      	movs	r3, #1
 8003df4:	e00f      	b.n	8003e16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003df6:	4a0a      	ldr	r2, [pc, #40]	@ (8003e20 <SysTick_Config+0x40>)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003dfe:	210f      	movs	r1, #15
 8003e00:	f04f 30ff 	mov.w	r0, #4294967295
 8003e04:	f7ff ffc2 	bl	8003d8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e08:	4b05      	ldr	r3, [pc, #20]	@ (8003e20 <SysTick_Config+0x40>)
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e0e:	4b04      	ldr	r3, [pc, #16]	@ (8003e20 <SysTick_Config+0x40>)
 8003e10:	2207      	movs	r2, #7
 8003e12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3708      	adds	r7, #8
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	e000e010 	.word	0xe000e010

08003e24 <MCU_Clock_Setup>:
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
	SystemInit();
 8003e2a:	f000 f9a7 	bl	800417c <SystemInit>
	uint8_t pll_m = 8;
 8003e2e:	2308      	movs	r3, #8
 8003e30:	71fb      	strb	r3, [r7, #7]
	uint16_t pll_n = 336; //192
 8003e32:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8003e36:	80bb      	strh	r3, [r7, #4]
	uint8_t pll_p = 0;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	70fb      	strb	r3, [r7, #3]
	uint8_t pll_q = 7;
 8003e3c:	2307      	movs	r3, #7
 8003e3e:	70bb      	strb	r3, [r7, #2]
	RCC->PLLCFGR = 0x00000000;
 8003e40:	4b3c      	ldr	r3, [pc, #240]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003e42:	2200      	movs	r2, #0
 8003e44:	605a      	str	r2, [r3, #4]
	RCC -> CR |= RCC_CR_HSEON;
 8003e46:	4b3b      	ldr	r3, [pc, #236]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a3a      	ldr	r2, [pc, #232]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003e4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e50:	6013      	str	r3, [r2, #0]
	while(!(RCC -> CR & RCC_CR_HSERDY)){}
 8003e52:	bf00      	nop
 8003e54:	4b37      	ldr	r3, [pc, #220]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d0f9      	beq.n	8003e54 <MCU_Clock_Setup+0x30>
	RCC -> APB1ENR |= RCC_APB1ENR_PWREN;
 8003e60:	4b34      	ldr	r3, [pc, #208]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e64:	4a33      	ldr	r2, [pc, #204]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003e66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e6a:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR ->CR |= PWR_CR_VOS;
 8003e6c:	4b32      	ldr	r3, [pc, #200]	@ (8003f38 <MCU_Clock_Setup+0x114>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a31      	ldr	r2, [pc, #196]	@ (8003f38 <MCU_Clock_Setup+0x114>)
 8003e72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e76:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS;
 8003e78:	4b30      	ldr	r3, [pc, #192]	@ (8003f3c <MCU_Clock_Setup+0x118>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a2f      	ldr	r2, [pc, #188]	@ (8003f3c <MCU_Clock_Setup+0x118>)
 8003e7e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003e82:	f043 0305 	orr.w	r3, r3, #5
 8003e86:	6013      	str	r3, [r2, #0]
	RCC->PLLCFGR |= (pll_q << 24) | (pll_p << 16) | (pll_n << 6) | (pll_m << 0);
 8003e88:	4b2a      	ldr	r3, [pc, #168]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	78ba      	ldrb	r2, [r7, #2]
 8003e8e:	0611      	lsls	r1, r2, #24
 8003e90:	78fa      	ldrb	r2, [r7, #3]
 8003e92:	0412      	lsls	r2, r2, #16
 8003e94:	4311      	orrs	r1, r2
 8003e96:	88ba      	ldrh	r2, [r7, #4]
 8003e98:	0192      	lsls	r2, r2, #6
 8003e9a:	4311      	orrs	r1, r2
 8003e9c:	79fa      	ldrb	r2, [r7, #7]
 8003e9e:	430a      	orrs	r2, r1
 8003ea0:	4611      	mov	r1, r2
 8003ea2:	4a24      	ldr	r2, [pc, #144]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003ea4:	430b      	orrs	r3, r1
 8003ea6:	6053      	str	r3, [r2, #4]
	RCC ->PLLCFGR |= 1 << 22;
 8003ea8:	4b22      	ldr	r3, [pc, #136]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	4a21      	ldr	r2, [pc, #132]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003eae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003eb2:	6053      	str	r3, [r2, #4]
	RCC -> CFGR |= RCC_CFGR_HPRE_DIV1;
 8003eb4:	4b1f      	ldr	r3, [pc, #124]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003eb6:	4a1f      	ldr	r2, [pc, #124]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003ebc:	4b1d      	ldr	r3, [pc, #116]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	4a1c      	ldr	r2, [pc, #112]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003ec2:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8003ec6:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV2;
 8003ec8:	4b1a      	ldr	r3, [pc, #104]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	4a19      	ldr	r2, [pc, #100]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003ece:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ed2:	6093      	str	r3, [r2, #8]
	RCC -> CR |= RCC_CR_PLLON;
 8003ed4:	4b17      	ldr	r3, [pc, #92]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a16      	ldr	r2, [pc, #88]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003eda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ede:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY)){}
 8003ee0:	bf00      	nop
 8003ee2:	4b14      	ldr	r3, [pc, #80]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d0f9      	beq.n	8003ee2 <MCU_Clock_Setup+0xbe>
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 8003eee:	4b11      	ldr	r3, [pc, #68]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	4a10      	ldr	r2, [pc, #64]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003ef4:	f043 0302 	orr.w	r3, r3, #2
 8003ef8:	6093      	str	r3, [r2, #8]
	while((RCC -> CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 8003efa:	bf00      	nop
 8003efc:	4b0d      	ldr	r3, [pc, #52]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f003 0308 	and.w	r3, r3, #8
 8003f04:	2b08      	cmp	r3, #8
 8003f06:	d1f9      	bne.n	8003efc <MCU_Clock_Setup+0xd8>
	SystemCoreClockUpdate();
 8003f08:	f000 f94a 	bl	80041a0 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock/168);
 8003f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8003f40 <MCU_Clock_Setup+0x11c>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	08db      	lsrs	r3, r3, #3
 8003f12:	4a0c      	ldr	r2, [pc, #48]	@ (8003f44 <MCU_Clock_Setup+0x120>)
 8003f14:	fba2 2303 	umull	r2, r3, r2, r3
 8003f18:	085b      	lsrs	r3, r3, #1
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7ff ff60 	bl	8003de0 <SysTick_Config>
	RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8003f20:	4b04      	ldr	r3, [pc, #16]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003f22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f24:	4a03      	ldr	r2, [pc, #12]	@ (8003f34 <MCU_Clock_Setup+0x110>)
 8003f26:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f2a:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8003f2c:	bf00      	nop
 8003f2e:	3708      	adds	r7, #8
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	40023800 	.word	0x40023800
 8003f38:	40007000 	.word	0x40007000
 8003f3c:	40023c00 	.word	0x40023c00
 8003f40:	20000000 	.word	0x20000000
 8003f44:	18618619 	.word	0x18618619

08003f48 <Delay_Config>:
{
 8003f48:	b480      	push	{r7}
 8003f4a:	af00      	add	r7, sp, #0
	SysTick->CTRL = 0;
 8003f4c:	4b09      	ldr	r3, [pc, #36]	@ (8003f74 <Delay_Config+0x2c>)
 8003f4e:	2200      	movs	r2, #0
 8003f50:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = 0x00FFFFFF;
 8003f52:	4b08      	ldr	r3, [pc, #32]	@ (8003f74 <Delay_Config+0x2c>)
 8003f54:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8003f58:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 8003f5a:	4b06      	ldr	r3, [pc, #24]	@ (8003f74 <Delay_Config+0x2c>)
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 5;
 8003f60:	4b04      	ldr	r3, [pc, #16]	@ (8003f74 <Delay_Config+0x2c>)
 8003f62:	2205      	movs	r2, #5
 8003f64:	601a      	str	r2, [r3, #0]
	return (0UL);                                                     /* Function successful */
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	e000e010 	.word	0xe000e010

08003f78 <Delay_ms>:
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b085      	sub	sp, #20
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	ed87 0a01 	vstr	s0, [r7, #4]
	unsigned long x =0x29040 * (ms);
 8003f82:	edd7 7a01 	vldr	s15, [r7, #4]
 8003f86:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8003fcc <Delay_ms+0x54>
 8003f8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f92:	ee17 3a90 	vmov	r3, s15
 8003f96:	60fb      	str	r3, [r7, #12]
	SysTick->LOAD =  x ;
 8003f98:	4a0d      	ldr	r2, [pc, #52]	@ (8003fd0 <Delay_ms+0x58>)
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	6053      	str	r3, [r2, #4]
	SysTick->VAL = 0;
 8003f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8003fd0 <Delay_ms+0x58>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	609a      	str	r2, [r3, #8]
	SysTick->CTRL |= 1;
 8003fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8003fd0 <Delay_ms+0x58>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a09      	ldr	r2, [pc, #36]	@ (8003fd0 <Delay_ms+0x58>)
 8003faa:	f043 0301 	orr.w	r3, r3, #1
 8003fae:	6013      	str	r3, [r2, #0]
	while((SysTick->CTRL & 0x00010000) == 0);
 8003fb0:	bf00      	nop
 8003fb2:	4b07      	ldr	r3, [pc, #28]	@ (8003fd0 <Delay_ms+0x58>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d0f9      	beq.n	8003fb2 <Delay_ms+0x3a>
	return (0UL);                                                     /* Function successful */
 8003fbe:	2300      	movs	r3, #0
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3714      	adds	r7, #20
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr
 8003fcc:	48241000 	.word	0x48241000
 8003fd0:	e000e010 	.word	0xe000e010

08003fd4 <Delay_s>:
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
	s = s * 1000;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003fe2:	fb02 f303 	mul.w	r3, r2, r3
 8003fe6:	607b      	str	r3, [r7, #4]
	for (; s>0; s--)
 8003fe8:	e006      	b.n	8003ff8 <Delay_s+0x24>
		Delay_ms(1);
 8003fea:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8003fee:	f7ff ffc3 	bl	8003f78 <Delay_ms>
	for (; s>0; s--)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	607b      	str	r3, [r7, #4]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d1f5      	bne.n	8003fea <Delay_s+0x16>
	return (0UL);
 8003ffe:	2300      	movs	r3, #0
}
 8004000:	4618      	mov	r0, r3
 8004002:	3708      	adds	r7, #8
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}

08004008 <GPIO_Pin_Low>:
 * @brief  Sets a specific pin low.
 * @param  Port: Pointer to GPIO port base address.
 * @param  pin: Pin number to set low (0-15).
 */
__STATIC_INLINE  void GPIO_Pin_Low(GPIO_TypeDef *Port, int pin)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
	Port -> ODR &= ~(1 << pin);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	695b      	ldr	r3, [r3, #20]
 8004016:	2101      	movs	r1, #1
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	fa01 f202 	lsl.w	r2, r1, r2
 800401e:	43d2      	mvns	r2, r2
 8004020:	401a      	ands	r2, r3
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	615a      	str	r2, [r3, #20]
}
 8004026:	bf00      	nop
 8004028:	370c      	adds	r7, #12
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr

08004032 <GPIO_Pin_High>:
 * @brief  Sets a specific pin high.
 * @param  Port: Pointer to GPIO port base address.
 * @param  pin: Pin number to set high (0-15).
 */
__STATIC_INLINE  void GPIO_Pin_High(GPIO_TypeDef *Port, int pin)
{
 8004032:	b480      	push	{r7}
 8004034:	b083      	sub	sp, #12
 8004036:	af00      	add	r7, sp, #0
 8004038:	6078      	str	r0, [r7, #4]
 800403a:	6039      	str	r1, [r7, #0]
	Port -> ODR |= 1 << pin;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	2101      	movs	r1, #1
 8004042:	683a      	ldr	r2, [r7, #0]
 8004044:	fa01 f202 	lsl.w	r2, r1, r2
 8004048:	431a      	orrs	r2, r3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	615a      	str	r2, [r3, #20]
}
 800404e:	bf00      	nop
 8004050:	370c      	adds	r7, #12
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
	...

0800405c <USART1_IRQHandler>:
uint8_t Modbus_RX_Buffer_1[Modbus_RX_Buffer_Length];

uint16_t Modbus_Message_length = 0;

void USART1_IRQHandler(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0

		Modbus_USART.USART_DMA_Instance_RX.Request.Stream -> CR &= ~DMA_SxCR_EN;
 8004060:	4b12      	ldr	r3, [pc, #72]	@ (80040ac <USART1_IRQHandler+0x50>)
 8004062:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	4b11      	ldr	r3, [pc, #68]	@ (80040ac <USART1_IRQHandler+0x50>)
 8004068:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800406a:	f022 0201 	bic.w	r2, r2, #1
 800406e:	601a      	str	r2, [r3, #0]

		Modbus_Message_length = Modbus_RX_Buffer_Length - Modbus_USART.USART_DMA_Instance_RX.Request.Stream -> NDTR;
 8004070:	4b0e      	ldr	r3, [pc, #56]	@ (80040ac <USART1_IRQHandler+0x50>)
 8004072:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	b29b      	uxth	r3, r3
 8004078:	f1c3 0314 	rsb	r3, r3, #20
 800407c:	b29a      	uxth	r2, r3
 800407e:	4b0c      	ldr	r3, [pc, #48]	@ (80040b0 <USART1_IRQHandler+0x54>)
 8004080:	801a      	strh	r2, [r3, #0]

		static int temp = 0;
		temp = Modbus_USART.Port -> SR;
 8004082:	4b0a      	ldr	r3, [pc, #40]	@ (80040ac <USART1_IRQHandler+0x50>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	461a      	mov	r2, r3
 800408a:	4b0a      	ldr	r3, [pc, #40]	@ (80040b4 <USART1_IRQHandler+0x58>)
 800408c:	601a      	str	r2, [r3, #0]
		USART_RX_Buffer(&Modbus_USART, &Modbus_RX_Buffer_1[0], Modbus_RX_Buffer_Length, 0);
 800408e:	2300      	movs	r3, #0
 8004090:	2214      	movs	r2, #20
 8004092:	4909      	ldr	r1, [pc, #36]	@ (80040b8 <USART1_IRQHandler+0x5c>)
 8004094:	4805      	ldr	r0, [pc, #20]	@ (80040ac <USART1_IRQHandler+0x50>)
 8004096:	f7ff fd2f 	bl	8003af8 <USART_RX_Buffer>

		USART_TX_Buffer(&Modbus_USART, &Modbus_RX_Buffer_1[0], Modbus_Message_length);
 800409a:	4b05      	ldr	r3, [pc, #20]	@ (80040b0 <USART1_IRQHandler+0x54>)
 800409c:	881b      	ldrh	r3, [r3, #0]
 800409e:	461a      	mov	r2, r3
 80040a0:	4905      	ldr	r1, [pc, #20]	@ (80040b8 <USART1_IRQHandler+0x5c>)
 80040a2:	4802      	ldr	r0, [pc, #8]	@ (80040ac <USART1_IRQHandler+0x50>)
 80040a4:	f7ff fbec 	bl	8003880 <USART_TX_Buffer>
}
 80040a8:	bf00      	nop
 80040aa:	bd80      	pop	{r7, pc}
 80040ac:	2000053c 	.word	0x2000053c
 80040b0:	200005d4 	.word	0x200005d4
 80040b4:	200005d8 	.word	0x200005d8
 80040b8:	200005c0 	.word	0x200005c0

080040bc <main>:


int main(void)
{
 80040bc:	b590      	push	{r4, r7, lr}
 80040be:	b085      	sub	sp, #20
 80040c0:	af04      	add	r7, sp, #16
	MCU_Clock_Setup();
 80040c2:	f7ff feaf 	bl	8003e24 <MCU_Clock_Setup>
	Delay_Config();
 80040c6:	f7ff ff3f 	bl	8003f48 <Delay_Config>

	Modbus_USART.Port = USART1;
 80040ca:	4b28      	ldr	r3, [pc, #160]	@ (800416c <main+0xb0>)
 80040cc:	4a28      	ldr	r2, [pc, #160]	@ (8004170 <main+0xb4>)
 80040ce:	601a      	str	r2, [r3, #0]
	Modbus_USART.RX_Pin = USART1_RX_Pin.PB7;
 80040d0:	2207      	movs	r2, #7
 80040d2:	4b26      	ldr	r3, [pc, #152]	@ (800416c <main+0xb0>)
 80040d4:	729a      	strb	r2, [r3, #10]
	Modbus_USART.TX_Pin = USART1_TX_Pin.PB6;
 80040d6:	2206      	movs	r2, #6
 80040d8:	4b24      	ldr	r3, [pc, #144]	@ (800416c <main+0xb0>)
 80040da:	725a      	strb	r2, [r3, #9]
	Modbus_USART.baudrate = 9600;
 80040dc:	4b23      	ldr	r3, [pc, #140]	@ (800416c <main+0xb0>)
 80040de:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80040e2:	605a      	str	r2, [r3, #4]
	Modbus_USART.dma_enable =  USART_Configuration.DMA_Enable.RX_Enable | USART_Configuration.DMA_Enable.TX_Enable;
 80040e4:	2202      	movs	r2, #2
 80040e6:	2301      	movs	r3, #1
 80040e8:	4313      	orrs	r3, r2
 80040ea:	b2da      	uxtb	r2, r3
 80040ec:	4b1f      	ldr	r3, [pc, #124]	@ (800416c <main+0xb0>)
 80040ee:	745a      	strb	r2, [r3, #17]
	Modbus_USART.hardware_flow = USART_Configuration.Hardware_Flow.Disable;
 80040f0:	2200      	movs	r2, #0
 80040f2:	4b1e      	ldr	r3, [pc, #120]	@ (800416c <main+0xb0>)
 80040f4:	73da      	strb	r2, [r3, #15]
	Modbus_USART.interrupt = USART_Configuration.Interrupt_Type.IDLE_Enable |  USART_Configuration.Interrupt_Type.Receiver_Empty_Enable;
 80040f6:	2310      	movs	r3, #16
 80040f8:	b25a      	sxtb	r2, r3
 80040fa:	2320      	movs	r3, #32
 80040fc:	b25b      	sxtb	r3, r3
 80040fe:	4313      	orrs	r3, r2
 8004100:	b25b      	sxtb	r3, r3
 8004102:	b2da      	uxtb	r2, r3
 8004104:	4b19      	ldr	r3, [pc, #100]	@ (800416c <main+0xb0>)
 8004106:	739a      	strb	r2, [r3, #14]
	Modbus_USART.mode = USART_Configuration.Mode.Asynchronous;
 8004108:	2201      	movs	r2, #1
 800410a:	4b18      	ldr	r3, [pc, #96]	@ (800416c <main+0xb0>)
 800410c:	721a      	strb	r2, [r3, #8]
	Modbus_USART.parity = USART_Configuration.Parity_Type.Disable;
 800410e:	2300      	movs	r3, #0
 8004110:	b2da      	uxtb	r2, r3
 8004112:	4b16      	ldr	r3, [pc, #88]	@ (800416c <main+0xb0>)
 8004114:	749a      	strb	r2, [r3, #18]
	Modbus_USART.stop_bits = USART_Configuration.Stop_Bits.Bit_1;
 8004116:	2300      	movs	r3, #0
 8004118:	b2da      	uxtb	r2, r3
 800411a:	4b14      	ldr	r3, [pc, #80]	@ (800416c <main+0xb0>)
 800411c:	741a      	strb	r2, [r3, #16]

	USART_Init(&Modbus_USART);
 800411e:	4813      	ldr	r0, [pc, #76]	@ (800416c <main+0xb0>)
 8004120:	f7fe ffe2 	bl	80030e8 <USART_Init>
	USART_RX_Buffer(&Modbus_USART, &Modbus_RX_Buffer_1[0], Modbus_RX_Buffer_Length, 0);
 8004124:	2300      	movs	r3, #0
 8004126:	2214      	movs	r2, #20
 8004128:	4912      	ldr	r1, [pc, #72]	@ (8004174 <main+0xb8>)
 800412a:	4810      	ldr	r0, [pc, #64]	@ (800416c <main+0xb0>)
 800412c:	f7ff fce4 	bl	8003af8 <USART_RX_Buffer>



	GPIO_Pin_Init(GPIOD, 12, GPIO_Configuration.Mode.General_Purpose_Output, GPIO_Configuration.Output_Type.Push_Pull,
 8004130:	2001      	movs	r0, #1
 8004132:	2400      	movs	r4, #0
			                 GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.None);
 8004134:	2303      	movs	r3, #3
 8004136:	2200      	movs	r2, #0
 8004138:	2100      	movs	r1, #0
	GPIO_Pin_Init(GPIOD, 12, GPIO_Configuration.Mode.General_Purpose_Output, GPIO_Configuration.Output_Type.Push_Pull,
 800413a:	9102      	str	r1, [sp, #8]
 800413c:	9201      	str	r2, [sp, #4]
 800413e:	9300      	str	r3, [sp, #0]
 8004140:	4623      	mov	r3, r4
 8004142:	4602      	mov	r2, r0
 8004144:	210c      	movs	r1, #12
 8004146:	480c      	ldr	r0, [pc, #48]	@ (8004178 <main+0xbc>)
 8004148:	f7fe fa2a 	bl	80025a0 <GPIO_Pin_Init>


	for(;;)
	{

		GPIO_Pin_High(GPIOD, 12);
 800414c:	210c      	movs	r1, #12
 800414e:	480a      	ldr	r0, [pc, #40]	@ (8004178 <main+0xbc>)
 8004150:	f7ff ff6f 	bl	8004032 <GPIO_Pin_High>
		Delay_s(1);
 8004154:	2001      	movs	r0, #1
 8004156:	f7ff ff3d 	bl	8003fd4 <Delay_s>
		GPIO_Pin_Low(GPIOD, 12);
 800415a:	210c      	movs	r1, #12
 800415c:	4806      	ldr	r0, [pc, #24]	@ (8004178 <main+0xbc>)
 800415e:	f7ff ff53 	bl	8004008 <GPIO_Pin_Low>
		Delay_s(1);
 8004162:	2001      	movs	r0, #1
 8004164:	f7ff ff36 	bl	8003fd4 <Delay_s>
		GPIO_Pin_High(GPIOD, 12);
 8004168:	bf00      	nop
 800416a:	e7ef      	b.n	800414c <main+0x90>
 800416c:	2000053c 	.word	0x2000053c
 8004170:	40011000 	.word	0x40011000
 8004174:	200005c0 	.word	0x200005c0
 8004178:	40020c00 	.word	0x40020c00

0800417c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800417c:	b480      	push	{r7}
 800417e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004180:	4b06      	ldr	r3, [pc, #24]	@ (800419c <SystemInit+0x20>)
 8004182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004186:	4a05      	ldr	r2, [pc, #20]	@ (800419c <SystemInit+0x20>)
 8004188:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800418c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004190:	bf00      	nop
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	e000ed00 	.word	0xe000ed00

080041a0 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b087      	sub	sp, #28
 80041a4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80041a6:	2300      	movs	r3, #0
 80041a8:	613b      	str	r3, [r7, #16]
 80041aa:	2300      	movs	r3, #0
 80041ac:	617b      	str	r3, [r7, #20]
 80041ae:	2302      	movs	r3, #2
 80041b0:	60fb      	str	r3, [r7, #12]
 80041b2:	2300      	movs	r3, #0
 80041b4:	60bb      	str	r3, [r7, #8]
 80041b6:	2302      	movs	r3, #2
 80041b8:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80041ba:	4b34      	ldr	r3, [pc, #208]	@ (800428c <SystemCoreClockUpdate+0xec>)
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f003 030c 	and.w	r3, r3, #12
 80041c2:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	2b08      	cmp	r3, #8
 80041c8:	d011      	beq.n	80041ee <SystemCoreClockUpdate+0x4e>
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	2b08      	cmp	r3, #8
 80041ce:	d844      	bhi.n	800425a <SystemCoreClockUpdate+0xba>
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d003      	beq.n	80041de <SystemCoreClockUpdate+0x3e>
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	2b04      	cmp	r3, #4
 80041da:	d004      	beq.n	80041e6 <SystemCoreClockUpdate+0x46>
 80041dc:	e03d      	b.n	800425a <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80041de:	4b2c      	ldr	r3, [pc, #176]	@ (8004290 <SystemCoreClockUpdate+0xf0>)
 80041e0:	4a2c      	ldr	r2, [pc, #176]	@ (8004294 <SystemCoreClockUpdate+0xf4>)
 80041e2:	601a      	str	r2, [r3, #0]
      break;
 80041e4:	e03d      	b.n	8004262 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80041e6:	4b2a      	ldr	r3, [pc, #168]	@ (8004290 <SystemCoreClockUpdate+0xf0>)
 80041e8:	4a2b      	ldr	r2, [pc, #172]	@ (8004298 <SystemCoreClockUpdate+0xf8>)
 80041ea:	601a      	str	r2, [r3, #0]
      break;
 80041ec:	e039      	b.n	8004262 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80041ee:	4b27      	ldr	r3, [pc, #156]	@ (800428c <SystemCoreClockUpdate+0xec>)
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	0d9b      	lsrs	r3, r3, #22
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041fa:	4b24      	ldr	r3, [pc, #144]	@ (800428c <SystemCoreClockUpdate+0xec>)
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004202:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d00c      	beq.n	8004224 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800420a:	4a23      	ldr	r2, [pc, #140]	@ (8004298 <SystemCoreClockUpdate+0xf8>)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004212:	4a1e      	ldr	r2, [pc, #120]	@ (800428c <SystemCoreClockUpdate+0xec>)
 8004214:	6852      	ldr	r2, [r2, #4]
 8004216:	0992      	lsrs	r2, r2, #6
 8004218:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800421c:	fb02 f303 	mul.w	r3, r2, r3
 8004220:	617b      	str	r3, [r7, #20]
 8004222:	e00b      	b.n	800423c <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8004224:	4a1b      	ldr	r2, [pc, #108]	@ (8004294 <SystemCoreClockUpdate+0xf4>)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	fbb2 f3f3 	udiv	r3, r2, r3
 800422c:	4a17      	ldr	r2, [pc, #92]	@ (800428c <SystemCoreClockUpdate+0xec>)
 800422e:	6852      	ldr	r2, [r2, #4]
 8004230:	0992      	lsrs	r2, r2, #6
 8004232:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004236:	fb02 f303 	mul.w	r3, r2, r3
 800423a:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800423c:	4b13      	ldr	r3, [pc, #76]	@ (800428c <SystemCoreClockUpdate+0xec>)
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	0c1b      	lsrs	r3, r3, #16
 8004242:	f003 0303 	and.w	r3, r3, #3
 8004246:	3301      	adds	r3, #1
 8004248:	005b      	lsls	r3, r3, #1
 800424a:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 800424c:	697a      	ldr	r2, [r7, #20]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	fbb2 f3f3 	udiv	r3, r2, r3
 8004254:	4a0e      	ldr	r2, [pc, #56]	@ (8004290 <SystemCoreClockUpdate+0xf0>)
 8004256:	6013      	str	r3, [r2, #0]
      break;
 8004258:	e003      	b.n	8004262 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 800425a:	4b0d      	ldr	r3, [pc, #52]	@ (8004290 <SystemCoreClockUpdate+0xf0>)
 800425c:	4a0d      	ldr	r2, [pc, #52]	@ (8004294 <SystemCoreClockUpdate+0xf4>)
 800425e:	601a      	str	r2, [r3, #0]
      break;
 8004260:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8004262:	4b0a      	ldr	r3, [pc, #40]	@ (800428c <SystemCoreClockUpdate+0xec>)
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	091b      	lsrs	r3, r3, #4
 8004268:	f003 030f 	and.w	r3, r3, #15
 800426c:	4a0b      	ldr	r2, [pc, #44]	@ (800429c <SystemCoreClockUpdate+0xfc>)
 800426e:	5cd3      	ldrb	r3, [r2, r3]
 8004270:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8004272:	4b07      	ldr	r3, [pc, #28]	@ (8004290 <SystemCoreClockUpdate+0xf0>)
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	fa22 f303 	lsr.w	r3, r2, r3
 800427c:	4a04      	ldr	r2, [pc, #16]	@ (8004290 <SystemCoreClockUpdate+0xf0>)
 800427e:	6013      	str	r3, [r2, #0]
}
 8004280:	bf00      	nop
 8004282:	371c      	adds	r7, #28
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr
 800428c:	40023800 	.word	0x40023800
 8004290:	20000000 	.word	0x20000000
 8004294:	00f42400 	.word	0x00f42400
 8004298:	017d7840 	.word	0x017d7840
 800429c:	08004854 	.word	0x08004854

080042a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80042a0:	480d      	ldr	r0, [pc, #52]	@ (80042d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80042a2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80042a4:	f7ff ff6a 	bl	800417c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80042a8:	480c      	ldr	r0, [pc, #48]	@ (80042dc <LoopForever+0x6>)
  ldr r1, =_edata
 80042aa:	490d      	ldr	r1, [pc, #52]	@ (80042e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80042ac:	4a0d      	ldr	r2, [pc, #52]	@ (80042e4 <LoopForever+0xe>)
  movs r3, #0
 80042ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80042b0:	e002      	b.n	80042b8 <LoopCopyDataInit>

080042b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80042b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80042b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80042b6:	3304      	adds	r3, #4

080042b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80042b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80042ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80042bc:	d3f9      	bcc.n	80042b2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80042be:	4a0a      	ldr	r2, [pc, #40]	@ (80042e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80042c0:	4c0a      	ldr	r4, [pc, #40]	@ (80042ec <LoopForever+0x16>)
  movs r3, #0
 80042c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80042c4:	e001      	b.n	80042ca <LoopFillZerobss>

080042c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80042c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80042c8:	3204      	adds	r2, #4

080042ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80042ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80042cc:	d3fb      	bcc.n	80042c6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80042ce:	f000 f811 	bl	80042f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80042d2:	f7ff fef3 	bl	80040bc <main>

080042d6 <LoopForever>:

LoopForever:
  b LoopForever
 80042d6:	e7fe      	b.n	80042d6 <LoopForever>
  ldr   r0, =_estack
 80042d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80042dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80042e0:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80042e4:	0800486c 	.word	0x0800486c
  ldr r2, =_sbss
 80042e8:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80042ec:	200005dc 	.word	0x200005dc

080042f0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80042f0:	e7fe      	b.n	80042f0 <ADC_IRQHandler>
	...

080042f4 <__libc_init_array>:
 80042f4:	b570      	push	{r4, r5, r6, lr}
 80042f6:	4d0d      	ldr	r5, [pc, #52]	@ (800432c <__libc_init_array+0x38>)
 80042f8:	4c0d      	ldr	r4, [pc, #52]	@ (8004330 <__libc_init_array+0x3c>)
 80042fa:	1b64      	subs	r4, r4, r5
 80042fc:	10a4      	asrs	r4, r4, #2
 80042fe:	2600      	movs	r6, #0
 8004300:	42a6      	cmp	r6, r4
 8004302:	d109      	bne.n	8004318 <__libc_init_array+0x24>
 8004304:	4d0b      	ldr	r5, [pc, #44]	@ (8004334 <__libc_init_array+0x40>)
 8004306:	4c0c      	ldr	r4, [pc, #48]	@ (8004338 <__libc_init_array+0x44>)
 8004308:	f000 f896 	bl	8004438 <_init>
 800430c:	1b64      	subs	r4, r4, r5
 800430e:	10a4      	asrs	r4, r4, #2
 8004310:	2600      	movs	r6, #0
 8004312:	42a6      	cmp	r6, r4
 8004314:	d105      	bne.n	8004322 <__libc_init_array+0x2e>
 8004316:	bd70      	pop	{r4, r5, r6, pc}
 8004318:	f855 3b04 	ldr.w	r3, [r5], #4
 800431c:	4798      	blx	r3
 800431e:	3601      	adds	r6, #1
 8004320:	e7ee      	b.n	8004300 <__libc_init_array+0xc>
 8004322:	f855 3b04 	ldr.w	r3, [r5], #4
 8004326:	4798      	blx	r3
 8004328:	3601      	adds	r6, #1
 800432a:	e7f2      	b.n	8004312 <__libc_init_array+0x1e>
 800432c:	08004864 	.word	0x08004864
 8004330:	08004864 	.word	0x08004864
 8004334:	08004864 	.word	0x08004864
 8004338:	08004868 	.word	0x08004868
 800433c:	00000000 	.word	0x00000000

08004340 <ceil>:
 8004340:	ec51 0b10 	vmov	r0, r1, d0
 8004344:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800434c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8004350:	2e13      	cmp	r6, #19
 8004352:	460c      	mov	r4, r1
 8004354:	4605      	mov	r5, r0
 8004356:	4680      	mov	r8, r0
 8004358:	dc2e      	bgt.n	80043b8 <ceil+0x78>
 800435a:	2e00      	cmp	r6, #0
 800435c:	da11      	bge.n	8004382 <ceil+0x42>
 800435e:	a332      	add	r3, pc, #200	@ (adr r3, 8004428 <ceil+0xe8>)
 8004360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004364:	f7fb ff36 	bl	80001d4 <__adddf3>
 8004368:	2200      	movs	r2, #0
 800436a:	2300      	movs	r3, #0
 800436c:	f7fc fb78 	bl	8000a60 <__aeabi_dcmpgt>
 8004370:	b120      	cbz	r0, 800437c <ceil+0x3c>
 8004372:	2c00      	cmp	r4, #0
 8004374:	db4f      	blt.n	8004416 <ceil+0xd6>
 8004376:	4325      	orrs	r5, r4
 8004378:	d151      	bne.n	800441e <ceil+0xde>
 800437a:	462c      	mov	r4, r5
 800437c:	4621      	mov	r1, r4
 800437e:	4628      	mov	r0, r5
 8004380:	e023      	b.n	80043ca <ceil+0x8a>
 8004382:	4f2b      	ldr	r7, [pc, #172]	@ (8004430 <ceil+0xf0>)
 8004384:	4137      	asrs	r7, r6
 8004386:	ea01 0307 	and.w	r3, r1, r7
 800438a:	4303      	orrs	r3, r0
 800438c:	d01d      	beq.n	80043ca <ceil+0x8a>
 800438e:	a326      	add	r3, pc, #152	@ (adr r3, 8004428 <ceil+0xe8>)
 8004390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004394:	f7fb ff1e 	bl	80001d4 <__adddf3>
 8004398:	2200      	movs	r2, #0
 800439a:	2300      	movs	r3, #0
 800439c:	f7fc fb60 	bl	8000a60 <__aeabi_dcmpgt>
 80043a0:	2800      	cmp	r0, #0
 80043a2:	d0eb      	beq.n	800437c <ceil+0x3c>
 80043a4:	2c00      	cmp	r4, #0
 80043a6:	bfc2      	ittt	gt
 80043a8:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 80043ac:	4133      	asrgt	r3, r6
 80043ae:	18e4      	addgt	r4, r4, r3
 80043b0:	ea24 0407 	bic.w	r4, r4, r7
 80043b4:	2500      	movs	r5, #0
 80043b6:	e7e1      	b.n	800437c <ceil+0x3c>
 80043b8:	2e33      	cmp	r6, #51	@ 0x33
 80043ba:	dd0a      	ble.n	80043d2 <ceil+0x92>
 80043bc:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80043c0:	d103      	bne.n	80043ca <ceil+0x8a>
 80043c2:	4602      	mov	r2, r0
 80043c4:	460b      	mov	r3, r1
 80043c6:	f7fb ff05 	bl	80001d4 <__adddf3>
 80043ca:	ec41 0b10 	vmov	d0, r0, r1
 80043ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043d2:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80043d6:	f04f 37ff 	mov.w	r7, #4294967295
 80043da:	40df      	lsrs	r7, r3
 80043dc:	4238      	tst	r0, r7
 80043de:	d0f4      	beq.n	80043ca <ceil+0x8a>
 80043e0:	a311      	add	r3, pc, #68	@ (adr r3, 8004428 <ceil+0xe8>)
 80043e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e6:	f7fb fef5 	bl	80001d4 <__adddf3>
 80043ea:	2200      	movs	r2, #0
 80043ec:	2300      	movs	r3, #0
 80043ee:	f7fc fb37 	bl	8000a60 <__aeabi_dcmpgt>
 80043f2:	2800      	cmp	r0, #0
 80043f4:	d0c2      	beq.n	800437c <ceil+0x3c>
 80043f6:	2c00      	cmp	r4, #0
 80043f8:	dd0a      	ble.n	8004410 <ceil+0xd0>
 80043fa:	2e14      	cmp	r6, #20
 80043fc:	d101      	bne.n	8004402 <ceil+0xc2>
 80043fe:	3401      	adds	r4, #1
 8004400:	e006      	b.n	8004410 <ceil+0xd0>
 8004402:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8004406:	2301      	movs	r3, #1
 8004408:	40b3      	lsls	r3, r6
 800440a:	441d      	add	r5, r3
 800440c:	45a8      	cmp	r8, r5
 800440e:	d8f6      	bhi.n	80043fe <ceil+0xbe>
 8004410:	ea25 0507 	bic.w	r5, r5, r7
 8004414:	e7b2      	b.n	800437c <ceil+0x3c>
 8004416:	2500      	movs	r5, #0
 8004418:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 800441c:	e7ae      	b.n	800437c <ceil+0x3c>
 800441e:	4c05      	ldr	r4, [pc, #20]	@ (8004434 <ceil+0xf4>)
 8004420:	2500      	movs	r5, #0
 8004422:	e7ab      	b.n	800437c <ceil+0x3c>
 8004424:	f3af 8000 	nop.w
 8004428:	8800759c 	.word	0x8800759c
 800442c:	7e37e43c 	.word	0x7e37e43c
 8004430:	000fffff 	.word	0x000fffff
 8004434:	3ff00000 	.word	0x3ff00000

08004438 <_init>:
 8004438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800443a:	bf00      	nop
 800443c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800443e:	bc08      	pop	{r3}
 8004440:	469e      	mov	lr, r3
 8004442:	4770      	bx	lr

08004444 <_fini>:
 8004444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004446:	bf00      	nop
 8004448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800444a:	bc08      	pop	{r3}
 800444c:	469e      	mov	lr, r3
 800444e:	4770      	bx	lr
