vendor_name = ModelSim
source_file = 1, /home/djokjula/Documents/work/school/7/upv/upv_fft/upv_fft.vhd
source_file = 1, /home/djokjula/Apps/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/djokjula/Apps/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/djokjula/Apps/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/djokjula/Apps/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/djokjula/Documents/work/school/7/upv/upv_fft/db/upv_fft.cbx.xml
design_name = upv_fft
instance = comp, \x~output\, x~output, upv_fft, 1
instance = comp, \s0~input\, s0~input, upv_fft, 1
instance = comp, \c~input\, c~input, upv_fft, 1
instance = comp, \d~input\, d~input, upv_fft, 1
instance = comp, \a~input\, a~input, upv_fft, 1
instance = comp, \s1~input\, s1~input, upv_fft, 1
instance = comp, \b~input\, b~input, upv_fft, 1
instance = comp, \x~0\, x~0, upv_fft, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, upv_fft, 1
