{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567112637612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567112637616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 17:03:57 2019 " "Processing started: Thu Aug 29 17:03:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567112637616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112637616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112637617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567112647701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567112647701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/freq_system.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/freq_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_system " "Found entity 1: freq_system" {  } { { "freq_system/synthesis/freq_system.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/freq_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "freq_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "freq_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_system_mm_interconnect_0 " "Found entity 1: freq_system_mm_interconnect_0" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/freq_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: freq_system_mm_interconnect_0_avalon_st_adapter" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/freq_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freq_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: freq_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/freq_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freq_system_mm_interconnect_0_rsp_mux " "Found entity 1: freq_system_mm_interconnect_0_rsp_mux" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file freq_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "freq_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657128 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "freq_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/freq_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freq_system_mm_interconnect_0_rsp_demux " "Found entity 1: freq_system_mm_interconnect_0_rsp_demux" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/freq_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freq_system_mm_interconnect_0_cmd_mux " "Found entity 1: freq_system_mm_interconnect_0_cmd_mux" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/freq_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freq_system_mm_interconnect_0_cmd_demux " "Found entity 1: freq_system_mm_interconnect_0_cmd_demux" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "freq_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "freq_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657140 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657140 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657140 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657140 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "freq_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567112657144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "freq_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "freq_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "freq_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567112657148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "freq_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "freq_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "freq_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "freq_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "freq_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel freq_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at freq_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567112657156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel freq_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at freq_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567112657156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freq_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: freq_system_mm_interconnect_0_router_002_default_decode" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657156 ""} { "Info" "ISGN_ENTITY_NAME" "2 freq_system_mm_interconnect_0_router_002 " "Found entity 2: freq_system_mm_interconnect_0_router_002" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel freq_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at freq_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567112657158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel freq_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at freq_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567112657158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freq_system_mm_interconnect_0_router_default_decode " "Found entity 1: freq_system_mm_interconnect_0_router_default_decode" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657158 ""} { "Info" "ISGN_ENTITY_NAME" "2 freq_system_mm_interconnect_0_router " "Found entity 2: freq_system_mm_interconnect_0_router" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "freq_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "freq_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "freq_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "freq_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "freq_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/freq_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/freq_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_system_hps_0 " "Found entity 1: freq_system_hps_0" {  } { { "freq_system/synthesis/submodules/freq_system_hps_0.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/freq_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/freq_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_system_hps_0_hps_io " "Found entity 1: freq_system_hps_0_hps_io" {  } { { "freq_system/synthesis/submodules/freq_system_hps_0_hps_io.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "freq_system/synthesis/submodules/hps_sdram.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "freq_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "freq_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "freq_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "freq_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "freq_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "freq_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freq_system_hps_0_hps_io_border " "Found entity 1: freq_system_hps_0_hps_io_border" {  } { { "freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freq_system_hps_0_fpga_interfaces " "Found entity 1: freq_system_hps_0_fpga_interfaces" {  } { { "freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_system/synthesis/submodules/custom_freq.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_system/synthesis/submodules/custom_freq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 custom_freq " "Found entity 1: custom_freq" {  } { { "freq_system/synthesis/submodules/custom_freq.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/custom_freq.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "send_complete SEND_COMPLETE ad9833if.v(9) " "Verilog HDL Declaration information at ad9833if.v(9): object \"send_complete\" differs only in case from object \"SEND_COMPLETE\" in the same scope" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/ad9833if.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567112657249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9833if.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9833if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9833if " "Found entity 1: ad9833if" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/ad9833if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657266 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657280 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657280 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657280 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657280 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567112657284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567112657288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567112657298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567112657298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657299 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567112657300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567112657300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657301 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/custom_leds.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/custom_leds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 custom_leds " "Found entity 1: custom_leds" {  } { { "soc_system/synthesis/submodules/custom_leds.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/custom_leds.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_soc_ghrd.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_soc_ghrd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_SoC_GHRD " "Found entity 1: DE10_NANO_SoC_GHRD" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/custom_freq.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/custom_freq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 custom_freq " "Found entity 1: custom_freq" {  } { { "soc_system/synthesis/submodules/custom_freq.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/custom_freq.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "freq_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657407 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(16) " "Verilog HDL Parameter Declaration warning at ad9833if.v(16): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/ad9833if.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1567112657456 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(17) " "Verilog HDL Parameter Declaration warning at ad9833if.v(17): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/ad9833if.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1567112657456 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(18) " "Verilog HDL Parameter Declaration warning at ad9833if.v(18): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/ad9833if.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1567112657456 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(19) " "Verilog HDL Parameter Declaration warning at ad9833if.v(19): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/ad9833if.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1567112657456 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(20) " "Verilog HDL Parameter Declaration warning at ad9833if.v(20): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/ad9833if.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1567112657456 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(21) " "Verilog HDL Parameter Declaration warning at ad9833if.v(21): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/ad9833if.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1567112657456 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(22) " "Verilog HDL Parameter Declaration warning at ad9833if.v(22): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/ad9833if.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1567112657456 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(23) " "Verilog HDL Parameter Declaration warning at ad9833if.v(23): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/ad9833if.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1567112657457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_NANO_SoC_GHRD " "Elaborating entity \"DE10_NANO_SoC_GHRD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567112657628 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "go DE10_NANO_SoC_GHRD.v(95) " "Verilog HDL or VHDL warning at DE10_NANO_SoC_GHRD.v(95): object \"go\" assigned a value but never read" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567112657628 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "control DE10_NANO_SoC_GHRD.v(97) " "Verilog HDL or VHDL warning at DE10_NANO_SoC_GHRD.v(97): object \"control\" assigned a value but never read" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567112657629 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart0_tx DE10_NANO_SoC_GHRD.v(108) " "Verilog HDL or VHDL warning at DE10_NANO_SoC_GHRD.v(108): object \"uart0_tx\" assigned a value but never read" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567112657629 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fsync 0 DE10_NANO_SoC_GHRD.v(86) " "Net \"fsync\" at DE10_NANO_SoC_GHRD.v(86) has no driver or initial value, using a default initial value '0'" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1567112657629 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sclk 0 DE10_NANO_SoC_GHRD.v(87) " "Net \"sclk\" at DE10_NANO_SoC_GHRD.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1567112657629 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sdata 0 DE10_NANO_SoC_GHRD.v(88) " "Net \"sdata\" at DE10_NANO_SoC_GHRD.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1567112657629 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_D DE10_NANO_SoC_GHRD.v(21) " "Output port \"HDMI_TX_D\" at DE10_NANO_SoC_GHRD.v(21) has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657629 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_DATA DE10_NANO_SoC_GHRD.v(52) " "Output port \"HPS_ENET_TX_DATA\" at DE10_NANO_SoC_GHRD.v(52) has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657629 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_CLK DE10_NANO_SoC_GHRD.v(20) " "Output port \"HDMI_TX_CLK\" at DE10_NANO_SoC_GHRD.v(20) has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657630 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_DE DE10_NANO_SoC_GHRD.v(22) " "Output port \"HDMI_TX_DE\" at DE10_NANO_SoC_GHRD.v(22) has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657630 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_HS DE10_NANO_SoC_GHRD.v(23) " "Output port \"HDMI_TX_HS\" at DE10_NANO_SoC_GHRD.v(23) has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657630 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_VS DE10_NANO_SoC_GHRD.v(25) " "Output port \"HDMI_TX_VS\" at DE10_NANO_SoC_GHRD.v(25) has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657630 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_GTX_CLK DE10_NANO_SoC_GHRD.v(45) " "Output port \"HPS_ENET_GTX_CLK\" at DE10_NANO_SoC_GHRD.v(45) has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657630 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_MDC DE10_NANO_SoC_GHRD.v(47) " "Output port \"HPS_ENET_MDC\" at DE10_NANO_SoC_GHRD.v(47) has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657630 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_EN DE10_NANO_SoC_GHRD.v(53) " "Output port \"HPS_ENET_TX_EN\" at DE10_NANO_SoC_GHRD.v(53) has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657630 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_CLK DE10_NANO_SoC_GHRD.v(65) " "Output port \"HPS_SPIM_CLK\" at DE10_NANO_SoC_GHRD.v(65) has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657630 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_MOSI DE10_NANO_SoC_GHRD.v(67) " "Output port \"HPS_SPIM_MOSI\" at DE10_NANO_SoC_GHRD.v(67) has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657630 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_USB_STP DE10_NANO_SoC_GHRD.v(75) " "Output port \"HPS_USB_STP\" at DE10_NANO_SoC_GHRD.v(75) has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657630 "|DE10_NANO_SoC_GHRD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_system freq_system:u1 " "Elaborating entity \"freq_system\" for hierarchy \"freq_system:u1\"" {  } { { "DE10_NANO_SoC_GHRD.v" "u1" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_freq freq_system:u1\|custom_freq:custom_freq_0 " "Elaborating entity \"custom_freq\" for hierarchy \"freq_system:u1\|custom_freq:custom_freq_0\"" {  } { { "freq_system/synthesis/freq_system.v" "custom_freq_0" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/freq_system.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_system_hps_0 freq_system:u1\|freq_system_hps_0:hps_0 " "Elaborating entity \"freq_system_hps_0\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\"" {  } { { "freq_system/synthesis/freq_system.v" "hps_0" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/freq_system.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_system_hps_0_fpga_interfaces freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"freq_system_hps_0_fpga_interfaces\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "freq_system/synthesis/submodules/freq_system_hps_0.v" "fpga_interfaces" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_system_hps_0_hps_io freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io " "Elaborating entity \"freq_system_hps_0_hps_io\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\"" {  } { { "freq_system/synthesis/submodules/freq_system_hps_0.v" "hps_io" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_system_hps_0_hps_io_border freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border " "Elaborating entity \"freq_system_hps_0_hps_io_border\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\"" {  } { { "freq_system/synthesis/submodules/freq_system_hps_0_hps_io.v" "border" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_hps_0_hps_io_border.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "freq_system/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657679 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "freq_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567112657681 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "freq_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657681 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "freq_system/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657684 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657691 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657693 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1567112657698 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567112657698 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1567112657698 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657698 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657700 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567112657702 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567112657702 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657704 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657707 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657707 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657707 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567112657708 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567112657819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567112657819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567112657819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567112657819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567112657819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567112657819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567112657819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567112657819 ""}  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567112657819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567112657861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112657861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "freq_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "freq_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "freq_system/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "freq_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567112657968 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "freq_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567112657968 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "freq_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567112657968 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "freq_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567112657968 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "freq_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567112657968 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "freq_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567112657968 "|DE10_NANO_SoC_GHRD|freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "freq_system/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"freq_system:u1\|freq_system_hps_0:hps_0\|freq_system_hps_0_hps_io:hps_io\|freq_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "freq_system/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_system_mm_interconnect_0 freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"freq_system_mm_interconnect_0\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "freq_system/synthesis/freq_system.v" "mm_interconnect_0" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/freq_system.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:custom_freq_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:custom_freq_0_s0_translator\"" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" "custom_freq_0_s0_translator" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "freq_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:custom_freq_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:custom_freq_0_s0_agent\"" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" "custom_freq_0_s0_agent" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:custom_freq_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:custom_freq_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "freq_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112657999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:custom_freq_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:custom_freq_0_s0_agent_rsp_fifo\"" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" "custom_freq_0_s0_agent_rsp_fifo" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:custom_freq_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:custom_freq_0_s0_agent_rdata_fifo\"" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" "custom_freq_0_s0_agent_rdata_fifo" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_system_mm_interconnect_0_router freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_router:router " "Elaborating entity \"freq_system_mm_interconnect_0_router\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_router:router\"" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" "router" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_system_mm_interconnect_0_router_default_decode freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_router:router\|freq_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"freq_system_mm_interconnect_0_router_default_decode\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_router:router\|freq_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_system_mm_interconnect_0_router_002 freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"freq_system_mm_interconnect_0_router_002\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_router_002:router_002\"" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" "router_002" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_system_mm_interconnect_0_router_002_default_decode freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_router_002:router_002\|freq_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"freq_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_router_002:router_002\|freq_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:custom_freq_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:custom_freq_0_s0_burst_adapter\"" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" "custom_freq_0_s0_burst_adapter" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:custom_freq_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:custom_freq_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "freq_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:custom_freq_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:custom_freq_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:custom_freq_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:custom_freq_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:custom_freq_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:custom_freq_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:custom_freq_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:custom_freq_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:custom_freq_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:custom_freq_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_system_mm_interconnect_0_cmd_demux freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"freq_system_mm_interconnect_0_cmd_demux\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_system_mm_interconnect_0_cmd_mux freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"freq_system_mm_interconnect_0_cmd_mux\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "freq_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_system_mm_interconnect_0_rsp_demux freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"freq_system_mm_interconnect_0_rsp_demux\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_system_mm_interconnect_0_rsp_mux freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"freq_system_mm_interconnect_0_rsp_mux\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_system_mm_interconnect_0_avalon_st_adapter freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"freq_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|freq_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"freq_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"freq_system:u1\|freq_system_mm_interconnect_0:mm_interconnect_0\|freq_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|freq_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "freq_system/synthesis/submodules/freq_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/freq_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller freq_system:u1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"freq_system:u1\|altera_reset_controller:rst_controller\"" {  } { { "freq_system/synthesis/freq_system.v" "rst_controller" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/freq_system.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer freq_system:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"freq_system:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "freq_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer freq_system:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"freq_system:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "freq_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/freq_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112658070 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1567112660800 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2C_SCL " "bidirectional pin \"HDMI_I2C_SCL\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2C_SDA " "bidirectional pin \"HDMI_I2C_SDA\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2S " "bidirectional pin \"HDMI_I2S\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_LRCLK " "bidirectional pin \"HDMI_LRCLK\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_MCLK " "bidirectional pin \"HDMI_MCLK\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_SCLK " "bidirectional pin \"HDMI_SCLK\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_MDIO " "bidirectional pin \"HPS_ENET_MDIO\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SCLK " "bidirectional pin \"HPS_I2C0_SCLK\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SDAT " "bidirectional pin \"HPS_I2C0_SDAT\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SPIM_SS " "bidirectional pin \"HPS_SPIM_SS\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[0\] " "bidirectional pin \"HPS_USB_DATA\[0\]\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[1\] " "bidirectional pin \"HPS_USB_DATA\[1\]\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[2\] " "bidirectional pin \"HPS_USB_DATA\[2\]\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[3\] " "bidirectional pin \"HPS_USB_DATA\[3\]\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[4\] " "bidirectional pin \"HPS_USB_DATA\[4\]\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[5\] " "bidirectional pin \"HPS_USB_DATA\[5\]\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[6\] " "bidirectional pin \"HPS_USB_DATA\[6\]\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[7\] " "bidirectional pin \"HPS_USB_DATA\[7\]\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1567112660843 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1567112660843 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112661057 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1567112661057 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_CLK GND " "Pin \"HDMI_TX_CLK\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[0\] GND " "Pin \"HDMI_TX_D\[0\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[1\] GND " "Pin \"HDMI_TX_D\[1\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[2\] GND " "Pin \"HDMI_TX_D\[2\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[3\] GND " "Pin \"HDMI_TX_D\[3\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[4\] GND " "Pin \"HDMI_TX_D\[4\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[5\] GND " "Pin \"HDMI_TX_D\[5\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[6\] GND " "Pin \"HDMI_TX_D\[6\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[7\] GND " "Pin \"HDMI_TX_D\[7\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[8\] GND " "Pin \"HDMI_TX_D\[8\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[9\] GND " "Pin \"HDMI_TX_D\[9\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[10\] GND " "Pin \"HDMI_TX_D\[10\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[11\] GND " "Pin \"HDMI_TX_D\[11\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[12\] GND " "Pin \"HDMI_TX_D\[12\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[13\] GND " "Pin \"HDMI_TX_D\[13\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[14\] GND " "Pin \"HDMI_TX_D\[14\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[15\] GND " "Pin \"HDMI_TX_D\[15\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[16\] GND " "Pin \"HDMI_TX_D\[16\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[17\] GND " "Pin \"HDMI_TX_D\[17\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[18\] GND " "Pin \"HDMI_TX_D\[18\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[19\] GND " "Pin \"HDMI_TX_D\[19\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[20\] GND " "Pin \"HDMI_TX_D\[20\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[21\] GND " "Pin \"HDMI_TX_D\[21\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[22\] GND " "Pin \"HDMI_TX_D\[22\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[23\] GND " "Pin \"HDMI_TX_D\[23\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_DE GND " "Pin \"HDMI_TX_DE\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_DE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_HS GND " "Pin \"HDMI_TX_HS\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_VS GND " "Pin \"HDMI_TX_VS\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HDMI_TX_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_GTX_CLK GND " "Pin \"HPS_ENET_GTX_CLK\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HPS_ENET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_MDC GND " "Pin \"HPS_ENET_MDC\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HPS_ENET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[0\] GND " "Pin \"HPS_ENET_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HPS_ENET_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[1\] GND " "Pin \"HPS_ENET_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HPS_ENET_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[2\] GND " "Pin \"HPS_ENET_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HPS_ENET_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[3\] GND " "Pin \"HPS_ENET_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HPS_ENET_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_EN GND " "Pin \"HPS_ENET_TX_EN\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HPS_ENET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_CLK GND " "Pin \"HPS_SPIM_CLK\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HPS_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_MOSI GND " "Pin \"HPS_SPIM_MOSI\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HPS_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_USB_STP GND " "Pin \"HPS_USB_STP\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|HPS_USB_STP"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsync GND " "Pin \"fsync\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|fsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "sclk GND " "Pin \"sclk\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|sclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdata GND " "Pin \"sdata\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|sdata"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsync2 GND " "Pin \"fsync2\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|fsync2"} { "Warning" "WMLS_MLS_STUCK_PIN" "sclk2 GND " "Pin \"sclk2\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|sclk2"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdata2 GND " "Pin \"sdata2\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567112661059 "|DE10_NANO_SoC_GHRD|sdata2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1567112661059 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112661309 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 " "62 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567112661669 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "freq_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"freq_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112661934 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system 19 " "Ignored 19 assignments for entity \"soc_system\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1567112662309 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_hps_0 1691 " "Ignored 1691 assignments for entity \"soc_system_hps_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1567112662309 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_hps_0_fpga_interfaces 1340 " "Ignored 1340 assignments for entity \"soc_system_hps_0_fpga_interfaces\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1567112662309 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_hps_0_hps_io 1337 " "Ignored 1337 assignments for entity \"soc_system_hps_0_hps_io\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1567112662309 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_hps_0_hps_io_border 1350 " "Ignored 1350 assignments for entity \"soc_system_hps_0_hps_io_border\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1567112662309 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"soc_system_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1567112662309 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1567112662309 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1567112662309 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"soc_system_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1567112662309 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"soc_system_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1567112662310 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"soc_system_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1567112662310 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"soc_system_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1567112662310 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"soc_system_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1567112662310 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"soc_system_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1567112662310 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/output_files/DE10_NANO_SoC_GHRD.map.smsg " "Generated suppressed messages file D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/output_files/DE10_NANO_SoC_GHRD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112662418 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567112993738 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567112993738 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112994067 "|DE10_NANO_SoC_GHRD|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112994067 "|DE10_NANO_SoC_GHRD|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT " "No output dependent on input pin \"HDMI_TX_INT\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112994067 "|DE10_NANO_SoC_GHRD|HDMI_TX_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_CLK " "No output dependent on input pin \"HPS_ENET_RX_CLK\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112994067 "|DE10_NANO_SoC_GHRD|HPS_ENET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[0\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[0\]\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112994067 "|DE10_NANO_SoC_GHRD|HPS_ENET_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[1\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[1\]\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112994067 "|DE10_NANO_SoC_GHRD|HPS_ENET_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[2\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[2\]\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112994067 "|DE10_NANO_SoC_GHRD|HPS_ENET_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[3\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[3\]\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112994067 "|DE10_NANO_SoC_GHRD|HPS_ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DV " "No output dependent on input pin \"HPS_ENET_RX_DV\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112994067 "|DE10_NANO_SoC_GHRD|HPS_ENET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_SPIM_MISO " "No output dependent on input pin \"HPS_SPIM_MISO\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112994067 "|DE10_NANO_SoC_GHRD|HPS_SPIM_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_CLKOUT " "No output dependent on input pin \"HPS_USB_CLKOUT\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112994067 "|DE10_NANO_SoC_GHRD|HPS_USB_CLKOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_DIR " "No output dependent on input pin \"HPS_USB_DIR\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112994067 "|DE10_NANO_SoC_GHRD|HPS_USB_DIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_NXT " "No output dependent on input pin \"HPS_USB_NXT\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112994067 "|DE10_NANO_SoC_GHRD|HPS_USB_NXT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "D:/Cinna-BoN-FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567112994067 "|DE10_NANO_SoC_GHRD|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1567112994067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1192 " "Implemented 1192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567112994071 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567112994071 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1567112994071 ""} { "Info" "ICUT_CUT_TM_LCELLS" "371 " "Implemented 371 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567112994071 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1567112994071 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567112994071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 195 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 195 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "926 " "Peak virtual memory: 926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567112994138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 17:09:54 2019 " "Processing ended: Thu Aug 29 17:09:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567112994138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:57 " "Elapsed time: 00:05:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567112994138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:09 " "Total CPU time (on all processors): 00:06:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567112994138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567112994138 ""}
