
*** Running vivado
    with args -log top_level_design.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_design.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_level_design.tcl -notrace
Command: synth_design -top top_level_design -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1007.441 ; gain = 233.797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level_design' [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/top_level_design.vhd:32]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.runs/synth_1/.Xil/Vivado-23860-Ido/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'your_instance_name' of component 'clk_wiz_0' [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/top_level_design.vhd:97]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.runs/synth_1/.Xil/Vivado-23860-Ido/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'ov5640_controller' [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/ov5640_controller.vhd:18]
INFO: [Synth 8-638] synthesizing module 'i2c_sender' [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/i2c_sender.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'i2c_sender' (1#1) [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/i2c_sender.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ov5640_controller' (2#1) [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/ov5640_controller.vhd:18]
INFO: [Synth 8-638] synthesizing module 'pixel_data_capture' [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/pixel_data_capture.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'pixel_data_capture' (3#1) [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/pixel_data_capture.vhd:17]
INFO: [Synth 8-3491] module 'frame_buffer' declared at 'C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.runs/synth_1/.Xil/Vivado-23860-Ido/realtime/frame_buffer_stub.vhdl:5' bound to instance 'frame_buhher_inst' of component 'frame_buffer' [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/top_level_design.vhd:135]
INFO: [Synth 8-638] synthesizing module 'frame_buffer' [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.runs/synth_1/.Xil/Vivado-23860-Ido/realtime/frame_buffer_stub.vhdl:18]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/vga_controller.vhd:16]
WARNING: [Synth 8-614] signal 'h_count' is read in the process but is not in the sensitivity list [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/vga_controller.vhd:36]
WARNING: [Synth 8-614] signal 'v_count' is read in the process but is not in the sensitivity list [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/vga_controller.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (4#1) [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/vga_controller.vhd:16]
WARNING: [Synth 8-3848] Net pmod_xclk in module/entity top_level_design does not have driver. [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/top_level_design.vhd:21]
WARNING: [Synth 8-3848] Net clk_locked in module/entity top_level_design does not have driver. [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/top_level_design.vhd:37]
WARNING: [Synth 8-3848] Net fb_dout in module/entity top_level_design does not have driver. [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/top_level_design.vhd:43]
WARNING: [Synth 8-3848] Net wea in module/entity top_level_design does not have driver. [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/top_level_design.vhd:60]
WARNING: [Synth 8-3848] Net addra in module/entity top_level_design does not have driver. [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/top_level_design.vhd:61]
WARNING: [Synth 8-3848] Net dina in module/entity top_level_design does not have driver. [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/top_level_design.vhd:62]
WARNING: [Synth 8-3848] Net addrb in module/entity top_level_design does not have driver. [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/top_level_design.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_level_design' (5#1) [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/top_level_design.vhd:32]
WARNING: [Synth 8-3331] design top_level_design has unconnected port pmod_xclk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1083.246 ; gain = 309.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1083.246 ; gain = 309.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1083.246 ; gain = 309.602
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1083.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [c:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [c:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/ip/frame_buffer/frame_buffer/frame_buffer_in_context.xdc] for cell 'frame_buhher_inst'
Finished Parsing XDC File [c:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/ip/frame_buffer/frame_buffer/frame_buffer_in_context.xdc] for cell 'frame_buhher_inst'
Parsing XDC File [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/constrs_1/new/nexysA7.xdc]
Finished Parsing XDC File [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/constrs_1/new/nexysA7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/constrs_1/new/nexysA7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1185.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1185.867 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frame_buhher_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1188.852 ; gain = 415.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1188.852 ; gain = 415.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  c:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  c:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for frame_buhher_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1188.852 ; gain = 415.207
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_sender'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   start |                              001 |                              001
             device_addr |                              010 |                              010
                reg_addr |                              011 |                              011
                    data |                              100 |                              100
                    stop |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_sender'
WARNING: [Synth 8-327] inferring latch for variable 'siod_reg' [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/i2c_sender.vhd:96]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1188.852 ; gain = 415.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 8     
Module ov5640_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pixel_data_capture 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'vga_ctrl_inst/v_count_reg[9:0]' into 'vga_ctrl_inst/v_count_reg[9:0]' [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/vga_controller.vhd:41]
INFO: [Synth 8-4471] merging register 'vga_ctrl_inst/h_count_reg[9:0]' into 'vga_ctrl_inst/h_count_reg[9:0]' [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.srcs/sources_1/new/vga_controller.vhd:39]
WARNING: [Synth 8-3917] design top_level_design has port pmod_reset_n driven by constant 1
WARNING: [Synth 8-3917] design top_level_design has port pmod_pwdn driven by constant 0
WARNING: [Synth 8-3331] design top_level_design has unconnected port pmod_xclk
WARNING: [Synth 8-3331] design top_level_design has unconnected port vga_r[3]
WARNING: [Synth 8-3331] design top_level_design has unconnected port vga_r[2]
WARNING: [Synth 8-3331] design top_level_design has unconnected port vga_r[1]
WARNING: [Synth 8-3331] design top_level_design has unconnected port vga_r[0]
WARNING: [Synth 8-3331] design top_level_design has unconnected port vga_g[3]
WARNING: [Synth 8-3331] design top_level_design has unconnected port vga_g[2]
WARNING: [Synth 8-3331] design top_level_design has unconnected port vga_g[1]
WARNING: [Synth 8-3331] design top_level_design has unconnected port vga_g[0]
WARNING: [Synth 8-3331] design top_level_design has unconnected port vga_b[3]
WARNING: [Synth 8-3331] design top_level_design has unconnected port vga_b[2]
WARNING: [Synth 8-3331] design top_level_design has unconnected port vga_b[1]
WARNING: [Synth 8-3331] design top_level_design has unconnected port vga_b[0]
WARNING: [Synth 8-3331] design top_level_design has unconnected port pmod_d[9]
WARNING: [Synth 8-3331] design top_level_design has unconnected port pmod_d[8]
WARNING: [Synth 8-3331] design top_level_design has unconnected port pmod_d[7]
WARNING: [Synth 8-3331] design top_level_design has unconnected port pmod_d[6]
WARNING: [Synth 8-3331] design top_level_design has unconnected port pmod_d[5]
WARNING: [Synth 8-3331] design top_level_design has unconnected port pmod_d[4]
WARNING: [Synth 8-3331] design top_level_design has unconnected port pmod_d[3]
WARNING: [Synth 8-3331] design top_level_design has unconnected port pmod_d[2]
WARNING: [Synth 8-3331] design top_level_design has unconnected port pmod_d[1]
WARNING: [Synth 8-3331] design top_level_design has unconnected port pmod_d[0]
WARNING: [Synth 8-3331] design top_level_design has unconnected port pmod_pclk
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ov5640_ctrl_inst/i2c_inst/taken_reg )
INFO: [Synth 8-3886] merging instance 'ov5640_ctrl_inst/command_reg[7]' (FDRE) to 'ov5640_ctrl_inst/command_reg[2]'
INFO: [Synth 8-3886] merging instance 'ov5640_ctrl_inst/command_reg[15]' (FDRE) to 'ov5640_ctrl_inst/command_reg[2]'
INFO: [Synth 8-3886] merging instance 'ov5640_ctrl_inst/command_reg[6]' (FDRE) to 'ov5640_ctrl_inst/command_reg[2]'
INFO: [Synth 8-3886] merging instance 'ov5640_ctrl_inst/command_reg[14]' (FDRE) to 'ov5640_ctrl_inst/command_reg[2]'
INFO: [Synth 8-3886] merging instance 'ov5640_ctrl_inst/command_reg[5]' (FDRE) to 'ov5640_ctrl_inst/command_reg[2]'
INFO: [Synth 8-3886] merging instance 'ov5640_ctrl_inst/command_reg[13]' (FDSE) to 'ov5640_ctrl_inst/command_reg[0]'
INFO: [Synth 8-3886] merging instance 'ov5640_ctrl_inst/command_reg[4]' (FDRE) to 'ov5640_ctrl_inst/command_reg[2]'
INFO: [Synth 8-3886] merging instance 'ov5640_ctrl_inst/command_reg[12]' (FDSE) to 'ov5640_ctrl_inst/command_reg[0]'
INFO: [Synth 8-3886] merging instance 'ov5640_ctrl_inst/command_reg[3]' (FDRE) to 'ov5640_ctrl_inst/command_reg[2]'
INFO: [Synth 8-3886] merging instance 'ov5640_ctrl_inst/command_reg[11]' (FDRE) to 'ov5640_ctrl_inst/command_reg[2]'
INFO: [Synth 8-3886] merging instance 'ov5640_ctrl_inst/command_reg[2]' (FDRE) to 'ov5640_ctrl_inst/command_reg[9]'
INFO: [Synth 8-3886] merging instance 'ov5640_ctrl_inst/command_reg[10]' (FDRE) to 'ov5640_ctrl_inst/command_reg[9]'
INFO: [Synth 8-3886] merging instance 'ov5640_ctrl_inst/command_reg[1]' (FDSE) to 'ov5640_ctrl_inst/command_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ov5640_ctrl_inst/command_reg[9] )
INFO: [Synth 8-3886] merging instance 'ov5640_ctrl_inst/command_reg[0]' (FDSE) to 'ov5640_ctrl_inst/command_reg[8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ov5640_ctrl_inst/command_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ov5640_ctrl_inst/i2c_inst/siod_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ov5640_ctrl_inst/i2c_inst/sioc_reg )
INFO: [Synth 8-3886] merging instance 'ov5640_ctrl_inst/i2c_inst/data_out_reg[7]' (FDE) to 'ov5640_ctrl_inst/i2c_inst/data_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'ov5640_ctrl_inst/i2c_inst/data_out_reg[6]' (FDE) to 'ov5640_ctrl_inst/i2c_inst/data_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'ov5640_ctrl_inst/i2c_inst/data_out_reg[5]' (FDE) to 'ov5640_ctrl_inst/i2c_inst/data_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ov5640_ctrl_inst/i2c_inst/data_out_reg[2] )
WARNING: [Synth 8-3332] Sequential element (ov5640_ctrl_inst/i2c_inst/siod_reg) is unused and will be removed from module top_level_design.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1188.852 ; gain = 415.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1188.852 ; gain = 415.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1188.852 ; gain = 415.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (ov5640_ctrl_inst/i2c_inst/FSM_sequential_state_reg[2]) is unused and will be removed from module top_level_design.
WARNING: [Synth 8-3332] Sequential element (ov5640_ctrl_inst/i2c_inst/FSM_sequential_state_reg[1]) is unused and will be removed from module top_level_design.
WARNING: [Synth 8-3332] Sequential element (ov5640_ctrl_inst/i2c_inst/FSM_sequential_state_reg[0]) is unused and will be removed from module top_level_design.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module top_level_design.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1188.852 ; gain = 415.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addra[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module frame_buhher_inst has unconnected pin addrb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1188.852 ; gain = 415.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1188.852 ; gain = 415.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1188.852 ; gain = 415.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1188.852 ; gain = 415.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1188.852 ; gain = 415.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1188.852 ; gain = 415.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |frame_buffer  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |clk_wiz_0_bbox_0    |     1|
|2     |frame_buffer_bbox_1 |     1|
|3     |LUT1                |     1|
|4     |LUT2                |     3|
|5     |LUT3                |     2|
|6     |LUT4                |     5|
|7     |LUT5                |     9|
|8     |LUT6                |    10|
|9     |FDRE                |    21|
|10    |IBUF                |     1|
|11    |OBUF                |     6|
|12    |OBUFT               |    13|
+------+--------------------+------+

Report Instance Areas: 
+------+-------------------+------------------+------+
|      |Instance           |Module            |Cells |
+------+-------------------+------------------+------+
|1     |top                |                  |    86|
|2     |  ov5640_ctrl_inst |ov5640_controller |     1|
|3     |    i2c_inst       |i2c_sender        |     1|
|4     |  vga_ctrl_inst    |vga_controller    |    50|
+------+-------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1188.852 ; gain = 415.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 51 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1188.852 ; gain = 309.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1188.852 ; gain = 415.207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1197.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1204.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 43 Warnings, 51 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1204.863 ; gain = 714.934
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1204.863 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.runs/synth_1/top_level_design.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_design_utilization_synth.rpt -pb top_level_design_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 14 16:46:57 2025...
