Time resolution is 1 ps
$stop called at time : 40 ns : File "D:/Verilog/HA/HA.srcs/sim_1/new/half_adder_tb.v" Line 37
