
*** Running vivado
    with args -log lab03_vivado_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab03_vivado_bd_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source lab03_vivado_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.srcs/utils_1/imports/synth_1/lab03_vivado_bd_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.srcs/utils_1/imports/synth_1/lab03_vivado_bd_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top lab03_vivado_bd_wrapper -part xczu48dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1133635
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2593.074 ; gain = 328.699 ; free physical = 3231 ; free virtual = 19417
Synthesis current peak Physical Memory [PSS] (MB): peak = 1994.603; parent = 1797.856; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3569.102; parent = 2596.047; children = 973.055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab03_vivado_bd_wrapper' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.srcs/sources_1/imports/lab03_vivado_bd_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.srcs/sources_1/imports/lab03_vivado_bd_wrapper.v:16]
INFO: [Synth 8-6157] synthesizing module 'lab03_vivado_bd' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:25]
INFO: [Synth 8-6157] synthesizing module 'lab03_vivado_bd_system_ila_0_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.runs/synth_1/.Xil/Vivado-1132622-unlabblackbox/realtime/lab03_vivado_bd_system_ila_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab03_vivado_bd_system_ila_0_0' (0#1) [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.runs/synth_1/.Xil/Vivado-1132622-unlabblackbox/realtime/lab03_vivado_bd_system_ila_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.runs/synth_1/.Xil/Vivado-1132622-unlabblackbox/realtime/lab03_vivado_bd_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' (0#1) [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.runs/synth_1/.Xil/Vivado-1132622-unlabblackbox/realtime/lab03_vivado_bd_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp0_awid' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_awaddr' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_awlen' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_awsize' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_awburst' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_awlock' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_awcache' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_awprot' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_awvalid' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_wdata' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_wstrb' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_wlast' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_wvalid' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_bready' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_arid' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_araddr' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_arlen' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_arsize' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_arburst' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_arlock' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_arcache' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_arprot' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_arvalid' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_rready' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_awqos' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp0_arqos' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_awid' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_awaddr' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_awlen' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_awsize' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_awburst' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_awlock' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_awcache' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_awprot' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_awvalid' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_wdata' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_wstrb' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_wlast' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_wvalid' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_bready' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_arid' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_araddr' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_arlen' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_arsize' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_arburst' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_arlock' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_arcache' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_arprot' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_arvalid' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_rready' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_awqos' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'maxigp1_arqos' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'emio_gpio_o' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'emio_gpio_t' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7071] port 'pl_resetn0' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'lab03_vivado_bd_zynq_ultra_ps_e_0_0' has 88 connections declared, but only 29 given [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:29]
INFO: [Synth 8-6155] done synthesizing module 'lab03_vivado_bd' (0#1) [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/synth/lab03_vivado_bd.v:12]
WARNING: [Synth 8-7071] port 'uart_rx' of module 'lab03_vivado_bd' is unconnected for instance 'lab03_vivado_bd_i' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.srcs/sources_1/imports/lab03_vivado_bd_wrapper.v:16]
WARNING: [Synth 8-7071] port 'uart_tx' of module 'lab03_vivado_bd' is unconnected for instance 'lab03_vivado_bd_i' [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.srcs/sources_1/imports/lab03_vivado_bd_wrapper.v:16]
WARNING: [Synth 8-7023] instance 'lab03_vivado_bd_i' of module 'lab03_vivado_bd' has 2 connections declared, but only 0 given [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.srcs/sources_1/imports/lab03_vivado_bd_wrapper.v:16]
INFO: [Synth 8-6155] done synthesizing module 'lab03_vivado_bd_wrapper' (0#1) [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.srcs/sources_1/imports/lab03_vivado_bd_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2656.012 ; gain = 391.637 ; free physical = 3262 ; free virtual = 19448
Synthesis current peak Physical Memory [PSS] (MB): peak = 1994.603; parent = 1797.856; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3629.070; parent = 2656.016; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2673.824 ; gain = 409.449 ; free physical = 3262 ; free virtual = 19448
Synthesis current peak Physical Memory [PSS] (MB): peak = 1994.603; parent = 1797.856; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3646.883; parent = 2673.828; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2673.824 ; gain = 409.449 ; free physical = 3262 ; free virtual = 19448
Synthesis current peak Physical Memory [PSS] (MB): peak = 1994.603; parent = 1797.856; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3646.883; parent = 2673.828; children = 973.055
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.824 ; gain = 0.000 ; free physical = 3262 ; free virtual = 19448
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/ip/lab03_vivado_bd_zynq_ultra_ps_e_0_0/lab03_vivado_bd_zynq_ultra_ps_e_0_0/lab03_vivado_bd_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'lab03_vivado_bd_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/ip/lab03_vivado_bd_zynq_ultra_ps_e_0_0/lab03_vivado_bd_zynq_ultra_ps_e_0_0/lab03_vivado_bd_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'lab03_vivado_bd_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/ip/lab03_vivado_bd_system_ila_0_0/lab03_vivado_bd_system_ila_0_0/lab03_vivado_bd_system_ila_0_0_in_context.xdc] for cell 'lab03_vivado_bd_i/system_ila_0'
Finished Parsing XDC File [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.gen/sources_1/bd/lab03_vivado_bd/ip/lab03_vivado_bd_system_ila_0_0/lab03_vivado_bd_system_ila_0_0/lab03_vivado_bd_system_ila_0_0_in_context.xdc] for cell 'lab03_vivado_bd_i/system_ila_0'
Parsing XDC File [/home/sergi/Desktop/zynq_esencial/lab05/resources/src/lab05_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rx'. [/home/sergi/Desktop/zynq_esencial/lab05/resources/src/lab05_constraints.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'uart_rx'. [/home/sergi/Desktop/zynq_esencial/lab05/resources/src/lab05_constraints.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'uart_tx'. [/home/sergi/Desktop/zynq_esencial/lab05/resources/src/lab05_constraints.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'uart_tx'. [/home/sergi/Desktop/zynq_esencial/lab05/resources/src/lab05_constraints.xdc:9]
Finished Parsing XDC File [/home/sergi/Desktop/zynq_esencial/lab05/resources/src/lab05_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sergi/Desktop/zynq_esencial/lab05/resources/src/lab05_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/lab03_vivado_bd_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.637 ; gain = 0.000 ; free physical = 3364 ; free virtual = 19551
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.637 ; gain = 0.000 ; free physical = 3364 ; free virtual = 19551
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2758.637 ; gain = 494.262 ; free physical = 3410 ; free virtual = 19597
Synthesis current peak Physical Memory [PSS] (MB): peak = 1994.603; parent = 1797.856; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3699.680; parent = 2726.625; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2758.637 ; gain = 494.262 ; free physical = 3410 ; free virtual = 19597
Synthesis current peak Physical Memory [PSS] (MB): peak = 1994.603; parent = 1797.856; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3699.680; parent = 2726.625; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for lab03_vivado_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lab03_vivado_bd_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lab03_vivado_bd_i/system_ila_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2758.637 ; gain = 494.262 ; free physical = 3410 ; free virtual = 19597
Synthesis current peak Physical Memory [PSS] (MB): peak = 1994.603; parent = 1797.856; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3699.680; parent = 2726.625; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2758.637 ; gain = 494.262 ; free physical = 3410 ; free virtual = 19598
Synthesis current peak Physical Memory [PSS] (MB): peak = 1994.603; parent = 1797.856; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3699.680; parent = 2726.625; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2758.637 ; gain = 494.262 ; free physical = 3410 ; free virtual = 19601
Synthesis current peak Physical Memory [PSS] (MB): peak = 1994.603; parent = 1797.856; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3699.680; parent = 2726.625; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3106.309 ; gain = 841.934 ; free physical = 3083 ; free virtual = 19243
Synthesis current peak Physical Memory [PSS] (MB): peak = 2469.650; parent = 2272.936; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4079.367; parent = 3106.312; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3106.309 ; gain = 841.934 ; free physical = 3083 ; free virtual = 19243
Synthesis current peak Physical Memory [PSS] (MB): peak = 2469.775; parent = 2273.061; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4079.367; parent = 3106.312; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3125.340 ; gain = 860.965 ; free physical = 3063 ; free virtual = 19223
Synthesis current peak Physical Memory [PSS] (MB): peak = 2470.295; parent = 2273.580; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.398; parent = 3125.344; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin lab03_vivado_bd_i:uart_rx to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3131.277 ; gain = 866.902 ; free physical = 3076 ; free virtual = 19233
Synthesis current peak Physical Memory [PSS] (MB): peak = 2470.541; parent = 2273.826; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.336; parent = 3131.281; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3131.277 ; gain = 866.902 ; free physical = 3076 ; free virtual = 19233
Synthesis current peak Physical Memory [PSS] (MB): peak = 2470.564; parent = 2273.850; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.336; parent = 3131.281; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3131.277 ; gain = 866.902 ; free physical = 3076 ; free virtual = 19233
Synthesis current peak Physical Memory [PSS] (MB): peak = 2470.580; parent = 2273.865; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.336; parent = 3131.281; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3131.277 ; gain = 866.902 ; free physical = 3076 ; free virtual = 19233
Synthesis current peak Physical Memory [PSS] (MB): peak = 2470.658; parent = 2273.943; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.336; parent = 3131.281; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3131.277 ; gain = 866.902 ; free physical = 3076 ; free virtual = 19233
Synthesis current peak Physical Memory [PSS] (MB): peak = 2470.658; parent = 2273.943; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.336; parent = 3131.281; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3131.277 ; gain = 866.902 ; free physical = 3076 ; free virtual = 19233
Synthesis current peak Physical Memory [PSS] (MB): peak = 2470.674; parent = 2273.959; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.336; parent = 3131.281; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |lab03_vivado_bd_system_ila_0_0      |         1|
|2     |lab03_vivado_bd_zynq_ultra_ps_e_0_0 |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |lab03_vivado_bd_system_ila_0      |     1|
|2     |lab03_vivado_bd_zynq_ultra_ps_e_0 |     1|
+------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3131.277 ; gain = 866.902 ; free physical = 3076 ; free virtual = 19233
Synthesis current peak Physical Memory [PSS] (MB): peak = 2470.705; parent = 2273.990; children = 196.746
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.336; parent = 3131.281; children = 973.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.277 ; gain = 782.090 ; free physical = 3110 ; free virtual = 19268
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3131.285 ; gain = 866.902 ; free physical = 3110 ; free virtual = 19268
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3131.285 ; gain = 0.000 ; free physical = 3112 ; free virtual = 19269
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3179.871 ; gain = 0.000 ; free physical = 3156 ; free virtual = 19314
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7d8fbe10
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3193.809 ; gain = 1891.688 ; free physical = 3298 ; free virtual = 19456
INFO: [Common 17-1381] The checkpoint '/home/sergi/Desktop/zynq_esencial/lab05/lab05_vivado/lab05_vivado.runs/synth_1/lab03_vivado_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab03_vivado_bd_wrapper_utilization_synth.rpt -pb lab03_vivado_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 14 15:07:44 2025...
