{
  "parameter": {
    "vLen": 1024,
    "dLen": 512,
    "extensions": [
      "Zve32x"
    ],
    "t1customInstructions": [],
    "vrfBankSize": 2,
    "vrfRamType": "org.chipsalliance.t1.rtl.vrf.RamType.p0rp1w",
    "vfuInstantiateParameter": {
      "slotCount": 4,
      "logicModuleParameters": [
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "latency": 1
            },
            "generator": "org.chipsalliance.t1.rtl.MaskedLogic"
          },
          [
            0,
            1,
            2,
            3
          ]
        ]
      ],
      "aluModuleParameters": [
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "latency": 1
            },
            "generator": "org.chipsalliance.t1.rtl.LaneAdder"
          },
          [
            0
          ]
        ],
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "latency": 1
            },
            "generator": "org.chipsalliance.t1.rtl.LaneAdder"
          },
          [
            1
          ]
        ],
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "latency": 1
            },
            "generator": "org.chipsalliance.t1.rtl.LaneAdder"
          },
          [
            2
          ]
        ],
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "latency": 1
            },
            "generator": "org.chipsalliance.t1.rtl.LaneAdder"
          },
          [
            3
          ]
        ]
      ],
      "shifterModuleParameters": [
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "latency": 1
            },
            "generator": "org.chipsalliance.t1.rtl.LaneShifter"
          },
          [
            0,
            1,
            2,
            3
          ]
        ]
      ],
      "mulModuleParameters": [
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "latency": 2
            },
            "generator": "org.chipsalliance.t1.rtl.LaneMul"
          },
          [
            0,
            1,
            2,
            3
          ]
        ]
      ],
      "divModuleParameters": [
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "latency": 1
            },
            "generator": "org.chipsalliance.t1.rtl.LaneDiv"
          },
          [
            0,
            1,
            2,
            3
          ]
        ]
      ],
      "divfpModuleParameters": [],
      "otherModuleParameters": [
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "vlMaxBits": 11,
              "groupNumberBits": 4,
              "laneNumberBits": 4,
              "dataPathByteWidth": 4,
              "latency": 1
            },
            "generator": "org.chipsalliance.t1.rtl.OtherUnit"
          },
          [
            0,
            1,
            2,
            3
          ]
        ]
      ],
      "floatModuleParameters": [],
      "zvbbModuleParameters": []
    }
  },
  "generator": "org.chipsalliance.t1.rtl.T1"
}