0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/I/I.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/I/I.srcs/sim_1/new/testbench.v,1578491222,verilog,,,,testbench,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/I/I.srcs/sources_1/new/I.v,1578298029,verilog,,C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/I/I.srcs/sim_1/new/testbench.v,,I,,,,,,,,
