{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545485313776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545485313792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 22 21:28:33 2018 " "Processing started: Sat Dec 22 21:28:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545485313792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545485313792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mid2 -c mid2 " "Command: quartus_sta mid2 -c mid2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545485313792 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1545485314019 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1545485314174 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1545485314261 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1545485314261 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mid2.sdc " "Synopsys Design Constraints File file not found: 'mid2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1545485314706 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1545485314706 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1545485314707 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "ff3\|g6~0\|datac " "Node \"ff3\|g6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314710 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|g6~0\|combout " "Node \"ff3\|g6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314710 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|g5\|datad " "Node \"ff3\|g5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314710 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|g5\|combout " "Node \"ff3\|g5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314710 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|g6~0\|dataa " "Node \"ff3\|g6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314710 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|g4~0\|dataa " "Node \"ff3\|g4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314710 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|g4~0\|combout " "Node \"ff3\|g4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314710 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|g2~0\|dataa " "Node \"ff3\|g2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314710 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|g2~0\|combout " "Node \"ff3\|g2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314710 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|g2~0\|datac " "Node \"ff3\|g2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314710 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|g5\|datac " "Node \"ff3\|g5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314710 ""} { "Warning" "WSTA_SCC_NODE" "ff3\|g4~0\|datac " "Node \"ff3\|g4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314710 ""}  } { { "mid2.v" "" { Text "D:/altera_project/logicDesignLab/midTerm2/mid2.v" 34 -1 0 } } { "mid2.v" "" { Text "D:/altera_project/logicDesignLab/midTerm2/mid2.v" 33 -1 0 } } { "mid2.v" "" { Text "D:/altera_project/logicDesignLab/midTerm2/mid2.v" 31 -1 0 } } { "mid2.v" "" { Text "D:/altera_project/logicDesignLab/midTerm2/mid2.v" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1545485314710 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "ff2\|g6~0\|datac " "Node \"ff2\|g6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314713 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|g6~0\|combout " "Node \"ff2\|g6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314713 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|g5\|datad " "Node \"ff2\|g5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314713 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|g5\|combout " "Node \"ff2\|g5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314713 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|g4~0\|datac " "Node \"ff2\|g4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314713 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|g4~0\|combout " "Node \"ff2\|g4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314713 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|g6~0\|datab " "Node \"ff2\|g6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314713 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|g4~0\|datab " "Node \"ff2\|g4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314713 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|g2~0\|datab " "Node \"ff2\|g2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314713 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|g2~0\|combout " "Node \"ff2\|g2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314713 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|g2~0\|datac " "Node \"ff2\|g2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314713 ""} { "Warning" "WSTA_SCC_NODE" "ff2\|g5\|datac " "Node \"ff2\|g5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314713 ""}  } { { "mid2.v" "" { Text "D:/altera_project/logicDesignLab/midTerm2/mid2.v" 34 -1 0 } } { "mid2.v" "" { Text "D:/altera_project/logicDesignLab/midTerm2/mid2.v" 33 -1 0 } } { "mid2.v" "" { Text "D:/altera_project/logicDesignLab/midTerm2/mid2.v" 31 -1 0 } } { "mid2.v" "" { Text "D:/altera_project/logicDesignLab/midTerm2/mid2.v" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1545485314713 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "ff1\|g5\|combout " "Node \"ff1\|g5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314716 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|g6~0\|datad " "Node \"ff1\|g6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314716 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|g6~0\|combout " "Node \"ff1\|g6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314716 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|g5\|datab " "Node \"ff1\|g5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314716 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|g4~2\|datad " "Node \"ff1\|g4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314716 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|g4~2\|combout " "Node \"ff1\|g4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314716 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|g5\|dataa " "Node \"ff1\|g5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314716 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|g4~2\|dataa " "Node \"ff1\|g4~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314716 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|g2~0\|dataa " "Node \"ff1\|g2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314716 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|g2~0\|combout " "Node \"ff1\|g2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314716 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|g2~0\|datac " "Node \"ff1\|g2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314716 ""} { "Warning" "WSTA_SCC_NODE" "ff1\|g5\|datac " "Node \"ff1\|g5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314716 ""}  } { { "mid2.v" "" { Text "D:/altera_project/logicDesignLab/midTerm2/mid2.v" 33 -1 0 } } { "mid2.v" "" { Text "D:/altera_project/logicDesignLab/midTerm2/mid2.v" 34 -1 0 } } { "mid2.v" "" { Text "D:/altera_project/logicDesignLab/midTerm2/mid2.v" 31 -1 0 } } { "mid2.v" "" { Text "D:/altera_project/logicDesignLab/midTerm2/mid2.v" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1545485314716 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "ff0\|g6~0\|datac " "Node \"ff0\|g6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314718 ""} { "Warning" "WSTA_SCC_NODE" "ff0\|g6~0\|combout " "Node \"ff0\|g6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314718 ""} { "Warning" "WSTA_SCC_NODE" "ff0\|g5\|datad " "Node \"ff0\|g5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314718 ""} { "Warning" "WSTA_SCC_NODE" "ff0\|g5\|combout " "Node \"ff0\|g5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314718 ""} { "Warning" "WSTA_SCC_NODE" "ff0\|g4~0\|datac " "Node \"ff0\|g4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314718 ""} { "Warning" "WSTA_SCC_NODE" "ff0\|g4~0\|combout " "Node \"ff0\|g4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314718 ""} { "Warning" "WSTA_SCC_NODE" "ff0\|g6~0\|datab " "Node \"ff0\|g6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314718 ""} { "Warning" "WSTA_SCC_NODE" "ff0\|g4~0\|datab " "Node \"ff0\|g4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314718 ""} { "Warning" "WSTA_SCC_NODE" "ff0\|g2~0\|datac " "Node \"ff0\|g2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314718 ""} { "Warning" "WSTA_SCC_NODE" "ff0\|g2~0\|combout " "Node \"ff0\|g2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314718 ""} { "Warning" "WSTA_SCC_NODE" "ff0\|g2~0\|datab " "Node \"ff0\|g2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314718 ""} { "Warning" "WSTA_SCC_NODE" "ff0\|g5\|datab " "Node \"ff0\|g5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545485314718 ""}  } { { "mid2.v" "" { Text "D:/altera_project/logicDesignLab/midTerm2/mid2.v" 34 -1 0 } } { "mid2.v" "" { Text "D:/altera_project/logicDesignLab/midTerm2/mid2.v" 33 -1 0 } } { "mid2.v" "" { Text "D:/altera_project/logicDesignLab/midTerm2/mid2.v" 31 -1 0 } } { "mid2.v" "" { Text "D:/altera_project/logicDesignLab/midTerm2/mid2.v" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1545485314718 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1545485314719 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1545485314720 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1545485314720 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1545485314721 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1545485314727 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1545485314730 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545485314730 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545485314741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545485314744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545485314747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545485314749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545485314752 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1545485314772 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1545485314796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1545485315049 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1545485315092 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1545485315092 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1545485315092 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1545485315093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545485315093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545485315105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545485315111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545485315118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545485315124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545485315131 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1545485315146 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1545485315358 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1545485315358 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1545485315359 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1545485315359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545485315389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545485315395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545485315403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545485315410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545485315422 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1545485316025 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1545485316025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545485316108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 22 21:28:36 2018 " "Processing ended: Sat Dec 22 21:28:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545485316108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545485316108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545485316108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545485316108 ""}
