|test
clk => next_state.CLK
clk => C[3]~reg0.CLK
clk => C[2]~reg0.CLK
clk => C[1]~reg0.CLK
clk => C[0]~reg0.CLK
clk => ZF~reg0.CLK
clk => CF~reg0.CLK
clk => SF~reg0.CLK
clk => x[31].CLK
clk => x[30].CLK
clk => x[29].CLK
clk => x[28].CLK
clk => x[27].CLK
clk => x[26].CLK
clk => x[25].CLK
clk => x[24].CLK
clk => x[23].CLK
clk => x[22].CLK
clk => x[21].CLK
clk => x[20].CLK
clk => x[19].CLK
clk => x[18].CLK
clk => x[17].CLK
clk => x[16].CLK
clk => x[15].CLK
clk => x[14].CLK
clk => x[13].CLK
clk => x[12].CLK
clk => x[11].CLK
clk => x[10].CLK
clk => x[9].CLK
clk => x[8].CLK
clk => x[7].CLK
clk => x[6].CLK
clk => x[5].CLK
clk => x[4].CLK
clk => x[3].CLK
clk => x[2].CLK
clk => x[1].CLK
clk => x[0].CLK
clk => y.CLK
reset => next_state.ACLR
reset => C[3]~reg0.ACLR
reset => C[2]~reg0.ACLR
reset => C[1]~reg0.ACLR
reset => C[0]~reg0.ACLR
reset => ZF~reg0.ACLR
reset => CF~reg0.ACLR
reset => SF~reg0.ACLR
reset => x[31].PRESET
reset => x[30].PRESET
reset => x[29].PRESET
reset => x[28].PRESET
reset => x[27].PRESET
reset => x[26].PRESET
reset => x[25].PRESET
reset => x[24].PRESET
reset => x[23].PRESET
reset => x[22].PRESET
reset => x[21].PRESET
reset => x[20].PRESET
reset => x[19].PRESET
reset => x[18].PRESET
reset => x[17].PRESET
reset => x[16].PRESET
reset => x[15].PRESET
reset => x[14].PRESET
reset => x[13].PRESET
reset => x[12].PRESET
reset => x[11].PRESET
reset => x[10].PRESET
reset => x[9].PRESET
reset => x[8].PRESET
reset => x[7].PRESET
reset => x[6].PRESET
reset => x[5].PRESET
reset => x[4].PRESET
reset => x[3].PRESET
reset => x[2].PRESET
reset => x[1].PRESET
reset => x[0].PRESET
reset => y.ENA
A[0] => Mux4.IN5
A[0] => LessThan0.IN4
A[0] => Mux2.IN5
A[0] => Mux0.IN5
A[0] => Add8.IN8
A[1] => Mux4.IN4
A[1] => LessThan0.IN3
A[1] => Mux2.IN4
A[1] => Mux0.IN4
A[1] => Add8.IN7
A[2] => Mux4.IN3
A[2] => LessThan0.IN2
A[2] => Mux2.IN3
A[2] => Mux0.IN3
A[2] => Add8.IN6
A[3] => Mux4.IN2
A[3] => LessThan0.IN1
A[3] => always0~2.IN1
A[3] => Mux2.IN2
A[3] => Mux0.IN2
A[3] => always0~3.IN1
A[3] => always0~4.IN1
A[3] => Add8.IN5
B[0] => Mux6.IN5
B[0] => LessThan0.IN8
B[0] => Mux3.IN5
B[0] => Mux1.IN5
B[0] => Add5.IN8
B[1] => Mux6.IN4
B[1] => LessThan0.IN7
B[1] => Mux3.IN4
B[1] => Mux1.IN4
B[1] => Add5.IN7
B[2] => Mux6.IN3
B[2] => LessThan0.IN6
B[2] => Mux3.IN3
B[2] => Mux1.IN3
B[2] => Add5.IN6
B[3] => Mux6.IN2
B[3] => LessThan0.IN5
B[3] => always0~3.IN0
B[3] => Mux3.IN2
B[3] => Mux1.IN2
B[3] => always0~2.IN0
B[3] => always0~4.IN0
B[3] => Add5.IN5
opcode[0] => Equal0.IN1
opcode[0] => Equal4.IN0
opcode[0] => Equal7.IN0
opcode[0] => Equal9.IN0
opcode[0] => Equal10.IN1
opcode[1] => Equal0.IN2
opcode[1] => Equal4.IN1
opcode[1] => Equal7.IN1
opcode[1] => Equal9.IN1
opcode[1] => Equal10.IN0
opcode[2] => Equal0.IN0
opcode[2] => Equal4.IN2
opcode[2] => Equal7.IN2
opcode[2] => Equal9.IN2
opcode[2] => Equal10.IN2
C[0] <= C[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZF <= ZF~reg0.DB_MAX_OUTPUT_PORT_TYPE
CF <= CF~reg0.DB_MAX_OUTPUT_PORT_TYPE
SF <= SF~reg0.DB_MAX_OUTPUT_PORT_TYPE


