Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Thu Mar 10 15:51:43 2016
| Host             : minmi running 64-bit elementary OS Freya
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.025 |
| Dynamic (W)              | 1.886 |
| Device Static (W)        | 0.139 |
| Total Off-Chip Power (W) | 0.008 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 61.7  |
| Junction Temperature (C) | 48.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.008 |        6 |       --- |             --- |
| Slice Logic             |     0.008 |     6614 |       --- |             --- |
|   LUT as Shift Register |     0.004 |     3834 |      6000 |           63.90 |
|   LUT as Logic          |     0.004 |     1104 |     17600 |            6.27 |
|   CARRY4                |    <0.001 |      201 |      4400 |            4.57 |
|   Register              |    <0.001 |     1010 |     35200 |            2.87 |
|   F7/F8 Muxes           |    <0.001 |        1 |     17600 |           <0.01 |
|   Others                |     0.000 |      162 |       --- |             --- |
| Signals                 |     0.005 |     3282 |       --- |             --- |
| MMCM                    |     0.116 |        1 |         2 |           50.00 |
| I/O                     |     0.184 |       14 |       100 |           14.00 |
| PS7                     |     1.556 |        1 |       --- |             --- |
| Static Power            |     0.139 |          |           |                 |
| Total                   |     2.016 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.030 |       0.022 |      0.008 |
| Vccaux    |       1.800 |     0.077 |       0.065 |      0.012 |
| Vcco33    |       3.300 |     0.059 |       0.058 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.737 |       0.703 |      0.034 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+-----------------------------------------------------------+-----------------+
| Clock                       | Domain                                                    | Constraint (ns) |
+-----------------------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0                  | system_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                  | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0       |            40.0 |
| clkfbout_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0       |            10.0 |
+-----------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| system_wrapper                          |     1.877 |
|   system_i                              |     1.877 |
|     GND                                 |     0.000 |
|     clk_wiz_0                           |     0.116 |
|       inst                              |     0.116 |
|     processing_system7_0                |     1.557 |
|       inst                              |     1.557 |
|         xlnx_axi_wrshim_unwrap_inst_gp0 |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1 |     0.000 |
|     vga_color_test_0                    |    <0.001 |
|       U0                                |    <0.001 |
|     vga_gaussian_blur_0                 |     0.004 |
|       U0                                |     0.004 |
|     vga_gaussian_blur_1                 |     0.006 |
|       U0                                |     0.006 |
|     vga_gaussian_blur_2                 |     0.007 |
|       U0                                |     0.006 |
|     vga_sync_0                          |    <0.001 |
|       U0                                |    <0.001 |
|     zybo_hdmi_0                         |     0.187 |
|       U0                                |     0.187 |
|         DVID                            |     0.004 |
|           TMDS_encoder_BLUE             |    <0.001 |
|           TMDS_encoder_GREEN            |    <0.001 |
|           TMDS_encoder_RED              |    <0.001 |
+-----------------------------------------+-----------+


