Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 16 13:55:33 2025
| Host         : Wafi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_timing_summary_routed.rpt -pb alu_timing_summary_routed.pb -rpx alu_timing_summary_routed.rpx -warn_on_violation
| Design       : alu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            X[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.653ns  (logic 5.919ns (43.354%)  route 7.734ns (56.646%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[2]_inst/O
                         net (fo=10, routed)          4.007     5.462    B_IBUF[2]
    SLICE_X0Y18          LUT4 (Prop_lut4_I1_O)        0.150     5.612 f  X_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.851     6.463    A_GT_B/gt[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.354     6.817 f  X_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.651     7.469    X_OBUF[0]_inst_i_5_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I2_O)        0.332     7.801 f  X_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.159     7.959    A_GT_B_out
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.083 r  X_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.065    10.149    X_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.653 r  X_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.653    X[0]
    U16                                                               r  X[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            X[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.425ns  (logic 5.465ns (40.707%)  route 7.960ns (59.293%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[2]_inst/O
                         net (fo=10, routed)          3.664     5.118    B_IBUF[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.124     5.242 r  X_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.677     5.919    A_plus_B/c3
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.124     6.043 r  X_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.581     6.624    A_plus_B/c4
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.748 r  X_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.941     7.689    X_OBUF[5]_inst_i_2_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  X_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.098     9.911    X_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.425 r  X_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.425    X[5]
    U15                                                               r  X[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            X[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.286ns  (logic 5.722ns (46.575%)  route 6.564ns (53.425%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[2]_inst/O
                         net (fo=10, routed)          3.664     5.118    B_IBUF[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.124     5.242 r  X_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.677     5.919    A_plus_B/c3
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.124     6.043 r  X_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.558     6.601    A_plus_B/c4
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.725 r  X_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.725    X_OBUF[4]_inst_i_3_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I1_O)      0.214     6.939 r  X_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.665     8.604    X_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.682    12.286 r  X_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.286    X[4]
    W18                                                               r  X[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fxn[1]
                            (input port)
  Destination:            X[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.939ns  (logic 5.501ns (46.076%)  route 6.438ns (53.924%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  fxn[1] (IN)
                         net (fo=0)                   0.000     0.000    fxn[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  fxn_IBUF[1]_inst/O
                         net (fo=12, routed)          4.088     5.543    fxn_IBUF[1]
    SLICE_X0Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.667 r  X_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.667    X_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y20          MUXF7 (Prop_muxf7_I1_O)      0.217     5.884 r  X_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.349     8.234    X_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.705    11.939 r  X_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.939    X[1]
    E19                                                               r  X[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            X[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.821ns  (logic 5.631ns (47.632%)  route 6.190ns (52.368%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  B_IBUF[2]_inst/O
                         net (fo=10, routed)          4.156     5.610    B_IBUF[2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.734 r  X_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.502     6.236    A_minus_B/c3
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     6.360 r  X_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.360    X_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.245     6.605 r  X_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.533     8.138    X_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.683    11.821 r  X_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.821    X[3]
    V19                                                               r  X[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fxn[1]
                            (input port)
  Destination:            X[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.214ns  (logic 5.472ns (48.797%)  route 5.742ns (51.203%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  fxn[1] (IN)
                         net (fo=0)                   0.000     0.000    fxn[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  fxn_IBUF[1]_inst/O
                         net (fo=12, routed)          4.042     5.497    fxn_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.621 r  X_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.621    X_OBUF[2]_inst_i_3_n_0
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     5.838 r  X_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.700     7.538    X_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.676    11.214 r  X_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.214    X[2]
    U19                                                               r  X[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            X[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.469ns (58.596%)  route 1.038ns (41.404%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  B_IBUF[0]_inst/O
                         net (fo=13, routed)          0.528     0.746    B_IBUF[0]
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.045     0.791 r  X_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.509     1.301    X_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.507 r  X_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.507    X[0]
    U16                                                               r  X[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            X[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.555ns  (logic 1.495ns (58.489%)  route 1.061ns (41.511%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  A_IBUF[5]_inst/O
                         net (fo=6, routed)           0.547     0.781    A_IBUF[5]
    SLICE_X1Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.826 r  X_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.514     1.340    X_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.555 r  X_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.555    X[5]
    U15                                                               r  X[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            X[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.604ns (61.572%)  route 1.001ns (38.428%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[2]_inst/O
                         net (fo=10, routed)          0.653     0.885    A_IBUF[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.930 r  X_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.930    X_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I0_O)      0.062     0.992 r  X_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.340    X_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.265     2.605 r  X_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.605    X[2]
    U19                                                               r  X[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            X[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.643ns (62.793%)  route 0.974ns (37.207%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[3]_inst/O
                         net (fo=8, routed)           0.448     0.665    A_IBUF[3]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.045     0.710 r  X_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.195     0.905    A_plus_B/c4
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.950 r  X_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.950    X_OBUF[4]_inst_i_3_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I1_O)      0.064     1.014 r  X_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.330     1.344    X_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.273     2.617 r  X_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.617    X[4]
    W18                                                               r  X[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            X[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.666ns (61.692%)  route 1.035ns (38.308%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[1]_inst/O
                         net (fo=12, routed)          0.453     0.683    A_IBUF[1]
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.045     0.728 r  X_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.296     1.023    A_plus_B/c3
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.068 r  X_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.068    X_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.074     1.142 r  X_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.286     1.428    X_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.273     2.701 r  X_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.701    X[3]
    V19                                                               r  X[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            X[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.980ns  (logic 1.618ns (54.304%)  route 1.362ns (45.696%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  B_IBUF[0]_inst/O
                         net (fo=13, routed)          0.716     0.934    B_IBUF[0]
    SLICE_X0Y20          LUT6 (Prop_lut6_I2_O)        0.045     0.979 r  X_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.979    X_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y20          MUXF7 (Prop_muxf7_I0_O)      0.062     1.041 r  X_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.645     1.687    X_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.294     2.980 r  X_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.980    X[1]
    E19                                                               r  X[1] (OUT)
  -------------------------------------------------------------------    -------------------





