
lets_try_again.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007578  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000188  08007718  08007718  00008718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078a0  080078a0  00009074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080078a0  080078a0  000088a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078a8  080078a8  00009074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078a8  080078a8  000088a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080078ac  080078ac  000088ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080078b0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009074  2**0
                  CONTENTS
 10 .bss          00000364  20000074  20000074  00009074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200003d8  200003d8  00009074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009074  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010ad4  00000000  00000000  000090a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002297  00000000  00000000  00019b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ee0  00000000  00000000  0001be10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b9e  00000000  00000000  0001ccf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022951  00000000  00000000  0001d88e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014038  00000000  00000000  000401df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d5546  00000000  00000000  00054217  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012975d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000476c  00000000  00000000  001297a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  0012df0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007700 	.word	0x08007700

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08007700 	.word	0x08007700

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <microDelay>:
/* USER CODE BEGIN 0 */

// microsecond delay generate

void microDelay (uint16_t delay)
{
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	4603      	mov	r3, r0
 8000288:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 800028a:	4b09      	ldr	r3, [pc, #36]	@ (80002b0 <microDelay+0x30>)
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	2200      	movs	r2, #0
 8000290:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < delay);
 8000292:	bf00      	nop
 8000294:	4b06      	ldr	r3, [pc, #24]	@ (80002b0 <microDelay+0x30>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800029a:	88fb      	ldrh	r3, [r7, #6]
 800029c:	429a      	cmp	r2, r3
 800029e:	d3f9      	bcc.n	8000294 <microDelay+0x14>
}
 80002a0:	bf00      	nop
 80002a2:	bf00      	nop
 80002a4:	370c      	adds	r7, #12
 80002a6:	46bd      	mov	sp, r7
 80002a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	20000180 	.word	0x20000180

080002b4 <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b088      	sub	sp, #32
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
 80002bc:	460b      	mov	r3, r1
 80002be:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002c0:	f107 030c 	add.w	r3, r7, #12
 80002c4:	2200      	movs	r2, #0
 80002c6:	601a      	str	r2, [r3, #0]
 80002c8:	605a      	str	r2, [r3, #4]
 80002ca:	609a      	str	r2, [r3, #8]
 80002cc:	60da      	str	r2, [r3, #12]
 80002ce:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80002d0:	887b      	ldrh	r3, [r7, #2]
 80002d2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002d4:	2301      	movs	r3, #1
 80002d6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH; // Changed to HIGH for better signal edges
 80002d8:	2303      	movs	r3, #3
 80002da:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002dc:	2300      	movs	r3, #0
 80002de:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80002e0:	f107 030c 	add.w	r3, r7, #12
 80002e4:	4619      	mov	r1, r3
 80002e6:	6878      	ldr	r0, [r7, #4]
 80002e8:	f002 f9c2 	bl	8002670 <HAL_GPIO_Init>
}
 80002ec:	bf00      	nop
 80002ee:	3720      	adds	r7, #32
 80002f0:	46bd      	mov	sp, r7
 80002f2:	bd80      	pop	{r7, pc}

080002f4 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b088      	sub	sp, #32
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
 80002fc:	460b      	mov	r3, r1
 80002fe:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000300:	f107 030c 	add.w	r3, r7, #12
 8000304:	2200      	movs	r2, #0
 8000306:	601a      	str	r2, [r3, #0]
 8000308:	605a      	str	r2, [r3, #4]
 800030a:	609a      	str	r2, [r3, #8]
 800030c:	60da      	str	r2, [r3, #12]
 800030e:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000310:	887b      	ldrh	r3, [r7, #2]
 8000312:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000314:	2300      	movs	r3, #0
 8000316:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP; // Enable internal pullup just in case
 8000318:	2301      	movs	r3, #1
 800031a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800031c:	f107 030c 	add.w	r3, r7, #12
 8000320:	4619      	mov	r1, r3
 8000322:	6878      	ldr	r0, [r7, #4]
 8000324:	f002 f9a4 	bl	8002670 <HAL_GPIO_Init>
}
 8000328:	bf00      	nop
 800032a:	3720      	adds	r7, #32
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <DHT22_Start>:

//DHT22 Start Signal

uint8_t DHT22_Start (void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 8000336:	2300      	movs	r3, #0
 8000338:	71fb      	strb	r3, [r7, #7]

	Set_Pin_Output(DHT22_PORT, DHT22_PIN);
 800033a:	2110      	movs	r1, #16
 800033c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000340:	f7ff ffb8 	bl	80002b4 <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT22_PORT, DHT22_PIN, 0);
 8000344:	2200      	movs	r2, #0
 8000346:	2110      	movs	r1, #16
 8000348:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800034c:	f002 fb32 	bl	80029b4 <HAL_GPIO_WritePin>

	HAL_Delay(18);
 8000350:	2012      	movs	r0, #18
 8000352:	f001 f8bf 	bl	80014d4 <HAL_Delay>

	HAL_GPIO_WritePin (DHT22_PORT, DHT22_PIN, 1);
 8000356:	2201      	movs	r2, #1
 8000358:	2110      	movs	r1, #16
 800035a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800035e:	f002 fb29 	bl	80029b4 <HAL_GPIO_WritePin>

	microDelay (30);
 8000362:	201e      	movs	r0, #30
 8000364:	f7ff ff8c 	bl	8000280 <microDelay>

	Set_Pin_Input(DHT22_PORT, DHT22_PIN);
 8000368:	2110      	movs	r1, #16
 800036a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800036e:	f7ff ffc1 	bl	80002f4 <Set_Pin_Input>

	microDelay (40);
 8000372:	2028      	movs	r0, #40	@ 0x28
 8000374:	f7ff ff84 	bl	8000280 <microDelay>

	if (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)))
 8000378:	2110      	movs	r1, #16
 800037a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800037e:	f002 fb01 	bl	8002984 <HAL_GPIO_ReadPin>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d10f      	bne.n	80003a8 <DHT22_Start+0x78>
	{
		microDelay (80);
 8000388:	2050      	movs	r0, #80	@ 0x50
 800038a:	f7ff ff79 	bl	8000280 <microDelay>
		if ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN))) Response = 1;
 800038e:	2110      	movs	r1, #16
 8000390:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000394:	f002 faf6 	bl	8002984 <HAL_GPIO_ReadPin>
 8000398:	4603      	mov	r3, r0
 800039a:	2b00      	cmp	r3, #0
 800039c:	d002      	beq.n	80003a4 <DHT22_Start+0x74>
 800039e:	2301      	movs	r3, #1
 80003a0:	71fb      	strb	r3, [r7, #7]
 80003a2:	e001      	b.n	80003a8 <DHT22_Start+0x78>
		else Response = -1;
 80003a4:	23ff      	movs	r3, #255	@ 0xff
 80003a6:	71fb      	strb	r3, [r7, #7]

// Wait for the sensor to finish its response (High signal)

// We use a simple timeout loop instead of HAL_GetTick to be faster

	uint32_t timeout = 0;
 80003a8:	2300      	movs	r3, #0
 80003aa:	603b      	str	r3, [r7, #0]

	while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)))
 80003ac:	e007      	b.n	80003be <DHT22_Start+0x8e>
	{
		timeout++;
 80003ae:	683b      	ldr	r3, [r7, #0]
 80003b0:	3301      	adds	r3, #1
 80003b2:	603b      	str	r3, [r7, #0]
		if(timeout > 10000) break; // Prevent hanging
 80003b4:	683b      	ldr	r3, [r7, #0]
 80003b6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80003ba:	4293      	cmp	r3, r2
 80003bc:	d808      	bhi.n	80003d0 <DHT22_Start+0xa0>
	while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)))
 80003be:	2110      	movs	r1, #16
 80003c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003c4:	f002 fade 	bl	8002984 <HAL_GPIO_ReadPin>
 80003c8:	4603      	mov	r3, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d1ef      	bne.n	80003ae <DHT22_Start+0x7e>
 80003ce:	e000      	b.n	80003d2 <DHT22_Start+0xa2>
		if(timeout > 10000) break; // Prevent hanging
 80003d0:	bf00      	nop
	}

	return Response;
 80003d2:	79fb      	ldrb	r3, [r7, #7]
}
 80003d4:	4618      	mov	r0, r3
 80003d6:	3708      	adds	r7, #8
 80003d8:	46bd      	mov	sp, r7
 80003da:	bd80      	pop	{r7, pc}

080003dc <DHT22_Read>:

// DHT22 Read Data

uint8_t DHT22_Read (void)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b082      	sub	sp, #8
 80003e0:	af00      	add	r7, sp, #0
	uint8_t x,y = 0;
 80003e2:	2300      	movs	r3, #0
 80003e4:	71bb      	strb	r3, [r7, #6]
	for (x=0; x<8; x++)
 80003e6:	2300      	movs	r3, #0
 80003e8:	71fb      	strb	r3, [r7, #7]
 80003ea:	e052      	b.n	8000492 <DHT22_Read+0xb6>
	{
		uint32_t timeout = 0;
 80003ec:	2300      	movs	r3, #0
 80003ee:	603b      	str	r3, [r7, #0]

// when pin goes high - Start of bit transmission)

		while (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)))
 80003f0:	e009      	b.n	8000406 <DHT22_Read+0x2a>
		{
			timeout++;
 80003f2:	683b      	ldr	r3, [r7, #0]
 80003f4:	3301      	adds	r3, #1
 80003f6:	603b      	str	r3, [r7, #0]
			if(timeout > 10000) return 0;
 80003f8:	683b      	ldr	r3, [r7, #0]
 80003fa:	f242 7210 	movw	r2, #10000	@ 0x2710
 80003fe:	4293      	cmp	r3, r2
 8000400:	d901      	bls.n	8000406 <DHT22_Read+0x2a>
 8000402:	2300      	movs	r3, #0
 8000404:	e049      	b.n	800049a <DHT22_Read+0xbe>
		while (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)))
 8000406:	2110      	movs	r1, #16
 8000408:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800040c:	f002 faba 	bl	8002984 <HAL_GPIO_ReadPin>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d0ed      	beq.n	80003f2 <DHT22_Read+0x16>
		}
		microDelay(40);
 8000416:	2028      	movs	r0, #40	@ 0x28
 8000418:	f7ff ff32 	bl	8000280 <microDelay>

// If bit is 0, signal is high for 26us

// If bit is 1, signal is high for 70us

		if (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)))
 800041c:	2110      	movs	r1, #16
 800041e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000422:	f002 faaf 	bl	8002984 <HAL_GPIO_ReadPin>
 8000426:	4603      	mov	r3, r0
 8000428:	2b00      	cmp	r3, #0
 800042a:	d10e      	bne.n	800044a <DHT22_Read+0x6e>
			y&= ~(1<<(7-x)); // bit 0
 800042c:	79fb      	ldrb	r3, [r7, #7]
 800042e:	f1c3 0307 	rsb	r3, r3, #7
 8000432:	2201      	movs	r2, #1
 8000434:	fa02 f303 	lsl.w	r3, r2, r3
 8000438:	b25b      	sxtb	r3, r3
 800043a:	43db      	mvns	r3, r3
 800043c:	b25a      	sxtb	r2, r3
 800043e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000442:	4013      	ands	r3, r2
 8000444:	b25b      	sxtb	r3, r3
 8000446:	71bb      	strb	r3, [r7, #6]
 8000448:	e00b      	b.n	8000462 <DHT22_Read+0x86>
		else
			y|= (1<<(7-x)); // bit 1
 800044a:	79fb      	ldrb	r3, [r7, #7]
 800044c:	f1c3 0307 	rsb	r3, r3, #7
 8000450:	2201      	movs	r2, #1
 8000452:	fa02 f303 	lsl.w	r3, r2, r3
 8000456:	b25a      	sxtb	r2, r3
 8000458:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800045c:	4313      	orrs	r3, r2
 800045e:	b25b      	sxtb	r3, r3
 8000460:	71bb      	strb	r3, [r7, #6]

// when  pin goes low- End of transmission

		timeout = 0;
 8000462:	2300      	movs	r3, #0
 8000464:	603b      	str	r3, [r7, #0]

		while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)))
 8000466:	e009      	b.n	800047c <DHT22_Read+0xa0>
		{
			timeout++;
 8000468:	683b      	ldr	r3, [r7, #0]
 800046a:	3301      	adds	r3, #1
 800046c:	603b      	str	r3, [r7, #0]
			if(timeout > 10000) return 0;
 800046e:	683b      	ldr	r3, [r7, #0]
 8000470:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000474:	4293      	cmp	r3, r2
 8000476:	d901      	bls.n	800047c <DHT22_Read+0xa0>
 8000478:	2300      	movs	r3, #0
 800047a:	e00e      	b.n	800049a <DHT22_Read+0xbe>
		while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)))
 800047c:	2110      	movs	r1, #16
 800047e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000482:	f002 fa7f 	bl	8002984 <HAL_GPIO_ReadPin>
 8000486:	4603      	mov	r3, r0
 8000488:	2b00      	cmp	r3, #0
 800048a:	d1ed      	bne.n	8000468 <DHT22_Read+0x8c>
	for (x=0; x<8; x++)
 800048c:	79fb      	ldrb	r3, [r7, #7]
 800048e:	3301      	adds	r3, #1
 8000490:	71fb      	strb	r3, [r7, #7]
 8000492:	79fb      	ldrb	r3, [r7, #7]
 8000494:	2b07      	cmp	r3, #7
 8000496:	d9a9      	bls.n	80003ec <DHT22_Read+0x10>
		}
	}
	return y;
 8000498:	79bb      	ldrb	r3, [r7, #6]
}
 800049a:	4618      	mov	r0, r3
 800049c:	3708      	adds	r7, #8
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
	...

080004a4 <main>:
* @brief The application entry point.
* @retval int
*/

int main(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b0b2      	sub	sp, #200	@ 0xc8
 80004a8:	af00      	add	r7, sp, #0

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 80004aa:	f000 ffad 	bl	8001408 <HAL_Init>

	/* USER CODE BEGIN Init */
	/* USER CODE END Init */
	/* Configure the system clock */

	SystemClock_Config();
 80004ae:	f000 fa49 	bl	8000944 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	/* USER CODE END SysInit */
	/* Initialize all configured peripherals */

	MX_GPIO_Init();
 80004b2:	f000 fc93 	bl	8000ddc <MX_GPIO_Init>

	MX_USART2_UART_Init();
 80004b6:	f000 fc61 	bl	8000d7c <MX_USART2_UART_Init>

	MX_TIM2_Init();
 80004ba:	f000 fbe9 	bl	8000c90 <MX_TIM2_Init>

	MX_ADC1_Init();
 80004be:	f000 faa9 	bl	8000a14 <MX_ADC1_Init>
	MX_ADC2_Init();
 80004c2:	f000 fb17 	bl	8000af4 <MX_ADC2_Init>
	MX_ADC3_Init();
 80004c6:	f000 fb73 	bl	8000bb0 <MX_ADC3_Init>

	/* USER CODE BEGIN 2 */

	HAL_TIM_Base_Start(&htim2);
 80004ca:	48a6      	ldr	r0, [pc, #664]	@ (8000764 <main+0x2c0>)
 80004cc:	f003 ff34 	bl	8004338 <HAL_TIM_Base_Start>

//LCD

	LCD16X2_Init(MyLCD);
 80004d0:	2000      	movs	r0, #0
 80004d2:	f005 fd7d 	bl	8005fd0 <LCD16X2_Init>
	LCD16X2_Clear(MyLCD);
 80004d6:	2000      	movs	r0, #0
 80004d8:	f005 fcfa 	bl	8005ed0 <LCD16X2_Clear>

	char lcd_buffer[32];

	char AirQ_string[30];
	sprintf(AirQ_string, "%d", airQ);
 80004dc:	4ba2      	ldr	r3, [pc, #648]	@ (8000768 <main+0x2c4>)
 80004de:	681a      	ldr	r2, [r3, #0]
 80004e0:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80004e4:	49a1      	ldr	r1, [pc, #644]	@ (800076c <main+0x2c8>)
 80004e6:	4618      	mov	r0, r3
 80004e8:	f006 f8d8 	bl	800669c <siprintf>

	char temperatureCelsius_string[30];
	sprintf(temperatureCelsius_string, "%d", temp_Celsius);
 80004ec:	4ba0      	ldr	r3, [pc, #640]	@ (8000770 <main+0x2cc>)
 80004ee:	681a      	ldr	r2, [r3, #0]
 80004f0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80004f4:	499d      	ldr	r1, [pc, #628]	@ (800076c <main+0x2c8>)
 80004f6:	4618      	mov	r0, r3
 80004f8:	f006 f8d0 	bl	800669c <siprintf>

	char temperatureFahrenheit_string[30];
	sprintf(temperatureFahrenheit_string, "%d", temp_Fahrenheit);
 80004fc:	4b9d      	ldr	r3, [pc, #628]	@ (8000774 <main+0x2d0>)
 80004fe:	681a      	ldr	r2, [r3, #0]
 8000500:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000504:	4999      	ldr	r1, [pc, #612]	@ (800076c <main+0x2c8>)
 8000506:	4618      	mov	r0, r3
 8000508:	f006 f8c8 	bl	800669c <siprintf>

	char humidity_string[30];
	sprintf(humidity_string, "%d", Humidity);
 800050c:	4b9a      	ldr	r3, [pc, #616]	@ (8000778 <main+0x2d4>)
 800050e:	681a      	ldr	r2, [r3, #0]
 8000510:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000514:	4995      	ldr	r1, [pc, #596]	@ (800076c <main+0x2c8>)
 8000516:	4618      	mov	r0, r3
 8000518:	f006 f8c0 	bl	800669c <siprintf>

	char ldr_string[30];
	sprintf(ldr_string, "%d", ldr_val);
 800051c:	4b97      	ldr	r3, [pc, #604]	@ (800077c <main+0x2d8>)
 800051e:	681a      	ldr	r2, [r3, #0]
 8000520:	1d3b      	adds	r3, r7, #4
 8000522:	4992      	ldr	r1, [pc, #584]	@ (800076c <main+0x2c8>)
 8000524:	4618      	mov	r0, r3
 8000526:	f006 f8b9 	bl	800669c <siprintf>

	LCD16X2_Set_Cursor(MyLCD, 1, 1);
 800052a:	2201      	movs	r2, #1
 800052c:	2101      	movs	r1, #1
 800052e:	2000      	movs	r0, #0
 8000530:	f005 fd0e 	bl	8005f50 <LCD16X2_Set_Cursor>

	/* USER CODE BEGIN WHILE */

	while (1)
	{
		HAL_ADC_Start(&hadc1);
 8000534:	4892      	ldr	r0, [pc, #584]	@ (8000780 <main+0x2dc>)
 8000536:	f001 f9eb 	bl	8001910 <HAL_ADC_Start>
		HAL_ADC_Start(&hadc3);
 800053a:	4892      	ldr	r0, [pc, #584]	@ (8000784 <main+0x2e0>)
 800053c:	f001 f9e8 	bl	8001910 <HAL_ADC_Start>

		DHT22_Start();
 8000540:	f7ff fef6 	bl	8000330 <DHT22_Start>

//MQ-135
		airQ = HAL_ADC_GetValue(&hadc1);
 8000544:	488e      	ldr	r0, [pc, #568]	@ (8000780 <main+0x2dc>)
 8000546:	f001 faf9 	bl	8001b3c <HAL_ADC_GetValue>
 800054a:	4603      	mov	r3, r0
 800054c:	461a      	mov	r2, r3
 800054e:	4b86      	ldr	r3, [pc, #536]	@ (8000768 <main+0x2c4>)
 8000550:	601a      	str	r2, [r3, #0]

		if(airQ>airQ_threshold) {
 8000552:	4b85      	ldr	r3, [pc, #532]	@ (8000768 <main+0x2c4>)
 8000554:	681a      	ldr	r2, [r3, #0]
 8000556:	4b8c      	ldr	r3, [pc, #560]	@ (8000788 <main+0x2e4>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	429a      	cmp	r2, r3
 800055c:	dd07      	ble.n	800056e <main+0xca>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800055e:	2201      	movs	r2, #1
 8000560:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000564:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000568:	f002 fa24 	bl	80029b4 <HAL_GPIO_WritePin>
 800056c:	e006      	b.n	800057c <main+0xd8>
		}
		else {
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800056e:	2200      	movs	r2, #0
 8000570:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000574:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000578:	f002 fa1c 	bl	80029b4 <HAL_GPIO_WritePin>
		}
//DHT22

		hum1 = DHT22_Read();
 800057c:	f7ff ff2e 	bl	80003dc <DHT22_Read>
 8000580:	4603      	mov	r3, r0
 8000582:	461a      	mov	r2, r3
 8000584:	4b81      	ldr	r3, [pc, #516]	@ (800078c <main+0x2e8>)
 8000586:	601a      	str	r2, [r3, #0]
		hum2 = DHT22_Read();
 8000588:	f7ff ff28 	bl	80003dc <DHT22_Read>
 800058c:	4603      	mov	r3, r0
 800058e:	461a      	mov	r2, r3
 8000590:	4b7f      	ldr	r3, [pc, #508]	@ (8000790 <main+0x2ec>)
 8000592:	601a      	str	r2, [r3, #0]
		temp1 = DHT22_Read();
 8000594:	f7ff ff22 	bl	80003dc <DHT22_Read>
 8000598:	4603      	mov	r3, r0
 800059a:	461a      	mov	r2, r3
 800059c:	4b7d      	ldr	r3, [pc, #500]	@ (8000794 <main+0x2f0>)
 800059e:	601a      	str	r2, [r3, #0]
		temp2 = DHT22_Read();
 80005a0:	f7ff ff1c 	bl	80003dc <DHT22_Read>
 80005a4:	4603      	mov	r3, r0
 80005a6:	461a      	mov	r2, r3
 80005a8:	4b7b      	ldr	r3, [pc, #492]	@ (8000798 <main+0x2f4>)
 80005aa:	601a      	str	r2, [r3, #0]
		sumMQ = DHT22_Read();
 80005ac:	f7ff ff16 	bl	80003dc <DHT22_Read>
 80005b0:	4603      	mov	r3, r0
 80005b2:	461a      	mov	r2, r3
 80005b4:	4b79      	ldr	r3, [pc, #484]	@ (800079c <main+0x2f8>)
 80005b6:	601a      	str	r2, [r3, #0]
		checkMQ = hum1 + hum2 + temp1 + temp2;
 80005b8:	4b74      	ldr	r3, [pc, #464]	@ (800078c <main+0x2e8>)
 80005ba:	681a      	ldr	r2, [r3, #0]
 80005bc:	4b74      	ldr	r3, [pc, #464]	@ (8000790 <main+0x2ec>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	441a      	add	r2, r3
 80005c2:	4b74      	ldr	r3, [pc, #464]	@ (8000794 <main+0x2f0>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	441a      	add	r2, r3
 80005c8:	4b73      	ldr	r3, [pc, #460]	@ (8000798 <main+0x2f4>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4413      	add	r3, r2
 80005ce:	4a74      	ldr	r2, [pc, #464]	@ (80007a0 <main+0x2fc>)
 80005d0:	6013      	str	r3, [r2, #0]

		if (checkMQ == sumMQ)
 80005d2:	4b73      	ldr	r3, [pc, #460]	@ (80007a0 <main+0x2fc>)
 80005d4:	681a      	ldr	r2, [r3, #0]
 80005d6:	4b71      	ldr	r3, [pc, #452]	@ (800079c <main+0x2f8>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	429a      	cmp	r2, r3
 80005dc:	d153      	bne.n	8000686 <main+0x1e2>
		{
			if (temp1>127)
 80005de:	4b6d      	ldr	r3, [pc, #436]	@ (8000794 <main+0x2f0>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80005e4:	dd0a      	ble.n	80005fc <main+0x158>
			{
				temp_Celsius = temp2/10*(-1);
 80005e6:	4b6c      	ldr	r3, [pc, #432]	@ (8000798 <main+0x2f4>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	4a6e      	ldr	r2, [pc, #440]	@ (80007a4 <main+0x300>)
 80005ec:	fb82 1203 	smull	r1, r2, r2, r3
 80005f0:	1092      	asrs	r2, r2, #2
 80005f2:	17db      	asrs	r3, r3, #31
 80005f4:	1a9b      	subs	r3, r3, r2
 80005f6:	4a5e      	ldr	r2, [pc, #376]	@ (8000770 <main+0x2cc>)
 80005f8:	6013      	str	r3, [r2, #0]
 80005fa:	e00d      	b.n	8000618 <main+0x174>
			}
			else
			{
				temp_Celsius = ((temp1<<8)|temp2)/10;
 80005fc:	4b65      	ldr	r3, [pc, #404]	@ (8000794 <main+0x2f0>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	021a      	lsls	r2, r3, #8
 8000602:	4b65      	ldr	r3, [pc, #404]	@ (8000798 <main+0x2f4>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	4313      	orrs	r3, r2
 8000608:	4a66      	ldr	r2, [pc, #408]	@ (80007a4 <main+0x300>)
 800060a:	fb82 1203 	smull	r1, r2, r2, r3
 800060e:	1092      	asrs	r2, r2, #2
 8000610:	17db      	asrs	r3, r3, #31
 8000612:	1ad3      	subs	r3, r2, r3
 8000614:	4a56      	ldr	r2, [pc, #344]	@ (8000770 <main+0x2cc>)
 8000616:	6013      	str	r3, [r2, #0]
			}

			temp_Fahrenheit = temp_Celsius * 9/5 + 32;
 8000618:	4b55      	ldr	r3, [pc, #340]	@ (8000770 <main+0x2cc>)
 800061a:	681a      	ldr	r2, [r3, #0]
 800061c:	4613      	mov	r3, r2
 800061e:	00db      	lsls	r3, r3, #3
 8000620:	4413      	add	r3, r2
 8000622:	4a60      	ldr	r2, [pc, #384]	@ (80007a4 <main+0x300>)
 8000624:	fb82 1203 	smull	r1, r2, r2, r3
 8000628:	1052      	asrs	r2, r2, #1
 800062a:	17db      	asrs	r3, r3, #31
 800062c:	1ad3      	subs	r3, r2, r3
 800062e:	3320      	adds	r3, #32
 8000630:	4a50      	ldr	r2, [pc, #320]	@ (8000774 <main+0x2d0>)
 8000632:	6013      	str	r3, [r2, #0]

			if(temp_Celsius > temp_threshold) {
 8000634:	4b4e      	ldr	r3, [pc, #312]	@ (8000770 <main+0x2cc>)
 8000636:	681a      	ldr	r2, [r3, #0]
 8000638:	4b5b      	ldr	r3, [pc, #364]	@ (80007a8 <main+0x304>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	429a      	cmp	r2, r3
 800063e:	dd07      	ble.n	8000650 <main+0x1ac>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000640:	2201      	movs	r2, #1
 8000642:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000646:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800064a:	f002 f9b3 	bl	80029b4 <HAL_GPIO_WritePin>
 800064e:	e006      	b.n	800065e <main+0x1ba>
			}
			else {
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000650:	2200      	movs	r2, #0
 8000652:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000656:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800065a:	f002 f9ab 	bl	80029b4 <HAL_GPIO_WritePin>
			}

			Humidity = (float) ((hum1<<8)|hum2)/10;
 800065e:	4b4b      	ldr	r3, [pc, #300]	@ (800078c <main+0x2e8>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	021a      	lsls	r2, r3, #8
 8000664:	4b4a      	ldr	r3, [pc, #296]	@ (8000790 <main+0x2ec>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4313      	orrs	r3, r2
 800066a:	ee07 3a90 	vmov	s15, r3
 800066e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000672:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000676:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800067a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800067e:	ee17 2a90 	vmov	r2, s15
 8000682:	4b3d      	ldr	r3, [pc, #244]	@ (8000778 <main+0x2d4>)
 8000684:	601a      	str	r2, [r3, #0]
		}

//debug block- dht-22

 	uint8_t presence = DHT22_Start();
 8000686:	f7ff fe53 	bl	8000330 <DHT22_Start>
 800068a:	4603      	mov	r3, r0
 800068c:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

		if(presence == 1)
 8000690:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8000694:	2b01      	cmp	r3, #1
 8000696:	f040 808b 	bne.w	80007b0 <main+0x30c>
		{
// Sensor Responded! Now read.
			hum1 = DHT22_Read();
 800069a:	f7ff fe9f 	bl	80003dc <DHT22_Read>
 800069e:	4603      	mov	r3, r0
 80006a0:	461a      	mov	r2, r3
 80006a2:	4b3a      	ldr	r3, [pc, #232]	@ (800078c <main+0x2e8>)
 80006a4:	601a      	str	r2, [r3, #0]
			hum2 = DHT22_Read();
 80006a6:	f7ff fe99 	bl	80003dc <DHT22_Read>
 80006aa:	4603      	mov	r3, r0
 80006ac:	461a      	mov	r2, r3
 80006ae:	4b38      	ldr	r3, [pc, #224]	@ (8000790 <main+0x2ec>)
 80006b0:	601a      	str	r2, [r3, #0]
			temp1 = DHT22_Read();
 80006b2:	f7ff fe93 	bl	80003dc <DHT22_Read>
 80006b6:	4603      	mov	r3, r0
 80006b8:	461a      	mov	r2, r3
 80006ba:	4b36      	ldr	r3, [pc, #216]	@ (8000794 <main+0x2f0>)
 80006bc:	601a      	str	r2, [r3, #0]
			temp2 = DHT22_Read();
 80006be:	f7ff fe8d 	bl	80003dc <DHT22_Read>
 80006c2:	4603      	mov	r3, r0
 80006c4:	461a      	mov	r2, r3
 80006c6:	4b34      	ldr	r3, [pc, #208]	@ (8000798 <main+0x2f4>)
 80006c8:	601a      	str	r2, [r3, #0]
			sumMQ = DHT22_Read();
 80006ca:	f7ff fe87 	bl	80003dc <DHT22_Read>
 80006ce:	4603      	mov	r3, r0
 80006d0:	461a      	mov	r2, r3
 80006d2:	4b32      	ldr	r3, [pc, #200]	@ (800079c <main+0x2f8>)
 80006d4:	601a      	str	r2, [r3, #0]

// Calculate
			checkMQ = hum1 + hum2 + temp1 + temp2;
 80006d6:	4b2d      	ldr	r3, [pc, #180]	@ (800078c <main+0x2e8>)
 80006d8:	681a      	ldr	r2, [r3, #0]
 80006da:	4b2d      	ldr	r3, [pc, #180]	@ (8000790 <main+0x2ec>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	441a      	add	r2, r3
 80006e0:	4b2c      	ldr	r3, [pc, #176]	@ (8000794 <main+0x2f0>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	441a      	add	r2, r3
 80006e6:	4b2c      	ldr	r3, [pc, #176]	@ (8000798 <main+0x2f4>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	4413      	add	r3, r2
 80006ec:	4a2c      	ldr	r2, [pc, #176]	@ (80007a0 <main+0x2fc>)
 80006ee:	6013      	str	r3, [r2, #0]

// Combine bytes

			Humidity = (float)((hum1<<8)|hum2)/10;
 80006f0:	4b26      	ldr	r3, [pc, #152]	@ (800078c <main+0x2e8>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	021a      	lsls	r2, r3, #8
 80006f6:	4b26      	ldr	r3, [pc, #152]	@ (8000790 <main+0x2ec>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4313      	orrs	r3, r2
 80006fc:	ee07 3a90 	vmov	s15, r3
 8000700:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000704:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000708:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800070c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000710:	ee17 2a90 	vmov	r2, s15
 8000714:	4b18      	ldr	r3, [pc, #96]	@ (8000778 <main+0x2d4>)
 8000716:	601a      	str	r2, [r3, #0]
			if (temp1>127) temp_Celsius = temp2/10*(-1);
 8000718:	4b1e      	ldr	r3, [pc, #120]	@ (8000794 <main+0x2f0>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	2b7f      	cmp	r3, #127	@ 0x7f
 800071e:	dd0a      	ble.n	8000736 <main+0x292>
 8000720:	4b1d      	ldr	r3, [pc, #116]	@ (8000798 <main+0x2f4>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4a1f      	ldr	r2, [pc, #124]	@ (80007a4 <main+0x300>)
 8000726:	fb82 1203 	smull	r1, r2, r2, r3
 800072a:	1092      	asrs	r2, r2, #2
 800072c:	17db      	asrs	r3, r3, #31
 800072e:	1a9b      	subs	r3, r3, r2
 8000730:	4a0f      	ldr	r2, [pc, #60]	@ (8000770 <main+0x2cc>)
 8000732:	6013      	str	r3, [r2, #0]
 8000734:	e00d      	b.n	8000752 <main+0x2ae>
			else temp_Celsius = ((temp1<<8)|temp2)/10;
 8000736:	4b17      	ldr	r3, [pc, #92]	@ (8000794 <main+0x2f0>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	021a      	lsls	r2, r3, #8
 800073c:	4b16      	ldr	r3, [pc, #88]	@ (8000798 <main+0x2f4>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4313      	orrs	r3, r2
 8000742:	4a18      	ldr	r2, [pc, #96]	@ (80007a4 <main+0x300>)
 8000744:	fb82 1203 	smull	r1, r2, r2, r3
 8000748:	1092      	asrs	r2, r2, #2
 800074a:	17db      	asrs	r3, r3, #31
 800074c:	1ad3      	subs	r3, r2, r3
 800074e:	4a08      	ldr	r2, [pc, #32]	@ (8000770 <main+0x2cc>)
 8000750:	6013      	str	r3, [r2, #0]

			printf("Sensor Status: OK | Hum: %d %% | Temp: %d C\r\n", Humidity, temp_Celsius);
 8000752:	4b09      	ldr	r3, [pc, #36]	@ (8000778 <main+0x2d4>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	4a06      	ldr	r2, [pc, #24]	@ (8000770 <main+0x2cc>)
 8000758:	6812      	ldr	r2, [r2, #0]
 800075a:	4619      	mov	r1, r3
 800075c:	4813      	ldr	r0, [pc, #76]	@ (80007ac <main+0x308>)
 800075e:	f005 ff8b 	bl	8006678 <iprintf>
 8000762:	e02b      	b.n	80007bc <main+0x318>
 8000764:	20000180 	.word	0x20000180
 8000768:	20000254 	.word	0x20000254
 800076c:	08007718 	.word	0x08007718
 8000770:	20000270 	.word	0x20000270
 8000774:	20000274 	.word	0x20000274
 8000778:	20000278 	.word	0x20000278
 800077c:	2000027c 	.word	0x2000027c
 8000780:	20000090 	.word	0x20000090
 8000784:	20000130 	.word	0x20000130
 8000788:	20000000 	.word	0x20000000
 800078c:	20000258 	.word	0x20000258
 8000790:	2000025c 	.word	0x2000025c
 8000794:	20000260 	.word	0x20000260
 8000798:	20000264 	.word	0x20000264
 800079c:	20000268 	.word	0x20000268
 80007a0:	2000026c 	.word	0x2000026c
 80007a4:	66666667 	.word	0x66666667
 80007a8:	20000004 	.word	0x20000004
 80007ac:	0800771c 	.word	0x0800771c
		}

		else
		{
			printf("Sensor Status: ERROR. (Response: %d)\r\n", presence);
 80007b0:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 80007b4:	4619      	mov	r1, r3
 80007b6:	4852      	ldr	r0, [pc, #328]	@ (8000900 <main+0x45c>)
 80007b8:	f005 ff5e 	bl	8006678 <iprintf>
		}

		HAL_Delay(500); // Read every 2 seconds (DHT22 is slow)
 80007bc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007c0:	f000 fe88 	bl	80014d4 <HAL_Delay>

//ldr

 	ldr_val = HAL_ADC_GetValue(&hadc3);
 80007c4:	484f      	ldr	r0, [pc, #316]	@ (8000904 <main+0x460>)
 80007c6:	f001 f9b9 	bl	8001b3c <HAL_ADC_GetValue>
 80007ca:	4603      	mov	r3, r0
 80007cc:	461a      	mov	r2, r3
 80007ce:	4b4e      	ldr	r3, [pc, #312]	@ (8000908 <main+0x464>)
 80007d0:	601a      	str	r2, [r3, #0]

		if(ldr_val > light_threshold) {
 80007d2:	4b4d      	ldr	r3, [pc, #308]	@ (8000908 <main+0x464>)
 80007d4:	681a      	ldr	r2, [r3, #0]
 80007d6:	4b4d      	ldr	r3, [pc, #308]	@ (800090c <main+0x468>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	429a      	cmp	r2, r3
 80007dc:	dd07      	ble.n	80007ee <main+0x34a>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80007de:	2201      	movs	r2, #1
 80007e0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007e8:	f002 f8e4 	bl	80029b4 <HAL_GPIO_WritePin>
 80007ec:	e006      	b.n	80007fc <main+0x358>
		}
		else {
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80007ee:	2200      	movs	r2, #0
 80007f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007f8:	f002 f8dc 	bl	80029b4 <HAL_GPIO_WritePin>
		}

//print-serial monitor

		printf("Air Quality: %d\n\r", airQ-airQ_threshold);
 80007fc:	4b44      	ldr	r3, [pc, #272]	@ (8000910 <main+0x46c>)
 80007fe:	681a      	ldr	r2, [r3, #0]
 8000800:	4b44      	ldr	r3, [pc, #272]	@ (8000914 <main+0x470>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	1ad3      	subs	r3, r2, r3
 8000806:	4619      	mov	r1, r3
 8000808:	4843      	ldr	r0, [pc, #268]	@ (8000918 <main+0x474>)
 800080a:	f005 ff35 	bl	8006678 <iprintf>
		printf("Temperature: %d deg C | %d deg F\n\r", temp_Celsius, temp_Fahrenheit);
 800080e:	4b43      	ldr	r3, [pc, #268]	@ (800091c <main+0x478>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	4a43      	ldr	r2, [pc, #268]	@ (8000920 <main+0x47c>)
 8000814:	6812      	ldr	r2, [r2, #0]
 8000816:	4619      	mov	r1, r3
 8000818:	4842      	ldr	r0, [pc, #264]	@ (8000924 <main+0x480>)
 800081a:	f005 ff2d 	bl	8006678 <iprintf>
		printf("Humidity: %d %%\n\r", Humidity);
 800081e:	4b42      	ldr	r3, [pc, #264]	@ (8000928 <main+0x484>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	4619      	mov	r1, r3
 8000824:	4841      	ldr	r0, [pc, #260]	@ (800092c <main+0x488>)
 8000826:	f005 ff27 	bl	8006678 <iprintf>
		printf("Light: %d \n\r", ldr_val-light_threshold);
 800082a:	4b37      	ldr	r3, [pc, #220]	@ (8000908 <main+0x464>)
 800082c:	681a      	ldr	r2, [r3, #0]
 800082e:	4b37      	ldr	r3, [pc, #220]	@ (800090c <main+0x468>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	1ad3      	subs	r3, r2, r3
 8000834:	4619      	mov	r1, r3
 8000836:	483e      	ldr	r0, [pc, #248]	@ (8000930 <main+0x48c>)
 8000838:	f005 ff1e 	bl	8006678 <iprintf>

//LCD

			  // Air and Temp printing
			  LCD16X2_Clear(MyLCD);
 800083c:	2000      	movs	r0, #0
 800083e:	f005 fb47 	bl	8005ed0 <LCD16X2_Clear>

			  LCD16X2_Set_Cursor(MyLCD, 1, 1);
 8000842:	2201      	movs	r2, #1
 8000844:	2101      	movs	r1, #1
 8000846:	2000      	movs	r0, #0
 8000848:	f005 fb82 	bl	8005f50 <LCD16X2_Set_Cursor>
			  sprintf(lcd_buffer, "Air Q: %d", airQ-airQ_threshold);
 800084c:	4b30      	ldr	r3, [pc, #192]	@ (8000910 <main+0x46c>)
 800084e:	681a      	ldr	r2, [r3, #0]
 8000850:	4b30      	ldr	r3, [pc, #192]	@ (8000914 <main+0x470>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	1ad2      	subs	r2, r2, r3
 8000856:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800085a:	4936      	ldr	r1, [pc, #216]	@ (8000934 <main+0x490>)
 800085c:	4618      	mov	r0, r3
 800085e:	f005 ff1d 	bl	800669c <siprintf>
			  LCD16X2_Write_String(MyLCD, lcd_buffer);
 8000862:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000866:	4619      	mov	r1, r3
 8000868:	2000      	movs	r0, #0
 800086a:	f005 fe23 	bl	80064b4 <LCD16X2_Write_String>

			  LCD16X2_Set_Cursor(MyLCD, 2, 1);
 800086e:	2201      	movs	r2, #1
 8000870:	2102      	movs	r1, #2
 8000872:	2000      	movs	r0, #0
 8000874:	f005 fb6c 	bl	8005f50 <LCD16X2_Set_Cursor>
			  sprintf(lcd_buffer, "Temp: %d C", temp_Celsius);
 8000878:	4b28      	ldr	r3, [pc, #160]	@ (800091c <main+0x478>)
 800087a:	681a      	ldr	r2, [r3, #0]
 800087c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000880:	492d      	ldr	r1, [pc, #180]	@ (8000938 <main+0x494>)
 8000882:	4618      	mov	r0, r3
 8000884:	f005 ff0a 	bl	800669c <siprintf>
			  LCD16X2_Write_String(MyLCD, lcd_buffer);
 8000888:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800088c:	4619      	mov	r1, r3
 800088e:	2000      	movs	r0, #0
 8000890:	f005 fe10 	bl	80064b4 <LCD16X2_Write_String>

			  HAL_Delay(1500);
 8000894:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000898:	f000 fe1c 	bl	80014d4 <HAL_Delay>

			  // Humidity and Light print
			  LCD16X2_Clear(MyLCD);
 800089c:	2000      	movs	r0, #0
 800089e:	f005 fb17 	bl	8005ed0 <LCD16X2_Clear>

			  LCD16X2_Set_Cursor(MyLCD, 1, 1);
 80008a2:	2201      	movs	r2, #1
 80008a4:	2101      	movs	r1, #1
 80008a6:	2000      	movs	r0, #0
 80008a8:	f005 fb52 	bl	8005f50 <LCD16X2_Set_Cursor>
			  sprintf(lcd_buffer, "Hum: %d %%", Humidity);
 80008ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000928 <main+0x484>)
 80008ae:	681a      	ldr	r2, [r3, #0]
 80008b0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80008b4:	4921      	ldr	r1, [pc, #132]	@ (800093c <main+0x498>)
 80008b6:	4618      	mov	r0, r3
 80008b8:	f005 fef0 	bl	800669c <siprintf>
			  LCD16X2_Write_String(MyLCD, lcd_buffer);
 80008bc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80008c0:	4619      	mov	r1, r3
 80008c2:	2000      	movs	r0, #0
 80008c4:	f005 fdf6 	bl	80064b4 <LCD16X2_Write_String>

			  LCD16X2_Set_Cursor(MyLCD, 2, 1);
 80008c8:	2201      	movs	r2, #1
 80008ca:	2102      	movs	r1, #2
 80008cc:	2000      	movs	r0, #0
 80008ce:	f005 fb3f 	bl	8005f50 <LCD16X2_Set_Cursor>
			  sprintf(lcd_buffer, "Light: %d ", ldr_val-light_threshold);
 80008d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000908 <main+0x464>)
 80008d4:	681a      	ldr	r2, [r3, #0]
 80008d6:	4b0d      	ldr	r3, [pc, #52]	@ (800090c <main+0x468>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	1ad2      	subs	r2, r2, r3
 80008dc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80008e0:	4917      	ldr	r1, [pc, #92]	@ (8000940 <main+0x49c>)
 80008e2:	4618      	mov	r0, r3
 80008e4:	f005 feda 	bl	800669c <siprintf>
			  LCD16X2_Write_String(MyLCD, lcd_buffer);
 80008e8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80008ec:	4619      	mov	r1, r3
 80008ee:	2000      	movs	r0, #0
 80008f0:	f005 fde0 	bl	80064b4 <LCD16X2_Write_String>

			  HAL_Delay(1500);
 80008f4:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80008f8:	f000 fdec 	bl	80014d4 <HAL_Delay>
	{
 80008fc:	e61a      	b.n	8000534 <main+0x90>
 80008fe:	bf00      	nop
 8000900:	0800774c 	.word	0x0800774c
 8000904:	20000130 	.word	0x20000130
 8000908:	2000027c 	.word	0x2000027c
 800090c:	20000008 	.word	0x20000008
 8000910:	20000254 	.word	0x20000254
 8000914:	20000000 	.word	0x20000000
 8000918:	08007774 	.word	0x08007774
 800091c:	20000270 	.word	0x20000270
 8000920:	20000274 	.word	0x20000274
 8000924:	08007788 	.word	0x08007788
 8000928:	20000278 	.word	0x20000278
 800092c:	080077ac 	.word	0x080077ac
 8000930:	080077c0 	.word	0x080077c0
 8000934:	080077d0 	.word	0x080077d0
 8000938:	080077dc 	.word	0x080077dc
 800093c:	080077e8 	.word	0x080077e8
 8000940:	080077f4 	.word	0x080077f4

08000944 <SystemClock_Config>:
* @brief System Clock Configuration
* @retval None
*/

void SystemClock_Config(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b0a6      	sub	sp, #152	@ 0x98
 8000948:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800094a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800094e:	2228      	movs	r2, #40	@ 0x28
 8000950:	2100      	movs	r1, #0
 8000952:	4618      	mov	r0, r3
 8000954:	f005 ff07 	bl	8006766 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000958:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800095c:	2200      	movs	r2, #0
 800095e:	601a      	str	r2, [r3, #0]
 8000960:	605a      	str	r2, [r3, #4]
 8000962:	609a      	str	r2, [r3, #8]
 8000964:	60da      	str	r2, [r3, #12]
 8000966:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000968:	1d3b      	adds	r3, r7, #4
 800096a:	2258      	movs	r2, #88	@ 0x58
 800096c:	2100      	movs	r1, #0
 800096e:	4618      	mov	r0, r3
 8000970:	f005 fef9 	bl	8006766 <memset>
	/** Initializes the RCC Oscillators according to the specified parameters

	* in the RCC_OscInitTypeDef structure.

	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000974:	2301      	movs	r3, #1
 8000976:	673b      	str	r3, [r7, #112]	@ 0x70
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000978:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800097c:	677b      	str	r3, [r7, #116]	@ 0x74
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800097e:	2301      	movs	r3, #1
 8000980:	67fb      	str	r3, [r7, #124]	@ 0x7c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000982:	2302      	movs	r3, #2
 8000984:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000988:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800098c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000990:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000994:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000998:	2300      	movs	r3, #0
 800099a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800099e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80009a2:	4618      	mov	r0, r3
 80009a4:	f002 f81e 	bl	80029e4 <HAL_RCC_OscConfig>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <SystemClock_Config+0x6e>
	{
		Error_Handler();
 80009ae:	f000 fa97 	bl	8000ee0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/

	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009b2:	230f      	movs	r3, #15
 80009b4:	65fb      	str	r3, [r7, #92]	@ 0x5c

	                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009b6:	2302      	movs	r3, #2
 80009b8:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009ba:	2300      	movs	r3, #0
 80009bc:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009c2:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009c4:	2300      	movs	r3, #0
 80009c6:	66fb      	str	r3, [r7, #108]	@ 0x6c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009c8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80009cc:	2102      	movs	r1, #2
 80009ce:	4618      	mov	r0, r3
 80009d0:	f003 f82c 	bl	8003a2c <HAL_RCC_ClockConfig>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <SystemClock_Config+0x9a>
	{
		Error_Handler();
 80009da:	f000 fa81 	bl	8000ee0 <Error_Handler>
	}

	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 80009de:	4b0c      	ldr	r3, [pc, #48]	@ (8000a10 <SystemClock_Config+0xcc>)
 80009e0:	607b      	str	r3, [r7, #4]

	                                     |RCC_PERIPHCLK_ADC34|RCC_PERIPHCLK_TIM2;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80009e2:	2300      	movs	r3, #0
 80009e4:	613b      	str	r3, [r7, #16]
	PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80009e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
	PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 80009ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009f0:	633b      	str	r3, [r7, #48]	@ 0x30
	PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 80009f2:	2300      	movs	r3, #0
 80009f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009f6:	1d3b      	adds	r3, r7, #4
 80009f8:	4618      	mov	r0, r3
 80009fa:	f003 fa29 	bl	8003e50 <HAL_RCCEx_PeriphCLKConfig>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <SystemClock_Config+0xc4>
	{
		Error_Handler();
 8000a04:	f000 fa6c 	bl	8000ee0 <Error_Handler>
	}

}
 8000a08:	bf00      	nop
 8000a0a:	3798      	adds	r7, #152	@ 0x98
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	00100182 	.word	0x00100182

08000a14 <MX_ADC1_Init>:
* @param None
* @retval None
*/

static void MX_ADC1_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b08a      	sub	sp, #40	@ 0x28
 8000a18:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_MultiModeTypeDef multimode = {0};
 8000a1a:	f107 031c 	add.w	r3, r7, #28
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
 8000a22:	605a      	str	r2, [r3, #4]
 8000a24:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = {0};
 8000a26:	1d3b      	adds	r3, r7, #4
 8000a28:	2200      	movs	r2, #0
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	605a      	str	r2, [r3, #4]
 8000a2e:	609a      	str	r2, [r3, #8]
 8000a30:	60da      	str	r2, [r3, #12]
 8000a32:	611a      	str	r2, [r3, #16]
 8000a34:	615a      	str	r2, [r3, #20]

	/** Common config

	*/

	hadc1.Instance = ADC1;
 8000a36:	4b2e      	ldr	r3, [pc, #184]	@ (8000af0 <MX_ADC1_Init+0xdc>)
 8000a38:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000a3c:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000a3e:	4b2c      	ldr	r3, [pc, #176]	@ (8000af0 <MX_ADC1_Init+0xdc>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a44:	4b2a      	ldr	r3, [pc, #168]	@ (8000af0 <MX_ADC1_Init+0xdc>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a4a:	4b29      	ldr	r3, [pc, #164]	@ (8000af0 <MX_ADC1_Init+0xdc>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8000a50:	4b27      	ldr	r3, [pc, #156]	@ (8000af0 <MX_ADC1_Init+0xdc>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	765a      	strb	r2, [r3, #25]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a56:	4b26      	ldr	r3, [pc, #152]	@ (8000af0 <MX_ADC1_Init+0xdc>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a5e:	4b24      	ldr	r3, [pc, #144]	@ (8000af0 <MX_ADC1_Init+0xdc>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a64:	4b22      	ldr	r3, [pc, #136]	@ (8000af0 <MX_ADC1_Init+0xdc>)
 8000a66:	2201      	movs	r2, #1
 8000a68:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a6a:	4b21      	ldr	r3, [pc, #132]	@ (8000af0 <MX_ADC1_Init+0xdc>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8000a70:	4b1f      	ldr	r3, [pc, #124]	@ (8000af0 <MX_ADC1_Init+0xdc>)
 8000a72:	2201      	movs	r2, #1
 8000a74:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a76:	4b1e      	ldr	r3, [pc, #120]	@ (8000af0 <MX_ADC1_Init+0xdc>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000af0 <MX_ADC1_Init+0xdc>)
 8000a80:	2204      	movs	r2, #4
 8000a82:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a84:	4b1a      	ldr	r3, [pc, #104]	@ (8000af0 <MX_ADC1_Init+0xdc>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	761a      	strb	r2, [r3, #24]
	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000a8a:	4b19      	ldr	r3, [pc, #100]	@ (8000af0 <MX_ADC1_Init+0xdc>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	635a      	str	r2, [r3, #52]	@ 0x34

	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a90:	4817      	ldr	r0, [pc, #92]	@ (8000af0 <MX_ADC1_Init+0xdc>)
 8000a92:	f000 fd43 	bl	800151c <HAL_ADC_Init>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <MX_ADC1_Init+0x8c>
	{
		Error_Handler();
 8000a9c:	f000 fa20 	bl	8000ee0 <Error_Handler>
	}

	/** Configure the ADC multi-mode
	*/

	multimode.Mode = ADC_MODE_INDEPENDENT;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	61fb      	str	r3, [r7, #28]
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000aa4:	f107 031c 	add.w	r3, r7, #28
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4811      	ldr	r0, [pc, #68]	@ (8000af0 <MX_ADC1_Init+0xdc>)
 8000aac:	f001 fb3e 	bl	800212c <HAL_ADCEx_MultiModeConfigChannel>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <MX_ADC1_Init+0xa6>
	{
		Error_Handler();
 8000ab6:	f000 fa13 	bl	8000ee0 <Error_Handler>

	/** Configure Regular Channel

	*/

	sConfig.Channel = ADC_CHANNEL_1;
 8000aba:	2301      	movs	r3, #1
 8000abc:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000aca:	2300      	movs	r3, #0
 8000acc:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	61bb      	str	r3, [r7, #24]

	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ad2:	1d3b      	adds	r3, r7, #4
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4806      	ldr	r0, [pc, #24]	@ (8000af0 <MX_ADC1_Init+0xdc>)
 8000ad8:	f001 f83e 	bl	8001b58 <HAL_ADC_ConfigChannel>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_ADC1_Init+0xd2>
	{
		Error_Handler();
 8000ae2:	f000 f9fd 	bl	8000ee0 <Error_Handler>
	}

	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */
}
 8000ae6:	bf00      	nop
 8000ae8:	3728      	adds	r7, #40	@ 0x28
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	20000090 	.word	0x20000090

08000af4 <MX_ADC2_Init>:
* @param None
* @retval None
*/

static void MX_ADC2_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b086      	sub	sp, #24
 8000af8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC2_Init 0 */

	/* USER CODE END ADC2_Init 0 */
	ADC_ChannelConfTypeDef sConfig = {0};
 8000afa:	463b      	mov	r3, r7
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	605a      	str	r2, [r3, #4]
 8000b02:	609a      	str	r2, [r3, #8]
 8000b04:	60da      	str	r2, [r3, #12]
 8000b06:	611a      	str	r2, [r3, #16]
 8000b08:	615a      	str	r2, [r3, #20]

	/** Common config

	*/

	hadc2.Instance = ADC2;
 8000b0a:	4b27      	ldr	r3, [pc, #156]	@ (8000ba8 <MX_ADC2_Init+0xb4>)
 8000b0c:	4a27      	ldr	r2, [pc, #156]	@ (8000bac <MX_ADC2_Init+0xb8>)
 8000b0e:	601a      	str	r2, [r3, #0]
	hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b10:	4b25      	ldr	r3, [pc, #148]	@ (8000ba8 <MX_ADC2_Init+0xb4>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	605a      	str	r2, [r3, #4]
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000b16:	4b24      	ldr	r3, [pc, #144]	@ (8000ba8 <MX_ADC2_Init+0xb4>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	609a      	str	r2, [r3, #8]
	hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b1c:	4b22      	ldr	r3, [pc, #136]	@ (8000ba8 <MX_ADC2_Init+0xb4>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	611a      	str	r2, [r3, #16]
	hadc2.Init.ContinuousConvMode = DISABLE;
 8000b22:	4b21      	ldr	r3, [pc, #132]	@ (8000ba8 <MX_ADC2_Init+0xb4>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	765a      	strb	r2, [r3, #25]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000b28:	4b1f      	ldr	r3, [pc, #124]	@ (8000ba8 <MX_ADC2_Init+0xb4>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	f883 2020 	strb.w	r2, [r3, #32]
	hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b30:	4b1d      	ldr	r3, [pc, #116]	@ (8000ba8 <MX_ADC2_Init+0xb4>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b36:	4b1c      	ldr	r3, [pc, #112]	@ (8000ba8 <MX_ADC2_Init+0xb4>)
 8000b38:	2201      	movs	r2, #1
 8000b3a:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b3c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ba8 <MX_ADC2_Init+0xb4>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	60da      	str	r2, [r3, #12]
	hadc2.Init.NbrOfConversion = 1;
 8000b42:	4b19      	ldr	r3, [pc, #100]	@ (8000ba8 <MX_ADC2_Init+0xb4>)
 8000b44:	2201      	movs	r2, #1
 8000b46:	61da      	str	r2, [r3, #28]
	hadc2.Init.DMAContinuousRequests = DISABLE;
 8000b48:	4b17      	ldr	r3, [pc, #92]	@ (8000ba8 <MX_ADC2_Init+0xb4>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b50:	4b15      	ldr	r3, [pc, #84]	@ (8000ba8 <MX_ADC2_Init+0xb4>)
 8000b52:	2204      	movs	r2, #4
 8000b54:	615a      	str	r2, [r3, #20]
	hadc2.Init.LowPowerAutoWait = DISABLE;
 8000b56:	4b14      	ldr	r3, [pc, #80]	@ (8000ba8 <MX_ADC2_Init+0xb4>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	761a      	strb	r2, [r3, #24]
	hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000b5c:	4b12      	ldr	r3, [pc, #72]	@ (8000ba8 <MX_ADC2_Init+0xb4>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	635a      	str	r2, [r3, #52]	@ 0x34

	if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000b62:	4811      	ldr	r0, [pc, #68]	@ (8000ba8 <MX_ADC2_Init+0xb4>)
 8000b64:	f000 fcda 	bl	800151c <HAL_ADC_Init>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <MX_ADC2_Init+0x7e>
	{
		Error_Handler();
 8000b6e:	f000 f9b7 	bl	8000ee0 <Error_Handler>

	/** Configure Regular Channel

	*/

	sConfig.Channel = ADC_CHANNEL_1;
 8000b72:	2301      	movs	r3, #1
 8000b74:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b76:	2301      	movs	r3, #1
 8000b78:	607b      	str	r3, [r7, #4]
	sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	60bb      	str	r3, [r7, #8]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b82:	2300      	movs	r3, #0
 8000b84:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 8000b86:	2300      	movs	r3, #0
 8000b88:	617b      	str	r3, [r7, #20]

	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000b8a:	463b      	mov	r3, r7
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	4806      	ldr	r0, [pc, #24]	@ (8000ba8 <MX_ADC2_Init+0xb4>)
 8000b90:	f000 ffe2 	bl	8001b58 <HAL_ADC_ConfigChannel>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_ADC2_Init+0xaa>
	{
		Error_Handler();
 8000b9a:	f000 f9a1 	bl	8000ee0 <Error_Handler>

	/* USER CODE BEGIN ADC2_Init 2 */

	/* USER CODE END ADC2_Init 2 */

}
 8000b9e:	bf00      	nop
 8000ba0:	3718      	adds	r7, #24
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	200000e0 	.word	0x200000e0
 8000bac:	50000100 	.word	0x50000100

08000bb0 <MX_ADC3_Init>:
* @param None
* @retval None
*/

static void MX_ADC3_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b08a      	sub	sp, #40	@ 0x28
 8000bb4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN ADC3_Init 0 */

	/* USER CODE END ADC3_Init 0 */

	ADC_MultiModeTypeDef multimode = {0};
 8000bb6:	f107 031c 	add.w	r3, r7, #28
 8000bba:	2200      	movs	r2, #0
 8000bbc:	601a      	str	r2, [r3, #0]
 8000bbe:	605a      	str	r2, [r3, #4]
 8000bc0:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = {0};
 8000bc2:	1d3b      	adds	r3, r7, #4
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	605a      	str	r2, [r3, #4]
 8000bca:	609a      	str	r2, [r3, #8]
 8000bcc:	60da      	str	r2, [r3, #12]
 8000bce:	611a      	str	r2, [r3, #16]
 8000bd0:	615a      	str	r2, [r3, #20]

	/** Common config

	*/

	hadc3.Instance = ADC3;
 8000bd2:	4b2d      	ldr	r3, [pc, #180]	@ (8000c88 <MX_ADC3_Init+0xd8>)
 8000bd4:	4a2d      	ldr	r2, [pc, #180]	@ (8000c8c <MX_ADC3_Init+0xdc>)
 8000bd6:	601a      	str	r2, [r3, #0]
	hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000bd8:	4b2b      	ldr	r3, [pc, #172]	@ (8000c88 <MX_ADC3_Init+0xd8>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	605a      	str	r2, [r3, #4]
	hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000bde:	4b2a      	ldr	r3, [pc, #168]	@ (8000c88 <MX_ADC3_Init+0xd8>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	609a      	str	r2, [r3, #8]
	hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000be4:	4b28      	ldr	r3, [pc, #160]	@ (8000c88 <MX_ADC3_Init+0xd8>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	611a      	str	r2, [r3, #16]
	hadc3.Init.ContinuousConvMode = DISABLE;
 8000bea:	4b27      	ldr	r3, [pc, #156]	@ (8000c88 <MX_ADC3_Init+0xd8>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	765a      	strb	r2, [r3, #25]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000bf0:	4b25      	ldr	r3, [pc, #148]	@ (8000c88 <MX_ADC3_Init+0xd8>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f883 2020 	strb.w	r2, [r3, #32]
	hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bf8:	4b23      	ldr	r3, [pc, #140]	@ (8000c88 <MX_ADC3_Init+0xd8>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bfe:	4b22      	ldr	r3, [pc, #136]	@ (8000c88 <MX_ADC3_Init+0xd8>)
 8000c00:	2201      	movs	r2, #1
 8000c02:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c04:	4b20      	ldr	r3, [pc, #128]	@ (8000c88 <MX_ADC3_Init+0xd8>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	60da      	str	r2, [r3, #12]
	hadc3.Init.NbrOfConversion = 1;
 8000c0a:	4b1f      	ldr	r3, [pc, #124]	@ (8000c88 <MX_ADC3_Init+0xd8>)
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	61da      	str	r2, [r3, #28]
	hadc3.Init.DMAContinuousRequests = DISABLE;
 8000c10:	4b1d      	ldr	r3, [pc, #116]	@ (8000c88 <MX_ADC3_Init+0xd8>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c18:	4b1b      	ldr	r3, [pc, #108]	@ (8000c88 <MX_ADC3_Init+0xd8>)
 8000c1a:	2204      	movs	r2, #4
 8000c1c:	615a      	str	r2, [r3, #20]
	hadc3.Init.LowPowerAutoWait = DISABLE;
 8000c1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000c88 <MX_ADC3_Init+0xd8>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	761a      	strb	r2, [r3, #24]
	hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000c24:	4b18      	ldr	r3, [pc, #96]	@ (8000c88 <MX_ADC3_Init+0xd8>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	635a      	str	r2, [r3, #52]	@ 0x34

	if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000c2a:	4817      	ldr	r0, [pc, #92]	@ (8000c88 <MX_ADC3_Init+0xd8>)
 8000c2c:	f000 fc76 	bl	800151c <HAL_ADC_Init>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <MX_ADC3_Init+0x8a>
	{
		Error_Handler();
 8000c36:	f000 f953 	bl	8000ee0 <Error_Handler>

	/** Configure the ADC multi-mode

	*/

	multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	61fb      	str	r3, [r7, #28]

	if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000c3e:	f107 031c 	add.w	r3, r7, #28
 8000c42:	4619      	mov	r1, r3
 8000c44:	4810      	ldr	r0, [pc, #64]	@ (8000c88 <MX_ADC3_Init+0xd8>)
 8000c46:	f001 fa71 	bl	800212c <HAL_ADCEx_MultiModeConfigChannel>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <MX_ADC3_Init+0xa4>
	{
		Error_Handler();
 8000c50:	f000 f946 	bl	8000ee0 <Error_Handler>

	/** Configure Regular Channel

	*/

	sConfig.Channel = ADC_CHANNEL_12;
 8000c54:	230c      	movs	r3, #12
 8000c56:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c60:	2300      	movs	r3, #0
 8000c62:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c64:	2300      	movs	r3, #0
 8000c66:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	61bb      	str	r3, [r7, #24]

	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000c6c:	1d3b      	adds	r3, r7, #4
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4805      	ldr	r0, [pc, #20]	@ (8000c88 <MX_ADC3_Init+0xd8>)
 8000c72:	f000 ff71 	bl	8001b58 <HAL_ADC_ConfigChannel>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_ADC3_Init+0xd0>
	{
		Error_Handler();
 8000c7c:	f000 f930 	bl	8000ee0 <Error_Handler>

	/* USER CODE BEGIN ADC3_Init 2 */

	/* USER CODE END ADC3_Init 2 */

}
 8000c80:	bf00      	nop
 8000c82:	3728      	adds	r7, #40	@ 0x28
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	20000130 	.word	0x20000130
 8000c8c:	50000400 	.word	0x50000400

08000c90 <MX_TIM2_Init>:

*/

static void MX_TIM2_Init(void)

{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b08e      	sub	sp, #56	@ 0x38
 8000c94:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c96:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	601a      	str	r2, [r3, #0]
 8000c9e:	605a      	str	r2, [r3, #4]
 8000ca0:	609a      	str	r2, [r3, #8]
 8000ca2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ca4:	f107 031c 	add.w	r3, r7, #28
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8000cb0:	463b      	mov	r3, r7
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	601a      	str	r2, [r3, #0]
 8000cb6:	605a      	str	r2, [r3, #4]
 8000cb8:	609a      	str	r2, [r3, #8]
 8000cba:	60da      	str	r2, [r3, #12]
 8000cbc:	611a      	str	r2, [r3, #16]
 8000cbe:	615a      	str	r2, [r3, #20]
 8000cc0:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */

	htim2.Instance = TIM2;
 8000cc2:	4b2d      	ldr	r3, [pc, #180]	@ (8000d78 <MX_TIM2_Init+0xe8>)
 8000cc4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000cc8:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 71;
 8000cca:	4b2b      	ldr	r3, [pc, #172]	@ (8000d78 <MX_TIM2_Init+0xe8>)
 8000ccc:	2247      	movs	r2, #71	@ 0x47
 8000cce:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd0:	4b29      	ldr	r3, [pc, #164]	@ (8000d78 <MX_TIM2_Init+0xe8>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65535;
 8000cd6:	4b28      	ldr	r3, [pc, #160]	@ (8000d78 <MX_TIM2_Init+0xe8>)
 8000cd8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000cdc:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cde:	4b26      	ldr	r3, [pc, #152]	@ (8000d78 <MX_TIM2_Init+0xe8>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ce4:	4b24      	ldr	r3, [pc, #144]	@ (8000d78 <MX_TIM2_Init+0xe8>)
 8000ce6:	2280      	movs	r2, #128	@ 0x80
 8000ce8:	619a      	str	r2, [r3, #24]

	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000cea:	4823      	ldr	r0, [pc, #140]	@ (8000d78 <MX_TIM2_Init+0xe8>)
 8000cec:	f003 facc 	bl	8004288 <HAL_TIM_Base_Init>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_TIM2_Init+0x6a>
	{
		Error_Handler();
 8000cf6:	f000 f8f3 	bl	8000ee0 <Error_Handler>
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cfa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cfe:	62bb      	str	r3, [r7, #40]	@ 0x28

	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d00:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d04:	4619      	mov	r1, r3
 8000d06:	481c      	ldr	r0, [pc, #112]	@ (8000d78 <MX_TIM2_Init+0xe8>)
 8000d08:	f003 fcf4 	bl	80046f4 <HAL_TIM_ConfigClockSource>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_TIM2_Init+0x86>
	{
		Error_Handler();
 8000d12:	f000 f8e5 	bl	8000ee0 <Error_Handler>
	}

	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d16:	4818      	ldr	r0, [pc, #96]	@ (8000d78 <MX_TIM2_Init+0xe8>)
 8000d18:	f003 fb76 	bl	8004408 <HAL_TIM_PWM_Init>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <MX_TIM2_Init+0x96>
	{
		Error_Handler();
 8000d22:	f000 f8dd 	bl	8000ee0 <Error_Handler>
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d26:	2300      	movs	r3, #0
 8000d28:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d2e:	f107 031c 	add.w	r3, r7, #28
 8000d32:	4619      	mov	r1, r3
 8000d34:	4810      	ldr	r0, [pc, #64]	@ (8000d78 <MX_TIM2_Init+0xe8>)
 8000d36:	f004 f9f1 	bl	800511c <HAL_TIMEx_MasterConfigSynchronization>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_TIM2_Init+0xb4>
	{
		Error_Handler();
 8000d40:	f000 f8ce 	bl	8000ee0 <Error_Handler>
	}

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d44:	2360      	movs	r3, #96	@ 0x60
 8000d46:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d50:	2300      	movs	r3, #0
 8000d52:	613b      	str	r3, [r7, #16]

	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d54:	463b      	mov	r3, r7
 8000d56:	2200      	movs	r2, #0
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4807      	ldr	r0, [pc, #28]	@ (8000d78 <MX_TIM2_Init+0xe8>)
 8000d5c:	f003 fbb6 	bl	80044cc <HAL_TIM_PWM_ConfigChannel>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <MX_TIM2_Init+0xda>
	{
		Error_Handler();
 8000d66:	f000 f8bb 	bl	8000ee0 <Error_Handler>

	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

	HAL_TIM_MspPostInit(&htim2);
 8000d6a:	4803      	ldr	r0, [pc, #12]	@ (8000d78 <MX_TIM2_Init+0xe8>)
 8000d6c:	f000 f9c6 	bl	80010fc <HAL_TIM_MspPostInit>

}
 8000d70:	bf00      	nop
 8000d72:	3738      	adds	r7, #56	@ 0x38
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	20000180 	.word	0x20000180

08000d7c <MX_USART2_UART_Init>:
* @retval None

*/

static void MX_USART2_UART_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */

	huart2.Instance = USART2;
 8000d80:	4b14      	ldr	r3, [pc, #80]	@ (8000dd4 <MX_USART2_UART_Init+0x58>)
 8000d82:	4a15      	ldr	r2, [pc, #84]	@ (8000dd8 <MX_USART2_UART_Init+0x5c>)
 8000d84:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000d86:	4b13      	ldr	r3, [pc, #76]	@ (8000dd4 <MX_USART2_UART_Init+0x58>)
 8000d88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d8c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d8e:	4b11      	ldr	r3, [pc, #68]	@ (8000dd4 <MX_USART2_UART_Init+0x58>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000d94:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd4 <MX_USART2_UART_Init+0x58>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000d9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd4 <MX_USART2_UART_Init+0x58>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000da0:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd4 <MX_USART2_UART_Init+0x58>)
 8000da2:	220c      	movs	r2, #12
 8000da4:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000da6:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd4 <MX_USART2_UART_Init+0x58>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dac:	4b09      	ldr	r3, [pc, #36]	@ (8000dd4 <MX_USART2_UART_Init+0x58>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000db2:	4b08      	ldr	r3, [pc, #32]	@ (8000dd4 <MX_USART2_UART_Init+0x58>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000db8:	4b06      	ldr	r3, [pc, #24]	@ (8000dd4 <MX_USART2_UART_Init+0x58>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	625a      	str	r2, [r3, #36]	@ 0x24

	if (HAL_UART_Init(&huart2) != HAL_OK)
 8000dbe:	4805      	ldr	r0, [pc, #20]	@ (8000dd4 <MX_USART2_UART_Init+0x58>)
 8000dc0:	f004 fa38 	bl	8005234 <HAL_UART_Init>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_USART2_UART_Init+0x52>
	{
		Error_Handler();
 8000dca:	f000 f889 	bl	8000ee0 <Error_Handler>

	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	200001cc 	.word	0x200001cc
 8000dd8:	40004400 	.word	0x40004400

08000ddc <MX_GPIO_Init>:

*/

static void MX_GPIO_Init(void)

{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08a      	sub	sp, #40	@ 0x28
 8000de0:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de2:	f107 0314 	add.w	r3, r7, #20
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]
 8000dec:	609a      	str	r2, [r3, #8]
 8000dee:	60da      	str	r2, [r3, #12]
 8000df0:	611a      	str	r2, [r3, #16]



	/* GPIO Ports Clock Enable */

	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000df2:	4b30      	ldr	r3, [pc, #192]	@ (8000eb4 <MX_GPIO_Init+0xd8>)
 8000df4:	695b      	ldr	r3, [r3, #20]
 8000df6:	4a2f      	ldr	r2, [pc, #188]	@ (8000eb4 <MX_GPIO_Init+0xd8>)
 8000df8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000dfc:	6153      	str	r3, [r2, #20]
 8000dfe:	4b2d      	ldr	r3, [pc, #180]	@ (8000eb4 <MX_GPIO_Init+0xd8>)
 8000e00:	695b      	ldr	r3, [r3, #20]
 8000e02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e06:	613b      	str	r3, [r7, #16]
 8000e08:	693b      	ldr	r3, [r7, #16]

	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000e0a:	4b2a      	ldr	r3, [pc, #168]	@ (8000eb4 <MX_GPIO_Init+0xd8>)
 8000e0c:	695b      	ldr	r3, [r3, #20]
 8000e0e:	4a29      	ldr	r2, [pc, #164]	@ (8000eb4 <MX_GPIO_Init+0xd8>)
 8000e10:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000e14:	6153      	str	r3, [r2, #20]
 8000e16:	4b27      	ldr	r3, [pc, #156]	@ (8000eb4 <MX_GPIO_Init+0xd8>)
 8000e18:	695b      	ldr	r3, [r3, #20]
 8000e1a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	68fb      	ldr	r3, [r7, #12]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e22:	4b24      	ldr	r3, [pc, #144]	@ (8000eb4 <MX_GPIO_Init+0xd8>)
 8000e24:	695b      	ldr	r3, [r3, #20]
 8000e26:	4a23      	ldr	r2, [pc, #140]	@ (8000eb4 <MX_GPIO_Init+0xd8>)
 8000e28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e2c:	6153      	str	r3, [r2, #20]
 8000e2e:	4b21      	ldr	r3, [pc, #132]	@ (8000eb4 <MX_GPIO_Init+0xd8>)
 8000e30:	695b      	ldr	r3, [r3, #20]
 8000e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e36:	60bb      	str	r3, [r7, #8]
 8000e38:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000e3a:	4b1e      	ldr	r3, [pc, #120]	@ (8000eb4 <MX_GPIO_Init+0xd8>)
 8000e3c:	695b      	ldr	r3, [r3, #20]
 8000e3e:	4a1d      	ldr	r2, [pc, #116]	@ (8000eb4 <MX_GPIO_Init+0xd8>)
 8000e40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e44:	6153      	str	r3, [r2, #20]
 8000e46:	4b1b      	ldr	r3, [pc, #108]	@ (8000eb4 <MX_GPIO_Init+0xd8>)
 8000e48:	695b      	ldr	r3, [r3, #20]
 8000e4a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e4e:	607b      	str	r3, [r7, #4]
 8000e50:	687b      	ldr	r3, [r7, #4]



	/*Configure GPIO pin Output Level */

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8000e52:	2200      	movs	r2, #0
 8000e54:	f44f 61e8 	mov.w	r1, #1856	@ 0x740
 8000e58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e5c:	f001 fdaa 	bl	80029b4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000e60:	2200      	movs	r2, #0
 8000e62:	f44f 618f 	mov.w	r1, #1144	@ 0x478
 8000e66:	4814      	ldr	r0, [pc, #80]	@ (8000eb8 <MX_GPIO_Init+0xdc>)
 8000e68:	f001 fda4 	bl	80029b4 <HAL_GPIO_WritePin>

	                  |GPIO_PIN_6, GPIO_PIN_RESET);

	/*Configure GPIO pins : PA6 PA8 PA9 PA10 */

	GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8000e6c:	f44f 63e8 	mov.w	r3, #1856	@ 0x740
 8000e70:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e72:	2301      	movs	r3, #1
 8000e74:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7e:	f107 0314 	add.w	r3, r7, #20
 8000e82:	4619      	mov	r1, r3
 8000e84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e88:	f001 fbf2 	bl	8002670 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB10 PB3 PB4 PB5
	PB6 */

	GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000e8c:	f44f 638f 	mov.w	r3, #1144	@ 0x478
 8000e90:	617b      	str	r3, [r7, #20]

	                      |GPIO_PIN_6;

	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e92:	2301      	movs	r3, #1
 8000e94:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e96:	2300      	movs	r3, #0
 8000e98:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e9e:	f107 0314 	add.w	r3, r7, #20
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	4804      	ldr	r0, [pc, #16]	@ (8000eb8 <MX_GPIO_Init+0xdc>)
 8000ea6:	f001 fbe3 	bl	8002670 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */

}
 8000eaa:	bf00      	nop
 8000eac:	3728      	adds	r7, #40	@ 0x28
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	40021000 	.word	0x40021000
 8000eb8:	48000400 	.word	0x48000400

08000ebc <__io_putchar>:

/* USER CODE BEGIN 4 */

PUTCHAR_PROTOTYPE

{	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	1d39      	adds	r1, r7, #4
 8000ec6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000eca:	2201      	movs	r2, #1
 8000ecc:	4803      	ldr	r0, [pc, #12]	@ (8000edc <__io_putchar+0x20>)
 8000ece:	f004 f9ff 	bl	80052d0 <HAL_UART_Transmit>
	return ch;
 8000ed2:	687b      	ldr	r3, [r7, #4]
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	200001cc 	.word	0x200001cc

08000ee0 <Error_Handler>:
* @brief This function is executed in case of error occurrence.
* @retval None
*/

void Error_Handler(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ee4:	b672      	cpsid	i
}
 8000ee6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();

	while (1)	{	}
 8000ee8:	bf00      	nop
 8000eea:	e7fd      	b.n	8000ee8 <Error_Handler+0x8>

08000eec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef2:	4b0f      	ldr	r3, [pc, #60]	@ (8000f30 <HAL_MspInit+0x44>)
 8000ef4:	699b      	ldr	r3, [r3, #24]
 8000ef6:	4a0e      	ldr	r2, [pc, #56]	@ (8000f30 <HAL_MspInit+0x44>)
 8000ef8:	f043 0301 	orr.w	r3, r3, #1
 8000efc:	6193      	str	r3, [r2, #24]
 8000efe:	4b0c      	ldr	r3, [pc, #48]	@ (8000f30 <HAL_MspInit+0x44>)
 8000f00:	699b      	ldr	r3, [r3, #24]
 8000f02:	f003 0301 	and.w	r3, r3, #1
 8000f06:	607b      	str	r3, [r7, #4]
 8000f08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f0a:	4b09      	ldr	r3, [pc, #36]	@ (8000f30 <HAL_MspInit+0x44>)
 8000f0c:	69db      	ldr	r3, [r3, #28]
 8000f0e:	4a08      	ldr	r2, [pc, #32]	@ (8000f30 <HAL_MspInit+0x44>)
 8000f10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f14:	61d3      	str	r3, [r2, #28]
 8000f16:	4b06      	ldr	r3, [pc, #24]	@ (8000f30 <HAL_MspInit+0x44>)
 8000f18:	69db      	ldr	r3, [r3, #28]
 8000f1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f1e:	603b      	str	r3, [r7, #0]
 8000f20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f22:	bf00      	nop
 8000f24:	370c      	adds	r7, #12
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	40021000 	.word	0x40021000

08000f34 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b08e      	sub	sp, #56	@ 0x38
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]
 8000f4a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f54:	d146      	bne.n	8000fe4 <HAL_ADC_MspInit+0xb0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f56:	4b54      	ldr	r3, [pc, #336]	@ (80010a8 <HAL_ADC_MspInit+0x174>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	4a52      	ldr	r2, [pc, #328]	@ (80010a8 <HAL_ADC_MspInit+0x174>)
 8000f5e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f60:	4b51      	ldr	r3, [pc, #324]	@ (80010a8 <HAL_ADC_MspInit+0x174>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2b01      	cmp	r3, #1
 8000f66:	d10b      	bne.n	8000f80 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000f68:	4b50      	ldr	r3, [pc, #320]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 8000f6a:	695b      	ldr	r3, [r3, #20]
 8000f6c:	4a4f      	ldr	r2, [pc, #316]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 8000f6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f72:	6153      	str	r3, [r2, #20]
 8000f74:	4b4d      	ldr	r3, [pc, #308]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 8000f76:	695b      	ldr	r3, [r3, #20]
 8000f78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f7c:	623b      	str	r3, [r7, #32]
 8000f7e:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f80:	4b4a      	ldr	r3, [pc, #296]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 8000f82:	695b      	ldr	r3, [r3, #20]
 8000f84:	4a49      	ldr	r2, [pc, #292]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 8000f86:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000f8a:	6153      	str	r3, [r2, #20]
 8000f8c:	4b47      	ldr	r3, [pc, #284]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 8000f8e:	695b      	ldr	r3, [r3, #20]
 8000f90:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000f94:	61fb      	str	r3, [r7, #28]
 8000f96:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f98:	4b44      	ldr	r3, [pc, #272]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 8000f9a:	695b      	ldr	r3, [r3, #20]
 8000f9c:	4a43      	ldr	r2, [pc, #268]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 8000f9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fa2:	6153      	str	r3, [r2, #20]
 8000fa4:	4b41      	ldr	r3, [pc, #260]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 8000fa6:	695b      	ldr	r3, [r3, #20]
 8000fa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fac:	61bb      	str	r3, [r7, #24]
 8000fae:	69bb      	ldr	r3, [r7, #24]
    PC1     ------> ADC1_IN7
    PC2     ------> ADC1_IN8
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000fb0:	2306      	movs	r3, #6
 8000fb2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	483b      	ldr	r0, [pc, #236]	@ (80010b0 <HAL_ADC_MspInit+0x17c>)
 8000fc4:	f001 fb54 	bl	8002670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000fc8:	2303      	movs	r3, #3
 8000fca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fd8:	4619      	mov	r1, r3
 8000fda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fde:	f001 fb47 	bl	8002670 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC3_MspInit 1 */

    /* USER CODE END ADC3_MspInit 1 */
  }

}
 8000fe2:	e05c      	b.n	800109e <HAL_ADC_MspInit+0x16a>
  else if(hadc->Instance==ADC2)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a32      	ldr	r2, [pc, #200]	@ (80010b4 <HAL_ADC_MspInit+0x180>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d12e      	bne.n	800104c <HAL_ADC_MspInit+0x118>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000fee:	4b2e      	ldr	r3, [pc, #184]	@ (80010a8 <HAL_ADC_MspInit+0x174>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	4a2c      	ldr	r2, [pc, #176]	@ (80010a8 <HAL_ADC_MspInit+0x174>)
 8000ff6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000ff8:	4b2b      	ldr	r3, [pc, #172]	@ (80010a8 <HAL_ADC_MspInit+0x174>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d10b      	bne.n	8001018 <HAL_ADC_MspInit+0xe4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001000:	4b2a      	ldr	r3, [pc, #168]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 8001002:	695b      	ldr	r3, [r3, #20]
 8001004:	4a29      	ldr	r2, [pc, #164]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 8001006:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800100a:	6153      	str	r3, [r2, #20]
 800100c:	4b27      	ldr	r3, [pc, #156]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 800100e:	695b      	ldr	r3, [r3, #20]
 8001010:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001014:	617b      	str	r3, [r7, #20]
 8001016:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001018:	4b24      	ldr	r3, [pc, #144]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 800101a:	695b      	ldr	r3, [r3, #20]
 800101c:	4a23      	ldr	r2, [pc, #140]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 800101e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001022:	6153      	str	r3, [r2, #20]
 8001024:	4b21      	ldr	r3, [pc, #132]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 8001026:	695b      	ldr	r3, [r3, #20]
 8001028:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800102c:	613b      	str	r3, [r7, #16]
 800102e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001030:	2330      	movs	r3, #48	@ 0x30
 8001032:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001034:	2303      	movs	r3, #3
 8001036:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001038:	2300      	movs	r3, #0
 800103a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800103c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001040:	4619      	mov	r1, r3
 8001042:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001046:	f001 fb13 	bl	8002670 <HAL_GPIO_Init>
}
 800104a:	e028      	b.n	800109e <HAL_ADC_MspInit+0x16a>
  else if(hadc->Instance==ADC3)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a19      	ldr	r2, [pc, #100]	@ (80010b8 <HAL_ADC_MspInit+0x184>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d123      	bne.n	800109e <HAL_ADC_MspInit+0x16a>
    __HAL_RCC_ADC34_CLK_ENABLE();
 8001056:	4b15      	ldr	r3, [pc, #84]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 8001058:	695b      	ldr	r3, [r3, #20]
 800105a:	4a14      	ldr	r2, [pc, #80]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 800105c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001060:	6153      	str	r3, [r2, #20]
 8001062:	4b12      	ldr	r3, [pc, #72]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 8001064:	695b      	ldr	r3, [r3, #20]
 8001066:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800106a:	60fb      	str	r3, [r7, #12]
 800106c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800106e:	4b0f      	ldr	r3, [pc, #60]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 8001070:	695b      	ldr	r3, [r3, #20]
 8001072:	4a0e      	ldr	r2, [pc, #56]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 8001074:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001078:	6153      	str	r3, [r2, #20]
 800107a:	4b0c      	ldr	r3, [pc, #48]	@ (80010ac <HAL_ADC_MspInit+0x178>)
 800107c:	695b      	ldr	r3, [r3, #20]
 800107e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001082:	60bb      	str	r3, [r7, #8]
 8001084:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001086:	2301      	movs	r3, #1
 8001088:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800108a:	2303      	movs	r3, #3
 800108c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	2300      	movs	r3, #0
 8001090:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001092:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001096:	4619      	mov	r1, r3
 8001098:	4808      	ldr	r0, [pc, #32]	@ (80010bc <HAL_ADC_MspInit+0x188>)
 800109a:	f001 fae9 	bl	8002670 <HAL_GPIO_Init>
}
 800109e:	bf00      	nop
 80010a0:	3738      	adds	r7, #56	@ 0x38
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000280 	.word	0x20000280
 80010ac:	40021000 	.word	0x40021000
 80010b0:	48000800 	.word	0x48000800
 80010b4:	50000100 	.word	0x50000100
 80010b8:	50000400 	.word	0x50000400
 80010bc:	48000400 	.word	0x48000400

080010c0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010d0:	d10b      	bne.n	80010ea <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010d2:	4b09      	ldr	r3, [pc, #36]	@ (80010f8 <HAL_TIM_Base_MspInit+0x38>)
 80010d4:	69db      	ldr	r3, [r3, #28]
 80010d6:	4a08      	ldr	r2, [pc, #32]	@ (80010f8 <HAL_TIM_Base_MspInit+0x38>)
 80010d8:	f043 0301 	orr.w	r3, r3, #1
 80010dc:	61d3      	str	r3, [r2, #28]
 80010de:	4b06      	ldr	r3, [pc, #24]	@ (80010f8 <HAL_TIM_Base_MspInit+0x38>)
 80010e0:	69db      	ldr	r3, [r3, #28]
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80010ea:	bf00      	nop
 80010ec:	3714      	adds	r7, #20
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	40021000 	.word	0x40021000

080010fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b088      	sub	sp, #32
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001104:	f107 030c 	add.w	r3, r7, #12
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	609a      	str	r2, [r3, #8]
 8001110:	60da      	str	r2, [r3, #12]
 8001112:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800111c:	d11d      	bne.n	800115a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800111e:	4b11      	ldr	r3, [pc, #68]	@ (8001164 <HAL_TIM_MspPostInit+0x68>)
 8001120:	695b      	ldr	r3, [r3, #20]
 8001122:	4a10      	ldr	r2, [pc, #64]	@ (8001164 <HAL_TIM_MspPostInit+0x68>)
 8001124:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001128:	6153      	str	r3, [r2, #20]
 800112a:	4b0e      	ldr	r3, [pc, #56]	@ (8001164 <HAL_TIM_MspPostInit+0x68>)
 800112c:	695b      	ldr	r3, [r3, #20]
 800112e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001132:	60bb      	str	r3, [r7, #8]
 8001134:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001136:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800113a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113c:	2302      	movs	r3, #2
 800113e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001144:	2300      	movs	r3, #0
 8001146:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001148:	2301      	movs	r3, #1
 800114a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800114c:	f107 030c 	add.w	r3, r7, #12
 8001150:	4619      	mov	r1, r3
 8001152:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001156:	f001 fa8b 	bl	8002670 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800115a:	bf00      	nop
 800115c:	3720      	adds	r7, #32
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	40021000 	.word	0x40021000

08001168 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b08a      	sub	sp, #40	@ 0x28
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001170:	f107 0314 	add.w	r3, r7, #20
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	605a      	str	r2, [r3, #4]
 800117a:	609a      	str	r2, [r3, #8]
 800117c:	60da      	str	r2, [r3, #12]
 800117e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a17      	ldr	r2, [pc, #92]	@ (80011e4 <HAL_UART_MspInit+0x7c>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d128      	bne.n	80011dc <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800118a:	4b17      	ldr	r3, [pc, #92]	@ (80011e8 <HAL_UART_MspInit+0x80>)
 800118c:	69db      	ldr	r3, [r3, #28]
 800118e:	4a16      	ldr	r2, [pc, #88]	@ (80011e8 <HAL_UART_MspInit+0x80>)
 8001190:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001194:	61d3      	str	r3, [r2, #28]
 8001196:	4b14      	ldr	r3, [pc, #80]	@ (80011e8 <HAL_UART_MspInit+0x80>)
 8001198:	69db      	ldr	r3, [r3, #28]
 800119a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800119e:	613b      	str	r3, [r7, #16]
 80011a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a2:	4b11      	ldr	r3, [pc, #68]	@ (80011e8 <HAL_UART_MspInit+0x80>)
 80011a4:	695b      	ldr	r3, [r3, #20]
 80011a6:	4a10      	ldr	r2, [pc, #64]	@ (80011e8 <HAL_UART_MspInit+0x80>)
 80011a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011ac:	6153      	str	r3, [r2, #20]
 80011ae:	4b0e      	ldr	r3, [pc, #56]	@ (80011e8 <HAL_UART_MspInit+0x80>)
 80011b0:	695b      	ldr	r3, [r3, #20]
 80011b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011b6:	60fb      	str	r3, [r7, #12]
 80011b8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80011ba:	230c      	movs	r3, #12
 80011bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011be:	2302      	movs	r3, #2
 80011c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c2:	2300      	movs	r3, #0
 80011c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011c6:	2303      	movs	r3, #3
 80011c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011ca:	2307      	movs	r3, #7
 80011cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	4619      	mov	r1, r3
 80011d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011d8:	f001 fa4a 	bl	8002670 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80011dc:	bf00      	nop
 80011de:	3728      	adds	r7, #40	@ 0x28
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	40004400 	.word	0x40004400
 80011e8:	40021000 	.word	0x40021000

080011ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011f0:	bf00      	nop
 80011f2:	e7fd      	b.n	80011f0 <NMI_Handler+0x4>

080011f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011f8:	bf00      	nop
 80011fa:	e7fd      	b.n	80011f8 <HardFault_Handler+0x4>

080011fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001200:	bf00      	nop
 8001202:	e7fd      	b.n	8001200 <MemManage_Handler+0x4>

08001204 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001208:	bf00      	nop
 800120a:	e7fd      	b.n	8001208 <BusFault_Handler+0x4>

0800120c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001210:	bf00      	nop
 8001212:	e7fd      	b.n	8001210 <UsageFault_Handler+0x4>

08001214 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001218:	bf00      	nop
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001222:	b480      	push	{r7}
 8001224:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001226:	bf00      	nop
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr

0800123e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800123e:	b580      	push	{r7, lr}
 8001240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001242:	f000 f927 	bl	8001494 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001246:	bf00      	nop
 8001248:	bd80      	pop	{r7, pc}

0800124a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800124a:	b580      	push	{r7, lr}
 800124c:	b086      	sub	sp, #24
 800124e:	af00      	add	r7, sp, #0
 8001250:	60f8      	str	r0, [r7, #12]
 8001252:	60b9      	str	r1, [r7, #8]
 8001254:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001256:	2300      	movs	r3, #0
 8001258:	617b      	str	r3, [r7, #20]
 800125a:	e00a      	b.n	8001272 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800125c:	f3af 8000 	nop.w
 8001260:	4601      	mov	r1, r0
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	1c5a      	adds	r2, r3, #1
 8001266:	60ba      	str	r2, [r7, #8]
 8001268:	b2ca      	uxtb	r2, r1
 800126a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	3301      	adds	r3, #1
 8001270:	617b      	str	r3, [r7, #20]
 8001272:	697a      	ldr	r2, [r7, #20]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	429a      	cmp	r2, r3
 8001278:	dbf0      	blt.n	800125c <_read+0x12>
  }

  return len;
 800127a:	687b      	ldr	r3, [r7, #4]
}
 800127c:	4618      	mov	r0, r3
 800127e:	3718      	adds	r7, #24
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}

08001284 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b086      	sub	sp, #24
 8001288:	af00      	add	r7, sp, #0
 800128a:	60f8      	str	r0, [r7, #12]
 800128c:	60b9      	str	r1, [r7, #8]
 800128e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]
 8001294:	e009      	b.n	80012aa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001296:	68bb      	ldr	r3, [r7, #8]
 8001298:	1c5a      	adds	r2, r3, #1
 800129a:	60ba      	str	r2, [r7, #8]
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff fe0c 	bl	8000ebc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	3301      	adds	r3, #1
 80012a8:	617b      	str	r3, [r7, #20]
 80012aa:	697a      	ldr	r2, [r7, #20]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	dbf1      	blt.n	8001296 <_write+0x12>
  }
  return len;
 80012b2:	687b      	ldr	r3, [r7, #4]
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3718      	adds	r7, #24
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}

080012bc <_close>:

int _close(int file)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr

080012d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012e4:	605a      	str	r2, [r3, #4]
  return 0;
 80012e6:	2300      	movs	r3, #0
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <_isatty>:

int _isatty(int file)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012fc:	2301      	movs	r3, #1
}
 80012fe:	4618      	mov	r0, r3
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr

0800130a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800130a:	b480      	push	{r7}
 800130c:	b085      	sub	sp, #20
 800130e:	af00      	add	r7, sp, #0
 8001310:	60f8      	str	r0, [r7, #12]
 8001312:	60b9      	str	r1, [r7, #8]
 8001314:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001316:	2300      	movs	r3, #0
}
 8001318:	4618      	mov	r0, r3
 800131a:	3714      	adds	r7, #20
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr

08001324 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800132c:	4a14      	ldr	r2, [pc, #80]	@ (8001380 <_sbrk+0x5c>)
 800132e:	4b15      	ldr	r3, [pc, #84]	@ (8001384 <_sbrk+0x60>)
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001338:	4b13      	ldr	r3, [pc, #76]	@ (8001388 <_sbrk+0x64>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d102      	bne.n	8001346 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001340:	4b11      	ldr	r3, [pc, #68]	@ (8001388 <_sbrk+0x64>)
 8001342:	4a12      	ldr	r2, [pc, #72]	@ (800138c <_sbrk+0x68>)
 8001344:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001346:	4b10      	ldr	r3, [pc, #64]	@ (8001388 <_sbrk+0x64>)
 8001348:	681a      	ldr	r2, [r3, #0]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4413      	add	r3, r2
 800134e:	693a      	ldr	r2, [r7, #16]
 8001350:	429a      	cmp	r2, r3
 8001352:	d207      	bcs.n	8001364 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001354:	f005 fa56 	bl	8006804 <__errno>
 8001358:	4603      	mov	r3, r0
 800135a:	220c      	movs	r2, #12
 800135c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800135e:	f04f 33ff 	mov.w	r3, #4294967295
 8001362:	e009      	b.n	8001378 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001364:	4b08      	ldr	r3, [pc, #32]	@ (8001388 <_sbrk+0x64>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800136a:	4b07      	ldr	r3, [pc, #28]	@ (8001388 <_sbrk+0x64>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4413      	add	r3, r2
 8001372:	4a05      	ldr	r2, [pc, #20]	@ (8001388 <_sbrk+0x64>)
 8001374:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001376:	68fb      	ldr	r3, [r7, #12]
}
 8001378:	4618      	mov	r0, r3
 800137a:	3718      	adds	r7, #24
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	20010000 	.word	0x20010000
 8001384:	00000400 	.word	0x00000400
 8001388:	20000284 	.word	0x20000284
 800138c:	200003d8 	.word	0x200003d8

08001390 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001394:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <SystemInit+0x20>)
 8001396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800139a:	4a05      	ldr	r2, [pc, #20]	@ (80013b0 <SystemInit+0x20>)
 800139c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013a4:	bf00      	nop
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	e000ed00 	.word	0xe000ed00

080013b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80013b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013ec <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80013b8:	f7ff ffea 	bl	8001390 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013bc:	480c      	ldr	r0, [pc, #48]	@ (80013f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80013be:	490d      	ldr	r1, [pc, #52]	@ (80013f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013c0:	4a0d      	ldr	r2, [pc, #52]	@ (80013f8 <LoopForever+0xe>)
  movs r3, #0
 80013c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013c4:	e002      	b.n	80013cc <LoopCopyDataInit>

080013c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ca:	3304      	adds	r3, #4

080013cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013d0:	d3f9      	bcc.n	80013c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013d2:	4a0a      	ldr	r2, [pc, #40]	@ (80013fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80013d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001400 <LoopForever+0x16>)
  movs r3, #0
 80013d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013d8:	e001      	b.n	80013de <LoopFillZerobss>

080013da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013dc:	3204      	adds	r2, #4

080013de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013e0:	d3fb      	bcc.n	80013da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013e2:	f005 fa15 	bl	8006810 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013e6:	f7ff f85d 	bl	80004a4 <main>

080013ea <LoopForever>:

LoopForever:
    b LoopForever
 80013ea:	e7fe      	b.n	80013ea <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80013ec:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80013f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013f4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80013f8:	080078b0 	.word	0x080078b0
  ldr r2, =_sbss
 80013fc:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001400:	200003d8 	.word	0x200003d8

08001404 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001404:	e7fe      	b.n	8001404 <ADC1_2_IRQHandler>
	...

08001408 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800140c:	4b08      	ldr	r3, [pc, #32]	@ (8001430 <HAL_Init+0x28>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a07      	ldr	r2, [pc, #28]	@ (8001430 <HAL_Init+0x28>)
 8001412:	f043 0310 	orr.w	r3, r3, #16
 8001416:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001418:	2003      	movs	r0, #3
 800141a:	f001 f8f5 	bl	8002608 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800141e:	200f      	movs	r0, #15
 8001420:	f000 f808 	bl	8001434 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001424:	f7ff fd62 	bl	8000eec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001428:	2300      	movs	r3, #0
}
 800142a:	4618      	mov	r0, r3
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40022000 	.word	0x40022000

08001434 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800143c:	4b12      	ldr	r3, [pc, #72]	@ (8001488 <HAL_InitTick+0x54>)
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	4b12      	ldr	r3, [pc, #72]	@ (800148c <HAL_InitTick+0x58>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	4619      	mov	r1, r3
 8001446:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800144a:	fbb3 f3f1 	udiv	r3, r3, r1
 800144e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001452:	4618      	mov	r0, r3
 8001454:	f001 f8ff 	bl	8002656 <HAL_SYSTICK_Config>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800145e:	2301      	movs	r3, #1
 8001460:	e00e      	b.n	8001480 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2b0f      	cmp	r3, #15
 8001466:	d80a      	bhi.n	800147e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001468:	2200      	movs	r2, #0
 800146a:	6879      	ldr	r1, [r7, #4]
 800146c:	f04f 30ff 	mov.w	r0, #4294967295
 8001470:	f001 f8d5 	bl	800261e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001474:	4a06      	ldr	r2, [pc, #24]	@ (8001490 <HAL_InitTick+0x5c>)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800147a:	2300      	movs	r3, #0
 800147c:	e000      	b.n	8001480 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800147e:	2301      	movs	r3, #1
}
 8001480:	4618      	mov	r0, r3
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	2000000c 	.word	0x2000000c
 800148c:	20000014 	.word	0x20000014
 8001490:	20000010 	.word	0x20000010

08001494 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001498:	4b06      	ldr	r3, [pc, #24]	@ (80014b4 <HAL_IncTick+0x20>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	461a      	mov	r2, r3
 800149e:	4b06      	ldr	r3, [pc, #24]	@ (80014b8 <HAL_IncTick+0x24>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4413      	add	r3, r2
 80014a4:	4a04      	ldr	r2, [pc, #16]	@ (80014b8 <HAL_IncTick+0x24>)
 80014a6:	6013      	str	r3, [r2, #0]
}
 80014a8:	bf00      	nop
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	20000014 	.word	0x20000014
 80014b8:	20000288 	.word	0x20000288

080014bc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  return uwTick;  
 80014c0:	4b03      	ldr	r3, [pc, #12]	@ (80014d0 <HAL_GetTick+0x14>)
 80014c2:	681b      	ldr	r3, [r3, #0]
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	20000288 	.word	0x20000288

080014d4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014dc:	f7ff ffee 	bl	80014bc <HAL_GetTick>
 80014e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ec:	d005      	beq.n	80014fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001518 <HAL_Delay+0x44>)
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	461a      	mov	r2, r3
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	4413      	add	r3, r2
 80014f8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80014fa:	bf00      	nop
 80014fc:	f7ff ffde 	bl	80014bc <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	68fa      	ldr	r2, [r7, #12]
 8001508:	429a      	cmp	r2, r3
 800150a:	d8f7      	bhi.n	80014fc <HAL_Delay+0x28>
  {
  }
}
 800150c:	bf00      	nop
 800150e:	bf00      	nop
 8001510:	3710      	adds	r7, #16
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000014 	.word	0x20000014

0800151c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b09a      	sub	sp, #104	@ 0x68
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001524:	2300      	movs	r3, #0
 8001526:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800152a:	2300      	movs	r3, #0
 800152c:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 800152e:	2300      	movs	r3, #0
 8001530:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d101      	bne.n	800153c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	e1e3      	b.n	8001904 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	691b      	ldr	r3, [r3, #16]
 8001540:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001546:	f003 0310 	and.w	r3, r3, #16
 800154a:	2b00      	cmp	r3, #0
 800154c:	d176      	bne.n	800163c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001552:	2b00      	cmp	r3, #0
 8001554:	d152      	bne.n	80015fc <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2200      	movs	r2, #0
 800155a:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2200      	movs	r2, #0
 8001560:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2200      	movs	r2, #0
 8001566:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2200      	movs	r2, #0
 800156c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f7ff fcdf 	bl	8000f34 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001580:	2b00      	cmp	r3, #0
 8001582:	d13b      	bne.n	80015fc <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001584:	6878      	ldr	r0, [r7, #4]
 8001586:	f000 ff27 	bl	80023d8 <ADC_Disable>
 800158a:	4603      	mov	r3, r0
 800158c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001594:	f003 0310 	and.w	r3, r3, #16
 8001598:	2b00      	cmp	r3, #0
 800159a:	d12f      	bne.n	80015fc <HAL_ADC_Init+0xe0>
 800159c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d12b      	bne.n	80015fc <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80015ac:	f023 0302 	bic.w	r3, r3, #2
 80015b0:	f043 0202 	orr.w	r2, r3, #2
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	689a      	ldr	r2, [r3, #8]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80015c6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	689a      	ldr	r2, [r3, #8]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80015d6:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80015d8:	4b92      	ldr	r3, [pc, #584]	@ (8001824 <HAL_ADC_Init+0x308>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a92      	ldr	r2, [pc, #584]	@ (8001828 <HAL_ADC_Init+0x30c>)
 80015de:	fba2 2303 	umull	r2, r3, r2, r3
 80015e2:	0c9a      	lsrs	r2, r3, #18
 80015e4:	4613      	mov	r3, r2
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	4413      	add	r3, r2
 80015ea:	005b      	lsls	r3, r3, #1
 80015ec:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80015ee:	e002      	b.n	80015f6 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	3b01      	subs	r3, #1
 80015f4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d1f9      	bne.n	80015f0 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001606:	2b00      	cmp	r3, #0
 8001608:	d007      	beq.n	800161a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	689b      	ldr	r3, [r3, #8]
 8001610:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001614:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001618:	d110      	bne.n	800163c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161e:	f023 0312 	bic.w	r3, r3, #18
 8001622:	f043 0210 	orr.w	r2, r3, #16
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800162e:	f043 0201 	orr.w	r2, r3, #1
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001640:	f003 0310 	and.w	r3, r3, #16
 8001644:	2b00      	cmp	r3, #0
 8001646:	f040 8150 	bne.w	80018ea <HAL_ADC_Init+0x3ce>
 800164a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800164e:	2b00      	cmp	r3, #0
 8001650:	f040 814b 	bne.w	80018ea <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800165e:	2b00      	cmp	r3, #0
 8001660:	f040 8143 	bne.w	80018ea <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001668:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800166c:	f043 0202 	orr.w	r2, r3, #2
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800167c:	d004      	beq.n	8001688 <HAL_ADC_Init+0x16c>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a6a      	ldr	r2, [pc, #424]	@ (800182c <HAL_ADC_Init+0x310>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d101      	bne.n	800168c <HAL_ADC_Init+0x170>
 8001688:	4b69      	ldr	r3, [pc, #420]	@ (8001830 <HAL_ADC_Init+0x314>)
 800168a:	e000      	b.n	800168e <HAL_ADC_Init+0x172>
 800168c:	4b69      	ldr	r3, [pc, #420]	@ (8001834 <HAL_ADC_Init+0x318>)
 800168e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001698:	d102      	bne.n	80016a0 <HAL_ADC_Init+0x184>
 800169a:	4b64      	ldr	r3, [pc, #400]	@ (800182c <HAL_ADC_Init+0x310>)
 800169c:	60fb      	str	r3, [r7, #12]
 800169e:	e01a      	b.n	80016d6 <HAL_ADC_Init+0x1ba>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a61      	ldr	r2, [pc, #388]	@ (800182c <HAL_ADC_Init+0x310>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d103      	bne.n	80016b2 <HAL_ADC_Init+0x196>
 80016aa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80016ae:	60fb      	str	r3, [r7, #12]
 80016b0:	e011      	b.n	80016d6 <HAL_ADC_Init+0x1ba>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a60      	ldr	r2, [pc, #384]	@ (8001838 <HAL_ADC_Init+0x31c>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d102      	bne.n	80016c2 <HAL_ADC_Init+0x1a6>
 80016bc:	4b5f      	ldr	r3, [pc, #380]	@ (800183c <HAL_ADC_Init+0x320>)
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	e009      	b.n	80016d6 <HAL_ADC_Init+0x1ba>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a5d      	ldr	r2, [pc, #372]	@ (800183c <HAL_ADC_Init+0x320>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d102      	bne.n	80016d2 <HAL_ADC_Init+0x1b6>
 80016cc:	4b5a      	ldr	r3, [pc, #360]	@ (8001838 <HAL_ADC_Init+0x31c>)
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	e001      	b.n	80016d6 <HAL_ADC_Init+0x1ba>
 80016d2:	2300      	movs	r3, #0
 80016d4:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	f003 0303 	and.w	r3, r3, #3
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d108      	bne.n	80016f6 <HAL_ADC_Init+0x1da>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0301 	and.w	r3, r3, #1
 80016ee:	2b01      	cmp	r3, #1
 80016f0:	d101      	bne.n	80016f6 <HAL_ADC_Init+0x1da>
 80016f2:	2301      	movs	r3, #1
 80016f4:	e000      	b.n	80016f8 <HAL_ADC_Init+0x1dc>
 80016f6:	2300      	movs	r3, #0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d11c      	bne.n	8001736 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80016fc:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d010      	beq.n	8001724 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	f003 0303 	and.w	r3, r3, #3
 800170a:	2b01      	cmp	r3, #1
 800170c:	d107      	bne.n	800171e <HAL_ADC_Init+0x202>
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 0301 	and.w	r3, r3, #1
 8001716:	2b01      	cmp	r3, #1
 8001718:	d101      	bne.n	800171e <HAL_ADC_Init+0x202>
 800171a:	2301      	movs	r3, #1
 800171c:	e000      	b.n	8001720 <HAL_ADC_Init+0x204>
 800171e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001720:	2b00      	cmp	r3, #0
 8001722:	d108      	bne.n	8001736 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001724:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	431a      	orrs	r2, r3
 8001732:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001734:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	7e5b      	ldrb	r3, [r3, #25]
 800173a:	035b      	lsls	r3, r3, #13
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001740:	2a01      	cmp	r2, #1
 8001742:	d002      	beq.n	800174a <HAL_ADC_Init+0x22e>
 8001744:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001748:	e000      	b.n	800174c <HAL_ADC_Init+0x230>
 800174a:	2200      	movs	r2, #0
 800174c:	431a      	orrs	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	431a      	orrs	r2, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	4313      	orrs	r3, r2
 800175a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800175c:	4313      	orrs	r3, r2
 800175e:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001766:	2b01      	cmp	r3, #1
 8001768:	d11b      	bne.n	80017a2 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	7e5b      	ldrb	r3, [r3, #25]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d109      	bne.n	8001786 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001776:	3b01      	subs	r3, #1
 8001778:	045a      	lsls	r2, r3, #17
 800177a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800177c:	4313      	orrs	r3, r2
 800177e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001782:	663b      	str	r3, [r7, #96]	@ 0x60
 8001784:	e00d      	b.n	80017a2 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800178e:	f043 0220 	orr.w	r2, r3, #32
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800179a:	f043 0201 	orr.w	r2, r3, #1
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d054      	beq.n	8001854 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a22      	ldr	r2, [pc, #136]	@ (8001838 <HAL_ADC_Init+0x31c>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d004      	beq.n	80017be <HAL_ADC_Init+0x2a2>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a20      	ldr	r2, [pc, #128]	@ (800183c <HAL_ADC_Init+0x320>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d140      	bne.n	8001840 <HAL_ADC_Init+0x324>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017c2:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 80017c6:	d02a      	beq.n	800181e <HAL_ADC_Init+0x302>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017d0:	d022      	beq.n	8001818 <HAL_ADC_Init+0x2fc>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017d6:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 80017da:	d01a      	beq.n	8001812 <HAL_ADC_Init+0x2f6>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017e0:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 80017e4:	d012      	beq.n	800180c <HAL_ADC_Init+0x2f0>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017ea:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 80017ee:	d00a      	beq.n	8001806 <HAL_ADC_Init+0x2ea>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017f4:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 80017f8:	d002      	beq.n	8001800 <HAL_ADC_Init+0x2e4>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017fe:	e023      	b.n	8001848 <HAL_ADC_Init+0x32c>
 8001800:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001804:	e020      	b.n	8001848 <HAL_ADC_Init+0x32c>
 8001806:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800180a:	e01d      	b.n	8001848 <HAL_ADC_Init+0x32c>
 800180c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001810:	e01a      	b.n	8001848 <HAL_ADC_Init+0x32c>
 8001812:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001816:	e017      	b.n	8001848 <HAL_ADC_Init+0x32c>
 8001818:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 800181c:	e014      	b.n	8001848 <HAL_ADC_Init+0x32c>
 800181e:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8001822:	e011      	b.n	8001848 <HAL_ADC_Init+0x32c>
 8001824:	2000000c 	.word	0x2000000c
 8001828:	431bde83 	.word	0x431bde83
 800182c:	50000100 	.word	0x50000100
 8001830:	50000300 	.word	0x50000300
 8001834:	50000700 	.word	0x50000700
 8001838:	50000400 	.word	0x50000400
 800183c:	50000500 	.word	0x50000500
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001844:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001848:	687a      	ldr	r2, [r7, #4]
 800184a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800184c:	4313      	orrs	r3, r2
 800184e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001850:	4313      	orrs	r3, r2
 8001852:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	f003 030c 	and.w	r3, r3, #12
 800185e:	2b00      	cmp	r3, #0
 8001860:	d114      	bne.n	800188c <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	687a      	ldr	r2, [r7, #4]
 800186a:	6812      	ldr	r2, [r2, #0]
 800186c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001870:	f023 0302 	bic.w	r3, r3, #2
 8001874:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	7e1b      	ldrb	r3, [r3, #24]
 800187a:	039a      	lsls	r2, r3, #14
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	4313      	orrs	r3, r2
 8001886:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001888:	4313      	orrs	r3, r2
 800188a:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	68da      	ldr	r2, [r3, #12]
 8001892:	4b1e      	ldr	r3, [pc, #120]	@ (800190c <HAL_ADC_Init+0x3f0>)
 8001894:	4013      	ands	r3, r2
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	6812      	ldr	r2, [r2, #0]
 800189a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800189c:	430b      	orrs	r3, r1
 800189e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	691b      	ldr	r3, [r3, #16]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d10c      	bne.n	80018c2 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ae:	f023 010f 	bic.w	r1, r3, #15
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	69db      	ldr	r3, [r3, #28]
 80018b6:	1e5a      	subs	r2, r3, #1
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	430a      	orrs	r2, r1
 80018be:	631a      	str	r2, [r3, #48]	@ 0x30
 80018c0:	e007      	b.n	80018d2 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f022 020f 	bic.w	r2, r2, #15
 80018d0:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2200      	movs	r2, #0
 80018d6:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018dc:	f023 0303 	bic.w	r3, r3, #3
 80018e0:	f043 0201 	orr.w	r2, r3, #1
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	641a      	str	r2, [r3, #64]	@ 0x40
 80018e8:	e00a      	b.n	8001900 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ee:	f023 0312 	bic.w	r3, r3, #18
 80018f2:	f043 0210 	orr.w	r2, r3, #16
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80018fa:	2301      	movs	r3, #1
 80018fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001900:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001904:	4618      	mov	r0, r3
 8001906:	3768      	adds	r7, #104	@ 0x68
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	fff0c007 	.word	0xfff0c007

08001910 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001918:	2300      	movs	r3, #0
 800191a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	f003 0304 	and.w	r3, r3, #4
 8001926:	2b00      	cmp	r3, #0
 8001928:	f040 80f9 	bne.w	8001b1e <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001932:	2b01      	cmp	r3, #1
 8001934:	d101      	bne.n	800193a <HAL_ADC_Start+0x2a>
 8001936:	2302      	movs	r3, #2
 8001938:	e0f4      	b.n	8001b24 <HAL_ADC_Start+0x214>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2201      	movs	r2, #1
 800193e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f000 fce4 	bl	8002310 <ADC_Enable>
 8001948:	4603      	mov	r3, r0
 800194a:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800194c:	7bfb      	ldrb	r3, [r7, #15]
 800194e:	2b00      	cmp	r3, #0
 8001950:	f040 80e0 	bne.w	8001b14 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001958:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800195c:	f023 0301 	bic.w	r3, r3, #1
 8001960:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001970:	d004      	beq.n	800197c <HAL_ADC_Start+0x6c>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a6d      	ldr	r2, [pc, #436]	@ (8001b2c <HAL_ADC_Start+0x21c>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d106      	bne.n	800198a <HAL_ADC_Start+0x7a>
 800197c:	4b6c      	ldr	r3, [pc, #432]	@ (8001b30 <HAL_ADC_Start+0x220>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f003 031f 	and.w	r3, r3, #31
 8001984:	2b00      	cmp	r3, #0
 8001986:	d010      	beq.n	80019aa <HAL_ADC_Start+0x9a>
 8001988:	e005      	b.n	8001996 <HAL_ADC_Start+0x86>
 800198a:	4b6a      	ldr	r3, [pc, #424]	@ (8001b34 <HAL_ADC_Start+0x224>)
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	f003 031f 	and.w	r3, r3, #31
 8001992:	2b00      	cmp	r3, #0
 8001994:	d009      	beq.n	80019aa <HAL_ADC_Start+0x9a>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800199e:	d004      	beq.n	80019aa <HAL_ADC_Start+0x9a>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a64      	ldr	r2, [pc, #400]	@ (8001b38 <HAL_ADC_Start+0x228>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d115      	bne.n	80019d6 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ae:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d036      	beq.n	8001a32 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80019cc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80019d4:	e02d      	b.n	8001a32 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019da:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019ea:	d004      	beq.n	80019f6 <HAL_ADC_Start+0xe6>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a4e      	ldr	r2, [pc, #312]	@ (8001b2c <HAL_ADC_Start+0x21c>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d10a      	bne.n	8001a0c <HAL_ADC_Start+0xfc>
 80019f6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	bf14      	ite	ne
 8001a04:	2301      	movne	r3, #1
 8001a06:	2300      	moveq	r3, #0
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	e008      	b.n	8001a1e <HAL_ADC_Start+0x10e>
 8001a0c:	4b4a      	ldr	r3, [pc, #296]	@ (8001b38 <HAL_ADC_Start+0x228>)
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	bf14      	ite	ne
 8001a18:	2301      	movne	r3, #1
 8001a1a:	2300      	moveq	r3, #0
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d007      	beq.n	8001a32 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a26:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001a2a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a3e:	d106      	bne.n	8001a4e <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a44:	f023 0206 	bic.w	r2, r3, #6
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	645a      	str	r2, [r3, #68]	@ 0x44
 8001a4c:	e002      	b.n	8001a54 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2200      	movs	r2, #0
 8001a58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	221c      	movs	r2, #28
 8001a62:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a6c:	d004      	beq.n	8001a78 <HAL_ADC_Start+0x168>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a2e      	ldr	r2, [pc, #184]	@ (8001b2c <HAL_ADC_Start+0x21c>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d106      	bne.n	8001a86 <HAL_ADC_Start+0x176>
 8001a78:	4b2d      	ldr	r3, [pc, #180]	@ (8001b30 <HAL_ADC_Start+0x220>)
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f003 031f 	and.w	r3, r3, #31
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d03e      	beq.n	8001b02 <HAL_ADC_Start+0x1f2>
 8001a84:	e005      	b.n	8001a92 <HAL_ADC_Start+0x182>
 8001a86:	4b2b      	ldr	r3, [pc, #172]	@ (8001b34 <HAL_ADC_Start+0x224>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	f003 031f 	and.w	r3, r3, #31
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d037      	beq.n	8001b02 <HAL_ADC_Start+0x1f2>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a9a:	d004      	beq.n	8001aa6 <HAL_ADC_Start+0x196>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a22      	ldr	r2, [pc, #136]	@ (8001b2c <HAL_ADC_Start+0x21c>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d106      	bne.n	8001ab4 <HAL_ADC_Start+0x1a4>
 8001aa6:	4b22      	ldr	r3, [pc, #136]	@ (8001b30 <HAL_ADC_Start+0x220>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f003 031f 	and.w	r3, r3, #31
 8001aae:	2b05      	cmp	r3, #5
 8001ab0:	d027      	beq.n	8001b02 <HAL_ADC_Start+0x1f2>
 8001ab2:	e005      	b.n	8001ac0 <HAL_ADC_Start+0x1b0>
 8001ab4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b34 <HAL_ADC_Start+0x224>)
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	f003 031f 	and.w	r3, r3, #31
 8001abc:	2b05      	cmp	r3, #5
 8001abe:	d020      	beq.n	8001b02 <HAL_ADC_Start+0x1f2>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ac8:	d004      	beq.n	8001ad4 <HAL_ADC_Start+0x1c4>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a17      	ldr	r2, [pc, #92]	@ (8001b2c <HAL_ADC_Start+0x21c>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d106      	bne.n	8001ae2 <HAL_ADC_Start+0x1d2>
 8001ad4:	4b16      	ldr	r3, [pc, #88]	@ (8001b30 <HAL_ADC_Start+0x220>)
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f003 031f 	and.w	r3, r3, #31
 8001adc:	2b09      	cmp	r3, #9
 8001ade:	d010      	beq.n	8001b02 <HAL_ADC_Start+0x1f2>
 8001ae0:	e005      	b.n	8001aee <HAL_ADC_Start+0x1de>
 8001ae2:	4b14      	ldr	r3, [pc, #80]	@ (8001b34 <HAL_ADC_Start+0x224>)
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	f003 031f 	and.w	r3, r3, #31
 8001aea:	2b09      	cmp	r3, #9
 8001aec:	d009      	beq.n	8001b02 <HAL_ADC_Start+0x1f2>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001af6:	d004      	beq.n	8001b02 <HAL_ADC_Start+0x1f2>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a0e      	ldr	r2, [pc, #56]	@ (8001b38 <HAL_ADC_Start+0x228>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d10f      	bne.n	8001b22 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	689a      	ldr	r2, [r3, #8]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f042 0204 	orr.w	r2, r2, #4
 8001b10:	609a      	str	r2, [r3, #8]
 8001b12:	e006      	b.n	8001b22 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2200      	movs	r2, #0
 8001b18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8001b1c:	e001      	b.n	8001b22 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001b1e:	2302      	movs	r3, #2
 8001b20:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001b22:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3710      	adds	r7, #16
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	50000100 	.word	0x50000100
 8001b30:	50000300 	.word	0x50000300
 8001b34:	50000700 	.word	0x50000700
 8001b38:	50000400 	.word	0x50000400

08001b3c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
	...

08001b58 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b09b      	sub	sp, #108	@ 0x6c
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b62:	2300      	movs	r3, #0
 8001b64:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d101      	bne.n	8001b7a <HAL_ADC_ConfigChannel+0x22>
 8001b76:	2302      	movs	r3, #2
 8001b78:	e2c8      	b.n	800210c <HAL_ADC_ConfigChannel+0x5b4>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	f003 0304 	and.w	r3, r3, #4
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	f040 82ac 	bne.w	80020ea <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	2b04      	cmp	r3, #4
 8001b98:	d81c      	bhi.n	8001bd4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685a      	ldr	r2, [r3, #4]
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	4413      	add	r3, r2
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	461a      	mov	r2, r3
 8001bae:	231f      	movs	r3, #31
 8001bb0:	4093      	lsls	r3, r2
 8001bb2:	43db      	mvns	r3, r3
 8001bb4:	4019      	ands	r1, r3
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	6818      	ldr	r0, [r3, #0]
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	685a      	ldr	r2, [r3, #4]
 8001bbe:	4613      	mov	r3, r2
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	4413      	add	r3, r2
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	fa00 f203 	lsl.w	r2, r0, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	430a      	orrs	r2, r1
 8001bd0:	631a      	str	r2, [r3, #48]	@ 0x30
 8001bd2:	e063      	b.n	8001c9c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	2b09      	cmp	r3, #9
 8001bda:	d81e      	bhi.n	8001c1a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685a      	ldr	r2, [r3, #4]
 8001be6:	4613      	mov	r3, r2
 8001be8:	005b      	lsls	r3, r3, #1
 8001bea:	4413      	add	r3, r2
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	3b1e      	subs	r3, #30
 8001bf0:	221f      	movs	r2, #31
 8001bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf6:	43db      	mvns	r3, r3
 8001bf8:	4019      	ands	r1, r3
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	6818      	ldr	r0, [r3, #0]
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685a      	ldr	r2, [r3, #4]
 8001c02:	4613      	mov	r3, r2
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	4413      	add	r3, r2
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	3b1e      	subs	r3, #30
 8001c0c:	fa00 f203 	lsl.w	r2, r0, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	430a      	orrs	r2, r1
 8001c16:	635a      	str	r2, [r3, #52]	@ 0x34
 8001c18:	e040      	b.n	8001c9c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	2b0e      	cmp	r3, #14
 8001c20:	d81e      	bhi.n	8001c60 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	685a      	ldr	r2, [r3, #4]
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	4413      	add	r3, r2
 8001c32:	005b      	lsls	r3, r3, #1
 8001c34:	3b3c      	subs	r3, #60	@ 0x3c
 8001c36:	221f      	movs	r2, #31
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	43db      	mvns	r3, r3
 8001c3e:	4019      	ands	r1, r3
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	6818      	ldr	r0, [r3, #0]
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685a      	ldr	r2, [r3, #4]
 8001c48:	4613      	mov	r3, r2
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	4413      	add	r3, r2
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	3b3c      	subs	r3, #60	@ 0x3c
 8001c52:	fa00 f203 	lsl.w	r2, r0, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	430a      	orrs	r2, r1
 8001c5c:	639a      	str	r2, [r3, #56]	@ 0x38
 8001c5e:	e01d      	b.n	8001c9c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	685a      	ldr	r2, [r3, #4]
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	4413      	add	r3, r2
 8001c70:	005b      	lsls	r3, r3, #1
 8001c72:	3b5a      	subs	r3, #90	@ 0x5a
 8001c74:	221f      	movs	r2, #31
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43db      	mvns	r3, r3
 8001c7c:	4019      	ands	r1, r3
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	6818      	ldr	r0, [r3, #0]
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	685a      	ldr	r2, [r3, #4]
 8001c86:	4613      	mov	r3, r2
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	4413      	add	r3, r2
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	3b5a      	subs	r3, #90	@ 0x5a
 8001c90:	fa00 f203 	lsl.w	r2, r0, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	430a      	orrs	r2, r1
 8001c9a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f003 030c 	and.w	r3, r3, #12
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	f040 80e5 	bne.w	8001e76 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2b09      	cmp	r3, #9
 8001cb2:	d91c      	bls.n	8001cee <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	6999      	ldr	r1, [r3, #24]
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	4413      	add	r3, r2
 8001cc4:	3b1e      	subs	r3, #30
 8001cc6:	2207      	movs	r2, #7
 8001cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	4019      	ands	r1, r3
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	6898      	ldr	r0, [r3, #8]
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	4413      	add	r3, r2
 8001cde:	3b1e      	subs	r3, #30
 8001ce0:	fa00 f203 	lsl.w	r2, r0, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	430a      	orrs	r2, r1
 8001cea:	619a      	str	r2, [r3, #24]
 8001cec:	e019      	b.n	8001d22 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	6959      	ldr	r1, [r3, #20]
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	4613      	mov	r3, r2
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	4413      	add	r3, r2
 8001cfe:	2207      	movs	r2, #7
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	43db      	mvns	r3, r3
 8001d06:	4019      	ands	r1, r3
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	6898      	ldr	r0, [r3, #8]
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	4613      	mov	r3, r2
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	4413      	add	r3, r2
 8001d16:	fa00 f203 	lsl.w	r2, r0, r3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	430a      	orrs	r2, r1
 8001d20:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	695a      	ldr	r2, [r3, #20]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	08db      	lsrs	r3, r3, #3
 8001d2e:	f003 0303 	and.w	r3, r3, #3
 8001d32:	005b      	lsls	r3, r3, #1
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	691b      	ldr	r3, [r3, #16]
 8001d3e:	3b01      	subs	r3, #1
 8001d40:	2b03      	cmp	r3, #3
 8001d42:	d84f      	bhi.n	8001de4 <HAL_ADC_ConfigChannel+0x28c>
 8001d44:	a201      	add	r2, pc, #4	@ (adr r2, 8001d4c <HAL_ADC_ConfigChannel+0x1f4>)
 8001d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d4a:	bf00      	nop
 8001d4c:	08001d5d 	.word	0x08001d5d
 8001d50:	08001d7f 	.word	0x08001d7f
 8001d54:	08001da1 	.word	0x08001da1
 8001d58:	08001dc3 	.word	0x08001dc3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d62:	4b99      	ldr	r3, [pc, #612]	@ (8001fc8 <HAL_ADC_ConfigChannel+0x470>)
 8001d64:	4013      	ands	r3, r2
 8001d66:	683a      	ldr	r2, [r7, #0]
 8001d68:	6812      	ldr	r2, [r2, #0]
 8001d6a:	0691      	lsls	r1, r2, #26
 8001d6c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001d6e:	430a      	orrs	r2, r1
 8001d70:	431a      	orrs	r2, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001d7a:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001d7c:	e07b      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001d84:	4b90      	ldr	r3, [pc, #576]	@ (8001fc8 <HAL_ADC_ConfigChannel+0x470>)
 8001d86:	4013      	ands	r3, r2
 8001d88:	683a      	ldr	r2, [r7, #0]
 8001d8a:	6812      	ldr	r2, [r2, #0]
 8001d8c:	0691      	lsls	r1, r2, #26
 8001d8e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001d90:	430a      	orrs	r2, r1
 8001d92:	431a      	orrs	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001d9c:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001d9e:	e06a      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001da6:	4b88      	ldr	r3, [pc, #544]	@ (8001fc8 <HAL_ADC_ConfigChannel+0x470>)
 8001da8:	4013      	ands	r3, r2
 8001daa:	683a      	ldr	r2, [r7, #0]
 8001dac:	6812      	ldr	r2, [r2, #0]
 8001dae:	0691      	lsls	r1, r2, #26
 8001db0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001db2:	430a      	orrs	r2, r1
 8001db4:	431a      	orrs	r2, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001dbe:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001dc0:	e059      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001dc8:	4b7f      	ldr	r3, [pc, #508]	@ (8001fc8 <HAL_ADC_ConfigChannel+0x470>)
 8001dca:	4013      	ands	r3, r2
 8001dcc:	683a      	ldr	r2, [r7, #0]
 8001dce:	6812      	ldr	r2, [r2, #0]
 8001dd0:	0691      	lsls	r1, r2, #26
 8001dd2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001dd4:	430a      	orrs	r2, r1
 8001dd6:	431a      	orrs	r2, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001de0:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001de2:	e048      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	069b      	lsls	r3, r3, #26
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d107      	bne.n	8001e08 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001e06:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e0e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	069b      	lsls	r3, r3, #26
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d107      	bne.n	8001e2c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001e2a:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001e32:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	069b      	lsls	r3, r3, #26
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d107      	bne.n	8001e50 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001e4e:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e56:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	069b      	lsls	r3, r3, #26
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d107      	bne.n	8001e74 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001e72:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8001e74:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f003 0303 	and.w	r3, r3, #3
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d108      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x33e>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d101      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x33e>
 8001e92:	2301      	movs	r3, #1
 8001e94:	e000      	b.n	8001e98 <HAL_ADC_ConfigChannel+0x340>
 8001e96:	2300      	movs	r3, #0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	f040 8131 	bne.w	8002100 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d00f      	beq.n	8001ec6 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb8:	43da      	mvns	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	400a      	ands	r2, r1
 8001ec0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8001ec4:	e049      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	409a      	lsls	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	430a      	orrs	r2, r1
 8001edc:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2b09      	cmp	r3, #9
 8001ee6:	d91c      	bls.n	8001f22 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	6999      	ldr	r1, [r3, #24]
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	4613      	mov	r3, r2
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	4413      	add	r3, r2
 8001ef8:	3b1b      	subs	r3, #27
 8001efa:	2207      	movs	r2, #7
 8001efc:	fa02 f303 	lsl.w	r3, r2, r3
 8001f00:	43db      	mvns	r3, r3
 8001f02:	4019      	ands	r1, r3
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	6898      	ldr	r0, [r3, #8]
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	4413      	add	r3, r2
 8001f12:	3b1b      	subs	r3, #27
 8001f14:	fa00 f203 	lsl.w	r2, r0, r3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	430a      	orrs	r2, r1
 8001f1e:	619a      	str	r2, [r3, #24]
 8001f20:	e01b      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	6959      	ldr	r1, [r3, #20]
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	1c5a      	adds	r2, r3, #1
 8001f2e:	4613      	mov	r3, r2
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	4413      	add	r3, r2
 8001f34:	2207      	movs	r2, #7
 8001f36:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3a:	43db      	mvns	r3, r3
 8001f3c:	4019      	ands	r1, r3
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	6898      	ldr	r0, [r3, #8]
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	1c5a      	adds	r2, r3, #1
 8001f48:	4613      	mov	r3, r2
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	4413      	add	r3, r2
 8001f4e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	430a      	orrs	r2, r1
 8001f58:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f62:	d004      	beq.n	8001f6e <HAL_ADC_ConfigChannel+0x416>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a18      	ldr	r2, [pc, #96]	@ (8001fcc <HAL_ADC_ConfigChannel+0x474>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d101      	bne.n	8001f72 <HAL_ADC_ConfigChannel+0x41a>
 8001f6e:	4b18      	ldr	r3, [pc, #96]	@ (8001fd0 <HAL_ADC_ConfigChannel+0x478>)
 8001f70:	e000      	b.n	8001f74 <HAL_ADC_ConfigChannel+0x41c>
 8001f72:	4b18      	ldr	r3, [pc, #96]	@ (8001fd4 <HAL_ADC_ConfigChannel+0x47c>)
 8001f74:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2b10      	cmp	r3, #16
 8001f7c:	d105      	bne.n	8001f8a <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001f7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d015      	beq.n	8001fb6 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001f8e:	2b11      	cmp	r3, #17
 8001f90:	d105      	bne.n	8001f9e <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001f92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d00b      	beq.n	8001fb6 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001fa2:	2b12      	cmp	r3, #18
 8001fa4:	f040 80ac 	bne.w	8002100 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001fa8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	f040 80a5 	bne.w	8002100 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001fbe:	d10b      	bne.n	8001fd8 <HAL_ADC_ConfigChannel+0x480>
 8001fc0:	4b02      	ldr	r3, [pc, #8]	@ (8001fcc <HAL_ADC_ConfigChannel+0x474>)
 8001fc2:	60fb      	str	r3, [r7, #12]
 8001fc4:	e023      	b.n	800200e <HAL_ADC_ConfigChannel+0x4b6>
 8001fc6:	bf00      	nop
 8001fc8:	83fff000 	.word	0x83fff000
 8001fcc:	50000100 	.word	0x50000100
 8001fd0:	50000300 	.word	0x50000300
 8001fd4:	50000700 	.word	0x50000700
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a4e      	ldr	r2, [pc, #312]	@ (8002118 <HAL_ADC_ConfigChannel+0x5c0>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d103      	bne.n	8001fea <HAL_ADC_ConfigChannel+0x492>
 8001fe2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	e011      	b.n	800200e <HAL_ADC_ConfigChannel+0x4b6>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a4b      	ldr	r2, [pc, #300]	@ (800211c <HAL_ADC_ConfigChannel+0x5c4>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d102      	bne.n	8001ffa <HAL_ADC_ConfigChannel+0x4a2>
 8001ff4:	4b4a      	ldr	r3, [pc, #296]	@ (8002120 <HAL_ADC_ConfigChannel+0x5c8>)
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	e009      	b.n	800200e <HAL_ADC_ConfigChannel+0x4b6>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a48      	ldr	r2, [pc, #288]	@ (8002120 <HAL_ADC_ConfigChannel+0x5c8>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d102      	bne.n	800200a <HAL_ADC_ConfigChannel+0x4b2>
 8002004:	4b45      	ldr	r3, [pc, #276]	@ (800211c <HAL_ADC_ConfigChannel+0x5c4>)
 8002006:	60fb      	str	r3, [r7, #12]
 8002008:	e001      	b.n	800200e <HAL_ADC_ConfigChannel+0x4b6>
 800200a:	2300      	movs	r3, #0
 800200c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	f003 0303 	and.w	r3, r3, #3
 8002018:	2b01      	cmp	r3, #1
 800201a:	d108      	bne.n	800202e <HAL_ADC_ConfigChannel+0x4d6>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0301 	and.w	r3, r3, #1
 8002026:	2b01      	cmp	r3, #1
 8002028:	d101      	bne.n	800202e <HAL_ADC_ConfigChannel+0x4d6>
 800202a:	2301      	movs	r3, #1
 800202c:	e000      	b.n	8002030 <HAL_ADC_ConfigChannel+0x4d8>
 800202e:	2300      	movs	r3, #0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d150      	bne.n	80020d6 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002034:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002036:	2b00      	cmp	r3, #0
 8002038:	d010      	beq.n	800205c <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	f003 0303 	and.w	r3, r3, #3
 8002042:	2b01      	cmp	r3, #1
 8002044:	d107      	bne.n	8002056 <HAL_ADC_ConfigChannel+0x4fe>
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	2b01      	cmp	r3, #1
 8002050:	d101      	bne.n	8002056 <HAL_ADC_ConfigChannel+0x4fe>
 8002052:	2301      	movs	r3, #1
 8002054:	e000      	b.n	8002058 <HAL_ADC_ConfigChannel+0x500>
 8002056:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002058:	2b00      	cmp	r3, #0
 800205a:	d13c      	bne.n	80020d6 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2b10      	cmp	r3, #16
 8002062:	d11d      	bne.n	80020a0 <HAL_ADC_ConfigChannel+0x548>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800206c:	d118      	bne.n	80020a0 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800206e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002076:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002078:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800207a:	4b2a      	ldr	r3, [pc, #168]	@ (8002124 <HAL_ADC_ConfigChannel+0x5cc>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a2a      	ldr	r2, [pc, #168]	@ (8002128 <HAL_ADC_ConfigChannel+0x5d0>)
 8002080:	fba2 2303 	umull	r2, r3, r2, r3
 8002084:	0c9a      	lsrs	r2, r3, #18
 8002086:	4613      	mov	r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	4413      	add	r3, r2
 800208c:	005b      	lsls	r3, r3, #1
 800208e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002090:	e002      	b.n	8002098 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	3b01      	subs	r3, #1
 8002096:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d1f9      	bne.n	8002092 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800209e:	e02e      	b.n	80020fe <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2b11      	cmp	r3, #17
 80020a6:	d10b      	bne.n	80020c0 <HAL_ADC_ConfigChannel+0x568>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020b0:	d106      	bne.n	80020c0 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80020b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80020ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020bc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80020be:	e01e      	b.n	80020fe <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2b12      	cmp	r3, #18
 80020c6:	d11a      	bne.n	80020fe <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80020c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80020d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020d2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80020d4:	e013      	b.n	80020fe <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020da:	f043 0220 	orr.w	r2, r3, #32
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80020e8:	e00a      	b.n	8002100 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ee:	f043 0220 	orr.w	r2, r3, #32
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80020fc:	e000      	b.n	8002100 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80020fe:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002108:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800210c:	4618      	mov	r0, r3
 800210e:	376c      	adds	r7, #108	@ 0x6c
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr
 8002118:	50000100 	.word	0x50000100
 800211c:	50000400 	.word	0x50000400
 8002120:	50000500 	.word	0x50000500
 8002124:	2000000c 	.word	0x2000000c
 8002128:	431bde83 	.word	0x431bde83

0800212c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 800212c:	b480      	push	{r7}
 800212e:	b099      	sub	sp, #100	@ 0x64
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002136:	2300      	movs	r3, #0
 8002138:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002144:	d102      	bne.n	800214c <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002146:	4b6d      	ldr	r3, [pc, #436]	@ (80022fc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002148:	60bb      	str	r3, [r7, #8]
 800214a:	e01a      	b.n	8002182 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a6a      	ldr	r2, [pc, #424]	@ (80022fc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d103      	bne.n	800215e <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8002156:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800215a:	60bb      	str	r3, [r7, #8]
 800215c:	e011      	b.n	8002182 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a67      	ldr	r2, [pc, #412]	@ (8002300 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d102      	bne.n	800216e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002168:	4b66      	ldr	r3, [pc, #408]	@ (8002304 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800216a:	60bb      	str	r3, [r7, #8]
 800216c:	e009      	b.n	8002182 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a64      	ldr	r2, [pc, #400]	@ (8002304 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d102      	bne.n	800217e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002178:	4b61      	ldr	r3, [pc, #388]	@ (8002300 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800217a:	60bb      	str	r3, [r7, #8]
 800217c:	e001      	b.n	8002182 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800217e:	2300      	movs	r3, #0
 8002180:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d101      	bne.n	800218c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e0b0      	b.n	80022ee <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002192:	2b01      	cmp	r3, #1
 8002194:	d101      	bne.n	800219a <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002196:	2302      	movs	r3, #2
 8002198:	e0a9      	b.n	80022ee <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2201      	movs	r2, #1
 800219e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f003 0304 	and.w	r3, r3, #4
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	f040 808d 	bne.w	80022cc <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	f003 0304 	and.w	r3, r3, #4
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	f040 8086 	bne.w	80022cc <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021c8:	d004      	beq.n	80021d4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a4b      	ldr	r2, [pc, #300]	@ (80022fc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d101      	bne.n	80021d8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80021d4:	4b4c      	ldr	r3, [pc, #304]	@ (8002308 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80021d6:	e000      	b.n	80021da <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80021d8:	4b4c      	ldr	r3, [pc, #304]	@ (800230c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80021da:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d040      	beq.n	8002266 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80021e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	6859      	ldr	r1, [r3, #4]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80021f6:	035b      	lsls	r3, r3, #13
 80021f8:	430b      	orrs	r3, r1
 80021fa:	431a      	orrs	r2, r3
 80021fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80021fe:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f003 0303 	and.w	r3, r3, #3
 800220a:	2b01      	cmp	r3, #1
 800220c:	d108      	bne.n	8002220 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0301 	and.w	r3, r3, #1
 8002218:	2b01      	cmp	r3, #1
 800221a:	d101      	bne.n	8002220 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800221c:	2301      	movs	r3, #1
 800221e:	e000      	b.n	8002222 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8002220:	2300      	movs	r3, #0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d15c      	bne.n	80022e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	f003 0303 	and.w	r3, r3, #3
 800222e:	2b01      	cmp	r3, #1
 8002230:	d107      	bne.n	8002242 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0301 	and.w	r3, r3, #1
 800223a:	2b01      	cmp	r3, #1
 800223c:	d101      	bne.n	8002242 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800223e:	2301      	movs	r3, #1
 8002240:	e000      	b.n	8002244 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002242:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002244:	2b00      	cmp	r3, #0
 8002246:	d14b      	bne.n	80022e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002248:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002250:	f023 030f 	bic.w	r3, r3, #15
 8002254:	683a      	ldr	r2, [r7, #0]
 8002256:	6811      	ldr	r1, [r2, #0]
 8002258:	683a      	ldr	r2, [r7, #0]
 800225a:	6892      	ldr	r2, [r2, #8]
 800225c:	430a      	orrs	r2, r1
 800225e:	431a      	orrs	r2, r3
 8002260:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002262:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002264:	e03c      	b.n	80022e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002266:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800226e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002270:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f003 0303 	and.w	r3, r3, #3
 800227c:	2b01      	cmp	r3, #1
 800227e:	d108      	bne.n	8002292 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0301 	and.w	r3, r3, #1
 800228a:	2b01      	cmp	r3, #1
 800228c:	d101      	bne.n	8002292 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800228e:	2301      	movs	r3, #1
 8002290:	e000      	b.n	8002294 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002292:	2300      	movs	r3, #0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d123      	bne.n	80022e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 0303 	and.w	r3, r3, #3
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d107      	bne.n	80022b4 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0301 	and.w	r3, r3, #1
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d101      	bne.n	80022b4 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80022b0:	2301      	movs	r3, #1
 80022b2:	e000      	b.n	80022b6 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80022b4:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d112      	bne.n	80022e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80022ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80022c2:	f023 030f 	bic.w	r3, r3, #15
 80022c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80022c8:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80022ca:	e009      	b.n	80022e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d0:	f043 0220 	orr.w	r2, r3, #32
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80022de:	e000      	b.n	80022e2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80022e0:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80022ea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 80022ee:	4618      	mov	r0, r3
 80022f0:	3764      	adds	r7, #100	@ 0x64
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	50000100 	.word	0x50000100
 8002300:	50000400 	.word	0x50000400
 8002304:	50000500 	.word	0x50000500
 8002308:	50000300 	.word	0x50000300
 800230c:	50000700 	.word	0x50000700

08002310 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002318:	2300      	movs	r3, #0
 800231a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	f003 0303 	and.w	r3, r3, #3
 8002326:	2b01      	cmp	r3, #1
 8002328:	d108      	bne.n	800233c <ADC_Enable+0x2c>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 0301 	and.w	r3, r3, #1
 8002334:	2b01      	cmp	r3, #1
 8002336:	d101      	bne.n	800233c <ADC_Enable+0x2c>
 8002338:	2301      	movs	r3, #1
 800233a:	e000      	b.n	800233e <ADC_Enable+0x2e>
 800233c:	2300      	movs	r3, #0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d143      	bne.n	80023ca <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	689a      	ldr	r2, [r3, #8]
 8002348:	4b22      	ldr	r3, [pc, #136]	@ (80023d4 <ADC_Enable+0xc4>)
 800234a:	4013      	ands	r3, r2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d00d      	beq.n	800236c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002354:	f043 0210 	orr.w	r2, r3, #16
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002360:	f043 0201 	orr.w	r2, r3, #1
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e02f      	b.n	80023cc <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	689a      	ldr	r2, [r3, #8]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f042 0201 	orr.w	r2, r2, #1
 800237a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 800237c:	f7ff f89e 	bl	80014bc <HAL_GetTick>
 8002380:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002382:	e01b      	b.n	80023bc <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002384:	f7ff f89a 	bl	80014bc <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	2b02      	cmp	r3, #2
 8002390:	d914      	bls.n	80023bc <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 0301 	and.w	r3, r3, #1
 800239c:	2b01      	cmp	r3, #1
 800239e:	d00d      	beq.n	80023bc <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a4:	f043 0210 	orr.w	r2, r3, #16
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023b0:	f043 0201 	orr.w	r2, r3, #1
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e007      	b.n	80023cc <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0301 	and.w	r3, r3, #1
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d1dc      	bne.n	8002384 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3710      	adds	r7, #16
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	8000003f 	.word	0x8000003f

080023d8 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023e0:	2300      	movs	r3, #0
 80023e2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	f003 0303 	and.w	r3, r3, #3
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d108      	bne.n	8002404 <ADC_Disable+0x2c>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d101      	bne.n	8002404 <ADC_Disable+0x2c>
 8002400:	2301      	movs	r3, #1
 8002402:	e000      	b.n	8002406 <ADC_Disable+0x2e>
 8002404:	2300      	movs	r3, #0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d047      	beq.n	800249a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	f003 030d 	and.w	r3, r3, #13
 8002414:	2b01      	cmp	r3, #1
 8002416:	d10f      	bne.n	8002438 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	689a      	ldr	r2, [r3, #8]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f042 0202 	orr.w	r2, r2, #2
 8002426:	609a      	str	r2, [r3, #8]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2203      	movs	r2, #3
 800242e:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002430:	f7ff f844 	bl	80014bc <HAL_GetTick>
 8002434:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002436:	e029      	b.n	800248c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243c:	f043 0210 	orr.w	r2, r3, #16
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002448:	f043 0201 	orr.w	r2, r3, #1
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e023      	b.n	800249c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002454:	f7ff f832 	bl	80014bc <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	2b02      	cmp	r3, #2
 8002460:	d914      	bls.n	800248c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f003 0301 	and.w	r3, r3, #1
 800246c:	2b01      	cmp	r3, #1
 800246e:	d10d      	bne.n	800248c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002474:	f043 0210 	orr.w	r2, r3, #16
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002480:	f043 0201 	orr.w	r2, r3, #1
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	e007      	b.n	800249c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	2b01      	cmp	r3, #1
 8002498:	d0dc      	beq.n	8002454 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	3710      	adds	r7, #16
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f003 0307 	and.w	r3, r3, #7
 80024b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024b4:	4b0c      	ldr	r3, [pc, #48]	@ (80024e8 <__NVIC_SetPriorityGrouping+0x44>)
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ba:	68ba      	ldr	r2, [r7, #8]
 80024bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024c0:	4013      	ands	r3, r2
 80024c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024d6:	4a04      	ldr	r2, [pc, #16]	@ (80024e8 <__NVIC_SetPriorityGrouping+0x44>)
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	60d3      	str	r3, [r2, #12]
}
 80024dc:	bf00      	nop
 80024de:	3714      	adds	r7, #20
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr
 80024e8:	e000ed00 	.word	0xe000ed00

080024ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024f0:	4b04      	ldr	r3, [pc, #16]	@ (8002504 <__NVIC_GetPriorityGrouping+0x18>)
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	0a1b      	lsrs	r3, r3, #8
 80024f6:	f003 0307 	and.w	r3, r3, #7
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	e000ed00 	.word	0xe000ed00

08002508 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	4603      	mov	r3, r0
 8002510:	6039      	str	r1, [r7, #0]
 8002512:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002518:	2b00      	cmp	r3, #0
 800251a:	db0a      	blt.n	8002532 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	b2da      	uxtb	r2, r3
 8002520:	490c      	ldr	r1, [pc, #48]	@ (8002554 <__NVIC_SetPriority+0x4c>)
 8002522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002526:	0112      	lsls	r2, r2, #4
 8002528:	b2d2      	uxtb	r2, r2
 800252a:	440b      	add	r3, r1
 800252c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002530:	e00a      	b.n	8002548 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	b2da      	uxtb	r2, r3
 8002536:	4908      	ldr	r1, [pc, #32]	@ (8002558 <__NVIC_SetPriority+0x50>)
 8002538:	79fb      	ldrb	r3, [r7, #7]
 800253a:	f003 030f 	and.w	r3, r3, #15
 800253e:	3b04      	subs	r3, #4
 8002540:	0112      	lsls	r2, r2, #4
 8002542:	b2d2      	uxtb	r2, r2
 8002544:	440b      	add	r3, r1
 8002546:	761a      	strb	r2, [r3, #24]
}
 8002548:	bf00      	nop
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr
 8002554:	e000e100 	.word	0xe000e100
 8002558:	e000ed00 	.word	0xe000ed00

0800255c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800255c:	b480      	push	{r7}
 800255e:	b089      	sub	sp, #36	@ 0x24
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f003 0307 	and.w	r3, r3, #7
 800256e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	f1c3 0307 	rsb	r3, r3, #7
 8002576:	2b04      	cmp	r3, #4
 8002578:	bf28      	it	cs
 800257a:	2304      	movcs	r3, #4
 800257c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	3304      	adds	r3, #4
 8002582:	2b06      	cmp	r3, #6
 8002584:	d902      	bls.n	800258c <NVIC_EncodePriority+0x30>
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	3b03      	subs	r3, #3
 800258a:	e000      	b.n	800258e <NVIC_EncodePriority+0x32>
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002590:	f04f 32ff 	mov.w	r2, #4294967295
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	fa02 f303 	lsl.w	r3, r2, r3
 800259a:	43da      	mvns	r2, r3
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	401a      	ands	r2, r3
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025a4:	f04f 31ff 	mov.w	r1, #4294967295
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	fa01 f303 	lsl.w	r3, r1, r3
 80025ae:	43d9      	mvns	r1, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b4:	4313      	orrs	r3, r2
         );
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3724      	adds	r7, #36	@ 0x24
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
	...

080025c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	3b01      	subs	r3, #1
 80025d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025d4:	d301      	bcc.n	80025da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025d6:	2301      	movs	r3, #1
 80025d8:	e00f      	b.n	80025fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025da:	4a0a      	ldr	r2, [pc, #40]	@ (8002604 <SysTick_Config+0x40>)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3b01      	subs	r3, #1
 80025e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025e2:	210f      	movs	r1, #15
 80025e4:	f04f 30ff 	mov.w	r0, #4294967295
 80025e8:	f7ff ff8e 	bl	8002508 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025ec:	4b05      	ldr	r3, [pc, #20]	@ (8002604 <SysTick_Config+0x40>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025f2:	4b04      	ldr	r3, [pc, #16]	@ (8002604 <SysTick_Config+0x40>)
 80025f4:	2207      	movs	r2, #7
 80025f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025f8:	2300      	movs	r3, #0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	e000e010 	.word	0xe000e010

08002608 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f7ff ff47 	bl	80024a4 <__NVIC_SetPriorityGrouping>
}
 8002616:	bf00      	nop
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b086      	sub	sp, #24
 8002622:	af00      	add	r7, sp, #0
 8002624:	4603      	mov	r3, r0
 8002626:	60b9      	str	r1, [r7, #8]
 8002628:	607a      	str	r2, [r7, #4]
 800262a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800262c:	2300      	movs	r3, #0
 800262e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002630:	f7ff ff5c 	bl	80024ec <__NVIC_GetPriorityGrouping>
 8002634:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	68b9      	ldr	r1, [r7, #8]
 800263a:	6978      	ldr	r0, [r7, #20]
 800263c:	f7ff ff8e 	bl	800255c <NVIC_EncodePriority>
 8002640:	4602      	mov	r2, r0
 8002642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002646:	4611      	mov	r1, r2
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff ff5d 	bl	8002508 <__NVIC_SetPriority>
}
 800264e:	bf00      	nop
 8002650:	3718      	adds	r7, #24
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b082      	sub	sp, #8
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f7ff ffb0 	bl	80025c4 <SysTick_Config>
 8002664:	4603      	mov	r3, r0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
	...

08002670 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002670:	b480      	push	{r7}
 8002672:	b087      	sub	sp, #28
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800267a:	2300      	movs	r3, #0
 800267c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800267e:	e160      	b.n	8002942 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	2101      	movs	r1, #1
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	fa01 f303 	lsl.w	r3, r1, r3
 800268c:	4013      	ands	r3, r2
 800268e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2b00      	cmp	r3, #0
 8002694:	f000 8152 	beq.w	800293c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f003 0303 	and.w	r3, r3, #3
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d005      	beq.n	80026b0 <HAL_GPIO_Init+0x40>
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f003 0303 	and.w	r3, r3, #3
 80026ac:	2b02      	cmp	r3, #2
 80026ae:	d130      	bne.n	8002712 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	005b      	lsls	r3, r3, #1
 80026ba:	2203      	movs	r2, #3
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	43db      	mvns	r3, r3
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	4013      	ands	r3, r2
 80026c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	68da      	ldr	r2, [r3, #12]
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	005b      	lsls	r3, r3, #1
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	693a      	ldr	r2, [r7, #16]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026e6:	2201      	movs	r2, #1
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	fa02 f303 	lsl.w	r3, r2, r3
 80026ee:	43db      	mvns	r3, r3
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	4013      	ands	r3, r2
 80026f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	091b      	lsrs	r3, r3, #4
 80026fc:	f003 0201 	and.w	r2, r3, #1
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	fa02 f303 	lsl.w	r3, r2, r3
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	4313      	orrs	r3, r2
 800270a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	693a      	ldr	r2, [r7, #16]
 8002710:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	f003 0303 	and.w	r3, r3, #3
 800271a:	2b03      	cmp	r3, #3
 800271c:	d017      	beq.n	800274e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	2203      	movs	r2, #3
 800272a:	fa02 f303 	lsl.w	r3, r2, r3
 800272e:	43db      	mvns	r3, r3
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	4013      	ands	r3, r2
 8002734:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	689a      	ldr	r2, [r3, #8]
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	005b      	lsls	r3, r3, #1
 800273e:	fa02 f303 	lsl.w	r3, r2, r3
 8002742:	693a      	ldr	r2, [r7, #16]
 8002744:	4313      	orrs	r3, r2
 8002746:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	693a      	ldr	r2, [r7, #16]
 800274c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f003 0303 	and.w	r3, r3, #3
 8002756:	2b02      	cmp	r3, #2
 8002758:	d123      	bne.n	80027a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	08da      	lsrs	r2, r3, #3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	3208      	adds	r2, #8
 8002762:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002766:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	f003 0307 	and.w	r3, r3, #7
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	220f      	movs	r2, #15
 8002772:	fa02 f303 	lsl.w	r3, r2, r3
 8002776:	43db      	mvns	r3, r3
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	4013      	ands	r3, r2
 800277c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	691a      	ldr	r2, [r3, #16]
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	f003 0307 	and.w	r3, r3, #7
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	fa02 f303 	lsl.w	r3, r2, r3
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	4313      	orrs	r3, r2
 8002792:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	08da      	lsrs	r2, r3, #3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	3208      	adds	r2, #8
 800279c:	6939      	ldr	r1, [r7, #16]
 800279e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	2203      	movs	r2, #3
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	43db      	mvns	r3, r3
 80027b4:	693a      	ldr	r2, [r7, #16]
 80027b6:	4013      	ands	r3, r2
 80027b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f003 0203 	and.w	r2, r3, #3
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	005b      	lsls	r3, r3, #1
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	693a      	ldr	r2, [r7, #16]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	f000 80ac 	beq.w	800293c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027e4:	4b5e      	ldr	r3, [pc, #376]	@ (8002960 <HAL_GPIO_Init+0x2f0>)
 80027e6:	699b      	ldr	r3, [r3, #24]
 80027e8:	4a5d      	ldr	r2, [pc, #372]	@ (8002960 <HAL_GPIO_Init+0x2f0>)
 80027ea:	f043 0301 	orr.w	r3, r3, #1
 80027ee:	6193      	str	r3, [r2, #24]
 80027f0:	4b5b      	ldr	r3, [pc, #364]	@ (8002960 <HAL_GPIO_Init+0x2f0>)
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	f003 0301 	and.w	r3, r3, #1
 80027f8:	60bb      	str	r3, [r7, #8]
 80027fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80027fc:	4a59      	ldr	r2, [pc, #356]	@ (8002964 <HAL_GPIO_Init+0x2f4>)
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	089b      	lsrs	r3, r3, #2
 8002802:	3302      	adds	r3, #2
 8002804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002808:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	f003 0303 	and.w	r3, r3, #3
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	220f      	movs	r2, #15
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	43db      	mvns	r3, r3
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	4013      	ands	r3, r2
 800281e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002826:	d025      	beq.n	8002874 <HAL_GPIO_Init+0x204>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	4a4f      	ldr	r2, [pc, #316]	@ (8002968 <HAL_GPIO_Init+0x2f8>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d01f      	beq.n	8002870 <HAL_GPIO_Init+0x200>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	4a4e      	ldr	r2, [pc, #312]	@ (800296c <HAL_GPIO_Init+0x2fc>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d019      	beq.n	800286c <HAL_GPIO_Init+0x1fc>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a4d      	ldr	r2, [pc, #308]	@ (8002970 <HAL_GPIO_Init+0x300>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d013      	beq.n	8002868 <HAL_GPIO_Init+0x1f8>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4a4c      	ldr	r2, [pc, #304]	@ (8002974 <HAL_GPIO_Init+0x304>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d00d      	beq.n	8002864 <HAL_GPIO_Init+0x1f4>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a4b      	ldr	r2, [pc, #300]	@ (8002978 <HAL_GPIO_Init+0x308>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d007      	beq.n	8002860 <HAL_GPIO_Init+0x1f0>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4a4a      	ldr	r2, [pc, #296]	@ (800297c <HAL_GPIO_Init+0x30c>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d101      	bne.n	800285c <HAL_GPIO_Init+0x1ec>
 8002858:	2306      	movs	r3, #6
 800285a:	e00c      	b.n	8002876 <HAL_GPIO_Init+0x206>
 800285c:	2307      	movs	r3, #7
 800285e:	e00a      	b.n	8002876 <HAL_GPIO_Init+0x206>
 8002860:	2305      	movs	r3, #5
 8002862:	e008      	b.n	8002876 <HAL_GPIO_Init+0x206>
 8002864:	2304      	movs	r3, #4
 8002866:	e006      	b.n	8002876 <HAL_GPIO_Init+0x206>
 8002868:	2303      	movs	r3, #3
 800286a:	e004      	b.n	8002876 <HAL_GPIO_Init+0x206>
 800286c:	2302      	movs	r3, #2
 800286e:	e002      	b.n	8002876 <HAL_GPIO_Init+0x206>
 8002870:	2301      	movs	r3, #1
 8002872:	e000      	b.n	8002876 <HAL_GPIO_Init+0x206>
 8002874:	2300      	movs	r3, #0
 8002876:	697a      	ldr	r2, [r7, #20]
 8002878:	f002 0203 	and.w	r2, r2, #3
 800287c:	0092      	lsls	r2, r2, #2
 800287e:	4093      	lsls	r3, r2
 8002880:	693a      	ldr	r2, [r7, #16]
 8002882:	4313      	orrs	r3, r2
 8002884:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002886:	4937      	ldr	r1, [pc, #220]	@ (8002964 <HAL_GPIO_Init+0x2f4>)
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	089b      	lsrs	r3, r3, #2
 800288c:	3302      	adds	r3, #2
 800288e:	693a      	ldr	r2, [r7, #16]
 8002890:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002894:	4b3a      	ldr	r3, [pc, #232]	@ (8002980 <HAL_GPIO_Init+0x310>)
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	43db      	mvns	r3, r3
 800289e:	693a      	ldr	r2, [r7, #16]
 80028a0:	4013      	ands	r3, r2
 80028a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d003      	beq.n	80028b8 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80028b0:	693a      	ldr	r2, [r7, #16]
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80028b8:	4a31      	ldr	r2, [pc, #196]	@ (8002980 <HAL_GPIO_Init+0x310>)
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028be:	4b30      	ldr	r3, [pc, #192]	@ (8002980 <HAL_GPIO_Init+0x310>)
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	43db      	mvns	r3, r3
 80028c8:	693a      	ldr	r2, [r7, #16]
 80028ca:	4013      	ands	r3, r2
 80028cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80028da:	693a      	ldr	r2, [r7, #16]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	4313      	orrs	r3, r2
 80028e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80028e2:	4a27      	ldr	r2, [pc, #156]	@ (8002980 <HAL_GPIO_Init+0x310>)
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028e8:	4b25      	ldr	r3, [pc, #148]	@ (8002980 <HAL_GPIO_Init+0x310>)
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	43db      	mvns	r3, r3
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	4013      	ands	r3, r2
 80028f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d003      	beq.n	800290c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002904:	693a      	ldr	r2, [r7, #16]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	4313      	orrs	r3, r2
 800290a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800290c:	4a1c      	ldr	r2, [pc, #112]	@ (8002980 <HAL_GPIO_Init+0x310>)
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002912:	4b1b      	ldr	r3, [pc, #108]	@ (8002980 <HAL_GPIO_Init+0x310>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	43db      	mvns	r3, r3
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	4013      	ands	r3, r2
 8002920:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d003      	beq.n	8002936 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800292e:	693a      	ldr	r2, [r7, #16]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	4313      	orrs	r3, r2
 8002934:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002936:	4a12      	ldr	r2, [pc, #72]	@ (8002980 <HAL_GPIO_Init+0x310>)
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	3301      	adds	r3, #1
 8002940:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	fa22 f303 	lsr.w	r3, r2, r3
 800294c:	2b00      	cmp	r3, #0
 800294e:	f47f ae97 	bne.w	8002680 <HAL_GPIO_Init+0x10>
  }
}
 8002952:	bf00      	nop
 8002954:	bf00      	nop
 8002956:	371c      	adds	r7, #28
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr
 8002960:	40021000 	.word	0x40021000
 8002964:	40010000 	.word	0x40010000
 8002968:	48000400 	.word	0x48000400
 800296c:	48000800 	.word	0x48000800
 8002970:	48000c00 	.word	0x48000c00
 8002974:	48001000 	.word	0x48001000
 8002978:	48001400 	.word	0x48001400
 800297c:	48001800 	.word	0x48001800
 8002980:	40010400 	.word	0x40010400

08002984 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	460b      	mov	r3, r1
 800298e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	691a      	ldr	r2, [r3, #16]
 8002994:	887b      	ldrh	r3, [r7, #2]
 8002996:	4013      	ands	r3, r2
 8002998:	2b00      	cmp	r3, #0
 800299a:	d002      	beq.n	80029a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800299c:	2301      	movs	r3, #1
 800299e:	73fb      	strb	r3, [r7, #15]
 80029a0:	e001      	b.n	80029a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029a2:	2300      	movs	r3, #0
 80029a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3714      	adds	r7, #20
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	460b      	mov	r3, r1
 80029be:	807b      	strh	r3, [r7, #2]
 80029c0:	4613      	mov	r3, r2
 80029c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029c4:	787b      	ldrb	r3, [r7, #1]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d003      	beq.n	80029d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80029ca:	887a      	ldrh	r2, [r7, #2]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80029d0:	e002      	b.n	80029d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80029d2:	887a      	ldrh	r2, [r7, #2]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029f0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80029f4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029fa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d102      	bne.n	8002a0a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	f001 b80a 	b.w	8003a1e <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a0a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a0e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	f000 8161 	beq.w	8002ce2 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002a20:	4bae      	ldr	r3, [pc, #696]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f003 030c 	and.w	r3, r3, #12
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d00c      	beq.n	8002a46 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a2c:	4bab      	ldr	r3, [pc, #684]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f003 030c 	and.w	r3, r3, #12
 8002a34:	2b08      	cmp	r3, #8
 8002a36:	d157      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x104>
 8002a38:	4ba8      	ldr	r3, [pc, #672]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8002a40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a44:	d150      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x104>
 8002a46:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a4a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a4e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002a52:	fa93 f3a3 	rbit	r3, r3
 8002a56:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002a5a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a5e:	fab3 f383 	clz	r3, r3
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	2b3f      	cmp	r3, #63	@ 0x3f
 8002a66:	d802      	bhi.n	8002a6e <HAL_RCC_OscConfig+0x8a>
 8002a68:	4b9c      	ldr	r3, [pc, #624]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	e015      	b.n	8002a9a <HAL_RCC_OscConfig+0xb6>
 8002a6e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a72:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a76:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8002a7a:	fa93 f3a3 	rbit	r3, r3
 8002a7e:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8002a82:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a86:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002a8a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8002a8e:	fa93 f3a3 	rbit	r3, r3
 8002a92:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002a96:	4b91      	ldr	r3, [pc, #580]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a9a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002a9e:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8002aa2:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8002aa6:	fa92 f2a2 	rbit	r2, r2
 8002aaa:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8002aae:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002ab2:	fab2 f282 	clz	r2, r2
 8002ab6:	b2d2      	uxtb	r2, r2
 8002ab8:	f042 0220 	orr.w	r2, r2, #32
 8002abc:	b2d2      	uxtb	r2, r2
 8002abe:	f002 021f 	and.w	r2, r2, #31
 8002ac2:	2101      	movs	r1, #1
 8002ac4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ac8:	4013      	ands	r3, r2
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 8108 	beq.w	8002ce0 <HAL_RCC_OscConfig+0x2fc>
 8002ad0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ad4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	f040 80ff 	bne.w	8002ce0 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	f000 bf9b 	b.w	8003a1e <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ae8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aec:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002af8:	d106      	bne.n	8002b08 <HAL_RCC_OscConfig+0x124>
 8002afa:	4b78      	ldr	r3, [pc, #480]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a77      	ldr	r2, [pc, #476]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002b00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b04:	6013      	str	r3, [r2, #0]
 8002b06:	e036      	b.n	8002b76 <HAL_RCC_OscConfig+0x192>
 8002b08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b0c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d10c      	bne.n	8002b32 <HAL_RCC_OscConfig+0x14e>
 8002b18:	4b70      	ldr	r3, [pc, #448]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a6f      	ldr	r2, [pc, #444]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002b1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b22:	6013      	str	r3, [r2, #0]
 8002b24:	4b6d      	ldr	r3, [pc, #436]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a6c      	ldr	r2, [pc, #432]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002b2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b2e:	6013      	str	r3, [r2, #0]
 8002b30:	e021      	b.n	8002b76 <HAL_RCC_OscConfig+0x192>
 8002b32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b36:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b42:	d10c      	bne.n	8002b5e <HAL_RCC_OscConfig+0x17a>
 8002b44:	4b65      	ldr	r3, [pc, #404]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a64      	ldr	r2, [pc, #400]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002b4a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b4e:	6013      	str	r3, [r2, #0]
 8002b50:	4b62      	ldr	r3, [pc, #392]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a61      	ldr	r2, [pc, #388]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002b56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b5a:	6013      	str	r3, [r2, #0]
 8002b5c:	e00b      	b.n	8002b76 <HAL_RCC_OscConfig+0x192>
 8002b5e:	4b5f      	ldr	r3, [pc, #380]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a5e      	ldr	r2, [pc, #376]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002b64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b68:	6013      	str	r3, [r2, #0]
 8002b6a:	4b5c      	ldr	r3, [pc, #368]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a5b      	ldr	r2, [pc, #364]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002b70:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b74:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b7a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d054      	beq.n	8002c30 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b86:	f7fe fc99 	bl	80014bc <HAL_GetTick>
 8002b8a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b8e:	e00a      	b.n	8002ba6 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b90:	f7fe fc94 	bl	80014bc <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	2b64      	cmp	r3, #100	@ 0x64
 8002b9e:	d902      	bls.n	8002ba6 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	f000 bf3c 	b.w	8003a1e <HAL_RCC_OscConfig+0x103a>
 8002ba6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002baa:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bae:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8002bb2:	fa93 f3a3 	rbit	r3, r3
 8002bb6:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8002bba:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bbe:	fab3 f383 	clz	r3, r3
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	2b3f      	cmp	r3, #63	@ 0x3f
 8002bc6:	d802      	bhi.n	8002bce <HAL_RCC_OscConfig+0x1ea>
 8002bc8:	4b44      	ldr	r3, [pc, #272]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	e015      	b.n	8002bfa <HAL_RCC_OscConfig+0x216>
 8002bce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bd2:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8002bda:	fa93 f3a3 	rbit	r3, r3
 8002bde:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8002be2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002be6:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002bea:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8002bee:	fa93 f3a3 	rbit	r3, r3
 8002bf2:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002bf6:	4b39      	ldr	r3, [pc, #228]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bfa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002bfe:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8002c02:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8002c06:	fa92 f2a2 	rbit	r2, r2
 8002c0a:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8002c0e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002c12:	fab2 f282 	clz	r2, r2
 8002c16:	b2d2      	uxtb	r2, r2
 8002c18:	f042 0220 	orr.w	r2, r2, #32
 8002c1c:	b2d2      	uxtb	r2, r2
 8002c1e:	f002 021f 	and.w	r2, r2, #31
 8002c22:	2101      	movs	r1, #1
 8002c24:	fa01 f202 	lsl.w	r2, r1, r2
 8002c28:	4013      	ands	r3, r2
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d0b0      	beq.n	8002b90 <HAL_RCC_OscConfig+0x1ac>
 8002c2e:	e058      	b.n	8002ce2 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c30:	f7fe fc44 	bl	80014bc <HAL_GetTick>
 8002c34:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c38:	e00a      	b.n	8002c50 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c3a:	f7fe fc3f 	bl	80014bc <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	2b64      	cmp	r3, #100	@ 0x64
 8002c48:	d902      	bls.n	8002c50 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	f000 bee7 	b.w	8003a1e <HAL_RCC_OscConfig+0x103a>
 8002c50:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c54:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c58:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8002c5c:	fa93 f3a3 	rbit	r3, r3
 8002c60:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8002c64:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c68:	fab3 f383 	clz	r3, r3
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c70:	d802      	bhi.n	8002c78 <HAL_RCC_OscConfig+0x294>
 8002c72:	4b1a      	ldr	r3, [pc, #104]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	e015      	b.n	8002ca4 <HAL_RCC_OscConfig+0x2c0>
 8002c78:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c7c:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c80:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8002c84:	fa93 f3a3 	rbit	r3, r3
 8002c88:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8002c8c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c90:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002c94:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8002c98:	fa93 f3a3 	rbit	r3, r3
 8002c9c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002ca0:	4b0e      	ldr	r3, [pc, #56]	@ (8002cdc <HAL_RCC_OscConfig+0x2f8>)
 8002ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002ca8:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8002cac:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8002cb0:	fa92 f2a2 	rbit	r2, r2
 8002cb4:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8002cb8:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002cbc:	fab2 f282 	clz	r2, r2
 8002cc0:	b2d2      	uxtb	r2, r2
 8002cc2:	f042 0220 	orr.w	r2, r2, #32
 8002cc6:	b2d2      	uxtb	r2, r2
 8002cc8:	f002 021f 	and.w	r2, r2, #31
 8002ccc:	2101      	movs	r1, #1
 8002cce:	fa01 f202 	lsl.w	r2, r1, r2
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d1b0      	bne.n	8002c3a <HAL_RCC_OscConfig+0x256>
 8002cd8:	e003      	b.n	8002ce2 <HAL_RCC_OscConfig+0x2fe>
 8002cda:	bf00      	nop
 8002cdc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ce0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ce2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ce6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	f000 816d 	beq.w	8002fd2 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002cf8:	4bcd      	ldr	r3, [pc, #820]	@ (8003030 <HAL_RCC_OscConfig+0x64c>)
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f003 030c 	and.w	r3, r3, #12
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d00c      	beq.n	8002d1e <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002d04:	4bca      	ldr	r3, [pc, #808]	@ (8003030 <HAL_RCC_OscConfig+0x64c>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f003 030c 	and.w	r3, r3, #12
 8002d0c:	2b08      	cmp	r3, #8
 8002d0e:	d16e      	bne.n	8002dee <HAL_RCC_OscConfig+0x40a>
 8002d10:	4bc7      	ldr	r3, [pc, #796]	@ (8003030 <HAL_RCC_OscConfig+0x64c>)
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8002d18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d1c:	d167      	bne.n	8002dee <HAL_RCC_OscConfig+0x40a>
 8002d1e:	2302      	movs	r3, #2
 8002d20:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d24:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002d28:	fa93 f3a3 	rbit	r3, r3
 8002d2c:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8002d30:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d34:	fab3 f383 	clz	r3, r3
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d3c:	d802      	bhi.n	8002d44 <HAL_RCC_OscConfig+0x360>
 8002d3e:	4bbc      	ldr	r3, [pc, #752]	@ (8003030 <HAL_RCC_OscConfig+0x64c>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	e013      	b.n	8002d6c <HAL_RCC_OscConfig+0x388>
 8002d44:	2302      	movs	r3, #2
 8002d46:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8002d4e:	fa93 f3a3 	rbit	r3, r3
 8002d52:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8002d56:	2302      	movs	r3, #2
 8002d58:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002d5c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8002d60:	fa93 f3a3 	rbit	r3, r3
 8002d64:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002d68:	4bb1      	ldr	r3, [pc, #708]	@ (8003030 <HAL_RCC_OscConfig+0x64c>)
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6c:	2202      	movs	r2, #2
 8002d6e:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8002d72:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8002d76:	fa92 f2a2 	rbit	r2, r2
 8002d7a:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8002d7e:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002d82:	fab2 f282 	clz	r2, r2
 8002d86:	b2d2      	uxtb	r2, r2
 8002d88:	f042 0220 	orr.w	r2, r2, #32
 8002d8c:	b2d2      	uxtb	r2, r2
 8002d8e:	f002 021f 	and.w	r2, r2, #31
 8002d92:	2101      	movs	r1, #1
 8002d94:	fa01 f202 	lsl.w	r2, r1, r2
 8002d98:	4013      	ands	r3, r2
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00a      	beq.n	8002db4 <HAL_RCC_OscConfig+0x3d0>
 8002d9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002da2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d002      	beq.n	8002db4 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	f000 be35 	b.w	8003a1e <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002db4:	4b9e      	ldr	r3, [pc, #632]	@ (8003030 <HAL_RCC_OscConfig+0x64c>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002dbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dc0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	691b      	ldr	r3, [r3, #16]
 8002dc8:	21f8      	movs	r1, #248	@ 0xf8
 8002dca:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dce:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8002dd2:	fa91 f1a1 	rbit	r1, r1
 8002dd6:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8002dda:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002dde:	fab1 f181 	clz	r1, r1
 8002de2:	b2c9      	uxtb	r1, r1
 8002de4:	408b      	lsls	r3, r1
 8002de6:	4992      	ldr	r1, [pc, #584]	@ (8003030 <HAL_RCC_OscConfig+0x64c>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dec:	e0f1      	b.n	8002fd2 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002dee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002df2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	f000 8083 	beq.w	8002f06 <HAL_RCC_OscConfig+0x522>
 8002e00:	2301      	movs	r3, #1
 8002e02:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e06:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8002e0a:	fa93 f3a3 	rbit	r3, r3
 8002e0e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8002e12:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e16:	fab3 f383 	clz	r3, r3
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002e20:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	461a      	mov	r2, r3
 8002e28:	2301      	movs	r3, #1
 8002e2a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e2c:	f7fe fb46 	bl	80014bc <HAL_GetTick>
 8002e30:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e34:	e00a      	b.n	8002e4c <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e36:	f7fe fb41 	bl	80014bc <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d902      	bls.n	8002e4c <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	f000 bde9 	b.w	8003a1e <HAL_RCC_OscConfig+0x103a>
 8002e4c:	2302      	movs	r3, #2
 8002e4e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e52:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8002e56:	fa93 f3a3 	rbit	r3, r3
 8002e5a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8002e5e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e62:	fab3 f383 	clz	r3, r3
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e6a:	d802      	bhi.n	8002e72 <HAL_RCC_OscConfig+0x48e>
 8002e6c:	4b70      	ldr	r3, [pc, #448]	@ (8003030 <HAL_RCC_OscConfig+0x64c>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	e013      	b.n	8002e9a <HAL_RCC_OscConfig+0x4b6>
 8002e72:	2302      	movs	r3, #2
 8002e74:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e78:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8002e7c:	fa93 f3a3 	rbit	r3, r3
 8002e80:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8002e84:	2302      	movs	r3, #2
 8002e86:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002e8a:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8002e8e:	fa93 f3a3 	rbit	r3, r3
 8002e92:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002e96:	4b66      	ldr	r3, [pc, #408]	@ (8003030 <HAL_RCC_OscConfig+0x64c>)
 8002e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e9a:	2202      	movs	r2, #2
 8002e9c:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8002ea0:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8002ea4:	fa92 f2a2 	rbit	r2, r2
 8002ea8:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8002eac:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002eb0:	fab2 f282 	clz	r2, r2
 8002eb4:	b2d2      	uxtb	r2, r2
 8002eb6:	f042 0220 	orr.w	r2, r2, #32
 8002eba:	b2d2      	uxtb	r2, r2
 8002ebc:	f002 021f 	and.w	r2, r2, #31
 8002ec0:	2101      	movs	r1, #1
 8002ec2:	fa01 f202 	lsl.w	r2, r1, r2
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d0b4      	beq.n	8002e36 <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ecc:	4b58      	ldr	r3, [pc, #352]	@ (8003030 <HAL_RCC_OscConfig+0x64c>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ed4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ed8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	691b      	ldr	r3, [r3, #16]
 8002ee0:	21f8      	movs	r1, #248	@ 0xf8
 8002ee2:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee6:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8002eea:	fa91 f1a1 	rbit	r1, r1
 8002eee:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8002ef2:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002ef6:	fab1 f181 	clz	r1, r1
 8002efa:	b2c9      	uxtb	r1, r1
 8002efc:	408b      	lsls	r3, r1
 8002efe:	494c      	ldr	r1, [pc, #304]	@ (8003030 <HAL_RCC_OscConfig+0x64c>)
 8002f00:	4313      	orrs	r3, r2
 8002f02:	600b      	str	r3, [r1, #0]
 8002f04:	e065      	b.n	8002fd2 <HAL_RCC_OscConfig+0x5ee>
 8002f06:	2301      	movs	r3, #1
 8002f08:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f0c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002f10:	fa93 f3a3 	rbit	r3, r3
 8002f14:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8002f18:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f1c:	fab3 f383 	clz	r3, r3
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002f26:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	2300      	movs	r3, #0
 8002f30:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f32:	f7fe fac3 	bl	80014bc <HAL_GetTick>
 8002f36:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f3a:	e00a      	b.n	8002f52 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f3c:	f7fe fabe 	bl	80014bc <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d902      	bls.n	8002f52 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	f000 bd66 	b.w	8003a1e <HAL_RCC_OscConfig+0x103a>
 8002f52:	2302      	movs	r3, #2
 8002f54:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f58:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002f5c:	fa93 f3a3 	rbit	r3, r3
 8002f60:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8002f64:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f68:	fab3 f383 	clz	r3, r3
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f70:	d802      	bhi.n	8002f78 <HAL_RCC_OscConfig+0x594>
 8002f72:	4b2f      	ldr	r3, [pc, #188]	@ (8003030 <HAL_RCC_OscConfig+0x64c>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	e013      	b.n	8002fa0 <HAL_RCC_OscConfig+0x5bc>
 8002f78:	2302      	movs	r3, #2
 8002f7a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002f82:	fa93 f3a3 	rbit	r3, r3
 8002f86:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002f90:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002f94:	fa93 f3a3 	rbit	r3, r3
 8002f98:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002f9c:	4b24      	ldr	r3, [pc, #144]	@ (8003030 <HAL_RCC_OscConfig+0x64c>)
 8002f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa0:	2202      	movs	r2, #2
 8002fa2:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8002fa6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8002faa:	fa92 f2a2 	rbit	r2, r2
 8002fae:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8002fb2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002fb6:	fab2 f282 	clz	r2, r2
 8002fba:	b2d2      	uxtb	r2, r2
 8002fbc:	f042 0220 	orr.w	r2, r2, #32
 8002fc0:	b2d2      	uxtb	r2, r2
 8002fc2:	f002 021f 	and.w	r2, r2, #31
 8002fc6:	2101      	movs	r1, #1
 8002fc8:	fa01 f202 	lsl.w	r2, r1, r2
 8002fcc:	4013      	ands	r3, r2
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d1b4      	bne.n	8002f3c <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fd2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fd6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0308 	and.w	r3, r3, #8
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	f000 8119 	beq.w	800321a <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fe8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fec:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	695b      	ldr	r3, [r3, #20]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	f000 8082 	beq.w	80030fe <HAL_RCC_OscConfig+0x71a>
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003004:	fa93 f3a3 	rbit	r3, r3
 8003008:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 800300c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003010:	fab3 f383 	clz	r3, r3
 8003014:	b2db      	uxtb	r3, r3
 8003016:	461a      	mov	r2, r3
 8003018:	4b06      	ldr	r3, [pc, #24]	@ (8003034 <HAL_RCC_OscConfig+0x650>)
 800301a:	4413      	add	r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	461a      	mov	r2, r3
 8003020:	2301      	movs	r3, #1
 8003022:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003024:	f7fe fa4a 	bl	80014bc <HAL_GetTick>
 8003028:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800302c:	e00f      	b.n	800304e <HAL_RCC_OscConfig+0x66a>
 800302e:	bf00      	nop
 8003030:	40021000 	.word	0x40021000
 8003034:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003038:	f7fe fa40 	bl	80014bc <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003042:	1ad3      	subs	r3, r2, r3
 8003044:	2b02      	cmp	r3, #2
 8003046:	d902      	bls.n	800304e <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 8003048:	2303      	movs	r3, #3
 800304a:	f000 bce8 	b.w	8003a1e <HAL_RCC_OscConfig+0x103a>
 800304e:	2302      	movs	r3, #2
 8003050:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003054:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003058:	fa93 f2a3 	rbit	r2, r3
 800305c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003060:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003064:	601a      	str	r2, [r3, #0]
 8003066:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800306a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800306e:	2202      	movs	r2, #2
 8003070:	601a      	str	r2, [r3, #0]
 8003072:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003076:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	fa93 f2a3 	rbit	r2, r3
 8003080:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003084:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003088:	601a      	str	r2, [r3, #0]
 800308a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800308e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003092:	2202      	movs	r2, #2
 8003094:	601a      	str	r2, [r3, #0]
 8003096:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800309a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	fa93 f2a3 	rbit	r2, r3
 80030a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030a8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80030ac:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ae:	4bb0      	ldr	r3, [pc, #704]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 80030b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80030b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030b6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80030ba:	2102      	movs	r1, #2
 80030bc:	6019      	str	r1, [r3, #0]
 80030be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030c2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	fa93 f1a3 	rbit	r1, r3
 80030cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030d0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80030d4:	6019      	str	r1, [r3, #0]
  return result;
 80030d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030da:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	fab3 f383 	clz	r3, r3
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	f003 031f 	and.w	r3, r3, #31
 80030f0:	2101      	movs	r1, #1
 80030f2:	fa01 f303 	lsl.w	r3, r1, r3
 80030f6:	4013      	ands	r3, r2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d09d      	beq.n	8003038 <HAL_RCC_OscConfig+0x654>
 80030fc:	e08d      	b.n	800321a <HAL_RCC_OscConfig+0x836>
 80030fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003102:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003106:	2201      	movs	r2, #1
 8003108:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800310a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800310e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	fa93 f2a3 	rbit	r2, r3
 8003118:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800311c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003120:	601a      	str	r2, [r3, #0]
  return result;
 8003122:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003126:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800312a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800312c:	fab3 f383 	clz	r3, r3
 8003130:	b2db      	uxtb	r3, r3
 8003132:	461a      	mov	r2, r3
 8003134:	4b8f      	ldr	r3, [pc, #572]	@ (8003374 <HAL_RCC_OscConfig+0x990>)
 8003136:	4413      	add	r3, r2
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	461a      	mov	r2, r3
 800313c:	2300      	movs	r3, #0
 800313e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003140:	f7fe f9bc 	bl	80014bc <HAL_GetTick>
 8003144:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003148:	e00a      	b.n	8003160 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800314a:	f7fe f9b7 	bl	80014bc <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	2b02      	cmp	r3, #2
 8003158:	d902      	bls.n	8003160 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	f000 bc5f 	b.w	8003a1e <HAL_RCC_OscConfig+0x103a>
 8003160:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003164:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003168:	2202      	movs	r2, #2
 800316a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800316c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003170:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	fa93 f2a3 	rbit	r2, r3
 800317a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800317e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003182:	601a      	str	r2, [r3, #0]
 8003184:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003188:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800318c:	2202      	movs	r2, #2
 800318e:	601a      	str	r2, [r3, #0]
 8003190:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003194:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	fa93 f2a3 	rbit	r2, r3
 800319e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031a2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80031a6:	601a      	str	r2, [r3, #0]
 80031a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031ac:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80031b0:	2202      	movs	r2, #2
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031b8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	fa93 f2a3 	rbit	r2, r3
 80031c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031c6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80031ca:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031cc:	4b68      	ldr	r3, [pc, #416]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 80031ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031d4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80031d8:	2102      	movs	r1, #2
 80031da:	6019      	str	r1, [r3, #0]
 80031dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031e0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	fa93 f1a3 	rbit	r1, r3
 80031ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031ee:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80031f2:	6019      	str	r1, [r3, #0]
  return result;
 80031f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031f8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	fab3 f383 	clz	r3, r3
 8003202:	b2db      	uxtb	r3, r3
 8003204:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003208:	b2db      	uxtb	r3, r3
 800320a:	f003 031f 	and.w	r3, r3, #31
 800320e:	2101      	movs	r1, #1
 8003210:	fa01 f303 	lsl.w	r3, r1, r3
 8003214:	4013      	ands	r3, r2
 8003216:	2b00      	cmp	r3, #0
 8003218:	d197      	bne.n	800314a <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800321a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800321e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0304 	and.w	r3, r3, #4
 800322a:	2b00      	cmp	r3, #0
 800322c:	f000 819c 	beq.w	8003568 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003230:	2300      	movs	r3, #0
 8003232:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003236:	4b4e      	ldr	r3, [pc, #312]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 8003238:	69db      	ldr	r3, [r3, #28]
 800323a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d116      	bne.n	8003270 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003242:	4b4b      	ldr	r3, [pc, #300]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 8003244:	69db      	ldr	r3, [r3, #28]
 8003246:	4a4a      	ldr	r2, [pc, #296]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 8003248:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800324c:	61d3      	str	r3, [r2, #28]
 800324e:	4b48      	ldr	r3, [pc, #288]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 8003250:	69db      	ldr	r3, [r3, #28]
 8003252:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003256:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800325a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800325e:	601a      	str	r2, [r3, #0]
 8003260:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003264:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003268:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800326a:	2301      	movs	r3, #1
 800326c:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003270:	4b41      	ldr	r3, [pc, #260]	@ (8003378 <HAL_RCC_OscConfig+0x994>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003278:	2b00      	cmp	r3, #0
 800327a:	d11a      	bne.n	80032b2 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800327c:	4b3e      	ldr	r3, [pc, #248]	@ (8003378 <HAL_RCC_OscConfig+0x994>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a3d      	ldr	r2, [pc, #244]	@ (8003378 <HAL_RCC_OscConfig+0x994>)
 8003282:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003286:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003288:	f7fe f918 	bl	80014bc <HAL_GetTick>
 800328c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003290:	e009      	b.n	80032a6 <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003292:	f7fe f913 	bl	80014bc <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	2b64      	cmp	r3, #100	@ 0x64
 80032a0:	d901      	bls.n	80032a6 <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e3bb      	b.n	8003a1e <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032a6:	4b34      	ldr	r3, [pc, #208]	@ (8003378 <HAL_RCC_OscConfig+0x994>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d0ef      	beq.n	8003292 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032b6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d106      	bne.n	80032d0 <HAL_RCC_OscConfig+0x8ec>
 80032c2:	4b2b      	ldr	r3, [pc, #172]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 80032c4:	6a1b      	ldr	r3, [r3, #32]
 80032c6:	4a2a      	ldr	r2, [pc, #168]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 80032c8:	f043 0301 	orr.w	r3, r3, #1
 80032cc:	6213      	str	r3, [r2, #32]
 80032ce:	e035      	b.n	800333c <HAL_RCC_OscConfig+0x958>
 80032d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032d4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d10c      	bne.n	80032fa <HAL_RCC_OscConfig+0x916>
 80032e0:	4b23      	ldr	r3, [pc, #140]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	4a22      	ldr	r2, [pc, #136]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 80032e6:	f023 0301 	bic.w	r3, r3, #1
 80032ea:	6213      	str	r3, [r2, #32]
 80032ec:	4b20      	ldr	r3, [pc, #128]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 80032ee:	6a1b      	ldr	r3, [r3, #32]
 80032f0:	4a1f      	ldr	r2, [pc, #124]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 80032f2:	f023 0304 	bic.w	r3, r3, #4
 80032f6:	6213      	str	r3, [r2, #32]
 80032f8:	e020      	b.n	800333c <HAL_RCC_OscConfig+0x958>
 80032fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032fe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	2b05      	cmp	r3, #5
 8003308:	d10c      	bne.n	8003324 <HAL_RCC_OscConfig+0x940>
 800330a:	4b19      	ldr	r3, [pc, #100]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 800330c:	6a1b      	ldr	r3, [r3, #32]
 800330e:	4a18      	ldr	r2, [pc, #96]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 8003310:	f043 0304 	orr.w	r3, r3, #4
 8003314:	6213      	str	r3, [r2, #32]
 8003316:	4b16      	ldr	r3, [pc, #88]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 8003318:	6a1b      	ldr	r3, [r3, #32]
 800331a:	4a15      	ldr	r2, [pc, #84]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 800331c:	f043 0301 	orr.w	r3, r3, #1
 8003320:	6213      	str	r3, [r2, #32]
 8003322:	e00b      	b.n	800333c <HAL_RCC_OscConfig+0x958>
 8003324:	4b12      	ldr	r3, [pc, #72]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 8003326:	6a1b      	ldr	r3, [r3, #32]
 8003328:	4a11      	ldr	r2, [pc, #68]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 800332a:	f023 0301 	bic.w	r3, r3, #1
 800332e:	6213      	str	r3, [r2, #32]
 8003330:	4b0f      	ldr	r3, [pc, #60]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 8003332:	6a1b      	ldr	r3, [r3, #32]
 8003334:	4a0e      	ldr	r2, [pc, #56]	@ (8003370 <HAL_RCC_OscConfig+0x98c>)
 8003336:	f023 0304 	bic.w	r3, r3, #4
 800333a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800333c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003340:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	2b00      	cmp	r3, #0
 800334a:	f000 8085 	beq.w	8003458 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800334e:	f7fe f8b5 	bl	80014bc <HAL_GetTick>
 8003352:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003356:	e011      	b.n	800337c <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003358:	f7fe f8b0 	bl	80014bc <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003368:	4293      	cmp	r3, r2
 800336a:	d907      	bls.n	800337c <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e356      	b.n	8003a1e <HAL_RCC_OscConfig+0x103a>
 8003370:	40021000 	.word	0x40021000
 8003374:	10908120 	.word	0x10908120
 8003378:	40007000 	.word	0x40007000
 800337c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003380:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003384:	2202      	movs	r2, #2
 8003386:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003388:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800338c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	fa93 f2a3 	rbit	r2, r3
 8003396:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800339a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800339e:	601a      	str	r2, [r3, #0]
 80033a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033a4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80033a8:	2202      	movs	r2, #2
 80033aa:	601a      	str	r2, [r3, #0]
 80033ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033b0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	fa93 f2a3 	rbit	r2, r3
 80033ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033be:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80033c2:	601a      	str	r2, [r3, #0]
  return result;
 80033c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033c8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80033cc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033ce:	fab3 f383 	clz	r3, r3
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d102      	bne.n	80033e4 <HAL_RCC_OscConfig+0xa00>
 80033de:	4b98      	ldr	r3, [pc, #608]	@ (8003640 <HAL_RCC_OscConfig+0xc5c>)
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	e013      	b.n	800340c <HAL_RCC_OscConfig+0xa28>
 80033e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033e8:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80033ec:	2202      	movs	r2, #2
 80033ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033f4:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	fa93 f2a3 	rbit	r2, r3
 80033fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003402:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8003406:	601a      	str	r2, [r3, #0]
 8003408:	4b8d      	ldr	r3, [pc, #564]	@ (8003640 <HAL_RCC_OscConfig+0xc5c>)
 800340a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003410:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003414:	2102      	movs	r1, #2
 8003416:	6011      	str	r1, [r2, #0]
 8003418:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800341c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003420:	6812      	ldr	r2, [r2, #0]
 8003422:	fa92 f1a2 	rbit	r1, r2
 8003426:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800342a:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800342e:	6011      	str	r1, [r2, #0]
  return result;
 8003430:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003434:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8003438:	6812      	ldr	r2, [r2, #0]
 800343a:	fab2 f282 	clz	r2, r2
 800343e:	b2d2      	uxtb	r2, r2
 8003440:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003444:	b2d2      	uxtb	r2, r2
 8003446:	f002 021f 	and.w	r2, r2, #31
 800344a:	2101      	movs	r1, #1
 800344c:	fa01 f202 	lsl.w	r2, r1, r2
 8003450:	4013      	ands	r3, r2
 8003452:	2b00      	cmp	r3, #0
 8003454:	d080      	beq.n	8003358 <HAL_RCC_OscConfig+0x974>
 8003456:	e07d      	b.n	8003554 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003458:	f7fe f830 	bl	80014bc <HAL_GetTick>
 800345c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003460:	e00b      	b.n	800347a <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003462:	f7fe f82b 	bl	80014bc <HAL_GetTick>
 8003466:	4602      	mov	r2, r0
 8003468:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003472:	4293      	cmp	r3, r2
 8003474:	d901      	bls.n	800347a <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e2d1      	b.n	8003a1e <HAL_RCC_OscConfig+0x103a>
 800347a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800347e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003482:	2202      	movs	r2, #2
 8003484:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003486:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800348a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	fa93 f2a3 	rbit	r2, r3
 8003494:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003498:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800349c:	601a      	str	r2, [r3, #0]
 800349e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034a2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80034a6:	2202      	movs	r2, #2
 80034a8:	601a      	str	r2, [r3, #0]
 80034aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034ae:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	fa93 f2a3 	rbit	r2, r3
 80034b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034bc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80034c0:	601a      	str	r2, [r3, #0]
  return result;
 80034c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034c6:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80034ca:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034cc:	fab3 f383 	clz	r3, r3
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d102      	bne.n	80034e2 <HAL_RCC_OscConfig+0xafe>
 80034dc:	4b58      	ldr	r3, [pc, #352]	@ (8003640 <HAL_RCC_OscConfig+0xc5c>)
 80034de:	6a1b      	ldr	r3, [r3, #32]
 80034e0:	e013      	b.n	800350a <HAL_RCC_OscConfig+0xb26>
 80034e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034e6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80034ea:	2202      	movs	r2, #2
 80034ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034f2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	fa93 f2a3 	rbit	r2, r3
 80034fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003500:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8003504:	601a      	str	r2, [r3, #0]
 8003506:	4b4e      	ldr	r3, [pc, #312]	@ (8003640 <HAL_RCC_OscConfig+0xc5c>)
 8003508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800350e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003512:	2102      	movs	r1, #2
 8003514:	6011      	str	r1, [r2, #0]
 8003516:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800351a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800351e:	6812      	ldr	r2, [r2, #0]
 8003520:	fa92 f1a2 	rbit	r1, r2
 8003524:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003528:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800352c:	6011      	str	r1, [r2, #0]
  return result;
 800352e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003532:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8003536:	6812      	ldr	r2, [r2, #0]
 8003538:	fab2 f282 	clz	r2, r2
 800353c:	b2d2      	uxtb	r2, r2
 800353e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003542:	b2d2      	uxtb	r2, r2
 8003544:	f002 021f 	and.w	r2, r2, #31
 8003548:	2101      	movs	r1, #1
 800354a:	fa01 f202 	lsl.w	r2, r1, r2
 800354e:	4013      	ands	r3, r2
 8003550:	2b00      	cmp	r3, #0
 8003552:	d186      	bne.n	8003462 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003554:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8003558:	2b01      	cmp	r3, #1
 800355a:	d105      	bne.n	8003568 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800355c:	4b38      	ldr	r3, [pc, #224]	@ (8003640 <HAL_RCC_OscConfig+0xc5c>)
 800355e:	69db      	ldr	r3, [r3, #28]
 8003560:	4a37      	ldr	r2, [pc, #220]	@ (8003640 <HAL_RCC_OscConfig+0xc5c>)
 8003562:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003566:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003568:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800356c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	699b      	ldr	r3, [r3, #24]
 8003574:	2b00      	cmp	r3, #0
 8003576:	f000 8251 	beq.w	8003a1c <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800357a:	4b31      	ldr	r3, [pc, #196]	@ (8003640 <HAL_RCC_OscConfig+0xc5c>)
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f003 030c 	and.w	r3, r3, #12
 8003582:	2b08      	cmp	r3, #8
 8003584:	f000 820f 	beq.w	80039a6 <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003588:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800358c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	699b      	ldr	r3, [r3, #24]
 8003594:	2b02      	cmp	r3, #2
 8003596:	f040 8165 	bne.w	8003864 <HAL_RCC_OscConfig+0xe80>
 800359a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800359e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80035a2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80035a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035ac:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	fa93 f2a3 	rbit	r2, r3
 80035b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035ba:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80035be:	601a      	str	r2, [r3, #0]
  return result;
 80035c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035c4:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80035c8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035ca:	fab3 f383 	clz	r3, r3
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80035d4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	461a      	mov	r2, r3
 80035dc:	2300      	movs	r3, #0
 80035de:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e0:	f7fd ff6c 	bl	80014bc <HAL_GetTick>
 80035e4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035e8:	e009      	b.n	80035fe <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035ea:	f7fd ff67 	bl	80014bc <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d901      	bls.n	80035fe <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e20f      	b.n	8003a1e <HAL_RCC_OscConfig+0x103a>
 80035fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003602:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003606:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800360a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800360c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003610:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	fa93 f2a3 	rbit	r2, r3
 800361a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800361e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003622:	601a      	str	r2, [r3, #0]
  return result;
 8003624:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003628:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800362c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800362e:	fab3 f383 	clz	r3, r3
 8003632:	b2db      	uxtb	r3, r3
 8003634:	2b3f      	cmp	r3, #63	@ 0x3f
 8003636:	d805      	bhi.n	8003644 <HAL_RCC_OscConfig+0xc60>
 8003638:	4b01      	ldr	r3, [pc, #4]	@ (8003640 <HAL_RCC_OscConfig+0xc5c>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	e02a      	b.n	8003694 <HAL_RCC_OscConfig+0xcb0>
 800363e:	bf00      	nop
 8003640:	40021000 	.word	0x40021000
 8003644:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003648:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800364c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003650:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003652:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003656:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	fa93 f2a3 	rbit	r2, r3
 8003660:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003664:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003668:	601a      	str	r2, [r3, #0]
 800366a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800366e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003672:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003676:	601a      	str	r2, [r3, #0]
 8003678:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800367c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	fa93 f2a3 	rbit	r2, r3
 8003686:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800368a:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800368e:	601a      	str	r2, [r3, #0]
 8003690:	4bca      	ldr	r3, [pc, #808]	@ (80039bc <HAL_RCC_OscConfig+0xfd8>)
 8003692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003694:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003698:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800369c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80036a0:	6011      	str	r1, [r2, #0]
 80036a2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80036a6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80036aa:	6812      	ldr	r2, [r2, #0]
 80036ac:	fa92 f1a2 	rbit	r1, r2
 80036b0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80036b4:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80036b8:	6011      	str	r1, [r2, #0]
  return result;
 80036ba:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80036be:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80036c2:	6812      	ldr	r2, [r2, #0]
 80036c4:	fab2 f282 	clz	r2, r2
 80036c8:	b2d2      	uxtb	r2, r2
 80036ca:	f042 0220 	orr.w	r2, r2, #32
 80036ce:	b2d2      	uxtb	r2, r2
 80036d0:	f002 021f 	and.w	r2, r2, #31
 80036d4:	2101      	movs	r1, #1
 80036d6:	fa01 f202 	lsl.w	r2, r1, r2
 80036da:	4013      	ands	r3, r2
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d184      	bne.n	80035ea <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036e0:	4bb6      	ldr	r3, [pc, #728]	@ (80039bc <HAL_RCC_OscConfig+0xfd8>)
 80036e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e4:	f023 020f 	bic.w	r2, r3, #15
 80036e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80036ec:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f4:	49b1      	ldr	r1, [pc, #708]	@ (80039bc <HAL_RCC_OscConfig+0xfd8>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80036fa:	4bb0      	ldr	r3, [pc, #704]	@ (80039bc <HAL_RCC_OscConfig+0xfd8>)
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8003702:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003706:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	6a19      	ldr	r1, [r3, #32]
 800370e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003712:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	69db      	ldr	r3, [r3, #28]
 800371a:	430b      	orrs	r3, r1
 800371c:	49a7      	ldr	r1, [pc, #668]	@ (80039bc <HAL_RCC_OscConfig+0xfd8>)
 800371e:	4313      	orrs	r3, r2
 8003720:	604b      	str	r3, [r1, #4]
 8003722:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003726:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800372a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800372e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003730:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003734:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	fa93 f2a3 	rbit	r2, r3
 800373e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003742:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003746:	601a      	str	r2, [r3, #0]
  return result;
 8003748:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800374c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003750:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003752:	fab3 f383 	clz	r3, r3
 8003756:	b2db      	uxtb	r3, r3
 8003758:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800375c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	461a      	mov	r2, r3
 8003764:	2301      	movs	r3, #1
 8003766:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003768:	f7fd fea8 	bl	80014bc <HAL_GetTick>
 800376c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003770:	e009      	b.n	8003786 <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003772:	f7fd fea3 	bl	80014bc <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	2b02      	cmp	r3, #2
 8003780:	d901      	bls.n	8003786 <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e14b      	b.n	8003a1e <HAL_RCC_OscConfig+0x103a>
 8003786:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800378a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800378e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003792:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003794:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003798:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	fa93 f2a3 	rbit	r2, r3
 80037a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037a6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80037aa:	601a      	str	r2, [r3, #0]
  return result;
 80037ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037b0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80037b4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037b6:	fab3 f383 	clz	r3, r3
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b3f      	cmp	r3, #63	@ 0x3f
 80037be:	d802      	bhi.n	80037c6 <HAL_RCC_OscConfig+0xde2>
 80037c0:	4b7e      	ldr	r3, [pc, #504]	@ (80039bc <HAL_RCC_OscConfig+0xfd8>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	e027      	b.n	8003816 <HAL_RCC_OscConfig+0xe32>
 80037c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037ca:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80037ce:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80037d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037d8:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	fa93 f2a3 	rbit	r2, r3
 80037e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037e6:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037f0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80037f4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80037f8:	601a      	str	r2, [r3, #0]
 80037fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037fe:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	fa93 f2a3 	rbit	r2, r3
 8003808:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800380c:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8003810:	601a      	str	r2, [r3, #0]
 8003812:	4b6a      	ldr	r3, [pc, #424]	@ (80039bc <HAL_RCC_OscConfig+0xfd8>)
 8003814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003816:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800381a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800381e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003822:	6011      	str	r1, [r2, #0]
 8003824:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003828:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800382c:	6812      	ldr	r2, [r2, #0]
 800382e:	fa92 f1a2 	rbit	r1, r2
 8003832:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003836:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 800383a:	6011      	str	r1, [r2, #0]
  return result;
 800383c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003840:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8003844:	6812      	ldr	r2, [r2, #0]
 8003846:	fab2 f282 	clz	r2, r2
 800384a:	b2d2      	uxtb	r2, r2
 800384c:	f042 0220 	orr.w	r2, r2, #32
 8003850:	b2d2      	uxtb	r2, r2
 8003852:	f002 021f 	and.w	r2, r2, #31
 8003856:	2101      	movs	r1, #1
 8003858:	fa01 f202 	lsl.w	r2, r1, r2
 800385c:	4013      	ands	r3, r2
 800385e:	2b00      	cmp	r3, #0
 8003860:	d087      	beq.n	8003772 <HAL_RCC_OscConfig+0xd8e>
 8003862:	e0db      	b.n	8003a1c <HAL_RCC_OscConfig+0x1038>
 8003864:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003868:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800386c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003870:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003872:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003876:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	fa93 f2a3 	rbit	r2, r3
 8003880:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003884:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003888:	601a      	str	r2, [r3, #0]
  return result;
 800388a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800388e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003892:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003894:	fab3 f383 	clz	r3, r3
 8003898:	b2db      	uxtb	r3, r3
 800389a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800389e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	461a      	mov	r2, r3
 80038a6:	2300      	movs	r3, #0
 80038a8:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038aa:	f7fd fe07 	bl	80014bc <HAL_GetTick>
 80038ae:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038b2:	e009      	b.n	80038c8 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038b4:	f7fd fe02 	bl	80014bc <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	2b02      	cmp	r3, #2
 80038c2:	d901      	bls.n	80038c8 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 80038c4:	2303      	movs	r3, #3
 80038c6:	e0aa      	b.n	8003a1e <HAL_RCC_OscConfig+0x103a>
 80038c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038cc:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80038d0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80038d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038da:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	fa93 f2a3 	rbit	r2, r3
 80038e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038e8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80038ec:	601a      	str	r2, [r3, #0]
  return result;
 80038ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038f2:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80038f6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038f8:	fab3 f383 	clz	r3, r3
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b3f      	cmp	r3, #63	@ 0x3f
 8003900:	d802      	bhi.n	8003908 <HAL_RCC_OscConfig+0xf24>
 8003902:	4b2e      	ldr	r3, [pc, #184]	@ (80039bc <HAL_RCC_OscConfig+0xfd8>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	e027      	b.n	8003958 <HAL_RCC_OscConfig+0xf74>
 8003908:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800390c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003910:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003914:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003916:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800391a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	fa93 f2a3 	rbit	r2, r3
 8003924:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003928:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800392c:	601a      	str	r2, [r3, #0]
 800392e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003932:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003936:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800393a:	601a      	str	r2, [r3, #0]
 800393c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003940:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	fa93 f2a3 	rbit	r2, r3
 800394a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800394e:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8003952:	601a      	str	r2, [r3, #0]
 8003954:	4b19      	ldr	r3, [pc, #100]	@ (80039bc <HAL_RCC_OscConfig+0xfd8>)
 8003956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003958:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800395c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003960:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003964:	6011      	str	r1, [r2, #0]
 8003966:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800396a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800396e:	6812      	ldr	r2, [r2, #0]
 8003970:	fa92 f1a2 	rbit	r1, r2
 8003974:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003978:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 800397c:	6011      	str	r1, [r2, #0]
  return result;
 800397e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003982:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8003986:	6812      	ldr	r2, [r2, #0]
 8003988:	fab2 f282 	clz	r2, r2
 800398c:	b2d2      	uxtb	r2, r2
 800398e:	f042 0220 	orr.w	r2, r2, #32
 8003992:	b2d2      	uxtb	r2, r2
 8003994:	f002 021f 	and.w	r2, r2, #31
 8003998:	2101      	movs	r1, #1
 800399a:	fa01 f202 	lsl.w	r2, r1, r2
 800399e:	4013      	ands	r3, r2
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d187      	bne.n	80038b4 <HAL_RCC_OscConfig+0xed0>
 80039a4:	e03a      	b.n	8003a1c <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039aa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	699b      	ldr	r3, [r3, #24]
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d104      	bne.n	80039c0 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e031      	b.n	8003a1e <HAL_RCC_OscConfig+0x103a>
 80039ba:	bf00      	nop
 80039bc:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80039c0:	4b19      	ldr	r3, [pc, #100]	@ (8003a28 <HAL_RCC_OscConfig+0x1044>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80039c8:	4b17      	ldr	r3, [pc, #92]	@ (8003a28 <HAL_RCC_OscConfig+0x1044>)
 80039ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039cc:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80039d0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80039d4:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 80039d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039dc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	69db      	ldr	r3, [r3, #28]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d117      	bne.n	8003a18 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80039e8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80039ec:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80039f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039f4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d10b      	bne.n	8003a18 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003a00:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003a04:	f003 020f 	and.w	r2, r3, #15
 8003a08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a0c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d001      	beq.n	8003a1c <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e000      	b.n	8003a1e <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	40021000 	.word	0x40021000

08003a2c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b09e      	sub	sp, #120	@ 0x78
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003a36:	2300      	movs	r3, #0
 8003a38:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d101      	bne.n	8003a44 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e154      	b.n	8003cee <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a44:	4b89      	ldr	r3, [pc, #548]	@ (8003c6c <HAL_RCC_ClockConfig+0x240>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0307 	and.w	r3, r3, #7
 8003a4c:	683a      	ldr	r2, [r7, #0]
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d910      	bls.n	8003a74 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a52:	4b86      	ldr	r3, [pc, #536]	@ (8003c6c <HAL_RCC_ClockConfig+0x240>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f023 0207 	bic.w	r2, r3, #7
 8003a5a:	4984      	ldr	r1, [pc, #528]	@ (8003c6c <HAL_RCC_ClockConfig+0x240>)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a62:	4b82      	ldr	r3, [pc, #520]	@ (8003c6c <HAL_RCC_ClockConfig+0x240>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0307 	and.w	r3, r3, #7
 8003a6a:	683a      	ldr	r2, [r7, #0]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d001      	beq.n	8003a74 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e13c      	b.n	8003cee <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0302 	and.w	r3, r3, #2
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d008      	beq.n	8003a92 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a80:	4b7b      	ldr	r3, [pc, #492]	@ (8003c70 <HAL_RCC_ClockConfig+0x244>)
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	4978      	ldr	r1, [pc, #480]	@ (8003c70 <HAL_RCC_ClockConfig+0x244>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	f000 80cd 	beq.w	8003c3a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d137      	bne.n	8003b18 <HAL_RCC_ClockConfig+0xec>
 8003aa8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003aac:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ab0:	fa93 f3a3 	rbit	r3, r3
 8003ab4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003ab6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ab8:	fab3 f383 	clz	r3, r3
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	2b3f      	cmp	r3, #63	@ 0x3f
 8003ac0:	d802      	bhi.n	8003ac8 <HAL_RCC_ClockConfig+0x9c>
 8003ac2:	4b6b      	ldr	r3, [pc, #428]	@ (8003c70 <HAL_RCC_ClockConfig+0x244>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	e00f      	b.n	8003ae8 <HAL_RCC_ClockConfig+0xbc>
 8003ac8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003acc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ace:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003ad0:	fa93 f3a3 	rbit	r3, r3
 8003ad4:	667b      	str	r3, [r7, #100]	@ 0x64
 8003ad6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003ada:	663b      	str	r3, [r7, #96]	@ 0x60
 8003adc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ade:	fa93 f3a3 	rbit	r3, r3
 8003ae2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003ae4:	4b62      	ldr	r3, [pc, #392]	@ (8003c70 <HAL_RCC_ClockConfig+0x244>)
 8003ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003aec:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003aee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003af0:	fa92 f2a2 	rbit	r2, r2
 8003af4:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003af6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003af8:	fab2 f282 	clz	r2, r2
 8003afc:	b2d2      	uxtb	r2, r2
 8003afe:	f042 0220 	orr.w	r2, r2, #32
 8003b02:	b2d2      	uxtb	r2, r2
 8003b04:	f002 021f 	and.w	r2, r2, #31
 8003b08:	2101      	movs	r1, #1
 8003b0a:	fa01 f202 	lsl.w	r2, r1, r2
 8003b0e:	4013      	ands	r3, r2
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d171      	bne.n	8003bf8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e0ea      	b.n	8003cee <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	2b02      	cmp	r3, #2
 8003b1e:	d137      	bne.n	8003b90 <HAL_RCC_ClockConfig+0x164>
 8003b20:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b24:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b28:	fa93 f3a3 	rbit	r3, r3
 8003b2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003b2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b30:	fab3 f383 	clz	r3, r3
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b38:	d802      	bhi.n	8003b40 <HAL_RCC_ClockConfig+0x114>
 8003b3a:	4b4d      	ldr	r3, [pc, #308]	@ (8003c70 <HAL_RCC_ClockConfig+0x244>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	e00f      	b.n	8003b60 <HAL_RCC_ClockConfig+0x134>
 8003b40:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b44:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b48:	fa93 f3a3 	rbit	r3, r3
 8003b4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b4e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b52:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b56:	fa93 f3a3 	rbit	r3, r3
 8003b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b5c:	4b44      	ldr	r3, [pc, #272]	@ (8003c70 <HAL_RCC_ClockConfig+0x244>)
 8003b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b60:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b64:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003b66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003b68:	fa92 f2a2 	rbit	r2, r2
 8003b6c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003b6e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003b70:	fab2 f282 	clz	r2, r2
 8003b74:	b2d2      	uxtb	r2, r2
 8003b76:	f042 0220 	orr.w	r2, r2, #32
 8003b7a:	b2d2      	uxtb	r2, r2
 8003b7c:	f002 021f 	and.w	r2, r2, #31
 8003b80:	2101      	movs	r1, #1
 8003b82:	fa01 f202 	lsl.w	r2, r1, r2
 8003b86:	4013      	ands	r3, r2
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d135      	bne.n	8003bf8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e0ae      	b.n	8003cee <HAL_RCC_ClockConfig+0x2c2>
 8003b90:	2302      	movs	r3, #2
 8003b92:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b96:	fa93 f3a3 	rbit	r3, r3
 8003b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003b9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b9e:	fab3 f383 	clz	r3, r3
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	2b3f      	cmp	r3, #63	@ 0x3f
 8003ba6:	d802      	bhi.n	8003bae <HAL_RCC_ClockConfig+0x182>
 8003ba8:	4b31      	ldr	r3, [pc, #196]	@ (8003c70 <HAL_RCC_ClockConfig+0x244>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	e00d      	b.n	8003bca <HAL_RCC_ClockConfig+0x19e>
 8003bae:	2302      	movs	r3, #2
 8003bb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bb4:	fa93 f3a3 	rbit	r3, r3
 8003bb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bba:	2302      	movs	r3, #2
 8003bbc:	623b      	str	r3, [r7, #32]
 8003bbe:	6a3b      	ldr	r3, [r7, #32]
 8003bc0:	fa93 f3a3 	rbit	r3, r3
 8003bc4:	61fb      	str	r3, [r7, #28]
 8003bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8003c70 <HAL_RCC_ClockConfig+0x244>)
 8003bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bca:	2202      	movs	r2, #2
 8003bcc:	61ba      	str	r2, [r7, #24]
 8003bce:	69ba      	ldr	r2, [r7, #24]
 8003bd0:	fa92 f2a2 	rbit	r2, r2
 8003bd4:	617a      	str	r2, [r7, #20]
  return result;
 8003bd6:	697a      	ldr	r2, [r7, #20]
 8003bd8:	fab2 f282 	clz	r2, r2
 8003bdc:	b2d2      	uxtb	r2, r2
 8003bde:	f042 0220 	orr.w	r2, r2, #32
 8003be2:	b2d2      	uxtb	r2, r2
 8003be4:	f002 021f 	and.w	r2, r2, #31
 8003be8:	2101      	movs	r1, #1
 8003bea:	fa01 f202 	lsl.w	r2, r1, r2
 8003bee:	4013      	ands	r3, r2
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d101      	bne.n	8003bf8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e07a      	b.n	8003cee <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bf8:	4b1d      	ldr	r3, [pc, #116]	@ (8003c70 <HAL_RCC_ClockConfig+0x244>)
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f023 0203 	bic.w	r2, r3, #3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	491a      	ldr	r1, [pc, #104]	@ (8003c70 <HAL_RCC_ClockConfig+0x244>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c0a:	f7fd fc57 	bl	80014bc <HAL_GetTick>
 8003c0e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c10:	e00a      	b.n	8003c28 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c12:	f7fd fc53 	bl	80014bc <HAL_GetTick>
 8003c16:	4602      	mov	r2, r0
 8003c18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d901      	bls.n	8003c28 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003c24:	2303      	movs	r3, #3
 8003c26:	e062      	b.n	8003cee <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c28:	4b11      	ldr	r3, [pc, #68]	@ (8003c70 <HAL_RCC_ClockConfig+0x244>)
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f003 020c 	and.w	r2, r3, #12
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d1eb      	bne.n	8003c12 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8003c6c <HAL_RCC_ClockConfig+0x240>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0307 	and.w	r3, r3, #7
 8003c42:	683a      	ldr	r2, [r7, #0]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d215      	bcs.n	8003c74 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c48:	4b08      	ldr	r3, [pc, #32]	@ (8003c6c <HAL_RCC_ClockConfig+0x240>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f023 0207 	bic.w	r2, r3, #7
 8003c50:	4906      	ldr	r1, [pc, #24]	@ (8003c6c <HAL_RCC_ClockConfig+0x240>)
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c58:	4b04      	ldr	r3, [pc, #16]	@ (8003c6c <HAL_RCC_ClockConfig+0x240>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0307 	and.w	r3, r3, #7
 8003c60:	683a      	ldr	r2, [r7, #0]
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d006      	beq.n	8003c74 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e041      	b.n	8003cee <HAL_RCC_ClockConfig+0x2c2>
 8003c6a:	bf00      	nop
 8003c6c:	40022000 	.word	0x40022000
 8003c70:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 0304 	and.w	r3, r3, #4
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d008      	beq.n	8003c92 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c80:	4b1d      	ldr	r3, [pc, #116]	@ (8003cf8 <HAL_RCC_ClockConfig+0x2cc>)
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	491a      	ldr	r1, [pc, #104]	@ (8003cf8 <HAL_RCC_ClockConfig+0x2cc>)
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0308 	and.w	r3, r3, #8
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d009      	beq.n	8003cb2 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c9e:	4b16      	ldr	r3, [pc, #88]	@ (8003cf8 <HAL_RCC_ClockConfig+0x2cc>)
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	691b      	ldr	r3, [r3, #16]
 8003caa:	00db      	lsls	r3, r3, #3
 8003cac:	4912      	ldr	r1, [pc, #72]	@ (8003cf8 <HAL_RCC_ClockConfig+0x2cc>)
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003cb2:	f000 f829 	bl	8003d08 <HAL_RCC_GetSysClockFreq>
 8003cb6:	4601      	mov	r1, r0
 8003cb8:	4b0f      	ldr	r3, [pc, #60]	@ (8003cf8 <HAL_RCC_ClockConfig+0x2cc>)
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cc0:	22f0      	movs	r2, #240	@ 0xf0
 8003cc2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cc4:	693a      	ldr	r2, [r7, #16]
 8003cc6:	fa92 f2a2 	rbit	r2, r2
 8003cca:	60fa      	str	r2, [r7, #12]
  return result;
 8003ccc:	68fa      	ldr	r2, [r7, #12]
 8003cce:	fab2 f282 	clz	r2, r2
 8003cd2:	b2d2      	uxtb	r2, r2
 8003cd4:	40d3      	lsrs	r3, r2
 8003cd6:	4a09      	ldr	r2, [pc, #36]	@ (8003cfc <HAL_RCC_ClockConfig+0x2d0>)
 8003cd8:	5cd3      	ldrb	r3, [r2, r3]
 8003cda:	fa21 f303 	lsr.w	r3, r1, r3
 8003cde:	4a08      	ldr	r2, [pc, #32]	@ (8003d00 <HAL_RCC_ClockConfig+0x2d4>)
 8003ce0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003ce2:	4b08      	ldr	r3, [pc, #32]	@ (8003d04 <HAL_RCC_ClockConfig+0x2d8>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f7fd fba4 	bl	8001434 <HAL_InitTick>
  
  return HAL_OK;
 8003cec:	2300      	movs	r3, #0
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3778      	adds	r7, #120	@ 0x78
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	40021000 	.word	0x40021000
 8003cfc:	08007800 	.word	0x08007800
 8003d00:	2000000c 	.word	0x2000000c
 8003d04:	20000010 	.word	0x20000010

08003d08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b087      	sub	sp, #28
 8003d0c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	60fb      	str	r3, [r7, #12]
 8003d12:	2300      	movs	r3, #0
 8003d14:	60bb      	str	r3, [r7, #8]
 8003d16:	2300      	movs	r3, #0
 8003d18:	617b      	str	r3, [r7, #20]
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003d22:	4b1f      	ldr	r3, [pc, #124]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f003 030c 	and.w	r3, r3, #12
 8003d2e:	2b04      	cmp	r3, #4
 8003d30:	d002      	beq.n	8003d38 <HAL_RCC_GetSysClockFreq+0x30>
 8003d32:	2b08      	cmp	r3, #8
 8003d34:	d003      	beq.n	8003d3e <HAL_RCC_GetSysClockFreq+0x36>
 8003d36:	e029      	b.n	8003d8c <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d38:	4b1a      	ldr	r3, [pc, #104]	@ (8003da4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003d3a:	613b      	str	r3, [r7, #16]
      break;
 8003d3c:	e029      	b.n	8003d92 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	0c9b      	lsrs	r3, r3, #18
 8003d42:	f003 030f 	and.w	r3, r3, #15
 8003d46:	4a18      	ldr	r2, [pc, #96]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003d48:	5cd3      	ldrb	r3, [r2, r3]
 8003d4a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003d4c:	4b14      	ldr	r3, [pc, #80]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d50:	f003 030f 	and.w	r3, r3, #15
 8003d54:	4a15      	ldr	r2, [pc, #84]	@ (8003dac <HAL_RCC_GetSysClockFreq+0xa4>)
 8003d56:	5cd3      	ldrb	r3, [r2, r3]
 8003d58:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d008      	beq.n	8003d76 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003d64:	4a0f      	ldr	r2, [pc, #60]	@ (8003da4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	fb02 f303 	mul.w	r3, r2, r3
 8003d72:	617b      	str	r3, [r7, #20]
 8003d74:	e007      	b.n	8003d86 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003d76:	4a0b      	ldr	r2, [pc, #44]	@ (8003da4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	fb02 f303 	mul.w	r3, r2, r3
 8003d84:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	613b      	str	r3, [r7, #16]
      break;
 8003d8a:	e002      	b.n	8003d92 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003d8c:	4b05      	ldr	r3, [pc, #20]	@ (8003da4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003d8e:	613b      	str	r3, [r7, #16]
      break;
 8003d90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d92:	693b      	ldr	r3, [r7, #16]
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	371c      	adds	r7, #28
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr
 8003da0:	40021000 	.word	0x40021000
 8003da4:	007a1200 	.word	0x007a1200
 8003da8:	08007818 	.word	0x08007818
 8003dac:	08007828 	.word	0x08007828

08003db0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003db0:	b480      	push	{r7}
 8003db2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003db4:	4b03      	ldr	r3, [pc, #12]	@ (8003dc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003db6:	681b      	ldr	r3, [r3, #0]
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	2000000c 	.word	0x2000000c

08003dc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b082      	sub	sp, #8
 8003dcc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003dce:	f7ff ffef 	bl	8003db0 <HAL_RCC_GetHCLKFreq>
 8003dd2:	4601      	mov	r1, r0
 8003dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8003e04 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003ddc:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003de0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	fa92 f2a2 	rbit	r2, r2
 8003de8:	603a      	str	r2, [r7, #0]
  return result;
 8003dea:	683a      	ldr	r2, [r7, #0]
 8003dec:	fab2 f282 	clz	r2, r2
 8003df0:	b2d2      	uxtb	r2, r2
 8003df2:	40d3      	lsrs	r3, r2
 8003df4:	4a04      	ldr	r2, [pc, #16]	@ (8003e08 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003df6:	5cd3      	ldrb	r3, [r2, r3]
 8003df8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3708      	adds	r7, #8
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	40021000 	.word	0x40021000
 8003e08:	08007810 	.word	0x08007810

08003e0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003e12:	f7ff ffcd 	bl	8003db0 <HAL_RCC_GetHCLKFreq>
 8003e16:	4601      	mov	r1, r0
 8003e18:	4b0b      	ldr	r3, [pc, #44]	@ (8003e48 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003e20:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003e24:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	fa92 f2a2 	rbit	r2, r2
 8003e2c:	603a      	str	r2, [r7, #0]
  return result;
 8003e2e:	683a      	ldr	r2, [r7, #0]
 8003e30:	fab2 f282 	clz	r2, r2
 8003e34:	b2d2      	uxtb	r2, r2
 8003e36:	40d3      	lsrs	r3, r2
 8003e38:	4a04      	ldr	r2, [pc, #16]	@ (8003e4c <HAL_RCC_GetPCLK2Freq+0x40>)
 8003e3a:	5cd3      	ldrb	r3, [r2, r3]
 8003e3c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003e40:	4618      	mov	r0, r3
 8003e42:	3708      	adds	r7, #8
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	40021000 	.word	0x40021000
 8003e4c:	08007810 	.word	0x08007810

08003e50 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b092      	sub	sp, #72	@ 0x48
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003e60:	2300      	movs	r3, #0
 8003e62:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f000 80d2 	beq.w	8004018 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e74:	4b4d      	ldr	r3, [pc, #308]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003e76:	69db      	ldr	r3, [r3, #28]
 8003e78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d10e      	bne.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e80:	4b4a      	ldr	r3, [pc, #296]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003e82:	69db      	ldr	r3, [r3, #28]
 8003e84:	4a49      	ldr	r2, [pc, #292]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003e86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e8a:	61d3      	str	r3, [r2, #28]
 8003e8c:	4b47      	ldr	r3, [pc, #284]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003e8e:	69db      	ldr	r3, [r3, #28]
 8003e90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e94:	60bb      	str	r3, [r7, #8]
 8003e96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e9e:	4b44      	ldr	r3, [pc, #272]	@ (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d118      	bne.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003eaa:	4b41      	ldr	r3, [pc, #260]	@ (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a40      	ldr	r2, [pc, #256]	@ (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003eb4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003eb6:	f7fd fb01 	bl	80014bc <HAL_GetTick>
 8003eba:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ebc:	e008      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ebe:	f7fd fafd 	bl	80014bc <HAL_GetTick>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ec6:	1ad3      	subs	r3, r2, r3
 8003ec8:	2b64      	cmp	r3, #100	@ 0x64
 8003eca:	d901      	bls.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e1d4      	b.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ed0:	4b37      	ldr	r3, [pc, #220]	@ (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d0f0      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003edc:	4b33      	ldr	r3, [pc, #204]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003ede:	6a1b      	ldr	r3, [r3, #32]
 8003ee0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ee6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	f000 8082 	beq.w	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ef6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d07a      	beq.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003efc:	4b2b      	ldr	r3, [pc, #172]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003efe:	6a1b      	ldr	r3, [r3, #32]
 8003f00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f06:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003f0a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f0e:	fa93 f3a3 	rbit	r3, r3
 8003f12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f16:	fab3 f383 	clz	r3, r3
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	4b25      	ldr	r3, [pc, #148]	@ (8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f20:	4413      	add	r3, r2
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	461a      	mov	r2, r3
 8003f26:	2301      	movs	r3, #1
 8003f28:	6013      	str	r3, [r2, #0]
 8003f2a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003f2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f32:	fa93 f3a3 	rbit	r3, r3
 8003f36:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003f38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f3a:	fab3 f383 	clz	r3, r3
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	461a      	mov	r2, r3
 8003f42:	4b1c      	ldr	r3, [pc, #112]	@ (8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f44:	4413      	add	r3, r2
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	461a      	mov	r2, r3
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003f4e:	4a17      	ldr	r2, [pc, #92]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003f50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f52:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003f54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d049      	beq.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5e:	f7fd faad 	bl	80014bc <HAL_GetTick>
 8003f62:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f64:	e00a      	b.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f66:	f7fd faa9 	bl	80014bc <HAL_GetTick>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d901      	bls.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e17e      	b.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f82:	fa93 f3a3 	rbit	r3, r3
 8003f86:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f88:	2302      	movs	r3, #2
 8003f8a:	623b      	str	r3, [r7, #32]
 8003f8c:	6a3b      	ldr	r3, [r7, #32]
 8003f8e:	fa93 f3a3 	rbit	r3, r3
 8003f92:	61fb      	str	r3, [r7, #28]
  return result;
 8003f94:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f96:	fab3 f383 	clz	r3, r3
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d108      	bne.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003fa6:	4b01      	ldr	r3, [pc, #4]	@ (8003fac <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003fa8:	6a1b      	ldr	r3, [r3, #32]
 8003faa:	e00d      	b.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003fac:	40021000 	.word	0x40021000
 8003fb0:	40007000 	.word	0x40007000
 8003fb4:	10908100 	.word	0x10908100
 8003fb8:	2302      	movs	r3, #2
 8003fba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fbc:	69bb      	ldr	r3, [r7, #24]
 8003fbe:	fa93 f3a3 	rbit	r3, r3
 8003fc2:	617b      	str	r3, [r7, #20]
 8003fc4:	4b9a      	ldr	r3, [pc, #616]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc8:	2202      	movs	r2, #2
 8003fca:	613a      	str	r2, [r7, #16]
 8003fcc:	693a      	ldr	r2, [r7, #16]
 8003fce:	fa92 f2a2 	rbit	r2, r2
 8003fd2:	60fa      	str	r2, [r7, #12]
  return result;
 8003fd4:	68fa      	ldr	r2, [r7, #12]
 8003fd6:	fab2 f282 	clz	r2, r2
 8003fda:	b2d2      	uxtb	r2, r2
 8003fdc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003fe0:	b2d2      	uxtb	r2, r2
 8003fe2:	f002 021f 	and.w	r2, r2, #31
 8003fe6:	2101      	movs	r1, #1
 8003fe8:	fa01 f202 	lsl.w	r2, r1, r2
 8003fec:	4013      	ands	r3, r2
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d0b9      	beq.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003ff2:	4b8f      	ldr	r3, [pc, #572]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ff4:	6a1b      	ldr	r3, [r3, #32]
 8003ff6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	498c      	ldr	r1, [pc, #560]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004000:	4313      	orrs	r3, r2
 8004002:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004004:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004008:	2b01      	cmp	r3, #1
 800400a:	d105      	bne.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800400c:	4b88      	ldr	r3, [pc, #544]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800400e:	69db      	ldr	r3, [r3, #28]
 8004010:	4a87      	ldr	r2, [pc, #540]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004012:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004016:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0301 	and.w	r3, r3, #1
 8004020:	2b00      	cmp	r3, #0
 8004022:	d008      	beq.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004024:	4b82      	ldr	r3, [pc, #520]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004028:	f023 0203 	bic.w	r2, r3, #3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	497f      	ldr	r1, [pc, #508]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004032:	4313      	orrs	r3, r2
 8004034:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 0302 	and.w	r3, r3, #2
 800403e:	2b00      	cmp	r3, #0
 8004040:	d008      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004042:	4b7b      	ldr	r3, [pc, #492]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004046:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	4978      	ldr	r1, [pc, #480]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004050:	4313      	orrs	r3, r2
 8004052:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0304 	and.w	r3, r3, #4
 800405c:	2b00      	cmp	r3, #0
 800405e:	d008      	beq.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004060:	4b73      	ldr	r3, [pc, #460]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004064:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	691b      	ldr	r3, [r3, #16]
 800406c:	4970      	ldr	r1, [pc, #448]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800406e:	4313      	orrs	r3, r2
 8004070:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0320 	and.w	r3, r3, #32
 800407a:	2b00      	cmp	r3, #0
 800407c:	d008      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800407e:	4b6c      	ldr	r3, [pc, #432]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004082:	f023 0210 	bic.w	r2, r3, #16
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	69db      	ldr	r3, [r3, #28]
 800408a:	4969      	ldr	r1, [pc, #420]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800408c:	4313      	orrs	r3, r2
 800408e:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004098:	2b00      	cmp	r3, #0
 800409a:	d008      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800409c:	4b64      	ldr	r3, [pc, #400]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040a8:	4961      	ldr	r1, [pc, #388]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040aa:	4313      	orrs	r3, r2
 80040ac:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d008      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80040ba:	4b5d      	ldr	r3, [pc, #372]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040be:	f023 0220 	bic.w	r2, r3, #32
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6a1b      	ldr	r3, [r3, #32]
 80040c6:	495a      	ldr	r1, [pc, #360]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d008      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040d8:	4b55      	ldr	r3, [pc, #340]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040dc:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e4:	4952      	ldr	r1, [pc, #328]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0308 	and.w	r3, r3, #8
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d008      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80040f6:	4b4e      	ldr	r3, [pc, #312]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	695b      	ldr	r3, [r3, #20]
 8004102:	494b      	ldr	r1, [pc, #300]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004104:	4313      	orrs	r3, r2
 8004106:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 0310 	and.w	r3, r3, #16
 8004110:	2b00      	cmp	r3, #0
 8004112:	d008      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004114:	4b46      	ldr	r3, [pc, #280]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004118:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	699b      	ldr	r3, [r3, #24]
 8004120:	4943      	ldr	r1, [pc, #268]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004122:	4313      	orrs	r3, r2
 8004124:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800412e:	2b00      	cmp	r3, #0
 8004130:	d008      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004132:	4b3f      	ldr	r3, [pc, #252]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800413e:	493c      	ldr	r1, [pc, #240]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004140:	4313      	orrs	r3, r2
 8004142:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800414c:	2b00      	cmp	r3, #0
 800414e:	d008      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004150:	4b37      	ldr	r3, [pc, #220]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004154:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800415c:	4934      	ldr	r1, [pc, #208]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800415e:	4313      	orrs	r3, r2
 8004160:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800416a:	2b00      	cmp	r3, #0
 800416c:	d008      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800416e:	4b30      	ldr	r3, [pc, #192]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004172:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800417a:	492d      	ldr	r1, [pc, #180]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800417c:	4313      	orrs	r3, r2
 800417e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d008      	beq.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800418c:	4b28      	ldr	r3, [pc, #160]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800418e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004190:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004198:	4925      	ldr	r1, [pc, #148]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800419a:	4313      	orrs	r3, r2
 800419c:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d008      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80041aa:	4b21      	ldr	r3, [pc, #132]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ae:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b6:	491e      	ldr	r1, [pc, #120]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041b8:	4313      	orrs	r3, r2
 80041ba:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d008      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80041c8:	4b19      	ldr	r3, [pc, #100]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041cc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041d4:	4916      	ldr	r1, [pc, #88]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041d6:	4313      	orrs	r3, r2
 80041d8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d008      	beq.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80041e6:	4b12      	ldr	r3, [pc, #72]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ea:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041f2:	490f      	ldr	r1, [pc, #60]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041f4:	4313      	orrs	r3, r2
 80041f6:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d008      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004204:	4b0a      	ldr	r3, [pc, #40]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004208:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004210:	4907      	ldr	r1, [pc, #28]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004212:	4313      	orrs	r3, r2
 8004214:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00c      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004222:	4b03      	ldr	r3, [pc, #12]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004226:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	e002      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800422e:	bf00      	nop
 8004230:	40021000 	.word	0x40021000
 8004234:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004236:	4913      	ldr	r1, [pc, #76]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004238:	4313      	orrs	r3, r2
 800423a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004244:	2b00      	cmp	r3, #0
 8004246:	d008      	beq.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004248:	4b0e      	ldr	r3, [pc, #56]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800424a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800424c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004254:	490b      	ldr	r1, [pc, #44]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004256:	4313      	orrs	r3, r2
 8004258:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d008      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8004266:	4b07      	ldr	r3, [pc, #28]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800426a:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004272:	4904      	ldr	r1, [pc, #16]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004274:	4313      	orrs	r3, r2
 8004276:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004278:	2300      	movs	r3, #0
}
 800427a:	4618      	mov	r0, r3
 800427c:	3748      	adds	r7, #72	@ 0x48
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	40021000 	.word	0x40021000

08004288 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b082      	sub	sp, #8
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d101      	bne.n	800429a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e049      	b.n	800432e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d106      	bne.n	80042b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2200      	movs	r2, #0
 80042aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f7fc ff06 	bl	80010c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2202      	movs	r2, #2
 80042b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	3304      	adds	r3, #4
 80042c4:	4619      	mov	r1, r3
 80042c6:	4610      	mov	r0, r2
 80042c8:	f000 fade 	bl	8004888 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3708      	adds	r7, #8
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
	...

08004338 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004338:	b480      	push	{r7}
 800433a:	b085      	sub	sp, #20
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004346:	b2db      	uxtb	r3, r3
 8004348:	2b01      	cmp	r3, #1
 800434a:	d001      	beq.n	8004350 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	e047      	b.n	80043e0 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2202      	movs	r2, #2
 8004354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a23      	ldr	r2, [pc, #140]	@ (80043ec <HAL_TIM_Base_Start+0xb4>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d01d      	beq.n	800439e <HAL_TIM_Base_Start+0x66>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800436a:	d018      	beq.n	800439e <HAL_TIM_Base_Start+0x66>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a1f      	ldr	r2, [pc, #124]	@ (80043f0 <HAL_TIM_Base_Start+0xb8>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d013      	beq.n	800439e <HAL_TIM_Base_Start+0x66>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a1e      	ldr	r2, [pc, #120]	@ (80043f4 <HAL_TIM_Base_Start+0xbc>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d00e      	beq.n	800439e <HAL_TIM_Base_Start+0x66>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a1c      	ldr	r2, [pc, #112]	@ (80043f8 <HAL_TIM_Base_Start+0xc0>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d009      	beq.n	800439e <HAL_TIM_Base_Start+0x66>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a1b      	ldr	r2, [pc, #108]	@ (80043fc <HAL_TIM_Base_Start+0xc4>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d004      	beq.n	800439e <HAL_TIM_Base_Start+0x66>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a19      	ldr	r2, [pc, #100]	@ (8004400 <HAL_TIM_Base_Start+0xc8>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d115      	bne.n	80043ca <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	689a      	ldr	r2, [r3, #8]
 80043a4:	4b17      	ldr	r3, [pc, #92]	@ (8004404 <HAL_TIM_Base_Start+0xcc>)
 80043a6:	4013      	ands	r3, r2
 80043a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2b06      	cmp	r3, #6
 80043ae:	d015      	beq.n	80043dc <HAL_TIM_Base_Start+0xa4>
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043b6:	d011      	beq.n	80043dc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f042 0201 	orr.w	r2, r2, #1
 80043c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043c8:	e008      	b.n	80043dc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f042 0201 	orr.w	r2, r2, #1
 80043d8:	601a      	str	r2, [r3, #0]
 80043da:	e000      	b.n	80043de <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043dc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80043de:	2300      	movs	r3, #0
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3714      	adds	r7, #20
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr
 80043ec:	40012c00 	.word	0x40012c00
 80043f0:	40000400 	.word	0x40000400
 80043f4:	40000800 	.word	0x40000800
 80043f8:	40013400 	.word	0x40013400
 80043fc:	40014000 	.word	0x40014000
 8004400:	40015000 	.word	0x40015000
 8004404:	00010007 	.word	0x00010007

08004408 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b082      	sub	sp, #8
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d101      	bne.n	800441a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e049      	b.n	80044ae <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004420:	b2db      	uxtb	r3, r3
 8004422:	2b00      	cmp	r3, #0
 8004424:	d106      	bne.n	8004434 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f000 f841 	bl	80044b6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2202      	movs	r2, #2
 8004438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	3304      	adds	r3, #4
 8004444:	4619      	mov	r1, r3
 8004446:	4610      	mov	r0, r2
 8004448:	f000 fa1e 	bl	8004888 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2201      	movs	r2, #1
 8004480:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3708      	adds	r7, #8
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}

080044b6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80044b6:	b480      	push	{r7}
 80044b8:	b083      	sub	sp, #12
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80044be:	bf00      	nop
 80044c0:	370c      	adds	r7, #12
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr
	...

080044cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b086      	sub	sp, #24
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	60f8      	str	r0, [r7, #12]
 80044d4:	60b9      	str	r1, [r7, #8]
 80044d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044d8:	2300      	movs	r3, #0
 80044da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d101      	bne.n	80044ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80044e6:	2302      	movs	r3, #2
 80044e8:	e0ff      	b.n	80046ea <HAL_TIM_PWM_ConfigChannel+0x21e>
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2201      	movs	r2, #1
 80044ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2b14      	cmp	r3, #20
 80044f6:	f200 80f0 	bhi.w	80046da <HAL_TIM_PWM_ConfigChannel+0x20e>
 80044fa:	a201      	add	r2, pc, #4	@ (adr r2, 8004500 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80044fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004500:	08004555 	.word	0x08004555
 8004504:	080046db 	.word	0x080046db
 8004508:	080046db 	.word	0x080046db
 800450c:	080046db 	.word	0x080046db
 8004510:	08004595 	.word	0x08004595
 8004514:	080046db 	.word	0x080046db
 8004518:	080046db 	.word	0x080046db
 800451c:	080046db 	.word	0x080046db
 8004520:	080045d7 	.word	0x080045d7
 8004524:	080046db 	.word	0x080046db
 8004528:	080046db 	.word	0x080046db
 800452c:	080046db 	.word	0x080046db
 8004530:	08004617 	.word	0x08004617
 8004534:	080046db 	.word	0x080046db
 8004538:	080046db 	.word	0x080046db
 800453c:	080046db 	.word	0x080046db
 8004540:	08004659 	.word	0x08004659
 8004544:	080046db 	.word	0x080046db
 8004548:	080046db 	.word	0x080046db
 800454c:	080046db 	.word	0x080046db
 8004550:	08004699 	.word	0x08004699
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	68b9      	ldr	r1, [r7, #8]
 800455a:	4618      	mov	r0, r3
 800455c:	f000 fa3e 	bl	80049dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	699a      	ldr	r2, [r3, #24]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f042 0208 	orr.w	r2, r2, #8
 800456e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	699a      	ldr	r2, [r3, #24]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f022 0204 	bic.w	r2, r2, #4
 800457e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	6999      	ldr	r1, [r3, #24]
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	691a      	ldr	r2, [r3, #16]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	430a      	orrs	r2, r1
 8004590:	619a      	str	r2, [r3, #24]
      break;
 8004592:	e0a5      	b.n	80046e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68b9      	ldr	r1, [r7, #8]
 800459a:	4618      	mov	r0, r3
 800459c:	f000 fab8 	bl	8004b10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	699a      	ldr	r2, [r3, #24]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	699a      	ldr	r2, [r3, #24]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	6999      	ldr	r1, [r3, #24]
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	021a      	lsls	r2, r3, #8
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	430a      	orrs	r2, r1
 80045d2:	619a      	str	r2, [r3, #24]
      break;
 80045d4:	e084      	b.n	80046e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68b9      	ldr	r1, [r7, #8]
 80045dc:	4618      	mov	r0, r3
 80045de:	f000 fb2b 	bl	8004c38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	69da      	ldr	r2, [r3, #28]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f042 0208 	orr.w	r2, r2, #8
 80045f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	69da      	ldr	r2, [r3, #28]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f022 0204 	bic.w	r2, r2, #4
 8004600:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	69d9      	ldr	r1, [r3, #28]
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	691a      	ldr	r2, [r3, #16]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	430a      	orrs	r2, r1
 8004612:	61da      	str	r2, [r3, #28]
      break;
 8004614:	e064      	b.n	80046e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	68b9      	ldr	r1, [r7, #8]
 800461c:	4618      	mov	r0, r3
 800461e:	f000 fb9d 	bl	8004d5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	69da      	ldr	r2, [r3, #28]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004630:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	69da      	ldr	r2, [r3, #28]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004640:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	69d9      	ldr	r1, [r3, #28]
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	691b      	ldr	r3, [r3, #16]
 800464c:	021a      	lsls	r2, r3, #8
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	430a      	orrs	r2, r1
 8004654:	61da      	str	r2, [r3, #28]
      break;
 8004656:	e043      	b.n	80046e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	68b9      	ldr	r1, [r7, #8]
 800465e:	4618      	mov	r0, r3
 8004660:	f000 fbec 	bl	8004e3c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f042 0208 	orr.w	r2, r2, #8
 8004672:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f022 0204 	bic.w	r2, r2, #4
 8004682:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	691a      	ldr	r2, [r3, #16]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	430a      	orrs	r2, r1
 8004694:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004696:	e023      	b.n	80046e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68b9      	ldr	r1, [r7, #8]
 800469e:	4618      	mov	r0, r3
 80046a0:	f000 fc36 	bl	8004f10 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046b2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046c2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	021a      	lsls	r2, r3, #8
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	430a      	orrs	r2, r1
 80046d6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80046d8:	e002      	b.n	80046e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	75fb      	strb	r3, [r7, #23]
      break;
 80046de:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80046e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3718      	adds	r7, #24
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop

080046f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046fe:	2300      	movs	r3, #0
 8004700:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004708:	2b01      	cmp	r3, #1
 800470a:	d101      	bne.n	8004710 <HAL_TIM_ConfigClockSource+0x1c>
 800470c:	2302      	movs	r3, #2
 800470e:	e0b6      	b.n	800487e <HAL_TIM_ConfigClockSource+0x18a>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2202      	movs	r2, #2
 800471c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800472e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004732:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800473a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68ba      	ldr	r2, [r7, #8]
 8004742:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800474c:	d03e      	beq.n	80047cc <HAL_TIM_ConfigClockSource+0xd8>
 800474e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004752:	f200 8087 	bhi.w	8004864 <HAL_TIM_ConfigClockSource+0x170>
 8004756:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800475a:	f000 8086 	beq.w	800486a <HAL_TIM_ConfigClockSource+0x176>
 800475e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004762:	d87f      	bhi.n	8004864 <HAL_TIM_ConfigClockSource+0x170>
 8004764:	2b70      	cmp	r3, #112	@ 0x70
 8004766:	d01a      	beq.n	800479e <HAL_TIM_ConfigClockSource+0xaa>
 8004768:	2b70      	cmp	r3, #112	@ 0x70
 800476a:	d87b      	bhi.n	8004864 <HAL_TIM_ConfigClockSource+0x170>
 800476c:	2b60      	cmp	r3, #96	@ 0x60
 800476e:	d050      	beq.n	8004812 <HAL_TIM_ConfigClockSource+0x11e>
 8004770:	2b60      	cmp	r3, #96	@ 0x60
 8004772:	d877      	bhi.n	8004864 <HAL_TIM_ConfigClockSource+0x170>
 8004774:	2b50      	cmp	r3, #80	@ 0x50
 8004776:	d03c      	beq.n	80047f2 <HAL_TIM_ConfigClockSource+0xfe>
 8004778:	2b50      	cmp	r3, #80	@ 0x50
 800477a:	d873      	bhi.n	8004864 <HAL_TIM_ConfigClockSource+0x170>
 800477c:	2b40      	cmp	r3, #64	@ 0x40
 800477e:	d058      	beq.n	8004832 <HAL_TIM_ConfigClockSource+0x13e>
 8004780:	2b40      	cmp	r3, #64	@ 0x40
 8004782:	d86f      	bhi.n	8004864 <HAL_TIM_ConfigClockSource+0x170>
 8004784:	2b30      	cmp	r3, #48	@ 0x30
 8004786:	d064      	beq.n	8004852 <HAL_TIM_ConfigClockSource+0x15e>
 8004788:	2b30      	cmp	r3, #48	@ 0x30
 800478a:	d86b      	bhi.n	8004864 <HAL_TIM_ConfigClockSource+0x170>
 800478c:	2b20      	cmp	r3, #32
 800478e:	d060      	beq.n	8004852 <HAL_TIM_ConfigClockSource+0x15e>
 8004790:	2b20      	cmp	r3, #32
 8004792:	d867      	bhi.n	8004864 <HAL_TIM_ConfigClockSource+0x170>
 8004794:	2b00      	cmp	r3, #0
 8004796:	d05c      	beq.n	8004852 <HAL_TIM_ConfigClockSource+0x15e>
 8004798:	2b10      	cmp	r3, #16
 800479a:	d05a      	beq.n	8004852 <HAL_TIM_ConfigClockSource+0x15e>
 800479c:	e062      	b.n	8004864 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047ae:	f000 fc95 	bl	80050dc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80047c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	68ba      	ldr	r2, [r7, #8]
 80047c8:	609a      	str	r2, [r3, #8]
      break;
 80047ca:	e04f      	b.n	800486c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047dc:	f000 fc7e 	bl	80050dc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	689a      	ldr	r2, [r3, #8]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047ee:	609a      	str	r2, [r3, #8]
      break;
 80047f0:	e03c      	b.n	800486c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047fe:	461a      	mov	r2, r3
 8004800:	f000 fbf2 	bl	8004fe8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2150      	movs	r1, #80	@ 0x50
 800480a:	4618      	mov	r0, r3
 800480c:	f000 fc4b 	bl	80050a6 <TIM_ITRx_SetConfig>
      break;
 8004810:	e02c      	b.n	800486c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800481e:	461a      	mov	r2, r3
 8004820:	f000 fc11 	bl	8005046 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2160      	movs	r1, #96	@ 0x60
 800482a:	4618      	mov	r0, r3
 800482c:	f000 fc3b 	bl	80050a6 <TIM_ITRx_SetConfig>
      break;
 8004830:	e01c      	b.n	800486c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800483e:	461a      	mov	r2, r3
 8004840:	f000 fbd2 	bl	8004fe8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	2140      	movs	r1, #64	@ 0x40
 800484a:	4618      	mov	r0, r3
 800484c:	f000 fc2b 	bl	80050a6 <TIM_ITRx_SetConfig>
      break;
 8004850:	e00c      	b.n	800486c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4619      	mov	r1, r3
 800485c:	4610      	mov	r0, r2
 800485e:	f000 fc22 	bl	80050a6 <TIM_ITRx_SetConfig>
      break;
 8004862:	e003      	b.n	800486c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	73fb      	strb	r3, [r7, #15]
      break;
 8004868:	e000      	b.n	800486c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800486a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800487c:	7bfb      	ldrb	r3, [r7, #15]
}
 800487e:	4618      	mov	r0, r3
 8004880:	3710      	adds	r7, #16
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
	...

08004888 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004888:	b480      	push	{r7}
 800488a:	b085      	sub	sp, #20
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a48      	ldr	r2, [pc, #288]	@ (80049bc <TIM_Base_SetConfig+0x134>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d013      	beq.n	80048c8 <TIM_Base_SetConfig+0x40>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048a6:	d00f      	beq.n	80048c8 <TIM_Base_SetConfig+0x40>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a45      	ldr	r2, [pc, #276]	@ (80049c0 <TIM_Base_SetConfig+0x138>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d00b      	beq.n	80048c8 <TIM_Base_SetConfig+0x40>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4a44      	ldr	r2, [pc, #272]	@ (80049c4 <TIM_Base_SetConfig+0x13c>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d007      	beq.n	80048c8 <TIM_Base_SetConfig+0x40>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a43      	ldr	r2, [pc, #268]	@ (80049c8 <TIM_Base_SetConfig+0x140>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d003      	beq.n	80048c8 <TIM_Base_SetConfig+0x40>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	4a42      	ldr	r2, [pc, #264]	@ (80049cc <TIM_Base_SetConfig+0x144>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d108      	bne.n	80048da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a37      	ldr	r2, [pc, #220]	@ (80049bc <TIM_Base_SetConfig+0x134>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d01f      	beq.n	8004922 <TIM_Base_SetConfig+0x9a>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048e8:	d01b      	beq.n	8004922 <TIM_Base_SetConfig+0x9a>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a34      	ldr	r2, [pc, #208]	@ (80049c0 <TIM_Base_SetConfig+0x138>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d017      	beq.n	8004922 <TIM_Base_SetConfig+0x9a>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a33      	ldr	r2, [pc, #204]	@ (80049c4 <TIM_Base_SetConfig+0x13c>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d013      	beq.n	8004922 <TIM_Base_SetConfig+0x9a>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4a32      	ldr	r2, [pc, #200]	@ (80049c8 <TIM_Base_SetConfig+0x140>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d00f      	beq.n	8004922 <TIM_Base_SetConfig+0x9a>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4a32      	ldr	r2, [pc, #200]	@ (80049d0 <TIM_Base_SetConfig+0x148>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d00b      	beq.n	8004922 <TIM_Base_SetConfig+0x9a>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4a31      	ldr	r2, [pc, #196]	@ (80049d4 <TIM_Base_SetConfig+0x14c>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d007      	beq.n	8004922 <TIM_Base_SetConfig+0x9a>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a30      	ldr	r2, [pc, #192]	@ (80049d8 <TIM_Base_SetConfig+0x150>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d003      	beq.n	8004922 <TIM_Base_SetConfig+0x9a>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a2b      	ldr	r2, [pc, #172]	@ (80049cc <TIM_Base_SetConfig+0x144>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d108      	bne.n	8004934 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004928:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	68db      	ldr	r3, [r3, #12]
 800492e:	68fa      	ldr	r2, [r7, #12]
 8004930:	4313      	orrs	r3, r2
 8004932:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	4313      	orrs	r3, r2
 8004940:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	68fa      	ldr	r2, [r7, #12]
 8004946:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	689a      	ldr	r2, [r3, #8]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	4a18      	ldr	r2, [pc, #96]	@ (80049bc <TIM_Base_SetConfig+0x134>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d013      	beq.n	8004988 <TIM_Base_SetConfig+0x100>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	4a19      	ldr	r2, [pc, #100]	@ (80049c8 <TIM_Base_SetConfig+0x140>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d00f      	beq.n	8004988 <TIM_Base_SetConfig+0x100>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	4a19      	ldr	r2, [pc, #100]	@ (80049d0 <TIM_Base_SetConfig+0x148>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d00b      	beq.n	8004988 <TIM_Base_SetConfig+0x100>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a18      	ldr	r2, [pc, #96]	@ (80049d4 <TIM_Base_SetConfig+0x14c>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d007      	beq.n	8004988 <TIM_Base_SetConfig+0x100>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a17      	ldr	r2, [pc, #92]	@ (80049d8 <TIM_Base_SetConfig+0x150>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d003      	beq.n	8004988 <TIM_Base_SetConfig+0x100>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a12      	ldr	r2, [pc, #72]	@ (80049cc <TIM_Base_SetConfig+0x144>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d103      	bne.n	8004990 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	691a      	ldr	r2, [r3, #16]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	f003 0301 	and.w	r3, r3, #1
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d105      	bne.n	80049ae <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	f023 0201 	bic.w	r2, r3, #1
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	611a      	str	r2, [r3, #16]
  }
}
 80049ae:	bf00      	nop
 80049b0:	3714      	adds	r7, #20
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	40012c00 	.word	0x40012c00
 80049c0:	40000400 	.word	0x40000400
 80049c4:	40000800 	.word	0x40000800
 80049c8:	40013400 	.word	0x40013400
 80049cc:	40015000 	.word	0x40015000
 80049d0:	40014000 	.word	0x40014000
 80049d4:	40014400 	.word	0x40014400
 80049d8:	40014800 	.word	0x40014800

080049dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049dc:	b480      	push	{r7}
 80049de:	b087      	sub	sp, #28
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a1b      	ldr	r3, [r3, #32]
 80049ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6a1b      	ldr	r3, [r3, #32]
 80049f0:	f023 0201 	bic.w	r2, r3, #1
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	699b      	ldr	r3, [r3, #24]
 8004a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f023 0303 	bic.w	r3, r3, #3
 8004a16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68fa      	ldr	r2, [r7, #12]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	f023 0302 	bic.w	r3, r3, #2
 8004a28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	697a      	ldr	r2, [r7, #20]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	4a30      	ldr	r2, [pc, #192]	@ (8004af8 <TIM_OC1_SetConfig+0x11c>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d013      	beq.n	8004a64 <TIM_OC1_SetConfig+0x88>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	4a2f      	ldr	r2, [pc, #188]	@ (8004afc <TIM_OC1_SetConfig+0x120>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d00f      	beq.n	8004a64 <TIM_OC1_SetConfig+0x88>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	4a2e      	ldr	r2, [pc, #184]	@ (8004b00 <TIM_OC1_SetConfig+0x124>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d00b      	beq.n	8004a64 <TIM_OC1_SetConfig+0x88>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	4a2d      	ldr	r2, [pc, #180]	@ (8004b04 <TIM_OC1_SetConfig+0x128>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d007      	beq.n	8004a64 <TIM_OC1_SetConfig+0x88>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4a2c      	ldr	r2, [pc, #176]	@ (8004b08 <TIM_OC1_SetConfig+0x12c>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d003      	beq.n	8004a64 <TIM_OC1_SetConfig+0x88>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	4a2b      	ldr	r2, [pc, #172]	@ (8004b0c <TIM_OC1_SetConfig+0x130>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d10c      	bne.n	8004a7e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	f023 0308 	bic.w	r3, r3, #8
 8004a6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	697a      	ldr	r2, [r7, #20]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	f023 0304 	bic.w	r3, r3, #4
 8004a7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	4a1d      	ldr	r2, [pc, #116]	@ (8004af8 <TIM_OC1_SetConfig+0x11c>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d013      	beq.n	8004aae <TIM_OC1_SetConfig+0xd2>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4a1c      	ldr	r2, [pc, #112]	@ (8004afc <TIM_OC1_SetConfig+0x120>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d00f      	beq.n	8004aae <TIM_OC1_SetConfig+0xd2>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a1b      	ldr	r2, [pc, #108]	@ (8004b00 <TIM_OC1_SetConfig+0x124>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d00b      	beq.n	8004aae <TIM_OC1_SetConfig+0xd2>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	4a1a      	ldr	r2, [pc, #104]	@ (8004b04 <TIM_OC1_SetConfig+0x128>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d007      	beq.n	8004aae <TIM_OC1_SetConfig+0xd2>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	4a19      	ldr	r2, [pc, #100]	@ (8004b08 <TIM_OC1_SetConfig+0x12c>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d003      	beq.n	8004aae <TIM_OC1_SetConfig+0xd2>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4a18      	ldr	r2, [pc, #96]	@ (8004b0c <TIM_OC1_SetConfig+0x130>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d111      	bne.n	8004ad2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ab4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004abc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	695b      	ldr	r3, [r3, #20]
 8004ac2:	693a      	ldr	r2, [r7, #16]
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	699b      	ldr	r3, [r3, #24]
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	693a      	ldr	r2, [r7, #16]
 8004ad6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	68fa      	ldr	r2, [r7, #12]
 8004adc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	685a      	ldr	r2, [r3, #4]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	697a      	ldr	r2, [r7, #20]
 8004aea:	621a      	str	r2, [r3, #32]
}
 8004aec:	bf00      	nop
 8004aee:	371c      	adds	r7, #28
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr
 8004af8:	40012c00 	.word	0x40012c00
 8004afc:	40013400 	.word	0x40013400
 8004b00:	40014000 	.word	0x40014000
 8004b04:	40014400 	.word	0x40014400
 8004b08:	40014800 	.word	0x40014800
 8004b0c:	40015000 	.word	0x40015000

08004b10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b087      	sub	sp, #28
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6a1b      	ldr	r3, [r3, #32]
 8004b1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6a1b      	ldr	r3, [r3, #32]
 8004b24:	f023 0210 	bic.w	r2, r3, #16
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	699b      	ldr	r3, [r3, #24]
 8004b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	021b      	lsls	r3, r3, #8
 8004b52:	68fa      	ldr	r2, [r7, #12]
 8004b54:	4313      	orrs	r3, r2
 8004b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	f023 0320 	bic.w	r3, r3, #32
 8004b5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	011b      	lsls	r3, r3, #4
 8004b66:	697a      	ldr	r2, [r7, #20]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a2c      	ldr	r2, [pc, #176]	@ (8004c20 <TIM_OC2_SetConfig+0x110>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d007      	beq.n	8004b84 <TIM_OC2_SetConfig+0x74>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a2b      	ldr	r2, [pc, #172]	@ (8004c24 <TIM_OC2_SetConfig+0x114>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d003      	beq.n	8004b84 <TIM_OC2_SetConfig+0x74>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4a2a      	ldr	r2, [pc, #168]	@ (8004c28 <TIM_OC2_SetConfig+0x118>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d10d      	bne.n	8004ba0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	011b      	lsls	r3, r3, #4
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	4313      	orrs	r3, r2
 8004b96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b9e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a1f      	ldr	r2, [pc, #124]	@ (8004c20 <TIM_OC2_SetConfig+0x110>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d013      	beq.n	8004bd0 <TIM_OC2_SetConfig+0xc0>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a1e      	ldr	r2, [pc, #120]	@ (8004c24 <TIM_OC2_SetConfig+0x114>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d00f      	beq.n	8004bd0 <TIM_OC2_SetConfig+0xc0>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a1e      	ldr	r2, [pc, #120]	@ (8004c2c <TIM_OC2_SetConfig+0x11c>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d00b      	beq.n	8004bd0 <TIM_OC2_SetConfig+0xc0>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a1d      	ldr	r2, [pc, #116]	@ (8004c30 <TIM_OC2_SetConfig+0x120>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d007      	beq.n	8004bd0 <TIM_OC2_SetConfig+0xc0>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a1c      	ldr	r2, [pc, #112]	@ (8004c34 <TIM_OC2_SetConfig+0x124>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d003      	beq.n	8004bd0 <TIM_OC2_SetConfig+0xc0>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a17      	ldr	r2, [pc, #92]	@ (8004c28 <TIM_OC2_SetConfig+0x118>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d113      	bne.n	8004bf8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004bd6:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bde:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	695b      	ldr	r3, [r3, #20]
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	693a      	ldr	r2, [r7, #16]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	699b      	ldr	r3, [r3, #24]
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	693a      	ldr	r2, [r7, #16]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	68fa      	ldr	r2, [r7, #12]
 8004c02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	685a      	ldr	r2, [r3, #4]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	697a      	ldr	r2, [r7, #20]
 8004c10:	621a      	str	r2, [r3, #32]
}
 8004c12:	bf00      	nop
 8004c14:	371c      	adds	r7, #28
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr
 8004c1e:	bf00      	nop
 8004c20:	40012c00 	.word	0x40012c00
 8004c24:	40013400 	.word	0x40013400
 8004c28:	40015000 	.word	0x40015000
 8004c2c:	40014000 	.word	0x40014000
 8004c30:	40014400 	.word	0x40014400
 8004c34:	40014800 	.word	0x40014800

08004c38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b087      	sub	sp, #28
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a1b      	ldr	r3, [r3, #32]
 8004c46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6a1b      	ldr	r3, [r3, #32]
 8004c4c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	69db      	ldr	r3, [r3, #28]
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f023 0303 	bic.w	r3, r3, #3
 8004c72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	68fa      	ldr	r2, [r7, #12]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	021b      	lsls	r3, r3, #8
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a2b      	ldr	r2, [pc, #172]	@ (8004d44 <TIM_OC3_SetConfig+0x10c>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d007      	beq.n	8004caa <TIM_OC3_SetConfig+0x72>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4a2a      	ldr	r2, [pc, #168]	@ (8004d48 <TIM_OC3_SetConfig+0x110>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d003      	beq.n	8004caa <TIM_OC3_SetConfig+0x72>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	4a29      	ldr	r2, [pc, #164]	@ (8004d4c <TIM_OC3_SetConfig+0x114>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d10d      	bne.n	8004cc6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004cb0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	021b      	lsls	r3, r3, #8
 8004cb8:	697a      	ldr	r2, [r7, #20]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004cc4:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a1e      	ldr	r2, [pc, #120]	@ (8004d44 <TIM_OC3_SetConfig+0x10c>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d013      	beq.n	8004cf6 <TIM_OC3_SetConfig+0xbe>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a1d      	ldr	r2, [pc, #116]	@ (8004d48 <TIM_OC3_SetConfig+0x110>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d00f      	beq.n	8004cf6 <TIM_OC3_SetConfig+0xbe>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	4a1d      	ldr	r2, [pc, #116]	@ (8004d50 <TIM_OC3_SetConfig+0x118>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d00b      	beq.n	8004cf6 <TIM_OC3_SetConfig+0xbe>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4a1c      	ldr	r2, [pc, #112]	@ (8004d54 <TIM_OC3_SetConfig+0x11c>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d007      	beq.n	8004cf6 <TIM_OC3_SetConfig+0xbe>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	4a1b      	ldr	r2, [pc, #108]	@ (8004d58 <TIM_OC3_SetConfig+0x120>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d003      	beq.n	8004cf6 <TIM_OC3_SetConfig+0xbe>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	4a16      	ldr	r2, [pc, #88]	@ (8004d4c <TIM_OC3_SetConfig+0x114>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d113      	bne.n	8004d1e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004cfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	011b      	lsls	r3, r3, #4
 8004d0c:	693a      	ldr	r2, [r7, #16]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	699b      	ldr	r3, [r3, #24]
 8004d16:	011b      	lsls	r3, r3, #4
 8004d18:	693a      	ldr	r2, [r7, #16]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	693a      	ldr	r2, [r7, #16]
 8004d22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	68fa      	ldr	r2, [r7, #12]
 8004d28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	685a      	ldr	r2, [r3, #4]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	697a      	ldr	r2, [r7, #20]
 8004d36:	621a      	str	r2, [r3, #32]
}
 8004d38:	bf00      	nop
 8004d3a:	371c      	adds	r7, #28
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d42:	4770      	bx	lr
 8004d44:	40012c00 	.word	0x40012c00
 8004d48:	40013400 	.word	0x40013400
 8004d4c:	40015000 	.word	0x40015000
 8004d50:	40014000 	.word	0x40014000
 8004d54:	40014400 	.word	0x40014400
 8004d58:	40014800 	.word	0x40014800

08004d5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b087      	sub	sp, #28
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a1b      	ldr	r3, [r3, #32]
 8004d6a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a1b      	ldr	r3, [r3, #32]
 8004d70:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	69db      	ldr	r3, [r3, #28]
 8004d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	021b      	lsls	r3, r3, #8
 8004d9e:	68fa      	ldr	r2, [r7, #12]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004daa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	031b      	lsls	r3, r3, #12
 8004db2:	693a      	ldr	r2, [r7, #16]
 8004db4:	4313      	orrs	r3, r2
 8004db6:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a1a      	ldr	r2, [pc, #104]	@ (8004e24 <TIM_OC4_SetConfig+0xc8>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d013      	beq.n	8004de8 <TIM_OC4_SetConfig+0x8c>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a19      	ldr	r2, [pc, #100]	@ (8004e28 <TIM_OC4_SetConfig+0xcc>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d00f      	beq.n	8004de8 <TIM_OC4_SetConfig+0x8c>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a18      	ldr	r2, [pc, #96]	@ (8004e2c <TIM_OC4_SetConfig+0xd0>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d00b      	beq.n	8004de8 <TIM_OC4_SetConfig+0x8c>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a17      	ldr	r2, [pc, #92]	@ (8004e30 <TIM_OC4_SetConfig+0xd4>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d007      	beq.n	8004de8 <TIM_OC4_SetConfig+0x8c>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4a16      	ldr	r2, [pc, #88]	@ (8004e34 <TIM_OC4_SetConfig+0xd8>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d003      	beq.n	8004de8 <TIM_OC4_SetConfig+0x8c>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a15      	ldr	r2, [pc, #84]	@ (8004e38 <TIM_OC4_SetConfig+0xdc>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d109      	bne.n	8004dfc <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004dee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	695b      	ldr	r3, [r3, #20]
 8004df4:	019b      	lsls	r3, r3, #6
 8004df6:	697a      	ldr	r2, [r7, #20]
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	697a      	ldr	r2, [r7, #20]
 8004e00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	68fa      	ldr	r2, [r7, #12]
 8004e06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	685a      	ldr	r2, [r3, #4]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	693a      	ldr	r2, [r7, #16]
 8004e14:	621a      	str	r2, [r3, #32]
}
 8004e16:	bf00      	nop
 8004e18:	371c      	adds	r7, #28
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	40012c00 	.word	0x40012c00
 8004e28:	40013400 	.word	0x40013400
 8004e2c:	40014000 	.word	0x40014000
 8004e30:	40014400 	.word	0x40014400
 8004e34:	40014800 	.word	0x40014800
 8004e38:	40015000 	.word	0x40015000

08004e3c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b087      	sub	sp, #28
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
 8004e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6a1b      	ldr	r3, [r3, #32]
 8004e4a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6a1b      	ldr	r3, [r3, #32]
 8004e50:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68fa      	ldr	r2, [r7, #12]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004e80:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	041b      	lsls	r3, r3, #16
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a19      	ldr	r2, [pc, #100]	@ (8004ef8 <TIM_OC5_SetConfig+0xbc>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d013      	beq.n	8004ebe <TIM_OC5_SetConfig+0x82>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a18      	ldr	r2, [pc, #96]	@ (8004efc <TIM_OC5_SetConfig+0xc0>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d00f      	beq.n	8004ebe <TIM_OC5_SetConfig+0x82>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a17      	ldr	r2, [pc, #92]	@ (8004f00 <TIM_OC5_SetConfig+0xc4>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d00b      	beq.n	8004ebe <TIM_OC5_SetConfig+0x82>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a16      	ldr	r2, [pc, #88]	@ (8004f04 <TIM_OC5_SetConfig+0xc8>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d007      	beq.n	8004ebe <TIM_OC5_SetConfig+0x82>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a15      	ldr	r2, [pc, #84]	@ (8004f08 <TIM_OC5_SetConfig+0xcc>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d003      	beq.n	8004ebe <TIM_OC5_SetConfig+0x82>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	4a14      	ldr	r2, [pc, #80]	@ (8004f0c <TIM_OC5_SetConfig+0xd0>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d109      	bne.n	8004ed2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ec4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	695b      	ldr	r3, [r3, #20]
 8004eca:	021b      	lsls	r3, r3, #8
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	697a      	ldr	r2, [r7, #20]
 8004ed6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	685a      	ldr	r2, [r3, #4]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	693a      	ldr	r2, [r7, #16]
 8004eea:	621a      	str	r2, [r3, #32]
}
 8004eec:	bf00      	nop
 8004eee:	371c      	adds	r7, #28
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr
 8004ef8:	40012c00 	.word	0x40012c00
 8004efc:	40013400 	.word	0x40013400
 8004f00:	40014000 	.word	0x40014000
 8004f04:	40014400 	.word	0x40014400
 8004f08:	40014800 	.word	0x40014800
 8004f0c:	40015000 	.word	0x40015000

08004f10 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b087      	sub	sp, #28
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6a1b      	ldr	r3, [r3, #32]
 8004f1e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6a1b      	ldr	r3, [r3, #32]
 8004f24:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	021b      	lsls	r3, r3, #8
 8004f4a:	68fa      	ldr	r2, [r7, #12]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004f56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	051b      	lsls	r3, r3, #20
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	4a1a      	ldr	r2, [pc, #104]	@ (8004fd0 <TIM_OC6_SetConfig+0xc0>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d013      	beq.n	8004f94 <TIM_OC6_SetConfig+0x84>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	4a19      	ldr	r2, [pc, #100]	@ (8004fd4 <TIM_OC6_SetConfig+0xc4>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d00f      	beq.n	8004f94 <TIM_OC6_SetConfig+0x84>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4a18      	ldr	r2, [pc, #96]	@ (8004fd8 <TIM_OC6_SetConfig+0xc8>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d00b      	beq.n	8004f94 <TIM_OC6_SetConfig+0x84>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	4a17      	ldr	r2, [pc, #92]	@ (8004fdc <TIM_OC6_SetConfig+0xcc>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d007      	beq.n	8004f94 <TIM_OC6_SetConfig+0x84>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	4a16      	ldr	r2, [pc, #88]	@ (8004fe0 <TIM_OC6_SetConfig+0xd0>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d003      	beq.n	8004f94 <TIM_OC6_SetConfig+0x84>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	4a15      	ldr	r2, [pc, #84]	@ (8004fe4 <TIM_OC6_SetConfig+0xd4>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d109      	bne.n	8004fa8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f9a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	695b      	ldr	r3, [r3, #20]
 8004fa0:	029b      	lsls	r3, r3, #10
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	697a      	ldr	r2, [r7, #20]
 8004fac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68fa      	ldr	r2, [r7, #12]
 8004fb2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	685a      	ldr	r2, [r3, #4]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	693a      	ldr	r2, [r7, #16]
 8004fc0:	621a      	str	r2, [r3, #32]
}
 8004fc2:	bf00      	nop
 8004fc4:	371c      	adds	r7, #28
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	40012c00 	.word	0x40012c00
 8004fd4:	40013400 	.word	0x40013400
 8004fd8:	40014000 	.word	0x40014000
 8004fdc:	40014400 	.word	0x40014400
 8004fe0:	40014800 	.word	0x40014800
 8004fe4:	40015000 	.word	0x40015000

08004fe8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b087      	sub	sp, #28
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6a1b      	ldr	r3, [r3, #32]
 8004ff8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6a1b      	ldr	r3, [r3, #32]
 8004ffe:	f023 0201 	bic.w	r2, r3, #1
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005012:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	011b      	lsls	r3, r3, #4
 8005018:	693a      	ldr	r2, [r7, #16]
 800501a:	4313      	orrs	r3, r2
 800501c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	f023 030a 	bic.w	r3, r3, #10
 8005024:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005026:	697a      	ldr	r2, [r7, #20]
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	4313      	orrs	r3, r2
 800502c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	693a      	ldr	r2, [r7, #16]
 8005032:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	697a      	ldr	r2, [r7, #20]
 8005038:	621a      	str	r2, [r3, #32]
}
 800503a:	bf00      	nop
 800503c:	371c      	adds	r7, #28
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr

08005046 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005046:	b480      	push	{r7}
 8005048:	b087      	sub	sp, #28
 800504a:	af00      	add	r7, sp, #0
 800504c:	60f8      	str	r0, [r7, #12]
 800504e:	60b9      	str	r1, [r7, #8]
 8005050:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6a1b      	ldr	r3, [r3, #32]
 800505c:	f023 0210 	bic.w	r2, r3, #16
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	699b      	ldr	r3, [r3, #24]
 8005068:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005070:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	031b      	lsls	r3, r3, #12
 8005076:	693a      	ldr	r2, [r7, #16]
 8005078:	4313      	orrs	r3, r2
 800507a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005082:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	011b      	lsls	r3, r3, #4
 8005088:	697a      	ldr	r2, [r7, #20]
 800508a:	4313      	orrs	r3, r2
 800508c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	693a      	ldr	r2, [r7, #16]
 8005092:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	697a      	ldr	r2, [r7, #20]
 8005098:	621a      	str	r2, [r3, #32]
}
 800509a:	bf00      	nop
 800509c:	371c      	adds	r7, #28
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr

080050a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80050a6:	b480      	push	{r7}
 80050a8:	b085      	sub	sp, #20
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
 80050ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80050be:	683a      	ldr	r2, [r7, #0]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	f043 0307 	orr.w	r3, r3, #7
 80050c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	609a      	str	r2, [r3, #8]
}
 80050d0:	bf00      	nop
 80050d2:	3714      	adds	r7, #20
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80050dc:	b480      	push	{r7}
 80050de:	b087      	sub	sp, #28
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	60f8      	str	r0, [r7, #12]
 80050e4:	60b9      	str	r1, [r7, #8]
 80050e6:	607a      	str	r2, [r7, #4]
 80050e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80050f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	021a      	lsls	r2, r3, #8
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	431a      	orrs	r2, r3
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	4313      	orrs	r3, r2
 8005104:	697a      	ldr	r2, [r7, #20]
 8005106:	4313      	orrs	r3, r2
 8005108:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	697a      	ldr	r2, [r7, #20]
 800510e:	609a      	str	r2, [r3, #8]
}
 8005110:	bf00      	nop
 8005112:	371c      	adds	r7, #28
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800511c:	b480      	push	{r7}
 800511e:	b085      	sub	sp, #20
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800512c:	2b01      	cmp	r3, #1
 800512e:	d101      	bne.n	8005134 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005130:	2302      	movs	r3, #2
 8005132:	e06d      	b.n	8005210 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2202      	movs	r2, #2
 8005140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a30      	ldr	r2, [pc, #192]	@ (800521c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d009      	beq.n	8005172 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a2f      	ldr	r2, [pc, #188]	@ (8005220 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d004      	beq.n	8005172 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a2d      	ldr	r2, [pc, #180]	@ (8005224 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d108      	bne.n	8005184 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005178:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	68fa      	ldr	r2, [r7, #12]
 8005180:	4313      	orrs	r3, r2
 8005182:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800518a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	68fa      	ldr	r2, [r7, #12]
 8005192:	4313      	orrs	r3, r2
 8005194:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	68fa      	ldr	r2, [r7, #12]
 800519c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a1e      	ldr	r2, [pc, #120]	@ (800521c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d01d      	beq.n	80051e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051b0:	d018      	beq.n	80051e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a1c      	ldr	r2, [pc, #112]	@ (8005228 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d013      	beq.n	80051e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a1a      	ldr	r2, [pc, #104]	@ (800522c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d00e      	beq.n	80051e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a15      	ldr	r2, [pc, #84]	@ (8005220 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d009      	beq.n	80051e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a16      	ldr	r2, [pc, #88]	@ (8005230 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d004      	beq.n	80051e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a11      	ldr	r2, [pc, #68]	@ (8005224 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d10c      	bne.n	80051fe <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051ea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	68ba      	ldr	r2, [r7, #8]
 80051f2:	4313      	orrs	r3, r2
 80051f4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68ba      	ldr	r2, [r7, #8]
 80051fc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2201      	movs	r2, #1
 8005202:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2200      	movs	r2, #0
 800520a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800520e:	2300      	movs	r3, #0
}
 8005210:	4618      	mov	r0, r3
 8005212:	3714      	adds	r7, #20
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr
 800521c:	40012c00 	.word	0x40012c00
 8005220:	40013400 	.word	0x40013400
 8005224:	40015000 	.word	0x40015000
 8005228:	40000400 	.word	0x40000400
 800522c:	40000800 	.word	0x40000800
 8005230:	40014000 	.word	0x40014000

08005234 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b082      	sub	sp, #8
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d101      	bne.n	8005246 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e040      	b.n	80052c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800524a:	2b00      	cmp	r3, #0
 800524c:	d106      	bne.n	800525c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f7fb ff86 	bl	8001168 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2224      	movs	r2, #36	@ 0x24
 8005260:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f022 0201 	bic.w	r2, r2, #1
 8005270:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005276:	2b00      	cmp	r3, #0
 8005278:	d002      	beq.n	8005280 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f000 fa86 	bl	800578c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f000 f8af 	bl	80053e4 <UART_SetConfig>
 8005286:	4603      	mov	r3, r0
 8005288:	2b01      	cmp	r3, #1
 800528a:	d101      	bne.n	8005290 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e01b      	b.n	80052c8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	685a      	ldr	r2, [r3, #4]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800529e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	689a      	ldr	r2, [r3, #8]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80052ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f042 0201 	orr.w	r2, r2, #1
 80052be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f000 fb05 	bl	80058d0 <UART_CheckIdleState>
 80052c6:	4603      	mov	r3, r0
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3708      	adds	r7, #8
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}

080052d0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b08a      	sub	sp, #40	@ 0x28
 80052d4:	af02      	add	r7, sp, #8
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	60b9      	str	r1, [r7, #8]
 80052da:	603b      	str	r3, [r7, #0]
 80052dc:	4613      	mov	r3, r2
 80052de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052e4:	2b20      	cmp	r3, #32
 80052e6:	d177      	bne.n	80053d8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d002      	beq.n	80052f4 <HAL_UART_Transmit+0x24>
 80052ee:	88fb      	ldrh	r3, [r7, #6]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d101      	bne.n	80052f8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e070      	b.n	80053da <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2221      	movs	r2, #33	@ 0x21
 8005304:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005306:	f7fc f8d9 	bl	80014bc <HAL_GetTick>
 800530a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	88fa      	ldrh	r2, [r7, #6]
 8005310:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	88fa      	ldrh	r2, [r7, #6]
 8005318:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005324:	d108      	bne.n	8005338 <HAL_UART_Transmit+0x68>
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d104      	bne.n	8005338 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800532e:	2300      	movs	r3, #0
 8005330:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	61bb      	str	r3, [r7, #24]
 8005336:	e003      	b.n	8005340 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800533c:	2300      	movs	r3, #0
 800533e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005340:	e02f      	b.n	80053a2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	9300      	str	r3, [sp, #0]
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	2200      	movs	r2, #0
 800534a:	2180      	movs	r1, #128	@ 0x80
 800534c:	68f8      	ldr	r0, [r7, #12]
 800534e:	f000 fb67 	bl	8005a20 <UART_WaitOnFlagUntilTimeout>
 8005352:	4603      	mov	r3, r0
 8005354:	2b00      	cmp	r3, #0
 8005356:	d004      	beq.n	8005362 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2220      	movs	r2, #32
 800535c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800535e:	2303      	movs	r3, #3
 8005360:	e03b      	b.n	80053da <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d10b      	bne.n	8005380 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005368:	69bb      	ldr	r3, [r7, #24]
 800536a:	881a      	ldrh	r2, [r3, #0]
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005374:	b292      	uxth	r2, r2
 8005376:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	3302      	adds	r3, #2
 800537c:	61bb      	str	r3, [r7, #24]
 800537e:	e007      	b.n	8005390 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005380:	69fb      	ldr	r3, [r7, #28]
 8005382:	781a      	ldrb	r2, [r3, #0]
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	3301      	adds	r3, #1
 800538e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005396:	b29b      	uxth	r3, r3
 8005398:	3b01      	subs	r3, #1
 800539a:	b29a      	uxth	r2, r3
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d1c9      	bne.n	8005342 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	9300      	str	r3, [sp, #0]
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	2200      	movs	r2, #0
 80053b6:	2140      	movs	r1, #64	@ 0x40
 80053b8:	68f8      	ldr	r0, [r7, #12]
 80053ba:	f000 fb31 	bl	8005a20 <UART_WaitOnFlagUntilTimeout>
 80053be:	4603      	mov	r3, r0
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d004      	beq.n	80053ce <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2220      	movs	r2, #32
 80053c8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e005      	b.n	80053da <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2220      	movs	r2, #32
 80053d2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80053d4:	2300      	movs	r3, #0
 80053d6:	e000      	b.n	80053da <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80053d8:	2302      	movs	r3, #2
  }
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3720      	adds	r7, #32
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
	...

080053e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b088      	sub	sp, #32
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80053ec:	2300      	movs	r3, #0
 80053ee:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	689a      	ldr	r2, [r3, #8]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	431a      	orrs	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	695b      	ldr	r3, [r3, #20]
 80053fe:	431a      	orrs	r2, r3
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	69db      	ldr	r3, [r3, #28]
 8005404:	4313      	orrs	r3, r2
 8005406:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	4b92      	ldr	r3, [pc, #584]	@ (8005658 <UART_SetConfig+0x274>)
 8005410:	4013      	ands	r3, r2
 8005412:	687a      	ldr	r2, [r7, #4]
 8005414:	6812      	ldr	r2, [r2, #0]
 8005416:	6979      	ldr	r1, [r7, #20]
 8005418:	430b      	orrs	r3, r1
 800541a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	68da      	ldr	r2, [r3, #12]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	430a      	orrs	r2, r1
 8005430:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	699b      	ldr	r3, [r3, #24]
 8005436:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6a1b      	ldr	r3, [r3, #32]
 800543c:	697a      	ldr	r2, [r7, #20]
 800543e:	4313      	orrs	r3, r2
 8005440:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	697a      	ldr	r2, [r7, #20]
 8005452:	430a      	orrs	r2, r1
 8005454:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a80      	ldr	r2, [pc, #512]	@ (800565c <UART_SetConfig+0x278>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d120      	bne.n	80054a2 <UART_SetConfig+0xbe>
 8005460:	4b7f      	ldr	r3, [pc, #508]	@ (8005660 <UART_SetConfig+0x27c>)
 8005462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005464:	f003 0303 	and.w	r3, r3, #3
 8005468:	2b03      	cmp	r3, #3
 800546a:	d817      	bhi.n	800549c <UART_SetConfig+0xb8>
 800546c:	a201      	add	r2, pc, #4	@ (adr r2, 8005474 <UART_SetConfig+0x90>)
 800546e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005472:	bf00      	nop
 8005474:	08005485 	.word	0x08005485
 8005478:	08005491 	.word	0x08005491
 800547c:	08005497 	.word	0x08005497
 8005480:	0800548b 	.word	0x0800548b
 8005484:	2301      	movs	r3, #1
 8005486:	77fb      	strb	r3, [r7, #31]
 8005488:	e0b5      	b.n	80055f6 <UART_SetConfig+0x212>
 800548a:	2302      	movs	r3, #2
 800548c:	77fb      	strb	r3, [r7, #31]
 800548e:	e0b2      	b.n	80055f6 <UART_SetConfig+0x212>
 8005490:	2304      	movs	r3, #4
 8005492:	77fb      	strb	r3, [r7, #31]
 8005494:	e0af      	b.n	80055f6 <UART_SetConfig+0x212>
 8005496:	2308      	movs	r3, #8
 8005498:	77fb      	strb	r3, [r7, #31]
 800549a:	e0ac      	b.n	80055f6 <UART_SetConfig+0x212>
 800549c:	2310      	movs	r3, #16
 800549e:	77fb      	strb	r3, [r7, #31]
 80054a0:	e0a9      	b.n	80055f6 <UART_SetConfig+0x212>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a6f      	ldr	r2, [pc, #444]	@ (8005664 <UART_SetConfig+0x280>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d124      	bne.n	80054f6 <UART_SetConfig+0x112>
 80054ac:	4b6c      	ldr	r3, [pc, #432]	@ (8005660 <UART_SetConfig+0x27c>)
 80054ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80054b4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80054b8:	d011      	beq.n	80054de <UART_SetConfig+0xfa>
 80054ba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80054be:	d817      	bhi.n	80054f0 <UART_SetConfig+0x10c>
 80054c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80054c4:	d011      	beq.n	80054ea <UART_SetConfig+0x106>
 80054c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80054ca:	d811      	bhi.n	80054f0 <UART_SetConfig+0x10c>
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d003      	beq.n	80054d8 <UART_SetConfig+0xf4>
 80054d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054d4:	d006      	beq.n	80054e4 <UART_SetConfig+0x100>
 80054d6:	e00b      	b.n	80054f0 <UART_SetConfig+0x10c>
 80054d8:	2300      	movs	r3, #0
 80054da:	77fb      	strb	r3, [r7, #31]
 80054dc:	e08b      	b.n	80055f6 <UART_SetConfig+0x212>
 80054de:	2302      	movs	r3, #2
 80054e0:	77fb      	strb	r3, [r7, #31]
 80054e2:	e088      	b.n	80055f6 <UART_SetConfig+0x212>
 80054e4:	2304      	movs	r3, #4
 80054e6:	77fb      	strb	r3, [r7, #31]
 80054e8:	e085      	b.n	80055f6 <UART_SetConfig+0x212>
 80054ea:	2308      	movs	r3, #8
 80054ec:	77fb      	strb	r3, [r7, #31]
 80054ee:	e082      	b.n	80055f6 <UART_SetConfig+0x212>
 80054f0:	2310      	movs	r3, #16
 80054f2:	77fb      	strb	r3, [r7, #31]
 80054f4:	e07f      	b.n	80055f6 <UART_SetConfig+0x212>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a5b      	ldr	r2, [pc, #364]	@ (8005668 <UART_SetConfig+0x284>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d124      	bne.n	800554a <UART_SetConfig+0x166>
 8005500:	4b57      	ldr	r3, [pc, #348]	@ (8005660 <UART_SetConfig+0x27c>)
 8005502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005504:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005508:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800550c:	d011      	beq.n	8005532 <UART_SetConfig+0x14e>
 800550e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005512:	d817      	bhi.n	8005544 <UART_SetConfig+0x160>
 8005514:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005518:	d011      	beq.n	800553e <UART_SetConfig+0x15a>
 800551a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800551e:	d811      	bhi.n	8005544 <UART_SetConfig+0x160>
 8005520:	2b00      	cmp	r3, #0
 8005522:	d003      	beq.n	800552c <UART_SetConfig+0x148>
 8005524:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005528:	d006      	beq.n	8005538 <UART_SetConfig+0x154>
 800552a:	e00b      	b.n	8005544 <UART_SetConfig+0x160>
 800552c:	2300      	movs	r3, #0
 800552e:	77fb      	strb	r3, [r7, #31]
 8005530:	e061      	b.n	80055f6 <UART_SetConfig+0x212>
 8005532:	2302      	movs	r3, #2
 8005534:	77fb      	strb	r3, [r7, #31]
 8005536:	e05e      	b.n	80055f6 <UART_SetConfig+0x212>
 8005538:	2304      	movs	r3, #4
 800553a:	77fb      	strb	r3, [r7, #31]
 800553c:	e05b      	b.n	80055f6 <UART_SetConfig+0x212>
 800553e:	2308      	movs	r3, #8
 8005540:	77fb      	strb	r3, [r7, #31]
 8005542:	e058      	b.n	80055f6 <UART_SetConfig+0x212>
 8005544:	2310      	movs	r3, #16
 8005546:	77fb      	strb	r3, [r7, #31]
 8005548:	e055      	b.n	80055f6 <UART_SetConfig+0x212>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a47      	ldr	r2, [pc, #284]	@ (800566c <UART_SetConfig+0x288>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d124      	bne.n	800559e <UART_SetConfig+0x1ba>
 8005554:	4b42      	ldr	r3, [pc, #264]	@ (8005660 <UART_SetConfig+0x27c>)
 8005556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005558:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800555c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005560:	d011      	beq.n	8005586 <UART_SetConfig+0x1a2>
 8005562:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005566:	d817      	bhi.n	8005598 <UART_SetConfig+0x1b4>
 8005568:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800556c:	d011      	beq.n	8005592 <UART_SetConfig+0x1ae>
 800556e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005572:	d811      	bhi.n	8005598 <UART_SetConfig+0x1b4>
 8005574:	2b00      	cmp	r3, #0
 8005576:	d003      	beq.n	8005580 <UART_SetConfig+0x19c>
 8005578:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800557c:	d006      	beq.n	800558c <UART_SetConfig+0x1a8>
 800557e:	e00b      	b.n	8005598 <UART_SetConfig+0x1b4>
 8005580:	2300      	movs	r3, #0
 8005582:	77fb      	strb	r3, [r7, #31]
 8005584:	e037      	b.n	80055f6 <UART_SetConfig+0x212>
 8005586:	2302      	movs	r3, #2
 8005588:	77fb      	strb	r3, [r7, #31]
 800558a:	e034      	b.n	80055f6 <UART_SetConfig+0x212>
 800558c:	2304      	movs	r3, #4
 800558e:	77fb      	strb	r3, [r7, #31]
 8005590:	e031      	b.n	80055f6 <UART_SetConfig+0x212>
 8005592:	2308      	movs	r3, #8
 8005594:	77fb      	strb	r3, [r7, #31]
 8005596:	e02e      	b.n	80055f6 <UART_SetConfig+0x212>
 8005598:	2310      	movs	r3, #16
 800559a:	77fb      	strb	r3, [r7, #31]
 800559c:	e02b      	b.n	80055f6 <UART_SetConfig+0x212>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a33      	ldr	r2, [pc, #204]	@ (8005670 <UART_SetConfig+0x28c>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d124      	bne.n	80055f2 <UART_SetConfig+0x20e>
 80055a8:	4b2d      	ldr	r3, [pc, #180]	@ (8005660 <UART_SetConfig+0x27c>)
 80055aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ac:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80055b0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80055b4:	d011      	beq.n	80055da <UART_SetConfig+0x1f6>
 80055b6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80055ba:	d817      	bhi.n	80055ec <UART_SetConfig+0x208>
 80055bc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80055c0:	d011      	beq.n	80055e6 <UART_SetConfig+0x202>
 80055c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80055c6:	d811      	bhi.n	80055ec <UART_SetConfig+0x208>
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d003      	beq.n	80055d4 <UART_SetConfig+0x1f0>
 80055cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055d0:	d006      	beq.n	80055e0 <UART_SetConfig+0x1fc>
 80055d2:	e00b      	b.n	80055ec <UART_SetConfig+0x208>
 80055d4:	2300      	movs	r3, #0
 80055d6:	77fb      	strb	r3, [r7, #31]
 80055d8:	e00d      	b.n	80055f6 <UART_SetConfig+0x212>
 80055da:	2302      	movs	r3, #2
 80055dc:	77fb      	strb	r3, [r7, #31]
 80055de:	e00a      	b.n	80055f6 <UART_SetConfig+0x212>
 80055e0:	2304      	movs	r3, #4
 80055e2:	77fb      	strb	r3, [r7, #31]
 80055e4:	e007      	b.n	80055f6 <UART_SetConfig+0x212>
 80055e6:	2308      	movs	r3, #8
 80055e8:	77fb      	strb	r3, [r7, #31]
 80055ea:	e004      	b.n	80055f6 <UART_SetConfig+0x212>
 80055ec:	2310      	movs	r3, #16
 80055ee:	77fb      	strb	r3, [r7, #31]
 80055f0:	e001      	b.n	80055f6 <UART_SetConfig+0x212>
 80055f2:	2310      	movs	r3, #16
 80055f4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	69db      	ldr	r3, [r3, #28]
 80055fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055fe:	d16b      	bne.n	80056d8 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8005600:	7ffb      	ldrb	r3, [r7, #31]
 8005602:	2b08      	cmp	r3, #8
 8005604:	d838      	bhi.n	8005678 <UART_SetConfig+0x294>
 8005606:	a201      	add	r2, pc, #4	@ (adr r2, 800560c <UART_SetConfig+0x228>)
 8005608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800560c:	08005631 	.word	0x08005631
 8005610:	08005639 	.word	0x08005639
 8005614:	08005641 	.word	0x08005641
 8005618:	08005679 	.word	0x08005679
 800561c:	08005647 	.word	0x08005647
 8005620:	08005679 	.word	0x08005679
 8005624:	08005679 	.word	0x08005679
 8005628:	08005679 	.word	0x08005679
 800562c:	0800564f 	.word	0x0800564f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005630:	f7fe fbca 	bl	8003dc8 <HAL_RCC_GetPCLK1Freq>
 8005634:	61b8      	str	r0, [r7, #24]
        break;
 8005636:	e024      	b.n	8005682 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005638:	f7fe fbe8 	bl	8003e0c <HAL_RCC_GetPCLK2Freq>
 800563c:	61b8      	str	r0, [r7, #24]
        break;
 800563e:	e020      	b.n	8005682 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005640:	4b0c      	ldr	r3, [pc, #48]	@ (8005674 <UART_SetConfig+0x290>)
 8005642:	61bb      	str	r3, [r7, #24]
        break;
 8005644:	e01d      	b.n	8005682 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005646:	f7fe fb5f 	bl	8003d08 <HAL_RCC_GetSysClockFreq>
 800564a:	61b8      	str	r0, [r7, #24]
        break;
 800564c:	e019      	b.n	8005682 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800564e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005652:	61bb      	str	r3, [r7, #24]
        break;
 8005654:	e015      	b.n	8005682 <UART_SetConfig+0x29e>
 8005656:	bf00      	nop
 8005658:	efff69f3 	.word	0xefff69f3
 800565c:	40013800 	.word	0x40013800
 8005660:	40021000 	.word	0x40021000
 8005664:	40004400 	.word	0x40004400
 8005668:	40004800 	.word	0x40004800
 800566c:	40004c00 	.word	0x40004c00
 8005670:	40005000 	.word	0x40005000
 8005674:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8005678:	2300      	movs	r3, #0
 800567a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	77bb      	strb	r3, [r7, #30]
        break;
 8005680:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005682:	69bb      	ldr	r3, [r7, #24]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d073      	beq.n	8005770 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005688:	69bb      	ldr	r3, [r7, #24]
 800568a:	005a      	lsls	r2, r3, #1
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	085b      	lsrs	r3, r3, #1
 8005692:	441a      	add	r2, r3
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	fbb2 f3f3 	udiv	r3, r2, r3
 800569c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	2b0f      	cmp	r3, #15
 80056a2:	d916      	bls.n	80056d2 <UART_SetConfig+0x2ee>
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056aa:	d212      	bcs.n	80056d2 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	f023 030f 	bic.w	r3, r3, #15
 80056b4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	085b      	lsrs	r3, r3, #1
 80056ba:	b29b      	uxth	r3, r3
 80056bc:	f003 0307 	and.w	r3, r3, #7
 80056c0:	b29a      	uxth	r2, r3
 80056c2:	89fb      	ldrh	r3, [r7, #14]
 80056c4:	4313      	orrs	r3, r2
 80056c6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	89fa      	ldrh	r2, [r7, #14]
 80056ce:	60da      	str	r2, [r3, #12]
 80056d0:	e04e      	b.n	8005770 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	77bb      	strb	r3, [r7, #30]
 80056d6:	e04b      	b.n	8005770 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80056d8:	7ffb      	ldrb	r3, [r7, #31]
 80056da:	2b08      	cmp	r3, #8
 80056dc:	d827      	bhi.n	800572e <UART_SetConfig+0x34a>
 80056de:	a201      	add	r2, pc, #4	@ (adr r2, 80056e4 <UART_SetConfig+0x300>)
 80056e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056e4:	08005709 	.word	0x08005709
 80056e8:	08005711 	.word	0x08005711
 80056ec:	08005719 	.word	0x08005719
 80056f0:	0800572f 	.word	0x0800572f
 80056f4:	0800571f 	.word	0x0800571f
 80056f8:	0800572f 	.word	0x0800572f
 80056fc:	0800572f 	.word	0x0800572f
 8005700:	0800572f 	.word	0x0800572f
 8005704:	08005727 	.word	0x08005727
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005708:	f7fe fb5e 	bl	8003dc8 <HAL_RCC_GetPCLK1Freq>
 800570c:	61b8      	str	r0, [r7, #24]
        break;
 800570e:	e013      	b.n	8005738 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005710:	f7fe fb7c 	bl	8003e0c <HAL_RCC_GetPCLK2Freq>
 8005714:	61b8      	str	r0, [r7, #24]
        break;
 8005716:	e00f      	b.n	8005738 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005718:	4b1b      	ldr	r3, [pc, #108]	@ (8005788 <UART_SetConfig+0x3a4>)
 800571a:	61bb      	str	r3, [r7, #24]
        break;
 800571c:	e00c      	b.n	8005738 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800571e:	f7fe faf3 	bl	8003d08 <HAL_RCC_GetSysClockFreq>
 8005722:	61b8      	str	r0, [r7, #24]
        break;
 8005724:	e008      	b.n	8005738 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005726:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800572a:	61bb      	str	r3, [r7, #24]
        break;
 800572c:	e004      	b.n	8005738 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800572e:	2300      	movs	r3, #0
 8005730:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	77bb      	strb	r3, [r7, #30]
        break;
 8005736:	bf00      	nop
    }

    if (pclk != 0U)
 8005738:	69bb      	ldr	r3, [r7, #24]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d018      	beq.n	8005770 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	085a      	lsrs	r2, r3, #1
 8005744:	69bb      	ldr	r3, [r7, #24]
 8005746:	441a      	add	r2, r3
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005750:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	2b0f      	cmp	r3, #15
 8005756:	d909      	bls.n	800576c <UART_SetConfig+0x388>
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800575e:	d205      	bcs.n	800576c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	b29a      	uxth	r2, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	60da      	str	r2, [r3, #12]
 800576a:	e001      	b.n	8005770 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2200      	movs	r2, #0
 8005774:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2200      	movs	r2, #0
 800577a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800577c:	7fbb      	ldrb	r3, [r7, #30]
}
 800577e:	4618      	mov	r0, r3
 8005780:	3720      	adds	r7, #32
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	007a1200 	.word	0x007a1200

0800578c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005798:	f003 0308 	and.w	r3, r3, #8
 800579c:	2b00      	cmp	r3, #0
 800579e:	d00a      	beq.n	80057b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	430a      	orrs	r2, r1
 80057b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ba:	f003 0301 	and.w	r3, r3, #1
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d00a      	beq.n	80057d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	430a      	orrs	r2, r1
 80057d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057dc:	f003 0302 	and.w	r3, r3, #2
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d00a      	beq.n	80057fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	430a      	orrs	r2, r1
 80057f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057fe:	f003 0304 	and.w	r3, r3, #4
 8005802:	2b00      	cmp	r3, #0
 8005804:	d00a      	beq.n	800581c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	430a      	orrs	r2, r1
 800581a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005820:	f003 0310 	and.w	r3, r3, #16
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00a      	beq.n	800583e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	430a      	orrs	r2, r1
 800583c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005842:	f003 0320 	and.w	r3, r3, #32
 8005846:	2b00      	cmp	r3, #0
 8005848:	d00a      	beq.n	8005860 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	430a      	orrs	r2, r1
 800585e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005868:	2b00      	cmp	r3, #0
 800586a:	d01a      	beq.n	80058a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	430a      	orrs	r2, r1
 8005880:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005886:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800588a:	d10a      	bne.n	80058a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	430a      	orrs	r2, r1
 80058a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d00a      	beq.n	80058c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	430a      	orrs	r2, r1
 80058c2:	605a      	str	r2, [r3, #4]
  }
}
 80058c4:	bf00      	nop
 80058c6:	370c      	adds	r7, #12
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b098      	sub	sp, #96	@ 0x60
 80058d4:	af02      	add	r7, sp, #8
 80058d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2200      	movs	r2, #0
 80058dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80058e0:	f7fb fdec 	bl	80014bc <HAL_GetTick>
 80058e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 0308 	and.w	r3, r3, #8
 80058f0:	2b08      	cmp	r3, #8
 80058f2:	d12e      	bne.n	8005952 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80058f8:	9300      	str	r3, [sp, #0]
 80058fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058fc:	2200      	movs	r2, #0
 80058fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 f88c 	bl	8005a20 <UART_WaitOnFlagUntilTimeout>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d021      	beq.n	8005952 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005916:	e853 3f00 	ldrex	r3, [r3]
 800591a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800591c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800591e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005922:	653b      	str	r3, [r7, #80]	@ 0x50
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	461a      	mov	r2, r3
 800592a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800592c:	647b      	str	r3, [r7, #68]	@ 0x44
 800592e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005930:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005932:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005934:	e841 2300 	strex	r3, r2, [r1]
 8005938:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800593a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1e6      	bne.n	800590e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2220      	movs	r2, #32
 8005944:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800594e:	2303      	movs	r3, #3
 8005950:	e062      	b.n	8005a18 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 0304 	and.w	r3, r3, #4
 800595c:	2b04      	cmp	r3, #4
 800595e:	d149      	bne.n	80059f4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005960:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005964:	9300      	str	r3, [sp, #0]
 8005966:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005968:	2200      	movs	r2, #0
 800596a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 f856 	bl	8005a20 <UART_WaitOnFlagUntilTimeout>
 8005974:	4603      	mov	r3, r0
 8005976:	2b00      	cmp	r3, #0
 8005978:	d03c      	beq.n	80059f4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005982:	e853 3f00 	ldrex	r3, [r3]
 8005986:	623b      	str	r3, [r7, #32]
   return(result);
 8005988:	6a3b      	ldr	r3, [r7, #32]
 800598a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800598e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	461a      	mov	r2, r3
 8005996:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005998:	633b      	str	r3, [r7, #48]	@ 0x30
 800599a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800599e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059a0:	e841 2300 	strex	r3, r2, [r1]
 80059a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80059a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1e6      	bne.n	800597a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	3308      	adds	r3, #8
 80059b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	e853 3f00 	ldrex	r3, [r3]
 80059ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f023 0301 	bic.w	r3, r3, #1
 80059c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	3308      	adds	r3, #8
 80059ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059cc:	61fa      	str	r2, [r7, #28]
 80059ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d0:	69b9      	ldr	r1, [r7, #24]
 80059d2:	69fa      	ldr	r2, [r7, #28]
 80059d4:	e841 2300 	strex	r3, r2, [r1]
 80059d8:	617b      	str	r3, [r7, #20]
   return(result);
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d1e5      	bne.n	80059ac <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2220      	movs	r2, #32
 80059e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059f0:	2303      	movs	r3, #3
 80059f2:	e011      	b.n	8005a18 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2220      	movs	r2, #32
 80059f8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2220      	movs	r2, #32
 80059fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005a16:	2300      	movs	r3, #0
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	3758      	adds	r7, #88	@ 0x58
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}

08005a20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b084      	sub	sp, #16
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	60f8      	str	r0, [r7, #12]
 8005a28:	60b9      	str	r1, [r7, #8]
 8005a2a:	603b      	str	r3, [r7, #0]
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a30:	e04f      	b.n	8005ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a32:	69bb      	ldr	r3, [r7, #24]
 8005a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a38:	d04b      	beq.n	8005ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a3a:	f7fb fd3f 	bl	80014bc <HAL_GetTick>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	1ad3      	subs	r3, r2, r3
 8005a44:	69ba      	ldr	r2, [r7, #24]
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d302      	bcc.n	8005a50 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a4a:	69bb      	ldr	r3, [r7, #24]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d101      	bne.n	8005a54 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a50:	2303      	movs	r3, #3
 8005a52:	e04e      	b.n	8005af2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 0304 	and.w	r3, r3, #4
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d037      	beq.n	8005ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	2b80      	cmp	r3, #128	@ 0x80
 8005a66:	d034      	beq.n	8005ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	2b40      	cmp	r3, #64	@ 0x40
 8005a6c:	d031      	beq.n	8005ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	69db      	ldr	r3, [r3, #28]
 8005a74:	f003 0308 	and.w	r3, r3, #8
 8005a78:	2b08      	cmp	r3, #8
 8005a7a:	d110      	bne.n	8005a9e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	2208      	movs	r2, #8
 8005a82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a84:	68f8      	ldr	r0, [r7, #12]
 8005a86:	f000 f838 	bl	8005afa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2208      	movs	r2, #8
 8005a8e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e029      	b.n	8005af2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	69db      	ldr	r3, [r3, #28]
 8005aa4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005aa8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005aac:	d111      	bne.n	8005ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005ab6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ab8:	68f8      	ldr	r0, [r7, #12]
 8005aba:	f000 f81e 	bl	8005afa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2220      	movs	r2, #32
 8005ac2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e00f      	b.n	8005af2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	69da      	ldr	r2, [r3, #28]
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	4013      	ands	r3, r2
 8005adc:	68ba      	ldr	r2, [r7, #8]
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	bf0c      	ite	eq
 8005ae2:	2301      	moveq	r3, #1
 8005ae4:	2300      	movne	r3, #0
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	461a      	mov	r2, r3
 8005aea:	79fb      	ldrb	r3, [r7, #7]
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d0a0      	beq.n	8005a32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005af0:	2300      	movs	r3, #0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3710      	adds	r7, #16
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}

08005afa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005afa:	b480      	push	{r7}
 8005afc:	b095      	sub	sp, #84	@ 0x54
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b0a:	e853 3f00 	ldrex	r3, [r3]
 8005b0e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	461a      	mov	r2, r3
 8005b1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b20:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b22:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b24:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b28:	e841 2300 	strex	r3, r2, [r1]
 8005b2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d1e6      	bne.n	8005b02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	3308      	adds	r3, #8
 8005b3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b3c:	6a3b      	ldr	r3, [r7, #32]
 8005b3e:	e853 3f00 	ldrex	r3, [r3]
 8005b42:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b44:	69fb      	ldr	r3, [r7, #28]
 8005b46:	f023 0301 	bic.w	r3, r3, #1
 8005b4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	3308      	adds	r3, #8
 8005b52:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b54:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b56:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b5c:	e841 2300 	strex	r3, r2, [r1]
 8005b60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d1e5      	bne.n	8005b34 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d118      	bne.n	8005ba2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	e853 3f00 	ldrex	r3, [r3]
 8005b7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	f023 0310 	bic.w	r3, r3, #16
 8005b84:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	461a      	mov	r2, r3
 8005b8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b8e:	61bb      	str	r3, [r7, #24]
 8005b90:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b92:	6979      	ldr	r1, [r7, #20]
 8005b94:	69ba      	ldr	r2, [r7, #24]
 8005b96:	e841 2300 	strex	r3, r2, [r1]
 8005b9a:	613b      	str	r3, [r7, #16]
   return(result);
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d1e6      	bne.n	8005b70 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2220      	movs	r2, #32
 8005ba6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005bb6:	bf00      	nop
 8005bb8:	3754      	adds	r7, #84	@ 0x54
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr
	...

08005bc4 <LCD16X2_DATA>:
#include "../../Util/Util.h"

//-----[ Alphanumeric LCD16X2 Functions ]-----

void LCD16X2_DATA(uint8_t LCD16X2_Index, unsigned char Data)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b082      	sub	sp, #8
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	4603      	mov	r3, r0
 8005bcc:	460a      	mov	r2, r1
 8005bce:	71fb      	strb	r3, [r7, #7]
 8005bd0:	4613      	mov	r3, r2
 8005bd2:	71bb      	strb	r3, [r7, #6]
    if(Data & 1)
 8005bd4:	79bb      	ldrb	r3, [r7, #6]
 8005bd6:	f003 0301 	and.w	r3, r3, #1
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d014      	beq.n	8005c08 <LCD16X2_DATA+0x44>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D4_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D4_PINx, 1);
 8005bde:	79fb      	ldrb	r3, [r7, #7]
 8005be0:	4a5a      	ldr	r2, [pc, #360]	@ (8005d4c <LCD16X2_DATA+0x188>)
 8005be2:	2134      	movs	r1, #52	@ 0x34
 8005be4:	fb01 f303 	mul.w	r3, r1, r3
 8005be8:	4413      	add	r3, r2
 8005bea:	3304      	adds	r3, #4
 8005bec:	6818      	ldr	r0, [r3, #0]
 8005bee:	79fb      	ldrb	r3, [r7, #7]
 8005bf0:	4a56      	ldr	r2, [pc, #344]	@ (8005d4c <LCD16X2_DATA+0x188>)
 8005bf2:	2134      	movs	r1, #52	@ 0x34
 8005bf4:	fb01 f303 	mul.w	r3, r1, r3
 8005bf8:	4413      	add	r3, r2
 8005bfa:	3308      	adds	r3, #8
 8005bfc:	881b      	ldrh	r3, [r3, #0]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	4619      	mov	r1, r3
 8005c02:	f7fc fed7 	bl	80029b4 <HAL_GPIO_WritePin>
 8005c06:	e013      	b.n	8005c30 <LCD16X2_DATA+0x6c>
    else
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D4_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D4_PINx, 0);
 8005c08:	79fb      	ldrb	r3, [r7, #7]
 8005c0a:	4a50      	ldr	r2, [pc, #320]	@ (8005d4c <LCD16X2_DATA+0x188>)
 8005c0c:	2134      	movs	r1, #52	@ 0x34
 8005c0e:	fb01 f303 	mul.w	r3, r1, r3
 8005c12:	4413      	add	r3, r2
 8005c14:	3304      	adds	r3, #4
 8005c16:	6818      	ldr	r0, [r3, #0]
 8005c18:	79fb      	ldrb	r3, [r7, #7]
 8005c1a:	4a4c      	ldr	r2, [pc, #304]	@ (8005d4c <LCD16X2_DATA+0x188>)
 8005c1c:	2134      	movs	r1, #52	@ 0x34
 8005c1e:	fb01 f303 	mul.w	r3, r1, r3
 8005c22:	4413      	add	r3, r2
 8005c24:	3308      	adds	r3, #8
 8005c26:	881b      	ldrh	r3, [r3, #0]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	4619      	mov	r1, r3
 8005c2c:	f7fc fec2 	bl	80029b4 <HAL_GPIO_WritePin>
    if(Data & 2)
 8005c30:	79bb      	ldrb	r3, [r7, #6]
 8005c32:	f003 0302 	and.w	r3, r3, #2
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d014      	beq.n	8005c64 <LCD16X2_DATA+0xa0>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D5_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D5_PINx, 1);
 8005c3a:	79fb      	ldrb	r3, [r7, #7]
 8005c3c:	4a43      	ldr	r2, [pc, #268]	@ (8005d4c <LCD16X2_DATA+0x188>)
 8005c3e:	2134      	movs	r1, #52	@ 0x34
 8005c40:	fb01 f303 	mul.w	r3, r1, r3
 8005c44:	4413      	add	r3, r2
 8005c46:	330c      	adds	r3, #12
 8005c48:	6818      	ldr	r0, [r3, #0]
 8005c4a:	79fb      	ldrb	r3, [r7, #7]
 8005c4c:	4a3f      	ldr	r2, [pc, #252]	@ (8005d4c <LCD16X2_DATA+0x188>)
 8005c4e:	2134      	movs	r1, #52	@ 0x34
 8005c50:	fb01 f303 	mul.w	r3, r1, r3
 8005c54:	4413      	add	r3, r2
 8005c56:	3310      	adds	r3, #16
 8005c58:	881b      	ldrh	r3, [r3, #0]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	4619      	mov	r1, r3
 8005c5e:	f7fc fea9 	bl	80029b4 <HAL_GPIO_WritePin>
 8005c62:	e013      	b.n	8005c8c <LCD16X2_DATA+0xc8>
    else
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D5_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D5_PINx, 0);
 8005c64:	79fb      	ldrb	r3, [r7, #7]
 8005c66:	4a39      	ldr	r2, [pc, #228]	@ (8005d4c <LCD16X2_DATA+0x188>)
 8005c68:	2134      	movs	r1, #52	@ 0x34
 8005c6a:	fb01 f303 	mul.w	r3, r1, r3
 8005c6e:	4413      	add	r3, r2
 8005c70:	330c      	adds	r3, #12
 8005c72:	6818      	ldr	r0, [r3, #0]
 8005c74:	79fb      	ldrb	r3, [r7, #7]
 8005c76:	4a35      	ldr	r2, [pc, #212]	@ (8005d4c <LCD16X2_DATA+0x188>)
 8005c78:	2134      	movs	r1, #52	@ 0x34
 8005c7a:	fb01 f303 	mul.w	r3, r1, r3
 8005c7e:	4413      	add	r3, r2
 8005c80:	3310      	adds	r3, #16
 8005c82:	881b      	ldrh	r3, [r3, #0]
 8005c84:	2200      	movs	r2, #0
 8005c86:	4619      	mov	r1, r3
 8005c88:	f7fc fe94 	bl	80029b4 <HAL_GPIO_WritePin>
    if(Data & 4)
 8005c8c:	79bb      	ldrb	r3, [r7, #6]
 8005c8e:	f003 0304 	and.w	r3, r3, #4
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d014      	beq.n	8005cc0 <LCD16X2_DATA+0xfc>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D6_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D6_PINx, 1);
 8005c96:	79fb      	ldrb	r3, [r7, #7]
 8005c98:	4a2c      	ldr	r2, [pc, #176]	@ (8005d4c <LCD16X2_DATA+0x188>)
 8005c9a:	2134      	movs	r1, #52	@ 0x34
 8005c9c:	fb01 f303 	mul.w	r3, r1, r3
 8005ca0:	4413      	add	r3, r2
 8005ca2:	3314      	adds	r3, #20
 8005ca4:	6818      	ldr	r0, [r3, #0]
 8005ca6:	79fb      	ldrb	r3, [r7, #7]
 8005ca8:	4a28      	ldr	r2, [pc, #160]	@ (8005d4c <LCD16X2_DATA+0x188>)
 8005caa:	2134      	movs	r1, #52	@ 0x34
 8005cac:	fb01 f303 	mul.w	r3, r1, r3
 8005cb0:	4413      	add	r3, r2
 8005cb2:	3318      	adds	r3, #24
 8005cb4:	881b      	ldrh	r3, [r3, #0]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	4619      	mov	r1, r3
 8005cba:	f7fc fe7b 	bl	80029b4 <HAL_GPIO_WritePin>
 8005cbe:	e013      	b.n	8005ce8 <LCD16X2_DATA+0x124>
    else
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D6_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D6_PINx, 0);
 8005cc0:	79fb      	ldrb	r3, [r7, #7]
 8005cc2:	4a22      	ldr	r2, [pc, #136]	@ (8005d4c <LCD16X2_DATA+0x188>)
 8005cc4:	2134      	movs	r1, #52	@ 0x34
 8005cc6:	fb01 f303 	mul.w	r3, r1, r3
 8005cca:	4413      	add	r3, r2
 8005ccc:	3314      	adds	r3, #20
 8005cce:	6818      	ldr	r0, [r3, #0]
 8005cd0:	79fb      	ldrb	r3, [r7, #7]
 8005cd2:	4a1e      	ldr	r2, [pc, #120]	@ (8005d4c <LCD16X2_DATA+0x188>)
 8005cd4:	2134      	movs	r1, #52	@ 0x34
 8005cd6:	fb01 f303 	mul.w	r3, r1, r3
 8005cda:	4413      	add	r3, r2
 8005cdc:	3318      	adds	r3, #24
 8005cde:	881b      	ldrh	r3, [r3, #0]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	4619      	mov	r1, r3
 8005ce4:	f7fc fe66 	bl	80029b4 <HAL_GPIO_WritePin>
    if(Data & 8)
 8005ce8:	79bb      	ldrb	r3, [r7, #6]
 8005cea:	f003 0308 	and.w	r3, r3, #8
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d014      	beq.n	8005d1c <LCD16X2_DATA+0x158>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D7_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D7_PINx, 1);
 8005cf2:	79fb      	ldrb	r3, [r7, #7]
 8005cf4:	4a15      	ldr	r2, [pc, #84]	@ (8005d4c <LCD16X2_DATA+0x188>)
 8005cf6:	2134      	movs	r1, #52	@ 0x34
 8005cf8:	fb01 f303 	mul.w	r3, r1, r3
 8005cfc:	4413      	add	r3, r2
 8005cfe:	331c      	adds	r3, #28
 8005d00:	6818      	ldr	r0, [r3, #0]
 8005d02:	79fb      	ldrb	r3, [r7, #7]
 8005d04:	4a11      	ldr	r2, [pc, #68]	@ (8005d4c <LCD16X2_DATA+0x188>)
 8005d06:	2134      	movs	r1, #52	@ 0x34
 8005d08:	fb01 f303 	mul.w	r3, r1, r3
 8005d0c:	4413      	add	r3, r2
 8005d0e:	3320      	adds	r3, #32
 8005d10:	881b      	ldrh	r3, [r3, #0]
 8005d12:	2201      	movs	r2, #1
 8005d14:	4619      	mov	r1, r3
 8005d16:	f7fc fe4d 	bl	80029b4 <HAL_GPIO_WritePin>
    else
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D7_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D7_PINx, 0);
}
 8005d1a:	e013      	b.n	8005d44 <LCD16X2_DATA+0x180>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D7_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D7_PINx, 0);
 8005d1c:	79fb      	ldrb	r3, [r7, #7]
 8005d1e:	4a0b      	ldr	r2, [pc, #44]	@ (8005d4c <LCD16X2_DATA+0x188>)
 8005d20:	2134      	movs	r1, #52	@ 0x34
 8005d22:	fb01 f303 	mul.w	r3, r1, r3
 8005d26:	4413      	add	r3, r2
 8005d28:	331c      	adds	r3, #28
 8005d2a:	6818      	ldr	r0, [r3, #0]
 8005d2c:	79fb      	ldrb	r3, [r7, #7]
 8005d2e:	4a07      	ldr	r2, [pc, #28]	@ (8005d4c <LCD16X2_DATA+0x188>)
 8005d30:	2134      	movs	r1, #52	@ 0x34
 8005d32:	fb01 f303 	mul.w	r3, r1, r3
 8005d36:	4413      	add	r3, r2
 8005d38:	3320      	adds	r3, #32
 8005d3a:	881b      	ldrh	r3, [r3, #0]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	4619      	mov	r1, r3
 8005d40:	f7fc fe38 	bl	80029b4 <HAL_GPIO_WritePin>
}
 8005d44:	bf00      	nop
 8005d46:	3708      	adds	r7, #8
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}
 8005d4c:	08007838 	.word	0x08007838

08005d50 <LCD16X2_CMD>:

void LCD16X2_CMD(uint8_t LCD16X2_Index, unsigned char CMD)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b088      	sub	sp, #32
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	4603      	mov	r3, r0
 8005d58:	460a      	mov	r2, r1
 8005d5a:	71fb      	strb	r3, [r7, #7]
 8005d5c:	4613      	mov	r3, r2
 8005d5e:	71bb      	strb	r3, [r7, #6]
    // Select Command Register
	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].RS_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].RS_PINx, 0);
 8005d60:	79fb      	ldrb	r3, [r7, #7]
 8005d62:	4a57      	ldr	r2, [pc, #348]	@ (8005ec0 <LCD16X2_CMD+0x170>)
 8005d64:	2134      	movs	r1, #52	@ 0x34
 8005d66:	fb01 f303 	mul.w	r3, r1, r3
 8005d6a:	4413      	add	r3, r2
 8005d6c:	332c      	adds	r3, #44	@ 0x2c
 8005d6e:	6818      	ldr	r0, [r3, #0]
 8005d70:	79fb      	ldrb	r3, [r7, #7]
 8005d72:	4a53      	ldr	r2, [pc, #332]	@ (8005ec0 <LCD16X2_CMD+0x170>)
 8005d74:	2134      	movs	r1, #52	@ 0x34
 8005d76:	fb01 f303 	mul.w	r3, r1, r3
 8005d7a:	4413      	add	r3, r2
 8005d7c:	3330      	adds	r3, #48	@ 0x30
 8005d7e:	881b      	ldrh	r3, [r3, #0]
 8005d80:	2200      	movs	r2, #0
 8005d82:	4619      	mov	r1, r3
 8005d84:	f7fc fe16 	bl	80029b4 <HAL_GPIO_WritePin>
    // Move The Command Data To LCD
	LCD16X2_DATA(LCD16X2_Index, CMD);
 8005d88:	79ba      	ldrb	r2, [r7, #6]
 8005d8a:	79fb      	ldrb	r3, [r7, #7]
 8005d8c:	4611      	mov	r1, r2
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f7ff ff18 	bl	8005bc4 <LCD16X2_DATA>
    // Send The EN Clock Signal
    HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 8005d94:	79fb      	ldrb	r3, [r7, #7]
 8005d96:	4a4a      	ldr	r2, [pc, #296]	@ (8005ec0 <LCD16X2_CMD+0x170>)
 8005d98:	2134      	movs	r1, #52	@ 0x34
 8005d9a:	fb01 f303 	mul.w	r3, r1, r3
 8005d9e:	4413      	add	r3, r2
 8005da0:	3324      	adds	r3, #36	@ 0x24
 8005da2:	6818      	ldr	r0, [r3, #0]
 8005da4:	79fb      	ldrb	r3, [r7, #7]
 8005da6:	4a46      	ldr	r2, [pc, #280]	@ (8005ec0 <LCD16X2_CMD+0x170>)
 8005da8:	2134      	movs	r1, #52	@ 0x34
 8005daa:	fb01 f303 	mul.w	r3, r1, r3
 8005dae:	4413      	add	r3, r2
 8005db0:	3328      	adds	r3, #40	@ 0x28
 8005db2:	881b      	ldrh	r3, [r3, #0]
 8005db4:	2200      	movs	r2, #0
 8005db6:	4619      	mov	r1, r3
 8005db8:	f7fc fdfc 	bl	80029b4 <HAL_GPIO_WritePin>
    DELAY_US(5);
 8005dbc:	4b41      	ldr	r3, [pc, #260]	@ (8005ec4 <LCD16X2_CMD+0x174>)
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	61fb      	str	r3, [r7, #28]
 8005dc2:	4b41      	ldr	r3, [pc, #260]	@ (8005ec8 <LCD16X2_CMD+0x178>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4a41      	ldr	r2, [pc, #260]	@ (8005ecc <LCD16X2_CMD+0x17c>)
 8005dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8005dcc:	0c9a      	lsrs	r2, r3, #18
 8005dce:	4613      	mov	r3, r2
 8005dd0:	009b      	lsls	r3, r3, #2
 8005dd2:	441a      	add	r2, r3
 8005dd4:	4b3c      	ldr	r3, [pc, #240]	@ (8005ec8 <LCD16X2_CMD+0x178>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	493c      	ldr	r1, [pc, #240]	@ (8005ecc <LCD16X2_CMD+0x17c>)
 8005dda:	fba1 1303 	umull	r1, r3, r1, r3
 8005dde:	0c9b      	lsrs	r3, r3, #18
 8005de0:	085b      	lsrs	r3, r3, #1
 8005de2:	1ad3      	subs	r3, r2, r3
 8005de4:	61bb      	str	r3, [r7, #24]
 8005de6:	4b37      	ldr	r3, [pc, #220]	@ (8005ec4 <LCD16X2_CMD+0x174>)
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	69fa      	ldr	r2, [r7, #28]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	69ba      	ldr	r2, [r7, #24]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d8f8      	bhi.n	8005de6 <LCD16X2_CMD+0x96>
    HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 1);
 8005df4:	79fb      	ldrb	r3, [r7, #7]
 8005df6:	4a32      	ldr	r2, [pc, #200]	@ (8005ec0 <LCD16X2_CMD+0x170>)
 8005df8:	2134      	movs	r1, #52	@ 0x34
 8005dfa:	fb01 f303 	mul.w	r3, r1, r3
 8005dfe:	4413      	add	r3, r2
 8005e00:	3324      	adds	r3, #36	@ 0x24
 8005e02:	6818      	ldr	r0, [r3, #0]
 8005e04:	79fb      	ldrb	r3, [r7, #7]
 8005e06:	4a2e      	ldr	r2, [pc, #184]	@ (8005ec0 <LCD16X2_CMD+0x170>)
 8005e08:	2134      	movs	r1, #52	@ 0x34
 8005e0a:	fb01 f303 	mul.w	r3, r1, r3
 8005e0e:	4413      	add	r3, r2
 8005e10:	3328      	adds	r3, #40	@ 0x28
 8005e12:	881b      	ldrh	r3, [r3, #0]
 8005e14:	2201      	movs	r2, #1
 8005e16:	4619      	mov	r1, r3
 8005e18:	f7fc fdcc 	bl	80029b4 <HAL_GPIO_WritePin>
    DELAY_US(5);
 8005e1c:	4b29      	ldr	r3, [pc, #164]	@ (8005ec4 <LCD16X2_CMD+0x174>)
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	617b      	str	r3, [r7, #20]
 8005e22:	4b29      	ldr	r3, [pc, #164]	@ (8005ec8 <LCD16X2_CMD+0x178>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a29      	ldr	r2, [pc, #164]	@ (8005ecc <LCD16X2_CMD+0x17c>)
 8005e28:	fba2 2303 	umull	r2, r3, r2, r3
 8005e2c:	0c9a      	lsrs	r2, r3, #18
 8005e2e:	4613      	mov	r3, r2
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	441a      	add	r2, r3
 8005e34:	4b24      	ldr	r3, [pc, #144]	@ (8005ec8 <LCD16X2_CMD+0x178>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4924      	ldr	r1, [pc, #144]	@ (8005ecc <LCD16X2_CMD+0x17c>)
 8005e3a:	fba1 1303 	umull	r1, r3, r1, r3
 8005e3e:	0c9b      	lsrs	r3, r3, #18
 8005e40:	085b      	lsrs	r3, r3, #1
 8005e42:	1ad3      	subs	r3, r2, r3
 8005e44:	613b      	str	r3, [r7, #16]
 8005e46:	4b1f      	ldr	r3, [pc, #124]	@ (8005ec4 <LCD16X2_CMD+0x174>)
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	697a      	ldr	r2, [r7, #20]
 8005e4c:	1ad3      	subs	r3, r2, r3
 8005e4e:	693a      	ldr	r2, [r7, #16]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d8f8      	bhi.n	8005e46 <LCD16X2_CMD+0xf6>
    HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 8005e54:	79fb      	ldrb	r3, [r7, #7]
 8005e56:	4a1a      	ldr	r2, [pc, #104]	@ (8005ec0 <LCD16X2_CMD+0x170>)
 8005e58:	2134      	movs	r1, #52	@ 0x34
 8005e5a:	fb01 f303 	mul.w	r3, r1, r3
 8005e5e:	4413      	add	r3, r2
 8005e60:	3324      	adds	r3, #36	@ 0x24
 8005e62:	6818      	ldr	r0, [r3, #0]
 8005e64:	79fb      	ldrb	r3, [r7, #7]
 8005e66:	4a16      	ldr	r2, [pc, #88]	@ (8005ec0 <LCD16X2_CMD+0x170>)
 8005e68:	2134      	movs	r1, #52	@ 0x34
 8005e6a:	fb01 f303 	mul.w	r3, r1, r3
 8005e6e:	4413      	add	r3, r2
 8005e70:	3328      	adds	r3, #40	@ 0x28
 8005e72:	881b      	ldrh	r3, [r3, #0]
 8005e74:	2200      	movs	r2, #0
 8005e76:	4619      	mov	r1, r3
 8005e78:	f7fc fd9c 	bl	80029b4 <HAL_GPIO_WritePin>
    DELAY_US(100);
 8005e7c:	4b11      	ldr	r3, [pc, #68]	@ (8005ec4 <LCD16X2_CMD+0x174>)
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	60fb      	str	r3, [r7, #12]
 8005e82:	4b11      	ldr	r3, [pc, #68]	@ (8005ec8 <LCD16X2_CMD+0x178>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a11      	ldr	r2, [pc, #68]	@ (8005ecc <LCD16X2_CMD+0x17c>)
 8005e88:	fba2 2303 	umull	r2, r3, r2, r3
 8005e8c:	0c9b      	lsrs	r3, r3, #18
 8005e8e:	2264      	movs	r2, #100	@ 0x64
 8005e90:	fb03 f202 	mul.w	r2, r3, r2
 8005e94:	4b0c      	ldr	r3, [pc, #48]	@ (8005ec8 <LCD16X2_CMD+0x178>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	490c      	ldr	r1, [pc, #48]	@ (8005ecc <LCD16X2_CMD+0x17c>)
 8005e9a:	fba1 1303 	umull	r1, r3, r1, r3
 8005e9e:	0c9b      	lsrs	r3, r3, #18
 8005ea0:	085b      	lsrs	r3, r3, #1
 8005ea2:	1ad3      	subs	r3, r2, r3
 8005ea4:	60bb      	str	r3, [r7, #8]
 8005ea6:	4b07      	ldr	r3, [pc, #28]	@ (8005ec4 <LCD16X2_CMD+0x174>)
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	68fa      	ldr	r2, [r7, #12]
 8005eac:	1ad3      	subs	r3, r2, r3
 8005eae:	68ba      	ldr	r2, [r7, #8]
 8005eb0:	429a      	cmp	r2, r3
 8005eb2:	d8f8      	bhi.n	8005ea6 <LCD16X2_CMD+0x156>
}
 8005eb4:	bf00      	nop
 8005eb6:	bf00      	nop
 8005eb8:	3720      	adds	r7, #32
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}
 8005ebe:	bf00      	nop
 8005ec0:	08007838 	.word	0x08007838
 8005ec4:	e000e010 	.word	0xe000e010
 8005ec8:	2000000c 	.word	0x2000000c
 8005ecc:	431bde83 	.word	0x431bde83

08005ed0 <LCD16X2_Clear>:

void LCD16X2_Clear(uint8_t LCD16X2_Index)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b086      	sub	sp, #24
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	71fb      	strb	r3, [r7, #7]
	LCD16X2_CMD(LCD16X2_Index, 0);
 8005eda:	79fb      	ldrb	r3, [r7, #7]
 8005edc:	2100      	movs	r1, #0
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f7ff ff36 	bl	8005d50 <LCD16X2_CMD>
	LCD16X2_CMD(LCD16X2_Index, 1);
 8005ee4:	79fb      	ldrb	r3, [r7, #7]
 8005ee6:	2101      	movs	r1, #1
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f7ff ff31 	bl	8005d50 <LCD16X2_CMD>
    DELAY_MS(2);
 8005eee:	2300      	movs	r3, #0
 8005ef0:	617b      	str	r3, [r7, #20]
 8005ef2:	e01f      	b.n	8005f34 <LCD16X2_Clear+0x64>
 8005ef4:	4b13      	ldr	r3, [pc, #76]	@ (8005f44 <LCD16X2_Clear+0x74>)
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	613b      	str	r3, [r7, #16]
 8005efa:	4b13      	ldr	r3, [pc, #76]	@ (8005f48 <LCD16X2_Clear+0x78>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a13      	ldr	r2, [pc, #76]	@ (8005f4c <LCD16X2_Clear+0x7c>)
 8005f00:	fba2 2303 	umull	r2, r3, r2, r3
 8005f04:	0c9b      	lsrs	r3, r3, #18
 8005f06:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005f0a:	fb03 f202 	mul.w	r2, r3, r2
 8005f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8005f48 <LCD16X2_Clear+0x78>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	490e      	ldr	r1, [pc, #56]	@ (8005f4c <LCD16X2_Clear+0x7c>)
 8005f14:	fba1 1303 	umull	r1, r3, r1, r3
 8005f18:	0c9b      	lsrs	r3, r3, #18
 8005f1a:	085b      	lsrs	r3, r3, #1
 8005f1c:	1ad3      	subs	r3, r2, r3
 8005f1e:	60fb      	str	r3, [r7, #12]
 8005f20:	4b08      	ldr	r3, [pc, #32]	@ (8005f44 <LCD16X2_Clear+0x74>)
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	693a      	ldr	r2, [r7, #16]
 8005f26:	1ad3      	subs	r3, r2, r3
 8005f28:	68fa      	ldr	r2, [r7, #12]
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d8f8      	bhi.n	8005f20 <LCD16X2_Clear+0x50>
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	3301      	adds	r3, #1
 8005f32:	617b      	str	r3, [r7, #20]
 8005f34:	697b      	ldr	r3, [r7, #20]
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	d9dc      	bls.n	8005ef4 <LCD16X2_Clear+0x24>
}
 8005f3a:	bf00      	nop
 8005f3c:	bf00      	nop
 8005f3e:	3718      	adds	r7, #24
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}
 8005f44:	e000e010 	.word	0xe000e010
 8005f48:	2000000c 	.word	0x2000000c
 8005f4c:	431bde83 	.word	0x431bde83

08005f50 <LCD16X2_Set_Cursor>:

void LCD16X2_Set_Cursor(uint8_t LCD16X2_Index, unsigned char r, unsigned char c)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b084      	sub	sp, #16
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	4603      	mov	r3, r0
 8005f58:	71fb      	strb	r3, [r7, #7]
 8005f5a:	460b      	mov	r3, r1
 8005f5c:	71bb      	strb	r3, [r7, #6]
 8005f5e:	4613      	mov	r3, r2
 8005f60:	717b      	strb	r3, [r7, #5]
    unsigned char Temp,Low4,High4;
    if(r == 1)
 8005f62:	79bb      	ldrb	r3, [r7, #6]
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d115      	bne.n	8005f94 <LCD16X2_Set_Cursor+0x44>
    {
      Temp  = 0x80 + c - 1; //0x80 is used to move the cursor
 8005f68:	797b      	ldrb	r3, [r7, #5]
 8005f6a:	337f      	adds	r3, #127	@ 0x7f
 8005f6c:	73fb      	strb	r3, [r7, #15]
      High4 = Temp >> 4;
 8005f6e:	7bfb      	ldrb	r3, [r7, #15]
 8005f70:	091b      	lsrs	r3, r3, #4
 8005f72:	73bb      	strb	r3, [r7, #14]
      Low4  = Temp & 0x0F;
 8005f74:	7bfb      	ldrb	r3, [r7, #15]
 8005f76:	f003 030f 	and.w	r3, r3, #15
 8005f7a:	737b      	strb	r3, [r7, #13]
      LCD16X2_CMD(LCD16X2_Index, High4);
 8005f7c:	7bba      	ldrb	r2, [r7, #14]
 8005f7e:	79fb      	ldrb	r3, [r7, #7]
 8005f80:	4611      	mov	r1, r2
 8005f82:	4618      	mov	r0, r3
 8005f84:	f7ff fee4 	bl	8005d50 <LCD16X2_CMD>
      LCD16X2_CMD(LCD16X2_Index, Low4);
 8005f88:	7b7a      	ldrb	r2, [r7, #13]
 8005f8a:	79fb      	ldrb	r3, [r7, #7]
 8005f8c:	4611      	mov	r1, r2
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f7ff fede 	bl	8005d50 <LCD16X2_CMD>
    }
    if(r == 2)
 8005f94:	79bb      	ldrb	r3, [r7, #6]
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d115      	bne.n	8005fc6 <LCD16X2_Set_Cursor+0x76>
    {
      Temp  = 0xC0 + c - 1;
 8005f9a:	797b      	ldrb	r3, [r7, #5]
 8005f9c:	3b41      	subs	r3, #65	@ 0x41
 8005f9e:	73fb      	strb	r3, [r7, #15]
      High4 = Temp >> 4;
 8005fa0:	7bfb      	ldrb	r3, [r7, #15]
 8005fa2:	091b      	lsrs	r3, r3, #4
 8005fa4:	73bb      	strb	r3, [r7, #14]
      Low4  = Temp & 0x0F;
 8005fa6:	7bfb      	ldrb	r3, [r7, #15]
 8005fa8:	f003 030f 	and.w	r3, r3, #15
 8005fac:	737b      	strb	r3, [r7, #13]
      LCD16X2_CMD(LCD16X2_Index, High4);
 8005fae:	7bba      	ldrb	r2, [r7, #14]
 8005fb0:	79fb      	ldrb	r3, [r7, #7]
 8005fb2:	4611      	mov	r1, r2
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	f7ff fecb 	bl	8005d50 <LCD16X2_CMD>
      LCD16X2_CMD(LCD16X2_Index, Low4);
 8005fba:	7b7a      	ldrb	r2, [r7, #13]
 8005fbc:	79fb      	ldrb	r3, [r7, #7]
 8005fbe:	4611      	mov	r1, r2
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f7ff fec5 	bl	8005d50 <LCD16X2_CMD>
    }
}
 8005fc6:	bf00      	nop
 8005fc8:	3710      	adds	r7, #16
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
	...

08005fd0 <LCD16X2_Init>:

void LCD16X2_Init(uint8_t LCD16X2_Index)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b08e      	sub	sp, #56	@ 0x38
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	71fb      	strb	r3, [r7, #7]
	// According To Datasheet, We Must Wait At Least 40ms After Power Up Before Interacting With The LCD Module
	while(HAL_GetTick() < 50);
 8005fda:	bf00      	nop
 8005fdc:	f7fb fa6e 	bl	80014bc <HAL_GetTick>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	2b31      	cmp	r3, #49	@ 0x31
 8005fe4:	d9fa      	bls.n	8005fdc <LCD16X2_Init+0xc>
	// The Init. Procedure As Described In The Datasheet
	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].RS_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].RS_PINx, 0);
 8005fe6:	79fb      	ldrb	r3, [r7, #7]
 8005fe8:	4a7c      	ldr	r2, [pc, #496]	@ (80061dc <LCD16X2_Init+0x20c>)
 8005fea:	2134      	movs	r1, #52	@ 0x34
 8005fec:	fb01 f303 	mul.w	r3, r1, r3
 8005ff0:	4413      	add	r3, r2
 8005ff2:	332c      	adds	r3, #44	@ 0x2c
 8005ff4:	6818      	ldr	r0, [r3, #0]
 8005ff6:	79fb      	ldrb	r3, [r7, #7]
 8005ff8:	4a78      	ldr	r2, [pc, #480]	@ (80061dc <LCD16X2_Init+0x20c>)
 8005ffa:	2134      	movs	r1, #52	@ 0x34
 8005ffc:	fb01 f303 	mul.w	r3, r1, r3
 8006000:	4413      	add	r3, r2
 8006002:	3330      	adds	r3, #48	@ 0x30
 8006004:	881b      	ldrh	r3, [r3, #0]
 8006006:	2200      	movs	r2, #0
 8006008:	4619      	mov	r1, r3
 800600a:	f7fc fcd3 	bl	80029b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 800600e:	79fb      	ldrb	r3, [r7, #7]
 8006010:	4a72      	ldr	r2, [pc, #456]	@ (80061dc <LCD16X2_Init+0x20c>)
 8006012:	2134      	movs	r1, #52	@ 0x34
 8006014:	fb01 f303 	mul.w	r3, r1, r3
 8006018:	4413      	add	r3, r2
 800601a:	3324      	adds	r3, #36	@ 0x24
 800601c:	6818      	ldr	r0, [r3, #0]
 800601e:	79fb      	ldrb	r3, [r7, #7]
 8006020:	4a6e      	ldr	r2, [pc, #440]	@ (80061dc <LCD16X2_Init+0x20c>)
 8006022:	2134      	movs	r1, #52	@ 0x34
 8006024:	fb01 f303 	mul.w	r3, r1, r3
 8006028:	4413      	add	r3, r2
 800602a:	3328      	adds	r3, #40	@ 0x28
 800602c:	881b      	ldrh	r3, [r3, #0]
 800602e:	2200      	movs	r2, #0
 8006030:	4619      	mov	r1, r3
 8006032:	f7fc fcbf 	bl	80029b4 <HAL_GPIO_WritePin>
    // Init in 4-Bit Data Mode
	LCD16X2_DATA(LCD16X2_Index, 0x00);
 8006036:	79fb      	ldrb	r3, [r7, #7]
 8006038:	2100      	movs	r1, #0
 800603a:	4618      	mov	r0, r3
 800603c:	f7ff fdc2 	bl	8005bc4 <LCD16X2_DATA>
    DELAY_MS(150);
 8006040:	2300      	movs	r3, #0
 8006042:	637b      	str	r3, [r7, #52]	@ 0x34
 8006044:	e01f      	b.n	8006086 <LCD16X2_Init+0xb6>
 8006046:	4b66      	ldr	r3, [pc, #408]	@ (80061e0 <LCD16X2_Init+0x210>)
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	613b      	str	r3, [r7, #16]
 800604c:	4b65      	ldr	r3, [pc, #404]	@ (80061e4 <LCD16X2_Init+0x214>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a65      	ldr	r2, [pc, #404]	@ (80061e8 <LCD16X2_Init+0x218>)
 8006052:	fba2 2303 	umull	r2, r3, r2, r3
 8006056:	0c9b      	lsrs	r3, r3, #18
 8006058:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800605c:	fb03 f202 	mul.w	r2, r3, r2
 8006060:	4b60      	ldr	r3, [pc, #384]	@ (80061e4 <LCD16X2_Init+0x214>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4960      	ldr	r1, [pc, #384]	@ (80061e8 <LCD16X2_Init+0x218>)
 8006066:	fba1 1303 	umull	r1, r3, r1, r3
 800606a:	0c9b      	lsrs	r3, r3, #18
 800606c:	085b      	lsrs	r3, r3, #1
 800606e:	1ad3      	subs	r3, r2, r3
 8006070:	60fb      	str	r3, [r7, #12]
 8006072:	4b5b      	ldr	r3, [pc, #364]	@ (80061e0 <LCD16X2_Init+0x210>)
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	693a      	ldr	r2, [r7, #16]
 8006078:	1ad3      	subs	r3, r2, r3
 800607a:	68fa      	ldr	r2, [r7, #12]
 800607c:	429a      	cmp	r2, r3
 800607e:	d8f8      	bhi.n	8006072 <LCD16X2_Init+0xa2>
 8006080:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006082:	3301      	adds	r3, #1
 8006084:	637b      	str	r3, [r7, #52]	@ 0x34
 8006086:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006088:	2b95      	cmp	r3, #149	@ 0x95
 800608a:	d9dc      	bls.n	8006046 <LCD16X2_Init+0x76>
    LCD16X2_CMD(LCD16X2_Index, 0x03);
 800608c:	79fb      	ldrb	r3, [r7, #7]
 800608e:	2103      	movs	r1, #3
 8006090:	4618      	mov	r0, r3
 8006092:	f7ff fe5d 	bl	8005d50 <LCD16X2_CMD>
    DELAY_MS(5);
 8006096:	2300      	movs	r3, #0
 8006098:	633b      	str	r3, [r7, #48]	@ 0x30
 800609a:	e01f      	b.n	80060dc <LCD16X2_Init+0x10c>
 800609c:	4b50      	ldr	r3, [pc, #320]	@ (80061e0 <LCD16X2_Init+0x210>)
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	61bb      	str	r3, [r7, #24]
 80060a2:	4b50      	ldr	r3, [pc, #320]	@ (80061e4 <LCD16X2_Init+0x214>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a50      	ldr	r2, [pc, #320]	@ (80061e8 <LCD16X2_Init+0x218>)
 80060a8:	fba2 2303 	umull	r2, r3, r2, r3
 80060ac:	0c9b      	lsrs	r3, r3, #18
 80060ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80060b2:	fb03 f202 	mul.w	r2, r3, r2
 80060b6:	4b4b      	ldr	r3, [pc, #300]	@ (80061e4 <LCD16X2_Init+0x214>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	494b      	ldr	r1, [pc, #300]	@ (80061e8 <LCD16X2_Init+0x218>)
 80060bc:	fba1 1303 	umull	r1, r3, r1, r3
 80060c0:	0c9b      	lsrs	r3, r3, #18
 80060c2:	085b      	lsrs	r3, r3, #1
 80060c4:	1ad3      	subs	r3, r2, r3
 80060c6:	617b      	str	r3, [r7, #20]
 80060c8:	4b45      	ldr	r3, [pc, #276]	@ (80061e0 <LCD16X2_Init+0x210>)
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	69ba      	ldr	r2, [r7, #24]
 80060ce:	1ad3      	subs	r3, r2, r3
 80060d0:	697a      	ldr	r2, [r7, #20]
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d8f8      	bhi.n	80060c8 <LCD16X2_Init+0xf8>
 80060d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060d8:	3301      	adds	r3, #1
 80060da:	633b      	str	r3, [r7, #48]	@ 0x30
 80060dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060de:	2b04      	cmp	r3, #4
 80060e0:	d9dc      	bls.n	800609c <LCD16X2_Init+0xcc>
    LCD16X2_CMD(LCD16X2_Index, 0x03);
 80060e2:	79fb      	ldrb	r3, [r7, #7]
 80060e4:	2103      	movs	r1, #3
 80060e6:	4618      	mov	r0, r3
 80060e8:	f7ff fe32 	bl	8005d50 <LCD16X2_CMD>
    DELAY_MS(5);
 80060ec:	2300      	movs	r3, #0
 80060ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060f0:	e01f      	b.n	8006132 <LCD16X2_Init+0x162>
 80060f2:	4b3b      	ldr	r3, [pc, #236]	@ (80061e0 <LCD16X2_Init+0x210>)
 80060f4:	689b      	ldr	r3, [r3, #8]
 80060f6:	623b      	str	r3, [r7, #32]
 80060f8:	4b3a      	ldr	r3, [pc, #232]	@ (80061e4 <LCD16X2_Init+0x214>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a3a      	ldr	r2, [pc, #232]	@ (80061e8 <LCD16X2_Init+0x218>)
 80060fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006102:	0c9b      	lsrs	r3, r3, #18
 8006104:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006108:	fb03 f202 	mul.w	r2, r3, r2
 800610c:	4b35      	ldr	r3, [pc, #212]	@ (80061e4 <LCD16X2_Init+0x214>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4935      	ldr	r1, [pc, #212]	@ (80061e8 <LCD16X2_Init+0x218>)
 8006112:	fba1 1303 	umull	r1, r3, r1, r3
 8006116:	0c9b      	lsrs	r3, r3, #18
 8006118:	085b      	lsrs	r3, r3, #1
 800611a:	1ad3      	subs	r3, r2, r3
 800611c:	61fb      	str	r3, [r7, #28]
 800611e:	4b30      	ldr	r3, [pc, #192]	@ (80061e0 <LCD16X2_Init+0x210>)
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	6a3a      	ldr	r2, [r7, #32]
 8006124:	1ad3      	subs	r3, r2, r3
 8006126:	69fa      	ldr	r2, [r7, #28]
 8006128:	429a      	cmp	r2, r3
 800612a:	d8f8      	bhi.n	800611e <LCD16X2_Init+0x14e>
 800612c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800612e:	3301      	adds	r3, #1
 8006130:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006134:	2b04      	cmp	r3, #4
 8006136:	d9dc      	bls.n	80060f2 <LCD16X2_Init+0x122>
    LCD16X2_CMD(LCD16X2_Index, 0x03);
 8006138:	79fb      	ldrb	r3, [r7, #7]
 800613a:	2103      	movs	r1, #3
 800613c:	4618      	mov	r0, r3
 800613e:	f7ff fe07 	bl	8005d50 <LCD16X2_CMD>
    DELAY_US(150);
 8006142:	4b27      	ldr	r3, [pc, #156]	@ (80061e0 <LCD16X2_Init+0x210>)
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006148:	4b26      	ldr	r3, [pc, #152]	@ (80061e4 <LCD16X2_Init+0x214>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a26      	ldr	r2, [pc, #152]	@ (80061e8 <LCD16X2_Init+0x218>)
 800614e:	fba2 2303 	umull	r2, r3, r2, r3
 8006152:	0c9b      	lsrs	r3, r3, #18
 8006154:	2296      	movs	r2, #150	@ 0x96
 8006156:	fb03 f202 	mul.w	r2, r3, r2
 800615a:	4b22      	ldr	r3, [pc, #136]	@ (80061e4 <LCD16X2_Init+0x214>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4922      	ldr	r1, [pc, #136]	@ (80061e8 <LCD16X2_Init+0x218>)
 8006160:	fba1 1303 	umull	r1, r3, r1, r3
 8006164:	0c9b      	lsrs	r3, r3, #18
 8006166:	085b      	lsrs	r3, r3, #1
 8006168:	1ad3      	subs	r3, r2, r3
 800616a:	627b      	str	r3, [r7, #36]	@ 0x24
 800616c:	4b1c      	ldr	r3, [pc, #112]	@ (80061e0 <LCD16X2_Init+0x210>)
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006172:	1ad3      	subs	r3, r2, r3
 8006174:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006176:	429a      	cmp	r2, r3
 8006178:	d8f8      	bhi.n	800616c <LCD16X2_Init+0x19c>
    // The Rest of The Init Sequence As Defined in The Hitachi HD44780 Datasheet
    LCD16X2_CMD(LCD16X2_Index, 0x02);
 800617a:	79fb      	ldrb	r3, [r7, #7]
 800617c:	2102      	movs	r1, #2
 800617e:	4618      	mov	r0, r3
 8006180:	f7ff fde6 	bl	8005d50 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x02);
 8006184:	79fb      	ldrb	r3, [r7, #7]
 8006186:	2102      	movs	r1, #2
 8006188:	4618      	mov	r0, r3
 800618a:	f7ff fde1 	bl	8005d50 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x08);
 800618e:	79fb      	ldrb	r3, [r7, #7]
 8006190:	2108      	movs	r1, #8
 8006192:	4618      	mov	r0, r3
 8006194:	f7ff fddc 	bl	8005d50 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x00);
 8006198:	79fb      	ldrb	r3, [r7, #7]
 800619a:	2100      	movs	r1, #0
 800619c:	4618      	mov	r0, r3
 800619e:	f7ff fdd7 	bl	8005d50 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x0C);
 80061a2:	79fb      	ldrb	r3, [r7, #7]
 80061a4:	210c      	movs	r1, #12
 80061a6:	4618      	mov	r0, r3
 80061a8:	f7ff fdd2 	bl	8005d50 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x00);
 80061ac:	79fb      	ldrb	r3, [r7, #7]
 80061ae:	2100      	movs	r1, #0
 80061b0:	4618      	mov	r0, r3
 80061b2:	f7ff fdcd 	bl	8005d50 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x06);
 80061b6:	79fb      	ldrb	r3, [r7, #7]
 80061b8:	2106      	movs	r1, #6
 80061ba:	4618      	mov	r0, r3
 80061bc:	f7ff fdc8 	bl	8005d50 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x00);
 80061c0:	79fb      	ldrb	r3, [r7, #7]
 80061c2:	2100      	movs	r1, #0
 80061c4:	4618      	mov	r0, r3
 80061c6:	f7ff fdc3 	bl	8005d50 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x01);
 80061ca:	79fb      	ldrb	r3, [r7, #7]
 80061cc:	2101      	movs	r1, #1
 80061ce:	4618      	mov	r0, r3
 80061d0:	f7ff fdbe 	bl	8005d50 <LCD16X2_CMD>
}
 80061d4:	bf00      	nop
 80061d6:	3738      	adds	r7, #56	@ 0x38
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}
 80061dc:	08007838 	.word	0x08007838
 80061e0:	e000e010 	.word	0xe000e010
 80061e4:	2000000c 	.word	0x2000000c
 80061e8:	431bde83 	.word	0x431bde83

080061ec <LCD16X2_Write_Char>:

void LCD16X2_Write_Char(uint8_t LCD16X2_Index, char Data)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b090      	sub	sp, #64	@ 0x40
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	4603      	mov	r3, r0
 80061f4:	460a      	mov	r2, r1
 80061f6:	71fb      	strb	r3, [r7, #7]
 80061f8:	4613      	mov	r3, r2
 80061fa:	71bb      	strb	r3, [r7, #6]
   char Low4,High4;
   Low4  = Data & 0x0F;
 80061fc:	79bb      	ldrb	r3, [r7, #6]
 80061fe:	f003 030f 	and.w	r3, r3, #15
 8006202:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
   High4 = Data & 0xF0;
 8006206:	79bb      	ldrb	r3, [r7, #6]
 8006208:	f023 030f 	bic.w	r3, r3, #15
 800620c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].RS_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].RS_PINx, 1);
 8006210:	79fb      	ldrb	r3, [r7, #7]
 8006212:	4aa4      	ldr	r2, [pc, #656]	@ (80064a4 <LCD16X2_Write_Char+0x2b8>)
 8006214:	2134      	movs	r1, #52	@ 0x34
 8006216:	fb01 f303 	mul.w	r3, r1, r3
 800621a:	4413      	add	r3, r2
 800621c:	332c      	adds	r3, #44	@ 0x2c
 800621e:	6818      	ldr	r0, [r3, #0]
 8006220:	79fb      	ldrb	r3, [r7, #7]
 8006222:	4aa0      	ldr	r2, [pc, #640]	@ (80064a4 <LCD16X2_Write_Char+0x2b8>)
 8006224:	2134      	movs	r1, #52	@ 0x34
 8006226:	fb01 f303 	mul.w	r3, r1, r3
 800622a:	4413      	add	r3, r2
 800622c:	3330      	adds	r3, #48	@ 0x30
 800622e:	881b      	ldrh	r3, [r3, #0]
 8006230:	2201      	movs	r2, #1
 8006232:	4619      	mov	r1, r3
 8006234:	f7fc fbbe 	bl	80029b4 <HAL_GPIO_WritePin>

   LCD16X2_DATA(LCD16X2_Index, (High4>>4));
 8006238:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800623c:	091b      	lsrs	r3, r3, #4
 800623e:	b2da      	uxtb	r2, r3
 8006240:	79fb      	ldrb	r3, [r7, #7]
 8006242:	4611      	mov	r1, r2
 8006244:	4618      	mov	r0, r3
 8006246:	f7ff fcbd 	bl	8005bc4 <LCD16X2_DATA>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 800624a:	79fb      	ldrb	r3, [r7, #7]
 800624c:	4a95      	ldr	r2, [pc, #596]	@ (80064a4 <LCD16X2_Write_Char+0x2b8>)
 800624e:	2134      	movs	r1, #52	@ 0x34
 8006250:	fb01 f303 	mul.w	r3, r1, r3
 8006254:	4413      	add	r3, r2
 8006256:	3324      	adds	r3, #36	@ 0x24
 8006258:	6818      	ldr	r0, [r3, #0]
 800625a:	79fb      	ldrb	r3, [r7, #7]
 800625c:	4a91      	ldr	r2, [pc, #580]	@ (80064a4 <LCD16X2_Write_Char+0x2b8>)
 800625e:	2134      	movs	r1, #52	@ 0x34
 8006260:	fb01 f303 	mul.w	r3, r1, r3
 8006264:	4413      	add	r3, r2
 8006266:	3328      	adds	r3, #40	@ 0x28
 8006268:	881b      	ldrh	r3, [r3, #0]
 800626a:	2200      	movs	r2, #0
 800626c:	4619      	mov	r1, r3
 800626e:	f7fc fba1 	bl	80029b4 <HAL_GPIO_WritePin>
   DELAY_US(5);
 8006272:	4b8d      	ldr	r3, [pc, #564]	@ (80064a8 <LCD16X2_Write_Char+0x2bc>)
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006278:	4b8c      	ldr	r3, [pc, #560]	@ (80064ac <LCD16X2_Write_Char+0x2c0>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a8c      	ldr	r2, [pc, #560]	@ (80064b0 <LCD16X2_Write_Char+0x2c4>)
 800627e:	fba2 2303 	umull	r2, r3, r2, r3
 8006282:	0c9a      	lsrs	r2, r3, #18
 8006284:	4613      	mov	r3, r2
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	441a      	add	r2, r3
 800628a:	4b88      	ldr	r3, [pc, #544]	@ (80064ac <LCD16X2_Write_Char+0x2c0>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4988      	ldr	r1, [pc, #544]	@ (80064b0 <LCD16X2_Write_Char+0x2c4>)
 8006290:	fba1 1303 	umull	r1, r3, r1, r3
 8006294:	0c9b      	lsrs	r3, r3, #18
 8006296:	085b      	lsrs	r3, r3, #1
 8006298:	1ad3      	subs	r3, r2, r3
 800629a:	637b      	str	r3, [r7, #52]	@ 0x34
 800629c:	4b82      	ldr	r3, [pc, #520]	@ (80064a8 <LCD16X2_Write_Char+0x2bc>)
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80062a2:	1ad3      	subs	r3, r2, r3
 80062a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d8f8      	bhi.n	800629c <LCD16X2_Write_Char+0xb0>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 1);
 80062aa:	79fb      	ldrb	r3, [r7, #7]
 80062ac:	4a7d      	ldr	r2, [pc, #500]	@ (80064a4 <LCD16X2_Write_Char+0x2b8>)
 80062ae:	2134      	movs	r1, #52	@ 0x34
 80062b0:	fb01 f303 	mul.w	r3, r1, r3
 80062b4:	4413      	add	r3, r2
 80062b6:	3324      	adds	r3, #36	@ 0x24
 80062b8:	6818      	ldr	r0, [r3, #0]
 80062ba:	79fb      	ldrb	r3, [r7, #7]
 80062bc:	4a79      	ldr	r2, [pc, #484]	@ (80064a4 <LCD16X2_Write_Char+0x2b8>)
 80062be:	2134      	movs	r1, #52	@ 0x34
 80062c0:	fb01 f303 	mul.w	r3, r1, r3
 80062c4:	4413      	add	r3, r2
 80062c6:	3328      	adds	r3, #40	@ 0x28
 80062c8:	881b      	ldrh	r3, [r3, #0]
 80062ca:	2201      	movs	r2, #1
 80062cc:	4619      	mov	r1, r3
 80062ce:	f7fc fb71 	bl	80029b4 <HAL_GPIO_WritePin>
   DELAY_US(5);
 80062d2:	4b75      	ldr	r3, [pc, #468]	@ (80064a8 <LCD16X2_Write_Char+0x2bc>)
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80062d8:	4b74      	ldr	r3, [pc, #464]	@ (80064ac <LCD16X2_Write_Char+0x2c0>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a74      	ldr	r2, [pc, #464]	@ (80064b0 <LCD16X2_Write_Char+0x2c4>)
 80062de:	fba2 2303 	umull	r2, r3, r2, r3
 80062e2:	0c9a      	lsrs	r2, r3, #18
 80062e4:	4613      	mov	r3, r2
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	441a      	add	r2, r3
 80062ea:	4b70      	ldr	r3, [pc, #448]	@ (80064ac <LCD16X2_Write_Char+0x2c0>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4970      	ldr	r1, [pc, #448]	@ (80064b0 <LCD16X2_Write_Char+0x2c4>)
 80062f0:	fba1 1303 	umull	r1, r3, r1, r3
 80062f4:	0c9b      	lsrs	r3, r3, #18
 80062f6:	085b      	lsrs	r3, r3, #1
 80062f8:	1ad3      	subs	r3, r2, r3
 80062fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062fc:	4b6a      	ldr	r3, [pc, #424]	@ (80064a8 <LCD16X2_Write_Char+0x2bc>)
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006302:	1ad3      	subs	r3, r2, r3
 8006304:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006306:	429a      	cmp	r2, r3
 8006308:	d8f8      	bhi.n	80062fc <LCD16X2_Write_Char+0x110>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 800630a:	79fb      	ldrb	r3, [r7, #7]
 800630c:	4a65      	ldr	r2, [pc, #404]	@ (80064a4 <LCD16X2_Write_Char+0x2b8>)
 800630e:	2134      	movs	r1, #52	@ 0x34
 8006310:	fb01 f303 	mul.w	r3, r1, r3
 8006314:	4413      	add	r3, r2
 8006316:	3324      	adds	r3, #36	@ 0x24
 8006318:	6818      	ldr	r0, [r3, #0]
 800631a:	79fb      	ldrb	r3, [r7, #7]
 800631c:	4a61      	ldr	r2, [pc, #388]	@ (80064a4 <LCD16X2_Write_Char+0x2b8>)
 800631e:	2134      	movs	r1, #52	@ 0x34
 8006320:	fb01 f303 	mul.w	r3, r1, r3
 8006324:	4413      	add	r3, r2
 8006326:	3328      	adds	r3, #40	@ 0x28
 8006328:	881b      	ldrh	r3, [r3, #0]
 800632a:	2200      	movs	r2, #0
 800632c:	4619      	mov	r1, r3
 800632e:	f7fc fb41 	bl	80029b4 <HAL_GPIO_WritePin>
   DELAY_US(100);
 8006332:	4b5d      	ldr	r3, [pc, #372]	@ (80064a8 <LCD16X2_Write_Char+0x2bc>)
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006338:	4b5c      	ldr	r3, [pc, #368]	@ (80064ac <LCD16X2_Write_Char+0x2c0>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4a5c      	ldr	r2, [pc, #368]	@ (80064b0 <LCD16X2_Write_Char+0x2c4>)
 800633e:	fba2 2303 	umull	r2, r3, r2, r3
 8006342:	0c9b      	lsrs	r3, r3, #18
 8006344:	2264      	movs	r2, #100	@ 0x64
 8006346:	fb03 f202 	mul.w	r2, r3, r2
 800634a:	4b58      	ldr	r3, [pc, #352]	@ (80064ac <LCD16X2_Write_Char+0x2c0>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4958      	ldr	r1, [pc, #352]	@ (80064b0 <LCD16X2_Write_Char+0x2c4>)
 8006350:	fba1 1303 	umull	r1, r3, r1, r3
 8006354:	0c9b      	lsrs	r3, r3, #18
 8006356:	085b      	lsrs	r3, r3, #1
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	627b      	str	r3, [r7, #36]	@ 0x24
 800635c:	4b52      	ldr	r3, [pc, #328]	@ (80064a8 <LCD16X2_Write_Char+0x2bc>)
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006362:	1ad3      	subs	r3, r2, r3
 8006364:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006366:	429a      	cmp	r2, r3
 8006368:	d8f8      	bhi.n	800635c <LCD16X2_Write_Char+0x170>

   LCD16X2_DATA(LCD16X2_Index, Low4);
 800636a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800636e:	79fb      	ldrb	r3, [r7, #7]
 8006370:	4611      	mov	r1, r2
 8006372:	4618      	mov	r0, r3
 8006374:	f7ff fc26 	bl	8005bc4 <LCD16X2_DATA>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 8006378:	79fb      	ldrb	r3, [r7, #7]
 800637a:	4a4a      	ldr	r2, [pc, #296]	@ (80064a4 <LCD16X2_Write_Char+0x2b8>)
 800637c:	2134      	movs	r1, #52	@ 0x34
 800637e:	fb01 f303 	mul.w	r3, r1, r3
 8006382:	4413      	add	r3, r2
 8006384:	3324      	adds	r3, #36	@ 0x24
 8006386:	6818      	ldr	r0, [r3, #0]
 8006388:	79fb      	ldrb	r3, [r7, #7]
 800638a:	4a46      	ldr	r2, [pc, #280]	@ (80064a4 <LCD16X2_Write_Char+0x2b8>)
 800638c:	2134      	movs	r1, #52	@ 0x34
 800638e:	fb01 f303 	mul.w	r3, r1, r3
 8006392:	4413      	add	r3, r2
 8006394:	3328      	adds	r3, #40	@ 0x28
 8006396:	881b      	ldrh	r3, [r3, #0]
 8006398:	2200      	movs	r2, #0
 800639a:	4619      	mov	r1, r3
 800639c:	f7fc fb0a 	bl	80029b4 <HAL_GPIO_WritePin>
   DELAY_US(5);
 80063a0:	4b41      	ldr	r3, [pc, #260]	@ (80064a8 <LCD16X2_Write_Char+0x2bc>)
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	623b      	str	r3, [r7, #32]
 80063a6:	4b41      	ldr	r3, [pc, #260]	@ (80064ac <LCD16X2_Write_Char+0x2c0>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a41      	ldr	r2, [pc, #260]	@ (80064b0 <LCD16X2_Write_Char+0x2c4>)
 80063ac:	fba2 2303 	umull	r2, r3, r2, r3
 80063b0:	0c9a      	lsrs	r2, r3, #18
 80063b2:	4613      	mov	r3, r2
 80063b4:	009b      	lsls	r3, r3, #2
 80063b6:	441a      	add	r2, r3
 80063b8:	4b3c      	ldr	r3, [pc, #240]	@ (80064ac <LCD16X2_Write_Char+0x2c0>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	493c      	ldr	r1, [pc, #240]	@ (80064b0 <LCD16X2_Write_Char+0x2c4>)
 80063be:	fba1 1303 	umull	r1, r3, r1, r3
 80063c2:	0c9b      	lsrs	r3, r3, #18
 80063c4:	085b      	lsrs	r3, r3, #1
 80063c6:	1ad3      	subs	r3, r2, r3
 80063c8:	61fb      	str	r3, [r7, #28]
 80063ca:	4b37      	ldr	r3, [pc, #220]	@ (80064a8 <LCD16X2_Write_Char+0x2bc>)
 80063cc:	689b      	ldr	r3, [r3, #8]
 80063ce:	6a3a      	ldr	r2, [r7, #32]
 80063d0:	1ad3      	subs	r3, r2, r3
 80063d2:	69fa      	ldr	r2, [r7, #28]
 80063d4:	429a      	cmp	r2, r3
 80063d6:	d8f8      	bhi.n	80063ca <LCD16X2_Write_Char+0x1de>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 1);
 80063d8:	79fb      	ldrb	r3, [r7, #7]
 80063da:	4a32      	ldr	r2, [pc, #200]	@ (80064a4 <LCD16X2_Write_Char+0x2b8>)
 80063dc:	2134      	movs	r1, #52	@ 0x34
 80063de:	fb01 f303 	mul.w	r3, r1, r3
 80063e2:	4413      	add	r3, r2
 80063e4:	3324      	adds	r3, #36	@ 0x24
 80063e6:	6818      	ldr	r0, [r3, #0]
 80063e8:	79fb      	ldrb	r3, [r7, #7]
 80063ea:	4a2e      	ldr	r2, [pc, #184]	@ (80064a4 <LCD16X2_Write_Char+0x2b8>)
 80063ec:	2134      	movs	r1, #52	@ 0x34
 80063ee:	fb01 f303 	mul.w	r3, r1, r3
 80063f2:	4413      	add	r3, r2
 80063f4:	3328      	adds	r3, #40	@ 0x28
 80063f6:	881b      	ldrh	r3, [r3, #0]
 80063f8:	2201      	movs	r2, #1
 80063fa:	4619      	mov	r1, r3
 80063fc:	f7fc fada 	bl	80029b4 <HAL_GPIO_WritePin>
   DELAY_US(5);
 8006400:	4b29      	ldr	r3, [pc, #164]	@ (80064a8 <LCD16X2_Write_Char+0x2bc>)
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	61bb      	str	r3, [r7, #24]
 8006406:	4b29      	ldr	r3, [pc, #164]	@ (80064ac <LCD16X2_Write_Char+0x2c0>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a29      	ldr	r2, [pc, #164]	@ (80064b0 <LCD16X2_Write_Char+0x2c4>)
 800640c:	fba2 2303 	umull	r2, r3, r2, r3
 8006410:	0c9a      	lsrs	r2, r3, #18
 8006412:	4613      	mov	r3, r2
 8006414:	009b      	lsls	r3, r3, #2
 8006416:	441a      	add	r2, r3
 8006418:	4b24      	ldr	r3, [pc, #144]	@ (80064ac <LCD16X2_Write_Char+0x2c0>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4924      	ldr	r1, [pc, #144]	@ (80064b0 <LCD16X2_Write_Char+0x2c4>)
 800641e:	fba1 1303 	umull	r1, r3, r1, r3
 8006422:	0c9b      	lsrs	r3, r3, #18
 8006424:	085b      	lsrs	r3, r3, #1
 8006426:	1ad3      	subs	r3, r2, r3
 8006428:	617b      	str	r3, [r7, #20]
 800642a:	4b1f      	ldr	r3, [pc, #124]	@ (80064a8 <LCD16X2_Write_Char+0x2bc>)
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	69ba      	ldr	r2, [r7, #24]
 8006430:	1ad3      	subs	r3, r2, r3
 8006432:	697a      	ldr	r2, [r7, #20]
 8006434:	429a      	cmp	r2, r3
 8006436:	d8f8      	bhi.n	800642a <LCD16X2_Write_Char+0x23e>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 8006438:	79fb      	ldrb	r3, [r7, #7]
 800643a:	4a1a      	ldr	r2, [pc, #104]	@ (80064a4 <LCD16X2_Write_Char+0x2b8>)
 800643c:	2134      	movs	r1, #52	@ 0x34
 800643e:	fb01 f303 	mul.w	r3, r1, r3
 8006442:	4413      	add	r3, r2
 8006444:	3324      	adds	r3, #36	@ 0x24
 8006446:	6818      	ldr	r0, [r3, #0]
 8006448:	79fb      	ldrb	r3, [r7, #7]
 800644a:	4a16      	ldr	r2, [pc, #88]	@ (80064a4 <LCD16X2_Write_Char+0x2b8>)
 800644c:	2134      	movs	r1, #52	@ 0x34
 800644e:	fb01 f303 	mul.w	r3, r1, r3
 8006452:	4413      	add	r3, r2
 8006454:	3328      	adds	r3, #40	@ 0x28
 8006456:	881b      	ldrh	r3, [r3, #0]
 8006458:	2200      	movs	r2, #0
 800645a:	4619      	mov	r1, r3
 800645c:	f7fc faaa 	bl	80029b4 <HAL_GPIO_WritePin>
   DELAY_US(100);
 8006460:	4b11      	ldr	r3, [pc, #68]	@ (80064a8 <LCD16X2_Write_Char+0x2bc>)
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	613b      	str	r3, [r7, #16]
 8006466:	4b11      	ldr	r3, [pc, #68]	@ (80064ac <LCD16X2_Write_Char+0x2c0>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a11      	ldr	r2, [pc, #68]	@ (80064b0 <LCD16X2_Write_Char+0x2c4>)
 800646c:	fba2 2303 	umull	r2, r3, r2, r3
 8006470:	0c9b      	lsrs	r3, r3, #18
 8006472:	2264      	movs	r2, #100	@ 0x64
 8006474:	fb03 f202 	mul.w	r2, r3, r2
 8006478:	4b0c      	ldr	r3, [pc, #48]	@ (80064ac <LCD16X2_Write_Char+0x2c0>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	490c      	ldr	r1, [pc, #48]	@ (80064b0 <LCD16X2_Write_Char+0x2c4>)
 800647e:	fba1 1303 	umull	r1, r3, r1, r3
 8006482:	0c9b      	lsrs	r3, r3, #18
 8006484:	085b      	lsrs	r3, r3, #1
 8006486:	1ad3      	subs	r3, r2, r3
 8006488:	60fb      	str	r3, [r7, #12]
 800648a:	4b07      	ldr	r3, [pc, #28]	@ (80064a8 <LCD16X2_Write_Char+0x2bc>)
 800648c:	689b      	ldr	r3, [r3, #8]
 800648e:	693a      	ldr	r2, [r7, #16]
 8006490:	1ad3      	subs	r3, r2, r3
 8006492:	68fa      	ldr	r2, [r7, #12]
 8006494:	429a      	cmp	r2, r3
 8006496:	d8f8      	bhi.n	800648a <LCD16X2_Write_Char+0x29e>
}
 8006498:	bf00      	nop
 800649a:	bf00      	nop
 800649c:	3740      	adds	r7, #64	@ 0x40
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	bf00      	nop
 80064a4:	08007838 	.word	0x08007838
 80064a8:	e000e010 	.word	0xe000e010
 80064ac:	2000000c 	.word	0x2000000c
 80064b0:	431bde83 	.word	0x431bde83

080064b4 <LCD16X2_Write_String>:

void LCD16X2_Write_String(uint8_t LCD16X2_Index, char *str)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b084      	sub	sp, #16
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	4603      	mov	r3, r0
 80064bc:	6039      	str	r1, [r7, #0]
 80064be:	71fb      	strb	r3, [r7, #7]
    int i;
    for(i=0; str[i]!='\0'; i++)
 80064c0:	2300      	movs	r3, #0
 80064c2:	60fb      	str	r3, [r7, #12]
 80064c4:	e00b      	b.n	80064de <LCD16X2_Write_String+0x2a>
    {
    	LCD16X2_Write_Char(LCD16X2_Index, str[i]);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	683a      	ldr	r2, [r7, #0]
 80064ca:	4413      	add	r3, r2
 80064cc:	781a      	ldrb	r2, [r3, #0]
 80064ce:	79fb      	ldrb	r3, [r7, #7]
 80064d0:	4611      	mov	r1, r2
 80064d2:	4618      	mov	r0, r3
 80064d4:	f7ff fe8a 	bl	80061ec <LCD16X2_Write_Char>
    for(i=0; str[i]!='\0'; i++)
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	3301      	adds	r3, #1
 80064dc:	60fb      	str	r3, [r7, #12]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	683a      	ldr	r2, [r7, #0]
 80064e2:	4413      	add	r3, r2
 80064e4:	781b      	ldrb	r3, [r3, #0]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d1ed      	bne.n	80064c6 <LCD16X2_Write_String+0x12>
    }
}
 80064ea:	bf00      	nop
 80064ec:	bf00      	nop
 80064ee:	3710      	adds	r7, #16
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <std>:
 80064f4:	2300      	movs	r3, #0
 80064f6:	b510      	push	{r4, lr}
 80064f8:	4604      	mov	r4, r0
 80064fa:	e9c0 3300 	strd	r3, r3, [r0]
 80064fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006502:	6083      	str	r3, [r0, #8]
 8006504:	8181      	strh	r1, [r0, #12]
 8006506:	6643      	str	r3, [r0, #100]	@ 0x64
 8006508:	81c2      	strh	r2, [r0, #14]
 800650a:	6183      	str	r3, [r0, #24]
 800650c:	4619      	mov	r1, r3
 800650e:	2208      	movs	r2, #8
 8006510:	305c      	adds	r0, #92	@ 0x5c
 8006512:	f000 f928 	bl	8006766 <memset>
 8006516:	4b0d      	ldr	r3, [pc, #52]	@ (800654c <std+0x58>)
 8006518:	6263      	str	r3, [r4, #36]	@ 0x24
 800651a:	4b0d      	ldr	r3, [pc, #52]	@ (8006550 <std+0x5c>)
 800651c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800651e:	4b0d      	ldr	r3, [pc, #52]	@ (8006554 <std+0x60>)
 8006520:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006522:	4b0d      	ldr	r3, [pc, #52]	@ (8006558 <std+0x64>)
 8006524:	6323      	str	r3, [r4, #48]	@ 0x30
 8006526:	4b0d      	ldr	r3, [pc, #52]	@ (800655c <std+0x68>)
 8006528:	6224      	str	r4, [r4, #32]
 800652a:	429c      	cmp	r4, r3
 800652c:	d006      	beq.n	800653c <std+0x48>
 800652e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006532:	4294      	cmp	r4, r2
 8006534:	d002      	beq.n	800653c <std+0x48>
 8006536:	33d0      	adds	r3, #208	@ 0xd0
 8006538:	429c      	cmp	r4, r3
 800653a:	d105      	bne.n	8006548 <std+0x54>
 800653c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006544:	f000 b988 	b.w	8006858 <__retarget_lock_init_recursive>
 8006548:	bd10      	pop	{r4, pc}
 800654a:	bf00      	nop
 800654c:	080066e1 	.word	0x080066e1
 8006550:	08006703 	.word	0x08006703
 8006554:	0800673b 	.word	0x0800673b
 8006558:	0800675f 	.word	0x0800675f
 800655c:	2000028c 	.word	0x2000028c

08006560 <stdio_exit_handler>:
 8006560:	4a02      	ldr	r2, [pc, #8]	@ (800656c <stdio_exit_handler+0xc>)
 8006562:	4903      	ldr	r1, [pc, #12]	@ (8006570 <stdio_exit_handler+0x10>)
 8006564:	4803      	ldr	r0, [pc, #12]	@ (8006574 <stdio_exit_handler+0x14>)
 8006566:	f000 b869 	b.w	800663c <_fwalk_sglue>
 800656a:	bf00      	nop
 800656c:	20000018 	.word	0x20000018
 8006570:	080073a5 	.word	0x080073a5
 8006574:	20000028 	.word	0x20000028

08006578 <cleanup_stdio>:
 8006578:	6841      	ldr	r1, [r0, #4]
 800657a:	4b0c      	ldr	r3, [pc, #48]	@ (80065ac <cleanup_stdio+0x34>)
 800657c:	4299      	cmp	r1, r3
 800657e:	b510      	push	{r4, lr}
 8006580:	4604      	mov	r4, r0
 8006582:	d001      	beq.n	8006588 <cleanup_stdio+0x10>
 8006584:	f000 ff0e 	bl	80073a4 <_fflush_r>
 8006588:	68a1      	ldr	r1, [r4, #8]
 800658a:	4b09      	ldr	r3, [pc, #36]	@ (80065b0 <cleanup_stdio+0x38>)
 800658c:	4299      	cmp	r1, r3
 800658e:	d002      	beq.n	8006596 <cleanup_stdio+0x1e>
 8006590:	4620      	mov	r0, r4
 8006592:	f000 ff07 	bl	80073a4 <_fflush_r>
 8006596:	68e1      	ldr	r1, [r4, #12]
 8006598:	4b06      	ldr	r3, [pc, #24]	@ (80065b4 <cleanup_stdio+0x3c>)
 800659a:	4299      	cmp	r1, r3
 800659c:	d004      	beq.n	80065a8 <cleanup_stdio+0x30>
 800659e:	4620      	mov	r0, r4
 80065a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065a4:	f000 befe 	b.w	80073a4 <_fflush_r>
 80065a8:	bd10      	pop	{r4, pc}
 80065aa:	bf00      	nop
 80065ac:	2000028c 	.word	0x2000028c
 80065b0:	200002f4 	.word	0x200002f4
 80065b4:	2000035c 	.word	0x2000035c

080065b8 <global_stdio_init.part.0>:
 80065b8:	b510      	push	{r4, lr}
 80065ba:	4b0b      	ldr	r3, [pc, #44]	@ (80065e8 <global_stdio_init.part.0+0x30>)
 80065bc:	4c0b      	ldr	r4, [pc, #44]	@ (80065ec <global_stdio_init.part.0+0x34>)
 80065be:	4a0c      	ldr	r2, [pc, #48]	@ (80065f0 <global_stdio_init.part.0+0x38>)
 80065c0:	601a      	str	r2, [r3, #0]
 80065c2:	4620      	mov	r0, r4
 80065c4:	2200      	movs	r2, #0
 80065c6:	2104      	movs	r1, #4
 80065c8:	f7ff ff94 	bl	80064f4 <std>
 80065cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80065d0:	2201      	movs	r2, #1
 80065d2:	2109      	movs	r1, #9
 80065d4:	f7ff ff8e 	bl	80064f4 <std>
 80065d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80065dc:	2202      	movs	r2, #2
 80065de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065e2:	2112      	movs	r1, #18
 80065e4:	f7ff bf86 	b.w	80064f4 <std>
 80065e8:	200003c4 	.word	0x200003c4
 80065ec:	2000028c 	.word	0x2000028c
 80065f0:	08006561 	.word	0x08006561

080065f4 <__sfp_lock_acquire>:
 80065f4:	4801      	ldr	r0, [pc, #4]	@ (80065fc <__sfp_lock_acquire+0x8>)
 80065f6:	f000 b930 	b.w	800685a <__retarget_lock_acquire_recursive>
 80065fa:	bf00      	nop
 80065fc:	200003cd 	.word	0x200003cd

08006600 <__sfp_lock_release>:
 8006600:	4801      	ldr	r0, [pc, #4]	@ (8006608 <__sfp_lock_release+0x8>)
 8006602:	f000 b92b 	b.w	800685c <__retarget_lock_release_recursive>
 8006606:	bf00      	nop
 8006608:	200003cd 	.word	0x200003cd

0800660c <__sinit>:
 800660c:	b510      	push	{r4, lr}
 800660e:	4604      	mov	r4, r0
 8006610:	f7ff fff0 	bl	80065f4 <__sfp_lock_acquire>
 8006614:	6a23      	ldr	r3, [r4, #32]
 8006616:	b11b      	cbz	r3, 8006620 <__sinit+0x14>
 8006618:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800661c:	f7ff bff0 	b.w	8006600 <__sfp_lock_release>
 8006620:	4b04      	ldr	r3, [pc, #16]	@ (8006634 <__sinit+0x28>)
 8006622:	6223      	str	r3, [r4, #32]
 8006624:	4b04      	ldr	r3, [pc, #16]	@ (8006638 <__sinit+0x2c>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d1f5      	bne.n	8006618 <__sinit+0xc>
 800662c:	f7ff ffc4 	bl	80065b8 <global_stdio_init.part.0>
 8006630:	e7f2      	b.n	8006618 <__sinit+0xc>
 8006632:	bf00      	nop
 8006634:	08006579 	.word	0x08006579
 8006638:	200003c4 	.word	0x200003c4

0800663c <_fwalk_sglue>:
 800663c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006640:	4607      	mov	r7, r0
 8006642:	4688      	mov	r8, r1
 8006644:	4614      	mov	r4, r2
 8006646:	2600      	movs	r6, #0
 8006648:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800664c:	f1b9 0901 	subs.w	r9, r9, #1
 8006650:	d505      	bpl.n	800665e <_fwalk_sglue+0x22>
 8006652:	6824      	ldr	r4, [r4, #0]
 8006654:	2c00      	cmp	r4, #0
 8006656:	d1f7      	bne.n	8006648 <_fwalk_sglue+0xc>
 8006658:	4630      	mov	r0, r6
 800665a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800665e:	89ab      	ldrh	r3, [r5, #12]
 8006660:	2b01      	cmp	r3, #1
 8006662:	d907      	bls.n	8006674 <_fwalk_sglue+0x38>
 8006664:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006668:	3301      	adds	r3, #1
 800666a:	d003      	beq.n	8006674 <_fwalk_sglue+0x38>
 800666c:	4629      	mov	r1, r5
 800666e:	4638      	mov	r0, r7
 8006670:	47c0      	blx	r8
 8006672:	4306      	orrs	r6, r0
 8006674:	3568      	adds	r5, #104	@ 0x68
 8006676:	e7e9      	b.n	800664c <_fwalk_sglue+0x10>

08006678 <iprintf>:
 8006678:	b40f      	push	{r0, r1, r2, r3}
 800667a:	b507      	push	{r0, r1, r2, lr}
 800667c:	4906      	ldr	r1, [pc, #24]	@ (8006698 <iprintf+0x20>)
 800667e:	ab04      	add	r3, sp, #16
 8006680:	6808      	ldr	r0, [r1, #0]
 8006682:	f853 2b04 	ldr.w	r2, [r3], #4
 8006686:	6881      	ldr	r1, [r0, #8]
 8006688:	9301      	str	r3, [sp, #4]
 800668a:	f000 fb63 	bl	8006d54 <_vfiprintf_r>
 800668e:	b003      	add	sp, #12
 8006690:	f85d eb04 	ldr.w	lr, [sp], #4
 8006694:	b004      	add	sp, #16
 8006696:	4770      	bx	lr
 8006698:	20000024 	.word	0x20000024

0800669c <siprintf>:
 800669c:	b40e      	push	{r1, r2, r3}
 800669e:	b510      	push	{r4, lr}
 80066a0:	b09d      	sub	sp, #116	@ 0x74
 80066a2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80066a4:	9002      	str	r0, [sp, #8]
 80066a6:	9006      	str	r0, [sp, #24]
 80066a8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80066ac:	480a      	ldr	r0, [pc, #40]	@ (80066d8 <siprintf+0x3c>)
 80066ae:	9107      	str	r1, [sp, #28]
 80066b0:	9104      	str	r1, [sp, #16]
 80066b2:	490a      	ldr	r1, [pc, #40]	@ (80066dc <siprintf+0x40>)
 80066b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80066b8:	9105      	str	r1, [sp, #20]
 80066ba:	2400      	movs	r4, #0
 80066bc:	a902      	add	r1, sp, #8
 80066be:	6800      	ldr	r0, [r0, #0]
 80066c0:	9301      	str	r3, [sp, #4]
 80066c2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80066c4:	f000 fa20 	bl	8006b08 <_svfiprintf_r>
 80066c8:	9b02      	ldr	r3, [sp, #8]
 80066ca:	701c      	strb	r4, [r3, #0]
 80066cc:	b01d      	add	sp, #116	@ 0x74
 80066ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066d2:	b003      	add	sp, #12
 80066d4:	4770      	bx	lr
 80066d6:	bf00      	nop
 80066d8:	20000024 	.word	0x20000024
 80066dc:	ffff0208 	.word	0xffff0208

080066e0 <__sread>:
 80066e0:	b510      	push	{r4, lr}
 80066e2:	460c      	mov	r4, r1
 80066e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066e8:	f000 f868 	bl	80067bc <_read_r>
 80066ec:	2800      	cmp	r0, #0
 80066ee:	bfab      	itete	ge
 80066f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80066f2:	89a3      	ldrhlt	r3, [r4, #12]
 80066f4:	181b      	addge	r3, r3, r0
 80066f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80066fa:	bfac      	ite	ge
 80066fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80066fe:	81a3      	strhlt	r3, [r4, #12]
 8006700:	bd10      	pop	{r4, pc}

08006702 <__swrite>:
 8006702:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006706:	461f      	mov	r7, r3
 8006708:	898b      	ldrh	r3, [r1, #12]
 800670a:	05db      	lsls	r3, r3, #23
 800670c:	4605      	mov	r5, r0
 800670e:	460c      	mov	r4, r1
 8006710:	4616      	mov	r6, r2
 8006712:	d505      	bpl.n	8006720 <__swrite+0x1e>
 8006714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006718:	2302      	movs	r3, #2
 800671a:	2200      	movs	r2, #0
 800671c:	f000 f83c 	bl	8006798 <_lseek_r>
 8006720:	89a3      	ldrh	r3, [r4, #12]
 8006722:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006726:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800672a:	81a3      	strh	r3, [r4, #12]
 800672c:	4632      	mov	r2, r6
 800672e:	463b      	mov	r3, r7
 8006730:	4628      	mov	r0, r5
 8006732:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006736:	f000 b853 	b.w	80067e0 <_write_r>

0800673a <__sseek>:
 800673a:	b510      	push	{r4, lr}
 800673c:	460c      	mov	r4, r1
 800673e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006742:	f000 f829 	bl	8006798 <_lseek_r>
 8006746:	1c43      	adds	r3, r0, #1
 8006748:	89a3      	ldrh	r3, [r4, #12]
 800674a:	bf15      	itete	ne
 800674c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800674e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006752:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006756:	81a3      	strheq	r3, [r4, #12]
 8006758:	bf18      	it	ne
 800675a:	81a3      	strhne	r3, [r4, #12]
 800675c:	bd10      	pop	{r4, pc}

0800675e <__sclose>:
 800675e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006762:	f000 b809 	b.w	8006778 <_close_r>

08006766 <memset>:
 8006766:	4402      	add	r2, r0
 8006768:	4603      	mov	r3, r0
 800676a:	4293      	cmp	r3, r2
 800676c:	d100      	bne.n	8006770 <memset+0xa>
 800676e:	4770      	bx	lr
 8006770:	f803 1b01 	strb.w	r1, [r3], #1
 8006774:	e7f9      	b.n	800676a <memset+0x4>
	...

08006778 <_close_r>:
 8006778:	b538      	push	{r3, r4, r5, lr}
 800677a:	4d06      	ldr	r5, [pc, #24]	@ (8006794 <_close_r+0x1c>)
 800677c:	2300      	movs	r3, #0
 800677e:	4604      	mov	r4, r0
 8006780:	4608      	mov	r0, r1
 8006782:	602b      	str	r3, [r5, #0]
 8006784:	f7fa fd9a 	bl	80012bc <_close>
 8006788:	1c43      	adds	r3, r0, #1
 800678a:	d102      	bne.n	8006792 <_close_r+0x1a>
 800678c:	682b      	ldr	r3, [r5, #0]
 800678e:	b103      	cbz	r3, 8006792 <_close_r+0x1a>
 8006790:	6023      	str	r3, [r4, #0]
 8006792:	bd38      	pop	{r3, r4, r5, pc}
 8006794:	200003c8 	.word	0x200003c8

08006798 <_lseek_r>:
 8006798:	b538      	push	{r3, r4, r5, lr}
 800679a:	4d07      	ldr	r5, [pc, #28]	@ (80067b8 <_lseek_r+0x20>)
 800679c:	4604      	mov	r4, r0
 800679e:	4608      	mov	r0, r1
 80067a0:	4611      	mov	r1, r2
 80067a2:	2200      	movs	r2, #0
 80067a4:	602a      	str	r2, [r5, #0]
 80067a6:	461a      	mov	r2, r3
 80067a8:	f7fa fdaf 	bl	800130a <_lseek>
 80067ac:	1c43      	adds	r3, r0, #1
 80067ae:	d102      	bne.n	80067b6 <_lseek_r+0x1e>
 80067b0:	682b      	ldr	r3, [r5, #0]
 80067b2:	b103      	cbz	r3, 80067b6 <_lseek_r+0x1e>
 80067b4:	6023      	str	r3, [r4, #0]
 80067b6:	bd38      	pop	{r3, r4, r5, pc}
 80067b8:	200003c8 	.word	0x200003c8

080067bc <_read_r>:
 80067bc:	b538      	push	{r3, r4, r5, lr}
 80067be:	4d07      	ldr	r5, [pc, #28]	@ (80067dc <_read_r+0x20>)
 80067c0:	4604      	mov	r4, r0
 80067c2:	4608      	mov	r0, r1
 80067c4:	4611      	mov	r1, r2
 80067c6:	2200      	movs	r2, #0
 80067c8:	602a      	str	r2, [r5, #0]
 80067ca:	461a      	mov	r2, r3
 80067cc:	f7fa fd3d 	bl	800124a <_read>
 80067d0:	1c43      	adds	r3, r0, #1
 80067d2:	d102      	bne.n	80067da <_read_r+0x1e>
 80067d4:	682b      	ldr	r3, [r5, #0]
 80067d6:	b103      	cbz	r3, 80067da <_read_r+0x1e>
 80067d8:	6023      	str	r3, [r4, #0]
 80067da:	bd38      	pop	{r3, r4, r5, pc}
 80067dc:	200003c8 	.word	0x200003c8

080067e0 <_write_r>:
 80067e0:	b538      	push	{r3, r4, r5, lr}
 80067e2:	4d07      	ldr	r5, [pc, #28]	@ (8006800 <_write_r+0x20>)
 80067e4:	4604      	mov	r4, r0
 80067e6:	4608      	mov	r0, r1
 80067e8:	4611      	mov	r1, r2
 80067ea:	2200      	movs	r2, #0
 80067ec:	602a      	str	r2, [r5, #0]
 80067ee:	461a      	mov	r2, r3
 80067f0:	f7fa fd48 	bl	8001284 <_write>
 80067f4:	1c43      	adds	r3, r0, #1
 80067f6:	d102      	bne.n	80067fe <_write_r+0x1e>
 80067f8:	682b      	ldr	r3, [r5, #0]
 80067fa:	b103      	cbz	r3, 80067fe <_write_r+0x1e>
 80067fc:	6023      	str	r3, [r4, #0]
 80067fe:	bd38      	pop	{r3, r4, r5, pc}
 8006800:	200003c8 	.word	0x200003c8

08006804 <__errno>:
 8006804:	4b01      	ldr	r3, [pc, #4]	@ (800680c <__errno+0x8>)
 8006806:	6818      	ldr	r0, [r3, #0]
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	20000024 	.word	0x20000024

08006810 <__libc_init_array>:
 8006810:	b570      	push	{r4, r5, r6, lr}
 8006812:	4d0d      	ldr	r5, [pc, #52]	@ (8006848 <__libc_init_array+0x38>)
 8006814:	4c0d      	ldr	r4, [pc, #52]	@ (800684c <__libc_init_array+0x3c>)
 8006816:	1b64      	subs	r4, r4, r5
 8006818:	10a4      	asrs	r4, r4, #2
 800681a:	2600      	movs	r6, #0
 800681c:	42a6      	cmp	r6, r4
 800681e:	d109      	bne.n	8006834 <__libc_init_array+0x24>
 8006820:	4d0b      	ldr	r5, [pc, #44]	@ (8006850 <__libc_init_array+0x40>)
 8006822:	4c0c      	ldr	r4, [pc, #48]	@ (8006854 <__libc_init_array+0x44>)
 8006824:	f000 ff6c 	bl	8007700 <_init>
 8006828:	1b64      	subs	r4, r4, r5
 800682a:	10a4      	asrs	r4, r4, #2
 800682c:	2600      	movs	r6, #0
 800682e:	42a6      	cmp	r6, r4
 8006830:	d105      	bne.n	800683e <__libc_init_array+0x2e>
 8006832:	bd70      	pop	{r4, r5, r6, pc}
 8006834:	f855 3b04 	ldr.w	r3, [r5], #4
 8006838:	4798      	blx	r3
 800683a:	3601      	adds	r6, #1
 800683c:	e7ee      	b.n	800681c <__libc_init_array+0xc>
 800683e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006842:	4798      	blx	r3
 8006844:	3601      	adds	r6, #1
 8006846:	e7f2      	b.n	800682e <__libc_init_array+0x1e>
 8006848:	080078a8 	.word	0x080078a8
 800684c:	080078a8 	.word	0x080078a8
 8006850:	080078a8 	.word	0x080078a8
 8006854:	080078ac 	.word	0x080078ac

08006858 <__retarget_lock_init_recursive>:
 8006858:	4770      	bx	lr

0800685a <__retarget_lock_acquire_recursive>:
 800685a:	4770      	bx	lr

0800685c <__retarget_lock_release_recursive>:
 800685c:	4770      	bx	lr
	...

08006860 <_free_r>:
 8006860:	b538      	push	{r3, r4, r5, lr}
 8006862:	4605      	mov	r5, r0
 8006864:	2900      	cmp	r1, #0
 8006866:	d041      	beq.n	80068ec <_free_r+0x8c>
 8006868:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800686c:	1f0c      	subs	r4, r1, #4
 800686e:	2b00      	cmp	r3, #0
 8006870:	bfb8      	it	lt
 8006872:	18e4      	addlt	r4, r4, r3
 8006874:	f000 f8e0 	bl	8006a38 <__malloc_lock>
 8006878:	4a1d      	ldr	r2, [pc, #116]	@ (80068f0 <_free_r+0x90>)
 800687a:	6813      	ldr	r3, [r2, #0]
 800687c:	b933      	cbnz	r3, 800688c <_free_r+0x2c>
 800687e:	6063      	str	r3, [r4, #4]
 8006880:	6014      	str	r4, [r2, #0]
 8006882:	4628      	mov	r0, r5
 8006884:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006888:	f000 b8dc 	b.w	8006a44 <__malloc_unlock>
 800688c:	42a3      	cmp	r3, r4
 800688e:	d908      	bls.n	80068a2 <_free_r+0x42>
 8006890:	6820      	ldr	r0, [r4, #0]
 8006892:	1821      	adds	r1, r4, r0
 8006894:	428b      	cmp	r3, r1
 8006896:	bf01      	itttt	eq
 8006898:	6819      	ldreq	r1, [r3, #0]
 800689a:	685b      	ldreq	r3, [r3, #4]
 800689c:	1809      	addeq	r1, r1, r0
 800689e:	6021      	streq	r1, [r4, #0]
 80068a0:	e7ed      	b.n	800687e <_free_r+0x1e>
 80068a2:	461a      	mov	r2, r3
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	b10b      	cbz	r3, 80068ac <_free_r+0x4c>
 80068a8:	42a3      	cmp	r3, r4
 80068aa:	d9fa      	bls.n	80068a2 <_free_r+0x42>
 80068ac:	6811      	ldr	r1, [r2, #0]
 80068ae:	1850      	adds	r0, r2, r1
 80068b0:	42a0      	cmp	r0, r4
 80068b2:	d10b      	bne.n	80068cc <_free_r+0x6c>
 80068b4:	6820      	ldr	r0, [r4, #0]
 80068b6:	4401      	add	r1, r0
 80068b8:	1850      	adds	r0, r2, r1
 80068ba:	4283      	cmp	r3, r0
 80068bc:	6011      	str	r1, [r2, #0]
 80068be:	d1e0      	bne.n	8006882 <_free_r+0x22>
 80068c0:	6818      	ldr	r0, [r3, #0]
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	6053      	str	r3, [r2, #4]
 80068c6:	4408      	add	r0, r1
 80068c8:	6010      	str	r0, [r2, #0]
 80068ca:	e7da      	b.n	8006882 <_free_r+0x22>
 80068cc:	d902      	bls.n	80068d4 <_free_r+0x74>
 80068ce:	230c      	movs	r3, #12
 80068d0:	602b      	str	r3, [r5, #0]
 80068d2:	e7d6      	b.n	8006882 <_free_r+0x22>
 80068d4:	6820      	ldr	r0, [r4, #0]
 80068d6:	1821      	adds	r1, r4, r0
 80068d8:	428b      	cmp	r3, r1
 80068da:	bf04      	itt	eq
 80068dc:	6819      	ldreq	r1, [r3, #0]
 80068de:	685b      	ldreq	r3, [r3, #4]
 80068e0:	6063      	str	r3, [r4, #4]
 80068e2:	bf04      	itt	eq
 80068e4:	1809      	addeq	r1, r1, r0
 80068e6:	6021      	streq	r1, [r4, #0]
 80068e8:	6054      	str	r4, [r2, #4]
 80068ea:	e7ca      	b.n	8006882 <_free_r+0x22>
 80068ec:	bd38      	pop	{r3, r4, r5, pc}
 80068ee:	bf00      	nop
 80068f0:	200003d4 	.word	0x200003d4

080068f4 <sbrk_aligned>:
 80068f4:	b570      	push	{r4, r5, r6, lr}
 80068f6:	4e0f      	ldr	r6, [pc, #60]	@ (8006934 <sbrk_aligned+0x40>)
 80068f8:	460c      	mov	r4, r1
 80068fa:	6831      	ldr	r1, [r6, #0]
 80068fc:	4605      	mov	r5, r0
 80068fe:	b911      	cbnz	r1, 8006906 <sbrk_aligned+0x12>
 8006900:	f000 fe26 	bl	8007550 <_sbrk_r>
 8006904:	6030      	str	r0, [r6, #0]
 8006906:	4621      	mov	r1, r4
 8006908:	4628      	mov	r0, r5
 800690a:	f000 fe21 	bl	8007550 <_sbrk_r>
 800690e:	1c43      	adds	r3, r0, #1
 8006910:	d103      	bne.n	800691a <sbrk_aligned+0x26>
 8006912:	f04f 34ff 	mov.w	r4, #4294967295
 8006916:	4620      	mov	r0, r4
 8006918:	bd70      	pop	{r4, r5, r6, pc}
 800691a:	1cc4      	adds	r4, r0, #3
 800691c:	f024 0403 	bic.w	r4, r4, #3
 8006920:	42a0      	cmp	r0, r4
 8006922:	d0f8      	beq.n	8006916 <sbrk_aligned+0x22>
 8006924:	1a21      	subs	r1, r4, r0
 8006926:	4628      	mov	r0, r5
 8006928:	f000 fe12 	bl	8007550 <_sbrk_r>
 800692c:	3001      	adds	r0, #1
 800692e:	d1f2      	bne.n	8006916 <sbrk_aligned+0x22>
 8006930:	e7ef      	b.n	8006912 <sbrk_aligned+0x1e>
 8006932:	bf00      	nop
 8006934:	200003d0 	.word	0x200003d0

08006938 <_malloc_r>:
 8006938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800693c:	1ccd      	adds	r5, r1, #3
 800693e:	f025 0503 	bic.w	r5, r5, #3
 8006942:	3508      	adds	r5, #8
 8006944:	2d0c      	cmp	r5, #12
 8006946:	bf38      	it	cc
 8006948:	250c      	movcc	r5, #12
 800694a:	2d00      	cmp	r5, #0
 800694c:	4606      	mov	r6, r0
 800694e:	db01      	blt.n	8006954 <_malloc_r+0x1c>
 8006950:	42a9      	cmp	r1, r5
 8006952:	d904      	bls.n	800695e <_malloc_r+0x26>
 8006954:	230c      	movs	r3, #12
 8006956:	6033      	str	r3, [r6, #0]
 8006958:	2000      	movs	r0, #0
 800695a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800695e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006a34 <_malloc_r+0xfc>
 8006962:	f000 f869 	bl	8006a38 <__malloc_lock>
 8006966:	f8d8 3000 	ldr.w	r3, [r8]
 800696a:	461c      	mov	r4, r3
 800696c:	bb44      	cbnz	r4, 80069c0 <_malloc_r+0x88>
 800696e:	4629      	mov	r1, r5
 8006970:	4630      	mov	r0, r6
 8006972:	f7ff ffbf 	bl	80068f4 <sbrk_aligned>
 8006976:	1c43      	adds	r3, r0, #1
 8006978:	4604      	mov	r4, r0
 800697a:	d158      	bne.n	8006a2e <_malloc_r+0xf6>
 800697c:	f8d8 4000 	ldr.w	r4, [r8]
 8006980:	4627      	mov	r7, r4
 8006982:	2f00      	cmp	r7, #0
 8006984:	d143      	bne.n	8006a0e <_malloc_r+0xd6>
 8006986:	2c00      	cmp	r4, #0
 8006988:	d04b      	beq.n	8006a22 <_malloc_r+0xea>
 800698a:	6823      	ldr	r3, [r4, #0]
 800698c:	4639      	mov	r1, r7
 800698e:	4630      	mov	r0, r6
 8006990:	eb04 0903 	add.w	r9, r4, r3
 8006994:	f000 fddc 	bl	8007550 <_sbrk_r>
 8006998:	4581      	cmp	r9, r0
 800699a:	d142      	bne.n	8006a22 <_malloc_r+0xea>
 800699c:	6821      	ldr	r1, [r4, #0]
 800699e:	1a6d      	subs	r5, r5, r1
 80069a0:	4629      	mov	r1, r5
 80069a2:	4630      	mov	r0, r6
 80069a4:	f7ff ffa6 	bl	80068f4 <sbrk_aligned>
 80069a8:	3001      	adds	r0, #1
 80069aa:	d03a      	beq.n	8006a22 <_malloc_r+0xea>
 80069ac:	6823      	ldr	r3, [r4, #0]
 80069ae:	442b      	add	r3, r5
 80069b0:	6023      	str	r3, [r4, #0]
 80069b2:	f8d8 3000 	ldr.w	r3, [r8]
 80069b6:	685a      	ldr	r2, [r3, #4]
 80069b8:	bb62      	cbnz	r2, 8006a14 <_malloc_r+0xdc>
 80069ba:	f8c8 7000 	str.w	r7, [r8]
 80069be:	e00f      	b.n	80069e0 <_malloc_r+0xa8>
 80069c0:	6822      	ldr	r2, [r4, #0]
 80069c2:	1b52      	subs	r2, r2, r5
 80069c4:	d420      	bmi.n	8006a08 <_malloc_r+0xd0>
 80069c6:	2a0b      	cmp	r2, #11
 80069c8:	d917      	bls.n	80069fa <_malloc_r+0xc2>
 80069ca:	1961      	adds	r1, r4, r5
 80069cc:	42a3      	cmp	r3, r4
 80069ce:	6025      	str	r5, [r4, #0]
 80069d0:	bf18      	it	ne
 80069d2:	6059      	strne	r1, [r3, #4]
 80069d4:	6863      	ldr	r3, [r4, #4]
 80069d6:	bf08      	it	eq
 80069d8:	f8c8 1000 	streq.w	r1, [r8]
 80069dc:	5162      	str	r2, [r4, r5]
 80069de:	604b      	str	r3, [r1, #4]
 80069e0:	4630      	mov	r0, r6
 80069e2:	f000 f82f 	bl	8006a44 <__malloc_unlock>
 80069e6:	f104 000b 	add.w	r0, r4, #11
 80069ea:	1d23      	adds	r3, r4, #4
 80069ec:	f020 0007 	bic.w	r0, r0, #7
 80069f0:	1ac2      	subs	r2, r0, r3
 80069f2:	bf1c      	itt	ne
 80069f4:	1a1b      	subne	r3, r3, r0
 80069f6:	50a3      	strne	r3, [r4, r2]
 80069f8:	e7af      	b.n	800695a <_malloc_r+0x22>
 80069fa:	6862      	ldr	r2, [r4, #4]
 80069fc:	42a3      	cmp	r3, r4
 80069fe:	bf0c      	ite	eq
 8006a00:	f8c8 2000 	streq.w	r2, [r8]
 8006a04:	605a      	strne	r2, [r3, #4]
 8006a06:	e7eb      	b.n	80069e0 <_malloc_r+0xa8>
 8006a08:	4623      	mov	r3, r4
 8006a0a:	6864      	ldr	r4, [r4, #4]
 8006a0c:	e7ae      	b.n	800696c <_malloc_r+0x34>
 8006a0e:	463c      	mov	r4, r7
 8006a10:	687f      	ldr	r7, [r7, #4]
 8006a12:	e7b6      	b.n	8006982 <_malloc_r+0x4a>
 8006a14:	461a      	mov	r2, r3
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	42a3      	cmp	r3, r4
 8006a1a:	d1fb      	bne.n	8006a14 <_malloc_r+0xdc>
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	6053      	str	r3, [r2, #4]
 8006a20:	e7de      	b.n	80069e0 <_malloc_r+0xa8>
 8006a22:	230c      	movs	r3, #12
 8006a24:	6033      	str	r3, [r6, #0]
 8006a26:	4630      	mov	r0, r6
 8006a28:	f000 f80c 	bl	8006a44 <__malloc_unlock>
 8006a2c:	e794      	b.n	8006958 <_malloc_r+0x20>
 8006a2e:	6005      	str	r5, [r0, #0]
 8006a30:	e7d6      	b.n	80069e0 <_malloc_r+0xa8>
 8006a32:	bf00      	nop
 8006a34:	200003d4 	.word	0x200003d4

08006a38 <__malloc_lock>:
 8006a38:	4801      	ldr	r0, [pc, #4]	@ (8006a40 <__malloc_lock+0x8>)
 8006a3a:	f7ff bf0e 	b.w	800685a <__retarget_lock_acquire_recursive>
 8006a3e:	bf00      	nop
 8006a40:	200003cc 	.word	0x200003cc

08006a44 <__malloc_unlock>:
 8006a44:	4801      	ldr	r0, [pc, #4]	@ (8006a4c <__malloc_unlock+0x8>)
 8006a46:	f7ff bf09 	b.w	800685c <__retarget_lock_release_recursive>
 8006a4a:	bf00      	nop
 8006a4c:	200003cc 	.word	0x200003cc

08006a50 <__ssputs_r>:
 8006a50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a54:	688e      	ldr	r6, [r1, #8]
 8006a56:	461f      	mov	r7, r3
 8006a58:	42be      	cmp	r6, r7
 8006a5a:	680b      	ldr	r3, [r1, #0]
 8006a5c:	4682      	mov	sl, r0
 8006a5e:	460c      	mov	r4, r1
 8006a60:	4690      	mov	r8, r2
 8006a62:	d82d      	bhi.n	8006ac0 <__ssputs_r+0x70>
 8006a64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a68:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006a6c:	d026      	beq.n	8006abc <__ssputs_r+0x6c>
 8006a6e:	6965      	ldr	r5, [r4, #20]
 8006a70:	6909      	ldr	r1, [r1, #16]
 8006a72:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006a76:	eba3 0901 	sub.w	r9, r3, r1
 8006a7a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006a7e:	1c7b      	adds	r3, r7, #1
 8006a80:	444b      	add	r3, r9
 8006a82:	106d      	asrs	r5, r5, #1
 8006a84:	429d      	cmp	r5, r3
 8006a86:	bf38      	it	cc
 8006a88:	461d      	movcc	r5, r3
 8006a8a:	0553      	lsls	r3, r2, #21
 8006a8c:	d527      	bpl.n	8006ade <__ssputs_r+0x8e>
 8006a8e:	4629      	mov	r1, r5
 8006a90:	f7ff ff52 	bl	8006938 <_malloc_r>
 8006a94:	4606      	mov	r6, r0
 8006a96:	b360      	cbz	r0, 8006af2 <__ssputs_r+0xa2>
 8006a98:	6921      	ldr	r1, [r4, #16]
 8006a9a:	464a      	mov	r2, r9
 8006a9c:	f000 fd68 	bl	8007570 <memcpy>
 8006aa0:	89a3      	ldrh	r3, [r4, #12]
 8006aa2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006aa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006aaa:	81a3      	strh	r3, [r4, #12]
 8006aac:	6126      	str	r6, [r4, #16]
 8006aae:	6165      	str	r5, [r4, #20]
 8006ab0:	444e      	add	r6, r9
 8006ab2:	eba5 0509 	sub.w	r5, r5, r9
 8006ab6:	6026      	str	r6, [r4, #0]
 8006ab8:	60a5      	str	r5, [r4, #8]
 8006aba:	463e      	mov	r6, r7
 8006abc:	42be      	cmp	r6, r7
 8006abe:	d900      	bls.n	8006ac2 <__ssputs_r+0x72>
 8006ac0:	463e      	mov	r6, r7
 8006ac2:	6820      	ldr	r0, [r4, #0]
 8006ac4:	4632      	mov	r2, r6
 8006ac6:	4641      	mov	r1, r8
 8006ac8:	f000 fd28 	bl	800751c <memmove>
 8006acc:	68a3      	ldr	r3, [r4, #8]
 8006ace:	1b9b      	subs	r3, r3, r6
 8006ad0:	60a3      	str	r3, [r4, #8]
 8006ad2:	6823      	ldr	r3, [r4, #0]
 8006ad4:	4433      	add	r3, r6
 8006ad6:	6023      	str	r3, [r4, #0]
 8006ad8:	2000      	movs	r0, #0
 8006ada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ade:	462a      	mov	r2, r5
 8006ae0:	f000 fd54 	bl	800758c <_realloc_r>
 8006ae4:	4606      	mov	r6, r0
 8006ae6:	2800      	cmp	r0, #0
 8006ae8:	d1e0      	bne.n	8006aac <__ssputs_r+0x5c>
 8006aea:	6921      	ldr	r1, [r4, #16]
 8006aec:	4650      	mov	r0, sl
 8006aee:	f7ff feb7 	bl	8006860 <_free_r>
 8006af2:	230c      	movs	r3, #12
 8006af4:	f8ca 3000 	str.w	r3, [sl]
 8006af8:	89a3      	ldrh	r3, [r4, #12]
 8006afa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006afe:	81a3      	strh	r3, [r4, #12]
 8006b00:	f04f 30ff 	mov.w	r0, #4294967295
 8006b04:	e7e9      	b.n	8006ada <__ssputs_r+0x8a>
	...

08006b08 <_svfiprintf_r>:
 8006b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b0c:	4698      	mov	r8, r3
 8006b0e:	898b      	ldrh	r3, [r1, #12]
 8006b10:	061b      	lsls	r3, r3, #24
 8006b12:	b09d      	sub	sp, #116	@ 0x74
 8006b14:	4607      	mov	r7, r0
 8006b16:	460d      	mov	r5, r1
 8006b18:	4614      	mov	r4, r2
 8006b1a:	d510      	bpl.n	8006b3e <_svfiprintf_r+0x36>
 8006b1c:	690b      	ldr	r3, [r1, #16]
 8006b1e:	b973      	cbnz	r3, 8006b3e <_svfiprintf_r+0x36>
 8006b20:	2140      	movs	r1, #64	@ 0x40
 8006b22:	f7ff ff09 	bl	8006938 <_malloc_r>
 8006b26:	6028      	str	r0, [r5, #0]
 8006b28:	6128      	str	r0, [r5, #16]
 8006b2a:	b930      	cbnz	r0, 8006b3a <_svfiprintf_r+0x32>
 8006b2c:	230c      	movs	r3, #12
 8006b2e:	603b      	str	r3, [r7, #0]
 8006b30:	f04f 30ff 	mov.w	r0, #4294967295
 8006b34:	b01d      	add	sp, #116	@ 0x74
 8006b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b3a:	2340      	movs	r3, #64	@ 0x40
 8006b3c:	616b      	str	r3, [r5, #20]
 8006b3e:	2300      	movs	r3, #0
 8006b40:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b42:	2320      	movs	r3, #32
 8006b44:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006b48:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b4c:	2330      	movs	r3, #48	@ 0x30
 8006b4e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006cec <_svfiprintf_r+0x1e4>
 8006b52:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006b56:	f04f 0901 	mov.w	r9, #1
 8006b5a:	4623      	mov	r3, r4
 8006b5c:	469a      	mov	sl, r3
 8006b5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b62:	b10a      	cbz	r2, 8006b68 <_svfiprintf_r+0x60>
 8006b64:	2a25      	cmp	r2, #37	@ 0x25
 8006b66:	d1f9      	bne.n	8006b5c <_svfiprintf_r+0x54>
 8006b68:	ebba 0b04 	subs.w	fp, sl, r4
 8006b6c:	d00b      	beq.n	8006b86 <_svfiprintf_r+0x7e>
 8006b6e:	465b      	mov	r3, fp
 8006b70:	4622      	mov	r2, r4
 8006b72:	4629      	mov	r1, r5
 8006b74:	4638      	mov	r0, r7
 8006b76:	f7ff ff6b 	bl	8006a50 <__ssputs_r>
 8006b7a:	3001      	adds	r0, #1
 8006b7c:	f000 80a7 	beq.w	8006cce <_svfiprintf_r+0x1c6>
 8006b80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b82:	445a      	add	r2, fp
 8006b84:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b86:	f89a 3000 	ldrb.w	r3, [sl]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	f000 809f 	beq.w	8006cce <_svfiprintf_r+0x1c6>
 8006b90:	2300      	movs	r3, #0
 8006b92:	f04f 32ff 	mov.w	r2, #4294967295
 8006b96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b9a:	f10a 0a01 	add.w	sl, sl, #1
 8006b9e:	9304      	str	r3, [sp, #16]
 8006ba0:	9307      	str	r3, [sp, #28]
 8006ba2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006ba6:	931a      	str	r3, [sp, #104]	@ 0x68
 8006ba8:	4654      	mov	r4, sl
 8006baa:	2205      	movs	r2, #5
 8006bac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bb0:	484e      	ldr	r0, [pc, #312]	@ (8006cec <_svfiprintf_r+0x1e4>)
 8006bb2:	f7f9 fb15 	bl	80001e0 <memchr>
 8006bb6:	9a04      	ldr	r2, [sp, #16]
 8006bb8:	b9d8      	cbnz	r0, 8006bf2 <_svfiprintf_r+0xea>
 8006bba:	06d0      	lsls	r0, r2, #27
 8006bbc:	bf44      	itt	mi
 8006bbe:	2320      	movmi	r3, #32
 8006bc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006bc4:	0711      	lsls	r1, r2, #28
 8006bc6:	bf44      	itt	mi
 8006bc8:	232b      	movmi	r3, #43	@ 0x2b
 8006bca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006bce:	f89a 3000 	ldrb.w	r3, [sl]
 8006bd2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006bd4:	d015      	beq.n	8006c02 <_svfiprintf_r+0xfa>
 8006bd6:	9a07      	ldr	r2, [sp, #28]
 8006bd8:	4654      	mov	r4, sl
 8006bda:	2000      	movs	r0, #0
 8006bdc:	f04f 0c0a 	mov.w	ip, #10
 8006be0:	4621      	mov	r1, r4
 8006be2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006be6:	3b30      	subs	r3, #48	@ 0x30
 8006be8:	2b09      	cmp	r3, #9
 8006bea:	d94b      	bls.n	8006c84 <_svfiprintf_r+0x17c>
 8006bec:	b1b0      	cbz	r0, 8006c1c <_svfiprintf_r+0x114>
 8006bee:	9207      	str	r2, [sp, #28]
 8006bf0:	e014      	b.n	8006c1c <_svfiprintf_r+0x114>
 8006bf2:	eba0 0308 	sub.w	r3, r0, r8
 8006bf6:	fa09 f303 	lsl.w	r3, r9, r3
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	9304      	str	r3, [sp, #16]
 8006bfe:	46a2      	mov	sl, r4
 8006c00:	e7d2      	b.n	8006ba8 <_svfiprintf_r+0xa0>
 8006c02:	9b03      	ldr	r3, [sp, #12]
 8006c04:	1d19      	adds	r1, r3, #4
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	9103      	str	r1, [sp, #12]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	bfbb      	ittet	lt
 8006c0e:	425b      	neglt	r3, r3
 8006c10:	f042 0202 	orrlt.w	r2, r2, #2
 8006c14:	9307      	strge	r3, [sp, #28]
 8006c16:	9307      	strlt	r3, [sp, #28]
 8006c18:	bfb8      	it	lt
 8006c1a:	9204      	strlt	r2, [sp, #16]
 8006c1c:	7823      	ldrb	r3, [r4, #0]
 8006c1e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006c20:	d10a      	bne.n	8006c38 <_svfiprintf_r+0x130>
 8006c22:	7863      	ldrb	r3, [r4, #1]
 8006c24:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c26:	d132      	bne.n	8006c8e <_svfiprintf_r+0x186>
 8006c28:	9b03      	ldr	r3, [sp, #12]
 8006c2a:	1d1a      	adds	r2, r3, #4
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	9203      	str	r2, [sp, #12]
 8006c30:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006c34:	3402      	adds	r4, #2
 8006c36:	9305      	str	r3, [sp, #20]
 8006c38:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006cfc <_svfiprintf_r+0x1f4>
 8006c3c:	7821      	ldrb	r1, [r4, #0]
 8006c3e:	2203      	movs	r2, #3
 8006c40:	4650      	mov	r0, sl
 8006c42:	f7f9 facd 	bl	80001e0 <memchr>
 8006c46:	b138      	cbz	r0, 8006c58 <_svfiprintf_r+0x150>
 8006c48:	9b04      	ldr	r3, [sp, #16]
 8006c4a:	eba0 000a 	sub.w	r0, r0, sl
 8006c4e:	2240      	movs	r2, #64	@ 0x40
 8006c50:	4082      	lsls	r2, r0
 8006c52:	4313      	orrs	r3, r2
 8006c54:	3401      	adds	r4, #1
 8006c56:	9304      	str	r3, [sp, #16]
 8006c58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c5c:	4824      	ldr	r0, [pc, #144]	@ (8006cf0 <_svfiprintf_r+0x1e8>)
 8006c5e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006c62:	2206      	movs	r2, #6
 8006c64:	f7f9 fabc 	bl	80001e0 <memchr>
 8006c68:	2800      	cmp	r0, #0
 8006c6a:	d036      	beq.n	8006cda <_svfiprintf_r+0x1d2>
 8006c6c:	4b21      	ldr	r3, [pc, #132]	@ (8006cf4 <_svfiprintf_r+0x1ec>)
 8006c6e:	bb1b      	cbnz	r3, 8006cb8 <_svfiprintf_r+0x1b0>
 8006c70:	9b03      	ldr	r3, [sp, #12]
 8006c72:	3307      	adds	r3, #7
 8006c74:	f023 0307 	bic.w	r3, r3, #7
 8006c78:	3308      	adds	r3, #8
 8006c7a:	9303      	str	r3, [sp, #12]
 8006c7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c7e:	4433      	add	r3, r6
 8006c80:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c82:	e76a      	b.n	8006b5a <_svfiprintf_r+0x52>
 8006c84:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c88:	460c      	mov	r4, r1
 8006c8a:	2001      	movs	r0, #1
 8006c8c:	e7a8      	b.n	8006be0 <_svfiprintf_r+0xd8>
 8006c8e:	2300      	movs	r3, #0
 8006c90:	3401      	adds	r4, #1
 8006c92:	9305      	str	r3, [sp, #20]
 8006c94:	4619      	mov	r1, r3
 8006c96:	f04f 0c0a 	mov.w	ip, #10
 8006c9a:	4620      	mov	r0, r4
 8006c9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ca0:	3a30      	subs	r2, #48	@ 0x30
 8006ca2:	2a09      	cmp	r2, #9
 8006ca4:	d903      	bls.n	8006cae <_svfiprintf_r+0x1a6>
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d0c6      	beq.n	8006c38 <_svfiprintf_r+0x130>
 8006caa:	9105      	str	r1, [sp, #20]
 8006cac:	e7c4      	b.n	8006c38 <_svfiprintf_r+0x130>
 8006cae:	fb0c 2101 	mla	r1, ip, r1, r2
 8006cb2:	4604      	mov	r4, r0
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e7f0      	b.n	8006c9a <_svfiprintf_r+0x192>
 8006cb8:	ab03      	add	r3, sp, #12
 8006cba:	9300      	str	r3, [sp, #0]
 8006cbc:	462a      	mov	r2, r5
 8006cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8006cf8 <_svfiprintf_r+0x1f0>)
 8006cc0:	a904      	add	r1, sp, #16
 8006cc2:	4638      	mov	r0, r7
 8006cc4:	f3af 8000 	nop.w
 8006cc8:	1c42      	adds	r2, r0, #1
 8006cca:	4606      	mov	r6, r0
 8006ccc:	d1d6      	bne.n	8006c7c <_svfiprintf_r+0x174>
 8006cce:	89ab      	ldrh	r3, [r5, #12]
 8006cd0:	065b      	lsls	r3, r3, #25
 8006cd2:	f53f af2d 	bmi.w	8006b30 <_svfiprintf_r+0x28>
 8006cd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006cd8:	e72c      	b.n	8006b34 <_svfiprintf_r+0x2c>
 8006cda:	ab03      	add	r3, sp, #12
 8006cdc:	9300      	str	r3, [sp, #0]
 8006cde:	462a      	mov	r2, r5
 8006ce0:	4b05      	ldr	r3, [pc, #20]	@ (8006cf8 <_svfiprintf_r+0x1f0>)
 8006ce2:	a904      	add	r1, sp, #16
 8006ce4:	4638      	mov	r0, r7
 8006ce6:	f000 f9bb 	bl	8007060 <_printf_i>
 8006cea:	e7ed      	b.n	8006cc8 <_svfiprintf_r+0x1c0>
 8006cec:	0800786c 	.word	0x0800786c
 8006cf0:	08007876 	.word	0x08007876
 8006cf4:	00000000 	.word	0x00000000
 8006cf8:	08006a51 	.word	0x08006a51
 8006cfc:	08007872 	.word	0x08007872

08006d00 <__sfputc_r>:
 8006d00:	6893      	ldr	r3, [r2, #8]
 8006d02:	3b01      	subs	r3, #1
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	b410      	push	{r4}
 8006d08:	6093      	str	r3, [r2, #8]
 8006d0a:	da08      	bge.n	8006d1e <__sfputc_r+0x1e>
 8006d0c:	6994      	ldr	r4, [r2, #24]
 8006d0e:	42a3      	cmp	r3, r4
 8006d10:	db01      	blt.n	8006d16 <__sfputc_r+0x16>
 8006d12:	290a      	cmp	r1, #10
 8006d14:	d103      	bne.n	8006d1e <__sfputc_r+0x1e>
 8006d16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d1a:	f000 bb6b 	b.w	80073f4 <__swbuf_r>
 8006d1e:	6813      	ldr	r3, [r2, #0]
 8006d20:	1c58      	adds	r0, r3, #1
 8006d22:	6010      	str	r0, [r2, #0]
 8006d24:	7019      	strb	r1, [r3, #0]
 8006d26:	4608      	mov	r0, r1
 8006d28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d2c:	4770      	bx	lr

08006d2e <__sfputs_r>:
 8006d2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d30:	4606      	mov	r6, r0
 8006d32:	460f      	mov	r7, r1
 8006d34:	4614      	mov	r4, r2
 8006d36:	18d5      	adds	r5, r2, r3
 8006d38:	42ac      	cmp	r4, r5
 8006d3a:	d101      	bne.n	8006d40 <__sfputs_r+0x12>
 8006d3c:	2000      	movs	r0, #0
 8006d3e:	e007      	b.n	8006d50 <__sfputs_r+0x22>
 8006d40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d44:	463a      	mov	r2, r7
 8006d46:	4630      	mov	r0, r6
 8006d48:	f7ff ffda 	bl	8006d00 <__sfputc_r>
 8006d4c:	1c43      	adds	r3, r0, #1
 8006d4e:	d1f3      	bne.n	8006d38 <__sfputs_r+0xa>
 8006d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d54 <_vfiprintf_r>:
 8006d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d58:	460d      	mov	r5, r1
 8006d5a:	b09d      	sub	sp, #116	@ 0x74
 8006d5c:	4614      	mov	r4, r2
 8006d5e:	4698      	mov	r8, r3
 8006d60:	4606      	mov	r6, r0
 8006d62:	b118      	cbz	r0, 8006d6c <_vfiprintf_r+0x18>
 8006d64:	6a03      	ldr	r3, [r0, #32]
 8006d66:	b90b      	cbnz	r3, 8006d6c <_vfiprintf_r+0x18>
 8006d68:	f7ff fc50 	bl	800660c <__sinit>
 8006d6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d6e:	07d9      	lsls	r1, r3, #31
 8006d70:	d405      	bmi.n	8006d7e <_vfiprintf_r+0x2a>
 8006d72:	89ab      	ldrh	r3, [r5, #12]
 8006d74:	059a      	lsls	r2, r3, #22
 8006d76:	d402      	bmi.n	8006d7e <_vfiprintf_r+0x2a>
 8006d78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d7a:	f7ff fd6e 	bl	800685a <__retarget_lock_acquire_recursive>
 8006d7e:	89ab      	ldrh	r3, [r5, #12]
 8006d80:	071b      	lsls	r3, r3, #28
 8006d82:	d501      	bpl.n	8006d88 <_vfiprintf_r+0x34>
 8006d84:	692b      	ldr	r3, [r5, #16]
 8006d86:	b99b      	cbnz	r3, 8006db0 <_vfiprintf_r+0x5c>
 8006d88:	4629      	mov	r1, r5
 8006d8a:	4630      	mov	r0, r6
 8006d8c:	f000 fb70 	bl	8007470 <__swsetup_r>
 8006d90:	b170      	cbz	r0, 8006db0 <_vfiprintf_r+0x5c>
 8006d92:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d94:	07dc      	lsls	r4, r3, #31
 8006d96:	d504      	bpl.n	8006da2 <_vfiprintf_r+0x4e>
 8006d98:	f04f 30ff 	mov.w	r0, #4294967295
 8006d9c:	b01d      	add	sp, #116	@ 0x74
 8006d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006da2:	89ab      	ldrh	r3, [r5, #12]
 8006da4:	0598      	lsls	r0, r3, #22
 8006da6:	d4f7      	bmi.n	8006d98 <_vfiprintf_r+0x44>
 8006da8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006daa:	f7ff fd57 	bl	800685c <__retarget_lock_release_recursive>
 8006dae:	e7f3      	b.n	8006d98 <_vfiprintf_r+0x44>
 8006db0:	2300      	movs	r3, #0
 8006db2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006db4:	2320      	movs	r3, #32
 8006db6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006dba:	f8cd 800c 	str.w	r8, [sp, #12]
 8006dbe:	2330      	movs	r3, #48	@ 0x30
 8006dc0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006f70 <_vfiprintf_r+0x21c>
 8006dc4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006dc8:	f04f 0901 	mov.w	r9, #1
 8006dcc:	4623      	mov	r3, r4
 8006dce:	469a      	mov	sl, r3
 8006dd0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006dd4:	b10a      	cbz	r2, 8006dda <_vfiprintf_r+0x86>
 8006dd6:	2a25      	cmp	r2, #37	@ 0x25
 8006dd8:	d1f9      	bne.n	8006dce <_vfiprintf_r+0x7a>
 8006dda:	ebba 0b04 	subs.w	fp, sl, r4
 8006dde:	d00b      	beq.n	8006df8 <_vfiprintf_r+0xa4>
 8006de0:	465b      	mov	r3, fp
 8006de2:	4622      	mov	r2, r4
 8006de4:	4629      	mov	r1, r5
 8006de6:	4630      	mov	r0, r6
 8006de8:	f7ff ffa1 	bl	8006d2e <__sfputs_r>
 8006dec:	3001      	adds	r0, #1
 8006dee:	f000 80a7 	beq.w	8006f40 <_vfiprintf_r+0x1ec>
 8006df2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006df4:	445a      	add	r2, fp
 8006df6:	9209      	str	r2, [sp, #36]	@ 0x24
 8006df8:	f89a 3000 	ldrb.w	r3, [sl]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	f000 809f 	beq.w	8006f40 <_vfiprintf_r+0x1ec>
 8006e02:	2300      	movs	r3, #0
 8006e04:	f04f 32ff 	mov.w	r2, #4294967295
 8006e08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e0c:	f10a 0a01 	add.w	sl, sl, #1
 8006e10:	9304      	str	r3, [sp, #16]
 8006e12:	9307      	str	r3, [sp, #28]
 8006e14:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006e18:	931a      	str	r3, [sp, #104]	@ 0x68
 8006e1a:	4654      	mov	r4, sl
 8006e1c:	2205      	movs	r2, #5
 8006e1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e22:	4853      	ldr	r0, [pc, #332]	@ (8006f70 <_vfiprintf_r+0x21c>)
 8006e24:	f7f9 f9dc 	bl	80001e0 <memchr>
 8006e28:	9a04      	ldr	r2, [sp, #16]
 8006e2a:	b9d8      	cbnz	r0, 8006e64 <_vfiprintf_r+0x110>
 8006e2c:	06d1      	lsls	r1, r2, #27
 8006e2e:	bf44      	itt	mi
 8006e30:	2320      	movmi	r3, #32
 8006e32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e36:	0713      	lsls	r3, r2, #28
 8006e38:	bf44      	itt	mi
 8006e3a:	232b      	movmi	r3, #43	@ 0x2b
 8006e3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e40:	f89a 3000 	ldrb.w	r3, [sl]
 8006e44:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e46:	d015      	beq.n	8006e74 <_vfiprintf_r+0x120>
 8006e48:	9a07      	ldr	r2, [sp, #28]
 8006e4a:	4654      	mov	r4, sl
 8006e4c:	2000      	movs	r0, #0
 8006e4e:	f04f 0c0a 	mov.w	ip, #10
 8006e52:	4621      	mov	r1, r4
 8006e54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e58:	3b30      	subs	r3, #48	@ 0x30
 8006e5a:	2b09      	cmp	r3, #9
 8006e5c:	d94b      	bls.n	8006ef6 <_vfiprintf_r+0x1a2>
 8006e5e:	b1b0      	cbz	r0, 8006e8e <_vfiprintf_r+0x13a>
 8006e60:	9207      	str	r2, [sp, #28]
 8006e62:	e014      	b.n	8006e8e <_vfiprintf_r+0x13a>
 8006e64:	eba0 0308 	sub.w	r3, r0, r8
 8006e68:	fa09 f303 	lsl.w	r3, r9, r3
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	9304      	str	r3, [sp, #16]
 8006e70:	46a2      	mov	sl, r4
 8006e72:	e7d2      	b.n	8006e1a <_vfiprintf_r+0xc6>
 8006e74:	9b03      	ldr	r3, [sp, #12]
 8006e76:	1d19      	adds	r1, r3, #4
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	9103      	str	r1, [sp, #12]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	bfbb      	ittet	lt
 8006e80:	425b      	neglt	r3, r3
 8006e82:	f042 0202 	orrlt.w	r2, r2, #2
 8006e86:	9307      	strge	r3, [sp, #28]
 8006e88:	9307      	strlt	r3, [sp, #28]
 8006e8a:	bfb8      	it	lt
 8006e8c:	9204      	strlt	r2, [sp, #16]
 8006e8e:	7823      	ldrb	r3, [r4, #0]
 8006e90:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e92:	d10a      	bne.n	8006eaa <_vfiprintf_r+0x156>
 8006e94:	7863      	ldrb	r3, [r4, #1]
 8006e96:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e98:	d132      	bne.n	8006f00 <_vfiprintf_r+0x1ac>
 8006e9a:	9b03      	ldr	r3, [sp, #12]
 8006e9c:	1d1a      	adds	r2, r3, #4
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	9203      	str	r2, [sp, #12]
 8006ea2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006ea6:	3402      	adds	r4, #2
 8006ea8:	9305      	str	r3, [sp, #20]
 8006eaa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006f80 <_vfiprintf_r+0x22c>
 8006eae:	7821      	ldrb	r1, [r4, #0]
 8006eb0:	2203      	movs	r2, #3
 8006eb2:	4650      	mov	r0, sl
 8006eb4:	f7f9 f994 	bl	80001e0 <memchr>
 8006eb8:	b138      	cbz	r0, 8006eca <_vfiprintf_r+0x176>
 8006eba:	9b04      	ldr	r3, [sp, #16]
 8006ebc:	eba0 000a 	sub.w	r0, r0, sl
 8006ec0:	2240      	movs	r2, #64	@ 0x40
 8006ec2:	4082      	lsls	r2, r0
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	3401      	adds	r4, #1
 8006ec8:	9304      	str	r3, [sp, #16]
 8006eca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ece:	4829      	ldr	r0, [pc, #164]	@ (8006f74 <_vfiprintf_r+0x220>)
 8006ed0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ed4:	2206      	movs	r2, #6
 8006ed6:	f7f9 f983 	bl	80001e0 <memchr>
 8006eda:	2800      	cmp	r0, #0
 8006edc:	d03f      	beq.n	8006f5e <_vfiprintf_r+0x20a>
 8006ede:	4b26      	ldr	r3, [pc, #152]	@ (8006f78 <_vfiprintf_r+0x224>)
 8006ee0:	bb1b      	cbnz	r3, 8006f2a <_vfiprintf_r+0x1d6>
 8006ee2:	9b03      	ldr	r3, [sp, #12]
 8006ee4:	3307      	adds	r3, #7
 8006ee6:	f023 0307 	bic.w	r3, r3, #7
 8006eea:	3308      	adds	r3, #8
 8006eec:	9303      	str	r3, [sp, #12]
 8006eee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ef0:	443b      	add	r3, r7
 8006ef2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ef4:	e76a      	b.n	8006dcc <_vfiprintf_r+0x78>
 8006ef6:	fb0c 3202 	mla	r2, ip, r2, r3
 8006efa:	460c      	mov	r4, r1
 8006efc:	2001      	movs	r0, #1
 8006efe:	e7a8      	b.n	8006e52 <_vfiprintf_r+0xfe>
 8006f00:	2300      	movs	r3, #0
 8006f02:	3401      	adds	r4, #1
 8006f04:	9305      	str	r3, [sp, #20]
 8006f06:	4619      	mov	r1, r3
 8006f08:	f04f 0c0a 	mov.w	ip, #10
 8006f0c:	4620      	mov	r0, r4
 8006f0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f12:	3a30      	subs	r2, #48	@ 0x30
 8006f14:	2a09      	cmp	r2, #9
 8006f16:	d903      	bls.n	8006f20 <_vfiprintf_r+0x1cc>
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d0c6      	beq.n	8006eaa <_vfiprintf_r+0x156>
 8006f1c:	9105      	str	r1, [sp, #20]
 8006f1e:	e7c4      	b.n	8006eaa <_vfiprintf_r+0x156>
 8006f20:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f24:	4604      	mov	r4, r0
 8006f26:	2301      	movs	r3, #1
 8006f28:	e7f0      	b.n	8006f0c <_vfiprintf_r+0x1b8>
 8006f2a:	ab03      	add	r3, sp, #12
 8006f2c:	9300      	str	r3, [sp, #0]
 8006f2e:	462a      	mov	r2, r5
 8006f30:	4b12      	ldr	r3, [pc, #72]	@ (8006f7c <_vfiprintf_r+0x228>)
 8006f32:	a904      	add	r1, sp, #16
 8006f34:	4630      	mov	r0, r6
 8006f36:	f3af 8000 	nop.w
 8006f3a:	4607      	mov	r7, r0
 8006f3c:	1c78      	adds	r0, r7, #1
 8006f3e:	d1d6      	bne.n	8006eee <_vfiprintf_r+0x19a>
 8006f40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006f42:	07d9      	lsls	r1, r3, #31
 8006f44:	d405      	bmi.n	8006f52 <_vfiprintf_r+0x1fe>
 8006f46:	89ab      	ldrh	r3, [r5, #12]
 8006f48:	059a      	lsls	r2, r3, #22
 8006f4a:	d402      	bmi.n	8006f52 <_vfiprintf_r+0x1fe>
 8006f4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f4e:	f7ff fc85 	bl	800685c <__retarget_lock_release_recursive>
 8006f52:	89ab      	ldrh	r3, [r5, #12]
 8006f54:	065b      	lsls	r3, r3, #25
 8006f56:	f53f af1f 	bmi.w	8006d98 <_vfiprintf_r+0x44>
 8006f5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f5c:	e71e      	b.n	8006d9c <_vfiprintf_r+0x48>
 8006f5e:	ab03      	add	r3, sp, #12
 8006f60:	9300      	str	r3, [sp, #0]
 8006f62:	462a      	mov	r2, r5
 8006f64:	4b05      	ldr	r3, [pc, #20]	@ (8006f7c <_vfiprintf_r+0x228>)
 8006f66:	a904      	add	r1, sp, #16
 8006f68:	4630      	mov	r0, r6
 8006f6a:	f000 f879 	bl	8007060 <_printf_i>
 8006f6e:	e7e4      	b.n	8006f3a <_vfiprintf_r+0x1e6>
 8006f70:	0800786c 	.word	0x0800786c
 8006f74:	08007876 	.word	0x08007876
 8006f78:	00000000 	.word	0x00000000
 8006f7c:	08006d2f 	.word	0x08006d2f
 8006f80:	08007872 	.word	0x08007872

08006f84 <_printf_common>:
 8006f84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f88:	4616      	mov	r6, r2
 8006f8a:	4698      	mov	r8, r3
 8006f8c:	688a      	ldr	r2, [r1, #8]
 8006f8e:	690b      	ldr	r3, [r1, #16]
 8006f90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006f94:	4293      	cmp	r3, r2
 8006f96:	bfb8      	it	lt
 8006f98:	4613      	movlt	r3, r2
 8006f9a:	6033      	str	r3, [r6, #0]
 8006f9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006fa0:	4607      	mov	r7, r0
 8006fa2:	460c      	mov	r4, r1
 8006fa4:	b10a      	cbz	r2, 8006faa <_printf_common+0x26>
 8006fa6:	3301      	adds	r3, #1
 8006fa8:	6033      	str	r3, [r6, #0]
 8006faa:	6823      	ldr	r3, [r4, #0]
 8006fac:	0699      	lsls	r1, r3, #26
 8006fae:	bf42      	ittt	mi
 8006fb0:	6833      	ldrmi	r3, [r6, #0]
 8006fb2:	3302      	addmi	r3, #2
 8006fb4:	6033      	strmi	r3, [r6, #0]
 8006fb6:	6825      	ldr	r5, [r4, #0]
 8006fb8:	f015 0506 	ands.w	r5, r5, #6
 8006fbc:	d106      	bne.n	8006fcc <_printf_common+0x48>
 8006fbe:	f104 0a19 	add.w	sl, r4, #25
 8006fc2:	68e3      	ldr	r3, [r4, #12]
 8006fc4:	6832      	ldr	r2, [r6, #0]
 8006fc6:	1a9b      	subs	r3, r3, r2
 8006fc8:	42ab      	cmp	r3, r5
 8006fca:	dc26      	bgt.n	800701a <_printf_common+0x96>
 8006fcc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006fd0:	6822      	ldr	r2, [r4, #0]
 8006fd2:	3b00      	subs	r3, #0
 8006fd4:	bf18      	it	ne
 8006fd6:	2301      	movne	r3, #1
 8006fd8:	0692      	lsls	r2, r2, #26
 8006fda:	d42b      	bmi.n	8007034 <_printf_common+0xb0>
 8006fdc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006fe0:	4641      	mov	r1, r8
 8006fe2:	4638      	mov	r0, r7
 8006fe4:	47c8      	blx	r9
 8006fe6:	3001      	adds	r0, #1
 8006fe8:	d01e      	beq.n	8007028 <_printf_common+0xa4>
 8006fea:	6823      	ldr	r3, [r4, #0]
 8006fec:	6922      	ldr	r2, [r4, #16]
 8006fee:	f003 0306 	and.w	r3, r3, #6
 8006ff2:	2b04      	cmp	r3, #4
 8006ff4:	bf02      	ittt	eq
 8006ff6:	68e5      	ldreq	r5, [r4, #12]
 8006ff8:	6833      	ldreq	r3, [r6, #0]
 8006ffa:	1aed      	subeq	r5, r5, r3
 8006ffc:	68a3      	ldr	r3, [r4, #8]
 8006ffe:	bf0c      	ite	eq
 8007000:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007004:	2500      	movne	r5, #0
 8007006:	4293      	cmp	r3, r2
 8007008:	bfc4      	itt	gt
 800700a:	1a9b      	subgt	r3, r3, r2
 800700c:	18ed      	addgt	r5, r5, r3
 800700e:	2600      	movs	r6, #0
 8007010:	341a      	adds	r4, #26
 8007012:	42b5      	cmp	r5, r6
 8007014:	d11a      	bne.n	800704c <_printf_common+0xc8>
 8007016:	2000      	movs	r0, #0
 8007018:	e008      	b.n	800702c <_printf_common+0xa8>
 800701a:	2301      	movs	r3, #1
 800701c:	4652      	mov	r2, sl
 800701e:	4641      	mov	r1, r8
 8007020:	4638      	mov	r0, r7
 8007022:	47c8      	blx	r9
 8007024:	3001      	adds	r0, #1
 8007026:	d103      	bne.n	8007030 <_printf_common+0xac>
 8007028:	f04f 30ff 	mov.w	r0, #4294967295
 800702c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007030:	3501      	adds	r5, #1
 8007032:	e7c6      	b.n	8006fc2 <_printf_common+0x3e>
 8007034:	18e1      	adds	r1, r4, r3
 8007036:	1c5a      	adds	r2, r3, #1
 8007038:	2030      	movs	r0, #48	@ 0x30
 800703a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800703e:	4422      	add	r2, r4
 8007040:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007044:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007048:	3302      	adds	r3, #2
 800704a:	e7c7      	b.n	8006fdc <_printf_common+0x58>
 800704c:	2301      	movs	r3, #1
 800704e:	4622      	mov	r2, r4
 8007050:	4641      	mov	r1, r8
 8007052:	4638      	mov	r0, r7
 8007054:	47c8      	blx	r9
 8007056:	3001      	adds	r0, #1
 8007058:	d0e6      	beq.n	8007028 <_printf_common+0xa4>
 800705a:	3601      	adds	r6, #1
 800705c:	e7d9      	b.n	8007012 <_printf_common+0x8e>
	...

08007060 <_printf_i>:
 8007060:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007064:	7e0f      	ldrb	r7, [r1, #24]
 8007066:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007068:	2f78      	cmp	r7, #120	@ 0x78
 800706a:	4691      	mov	r9, r2
 800706c:	4680      	mov	r8, r0
 800706e:	460c      	mov	r4, r1
 8007070:	469a      	mov	sl, r3
 8007072:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007076:	d807      	bhi.n	8007088 <_printf_i+0x28>
 8007078:	2f62      	cmp	r7, #98	@ 0x62
 800707a:	d80a      	bhi.n	8007092 <_printf_i+0x32>
 800707c:	2f00      	cmp	r7, #0
 800707e:	f000 80d1 	beq.w	8007224 <_printf_i+0x1c4>
 8007082:	2f58      	cmp	r7, #88	@ 0x58
 8007084:	f000 80b8 	beq.w	80071f8 <_printf_i+0x198>
 8007088:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800708c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007090:	e03a      	b.n	8007108 <_printf_i+0xa8>
 8007092:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007096:	2b15      	cmp	r3, #21
 8007098:	d8f6      	bhi.n	8007088 <_printf_i+0x28>
 800709a:	a101      	add	r1, pc, #4	@ (adr r1, 80070a0 <_printf_i+0x40>)
 800709c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80070a0:	080070f9 	.word	0x080070f9
 80070a4:	0800710d 	.word	0x0800710d
 80070a8:	08007089 	.word	0x08007089
 80070ac:	08007089 	.word	0x08007089
 80070b0:	08007089 	.word	0x08007089
 80070b4:	08007089 	.word	0x08007089
 80070b8:	0800710d 	.word	0x0800710d
 80070bc:	08007089 	.word	0x08007089
 80070c0:	08007089 	.word	0x08007089
 80070c4:	08007089 	.word	0x08007089
 80070c8:	08007089 	.word	0x08007089
 80070cc:	0800720b 	.word	0x0800720b
 80070d0:	08007137 	.word	0x08007137
 80070d4:	080071c5 	.word	0x080071c5
 80070d8:	08007089 	.word	0x08007089
 80070dc:	08007089 	.word	0x08007089
 80070e0:	0800722d 	.word	0x0800722d
 80070e4:	08007089 	.word	0x08007089
 80070e8:	08007137 	.word	0x08007137
 80070ec:	08007089 	.word	0x08007089
 80070f0:	08007089 	.word	0x08007089
 80070f4:	080071cd 	.word	0x080071cd
 80070f8:	6833      	ldr	r3, [r6, #0]
 80070fa:	1d1a      	adds	r2, r3, #4
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	6032      	str	r2, [r6, #0]
 8007100:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007104:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007108:	2301      	movs	r3, #1
 800710a:	e09c      	b.n	8007246 <_printf_i+0x1e6>
 800710c:	6833      	ldr	r3, [r6, #0]
 800710e:	6820      	ldr	r0, [r4, #0]
 8007110:	1d19      	adds	r1, r3, #4
 8007112:	6031      	str	r1, [r6, #0]
 8007114:	0606      	lsls	r6, r0, #24
 8007116:	d501      	bpl.n	800711c <_printf_i+0xbc>
 8007118:	681d      	ldr	r5, [r3, #0]
 800711a:	e003      	b.n	8007124 <_printf_i+0xc4>
 800711c:	0645      	lsls	r5, r0, #25
 800711e:	d5fb      	bpl.n	8007118 <_printf_i+0xb8>
 8007120:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007124:	2d00      	cmp	r5, #0
 8007126:	da03      	bge.n	8007130 <_printf_i+0xd0>
 8007128:	232d      	movs	r3, #45	@ 0x2d
 800712a:	426d      	negs	r5, r5
 800712c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007130:	4858      	ldr	r0, [pc, #352]	@ (8007294 <_printf_i+0x234>)
 8007132:	230a      	movs	r3, #10
 8007134:	e011      	b.n	800715a <_printf_i+0xfa>
 8007136:	6821      	ldr	r1, [r4, #0]
 8007138:	6833      	ldr	r3, [r6, #0]
 800713a:	0608      	lsls	r0, r1, #24
 800713c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007140:	d402      	bmi.n	8007148 <_printf_i+0xe8>
 8007142:	0649      	lsls	r1, r1, #25
 8007144:	bf48      	it	mi
 8007146:	b2ad      	uxthmi	r5, r5
 8007148:	2f6f      	cmp	r7, #111	@ 0x6f
 800714a:	4852      	ldr	r0, [pc, #328]	@ (8007294 <_printf_i+0x234>)
 800714c:	6033      	str	r3, [r6, #0]
 800714e:	bf14      	ite	ne
 8007150:	230a      	movne	r3, #10
 8007152:	2308      	moveq	r3, #8
 8007154:	2100      	movs	r1, #0
 8007156:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800715a:	6866      	ldr	r6, [r4, #4]
 800715c:	60a6      	str	r6, [r4, #8]
 800715e:	2e00      	cmp	r6, #0
 8007160:	db05      	blt.n	800716e <_printf_i+0x10e>
 8007162:	6821      	ldr	r1, [r4, #0]
 8007164:	432e      	orrs	r6, r5
 8007166:	f021 0104 	bic.w	r1, r1, #4
 800716a:	6021      	str	r1, [r4, #0]
 800716c:	d04b      	beq.n	8007206 <_printf_i+0x1a6>
 800716e:	4616      	mov	r6, r2
 8007170:	fbb5 f1f3 	udiv	r1, r5, r3
 8007174:	fb03 5711 	mls	r7, r3, r1, r5
 8007178:	5dc7      	ldrb	r7, [r0, r7]
 800717a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800717e:	462f      	mov	r7, r5
 8007180:	42bb      	cmp	r3, r7
 8007182:	460d      	mov	r5, r1
 8007184:	d9f4      	bls.n	8007170 <_printf_i+0x110>
 8007186:	2b08      	cmp	r3, #8
 8007188:	d10b      	bne.n	80071a2 <_printf_i+0x142>
 800718a:	6823      	ldr	r3, [r4, #0]
 800718c:	07df      	lsls	r7, r3, #31
 800718e:	d508      	bpl.n	80071a2 <_printf_i+0x142>
 8007190:	6923      	ldr	r3, [r4, #16]
 8007192:	6861      	ldr	r1, [r4, #4]
 8007194:	4299      	cmp	r1, r3
 8007196:	bfde      	ittt	le
 8007198:	2330      	movle	r3, #48	@ 0x30
 800719a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800719e:	f106 36ff 	addle.w	r6, r6, #4294967295
 80071a2:	1b92      	subs	r2, r2, r6
 80071a4:	6122      	str	r2, [r4, #16]
 80071a6:	f8cd a000 	str.w	sl, [sp]
 80071aa:	464b      	mov	r3, r9
 80071ac:	aa03      	add	r2, sp, #12
 80071ae:	4621      	mov	r1, r4
 80071b0:	4640      	mov	r0, r8
 80071b2:	f7ff fee7 	bl	8006f84 <_printf_common>
 80071b6:	3001      	adds	r0, #1
 80071b8:	d14a      	bne.n	8007250 <_printf_i+0x1f0>
 80071ba:	f04f 30ff 	mov.w	r0, #4294967295
 80071be:	b004      	add	sp, #16
 80071c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071c4:	6823      	ldr	r3, [r4, #0]
 80071c6:	f043 0320 	orr.w	r3, r3, #32
 80071ca:	6023      	str	r3, [r4, #0]
 80071cc:	4832      	ldr	r0, [pc, #200]	@ (8007298 <_printf_i+0x238>)
 80071ce:	2778      	movs	r7, #120	@ 0x78
 80071d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80071d4:	6823      	ldr	r3, [r4, #0]
 80071d6:	6831      	ldr	r1, [r6, #0]
 80071d8:	061f      	lsls	r7, r3, #24
 80071da:	f851 5b04 	ldr.w	r5, [r1], #4
 80071de:	d402      	bmi.n	80071e6 <_printf_i+0x186>
 80071e0:	065f      	lsls	r7, r3, #25
 80071e2:	bf48      	it	mi
 80071e4:	b2ad      	uxthmi	r5, r5
 80071e6:	6031      	str	r1, [r6, #0]
 80071e8:	07d9      	lsls	r1, r3, #31
 80071ea:	bf44      	itt	mi
 80071ec:	f043 0320 	orrmi.w	r3, r3, #32
 80071f0:	6023      	strmi	r3, [r4, #0]
 80071f2:	b11d      	cbz	r5, 80071fc <_printf_i+0x19c>
 80071f4:	2310      	movs	r3, #16
 80071f6:	e7ad      	b.n	8007154 <_printf_i+0xf4>
 80071f8:	4826      	ldr	r0, [pc, #152]	@ (8007294 <_printf_i+0x234>)
 80071fa:	e7e9      	b.n	80071d0 <_printf_i+0x170>
 80071fc:	6823      	ldr	r3, [r4, #0]
 80071fe:	f023 0320 	bic.w	r3, r3, #32
 8007202:	6023      	str	r3, [r4, #0]
 8007204:	e7f6      	b.n	80071f4 <_printf_i+0x194>
 8007206:	4616      	mov	r6, r2
 8007208:	e7bd      	b.n	8007186 <_printf_i+0x126>
 800720a:	6833      	ldr	r3, [r6, #0]
 800720c:	6825      	ldr	r5, [r4, #0]
 800720e:	6961      	ldr	r1, [r4, #20]
 8007210:	1d18      	adds	r0, r3, #4
 8007212:	6030      	str	r0, [r6, #0]
 8007214:	062e      	lsls	r6, r5, #24
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	d501      	bpl.n	800721e <_printf_i+0x1be>
 800721a:	6019      	str	r1, [r3, #0]
 800721c:	e002      	b.n	8007224 <_printf_i+0x1c4>
 800721e:	0668      	lsls	r0, r5, #25
 8007220:	d5fb      	bpl.n	800721a <_printf_i+0x1ba>
 8007222:	8019      	strh	r1, [r3, #0]
 8007224:	2300      	movs	r3, #0
 8007226:	6123      	str	r3, [r4, #16]
 8007228:	4616      	mov	r6, r2
 800722a:	e7bc      	b.n	80071a6 <_printf_i+0x146>
 800722c:	6833      	ldr	r3, [r6, #0]
 800722e:	1d1a      	adds	r2, r3, #4
 8007230:	6032      	str	r2, [r6, #0]
 8007232:	681e      	ldr	r6, [r3, #0]
 8007234:	6862      	ldr	r2, [r4, #4]
 8007236:	2100      	movs	r1, #0
 8007238:	4630      	mov	r0, r6
 800723a:	f7f8 ffd1 	bl	80001e0 <memchr>
 800723e:	b108      	cbz	r0, 8007244 <_printf_i+0x1e4>
 8007240:	1b80      	subs	r0, r0, r6
 8007242:	6060      	str	r0, [r4, #4]
 8007244:	6863      	ldr	r3, [r4, #4]
 8007246:	6123      	str	r3, [r4, #16]
 8007248:	2300      	movs	r3, #0
 800724a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800724e:	e7aa      	b.n	80071a6 <_printf_i+0x146>
 8007250:	6923      	ldr	r3, [r4, #16]
 8007252:	4632      	mov	r2, r6
 8007254:	4649      	mov	r1, r9
 8007256:	4640      	mov	r0, r8
 8007258:	47d0      	blx	sl
 800725a:	3001      	adds	r0, #1
 800725c:	d0ad      	beq.n	80071ba <_printf_i+0x15a>
 800725e:	6823      	ldr	r3, [r4, #0]
 8007260:	079b      	lsls	r3, r3, #30
 8007262:	d413      	bmi.n	800728c <_printf_i+0x22c>
 8007264:	68e0      	ldr	r0, [r4, #12]
 8007266:	9b03      	ldr	r3, [sp, #12]
 8007268:	4298      	cmp	r0, r3
 800726a:	bfb8      	it	lt
 800726c:	4618      	movlt	r0, r3
 800726e:	e7a6      	b.n	80071be <_printf_i+0x15e>
 8007270:	2301      	movs	r3, #1
 8007272:	4632      	mov	r2, r6
 8007274:	4649      	mov	r1, r9
 8007276:	4640      	mov	r0, r8
 8007278:	47d0      	blx	sl
 800727a:	3001      	adds	r0, #1
 800727c:	d09d      	beq.n	80071ba <_printf_i+0x15a>
 800727e:	3501      	adds	r5, #1
 8007280:	68e3      	ldr	r3, [r4, #12]
 8007282:	9903      	ldr	r1, [sp, #12]
 8007284:	1a5b      	subs	r3, r3, r1
 8007286:	42ab      	cmp	r3, r5
 8007288:	dcf2      	bgt.n	8007270 <_printf_i+0x210>
 800728a:	e7eb      	b.n	8007264 <_printf_i+0x204>
 800728c:	2500      	movs	r5, #0
 800728e:	f104 0619 	add.w	r6, r4, #25
 8007292:	e7f5      	b.n	8007280 <_printf_i+0x220>
 8007294:	0800787d 	.word	0x0800787d
 8007298:	0800788e 	.word	0x0800788e

0800729c <__sflush_r>:
 800729c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80072a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072a4:	0716      	lsls	r6, r2, #28
 80072a6:	4605      	mov	r5, r0
 80072a8:	460c      	mov	r4, r1
 80072aa:	d454      	bmi.n	8007356 <__sflush_r+0xba>
 80072ac:	684b      	ldr	r3, [r1, #4]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	dc02      	bgt.n	80072b8 <__sflush_r+0x1c>
 80072b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	dd48      	ble.n	800734a <__sflush_r+0xae>
 80072b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80072ba:	2e00      	cmp	r6, #0
 80072bc:	d045      	beq.n	800734a <__sflush_r+0xae>
 80072be:	2300      	movs	r3, #0
 80072c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80072c4:	682f      	ldr	r7, [r5, #0]
 80072c6:	6a21      	ldr	r1, [r4, #32]
 80072c8:	602b      	str	r3, [r5, #0]
 80072ca:	d030      	beq.n	800732e <__sflush_r+0x92>
 80072cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80072ce:	89a3      	ldrh	r3, [r4, #12]
 80072d0:	0759      	lsls	r1, r3, #29
 80072d2:	d505      	bpl.n	80072e0 <__sflush_r+0x44>
 80072d4:	6863      	ldr	r3, [r4, #4]
 80072d6:	1ad2      	subs	r2, r2, r3
 80072d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80072da:	b10b      	cbz	r3, 80072e0 <__sflush_r+0x44>
 80072dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80072de:	1ad2      	subs	r2, r2, r3
 80072e0:	2300      	movs	r3, #0
 80072e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80072e4:	6a21      	ldr	r1, [r4, #32]
 80072e6:	4628      	mov	r0, r5
 80072e8:	47b0      	blx	r6
 80072ea:	1c43      	adds	r3, r0, #1
 80072ec:	89a3      	ldrh	r3, [r4, #12]
 80072ee:	d106      	bne.n	80072fe <__sflush_r+0x62>
 80072f0:	6829      	ldr	r1, [r5, #0]
 80072f2:	291d      	cmp	r1, #29
 80072f4:	d82b      	bhi.n	800734e <__sflush_r+0xb2>
 80072f6:	4a2a      	ldr	r2, [pc, #168]	@ (80073a0 <__sflush_r+0x104>)
 80072f8:	40ca      	lsrs	r2, r1
 80072fa:	07d6      	lsls	r6, r2, #31
 80072fc:	d527      	bpl.n	800734e <__sflush_r+0xb2>
 80072fe:	2200      	movs	r2, #0
 8007300:	6062      	str	r2, [r4, #4]
 8007302:	04d9      	lsls	r1, r3, #19
 8007304:	6922      	ldr	r2, [r4, #16]
 8007306:	6022      	str	r2, [r4, #0]
 8007308:	d504      	bpl.n	8007314 <__sflush_r+0x78>
 800730a:	1c42      	adds	r2, r0, #1
 800730c:	d101      	bne.n	8007312 <__sflush_r+0x76>
 800730e:	682b      	ldr	r3, [r5, #0]
 8007310:	b903      	cbnz	r3, 8007314 <__sflush_r+0x78>
 8007312:	6560      	str	r0, [r4, #84]	@ 0x54
 8007314:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007316:	602f      	str	r7, [r5, #0]
 8007318:	b1b9      	cbz	r1, 800734a <__sflush_r+0xae>
 800731a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800731e:	4299      	cmp	r1, r3
 8007320:	d002      	beq.n	8007328 <__sflush_r+0x8c>
 8007322:	4628      	mov	r0, r5
 8007324:	f7ff fa9c 	bl	8006860 <_free_r>
 8007328:	2300      	movs	r3, #0
 800732a:	6363      	str	r3, [r4, #52]	@ 0x34
 800732c:	e00d      	b.n	800734a <__sflush_r+0xae>
 800732e:	2301      	movs	r3, #1
 8007330:	4628      	mov	r0, r5
 8007332:	47b0      	blx	r6
 8007334:	4602      	mov	r2, r0
 8007336:	1c50      	adds	r0, r2, #1
 8007338:	d1c9      	bne.n	80072ce <__sflush_r+0x32>
 800733a:	682b      	ldr	r3, [r5, #0]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d0c6      	beq.n	80072ce <__sflush_r+0x32>
 8007340:	2b1d      	cmp	r3, #29
 8007342:	d001      	beq.n	8007348 <__sflush_r+0xac>
 8007344:	2b16      	cmp	r3, #22
 8007346:	d11e      	bne.n	8007386 <__sflush_r+0xea>
 8007348:	602f      	str	r7, [r5, #0]
 800734a:	2000      	movs	r0, #0
 800734c:	e022      	b.n	8007394 <__sflush_r+0xf8>
 800734e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007352:	b21b      	sxth	r3, r3
 8007354:	e01b      	b.n	800738e <__sflush_r+0xf2>
 8007356:	690f      	ldr	r7, [r1, #16]
 8007358:	2f00      	cmp	r7, #0
 800735a:	d0f6      	beq.n	800734a <__sflush_r+0xae>
 800735c:	0793      	lsls	r3, r2, #30
 800735e:	680e      	ldr	r6, [r1, #0]
 8007360:	bf08      	it	eq
 8007362:	694b      	ldreq	r3, [r1, #20]
 8007364:	600f      	str	r7, [r1, #0]
 8007366:	bf18      	it	ne
 8007368:	2300      	movne	r3, #0
 800736a:	eba6 0807 	sub.w	r8, r6, r7
 800736e:	608b      	str	r3, [r1, #8]
 8007370:	f1b8 0f00 	cmp.w	r8, #0
 8007374:	dde9      	ble.n	800734a <__sflush_r+0xae>
 8007376:	6a21      	ldr	r1, [r4, #32]
 8007378:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800737a:	4643      	mov	r3, r8
 800737c:	463a      	mov	r2, r7
 800737e:	4628      	mov	r0, r5
 8007380:	47b0      	blx	r6
 8007382:	2800      	cmp	r0, #0
 8007384:	dc08      	bgt.n	8007398 <__sflush_r+0xfc>
 8007386:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800738a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800738e:	81a3      	strh	r3, [r4, #12]
 8007390:	f04f 30ff 	mov.w	r0, #4294967295
 8007394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007398:	4407      	add	r7, r0
 800739a:	eba8 0800 	sub.w	r8, r8, r0
 800739e:	e7e7      	b.n	8007370 <__sflush_r+0xd4>
 80073a0:	20400001 	.word	0x20400001

080073a4 <_fflush_r>:
 80073a4:	b538      	push	{r3, r4, r5, lr}
 80073a6:	690b      	ldr	r3, [r1, #16]
 80073a8:	4605      	mov	r5, r0
 80073aa:	460c      	mov	r4, r1
 80073ac:	b913      	cbnz	r3, 80073b4 <_fflush_r+0x10>
 80073ae:	2500      	movs	r5, #0
 80073b0:	4628      	mov	r0, r5
 80073b2:	bd38      	pop	{r3, r4, r5, pc}
 80073b4:	b118      	cbz	r0, 80073be <_fflush_r+0x1a>
 80073b6:	6a03      	ldr	r3, [r0, #32]
 80073b8:	b90b      	cbnz	r3, 80073be <_fflush_r+0x1a>
 80073ba:	f7ff f927 	bl	800660c <__sinit>
 80073be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d0f3      	beq.n	80073ae <_fflush_r+0xa>
 80073c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80073c8:	07d0      	lsls	r0, r2, #31
 80073ca:	d404      	bmi.n	80073d6 <_fflush_r+0x32>
 80073cc:	0599      	lsls	r1, r3, #22
 80073ce:	d402      	bmi.n	80073d6 <_fflush_r+0x32>
 80073d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073d2:	f7ff fa42 	bl	800685a <__retarget_lock_acquire_recursive>
 80073d6:	4628      	mov	r0, r5
 80073d8:	4621      	mov	r1, r4
 80073da:	f7ff ff5f 	bl	800729c <__sflush_r>
 80073de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80073e0:	07da      	lsls	r2, r3, #31
 80073e2:	4605      	mov	r5, r0
 80073e4:	d4e4      	bmi.n	80073b0 <_fflush_r+0xc>
 80073e6:	89a3      	ldrh	r3, [r4, #12]
 80073e8:	059b      	lsls	r3, r3, #22
 80073ea:	d4e1      	bmi.n	80073b0 <_fflush_r+0xc>
 80073ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073ee:	f7ff fa35 	bl	800685c <__retarget_lock_release_recursive>
 80073f2:	e7dd      	b.n	80073b0 <_fflush_r+0xc>

080073f4 <__swbuf_r>:
 80073f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073f6:	460e      	mov	r6, r1
 80073f8:	4614      	mov	r4, r2
 80073fa:	4605      	mov	r5, r0
 80073fc:	b118      	cbz	r0, 8007406 <__swbuf_r+0x12>
 80073fe:	6a03      	ldr	r3, [r0, #32]
 8007400:	b90b      	cbnz	r3, 8007406 <__swbuf_r+0x12>
 8007402:	f7ff f903 	bl	800660c <__sinit>
 8007406:	69a3      	ldr	r3, [r4, #24]
 8007408:	60a3      	str	r3, [r4, #8]
 800740a:	89a3      	ldrh	r3, [r4, #12]
 800740c:	071a      	lsls	r2, r3, #28
 800740e:	d501      	bpl.n	8007414 <__swbuf_r+0x20>
 8007410:	6923      	ldr	r3, [r4, #16]
 8007412:	b943      	cbnz	r3, 8007426 <__swbuf_r+0x32>
 8007414:	4621      	mov	r1, r4
 8007416:	4628      	mov	r0, r5
 8007418:	f000 f82a 	bl	8007470 <__swsetup_r>
 800741c:	b118      	cbz	r0, 8007426 <__swbuf_r+0x32>
 800741e:	f04f 37ff 	mov.w	r7, #4294967295
 8007422:	4638      	mov	r0, r7
 8007424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007426:	6823      	ldr	r3, [r4, #0]
 8007428:	6922      	ldr	r2, [r4, #16]
 800742a:	1a98      	subs	r0, r3, r2
 800742c:	6963      	ldr	r3, [r4, #20]
 800742e:	b2f6      	uxtb	r6, r6
 8007430:	4283      	cmp	r3, r0
 8007432:	4637      	mov	r7, r6
 8007434:	dc05      	bgt.n	8007442 <__swbuf_r+0x4e>
 8007436:	4621      	mov	r1, r4
 8007438:	4628      	mov	r0, r5
 800743a:	f7ff ffb3 	bl	80073a4 <_fflush_r>
 800743e:	2800      	cmp	r0, #0
 8007440:	d1ed      	bne.n	800741e <__swbuf_r+0x2a>
 8007442:	68a3      	ldr	r3, [r4, #8]
 8007444:	3b01      	subs	r3, #1
 8007446:	60a3      	str	r3, [r4, #8]
 8007448:	6823      	ldr	r3, [r4, #0]
 800744a:	1c5a      	adds	r2, r3, #1
 800744c:	6022      	str	r2, [r4, #0]
 800744e:	701e      	strb	r6, [r3, #0]
 8007450:	6962      	ldr	r2, [r4, #20]
 8007452:	1c43      	adds	r3, r0, #1
 8007454:	429a      	cmp	r2, r3
 8007456:	d004      	beq.n	8007462 <__swbuf_r+0x6e>
 8007458:	89a3      	ldrh	r3, [r4, #12]
 800745a:	07db      	lsls	r3, r3, #31
 800745c:	d5e1      	bpl.n	8007422 <__swbuf_r+0x2e>
 800745e:	2e0a      	cmp	r6, #10
 8007460:	d1df      	bne.n	8007422 <__swbuf_r+0x2e>
 8007462:	4621      	mov	r1, r4
 8007464:	4628      	mov	r0, r5
 8007466:	f7ff ff9d 	bl	80073a4 <_fflush_r>
 800746a:	2800      	cmp	r0, #0
 800746c:	d0d9      	beq.n	8007422 <__swbuf_r+0x2e>
 800746e:	e7d6      	b.n	800741e <__swbuf_r+0x2a>

08007470 <__swsetup_r>:
 8007470:	b538      	push	{r3, r4, r5, lr}
 8007472:	4b29      	ldr	r3, [pc, #164]	@ (8007518 <__swsetup_r+0xa8>)
 8007474:	4605      	mov	r5, r0
 8007476:	6818      	ldr	r0, [r3, #0]
 8007478:	460c      	mov	r4, r1
 800747a:	b118      	cbz	r0, 8007484 <__swsetup_r+0x14>
 800747c:	6a03      	ldr	r3, [r0, #32]
 800747e:	b90b      	cbnz	r3, 8007484 <__swsetup_r+0x14>
 8007480:	f7ff f8c4 	bl	800660c <__sinit>
 8007484:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007488:	0719      	lsls	r1, r3, #28
 800748a:	d422      	bmi.n	80074d2 <__swsetup_r+0x62>
 800748c:	06da      	lsls	r2, r3, #27
 800748e:	d407      	bmi.n	80074a0 <__swsetup_r+0x30>
 8007490:	2209      	movs	r2, #9
 8007492:	602a      	str	r2, [r5, #0]
 8007494:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007498:	81a3      	strh	r3, [r4, #12]
 800749a:	f04f 30ff 	mov.w	r0, #4294967295
 800749e:	e033      	b.n	8007508 <__swsetup_r+0x98>
 80074a0:	0758      	lsls	r0, r3, #29
 80074a2:	d512      	bpl.n	80074ca <__swsetup_r+0x5a>
 80074a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80074a6:	b141      	cbz	r1, 80074ba <__swsetup_r+0x4a>
 80074a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80074ac:	4299      	cmp	r1, r3
 80074ae:	d002      	beq.n	80074b6 <__swsetup_r+0x46>
 80074b0:	4628      	mov	r0, r5
 80074b2:	f7ff f9d5 	bl	8006860 <_free_r>
 80074b6:	2300      	movs	r3, #0
 80074b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80074ba:	89a3      	ldrh	r3, [r4, #12]
 80074bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80074c0:	81a3      	strh	r3, [r4, #12]
 80074c2:	2300      	movs	r3, #0
 80074c4:	6063      	str	r3, [r4, #4]
 80074c6:	6923      	ldr	r3, [r4, #16]
 80074c8:	6023      	str	r3, [r4, #0]
 80074ca:	89a3      	ldrh	r3, [r4, #12]
 80074cc:	f043 0308 	orr.w	r3, r3, #8
 80074d0:	81a3      	strh	r3, [r4, #12]
 80074d2:	6923      	ldr	r3, [r4, #16]
 80074d4:	b94b      	cbnz	r3, 80074ea <__swsetup_r+0x7a>
 80074d6:	89a3      	ldrh	r3, [r4, #12]
 80074d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80074dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074e0:	d003      	beq.n	80074ea <__swsetup_r+0x7a>
 80074e2:	4621      	mov	r1, r4
 80074e4:	4628      	mov	r0, r5
 80074e6:	f000 f8a5 	bl	8007634 <__smakebuf_r>
 80074ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074ee:	f013 0201 	ands.w	r2, r3, #1
 80074f2:	d00a      	beq.n	800750a <__swsetup_r+0x9a>
 80074f4:	2200      	movs	r2, #0
 80074f6:	60a2      	str	r2, [r4, #8]
 80074f8:	6962      	ldr	r2, [r4, #20]
 80074fa:	4252      	negs	r2, r2
 80074fc:	61a2      	str	r2, [r4, #24]
 80074fe:	6922      	ldr	r2, [r4, #16]
 8007500:	b942      	cbnz	r2, 8007514 <__swsetup_r+0xa4>
 8007502:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007506:	d1c5      	bne.n	8007494 <__swsetup_r+0x24>
 8007508:	bd38      	pop	{r3, r4, r5, pc}
 800750a:	0799      	lsls	r1, r3, #30
 800750c:	bf58      	it	pl
 800750e:	6962      	ldrpl	r2, [r4, #20]
 8007510:	60a2      	str	r2, [r4, #8]
 8007512:	e7f4      	b.n	80074fe <__swsetup_r+0x8e>
 8007514:	2000      	movs	r0, #0
 8007516:	e7f7      	b.n	8007508 <__swsetup_r+0x98>
 8007518:	20000024 	.word	0x20000024

0800751c <memmove>:
 800751c:	4288      	cmp	r0, r1
 800751e:	b510      	push	{r4, lr}
 8007520:	eb01 0402 	add.w	r4, r1, r2
 8007524:	d902      	bls.n	800752c <memmove+0x10>
 8007526:	4284      	cmp	r4, r0
 8007528:	4623      	mov	r3, r4
 800752a:	d807      	bhi.n	800753c <memmove+0x20>
 800752c:	1e43      	subs	r3, r0, #1
 800752e:	42a1      	cmp	r1, r4
 8007530:	d008      	beq.n	8007544 <memmove+0x28>
 8007532:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007536:	f803 2f01 	strb.w	r2, [r3, #1]!
 800753a:	e7f8      	b.n	800752e <memmove+0x12>
 800753c:	4402      	add	r2, r0
 800753e:	4601      	mov	r1, r0
 8007540:	428a      	cmp	r2, r1
 8007542:	d100      	bne.n	8007546 <memmove+0x2a>
 8007544:	bd10      	pop	{r4, pc}
 8007546:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800754a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800754e:	e7f7      	b.n	8007540 <memmove+0x24>

08007550 <_sbrk_r>:
 8007550:	b538      	push	{r3, r4, r5, lr}
 8007552:	4d06      	ldr	r5, [pc, #24]	@ (800756c <_sbrk_r+0x1c>)
 8007554:	2300      	movs	r3, #0
 8007556:	4604      	mov	r4, r0
 8007558:	4608      	mov	r0, r1
 800755a:	602b      	str	r3, [r5, #0]
 800755c:	f7f9 fee2 	bl	8001324 <_sbrk>
 8007560:	1c43      	adds	r3, r0, #1
 8007562:	d102      	bne.n	800756a <_sbrk_r+0x1a>
 8007564:	682b      	ldr	r3, [r5, #0]
 8007566:	b103      	cbz	r3, 800756a <_sbrk_r+0x1a>
 8007568:	6023      	str	r3, [r4, #0]
 800756a:	bd38      	pop	{r3, r4, r5, pc}
 800756c:	200003c8 	.word	0x200003c8

08007570 <memcpy>:
 8007570:	440a      	add	r2, r1
 8007572:	4291      	cmp	r1, r2
 8007574:	f100 33ff 	add.w	r3, r0, #4294967295
 8007578:	d100      	bne.n	800757c <memcpy+0xc>
 800757a:	4770      	bx	lr
 800757c:	b510      	push	{r4, lr}
 800757e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007582:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007586:	4291      	cmp	r1, r2
 8007588:	d1f9      	bne.n	800757e <memcpy+0xe>
 800758a:	bd10      	pop	{r4, pc}

0800758c <_realloc_r>:
 800758c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007590:	4607      	mov	r7, r0
 8007592:	4614      	mov	r4, r2
 8007594:	460d      	mov	r5, r1
 8007596:	b921      	cbnz	r1, 80075a2 <_realloc_r+0x16>
 8007598:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800759c:	4611      	mov	r1, r2
 800759e:	f7ff b9cb 	b.w	8006938 <_malloc_r>
 80075a2:	b92a      	cbnz	r2, 80075b0 <_realloc_r+0x24>
 80075a4:	f7ff f95c 	bl	8006860 <_free_r>
 80075a8:	4625      	mov	r5, r4
 80075aa:	4628      	mov	r0, r5
 80075ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075b0:	f000 f89e 	bl	80076f0 <_malloc_usable_size_r>
 80075b4:	4284      	cmp	r4, r0
 80075b6:	4606      	mov	r6, r0
 80075b8:	d802      	bhi.n	80075c0 <_realloc_r+0x34>
 80075ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80075be:	d8f4      	bhi.n	80075aa <_realloc_r+0x1e>
 80075c0:	4621      	mov	r1, r4
 80075c2:	4638      	mov	r0, r7
 80075c4:	f7ff f9b8 	bl	8006938 <_malloc_r>
 80075c8:	4680      	mov	r8, r0
 80075ca:	b908      	cbnz	r0, 80075d0 <_realloc_r+0x44>
 80075cc:	4645      	mov	r5, r8
 80075ce:	e7ec      	b.n	80075aa <_realloc_r+0x1e>
 80075d0:	42b4      	cmp	r4, r6
 80075d2:	4622      	mov	r2, r4
 80075d4:	4629      	mov	r1, r5
 80075d6:	bf28      	it	cs
 80075d8:	4632      	movcs	r2, r6
 80075da:	f7ff ffc9 	bl	8007570 <memcpy>
 80075de:	4629      	mov	r1, r5
 80075e0:	4638      	mov	r0, r7
 80075e2:	f7ff f93d 	bl	8006860 <_free_r>
 80075e6:	e7f1      	b.n	80075cc <_realloc_r+0x40>

080075e8 <__swhatbuf_r>:
 80075e8:	b570      	push	{r4, r5, r6, lr}
 80075ea:	460c      	mov	r4, r1
 80075ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075f0:	2900      	cmp	r1, #0
 80075f2:	b096      	sub	sp, #88	@ 0x58
 80075f4:	4615      	mov	r5, r2
 80075f6:	461e      	mov	r6, r3
 80075f8:	da0d      	bge.n	8007616 <__swhatbuf_r+0x2e>
 80075fa:	89a3      	ldrh	r3, [r4, #12]
 80075fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007600:	f04f 0100 	mov.w	r1, #0
 8007604:	bf14      	ite	ne
 8007606:	2340      	movne	r3, #64	@ 0x40
 8007608:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800760c:	2000      	movs	r0, #0
 800760e:	6031      	str	r1, [r6, #0]
 8007610:	602b      	str	r3, [r5, #0]
 8007612:	b016      	add	sp, #88	@ 0x58
 8007614:	bd70      	pop	{r4, r5, r6, pc}
 8007616:	466a      	mov	r2, sp
 8007618:	f000 f848 	bl	80076ac <_fstat_r>
 800761c:	2800      	cmp	r0, #0
 800761e:	dbec      	blt.n	80075fa <__swhatbuf_r+0x12>
 8007620:	9901      	ldr	r1, [sp, #4]
 8007622:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007626:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800762a:	4259      	negs	r1, r3
 800762c:	4159      	adcs	r1, r3
 800762e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007632:	e7eb      	b.n	800760c <__swhatbuf_r+0x24>

08007634 <__smakebuf_r>:
 8007634:	898b      	ldrh	r3, [r1, #12]
 8007636:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007638:	079d      	lsls	r5, r3, #30
 800763a:	4606      	mov	r6, r0
 800763c:	460c      	mov	r4, r1
 800763e:	d507      	bpl.n	8007650 <__smakebuf_r+0x1c>
 8007640:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007644:	6023      	str	r3, [r4, #0]
 8007646:	6123      	str	r3, [r4, #16]
 8007648:	2301      	movs	r3, #1
 800764a:	6163      	str	r3, [r4, #20]
 800764c:	b003      	add	sp, #12
 800764e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007650:	ab01      	add	r3, sp, #4
 8007652:	466a      	mov	r2, sp
 8007654:	f7ff ffc8 	bl	80075e8 <__swhatbuf_r>
 8007658:	9f00      	ldr	r7, [sp, #0]
 800765a:	4605      	mov	r5, r0
 800765c:	4639      	mov	r1, r7
 800765e:	4630      	mov	r0, r6
 8007660:	f7ff f96a 	bl	8006938 <_malloc_r>
 8007664:	b948      	cbnz	r0, 800767a <__smakebuf_r+0x46>
 8007666:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800766a:	059a      	lsls	r2, r3, #22
 800766c:	d4ee      	bmi.n	800764c <__smakebuf_r+0x18>
 800766e:	f023 0303 	bic.w	r3, r3, #3
 8007672:	f043 0302 	orr.w	r3, r3, #2
 8007676:	81a3      	strh	r3, [r4, #12]
 8007678:	e7e2      	b.n	8007640 <__smakebuf_r+0xc>
 800767a:	89a3      	ldrh	r3, [r4, #12]
 800767c:	6020      	str	r0, [r4, #0]
 800767e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007682:	81a3      	strh	r3, [r4, #12]
 8007684:	9b01      	ldr	r3, [sp, #4]
 8007686:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800768a:	b15b      	cbz	r3, 80076a4 <__smakebuf_r+0x70>
 800768c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007690:	4630      	mov	r0, r6
 8007692:	f000 f81d 	bl	80076d0 <_isatty_r>
 8007696:	b128      	cbz	r0, 80076a4 <__smakebuf_r+0x70>
 8007698:	89a3      	ldrh	r3, [r4, #12]
 800769a:	f023 0303 	bic.w	r3, r3, #3
 800769e:	f043 0301 	orr.w	r3, r3, #1
 80076a2:	81a3      	strh	r3, [r4, #12]
 80076a4:	89a3      	ldrh	r3, [r4, #12]
 80076a6:	431d      	orrs	r5, r3
 80076a8:	81a5      	strh	r5, [r4, #12]
 80076aa:	e7cf      	b.n	800764c <__smakebuf_r+0x18>

080076ac <_fstat_r>:
 80076ac:	b538      	push	{r3, r4, r5, lr}
 80076ae:	4d07      	ldr	r5, [pc, #28]	@ (80076cc <_fstat_r+0x20>)
 80076b0:	2300      	movs	r3, #0
 80076b2:	4604      	mov	r4, r0
 80076b4:	4608      	mov	r0, r1
 80076b6:	4611      	mov	r1, r2
 80076b8:	602b      	str	r3, [r5, #0]
 80076ba:	f7f9 fe0b 	bl	80012d4 <_fstat>
 80076be:	1c43      	adds	r3, r0, #1
 80076c0:	d102      	bne.n	80076c8 <_fstat_r+0x1c>
 80076c2:	682b      	ldr	r3, [r5, #0]
 80076c4:	b103      	cbz	r3, 80076c8 <_fstat_r+0x1c>
 80076c6:	6023      	str	r3, [r4, #0]
 80076c8:	bd38      	pop	{r3, r4, r5, pc}
 80076ca:	bf00      	nop
 80076cc:	200003c8 	.word	0x200003c8

080076d0 <_isatty_r>:
 80076d0:	b538      	push	{r3, r4, r5, lr}
 80076d2:	4d06      	ldr	r5, [pc, #24]	@ (80076ec <_isatty_r+0x1c>)
 80076d4:	2300      	movs	r3, #0
 80076d6:	4604      	mov	r4, r0
 80076d8:	4608      	mov	r0, r1
 80076da:	602b      	str	r3, [r5, #0]
 80076dc:	f7f9 fe0a 	bl	80012f4 <_isatty>
 80076e0:	1c43      	adds	r3, r0, #1
 80076e2:	d102      	bne.n	80076ea <_isatty_r+0x1a>
 80076e4:	682b      	ldr	r3, [r5, #0]
 80076e6:	b103      	cbz	r3, 80076ea <_isatty_r+0x1a>
 80076e8:	6023      	str	r3, [r4, #0]
 80076ea:	bd38      	pop	{r3, r4, r5, pc}
 80076ec:	200003c8 	.word	0x200003c8

080076f0 <_malloc_usable_size_r>:
 80076f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076f4:	1f18      	subs	r0, r3, #4
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	bfbc      	itt	lt
 80076fa:	580b      	ldrlt	r3, [r1, r0]
 80076fc:	18c0      	addlt	r0, r0, r3
 80076fe:	4770      	bx	lr

08007700 <_init>:
 8007700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007702:	bf00      	nop
 8007704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007706:	bc08      	pop	{r3}
 8007708:	469e      	mov	lr, r3
 800770a:	4770      	bx	lr

0800770c <_fini>:
 800770c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800770e:	bf00      	nop
 8007710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007712:	bc08      	pop	{r3}
 8007714:	469e      	mov	lr, r3
 8007716:	4770      	bx	lr
