// Seed: 961333293
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input uwire id_2,
    output uwire id_3
);
  logic [-1 : -1 'b0] id_5;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    output wand id_2,
    input  wand id_3
);
  assign id_2 = 1 == 1 - id_1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_2 = 32'd18
) (
    output supply1 id_0,
    output tri id_1,
    input uwire _id_2,
    input wand id_3,
    output tri id_4,
    output wand id_5,
    output wor id_6,
    input supply1 id_7
);
  wire [id_2 : (  -1  )] id_9;
  wire id_10;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_7,
      id_0
  );
endmodule
