{
  "module_name": "smu8_fusion.h",
  "hash_id": "9d88980e75340b9e5965f47706dae629f08ac98cf80e7fcff3a3ee9befefd379",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/inc/smu8_fusion.h",
  "human_readable_source": " \n\n#ifndef SMU8_FUSION_H\n#define SMU8_FUSION_H\n\n#include \"smu8.h\"\n\n#pragma pack(push, 1)\n\n#define SMU8_MAX_CUS 2\n#define SMU8_PSMS_PER_CU 4\n#define SMU8_CACS_PER_CU 4\n\nstruct SMU8_GfxCuPgScoreboard {\n    uint8_t Enabled;\n    uint8_t spare[3];\n};\n\nstruct SMU8_Port80MonitorTable {\n\tuint32_t MmioAddress;\n\tuint32_t MemoryBaseHi;\n\tuint32_t MemoryBaseLo;\n\tuint16_t MemoryBufferSize;\n\tuint16_t MemoryPosition;\n\tuint16_t PollingInterval;\n\tuint8_t  EnableCsrShadow;\n\tuint8_t  EnableDramShadow;\n};\n\n \n#define PWRMGT_SEPARATION_TIME_SHIFT            0\n#define PWRMGT_SEPARATION_TIME_MASK             0xFFFF\n#define PWRMGT_DISABLE_CPU_CSTATES_SHIFT        16\n#define PWRMGT_DISABLE_CPU_CSTATES_MASK         0x1\n#define PWRMGT_DISABLE_CPU_PSTATES_SHIFT        24\n#define PWRMGT_DISABLE_CPU_PSTATES_MASK         0x1\n\n \n#define NUM_SCLK_LEVELS     8\n#define NUM_LCLK_LEVELS     8\n#define NUM_UVD_LEVELS      8\n#define NUM_ECLK_LEVELS     8\n#define NUM_ACLK_LEVELS     8\n\nstruct SMU8_Fusion_ClkLevel {\n\tuint8_t\t\tGnbVid;\n\tuint8_t\t\tGfxVid;\n\tuint8_t\t\tDfsDid;\n\tuint8_t\t\tDeepSleepDid;\n\tuint32_t\tDfsBypass;\n\tuint32_t\tFrequency;\n};\n\nstruct SMU8_Fusion_SclkBreakdownTable {\n\tstruct SMU8_Fusion_ClkLevel ClkLevel[NUM_SCLK_LEVELS];\n\tstruct SMU8_Fusion_ClkLevel DpmOffLevel;\n\t \n\tuint32_t    SclkValidMask;\n\tuint32_t    MaxSclkIndex;\n};\n\nstruct SMU8_Fusion_LclkBreakdownTable {\n\tstruct SMU8_Fusion_ClkLevel ClkLevel[NUM_LCLK_LEVELS];\n\tstruct SMU8_Fusion_ClkLevel DpmOffLevel;\n     \n\tuint32_t    LclkValidMask;\n\tuint32_t    MaxLclkIndex;\n};\n\nstruct SMU8_Fusion_EclkBreakdownTable {\n\tstruct SMU8_Fusion_ClkLevel ClkLevel[NUM_ECLK_LEVELS];\n\tstruct SMU8_Fusion_ClkLevel DpmOffLevel;\n\tstruct SMU8_Fusion_ClkLevel PwrOffLevel;\n\tuint32_t    EclkValidMask;\n\tuint32_t    MaxEclkIndex;\n};\n\nstruct SMU8_Fusion_VclkBreakdownTable {\n\tstruct SMU8_Fusion_ClkLevel ClkLevel[NUM_UVD_LEVELS];\n\tstruct SMU8_Fusion_ClkLevel DpmOffLevel;\n\tstruct SMU8_Fusion_ClkLevel PwrOffLevel;\n\tuint32_t    VclkValidMask;\n\tuint32_t    MaxVclkIndex;\n};\n\nstruct SMU8_Fusion_DclkBreakdownTable {\n\tstruct SMU8_Fusion_ClkLevel ClkLevel[NUM_UVD_LEVELS];\n\tstruct SMU8_Fusion_ClkLevel DpmOffLevel;\n\tstruct SMU8_Fusion_ClkLevel PwrOffLevel;\n\tuint32_t    DclkValidMask;\n\tuint32_t    MaxDclkIndex;\n};\n\nstruct SMU8_Fusion_AclkBreakdownTable {\n\tstruct SMU8_Fusion_ClkLevel ClkLevel[NUM_ACLK_LEVELS];\n\tstruct SMU8_Fusion_ClkLevel DpmOffLevel;\n\tstruct SMU8_Fusion_ClkLevel PwrOffLevel;\n\tuint32_t    AclkValidMask;\n\tuint32_t    MaxAclkIndex;\n};\n\n\nstruct SMU8_Fusion_ClkTable {\n\tstruct SMU8_Fusion_SclkBreakdownTable SclkBreakdownTable;\n\tstruct SMU8_Fusion_LclkBreakdownTable LclkBreakdownTable;\n\tstruct SMU8_Fusion_EclkBreakdownTable EclkBreakdownTable;\n\tstruct SMU8_Fusion_VclkBreakdownTable VclkBreakdownTable;\n\tstruct SMU8_Fusion_DclkBreakdownTable DclkBreakdownTable;\n\tstruct SMU8_Fusion_AclkBreakdownTable AclkBreakdownTable;\n};\n\n#pragma pack(pop)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}