{
  "hash": "d826b0e3e273e6e3629302bdb04e0597",
  "result": {
    "engine": "jupyter",
    "markdown": "---\ntitle: \"Digital Circuit and Verilog 数字电路与 Verilog\"\n---\n\n## Verilog\n\n\n### Grammar 语法\n\n- 定义一个模块\n\n    ```{verilog}\n    module my_AND ( input wire a, input wire b, output wire c );\n        assign c = a & b;\n    endmodule\n    ```\n\n- `{verilog} input wire` 和 `wire` 是一样的.\n\n- `assign`\n    - 多个 `assign` 执行**没有顺序**, 同时进行.\n\n## Verilog 语法的电路对应\n\n",
    "supporting": [
      "verilog_files"
    ],
    "filters": [],
    "includes": {}
  }
}