\doxysubsubsubsection{RCC I2\+C1 Clock Source}
\label{group___r_c_c_ex___i2_c1___clock___source}\index{RCC I2C1 Clock Source@{RCC I2C1 Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+1}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___r_c_c_ex___i2_c1___clock___source_ga5645524b292048cfe127da02ba9b3df7} 
\index{RCC I2C1 Clock Source@{RCC I2C1 Clock Source}!RCC\_I2C1CLKSOURCE\_HSI@{RCC\_I2C1CLKSOURCE\_HSI}}
\index{RCC\_I2C1CLKSOURCE\_HSI@{RCC\_I2C1CLKSOURCE\_HSI}!RCC I2C1 Clock Source@{RCC I2C1 Clock Source}}
\doxysubsubsubsubsubsection{RCC\_I2C1CLKSOURCE\_HSI}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+1}}

HSI clock selected as I2\+C1 clock \label{group___r_c_c_ex___i2_c1___clock___source_ga2fc90800e3059c5e65977746386f651c} 
\index{RCC I2C1 Clock Source@{RCC I2C1 Clock Source}!RCC\_I2C1CLKSOURCE\_PCLK1@{RCC\_I2C1CLKSOURCE\_PCLK1}}
\index{RCC\_I2C1CLKSOURCE\_PCLK1@{RCC\_I2C1CLKSOURCE\_PCLK1}!RCC I2C1 Clock Source@{RCC I2C1 Clock Source}}
\doxysubsubsubsubsubsection{RCC\_I2C1CLKSOURCE\_PCLK1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+PCLK1~0x00000000U}

APB clock selected as I2\+C1 clock \label{group___r_c_c_ex___i2_c1___clock___source_ga1a04c52a4f4665188e40cd7f4018ea3f} 
\index{RCC I2C1 Clock Source@{RCC I2C1 Clock Source}!RCC\_I2C1CLKSOURCE\_SYSCLK@{RCC\_I2C1CLKSOURCE\_SYSCLK}}
\index{RCC\_I2C1CLKSOURCE\_SYSCLK@{RCC\_I2C1CLKSOURCE\_SYSCLK}!RCC I2C1 Clock Source@{RCC I2C1 Clock Source}}
\doxysubsubsubsubsubsection{RCC\_I2C1CLKSOURCE\_SYSCLK}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+0}}

SYSCLK clock selected as I2\+C1 clock 