; generated by Component: ARM Compiler 5.06 update 3 (build 300) Tool: ArmCC [4d35f0]
; commandline ArmCC [--list --split_sections --debug -c --asm --interleave -o.\objects\arm_cfft_radix2_init_q15.o --asm_dir=.\Listings\ --list_dir=.\Listings\ --depend=.\objects\arm_cfft_radix2_init_q15.d --cpu=Cortex-M4.fp --apcs=interwork -O1 --diag_suppress=9931 -I..\..\SRC\CMSIS_DSP_4_5\inc -IC:\Users\emh203\Documents\GitHub\ESC-M4\CM4_TEST\COMMON\LIB\KEIL\RTE -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\4.5.0\Device\ARM\ARMCM4\Include -IC:\Keil_v5\ARM\CMSIS\Include -D__UVISION_VERSION=521 -DARMCM4_FP -D__FPU_PRESENT=1 -DARM_MATH_CM4 --omf_browse=.\objects\arm_cfft_radix2_init_q15.crf ..\..\SRC\CMSIS_DSP_4_5\src\TransformFunctions\arm_cfft_radix2_init_q15.c]
                          THUMB

                          AREA ||i.arm_cfft_radix2_init_q15||, CODE, READONLY, ALIGN=2

                  arm_cfft_radix2_init_q15 PROC
;;;75     
;;;76     arm_status arm_cfft_radix2_init_q15(
000000  b530              PUSH     {r4,r5,lr}
;;;77       arm_cfft_radix2_instance_q15 * S,
;;;78       uint16_t fftLen,
;;;79       uint8_t ifftFlag,
;;;80       uint8_t bitReverseFlag)
;;;81     {
;;;82       /*  Initialise the default arm status */
;;;83       arm_status status = ARM_MATH_SUCCESS;
000002  2400              MOVS     r4,#0
;;;84     
;;;85       /*  Initialise the FFT length */
;;;86       S->fftLen = fftLen;
000004  8001              STRH     r1,[r0,#0]
;;;87     
;;;88       /*  Initialise the Twiddle coefficient pointer */
;;;89       S->pTwiddle = (q15_t *) twiddleCoef_4096_q15;
000006  4d2f              LDR      r5,|L1.196|
000008  6045              STR      r5,[r0,#4]
;;;90       /*  Initialise the Flag for selection of CFFT or CIFFT */
;;;91       S->ifftFlag = ifftFlag;
00000a  7082              STRB     r2,[r0,#2]
;;;92       /*  Initialise the Flag for calculation Bit reversal or not */
;;;93       S->bitReverseFlag = bitReverseFlag;
00000c  70c3              STRB     r3,[r0,#3]
;;;94     
;;;95       /*  Initializations of structure parameters depending on the FFT length */
;;;96       switch (S->fftLen)
00000e  f44f7280          MOV      r2,#0x100
000012  4291              CMP      r1,r2
000014  d034              BEQ      |L1.128|
000016  dc08              BGT      |L1.42|
000018  2910              CMP      r1,#0x10
00001a  d04d              BEQ      |L1.184|
00001c  2920              CMP      r1,#0x20
00001e  d044              BEQ      |L1.170|
000020  2940              CMP      r1,#0x40
000022  d03b              BEQ      |L1.156|
000024  2980              CMP      r1,#0x80
000026  d10c              BNE      |L1.66|
000028  e031              B        |L1.142|
                  |L1.42|
00002a  f5b17f00          CMP      r1,#0x200
00002e  d020              BEQ      |L1.114|
000030  f5b16f80          CMP      r1,#0x400
000034  d016              BEQ      |L1.100|
000036  f5b16f00          CMP      r1,#0x800
00003a  d00c              BEQ      |L1.86|
00003c  f5b15f80          CMP      r1,#0x1000
000040  d003              BEQ      |L1.74|
                  |L1.66|
;;;97       {
;;;98       case 4096u:
;;;99         /*  Initializations of structure parameters for 4096 point FFT */
;;;100    
;;;101        /*  Initialise the twiddle coef modifier value */
;;;102        S->twidCoefModifier = 1u;
;;;103        /*  Initialise the bit reversal table modifier */
;;;104        S->bitRevFactor = 1u;
;;;105        /*  Initialise the bit reversal table pointer */
;;;106        S->pBitRevTable = (uint16_t *) armBitRevTable;
;;;107    
;;;108        break;
;;;109    
;;;110      case 2048u:
;;;111        /*  Initializations of structure parameters for 2048 point FFT */
;;;112    
;;;113        /*  Initialise the twiddle coef modifier value */
;;;114        S->twidCoefModifier = 2u;
;;;115        /*  Initialise the bit reversal table modifier */
;;;116        S->bitRevFactor = 2u;
;;;117        /*  Initialise the bit reversal table pointer */
;;;118        S->pBitRevTable = (uint16_t *) & armBitRevTable[1];
;;;119    
;;;120        break;
;;;121    
;;;122      case 1024u:
;;;123        /*  Initializations of structure parameters for 1024 point FFT */
;;;124        S->twidCoefModifier = 4u;
;;;125        S->bitRevFactor = 4u;
;;;126        S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
;;;127    
;;;128        break;
;;;129    
;;;130      case 512u:
;;;131        /*  Initializations of structure parameters for 512 point FFT */
;;;132        S->twidCoefModifier = 8u;
;;;133        S->bitRevFactor = 8u;
;;;134        S->pBitRevTable = (uint16_t *) & armBitRevTable[7];
;;;135    
;;;136        break;
;;;137    
;;;138      case 256u:
;;;139        /*  Initializations of structure parameters for 256 point FFT */
;;;140        S->twidCoefModifier = 16u;
;;;141        S->bitRevFactor = 16u;
;;;142        S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
;;;143    
;;;144        break;
;;;145    
;;;146      case 128u:
;;;147        /*  Initializations of structure parameters for 128 point FFT */
;;;148        S->twidCoefModifier = 32u;
;;;149        S->bitRevFactor = 32u;
;;;150        S->pBitRevTable = (uint16_t *) & armBitRevTable[31];
;;;151    
;;;152        break;
;;;153    
;;;154      case 64u:
;;;155        /*  Initializations of structure parameters for 64 point FFT */
;;;156        S->twidCoefModifier = 64u;
;;;157        S->bitRevFactor = 64u;
;;;158        S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
;;;159    
;;;160        break;
;;;161    
;;;162      case 32u:
;;;163        /*  Initializations of structure parameters for 32 point FFT */
;;;164        S->twidCoefModifier = 128u;
;;;165        S->bitRevFactor = 128u;
;;;166        S->pBitRevTable = (uint16_t *) & armBitRevTable[127];
;;;167    
;;;168        break;
;;;169    
;;;170      case 16u:
;;;171        /*  Initializations of structure parameters for 16 point FFT */
;;;172        S->twidCoefModifier = 256u;
;;;173        S->bitRevFactor = 256u;
;;;174        S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
;;;175    
;;;176        break;
;;;177    
;;;178      default:
;;;179        /*  Reporting argument error if fftSize is not valid value */
;;;180        status = ARM_MATH_ARGUMENT_ERROR;
000042  f04f34ff          MOV      r4,#0xffffffff
                  |L1.70|
;;;181        break;
;;;182      }
;;;183    
;;;184      return (status);
000046  4620              MOV      r0,r4
;;;185    }
000048  bd30              POP      {r4,r5,pc}
                  |L1.74|
00004a  2101              MOVS     r1,#1                 ;102
00004c  8181              STRH     r1,[r0,#0xc]          ;102
00004e  81c1              STRH     r1,[r0,#0xe]          ;104
000050  491d              LDR      r1,|L1.200|
000052  6081              STR      r1,[r0,#8]            ;106
000054  e7f7              B        |L1.70|
                  |L1.86|
000056  2102              MOVS     r1,#2                 ;114
000058  8181              STRH     r1,[r0,#0xc]          ;114
00005a  81c1              STRH     r1,[r0,#0xe]          ;116
00005c  491a              LDR      r1,|L1.200|
00005e  1c89              ADDS     r1,r1,#2              ;118
000060  6081              STR      r1,[r0,#8]            ;118
000062  e7f0              B        |L1.70|
                  |L1.100|
000064  2104              MOVS     r1,#4                 ;124
000066  8181              STRH     r1,[r0,#0xc]          ;124
000068  81c1              STRH     r1,[r0,#0xe]          ;125
00006a  4917              LDR      r1,|L1.200|
00006c  1d89              ADDS     r1,r1,#6              ;126
00006e  6081              STR      r1,[r0,#8]            ;126
000070  e7e9              B        |L1.70|
                  |L1.114|
000072  2108              MOVS     r1,#8                 ;132
000074  8181              STRH     r1,[r0,#0xc]          ;132
000076  81c1              STRH     r1,[r0,#0xe]          ;133
000078  4913              LDR      r1,|L1.200|
00007a  310e              ADDS     r1,r1,#0xe            ;134
00007c  6081              STR      r1,[r0,#8]            ;134
00007e  e7e2              B        |L1.70|
                  |L1.128|
000080  2110              MOVS     r1,#0x10              ;140
000082  8181              STRH     r1,[r0,#0xc]          ;140
000084  81c1              STRH     r1,[r0,#0xe]          ;141
000086  4910              LDR      r1,|L1.200|
000088  311e              ADDS     r1,r1,#0x1e           ;142
00008a  6081              STR      r1,[r0,#8]            ;142
00008c  e7db              B        |L1.70|
                  |L1.142|
00008e  2120              MOVS     r1,#0x20              ;148
000090  8181              STRH     r1,[r0,#0xc]          ;148
000092  81c1              STRH     r1,[r0,#0xe]          ;149
000094  490c              LDR      r1,|L1.200|
000096  313e              ADDS     r1,r1,#0x3e           ;150
000098  6081              STR      r1,[r0,#8]            ;150
00009a  e7d4              B        |L1.70|
                  |L1.156|
00009c  2140              MOVS     r1,#0x40              ;156
00009e  8181              STRH     r1,[r0,#0xc]          ;156
0000a0  81c1              STRH     r1,[r0,#0xe]          ;157
0000a2  4909              LDR      r1,|L1.200|
0000a4  317e              ADDS     r1,r1,#0x7e           ;158
0000a6  6081              STR      r1,[r0,#8]            ;158
0000a8  e7cd              B        |L1.70|
                  |L1.170|
0000aa  2180              MOVS     r1,#0x80              ;164
0000ac  8181              STRH     r1,[r0,#0xc]          ;164
0000ae  81c1              STRH     r1,[r0,#0xe]          ;165
0000b0  4905              LDR      r1,|L1.200|
0000b2  31fe              ADDS     r1,r1,#0xfe           ;166
0000b4  6081              STR      r1,[r0,#8]            ;166
0000b6  e7c6              B        |L1.70|
                  |L1.184|
0000b8  8182              STRH     r2,[r0,#0xc]          ;172
0000ba  81c2              STRH     r2,[r0,#0xe]          ;173
0000bc  4903              LDR      r1,|L1.204|
0000be  6081              STR      r1,[r0,#8]            ;174
0000c0  e7c1              B        |L1.70|
;;;186    
                          ENDP

0000c2  0000              DCW      0x0000
                  |L1.196|
                          DCD      twiddleCoef_4096_q15
                  |L1.200|
                          DCD      armBitRevTable
                  |L1.204|
                          DCD      armBitRevTable+0x1fe

;*** Start embedded assembler ***

#line 1 "..\\..\\SRC\\CMSIS_DSP_4_5\\src\\TransformFunctions\\arm_cfft_radix2_init_q15.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___26_arm_cfft_radix2_init_q15_c_bce9836d____REV16|
#line 129 "..\\..\\SRC\\CMSIS_DSP_4_5\\inc\\core_cmInstr.h"
|__asm___26_arm_cfft_radix2_init_q15_c_bce9836d____REV16| PROC
#line 130

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___26_arm_cfft_radix2_init_q15_c_bce9836d____REVSH|
#line 144
|__asm___26_arm_cfft_radix2_init_q15_c_bce9836d____REVSH| PROC
#line 145

 revsh r0, r0
 bx lr
	ENDP
	AREA ||.rrx_text||, CODE
	THUMB
	EXPORT |__asm___26_arm_cfft_radix2_init_q15_c_bce9836d____RRX|
#line 300
|__asm___26_arm_cfft_radix2_init_q15_c_bce9836d____RRX| PROC
#line 301

 rrx r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
