// Seed: 3092839339
module module_0 (
    input uwire id_0,
    input wand  id_1,
    input wand  id_2,
    input wand  id_3,
    input tri0  id_4
);
  wire id_6;
  assign id_7 = id_4;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    input tri1 id_2,
    output wire id_3,
    input uwire id_4,
    input uwire id_5,
    output tri id_6,
    input uwire id_7,
    input uwire id_8,
    input supply1 id_9,
    input wire id_10,
    input wire id_11,
    output wire id_12,
    output uwire id_13,
    output supply1 id_14
);
  assign id_1 = -1;
  assign id_0 = id_9;
  id_16(
      id_0 && (id_14), -1
  );
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_5,
      id_5
  );
  assign modCall_1.type_1 = 0;
  wire id_17;
  assign id_6 = -1;
endmodule
