-- VHDL test case input
Output_pin <= transport Input_pin after 10 ns, 
                    not Input_pin after 20 ns;

