# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../sub_modules/accumulator_array.sv" \
"../../../../../../sub_modules/compute_core.sv" \
"../../../../../../sub_modules/data_setup.sv" \
"../../../../../../basic/shift_accumulator.sv" \
"../../../../../../sub_modules/ws_systolic_array.sv" \
"../../../../../../basic/ws_systolic_cell.sv" \
"../../../../../compute_core/tb_compute_core_timing.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
