-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reduce is
port (
    ap_ready : OUT STD_LOGIC;
    x_0_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
    x_1_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
    x_2_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
    x_3_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
    x_4_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
    x_5_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
    x_6_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
    x_7_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
    x_8_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
    x_9_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
    x_10_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
    x_11_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of reduce is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal x_1_V_read_cast_fu_154_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal x_0_V_read_cast_fu_158_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_s_fu_162_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_s_fu_174_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln746_fu_168_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_2_fu_182_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal x_3_V_read_cast_fu_146_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal x_2_V_read_cast_fu_150_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_1_fu_194_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_1_fu_206_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln746_1_fu_200_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_3_fu_214_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln746_1_fu_222_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln746_fu_190_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_4_fu_226_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_2_fu_232_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_5_V_read_cast_fu_138_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal x_4_V_read_cast_fu_142_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_fu_248_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_3_fu_260_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln746_2_fu_254_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_7_fu_268_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal x_7_V_read_cast_fu_130_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal x_6_V_read_cast_fu_134_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_fu_280_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_4_fu_292_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln746_3_fu_286_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_8_fu_300_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln746_3_fu_308_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln746_2_fu_276_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_9_fu_312_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_5_fu_318_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_11_fu_326_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_10_fu_240_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_12_fu_334_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_6_fu_340_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_9_V_read_cast_fu_122_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal x_8_V_read_cast_fu_126_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_13_fu_356_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_7_fu_368_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln746_4_fu_362_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_15_fu_376_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal x_11_V_read_cast_fu_114_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal x_10_V_read_cast_fu_118_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_14_fu_388_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_8_fu_400_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln746_5_fu_394_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_16_fu_408_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln746_5_fu_416_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln746_4_fu_384_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_17_fu_420_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_9_fu_426_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_18_fu_348_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_19_fu_434_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_fu_442_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_V_fu_446_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_fu_450_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_21_fu_464_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_11_fu_470_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_10_fu_456_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_1_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_26_fu_508_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_fu_516_p3 : STD_LOGIC_VECTOR (17 downto 0);


begin



    add_ln746_1_fu_200_p2 <= std_logic_vector(unsigned(x_2_V_read) + unsigned(x_3_V_read));
    add_ln746_2_fu_254_p2 <= std_logic_vector(unsigned(x_4_V_read) + unsigned(x_5_V_read));
    add_ln746_3_fu_286_p2 <= std_logic_vector(unsigned(x_6_V_read) + unsigned(x_7_V_read));
    add_ln746_4_fu_362_p2 <= std_logic_vector(unsigned(x_8_V_read) + unsigned(x_9_V_read));
    add_ln746_5_fu_394_p2 <= std_logic_vector(unsigned(x_10_V_read) + unsigned(x_11_V_read));
    add_ln746_fu_168_p2 <= std_logic_vector(unsigned(x_0_V_read) + unsigned(x_1_V_read));
    ap_ready <= ap_const_logic_1;
    ap_return <= 
        select_ln340_26_fu_508_p3 when (or_ln340_fu_502_p2(0) = '1') else 
        select_ln388_fu_516_p3;
        lhs_V_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_18_fu_348_p3),19));

    or_ln340_fu_502_p2 <= (xor_ln340_1_fu_496_p2 or p_Result_11_fu_470_p3);
    p_Result_10_fu_456_p3 <= ret_V_fu_450_p2(18 downto 18);
    p_Result_11_fu_470_p3 <= p_Val2_21_fu_464_p2(17 downto 17);
    p_Result_1_fu_206_p3 <= p_Val2_1_fu_194_p2(17 downto 17);
    p_Result_2_fu_232_p3 <= p_Val2_4_fu_226_p2(17 downto 17);
    p_Result_3_fu_260_p3 <= p_Val2_5_fu_248_p2(17 downto 17);
    p_Result_4_fu_292_p3 <= p_Val2_6_fu_280_p2(17 downto 17);
    p_Result_5_fu_318_p3 <= p_Val2_9_fu_312_p2(17 downto 17);
    p_Result_6_fu_340_p3 <= p_Val2_12_fu_334_p2(17 downto 17);
    p_Result_7_fu_368_p3 <= p_Val2_13_fu_356_p2(17 downto 17);
    p_Result_8_fu_400_p3 <= p_Val2_14_fu_388_p2(17 downto 17);
    p_Result_9_fu_426_p3 <= p_Val2_17_fu_420_p2(17 downto 17);
    p_Result_s_fu_174_p3 <= p_Val2_s_fu_162_p2(17 downto 17);
    p_Val2_10_fu_240_p3 <= 
        ap_const_lv18_1FFFF when (p_Result_2_fu_232_p3(0) = '1') else 
        p_Val2_4_fu_226_p2;
    p_Val2_11_fu_326_p3 <= 
        ap_const_lv18_1FFFF when (p_Result_5_fu_318_p3(0) = '1') else 
        p_Val2_9_fu_312_p2;
    p_Val2_12_fu_334_p2 <= std_logic_vector(unsigned(p_Val2_11_fu_326_p3) + unsigned(p_Val2_10_fu_240_p3));
    p_Val2_13_fu_356_p2 <= std_logic_vector(unsigned(x_9_V_read_cast_fu_122_p1) + unsigned(x_8_V_read_cast_fu_126_p1));
    p_Val2_14_fu_388_p2 <= std_logic_vector(unsigned(x_11_V_read_cast_fu_114_p1) + unsigned(x_10_V_read_cast_fu_118_p1));
    p_Val2_15_fu_376_p3 <= 
        ap_const_lv17_1FFFF when (p_Result_7_fu_368_p3(0) = '1') else 
        add_ln746_4_fu_362_p2;
    p_Val2_16_fu_408_p3 <= 
        ap_const_lv17_1FFFF when (p_Result_8_fu_400_p3(0) = '1') else 
        add_ln746_5_fu_394_p2;
    p_Val2_17_fu_420_p2 <= std_logic_vector(unsigned(zext_ln746_5_fu_416_p1) + unsigned(zext_ln746_4_fu_384_p1));
    p_Val2_18_fu_348_p3 <= 
        ap_const_lv18_1FFFF when (p_Result_6_fu_340_p3(0) = '1') else 
        p_Val2_12_fu_334_p2;
    p_Val2_19_fu_434_p3 <= 
        ap_const_lv18_1FFFF when (p_Result_9_fu_426_p3(0) = '1') else 
        p_Val2_17_fu_420_p2;
    p_Val2_1_fu_194_p2 <= std_logic_vector(unsigned(x_3_V_read_cast_fu_146_p1) + unsigned(x_2_V_read_cast_fu_150_p1));
    p_Val2_21_fu_464_p2 <= std_logic_vector(unsigned(p_Val2_19_fu_434_p3) + unsigned(p_Val2_18_fu_348_p3));
    p_Val2_2_fu_182_p3 <= 
        ap_const_lv17_1FFFF when (p_Result_s_fu_174_p3(0) = '1') else 
        add_ln746_fu_168_p2;
    p_Val2_3_fu_214_p3 <= 
        ap_const_lv17_1FFFF when (p_Result_1_fu_206_p3(0) = '1') else 
        add_ln746_1_fu_200_p2;
    p_Val2_4_fu_226_p2 <= std_logic_vector(unsigned(zext_ln746_1_fu_222_p1) + unsigned(zext_ln746_fu_190_p1));
    p_Val2_5_fu_248_p2 <= std_logic_vector(unsigned(x_5_V_read_cast_fu_138_p1) + unsigned(x_4_V_read_cast_fu_142_p1));
    p_Val2_6_fu_280_p2 <= std_logic_vector(unsigned(x_7_V_read_cast_fu_130_p1) + unsigned(x_6_V_read_cast_fu_134_p1));
    p_Val2_7_fu_268_p3 <= 
        ap_const_lv17_1FFFF when (p_Result_3_fu_260_p3(0) = '1') else 
        add_ln746_2_fu_254_p2;
    p_Val2_8_fu_300_p3 <= 
        ap_const_lv17_1FFFF when (p_Result_4_fu_292_p3(0) = '1') else 
        add_ln746_3_fu_286_p2;
    p_Val2_9_fu_312_p2 <= std_logic_vector(unsigned(zext_ln746_3_fu_308_p1) + unsigned(zext_ln746_2_fu_276_p1));
    p_Val2_s_fu_162_p2 <= std_logic_vector(unsigned(x_1_V_read_cast_fu_154_p1) + unsigned(x_0_V_read_cast_fu_158_p1));
    ret_V_fu_450_p2 <= std_logic_vector(signed(lhs_V_fu_442_p1) + signed(rhs_V_fu_446_p1));
    rhs_V_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_19_fu_434_p3),19));
    select_ln340_26_fu_508_p3 <= 
        ap_const_lv18_1FFFF when (xor_ln340_fu_490_p2(0) = '1') else 
        p_Val2_21_fu_464_p2;
    select_ln388_fu_516_p3 <= 
        ap_const_lv18_20000 when (underflow_fu_484_p2(0) = '1') else 
        p_Val2_21_fu_464_p2;
    underflow_fu_484_p2 <= (xor_ln786_fu_478_p2 and p_Result_10_fu_456_p3);
    x_0_V_read_cast_fu_158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_0_V_read),18));
    x_10_V_read_cast_fu_118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_10_V_read),18));
    x_11_V_read_cast_fu_114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_11_V_read),18));
    x_1_V_read_cast_fu_154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_1_V_read),18));
    x_2_V_read_cast_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_2_V_read),18));
    x_3_V_read_cast_fu_146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_3_V_read),18));
    x_4_V_read_cast_fu_142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_4_V_read),18));
    x_5_V_read_cast_fu_138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_5_V_read),18));
    x_6_V_read_cast_fu_134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_6_V_read),18));
    x_7_V_read_cast_fu_130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_7_V_read),18));
    x_8_V_read_cast_fu_126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_8_V_read),18));
    x_9_V_read_cast_fu_122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_9_V_read),18));
    xor_ln340_1_fu_496_p2 <= (p_Result_10_fu_456_p3 xor ap_const_lv1_1);
    xor_ln340_fu_490_p2 <= (p_Result_11_fu_470_p3 xor p_Result_10_fu_456_p3);
    xor_ln786_fu_478_p2 <= (p_Result_11_fu_470_p3 xor ap_const_lv1_1);
    zext_ln746_1_fu_222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_3_fu_214_p3),18));
    zext_ln746_2_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_7_fu_268_p3),18));
    zext_ln746_3_fu_308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_8_fu_300_p3),18));
    zext_ln746_4_fu_384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_15_fu_376_p3),18));
    zext_ln746_5_fu_416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_16_fu_408_p3),18));
    zext_ln746_fu_190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_2_fu_182_p3),18));
end behav;
