$comment
	File created using the following command:
		vcd file lab3_3.msim.vcd -direction
$end
$date
	Thu Oct 07 15:09:56 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab3_3_vlg_vec_tst $end
$var reg 2 ! sw10 [1:0] $end
$var reg 2 " sw32 [1:0] $end
$var reg 2 # sw54 [1:0] $end
$var wire 1 $ led10 [1] $end
$var wire 1 % led10 [0] $end
$var wire 1 & led32 [1] $end
$var wire 1 ' led32 [0] $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / led10[0]~output_o $end
$var wire 1 0 led10[1]~output_o $end
$var wire 1 1 led32[0]~output_o $end
$var wire 1 2 led32[1]~output_o $end
$var wire 1 3 sw10[0]~input_o $end
$var wire 1 4 sw10[1]~input_o $end
$var wire 1 5 sw54[0]~input_o $end
$var wire 1 6 sw54[1]~input_o $end
$var wire 1 7 Equal2~0_combout $end
$var wire 1 8 sw32[0]~input_o $end
$var wire 1 9 sw32[1]~input_o $end
$var wire 1 : Equal1~0_combout $end
$var wire 1 ; Selector1~0_combout $end
$var wire 1 < Selector1~1_combout $end
$var wire 1 = Selector1~2_combout $end
$var wire 1 > Selector1~3_combout $end
$var wire 1 ? Selector0~0_combout $end
$var wire 1 @ Selector0~1_combout $end
$var wire 1 A Selector2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
b0 #
0%
0$
1'
1&
x(
0)
1*
x+
1,
1-
1.
0/
00
11
12
03
04
05
06
17
08
09
1:
0;
0<
0=
0>
0?
0@
0A
$end
#200000
b1 !
b10 "
b11 "
b10 #
b11 #
15
16
18
19
13
0(
07
1<
1;
1?
1A
1>
1@
01
1/
10
0'
1%
1$
#400000
b11 !
b10 !
b10 "
b1 #
06
08
03
14
1(
0:
0<
0;
0>
0/
0%
#600000
b0 "
b0 #
b11 !
b1 "
b10 #
13
05
16
18
09
0(
1<
1;
0?
1=
1>
0@
02
1/
00
0&
1%
0$
1@
0>
10
0/
1$
0%
#800000
b1 !
b11 "
b11 #
b0 !
b10 "
15
08
19
03
04
1(
0;
1?
1>
1/
1%
#1000000
