---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 97
      num_constraints: 98
      at: b47e9cbda8dfb5d0289599b1c7636607840428deb16b34b21b7168c19c294e25
      bt: ee23ff142a430eb10b3a6cf29396cc9c0468112b952a5134a35453388cb2171c
      ct: fdaa3691fc0f366609556cfa3a1bcba0814abb775176be4fd24803803a16e433
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v3, v2"
      - "  add &v4, v3, 5"
      - "  store &v3, v4"
      - "  eq &v5, v3, 8"
      - "  retn v5"
      - "decl f1: <6>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f2: <7>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f3: <8>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f4: <9>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f5: <10>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f6: <11>"
      - "  retn false"
      - "decl f7: <12>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f8: <13>"
      - "  retn false"
      - "decl f9: <14>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f10: <15>"
      - "  retn 'a'"
      - "decl f11: <16>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f12: <17>"
      - "  retn 'a'"
      - "decl f13: <18>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f14: <19>"
      - "  retn []"
      - "decl f15: <20>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f16: <21>"
      - "  retn []"
      - "decl f17: <22>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f18: <23>"
      - "  retn []group"
      - "decl f19: <24>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f20: <25>"
      - "  retn []group"
      - "decl f21: <26>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f22: <27>"
      - "  retn 0"
      - "decl f23: <28>"
      - "  retn [0]"
      - "decl f24: <29>"
      - "  retn 0"
      - "decl f25: <30>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f26: <31>"
      - "  retn 0"
      - "decl f27: <32>"
      - "  retn [0, 0]"
      - "decl f28: <33>"
      - "  retn 0"
      - "decl f29: <34>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f30: <35>"
      - "  retn 0"
      - "decl f31: <36>"
      - "  retn [0, 0, 0, 0]"
      - "decl f32: <37>"
      - "  retn 0"
      - "decl f33: <38>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f34: <39>"
      - "  retn 0"
      - "decl f35: <40>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f36: <41>"
      - "  retn 0"
      - "decl f37: <42>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f38: <43>"
      - "  retn 0"
      - "decl f39: <44>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f40: <45>"
      - "  retn 0"
      - "decl f41: <46>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f42: <47>"
      - "  retn 0"
      - "decl f43: <48>"
      - "  retn [0]"
      - "decl f44: <49>"
      - "  retn 0"
      - "decl f45: <50>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f46: <51>"
      - "  retn 0"
      - "decl f47: <52>"
      - "  retn [0, 0]"
      - "decl f48: <53>"
      - "  retn 0"
      - "decl f49: <54>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f50: <55>"
      - "  retn 0"
      - "decl f51: <56>"
      - "  retn [0, 0, 0, 0]"
      - "decl f52: <57>"
      - "  retn 0"
      - "decl f53: <58>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f54: <59>"
      - "  retn 0"
      - "decl f55: <60>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f56: <61>"
      - "  retn 0"
      - "decl f57: <62>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f58: <63>"
      - "  retn 0"
      - "decl f59: <64>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f60: <65>"
      - "  retn 0"
      - ""
    output:
      - input_file: inputs/u32_3.in
        output:
          registers:
            a:
              type: bool
              value: "true"
    initial_ast: 6e3b6f558b3be1eed5682a89c2e9569aa80eb03fdd6b9a31c6ba28d244348c85
    imports_resolved_ast: d8d722d0c2b9654ed21cc960ea22a72efde4bb1037afb3a8bc1b7b74af0c8edc
    canonicalized_ast: 40653468565417f02c9c231af1eccae68b9b24156daf2a89f01f16a937544da9
    type_inferenced_ast: ab03bdb1ae4625d1b2d8bbe4f1a53f8920c85f18692f48ce86977aca3ee69c97
