// Seed: 4056884253
module module_0 (
    id_1
);
  input wire id_1;
  reg id_2, id_3, id_4;
  supply0 id_6, id_7;
  initial id_3 <= -1;
  id_8(
      id_3, id_7 + -1'h0
  );
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8, id_9, id_10;
  id_11(
      -1, 1'd0
  );
  wire id_12;
  module_0 modCall_1 (id_8);
endmodule
