
Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df6c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000544  0800e030  0800e030  0000f030  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e574  0800e574  000101dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800e574  0800e574  000101dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e574  0800e574  000101dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e574  0800e574  0000f574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e578  0800e578  0000f578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800e57c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000076c  200001dc  0800e758  000101dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000948  0800e758  00010948  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000101dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000261cb  00000000  00000000  00010204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000061f2  00000000  00000000  000363cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00012e7d  00000000  00000000  0003c5c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014e0  00000000  00000000  0004f440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000195a  00000000  00000000  00050920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001afdb  00000000  00000000  0005227a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00040a05  00000000  00000000  0006d255  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007b5d6  00000000  00000000  000adc5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00129230  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004830  00000000  00000000  00129274  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006f  00000000  00000000  0012daa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800e014 	.word	0x0800e014

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	0800e014 	.word	0x0800e014

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__gnu_thumb1_case_uhi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5a09      	ldrh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	@ 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	@ 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	@ 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f001 fe4d 	bl	80020f0 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f001 fd8d 	bl	8001f80 <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fe3f 	bl	80020f0 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fe35 	bl	80020f0 <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fdb7 	bl	8002008 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f001 fdad 	bl	8002008 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)

080004bc <__aeabi_cfrcmple>:
 80004bc:	4684      	mov	ip, r0
 80004be:	0008      	movs	r0, r1
 80004c0:	4661      	mov	r1, ip
 80004c2:	e7ff      	b.n	80004c4 <__aeabi_cfcmpeq>

080004c4 <__aeabi_cfcmpeq>:
 80004c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c6:	f000 fb55 	bl	8000b74 <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d401      	bmi.n	80004d2 <__aeabi_cfcmpeq+0xe>
 80004ce:	2100      	movs	r1, #0
 80004d0:	42c8      	cmn	r0, r1
 80004d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d4 <__aeabi_fcmpeq>:
 80004d4:	b510      	push	{r4, lr}
 80004d6:	f000 fad5 	bl	8000a84 <__eqsf2>
 80004da:	4240      	negs	r0, r0
 80004dc:	3001      	adds	r0, #1
 80004de:	bd10      	pop	{r4, pc}

080004e0 <__aeabi_fcmplt>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fb47 	bl	8000b74 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	db01      	blt.n	80004ee <__aeabi_fcmplt+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmple>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fb3d 	bl	8000b74 <__lesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dd01      	ble.n	8000502 <__aeabi_fcmple+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpgt>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fae3 	bl	8000ad4 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	dc01      	bgt.n	8000516 <__aeabi_fcmpgt+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_fcmpge>:
 800051c:	b510      	push	{r4, lr}
 800051e:	f000 fad9 	bl	8000ad4 <__gesf2>
 8000522:	2800      	cmp	r0, #0
 8000524:	da01      	bge.n	800052a <__aeabi_fcmpge+0xe>
 8000526:	2000      	movs	r0, #0
 8000528:	bd10      	pop	{r4, pc}
 800052a:	2001      	movs	r0, #1
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			@ (mov r8, r8)

08000530 <__aeabi_fadd>:
 8000530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000532:	46ce      	mov	lr, r9
 8000534:	4647      	mov	r7, r8
 8000536:	0243      	lsls	r3, r0, #9
 8000538:	0a5a      	lsrs	r2, r3, #9
 800053a:	024e      	lsls	r6, r1, #9
 800053c:	0045      	lsls	r5, r0, #1
 800053e:	0fc4      	lsrs	r4, r0, #31
 8000540:	0048      	lsls	r0, r1, #1
 8000542:	4691      	mov	r9, r2
 8000544:	0e2d      	lsrs	r5, r5, #24
 8000546:	0a72      	lsrs	r2, r6, #9
 8000548:	0e00      	lsrs	r0, r0, #24
 800054a:	4694      	mov	ip, r2
 800054c:	b580      	push	{r7, lr}
 800054e:	099b      	lsrs	r3, r3, #6
 8000550:	0fc9      	lsrs	r1, r1, #31
 8000552:	09b6      	lsrs	r6, r6, #6
 8000554:	1a2a      	subs	r2, r5, r0
 8000556:	428c      	cmp	r4, r1
 8000558:	d021      	beq.n	800059e <__aeabi_fadd+0x6e>
 800055a:	2a00      	cmp	r2, #0
 800055c:	dd0d      	ble.n	800057a <__aeabi_fadd+0x4a>
 800055e:	2800      	cmp	r0, #0
 8000560:	d12d      	bne.n	80005be <__aeabi_fadd+0x8e>
 8000562:	2e00      	cmp	r6, #0
 8000564:	d100      	bne.n	8000568 <__aeabi_fadd+0x38>
 8000566:	e08d      	b.n	8000684 <__aeabi_fadd+0x154>
 8000568:	1e51      	subs	r1, r2, #1
 800056a:	2a01      	cmp	r2, #1
 800056c:	d100      	bne.n	8000570 <__aeabi_fadd+0x40>
 800056e:	e11d      	b.n	80007ac <__aeabi_fadd+0x27c>
 8000570:	2aff      	cmp	r2, #255	@ 0xff
 8000572:	d100      	bne.n	8000576 <__aeabi_fadd+0x46>
 8000574:	e0ab      	b.n	80006ce <__aeabi_fadd+0x19e>
 8000576:	000a      	movs	r2, r1
 8000578:	e027      	b.n	80005ca <__aeabi_fadd+0x9a>
 800057a:	2a00      	cmp	r2, #0
 800057c:	d04d      	beq.n	800061a <__aeabi_fadd+0xea>
 800057e:	1b42      	subs	r2, r0, r5
 8000580:	2d00      	cmp	r5, #0
 8000582:	d000      	beq.n	8000586 <__aeabi_fadd+0x56>
 8000584:	e0cc      	b.n	8000720 <__aeabi_fadd+0x1f0>
 8000586:	2b00      	cmp	r3, #0
 8000588:	d100      	bne.n	800058c <__aeabi_fadd+0x5c>
 800058a:	e079      	b.n	8000680 <__aeabi_fadd+0x150>
 800058c:	1e54      	subs	r4, r2, #1
 800058e:	2a01      	cmp	r2, #1
 8000590:	d100      	bne.n	8000594 <__aeabi_fadd+0x64>
 8000592:	e128      	b.n	80007e6 <__aeabi_fadd+0x2b6>
 8000594:	2aff      	cmp	r2, #255	@ 0xff
 8000596:	d100      	bne.n	800059a <__aeabi_fadd+0x6a>
 8000598:	e097      	b.n	80006ca <__aeabi_fadd+0x19a>
 800059a:	0022      	movs	r2, r4
 800059c:	e0c5      	b.n	800072a <__aeabi_fadd+0x1fa>
 800059e:	2a00      	cmp	r2, #0
 80005a0:	dc00      	bgt.n	80005a4 <__aeabi_fadd+0x74>
 80005a2:	e096      	b.n	80006d2 <__aeabi_fadd+0x1a2>
 80005a4:	2800      	cmp	r0, #0
 80005a6:	d04f      	beq.n	8000648 <__aeabi_fadd+0x118>
 80005a8:	2dff      	cmp	r5, #255	@ 0xff
 80005aa:	d100      	bne.n	80005ae <__aeabi_fadd+0x7e>
 80005ac:	e08f      	b.n	80006ce <__aeabi_fadd+0x19e>
 80005ae:	2180      	movs	r1, #128	@ 0x80
 80005b0:	04c9      	lsls	r1, r1, #19
 80005b2:	430e      	orrs	r6, r1
 80005b4:	2a1b      	cmp	r2, #27
 80005b6:	dd51      	ble.n	800065c <__aeabi_fadd+0x12c>
 80005b8:	002a      	movs	r2, r5
 80005ba:	3301      	adds	r3, #1
 80005bc:	e018      	b.n	80005f0 <__aeabi_fadd+0xc0>
 80005be:	2dff      	cmp	r5, #255	@ 0xff
 80005c0:	d100      	bne.n	80005c4 <__aeabi_fadd+0x94>
 80005c2:	e084      	b.n	80006ce <__aeabi_fadd+0x19e>
 80005c4:	2180      	movs	r1, #128	@ 0x80
 80005c6:	04c9      	lsls	r1, r1, #19
 80005c8:	430e      	orrs	r6, r1
 80005ca:	2101      	movs	r1, #1
 80005cc:	2a1b      	cmp	r2, #27
 80005ce:	dc08      	bgt.n	80005e2 <__aeabi_fadd+0xb2>
 80005d0:	0031      	movs	r1, r6
 80005d2:	2020      	movs	r0, #32
 80005d4:	40d1      	lsrs	r1, r2
 80005d6:	1a82      	subs	r2, r0, r2
 80005d8:	4096      	lsls	r6, r2
 80005da:	0032      	movs	r2, r6
 80005dc:	1e50      	subs	r0, r2, #1
 80005de:	4182      	sbcs	r2, r0
 80005e0:	4311      	orrs	r1, r2
 80005e2:	1a5b      	subs	r3, r3, r1
 80005e4:	015a      	lsls	r2, r3, #5
 80005e6:	d459      	bmi.n	800069c <__aeabi_fadd+0x16c>
 80005e8:	2107      	movs	r1, #7
 80005ea:	002a      	movs	r2, r5
 80005ec:	4019      	ands	r1, r3
 80005ee:	d049      	beq.n	8000684 <__aeabi_fadd+0x154>
 80005f0:	210f      	movs	r1, #15
 80005f2:	4019      	ands	r1, r3
 80005f4:	2904      	cmp	r1, #4
 80005f6:	d000      	beq.n	80005fa <__aeabi_fadd+0xca>
 80005f8:	3304      	adds	r3, #4
 80005fa:	0159      	lsls	r1, r3, #5
 80005fc:	d542      	bpl.n	8000684 <__aeabi_fadd+0x154>
 80005fe:	1c50      	adds	r0, r2, #1
 8000600:	2afe      	cmp	r2, #254	@ 0xfe
 8000602:	d03a      	beq.n	800067a <__aeabi_fadd+0x14a>
 8000604:	019b      	lsls	r3, r3, #6
 8000606:	b2c0      	uxtb	r0, r0
 8000608:	0a5b      	lsrs	r3, r3, #9
 800060a:	05c0      	lsls	r0, r0, #23
 800060c:	4318      	orrs	r0, r3
 800060e:	07e4      	lsls	r4, r4, #31
 8000610:	4320      	orrs	r0, r4
 8000612:	bcc0      	pop	{r6, r7}
 8000614:	46b9      	mov	r9, r7
 8000616:	46b0      	mov	r8, r6
 8000618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800061a:	20fe      	movs	r0, #254	@ 0xfe
 800061c:	4680      	mov	r8, r0
 800061e:	1c6f      	adds	r7, r5, #1
 8000620:	0038      	movs	r0, r7
 8000622:	4647      	mov	r7, r8
 8000624:	4207      	tst	r7, r0
 8000626:	d000      	beq.n	800062a <__aeabi_fadd+0xfa>
 8000628:	e08e      	b.n	8000748 <__aeabi_fadd+0x218>
 800062a:	2d00      	cmp	r5, #0
 800062c:	d000      	beq.n	8000630 <__aeabi_fadd+0x100>
 800062e:	e0b4      	b.n	800079a <__aeabi_fadd+0x26a>
 8000630:	2b00      	cmp	r3, #0
 8000632:	d100      	bne.n	8000636 <__aeabi_fadd+0x106>
 8000634:	e0db      	b.n	80007ee <__aeabi_fadd+0x2be>
 8000636:	2e00      	cmp	r6, #0
 8000638:	d06c      	beq.n	8000714 <__aeabi_fadd+0x1e4>
 800063a:	1b98      	subs	r0, r3, r6
 800063c:	0145      	lsls	r5, r0, #5
 800063e:	d400      	bmi.n	8000642 <__aeabi_fadd+0x112>
 8000640:	e0f7      	b.n	8000832 <__aeabi_fadd+0x302>
 8000642:	000c      	movs	r4, r1
 8000644:	1af3      	subs	r3, r6, r3
 8000646:	e03d      	b.n	80006c4 <__aeabi_fadd+0x194>
 8000648:	2e00      	cmp	r6, #0
 800064a:	d01b      	beq.n	8000684 <__aeabi_fadd+0x154>
 800064c:	1e51      	subs	r1, r2, #1
 800064e:	2a01      	cmp	r2, #1
 8000650:	d100      	bne.n	8000654 <__aeabi_fadd+0x124>
 8000652:	e082      	b.n	800075a <__aeabi_fadd+0x22a>
 8000654:	2aff      	cmp	r2, #255	@ 0xff
 8000656:	d03a      	beq.n	80006ce <__aeabi_fadd+0x19e>
 8000658:	000a      	movs	r2, r1
 800065a:	e7ab      	b.n	80005b4 <__aeabi_fadd+0x84>
 800065c:	0031      	movs	r1, r6
 800065e:	2020      	movs	r0, #32
 8000660:	40d1      	lsrs	r1, r2
 8000662:	1a82      	subs	r2, r0, r2
 8000664:	4096      	lsls	r6, r2
 8000666:	0032      	movs	r2, r6
 8000668:	1e50      	subs	r0, r2, #1
 800066a:	4182      	sbcs	r2, r0
 800066c:	430a      	orrs	r2, r1
 800066e:	189b      	adds	r3, r3, r2
 8000670:	015a      	lsls	r2, r3, #5
 8000672:	d5b9      	bpl.n	80005e8 <__aeabi_fadd+0xb8>
 8000674:	1c6a      	adds	r2, r5, #1
 8000676:	2dfe      	cmp	r5, #254	@ 0xfe
 8000678:	d175      	bne.n	8000766 <__aeabi_fadd+0x236>
 800067a:	20ff      	movs	r0, #255	@ 0xff
 800067c:	2300      	movs	r3, #0
 800067e:	e7c4      	b.n	800060a <__aeabi_fadd+0xda>
 8000680:	000c      	movs	r4, r1
 8000682:	0033      	movs	r3, r6
 8000684:	08db      	lsrs	r3, r3, #3
 8000686:	2aff      	cmp	r2, #255	@ 0xff
 8000688:	d146      	bne.n	8000718 <__aeabi_fadd+0x1e8>
 800068a:	2b00      	cmp	r3, #0
 800068c:	d0f5      	beq.n	800067a <__aeabi_fadd+0x14a>
 800068e:	2280      	movs	r2, #128	@ 0x80
 8000690:	03d2      	lsls	r2, r2, #15
 8000692:	4313      	orrs	r3, r2
 8000694:	025b      	lsls	r3, r3, #9
 8000696:	20ff      	movs	r0, #255	@ 0xff
 8000698:	0a5b      	lsrs	r3, r3, #9
 800069a:	e7b6      	b.n	800060a <__aeabi_fadd+0xda>
 800069c:	019f      	lsls	r7, r3, #6
 800069e:	09bf      	lsrs	r7, r7, #6
 80006a0:	0038      	movs	r0, r7
 80006a2:	f002 fcab 	bl	8002ffc <__clzsi2>
 80006a6:	3805      	subs	r0, #5
 80006a8:	4087      	lsls	r7, r0
 80006aa:	4285      	cmp	r5, r0
 80006ac:	dc24      	bgt.n	80006f8 <__aeabi_fadd+0x1c8>
 80006ae:	003b      	movs	r3, r7
 80006b0:	2120      	movs	r1, #32
 80006b2:	1b42      	subs	r2, r0, r5
 80006b4:	3201      	adds	r2, #1
 80006b6:	40d3      	lsrs	r3, r2
 80006b8:	1a8a      	subs	r2, r1, r2
 80006ba:	4097      	lsls	r7, r2
 80006bc:	1e7a      	subs	r2, r7, #1
 80006be:	4197      	sbcs	r7, r2
 80006c0:	2200      	movs	r2, #0
 80006c2:	433b      	orrs	r3, r7
 80006c4:	0759      	lsls	r1, r3, #29
 80006c6:	d193      	bne.n	80005f0 <__aeabi_fadd+0xc0>
 80006c8:	e797      	b.n	80005fa <__aeabi_fadd+0xca>
 80006ca:	000c      	movs	r4, r1
 80006cc:	0033      	movs	r3, r6
 80006ce:	08db      	lsrs	r3, r3, #3
 80006d0:	e7db      	b.n	800068a <__aeabi_fadd+0x15a>
 80006d2:	2a00      	cmp	r2, #0
 80006d4:	d014      	beq.n	8000700 <__aeabi_fadd+0x1d0>
 80006d6:	1b42      	subs	r2, r0, r5
 80006d8:	2d00      	cmp	r5, #0
 80006da:	d14b      	bne.n	8000774 <__aeabi_fadd+0x244>
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d0d0      	beq.n	8000682 <__aeabi_fadd+0x152>
 80006e0:	1e51      	subs	r1, r2, #1
 80006e2:	2a01      	cmp	r2, #1
 80006e4:	d100      	bne.n	80006e8 <__aeabi_fadd+0x1b8>
 80006e6:	e09e      	b.n	8000826 <__aeabi_fadd+0x2f6>
 80006e8:	2aff      	cmp	r2, #255	@ 0xff
 80006ea:	d0ef      	beq.n	80006cc <__aeabi_fadd+0x19c>
 80006ec:	000a      	movs	r2, r1
 80006ee:	2a1b      	cmp	r2, #27
 80006f0:	dd5f      	ble.n	80007b2 <__aeabi_fadd+0x282>
 80006f2:	0002      	movs	r2, r0
 80006f4:	1c73      	adds	r3, r6, #1
 80006f6:	e77b      	b.n	80005f0 <__aeabi_fadd+0xc0>
 80006f8:	4b50      	ldr	r3, [pc, #320]	@ (800083c <__aeabi_fadd+0x30c>)
 80006fa:	1a2a      	subs	r2, r5, r0
 80006fc:	403b      	ands	r3, r7
 80006fe:	e7e1      	b.n	80006c4 <__aeabi_fadd+0x194>
 8000700:	21fe      	movs	r1, #254	@ 0xfe
 8000702:	1c6a      	adds	r2, r5, #1
 8000704:	4211      	tst	r1, r2
 8000706:	d13b      	bne.n	8000780 <__aeabi_fadd+0x250>
 8000708:	2d00      	cmp	r5, #0
 800070a:	d15d      	bne.n	80007c8 <__aeabi_fadd+0x298>
 800070c:	2b00      	cmp	r3, #0
 800070e:	d07f      	beq.n	8000810 <__aeabi_fadd+0x2e0>
 8000710:	2e00      	cmp	r6, #0
 8000712:	d17f      	bne.n	8000814 <__aeabi_fadd+0x2e4>
 8000714:	2200      	movs	r2, #0
 8000716:	08db      	lsrs	r3, r3, #3
 8000718:	025b      	lsls	r3, r3, #9
 800071a:	0a5b      	lsrs	r3, r3, #9
 800071c:	b2d0      	uxtb	r0, r2
 800071e:	e774      	b.n	800060a <__aeabi_fadd+0xda>
 8000720:	28ff      	cmp	r0, #255	@ 0xff
 8000722:	d0d2      	beq.n	80006ca <__aeabi_fadd+0x19a>
 8000724:	2480      	movs	r4, #128	@ 0x80
 8000726:	04e4      	lsls	r4, r4, #19
 8000728:	4323      	orrs	r3, r4
 800072a:	2401      	movs	r4, #1
 800072c:	2a1b      	cmp	r2, #27
 800072e:	dc07      	bgt.n	8000740 <__aeabi_fadd+0x210>
 8000730:	001c      	movs	r4, r3
 8000732:	2520      	movs	r5, #32
 8000734:	40d4      	lsrs	r4, r2
 8000736:	1aaa      	subs	r2, r5, r2
 8000738:	4093      	lsls	r3, r2
 800073a:	1e5a      	subs	r2, r3, #1
 800073c:	4193      	sbcs	r3, r2
 800073e:	431c      	orrs	r4, r3
 8000740:	1b33      	subs	r3, r6, r4
 8000742:	0005      	movs	r5, r0
 8000744:	000c      	movs	r4, r1
 8000746:	e74d      	b.n	80005e4 <__aeabi_fadd+0xb4>
 8000748:	1b9f      	subs	r7, r3, r6
 800074a:	017a      	lsls	r2, r7, #5
 800074c:	d422      	bmi.n	8000794 <__aeabi_fadd+0x264>
 800074e:	2f00      	cmp	r7, #0
 8000750:	d1a6      	bne.n	80006a0 <__aeabi_fadd+0x170>
 8000752:	2400      	movs	r4, #0
 8000754:	2000      	movs	r0, #0
 8000756:	2300      	movs	r3, #0
 8000758:	e757      	b.n	800060a <__aeabi_fadd+0xda>
 800075a:	199b      	adds	r3, r3, r6
 800075c:	2501      	movs	r5, #1
 800075e:	3201      	adds	r2, #1
 8000760:	0159      	lsls	r1, r3, #5
 8000762:	d400      	bmi.n	8000766 <__aeabi_fadd+0x236>
 8000764:	e740      	b.n	80005e8 <__aeabi_fadd+0xb8>
 8000766:	2101      	movs	r1, #1
 8000768:	4835      	ldr	r0, [pc, #212]	@ (8000840 <__aeabi_fadd+0x310>)
 800076a:	4019      	ands	r1, r3
 800076c:	085b      	lsrs	r3, r3, #1
 800076e:	4003      	ands	r3, r0
 8000770:	430b      	orrs	r3, r1
 8000772:	e7a7      	b.n	80006c4 <__aeabi_fadd+0x194>
 8000774:	28ff      	cmp	r0, #255	@ 0xff
 8000776:	d0a9      	beq.n	80006cc <__aeabi_fadd+0x19c>
 8000778:	2180      	movs	r1, #128	@ 0x80
 800077a:	04c9      	lsls	r1, r1, #19
 800077c:	430b      	orrs	r3, r1
 800077e:	e7b6      	b.n	80006ee <__aeabi_fadd+0x1be>
 8000780:	2aff      	cmp	r2, #255	@ 0xff
 8000782:	d100      	bne.n	8000786 <__aeabi_fadd+0x256>
 8000784:	e779      	b.n	800067a <__aeabi_fadd+0x14a>
 8000786:	199b      	adds	r3, r3, r6
 8000788:	085b      	lsrs	r3, r3, #1
 800078a:	0759      	lsls	r1, r3, #29
 800078c:	d000      	beq.n	8000790 <__aeabi_fadd+0x260>
 800078e:	e72f      	b.n	80005f0 <__aeabi_fadd+0xc0>
 8000790:	08db      	lsrs	r3, r3, #3
 8000792:	e7c1      	b.n	8000718 <__aeabi_fadd+0x1e8>
 8000794:	000c      	movs	r4, r1
 8000796:	1af7      	subs	r7, r6, r3
 8000798:	e782      	b.n	80006a0 <__aeabi_fadd+0x170>
 800079a:	2b00      	cmp	r3, #0
 800079c:	d12c      	bne.n	80007f8 <__aeabi_fadd+0x2c8>
 800079e:	2e00      	cmp	r6, #0
 80007a0:	d193      	bne.n	80006ca <__aeabi_fadd+0x19a>
 80007a2:	2380      	movs	r3, #128	@ 0x80
 80007a4:	2400      	movs	r4, #0
 80007a6:	20ff      	movs	r0, #255	@ 0xff
 80007a8:	03db      	lsls	r3, r3, #15
 80007aa:	e72e      	b.n	800060a <__aeabi_fadd+0xda>
 80007ac:	2501      	movs	r5, #1
 80007ae:	1b9b      	subs	r3, r3, r6
 80007b0:	e718      	b.n	80005e4 <__aeabi_fadd+0xb4>
 80007b2:	0019      	movs	r1, r3
 80007b4:	2520      	movs	r5, #32
 80007b6:	40d1      	lsrs	r1, r2
 80007b8:	1aaa      	subs	r2, r5, r2
 80007ba:	4093      	lsls	r3, r2
 80007bc:	1e5a      	subs	r2, r3, #1
 80007be:	4193      	sbcs	r3, r2
 80007c0:	430b      	orrs	r3, r1
 80007c2:	0005      	movs	r5, r0
 80007c4:	199b      	adds	r3, r3, r6
 80007c6:	e753      	b.n	8000670 <__aeabi_fadd+0x140>
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d100      	bne.n	80007ce <__aeabi_fadd+0x29e>
 80007cc:	e77e      	b.n	80006cc <__aeabi_fadd+0x19c>
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	d100      	bne.n	80007d4 <__aeabi_fadd+0x2a4>
 80007d2:	e77c      	b.n	80006ce <__aeabi_fadd+0x19e>
 80007d4:	2280      	movs	r2, #128	@ 0x80
 80007d6:	03d2      	lsls	r2, r2, #15
 80007d8:	4591      	cmp	r9, r2
 80007da:	d302      	bcc.n	80007e2 <__aeabi_fadd+0x2b2>
 80007dc:	4594      	cmp	ip, r2
 80007de:	d200      	bcs.n	80007e2 <__aeabi_fadd+0x2b2>
 80007e0:	0033      	movs	r3, r6
 80007e2:	08db      	lsrs	r3, r3, #3
 80007e4:	e753      	b.n	800068e <__aeabi_fadd+0x15e>
 80007e6:	000c      	movs	r4, r1
 80007e8:	1af3      	subs	r3, r6, r3
 80007ea:	3501      	adds	r5, #1
 80007ec:	e6fa      	b.n	80005e4 <__aeabi_fadd+0xb4>
 80007ee:	2e00      	cmp	r6, #0
 80007f0:	d0af      	beq.n	8000752 <__aeabi_fadd+0x222>
 80007f2:	000c      	movs	r4, r1
 80007f4:	0033      	movs	r3, r6
 80007f6:	e78d      	b.n	8000714 <__aeabi_fadd+0x1e4>
 80007f8:	2e00      	cmp	r6, #0
 80007fa:	d100      	bne.n	80007fe <__aeabi_fadd+0x2ce>
 80007fc:	e767      	b.n	80006ce <__aeabi_fadd+0x19e>
 80007fe:	2280      	movs	r2, #128	@ 0x80
 8000800:	03d2      	lsls	r2, r2, #15
 8000802:	4591      	cmp	r9, r2
 8000804:	d3ed      	bcc.n	80007e2 <__aeabi_fadd+0x2b2>
 8000806:	4594      	cmp	ip, r2
 8000808:	d2eb      	bcs.n	80007e2 <__aeabi_fadd+0x2b2>
 800080a:	000c      	movs	r4, r1
 800080c:	0033      	movs	r3, r6
 800080e:	e7e8      	b.n	80007e2 <__aeabi_fadd+0x2b2>
 8000810:	0033      	movs	r3, r6
 8000812:	e77f      	b.n	8000714 <__aeabi_fadd+0x1e4>
 8000814:	199b      	adds	r3, r3, r6
 8000816:	2200      	movs	r2, #0
 8000818:	0159      	lsls	r1, r3, #5
 800081a:	d5b9      	bpl.n	8000790 <__aeabi_fadd+0x260>
 800081c:	4a07      	ldr	r2, [pc, #28]	@ (800083c <__aeabi_fadd+0x30c>)
 800081e:	4013      	ands	r3, r2
 8000820:	08db      	lsrs	r3, r3, #3
 8000822:	2201      	movs	r2, #1
 8000824:	e778      	b.n	8000718 <__aeabi_fadd+0x1e8>
 8000826:	199b      	adds	r3, r3, r6
 8000828:	3201      	adds	r2, #1
 800082a:	3501      	adds	r5, #1
 800082c:	0159      	lsls	r1, r3, #5
 800082e:	d49a      	bmi.n	8000766 <__aeabi_fadd+0x236>
 8000830:	e6da      	b.n	80005e8 <__aeabi_fadd+0xb8>
 8000832:	1e03      	subs	r3, r0, #0
 8000834:	d08d      	beq.n	8000752 <__aeabi_fadd+0x222>
 8000836:	08db      	lsrs	r3, r3, #3
 8000838:	e76e      	b.n	8000718 <__aeabi_fadd+0x1e8>
 800083a:	46c0      	nop			@ (mov r8, r8)
 800083c:	fbffffff 	.word	0xfbffffff
 8000840:	7dffffff 	.word	0x7dffffff

08000844 <__aeabi_fdiv>:
 8000844:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000846:	464f      	mov	r7, r9
 8000848:	4646      	mov	r6, r8
 800084a:	46d6      	mov	lr, sl
 800084c:	0244      	lsls	r4, r0, #9
 800084e:	b5c0      	push	{r6, r7, lr}
 8000850:	0047      	lsls	r7, r0, #1
 8000852:	1c0e      	adds	r6, r1, #0
 8000854:	0a64      	lsrs	r4, r4, #9
 8000856:	0e3f      	lsrs	r7, r7, #24
 8000858:	0fc5      	lsrs	r5, r0, #31
 800085a:	2f00      	cmp	r7, #0
 800085c:	d03c      	beq.n	80008d8 <__aeabi_fdiv+0x94>
 800085e:	2fff      	cmp	r7, #255	@ 0xff
 8000860:	d042      	beq.n	80008e8 <__aeabi_fdiv+0xa4>
 8000862:	2300      	movs	r3, #0
 8000864:	2280      	movs	r2, #128	@ 0x80
 8000866:	4699      	mov	r9, r3
 8000868:	469a      	mov	sl, r3
 800086a:	00e4      	lsls	r4, r4, #3
 800086c:	04d2      	lsls	r2, r2, #19
 800086e:	4314      	orrs	r4, r2
 8000870:	3f7f      	subs	r7, #127	@ 0x7f
 8000872:	0273      	lsls	r3, r6, #9
 8000874:	0a5b      	lsrs	r3, r3, #9
 8000876:	4698      	mov	r8, r3
 8000878:	0073      	lsls	r3, r6, #1
 800087a:	0e1b      	lsrs	r3, r3, #24
 800087c:	0ff6      	lsrs	r6, r6, #31
 800087e:	2b00      	cmp	r3, #0
 8000880:	d01b      	beq.n	80008ba <__aeabi_fdiv+0x76>
 8000882:	2bff      	cmp	r3, #255	@ 0xff
 8000884:	d013      	beq.n	80008ae <__aeabi_fdiv+0x6a>
 8000886:	4642      	mov	r2, r8
 8000888:	2180      	movs	r1, #128	@ 0x80
 800088a:	00d2      	lsls	r2, r2, #3
 800088c:	04c9      	lsls	r1, r1, #19
 800088e:	4311      	orrs	r1, r2
 8000890:	4688      	mov	r8, r1
 8000892:	2000      	movs	r0, #0
 8000894:	3b7f      	subs	r3, #127	@ 0x7f
 8000896:	0029      	movs	r1, r5
 8000898:	1aff      	subs	r7, r7, r3
 800089a:	464b      	mov	r3, r9
 800089c:	4071      	eors	r1, r6
 800089e:	b2c9      	uxtb	r1, r1
 80008a0:	2b0f      	cmp	r3, #15
 80008a2:	d900      	bls.n	80008a6 <__aeabi_fdiv+0x62>
 80008a4:	e0b5      	b.n	8000a12 <__aeabi_fdiv+0x1ce>
 80008a6:	4a74      	ldr	r2, [pc, #464]	@ (8000a78 <__aeabi_fdiv+0x234>)
 80008a8:	009b      	lsls	r3, r3, #2
 80008aa:	58d3      	ldr	r3, [r2, r3]
 80008ac:	469f      	mov	pc, r3
 80008ae:	4643      	mov	r3, r8
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d13f      	bne.n	8000934 <__aeabi_fdiv+0xf0>
 80008b4:	3fff      	subs	r7, #255	@ 0xff
 80008b6:	3302      	adds	r3, #2
 80008b8:	e003      	b.n	80008c2 <__aeabi_fdiv+0x7e>
 80008ba:	4643      	mov	r3, r8
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d12d      	bne.n	800091c <__aeabi_fdiv+0xd8>
 80008c0:	2301      	movs	r3, #1
 80008c2:	0029      	movs	r1, r5
 80008c4:	464a      	mov	r2, r9
 80008c6:	4071      	eors	r1, r6
 80008c8:	b2c9      	uxtb	r1, r1
 80008ca:	431a      	orrs	r2, r3
 80008cc:	2a0e      	cmp	r2, #14
 80008ce:	d838      	bhi.n	8000942 <__aeabi_fdiv+0xfe>
 80008d0:	486a      	ldr	r0, [pc, #424]	@ (8000a7c <__aeabi_fdiv+0x238>)
 80008d2:	0092      	lsls	r2, r2, #2
 80008d4:	5882      	ldr	r2, [r0, r2]
 80008d6:	4697      	mov	pc, r2
 80008d8:	2c00      	cmp	r4, #0
 80008da:	d113      	bne.n	8000904 <__aeabi_fdiv+0xc0>
 80008dc:	2304      	movs	r3, #4
 80008de:	4699      	mov	r9, r3
 80008e0:	3b03      	subs	r3, #3
 80008e2:	2700      	movs	r7, #0
 80008e4:	469a      	mov	sl, r3
 80008e6:	e7c4      	b.n	8000872 <__aeabi_fdiv+0x2e>
 80008e8:	2c00      	cmp	r4, #0
 80008ea:	d105      	bne.n	80008f8 <__aeabi_fdiv+0xb4>
 80008ec:	2308      	movs	r3, #8
 80008ee:	4699      	mov	r9, r3
 80008f0:	3b06      	subs	r3, #6
 80008f2:	27ff      	movs	r7, #255	@ 0xff
 80008f4:	469a      	mov	sl, r3
 80008f6:	e7bc      	b.n	8000872 <__aeabi_fdiv+0x2e>
 80008f8:	230c      	movs	r3, #12
 80008fa:	4699      	mov	r9, r3
 80008fc:	3b09      	subs	r3, #9
 80008fe:	27ff      	movs	r7, #255	@ 0xff
 8000900:	469a      	mov	sl, r3
 8000902:	e7b6      	b.n	8000872 <__aeabi_fdiv+0x2e>
 8000904:	0020      	movs	r0, r4
 8000906:	f002 fb79 	bl	8002ffc <__clzsi2>
 800090a:	2776      	movs	r7, #118	@ 0x76
 800090c:	1f43      	subs	r3, r0, #5
 800090e:	409c      	lsls	r4, r3
 8000910:	2300      	movs	r3, #0
 8000912:	427f      	negs	r7, r7
 8000914:	4699      	mov	r9, r3
 8000916:	469a      	mov	sl, r3
 8000918:	1a3f      	subs	r7, r7, r0
 800091a:	e7aa      	b.n	8000872 <__aeabi_fdiv+0x2e>
 800091c:	4640      	mov	r0, r8
 800091e:	f002 fb6d 	bl	8002ffc <__clzsi2>
 8000922:	4642      	mov	r2, r8
 8000924:	1f43      	subs	r3, r0, #5
 8000926:	409a      	lsls	r2, r3
 8000928:	2376      	movs	r3, #118	@ 0x76
 800092a:	425b      	negs	r3, r3
 800092c:	1a1b      	subs	r3, r3, r0
 800092e:	4690      	mov	r8, r2
 8000930:	2000      	movs	r0, #0
 8000932:	e7b0      	b.n	8000896 <__aeabi_fdiv+0x52>
 8000934:	2303      	movs	r3, #3
 8000936:	464a      	mov	r2, r9
 8000938:	431a      	orrs	r2, r3
 800093a:	4691      	mov	r9, r2
 800093c:	2003      	movs	r0, #3
 800093e:	33fc      	adds	r3, #252	@ 0xfc
 8000940:	e7a9      	b.n	8000896 <__aeabi_fdiv+0x52>
 8000942:	000d      	movs	r5, r1
 8000944:	20ff      	movs	r0, #255	@ 0xff
 8000946:	2200      	movs	r2, #0
 8000948:	05c0      	lsls	r0, r0, #23
 800094a:	07ed      	lsls	r5, r5, #31
 800094c:	4310      	orrs	r0, r2
 800094e:	4328      	orrs	r0, r5
 8000950:	bce0      	pop	{r5, r6, r7}
 8000952:	46ba      	mov	sl, r7
 8000954:	46b1      	mov	r9, r6
 8000956:	46a8      	mov	r8, r5
 8000958:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800095a:	000d      	movs	r5, r1
 800095c:	2000      	movs	r0, #0
 800095e:	2200      	movs	r2, #0
 8000960:	e7f2      	b.n	8000948 <__aeabi_fdiv+0x104>
 8000962:	4653      	mov	r3, sl
 8000964:	2b02      	cmp	r3, #2
 8000966:	d0ed      	beq.n	8000944 <__aeabi_fdiv+0x100>
 8000968:	2b03      	cmp	r3, #3
 800096a:	d033      	beq.n	80009d4 <__aeabi_fdiv+0x190>
 800096c:	46a0      	mov	r8, r4
 800096e:	2b01      	cmp	r3, #1
 8000970:	d105      	bne.n	800097e <__aeabi_fdiv+0x13a>
 8000972:	2000      	movs	r0, #0
 8000974:	2200      	movs	r2, #0
 8000976:	e7e7      	b.n	8000948 <__aeabi_fdiv+0x104>
 8000978:	0035      	movs	r5, r6
 800097a:	2803      	cmp	r0, #3
 800097c:	d07a      	beq.n	8000a74 <__aeabi_fdiv+0x230>
 800097e:	003b      	movs	r3, r7
 8000980:	337f      	adds	r3, #127	@ 0x7f
 8000982:	2b00      	cmp	r3, #0
 8000984:	dd2d      	ble.n	80009e2 <__aeabi_fdiv+0x19e>
 8000986:	4642      	mov	r2, r8
 8000988:	0752      	lsls	r2, r2, #29
 800098a:	d007      	beq.n	800099c <__aeabi_fdiv+0x158>
 800098c:	220f      	movs	r2, #15
 800098e:	4641      	mov	r1, r8
 8000990:	400a      	ands	r2, r1
 8000992:	2a04      	cmp	r2, #4
 8000994:	d002      	beq.n	800099c <__aeabi_fdiv+0x158>
 8000996:	2204      	movs	r2, #4
 8000998:	4694      	mov	ip, r2
 800099a:	44e0      	add	r8, ip
 800099c:	4642      	mov	r2, r8
 800099e:	0112      	lsls	r2, r2, #4
 80009a0:	d505      	bpl.n	80009ae <__aeabi_fdiv+0x16a>
 80009a2:	4642      	mov	r2, r8
 80009a4:	4b36      	ldr	r3, [pc, #216]	@ (8000a80 <__aeabi_fdiv+0x23c>)
 80009a6:	401a      	ands	r2, r3
 80009a8:	003b      	movs	r3, r7
 80009aa:	4690      	mov	r8, r2
 80009ac:	3380      	adds	r3, #128	@ 0x80
 80009ae:	2bfe      	cmp	r3, #254	@ 0xfe
 80009b0:	dcc8      	bgt.n	8000944 <__aeabi_fdiv+0x100>
 80009b2:	4642      	mov	r2, r8
 80009b4:	0192      	lsls	r2, r2, #6
 80009b6:	0a52      	lsrs	r2, r2, #9
 80009b8:	b2d8      	uxtb	r0, r3
 80009ba:	e7c5      	b.n	8000948 <__aeabi_fdiv+0x104>
 80009bc:	2280      	movs	r2, #128	@ 0x80
 80009be:	2500      	movs	r5, #0
 80009c0:	20ff      	movs	r0, #255	@ 0xff
 80009c2:	03d2      	lsls	r2, r2, #15
 80009c4:	e7c0      	b.n	8000948 <__aeabi_fdiv+0x104>
 80009c6:	2280      	movs	r2, #128	@ 0x80
 80009c8:	03d2      	lsls	r2, r2, #15
 80009ca:	4214      	tst	r4, r2
 80009cc:	d002      	beq.n	80009d4 <__aeabi_fdiv+0x190>
 80009ce:	4643      	mov	r3, r8
 80009d0:	4213      	tst	r3, r2
 80009d2:	d049      	beq.n	8000a68 <__aeabi_fdiv+0x224>
 80009d4:	2280      	movs	r2, #128	@ 0x80
 80009d6:	03d2      	lsls	r2, r2, #15
 80009d8:	4322      	orrs	r2, r4
 80009da:	0252      	lsls	r2, r2, #9
 80009dc:	20ff      	movs	r0, #255	@ 0xff
 80009de:	0a52      	lsrs	r2, r2, #9
 80009e0:	e7b2      	b.n	8000948 <__aeabi_fdiv+0x104>
 80009e2:	2201      	movs	r2, #1
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	2b1b      	cmp	r3, #27
 80009e8:	dcc3      	bgt.n	8000972 <__aeabi_fdiv+0x12e>
 80009ea:	4642      	mov	r2, r8
 80009ec:	40da      	lsrs	r2, r3
 80009ee:	4643      	mov	r3, r8
 80009f0:	379e      	adds	r7, #158	@ 0x9e
 80009f2:	40bb      	lsls	r3, r7
 80009f4:	1e59      	subs	r1, r3, #1
 80009f6:	418b      	sbcs	r3, r1
 80009f8:	431a      	orrs	r2, r3
 80009fa:	0753      	lsls	r3, r2, #29
 80009fc:	d004      	beq.n	8000a08 <__aeabi_fdiv+0x1c4>
 80009fe:	230f      	movs	r3, #15
 8000a00:	4013      	ands	r3, r2
 8000a02:	2b04      	cmp	r3, #4
 8000a04:	d000      	beq.n	8000a08 <__aeabi_fdiv+0x1c4>
 8000a06:	3204      	adds	r2, #4
 8000a08:	0153      	lsls	r3, r2, #5
 8000a0a:	d529      	bpl.n	8000a60 <__aeabi_fdiv+0x21c>
 8000a0c:	2001      	movs	r0, #1
 8000a0e:	2200      	movs	r2, #0
 8000a10:	e79a      	b.n	8000948 <__aeabi_fdiv+0x104>
 8000a12:	4642      	mov	r2, r8
 8000a14:	0163      	lsls	r3, r4, #5
 8000a16:	0155      	lsls	r5, r2, #5
 8000a18:	42ab      	cmp	r3, r5
 8000a1a:	d215      	bcs.n	8000a48 <__aeabi_fdiv+0x204>
 8000a1c:	201b      	movs	r0, #27
 8000a1e:	2200      	movs	r2, #0
 8000a20:	3f01      	subs	r7, #1
 8000a22:	2601      	movs	r6, #1
 8000a24:	001c      	movs	r4, r3
 8000a26:	0052      	lsls	r2, r2, #1
 8000a28:	005b      	lsls	r3, r3, #1
 8000a2a:	2c00      	cmp	r4, #0
 8000a2c:	db01      	blt.n	8000a32 <__aeabi_fdiv+0x1ee>
 8000a2e:	429d      	cmp	r5, r3
 8000a30:	d801      	bhi.n	8000a36 <__aeabi_fdiv+0x1f2>
 8000a32:	1b5b      	subs	r3, r3, r5
 8000a34:	4332      	orrs	r2, r6
 8000a36:	3801      	subs	r0, #1
 8000a38:	2800      	cmp	r0, #0
 8000a3a:	d1f3      	bne.n	8000a24 <__aeabi_fdiv+0x1e0>
 8000a3c:	1e58      	subs	r0, r3, #1
 8000a3e:	4183      	sbcs	r3, r0
 8000a40:	4313      	orrs	r3, r2
 8000a42:	4698      	mov	r8, r3
 8000a44:	000d      	movs	r5, r1
 8000a46:	e79a      	b.n	800097e <__aeabi_fdiv+0x13a>
 8000a48:	201a      	movs	r0, #26
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	1b5b      	subs	r3, r3, r5
 8000a4e:	e7e8      	b.n	8000a22 <__aeabi_fdiv+0x1de>
 8000a50:	3b02      	subs	r3, #2
 8000a52:	425a      	negs	r2, r3
 8000a54:	4153      	adcs	r3, r2
 8000a56:	425b      	negs	r3, r3
 8000a58:	0035      	movs	r5, r6
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	b2d8      	uxtb	r0, r3
 8000a5e:	e773      	b.n	8000948 <__aeabi_fdiv+0x104>
 8000a60:	0192      	lsls	r2, r2, #6
 8000a62:	2000      	movs	r0, #0
 8000a64:	0a52      	lsrs	r2, r2, #9
 8000a66:	e76f      	b.n	8000948 <__aeabi_fdiv+0x104>
 8000a68:	431a      	orrs	r2, r3
 8000a6a:	0252      	lsls	r2, r2, #9
 8000a6c:	0035      	movs	r5, r6
 8000a6e:	20ff      	movs	r0, #255	@ 0xff
 8000a70:	0a52      	lsrs	r2, r2, #9
 8000a72:	e769      	b.n	8000948 <__aeabi_fdiv+0x104>
 8000a74:	4644      	mov	r4, r8
 8000a76:	e7ad      	b.n	80009d4 <__aeabi_fdiv+0x190>
 8000a78:	0800e0c4 	.word	0x0800e0c4
 8000a7c:	0800e104 	.word	0x0800e104
 8000a80:	f7ffffff 	.word	0xf7ffffff

08000a84 <__eqsf2>:
 8000a84:	b570      	push	{r4, r5, r6, lr}
 8000a86:	0042      	lsls	r2, r0, #1
 8000a88:	024e      	lsls	r6, r1, #9
 8000a8a:	004c      	lsls	r4, r1, #1
 8000a8c:	0245      	lsls	r5, r0, #9
 8000a8e:	0a6d      	lsrs	r5, r5, #9
 8000a90:	0e12      	lsrs	r2, r2, #24
 8000a92:	0fc3      	lsrs	r3, r0, #31
 8000a94:	0a76      	lsrs	r6, r6, #9
 8000a96:	0e24      	lsrs	r4, r4, #24
 8000a98:	0fc9      	lsrs	r1, r1, #31
 8000a9a:	2aff      	cmp	r2, #255	@ 0xff
 8000a9c:	d010      	beq.n	8000ac0 <__eqsf2+0x3c>
 8000a9e:	2cff      	cmp	r4, #255	@ 0xff
 8000aa0:	d00c      	beq.n	8000abc <__eqsf2+0x38>
 8000aa2:	2001      	movs	r0, #1
 8000aa4:	42a2      	cmp	r2, r4
 8000aa6:	d10a      	bne.n	8000abe <__eqsf2+0x3a>
 8000aa8:	42b5      	cmp	r5, r6
 8000aaa:	d108      	bne.n	8000abe <__eqsf2+0x3a>
 8000aac:	428b      	cmp	r3, r1
 8000aae:	d00f      	beq.n	8000ad0 <__eqsf2+0x4c>
 8000ab0:	2a00      	cmp	r2, #0
 8000ab2:	d104      	bne.n	8000abe <__eqsf2+0x3a>
 8000ab4:	0028      	movs	r0, r5
 8000ab6:	1e43      	subs	r3, r0, #1
 8000ab8:	4198      	sbcs	r0, r3
 8000aba:	e000      	b.n	8000abe <__eqsf2+0x3a>
 8000abc:	2001      	movs	r0, #1
 8000abe:	bd70      	pop	{r4, r5, r6, pc}
 8000ac0:	2001      	movs	r0, #1
 8000ac2:	2cff      	cmp	r4, #255	@ 0xff
 8000ac4:	d1fb      	bne.n	8000abe <__eqsf2+0x3a>
 8000ac6:	4335      	orrs	r5, r6
 8000ac8:	d1f9      	bne.n	8000abe <__eqsf2+0x3a>
 8000aca:	404b      	eors	r3, r1
 8000acc:	0018      	movs	r0, r3
 8000ace:	e7f6      	b.n	8000abe <__eqsf2+0x3a>
 8000ad0:	2000      	movs	r0, #0
 8000ad2:	e7f4      	b.n	8000abe <__eqsf2+0x3a>

08000ad4 <__gesf2>:
 8000ad4:	b530      	push	{r4, r5, lr}
 8000ad6:	0042      	lsls	r2, r0, #1
 8000ad8:	0244      	lsls	r4, r0, #9
 8000ada:	024d      	lsls	r5, r1, #9
 8000adc:	0fc3      	lsrs	r3, r0, #31
 8000ade:	0048      	lsls	r0, r1, #1
 8000ae0:	0a64      	lsrs	r4, r4, #9
 8000ae2:	0e12      	lsrs	r2, r2, #24
 8000ae4:	0a6d      	lsrs	r5, r5, #9
 8000ae6:	0e00      	lsrs	r0, r0, #24
 8000ae8:	0fc9      	lsrs	r1, r1, #31
 8000aea:	2aff      	cmp	r2, #255	@ 0xff
 8000aec:	d019      	beq.n	8000b22 <__gesf2+0x4e>
 8000aee:	28ff      	cmp	r0, #255	@ 0xff
 8000af0:	d00b      	beq.n	8000b0a <__gesf2+0x36>
 8000af2:	2a00      	cmp	r2, #0
 8000af4:	d11e      	bne.n	8000b34 <__gesf2+0x60>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	d10b      	bne.n	8000b12 <__gesf2+0x3e>
 8000afa:	2d00      	cmp	r5, #0
 8000afc:	d027      	beq.n	8000b4e <__gesf2+0x7a>
 8000afe:	2c00      	cmp	r4, #0
 8000b00:	d134      	bne.n	8000b6c <__gesf2+0x98>
 8000b02:	2900      	cmp	r1, #0
 8000b04:	d02f      	beq.n	8000b66 <__gesf2+0x92>
 8000b06:	0008      	movs	r0, r1
 8000b08:	bd30      	pop	{r4, r5, pc}
 8000b0a:	2d00      	cmp	r5, #0
 8000b0c:	d128      	bne.n	8000b60 <__gesf2+0x8c>
 8000b0e:	2a00      	cmp	r2, #0
 8000b10:	d101      	bne.n	8000b16 <__gesf2+0x42>
 8000b12:	2c00      	cmp	r4, #0
 8000b14:	d0f5      	beq.n	8000b02 <__gesf2+0x2e>
 8000b16:	428b      	cmp	r3, r1
 8000b18:	d107      	bne.n	8000b2a <__gesf2+0x56>
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d023      	beq.n	8000b66 <__gesf2+0x92>
 8000b1e:	0018      	movs	r0, r3
 8000b20:	e7f2      	b.n	8000b08 <__gesf2+0x34>
 8000b22:	2c00      	cmp	r4, #0
 8000b24:	d11c      	bne.n	8000b60 <__gesf2+0x8c>
 8000b26:	28ff      	cmp	r0, #255	@ 0xff
 8000b28:	d014      	beq.n	8000b54 <__gesf2+0x80>
 8000b2a:	1e58      	subs	r0, r3, #1
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	4018      	ands	r0, r3
 8000b30:	3801      	subs	r0, #1
 8000b32:	e7e9      	b.n	8000b08 <__gesf2+0x34>
 8000b34:	2800      	cmp	r0, #0
 8000b36:	d0f8      	beq.n	8000b2a <__gesf2+0x56>
 8000b38:	428b      	cmp	r3, r1
 8000b3a:	d1f6      	bne.n	8000b2a <__gesf2+0x56>
 8000b3c:	4282      	cmp	r2, r0
 8000b3e:	dcf4      	bgt.n	8000b2a <__gesf2+0x56>
 8000b40:	dbeb      	blt.n	8000b1a <__gesf2+0x46>
 8000b42:	42ac      	cmp	r4, r5
 8000b44:	d8f1      	bhi.n	8000b2a <__gesf2+0x56>
 8000b46:	2000      	movs	r0, #0
 8000b48:	42ac      	cmp	r4, r5
 8000b4a:	d2dd      	bcs.n	8000b08 <__gesf2+0x34>
 8000b4c:	e7e5      	b.n	8000b1a <__gesf2+0x46>
 8000b4e:	2c00      	cmp	r4, #0
 8000b50:	d0da      	beq.n	8000b08 <__gesf2+0x34>
 8000b52:	e7ea      	b.n	8000b2a <__gesf2+0x56>
 8000b54:	2d00      	cmp	r5, #0
 8000b56:	d103      	bne.n	8000b60 <__gesf2+0x8c>
 8000b58:	428b      	cmp	r3, r1
 8000b5a:	d1e6      	bne.n	8000b2a <__gesf2+0x56>
 8000b5c:	2000      	movs	r0, #0
 8000b5e:	e7d3      	b.n	8000b08 <__gesf2+0x34>
 8000b60:	2002      	movs	r0, #2
 8000b62:	4240      	negs	r0, r0
 8000b64:	e7d0      	b.n	8000b08 <__gesf2+0x34>
 8000b66:	2001      	movs	r0, #1
 8000b68:	4240      	negs	r0, r0
 8000b6a:	e7cd      	b.n	8000b08 <__gesf2+0x34>
 8000b6c:	428b      	cmp	r3, r1
 8000b6e:	d0e8      	beq.n	8000b42 <__gesf2+0x6e>
 8000b70:	e7db      	b.n	8000b2a <__gesf2+0x56>
 8000b72:	46c0      	nop			@ (mov r8, r8)

08000b74 <__lesf2>:
 8000b74:	b530      	push	{r4, r5, lr}
 8000b76:	0042      	lsls	r2, r0, #1
 8000b78:	0244      	lsls	r4, r0, #9
 8000b7a:	024d      	lsls	r5, r1, #9
 8000b7c:	0fc3      	lsrs	r3, r0, #31
 8000b7e:	0048      	lsls	r0, r1, #1
 8000b80:	0a64      	lsrs	r4, r4, #9
 8000b82:	0e12      	lsrs	r2, r2, #24
 8000b84:	0a6d      	lsrs	r5, r5, #9
 8000b86:	0e00      	lsrs	r0, r0, #24
 8000b88:	0fc9      	lsrs	r1, r1, #31
 8000b8a:	2aff      	cmp	r2, #255	@ 0xff
 8000b8c:	d01a      	beq.n	8000bc4 <__lesf2+0x50>
 8000b8e:	28ff      	cmp	r0, #255	@ 0xff
 8000b90:	d00e      	beq.n	8000bb0 <__lesf2+0x3c>
 8000b92:	2a00      	cmp	r2, #0
 8000b94:	d11e      	bne.n	8000bd4 <__lesf2+0x60>
 8000b96:	2800      	cmp	r0, #0
 8000b98:	d10e      	bne.n	8000bb8 <__lesf2+0x44>
 8000b9a:	2d00      	cmp	r5, #0
 8000b9c:	d02a      	beq.n	8000bf4 <__lesf2+0x80>
 8000b9e:	2c00      	cmp	r4, #0
 8000ba0:	d00c      	beq.n	8000bbc <__lesf2+0x48>
 8000ba2:	428b      	cmp	r3, r1
 8000ba4:	d01d      	beq.n	8000be2 <__lesf2+0x6e>
 8000ba6:	1e58      	subs	r0, r3, #1
 8000ba8:	2302      	movs	r3, #2
 8000baa:	4018      	ands	r0, r3
 8000bac:	3801      	subs	r0, #1
 8000bae:	e010      	b.n	8000bd2 <__lesf2+0x5e>
 8000bb0:	2d00      	cmp	r5, #0
 8000bb2:	d10d      	bne.n	8000bd0 <__lesf2+0x5c>
 8000bb4:	2a00      	cmp	r2, #0
 8000bb6:	d120      	bne.n	8000bfa <__lesf2+0x86>
 8000bb8:	2c00      	cmp	r4, #0
 8000bba:	d11e      	bne.n	8000bfa <__lesf2+0x86>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	d023      	beq.n	8000c08 <__lesf2+0x94>
 8000bc0:	0008      	movs	r0, r1
 8000bc2:	e006      	b.n	8000bd2 <__lesf2+0x5e>
 8000bc4:	2c00      	cmp	r4, #0
 8000bc6:	d103      	bne.n	8000bd0 <__lesf2+0x5c>
 8000bc8:	28ff      	cmp	r0, #255	@ 0xff
 8000bca:	d1ec      	bne.n	8000ba6 <__lesf2+0x32>
 8000bcc:	2d00      	cmp	r5, #0
 8000bce:	d017      	beq.n	8000c00 <__lesf2+0x8c>
 8000bd0:	2002      	movs	r0, #2
 8000bd2:	bd30      	pop	{r4, r5, pc}
 8000bd4:	2800      	cmp	r0, #0
 8000bd6:	d0e6      	beq.n	8000ba6 <__lesf2+0x32>
 8000bd8:	428b      	cmp	r3, r1
 8000bda:	d1e4      	bne.n	8000ba6 <__lesf2+0x32>
 8000bdc:	4282      	cmp	r2, r0
 8000bde:	dce2      	bgt.n	8000ba6 <__lesf2+0x32>
 8000be0:	db04      	blt.n	8000bec <__lesf2+0x78>
 8000be2:	42ac      	cmp	r4, r5
 8000be4:	d8df      	bhi.n	8000ba6 <__lesf2+0x32>
 8000be6:	2000      	movs	r0, #0
 8000be8:	42ac      	cmp	r4, r5
 8000bea:	d2f2      	bcs.n	8000bd2 <__lesf2+0x5e>
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d00b      	beq.n	8000c08 <__lesf2+0x94>
 8000bf0:	0018      	movs	r0, r3
 8000bf2:	e7ee      	b.n	8000bd2 <__lesf2+0x5e>
 8000bf4:	2c00      	cmp	r4, #0
 8000bf6:	d0ec      	beq.n	8000bd2 <__lesf2+0x5e>
 8000bf8:	e7d5      	b.n	8000ba6 <__lesf2+0x32>
 8000bfa:	428b      	cmp	r3, r1
 8000bfc:	d1d3      	bne.n	8000ba6 <__lesf2+0x32>
 8000bfe:	e7f5      	b.n	8000bec <__lesf2+0x78>
 8000c00:	2000      	movs	r0, #0
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d0e5      	beq.n	8000bd2 <__lesf2+0x5e>
 8000c06:	e7ce      	b.n	8000ba6 <__lesf2+0x32>
 8000c08:	2001      	movs	r0, #1
 8000c0a:	4240      	negs	r0, r0
 8000c0c:	e7e1      	b.n	8000bd2 <__lesf2+0x5e>
 8000c0e:	46c0      	nop			@ (mov r8, r8)

08000c10 <__aeabi_fmul>:
 8000c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c12:	464f      	mov	r7, r9
 8000c14:	4646      	mov	r6, r8
 8000c16:	46d6      	mov	lr, sl
 8000c18:	0243      	lsls	r3, r0, #9
 8000c1a:	0a5b      	lsrs	r3, r3, #9
 8000c1c:	0045      	lsls	r5, r0, #1
 8000c1e:	b5c0      	push	{r6, r7, lr}
 8000c20:	4699      	mov	r9, r3
 8000c22:	1c0f      	adds	r7, r1, #0
 8000c24:	0e2d      	lsrs	r5, r5, #24
 8000c26:	0fc6      	lsrs	r6, r0, #31
 8000c28:	2d00      	cmp	r5, #0
 8000c2a:	d100      	bne.n	8000c2e <__aeabi_fmul+0x1e>
 8000c2c:	e088      	b.n	8000d40 <__aeabi_fmul+0x130>
 8000c2e:	2dff      	cmp	r5, #255	@ 0xff
 8000c30:	d100      	bne.n	8000c34 <__aeabi_fmul+0x24>
 8000c32:	e08d      	b.n	8000d50 <__aeabi_fmul+0x140>
 8000c34:	2280      	movs	r2, #128	@ 0x80
 8000c36:	00db      	lsls	r3, r3, #3
 8000c38:	04d2      	lsls	r2, r2, #19
 8000c3a:	431a      	orrs	r2, r3
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	4691      	mov	r9, r2
 8000c40:	4698      	mov	r8, r3
 8000c42:	469a      	mov	sl, r3
 8000c44:	3d7f      	subs	r5, #127	@ 0x7f
 8000c46:	027c      	lsls	r4, r7, #9
 8000c48:	007b      	lsls	r3, r7, #1
 8000c4a:	0a64      	lsrs	r4, r4, #9
 8000c4c:	0e1b      	lsrs	r3, r3, #24
 8000c4e:	0fff      	lsrs	r7, r7, #31
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d068      	beq.n	8000d26 <__aeabi_fmul+0x116>
 8000c54:	2bff      	cmp	r3, #255	@ 0xff
 8000c56:	d021      	beq.n	8000c9c <__aeabi_fmul+0x8c>
 8000c58:	2280      	movs	r2, #128	@ 0x80
 8000c5a:	00e4      	lsls	r4, r4, #3
 8000c5c:	04d2      	lsls	r2, r2, #19
 8000c5e:	4314      	orrs	r4, r2
 8000c60:	4642      	mov	r2, r8
 8000c62:	3b7f      	subs	r3, #127	@ 0x7f
 8000c64:	195b      	adds	r3, r3, r5
 8000c66:	2100      	movs	r1, #0
 8000c68:	1c5d      	adds	r5, r3, #1
 8000c6a:	2a0a      	cmp	r2, #10
 8000c6c:	dc2e      	bgt.n	8000ccc <__aeabi_fmul+0xbc>
 8000c6e:	407e      	eors	r6, r7
 8000c70:	4642      	mov	r2, r8
 8000c72:	2a02      	cmp	r2, #2
 8000c74:	dc23      	bgt.n	8000cbe <__aeabi_fmul+0xae>
 8000c76:	3a01      	subs	r2, #1
 8000c78:	2a01      	cmp	r2, #1
 8000c7a:	d900      	bls.n	8000c7e <__aeabi_fmul+0x6e>
 8000c7c:	e0bd      	b.n	8000dfa <__aeabi_fmul+0x1ea>
 8000c7e:	2902      	cmp	r1, #2
 8000c80:	d06e      	beq.n	8000d60 <__aeabi_fmul+0x150>
 8000c82:	2901      	cmp	r1, #1
 8000c84:	d12c      	bne.n	8000ce0 <__aeabi_fmul+0xd0>
 8000c86:	2000      	movs	r0, #0
 8000c88:	2200      	movs	r2, #0
 8000c8a:	05c0      	lsls	r0, r0, #23
 8000c8c:	07f6      	lsls	r6, r6, #31
 8000c8e:	4310      	orrs	r0, r2
 8000c90:	4330      	orrs	r0, r6
 8000c92:	bce0      	pop	{r5, r6, r7}
 8000c94:	46ba      	mov	sl, r7
 8000c96:	46b1      	mov	r9, r6
 8000c98:	46a8      	mov	r8, r5
 8000c9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c9c:	002b      	movs	r3, r5
 8000c9e:	33ff      	adds	r3, #255	@ 0xff
 8000ca0:	2c00      	cmp	r4, #0
 8000ca2:	d065      	beq.n	8000d70 <__aeabi_fmul+0x160>
 8000ca4:	2203      	movs	r2, #3
 8000ca6:	4641      	mov	r1, r8
 8000ca8:	4311      	orrs	r1, r2
 8000caa:	0032      	movs	r2, r6
 8000cac:	3501      	adds	r5, #1
 8000cae:	4688      	mov	r8, r1
 8000cb0:	407a      	eors	r2, r7
 8000cb2:	35ff      	adds	r5, #255	@ 0xff
 8000cb4:	290a      	cmp	r1, #10
 8000cb6:	dd00      	ble.n	8000cba <__aeabi_fmul+0xaa>
 8000cb8:	e0d8      	b.n	8000e6c <__aeabi_fmul+0x25c>
 8000cba:	0016      	movs	r6, r2
 8000cbc:	2103      	movs	r1, #3
 8000cbe:	4640      	mov	r0, r8
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	4082      	lsls	r2, r0
 8000cc4:	20a6      	movs	r0, #166	@ 0xa6
 8000cc6:	00c0      	lsls	r0, r0, #3
 8000cc8:	4202      	tst	r2, r0
 8000cca:	d020      	beq.n	8000d0e <__aeabi_fmul+0xfe>
 8000ccc:	4653      	mov	r3, sl
 8000cce:	2b02      	cmp	r3, #2
 8000cd0:	d046      	beq.n	8000d60 <__aeabi_fmul+0x150>
 8000cd2:	2b03      	cmp	r3, #3
 8000cd4:	d100      	bne.n	8000cd8 <__aeabi_fmul+0xc8>
 8000cd6:	e0bb      	b.n	8000e50 <__aeabi_fmul+0x240>
 8000cd8:	4651      	mov	r1, sl
 8000cda:	464c      	mov	r4, r9
 8000cdc:	2901      	cmp	r1, #1
 8000cde:	d0d2      	beq.n	8000c86 <__aeabi_fmul+0x76>
 8000ce0:	002b      	movs	r3, r5
 8000ce2:	337f      	adds	r3, #127	@ 0x7f
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	dd70      	ble.n	8000dca <__aeabi_fmul+0x1ba>
 8000ce8:	0762      	lsls	r2, r4, #29
 8000cea:	d004      	beq.n	8000cf6 <__aeabi_fmul+0xe6>
 8000cec:	220f      	movs	r2, #15
 8000cee:	4022      	ands	r2, r4
 8000cf0:	2a04      	cmp	r2, #4
 8000cf2:	d000      	beq.n	8000cf6 <__aeabi_fmul+0xe6>
 8000cf4:	3404      	adds	r4, #4
 8000cf6:	0122      	lsls	r2, r4, #4
 8000cf8:	d503      	bpl.n	8000d02 <__aeabi_fmul+0xf2>
 8000cfa:	4b63      	ldr	r3, [pc, #396]	@ (8000e88 <__aeabi_fmul+0x278>)
 8000cfc:	401c      	ands	r4, r3
 8000cfe:	002b      	movs	r3, r5
 8000d00:	3380      	adds	r3, #128	@ 0x80
 8000d02:	2bfe      	cmp	r3, #254	@ 0xfe
 8000d04:	dc2c      	bgt.n	8000d60 <__aeabi_fmul+0x150>
 8000d06:	01a2      	lsls	r2, r4, #6
 8000d08:	0a52      	lsrs	r2, r2, #9
 8000d0a:	b2d8      	uxtb	r0, r3
 8000d0c:	e7bd      	b.n	8000c8a <__aeabi_fmul+0x7a>
 8000d0e:	2090      	movs	r0, #144	@ 0x90
 8000d10:	0080      	lsls	r0, r0, #2
 8000d12:	4202      	tst	r2, r0
 8000d14:	d127      	bne.n	8000d66 <__aeabi_fmul+0x156>
 8000d16:	38b9      	subs	r0, #185	@ 0xb9
 8000d18:	38ff      	subs	r0, #255	@ 0xff
 8000d1a:	4210      	tst	r0, r2
 8000d1c:	d06d      	beq.n	8000dfa <__aeabi_fmul+0x1ea>
 8000d1e:	003e      	movs	r6, r7
 8000d20:	46a1      	mov	r9, r4
 8000d22:	468a      	mov	sl, r1
 8000d24:	e7d2      	b.n	8000ccc <__aeabi_fmul+0xbc>
 8000d26:	2c00      	cmp	r4, #0
 8000d28:	d141      	bne.n	8000dae <__aeabi_fmul+0x19e>
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	4642      	mov	r2, r8
 8000d2e:	431a      	orrs	r2, r3
 8000d30:	4690      	mov	r8, r2
 8000d32:	002b      	movs	r3, r5
 8000d34:	4642      	mov	r2, r8
 8000d36:	2101      	movs	r1, #1
 8000d38:	1c5d      	adds	r5, r3, #1
 8000d3a:	2a0a      	cmp	r2, #10
 8000d3c:	dd97      	ble.n	8000c6e <__aeabi_fmul+0x5e>
 8000d3e:	e7c5      	b.n	8000ccc <__aeabi_fmul+0xbc>
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d126      	bne.n	8000d92 <__aeabi_fmul+0x182>
 8000d44:	2304      	movs	r3, #4
 8000d46:	4698      	mov	r8, r3
 8000d48:	3b03      	subs	r3, #3
 8000d4a:	2500      	movs	r5, #0
 8000d4c:	469a      	mov	sl, r3
 8000d4e:	e77a      	b.n	8000c46 <__aeabi_fmul+0x36>
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d118      	bne.n	8000d86 <__aeabi_fmul+0x176>
 8000d54:	2308      	movs	r3, #8
 8000d56:	4698      	mov	r8, r3
 8000d58:	3b06      	subs	r3, #6
 8000d5a:	25ff      	movs	r5, #255	@ 0xff
 8000d5c:	469a      	mov	sl, r3
 8000d5e:	e772      	b.n	8000c46 <__aeabi_fmul+0x36>
 8000d60:	20ff      	movs	r0, #255	@ 0xff
 8000d62:	2200      	movs	r2, #0
 8000d64:	e791      	b.n	8000c8a <__aeabi_fmul+0x7a>
 8000d66:	2280      	movs	r2, #128	@ 0x80
 8000d68:	2600      	movs	r6, #0
 8000d6a:	20ff      	movs	r0, #255	@ 0xff
 8000d6c:	03d2      	lsls	r2, r2, #15
 8000d6e:	e78c      	b.n	8000c8a <__aeabi_fmul+0x7a>
 8000d70:	4641      	mov	r1, r8
 8000d72:	2202      	movs	r2, #2
 8000d74:	3501      	adds	r5, #1
 8000d76:	4311      	orrs	r1, r2
 8000d78:	4688      	mov	r8, r1
 8000d7a:	35ff      	adds	r5, #255	@ 0xff
 8000d7c:	290a      	cmp	r1, #10
 8000d7e:	dca5      	bgt.n	8000ccc <__aeabi_fmul+0xbc>
 8000d80:	2102      	movs	r1, #2
 8000d82:	407e      	eors	r6, r7
 8000d84:	e774      	b.n	8000c70 <__aeabi_fmul+0x60>
 8000d86:	230c      	movs	r3, #12
 8000d88:	4698      	mov	r8, r3
 8000d8a:	3b09      	subs	r3, #9
 8000d8c:	25ff      	movs	r5, #255	@ 0xff
 8000d8e:	469a      	mov	sl, r3
 8000d90:	e759      	b.n	8000c46 <__aeabi_fmul+0x36>
 8000d92:	0018      	movs	r0, r3
 8000d94:	f002 f932 	bl	8002ffc <__clzsi2>
 8000d98:	464a      	mov	r2, r9
 8000d9a:	1f43      	subs	r3, r0, #5
 8000d9c:	2576      	movs	r5, #118	@ 0x76
 8000d9e:	409a      	lsls	r2, r3
 8000da0:	2300      	movs	r3, #0
 8000da2:	426d      	negs	r5, r5
 8000da4:	4691      	mov	r9, r2
 8000da6:	4698      	mov	r8, r3
 8000da8:	469a      	mov	sl, r3
 8000daa:	1a2d      	subs	r5, r5, r0
 8000dac:	e74b      	b.n	8000c46 <__aeabi_fmul+0x36>
 8000dae:	0020      	movs	r0, r4
 8000db0:	f002 f924 	bl	8002ffc <__clzsi2>
 8000db4:	4642      	mov	r2, r8
 8000db6:	1f43      	subs	r3, r0, #5
 8000db8:	409c      	lsls	r4, r3
 8000dba:	1a2b      	subs	r3, r5, r0
 8000dbc:	3b76      	subs	r3, #118	@ 0x76
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	1c5d      	adds	r5, r3, #1
 8000dc2:	2a0a      	cmp	r2, #10
 8000dc4:	dc00      	bgt.n	8000dc8 <__aeabi_fmul+0x1b8>
 8000dc6:	e752      	b.n	8000c6e <__aeabi_fmul+0x5e>
 8000dc8:	e780      	b.n	8000ccc <__aeabi_fmul+0xbc>
 8000dca:	2201      	movs	r2, #1
 8000dcc:	1ad3      	subs	r3, r2, r3
 8000dce:	2b1b      	cmp	r3, #27
 8000dd0:	dd00      	ble.n	8000dd4 <__aeabi_fmul+0x1c4>
 8000dd2:	e758      	b.n	8000c86 <__aeabi_fmul+0x76>
 8000dd4:	359e      	adds	r5, #158	@ 0x9e
 8000dd6:	0022      	movs	r2, r4
 8000dd8:	40ac      	lsls	r4, r5
 8000dda:	40da      	lsrs	r2, r3
 8000ddc:	1e63      	subs	r3, r4, #1
 8000dde:	419c      	sbcs	r4, r3
 8000de0:	4322      	orrs	r2, r4
 8000de2:	0753      	lsls	r3, r2, #29
 8000de4:	d004      	beq.n	8000df0 <__aeabi_fmul+0x1e0>
 8000de6:	230f      	movs	r3, #15
 8000de8:	4013      	ands	r3, r2
 8000dea:	2b04      	cmp	r3, #4
 8000dec:	d000      	beq.n	8000df0 <__aeabi_fmul+0x1e0>
 8000dee:	3204      	adds	r2, #4
 8000df0:	0153      	lsls	r3, r2, #5
 8000df2:	d537      	bpl.n	8000e64 <__aeabi_fmul+0x254>
 8000df4:	2001      	movs	r0, #1
 8000df6:	2200      	movs	r2, #0
 8000df8:	e747      	b.n	8000c8a <__aeabi_fmul+0x7a>
 8000dfa:	0c21      	lsrs	r1, r4, #16
 8000dfc:	464a      	mov	r2, r9
 8000dfe:	0424      	lsls	r4, r4, #16
 8000e00:	0c24      	lsrs	r4, r4, #16
 8000e02:	0027      	movs	r7, r4
 8000e04:	0c10      	lsrs	r0, r2, #16
 8000e06:	0412      	lsls	r2, r2, #16
 8000e08:	0c12      	lsrs	r2, r2, #16
 8000e0a:	4344      	muls	r4, r0
 8000e0c:	4357      	muls	r7, r2
 8000e0e:	4348      	muls	r0, r1
 8000e10:	4351      	muls	r1, r2
 8000e12:	0c3a      	lsrs	r2, r7, #16
 8000e14:	1909      	adds	r1, r1, r4
 8000e16:	1852      	adds	r2, r2, r1
 8000e18:	4294      	cmp	r4, r2
 8000e1a:	d903      	bls.n	8000e24 <__aeabi_fmul+0x214>
 8000e1c:	2180      	movs	r1, #128	@ 0x80
 8000e1e:	0249      	lsls	r1, r1, #9
 8000e20:	468c      	mov	ip, r1
 8000e22:	4460      	add	r0, ip
 8000e24:	043f      	lsls	r7, r7, #16
 8000e26:	0411      	lsls	r1, r2, #16
 8000e28:	0c3f      	lsrs	r7, r7, #16
 8000e2a:	19c9      	adds	r1, r1, r7
 8000e2c:	018c      	lsls	r4, r1, #6
 8000e2e:	1e67      	subs	r7, r4, #1
 8000e30:	41bc      	sbcs	r4, r7
 8000e32:	0c12      	lsrs	r2, r2, #16
 8000e34:	0e89      	lsrs	r1, r1, #26
 8000e36:	1812      	adds	r2, r2, r0
 8000e38:	430c      	orrs	r4, r1
 8000e3a:	0192      	lsls	r2, r2, #6
 8000e3c:	4314      	orrs	r4, r2
 8000e3e:	0112      	lsls	r2, r2, #4
 8000e40:	d50e      	bpl.n	8000e60 <__aeabi_fmul+0x250>
 8000e42:	2301      	movs	r3, #1
 8000e44:	0862      	lsrs	r2, r4, #1
 8000e46:	401c      	ands	r4, r3
 8000e48:	4314      	orrs	r4, r2
 8000e4a:	e749      	b.n	8000ce0 <__aeabi_fmul+0xd0>
 8000e4c:	003e      	movs	r6, r7
 8000e4e:	46a1      	mov	r9, r4
 8000e50:	2280      	movs	r2, #128	@ 0x80
 8000e52:	464b      	mov	r3, r9
 8000e54:	03d2      	lsls	r2, r2, #15
 8000e56:	431a      	orrs	r2, r3
 8000e58:	0252      	lsls	r2, r2, #9
 8000e5a:	20ff      	movs	r0, #255	@ 0xff
 8000e5c:	0a52      	lsrs	r2, r2, #9
 8000e5e:	e714      	b.n	8000c8a <__aeabi_fmul+0x7a>
 8000e60:	001d      	movs	r5, r3
 8000e62:	e73d      	b.n	8000ce0 <__aeabi_fmul+0xd0>
 8000e64:	0192      	lsls	r2, r2, #6
 8000e66:	2000      	movs	r0, #0
 8000e68:	0a52      	lsrs	r2, r2, #9
 8000e6a:	e70e      	b.n	8000c8a <__aeabi_fmul+0x7a>
 8000e6c:	290f      	cmp	r1, #15
 8000e6e:	d1ed      	bne.n	8000e4c <__aeabi_fmul+0x23c>
 8000e70:	2280      	movs	r2, #128	@ 0x80
 8000e72:	464b      	mov	r3, r9
 8000e74:	03d2      	lsls	r2, r2, #15
 8000e76:	4213      	tst	r3, r2
 8000e78:	d0ea      	beq.n	8000e50 <__aeabi_fmul+0x240>
 8000e7a:	4214      	tst	r4, r2
 8000e7c:	d1e8      	bne.n	8000e50 <__aeabi_fmul+0x240>
 8000e7e:	003e      	movs	r6, r7
 8000e80:	20ff      	movs	r0, #255	@ 0xff
 8000e82:	4322      	orrs	r2, r4
 8000e84:	e701      	b.n	8000c8a <__aeabi_fmul+0x7a>
 8000e86:	46c0      	nop			@ (mov r8, r8)
 8000e88:	f7ffffff 	.word	0xf7ffffff

08000e8c <__aeabi_fsub>:
 8000e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e8e:	4647      	mov	r7, r8
 8000e90:	46ce      	mov	lr, r9
 8000e92:	024e      	lsls	r6, r1, #9
 8000e94:	0243      	lsls	r3, r0, #9
 8000e96:	0045      	lsls	r5, r0, #1
 8000e98:	0a72      	lsrs	r2, r6, #9
 8000e9a:	0fc4      	lsrs	r4, r0, #31
 8000e9c:	0048      	lsls	r0, r1, #1
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	4694      	mov	ip, r2
 8000ea2:	0a5f      	lsrs	r7, r3, #9
 8000ea4:	0e2d      	lsrs	r5, r5, #24
 8000ea6:	099b      	lsrs	r3, r3, #6
 8000ea8:	0e00      	lsrs	r0, r0, #24
 8000eaa:	0fc9      	lsrs	r1, r1, #31
 8000eac:	09b6      	lsrs	r6, r6, #6
 8000eae:	28ff      	cmp	r0, #255	@ 0xff
 8000eb0:	d024      	beq.n	8000efc <__aeabi_fsub+0x70>
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	4051      	eors	r1, r2
 8000eb6:	1a2a      	subs	r2, r5, r0
 8000eb8:	428c      	cmp	r4, r1
 8000eba:	d00f      	beq.n	8000edc <__aeabi_fsub+0x50>
 8000ebc:	2a00      	cmp	r2, #0
 8000ebe:	dc00      	bgt.n	8000ec2 <__aeabi_fsub+0x36>
 8000ec0:	e16a      	b.n	8001198 <__aeabi_fsub+0x30c>
 8000ec2:	2800      	cmp	r0, #0
 8000ec4:	d135      	bne.n	8000f32 <__aeabi_fsub+0xa6>
 8000ec6:	2e00      	cmp	r6, #0
 8000ec8:	d100      	bne.n	8000ecc <__aeabi_fsub+0x40>
 8000eca:	e0a2      	b.n	8001012 <__aeabi_fsub+0x186>
 8000ecc:	1e51      	subs	r1, r2, #1
 8000ece:	2a01      	cmp	r2, #1
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_fsub+0x48>
 8000ed2:	e124      	b.n	800111e <__aeabi_fsub+0x292>
 8000ed4:	2aff      	cmp	r2, #255	@ 0xff
 8000ed6:	d021      	beq.n	8000f1c <__aeabi_fsub+0x90>
 8000ed8:	000a      	movs	r2, r1
 8000eda:	e02f      	b.n	8000f3c <__aeabi_fsub+0xb0>
 8000edc:	2a00      	cmp	r2, #0
 8000ede:	dc00      	bgt.n	8000ee2 <__aeabi_fsub+0x56>
 8000ee0:	e167      	b.n	80011b2 <__aeabi_fsub+0x326>
 8000ee2:	2800      	cmp	r0, #0
 8000ee4:	d05e      	beq.n	8000fa4 <__aeabi_fsub+0x118>
 8000ee6:	2dff      	cmp	r5, #255	@ 0xff
 8000ee8:	d018      	beq.n	8000f1c <__aeabi_fsub+0x90>
 8000eea:	2180      	movs	r1, #128	@ 0x80
 8000eec:	04c9      	lsls	r1, r1, #19
 8000eee:	430e      	orrs	r6, r1
 8000ef0:	2a1b      	cmp	r2, #27
 8000ef2:	dc00      	bgt.n	8000ef6 <__aeabi_fsub+0x6a>
 8000ef4:	e076      	b.n	8000fe4 <__aeabi_fsub+0x158>
 8000ef6:	002a      	movs	r2, r5
 8000ef8:	3301      	adds	r3, #1
 8000efa:	e032      	b.n	8000f62 <__aeabi_fsub+0xd6>
 8000efc:	002a      	movs	r2, r5
 8000efe:	3aff      	subs	r2, #255	@ 0xff
 8000f00:	4691      	mov	r9, r2
 8000f02:	2e00      	cmp	r6, #0
 8000f04:	d042      	beq.n	8000f8c <__aeabi_fsub+0x100>
 8000f06:	428c      	cmp	r4, r1
 8000f08:	d055      	beq.n	8000fb6 <__aeabi_fsub+0x12a>
 8000f0a:	464a      	mov	r2, r9
 8000f0c:	2a00      	cmp	r2, #0
 8000f0e:	d100      	bne.n	8000f12 <__aeabi_fsub+0x86>
 8000f10:	e09c      	b.n	800104c <__aeabi_fsub+0x1c0>
 8000f12:	2d00      	cmp	r5, #0
 8000f14:	d100      	bne.n	8000f18 <__aeabi_fsub+0x8c>
 8000f16:	e077      	b.n	8001008 <__aeabi_fsub+0x17c>
 8000f18:	000c      	movs	r4, r1
 8000f1a:	0033      	movs	r3, r6
 8000f1c:	08db      	lsrs	r3, r3, #3
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d100      	bne.n	8000f24 <__aeabi_fsub+0x98>
 8000f22:	e06e      	b.n	8001002 <__aeabi_fsub+0x176>
 8000f24:	2280      	movs	r2, #128	@ 0x80
 8000f26:	03d2      	lsls	r2, r2, #15
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	025b      	lsls	r3, r3, #9
 8000f2c:	20ff      	movs	r0, #255	@ 0xff
 8000f2e:	0a5b      	lsrs	r3, r3, #9
 8000f30:	e024      	b.n	8000f7c <__aeabi_fsub+0xf0>
 8000f32:	2dff      	cmp	r5, #255	@ 0xff
 8000f34:	d0f2      	beq.n	8000f1c <__aeabi_fsub+0x90>
 8000f36:	2180      	movs	r1, #128	@ 0x80
 8000f38:	04c9      	lsls	r1, r1, #19
 8000f3a:	430e      	orrs	r6, r1
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	2a1b      	cmp	r2, #27
 8000f40:	dc08      	bgt.n	8000f54 <__aeabi_fsub+0xc8>
 8000f42:	0031      	movs	r1, r6
 8000f44:	2020      	movs	r0, #32
 8000f46:	40d1      	lsrs	r1, r2
 8000f48:	1a82      	subs	r2, r0, r2
 8000f4a:	4096      	lsls	r6, r2
 8000f4c:	0032      	movs	r2, r6
 8000f4e:	1e50      	subs	r0, r2, #1
 8000f50:	4182      	sbcs	r2, r0
 8000f52:	4311      	orrs	r1, r2
 8000f54:	1a5b      	subs	r3, r3, r1
 8000f56:	015a      	lsls	r2, r3, #5
 8000f58:	d460      	bmi.n	800101c <__aeabi_fsub+0x190>
 8000f5a:	2107      	movs	r1, #7
 8000f5c:	002a      	movs	r2, r5
 8000f5e:	4019      	ands	r1, r3
 8000f60:	d057      	beq.n	8001012 <__aeabi_fsub+0x186>
 8000f62:	210f      	movs	r1, #15
 8000f64:	4019      	ands	r1, r3
 8000f66:	2904      	cmp	r1, #4
 8000f68:	d000      	beq.n	8000f6c <__aeabi_fsub+0xe0>
 8000f6a:	3304      	adds	r3, #4
 8000f6c:	0159      	lsls	r1, r3, #5
 8000f6e:	d550      	bpl.n	8001012 <__aeabi_fsub+0x186>
 8000f70:	1c50      	adds	r0, r2, #1
 8000f72:	2afe      	cmp	r2, #254	@ 0xfe
 8000f74:	d045      	beq.n	8001002 <__aeabi_fsub+0x176>
 8000f76:	019b      	lsls	r3, r3, #6
 8000f78:	b2c0      	uxtb	r0, r0
 8000f7a:	0a5b      	lsrs	r3, r3, #9
 8000f7c:	05c0      	lsls	r0, r0, #23
 8000f7e:	4318      	orrs	r0, r3
 8000f80:	07e4      	lsls	r4, r4, #31
 8000f82:	4320      	orrs	r0, r4
 8000f84:	bcc0      	pop	{r6, r7}
 8000f86:	46b9      	mov	r9, r7
 8000f88:	46b0      	mov	r8, r6
 8000f8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	4051      	eors	r1, r2
 8000f90:	428c      	cmp	r4, r1
 8000f92:	d1ba      	bne.n	8000f0a <__aeabi_fsub+0x7e>
 8000f94:	464a      	mov	r2, r9
 8000f96:	2a00      	cmp	r2, #0
 8000f98:	d010      	beq.n	8000fbc <__aeabi_fsub+0x130>
 8000f9a:	2d00      	cmp	r5, #0
 8000f9c:	d100      	bne.n	8000fa0 <__aeabi_fsub+0x114>
 8000f9e:	e098      	b.n	80010d2 <__aeabi_fsub+0x246>
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	e7bb      	b.n	8000f1c <__aeabi_fsub+0x90>
 8000fa4:	2e00      	cmp	r6, #0
 8000fa6:	d034      	beq.n	8001012 <__aeabi_fsub+0x186>
 8000fa8:	1e51      	subs	r1, r2, #1
 8000faa:	2a01      	cmp	r2, #1
 8000fac:	d06e      	beq.n	800108c <__aeabi_fsub+0x200>
 8000fae:	2aff      	cmp	r2, #255	@ 0xff
 8000fb0:	d0b4      	beq.n	8000f1c <__aeabi_fsub+0x90>
 8000fb2:	000a      	movs	r2, r1
 8000fb4:	e79c      	b.n	8000ef0 <__aeabi_fsub+0x64>
 8000fb6:	2a00      	cmp	r2, #0
 8000fb8:	d000      	beq.n	8000fbc <__aeabi_fsub+0x130>
 8000fba:	e088      	b.n	80010ce <__aeabi_fsub+0x242>
 8000fbc:	20fe      	movs	r0, #254	@ 0xfe
 8000fbe:	1c6a      	adds	r2, r5, #1
 8000fc0:	4210      	tst	r0, r2
 8000fc2:	d000      	beq.n	8000fc6 <__aeabi_fsub+0x13a>
 8000fc4:	e092      	b.n	80010ec <__aeabi_fsub+0x260>
 8000fc6:	2d00      	cmp	r5, #0
 8000fc8:	d000      	beq.n	8000fcc <__aeabi_fsub+0x140>
 8000fca:	e0a4      	b.n	8001116 <__aeabi_fsub+0x28a>
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d100      	bne.n	8000fd2 <__aeabi_fsub+0x146>
 8000fd0:	e0cb      	b.n	800116a <__aeabi_fsub+0x2de>
 8000fd2:	2e00      	cmp	r6, #0
 8000fd4:	d000      	beq.n	8000fd8 <__aeabi_fsub+0x14c>
 8000fd6:	e0ca      	b.n	800116e <__aeabi_fsub+0x2e2>
 8000fd8:	2200      	movs	r2, #0
 8000fda:	08db      	lsrs	r3, r3, #3
 8000fdc:	025b      	lsls	r3, r3, #9
 8000fde:	0a5b      	lsrs	r3, r3, #9
 8000fe0:	b2d0      	uxtb	r0, r2
 8000fe2:	e7cb      	b.n	8000f7c <__aeabi_fsub+0xf0>
 8000fe4:	0031      	movs	r1, r6
 8000fe6:	2020      	movs	r0, #32
 8000fe8:	40d1      	lsrs	r1, r2
 8000fea:	1a82      	subs	r2, r0, r2
 8000fec:	4096      	lsls	r6, r2
 8000fee:	0032      	movs	r2, r6
 8000ff0:	1e50      	subs	r0, r2, #1
 8000ff2:	4182      	sbcs	r2, r0
 8000ff4:	430a      	orrs	r2, r1
 8000ff6:	189b      	adds	r3, r3, r2
 8000ff8:	015a      	lsls	r2, r3, #5
 8000ffa:	d5ae      	bpl.n	8000f5a <__aeabi_fsub+0xce>
 8000ffc:	1c6a      	adds	r2, r5, #1
 8000ffe:	2dfe      	cmp	r5, #254	@ 0xfe
 8001000:	d14a      	bne.n	8001098 <__aeabi_fsub+0x20c>
 8001002:	20ff      	movs	r0, #255	@ 0xff
 8001004:	2300      	movs	r3, #0
 8001006:	e7b9      	b.n	8000f7c <__aeabi_fsub+0xf0>
 8001008:	22ff      	movs	r2, #255	@ 0xff
 800100a:	2b00      	cmp	r3, #0
 800100c:	d14b      	bne.n	80010a6 <__aeabi_fsub+0x21a>
 800100e:	000c      	movs	r4, r1
 8001010:	0033      	movs	r3, r6
 8001012:	08db      	lsrs	r3, r3, #3
 8001014:	2aff      	cmp	r2, #255	@ 0xff
 8001016:	d100      	bne.n	800101a <__aeabi_fsub+0x18e>
 8001018:	e781      	b.n	8000f1e <__aeabi_fsub+0x92>
 800101a:	e7df      	b.n	8000fdc <__aeabi_fsub+0x150>
 800101c:	019f      	lsls	r7, r3, #6
 800101e:	09bf      	lsrs	r7, r7, #6
 8001020:	0038      	movs	r0, r7
 8001022:	f001 ffeb 	bl	8002ffc <__clzsi2>
 8001026:	3805      	subs	r0, #5
 8001028:	4087      	lsls	r7, r0
 800102a:	4285      	cmp	r5, r0
 800102c:	dc21      	bgt.n	8001072 <__aeabi_fsub+0x1e6>
 800102e:	003b      	movs	r3, r7
 8001030:	2120      	movs	r1, #32
 8001032:	1b42      	subs	r2, r0, r5
 8001034:	3201      	adds	r2, #1
 8001036:	40d3      	lsrs	r3, r2
 8001038:	1a8a      	subs	r2, r1, r2
 800103a:	4097      	lsls	r7, r2
 800103c:	1e7a      	subs	r2, r7, #1
 800103e:	4197      	sbcs	r7, r2
 8001040:	2200      	movs	r2, #0
 8001042:	433b      	orrs	r3, r7
 8001044:	0759      	lsls	r1, r3, #29
 8001046:	d000      	beq.n	800104a <__aeabi_fsub+0x1be>
 8001048:	e78b      	b.n	8000f62 <__aeabi_fsub+0xd6>
 800104a:	e78f      	b.n	8000f6c <__aeabi_fsub+0xe0>
 800104c:	20fe      	movs	r0, #254	@ 0xfe
 800104e:	1c6a      	adds	r2, r5, #1
 8001050:	4210      	tst	r0, r2
 8001052:	d112      	bne.n	800107a <__aeabi_fsub+0x1ee>
 8001054:	2d00      	cmp	r5, #0
 8001056:	d152      	bne.n	80010fe <__aeabi_fsub+0x272>
 8001058:	2b00      	cmp	r3, #0
 800105a:	d07c      	beq.n	8001156 <__aeabi_fsub+0x2ca>
 800105c:	2e00      	cmp	r6, #0
 800105e:	d0bb      	beq.n	8000fd8 <__aeabi_fsub+0x14c>
 8001060:	1b9a      	subs	r2, r3, r6
 8001062:	0150      	lsls	r0, r2, #5
 8001064:	d400      	bmi.n	8001068 <__aeabi_fsub+0x1dc>
 8001066:	e08b      	b.n	8001180 <__aeabi_fsub+0x2f4>
 8001068:	2401      	movs	r4, #1
 800106a:	2200      	movs	r2, #0
 800106c:	1af3      	subs	r3, r6, r3
 800106e:	400c      	ands	r4, r1
 8001070:	e7e8      	b.n	8001044 <__aeabi_fsub+0x1b8>
 8001072:	4b56      	ldr	r3, [pc, #344]	@ (80011cc <__aeabi_fsub+0x340>)
 8001074:	1a2a      	subs	r2, r5, r0
 8001076:	403b      	ands	r3, r7
 8001078:	e7e4      	b.n	8001044 <__aeabi_fsub+0x1b8>
 800107a:	1b9f      	subs	r7, r3, r6
 800107c:	017a      	lsls	r2, r7, #5
 800107e:	d446      	bmi.n	800110e <__aeabi_fsub+0x282>
 8001080:	2f00      	cmp	r7, #0
 8001082:	d1cd      	bne.n	8001020 <__aeabi_fsub+0x194>
 8001084:	2400      	movs	r4, #0
 8001086:	2000      	movs	r0, #0
 8001088:	2300      	movs	r3, #0
 800108a:	e777      	b.n	8000f7c <__aeabi_fsub+0xf0>
 800108c:	199b      	adds	r3, r3, r6
 800108e:	2501      	movs	r5, #1
 8001090:	3201      	adds	r2, #1
 8001092:	0159      	lsls	r1, r3, #5
 8001094:	d400      	bmi.n	8001098 <__aeabi_fsub+0x20c>
 8001096:	e760      	b.n	8000f5a <__aeabi_fsub+0xce>
 8001098:	2101      	movs	r1, #1
 800109a:	484d      	ldr	r0, [pc, #308]	@ (80011d0 <__aeabi_fsub+0x344>)
 800109c:	4019      	ands	r1, r3
 800109e:	085b      	lsrs	r3, r3, #1
 80010a0:	4003      	ands	r3, r0
 80010a2:	430b      	orrs	r3, r1
 80010a4:	e7ce      	b.n	8001044 <__aeabi_fsub+0x1b8>
 80010a6:	1e57      	subs	r7, r2, #1
 80010a8:	2a01      	cmp	r2, #1
 80010aa:	d05a      	beq.n	8001162 <__aeabi_fsub+0x2d6>
 80010ac:	000c      	movs	r4, r1
 80010ae:	2aff      	cmp	r2, #255	@ 0xff
 80010b0:	d033      	beq.n	800111a <__aeabi_fsub+0x28e>
 80010b2:	2201      	movs	r2, #1
 80010b4:	2f1b      	cmp	r7, #27
 80010b6:	dc07      	bgt.n	80010c8 <__aeabi_fsub+0x23c>
 80010b8:	2120      	movs	r1, #32
 80010ba:	1bc9      	subs	r1, r1, r7
 80010bc:	001a      	movs	r2, r3
 80010be:	408b      	lsls	r3, r1
 80010c0:	40fa      	lsrs	r2, r7
 80010c2:	1e59      	subs	r1, r3, #1
 80010c4:	418b      	sbcs	r3, r1
 80010c6:	431a      	orrs	r2, r3
 80010c8:	0005      	movs	r5, r0
 80010ca:	1ab3      	subs	r3, r6, r2
 80010cc:	e743      	b.n	8000f56 <__aeabi_fsub+0xca>
 80010ce:	2d00      	cmp	r5, #0
 80010d0:	d123      	bne.n	800111a <__aeabi_fsub+0x28e>
 80010d2:	22ff      	movs	r2, #255	@ 0xff
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d09b      	beq.n	8001010 <__aeabi_fsub+0x184>
 80010d8:	1e51      	subs	r1, r2, #1
 80010da:	2a01      	cmp	r2, #1
 80010dc:	d0d6      	beq.n	800108c <__aeabi_fsub+0x200>
 80010de:	2aff      	cmp	r2, #255	@ 0xff
 80010e0:	d01b      	beq.n	800111a <__aeabi_fsub+0x28e>
 80010e2:	291b      	cmp	r1, #27
 80010e4:	dd2c      	ble.n	8001140 <__aeabi_fsub+0x2b4>
 80010e6:	0002      	movs	r2, r0
 80010e8:	1c73      	adds	r3, r6, #1
 80010ea:	e73a      	b.n	8000f62 <__aeabi_fsub+0xd6>
 80010ec:	2aff      	cmp	r2, #255	@ 0xff
 80010ee:	d088      	beq.n	8001002 <__aeabi_fsub+0x176>
 80010f0:	199b      	adds	r3, r3, r6
 80010f2:	085b      	lsrs	r3, r3, #1
 80010f4:	0759      	lsls	r1, r3, #29
 80010f6:	d000      	beq.n	80010fa <__aeabi_fsub+0x26e>
 80010f8:	e733      	b.n	8000f62 <__aeabi_fsub+0xd6>
 80010fa:	08db      	lsrs	r3, r3, #3
 80010fc:	e76e      	b.n	8000fdc <__aeabi_fsub+0x150>
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d110      	bne.n	8001124 <__aeabi_fsub+0x298>
 8001102:	2e00      	cmp	r6, #0
 8001104:	d043      	beq.n	800118e <__aeabi_fsub+0x302>
 8001106:	2401      	movs	r4, #1
 8001108:	0033      	movs	r3, r6
 800110a:	400c      	ands	r4, r1
 800110c:	e706      	b.n	8000f1c <__aeabi_fsub+0x90>
 800110e:	2401      	movs	r4, #1
 8001110:	1af7      	subs	r7, r6, r3
 8001112:	400c      	ands	r4, r1
 8001114:	e784      	b.n	8001020 <__aeabi_fsub+0x194>
 8001116:	2b00      	cmp	r3, #0
 8001118:	d104      	bne.n	8001124 <__aeabi_fsub+0x298>
 800111a:	0033      	movs	r3, r6
 800111c:	e6fe      	b.n	8000f1c <__aeabi_fsub+0x90>
 800111e:	2501      	movs	r5, #1
 8001120:	1b9b      	subs	r3, r3, r6
 8001122:	e718      	b.n	8000f56 <__aeabi_fsub+0xca>
 8001124:	2e00      	cmp	r6, #0
 8001126:	d100      	bne.n	800112a <__aeabi_fsub+0x29e>
 8001128:	e6f8      	b.n	8000f1c <__aeabi_fsub+0x90>
 800112a:	2280      	movs	r2, #128	@ 0x80
 800112c:	03d2      	lsls	r2, r2, #15
 800112e:	4297      	cmp	r7, r2
 8001130:	d304      	bcc.n	800113c <__aeabi_fsub+0x2b0>
 8001132:	4594      	cmp	ip, r2
 8001134:	d202      	bcs.n	800113c <__aeabi_fsub+0x2b0>
 8001136:	2401      	movs	r4, #1
 8001138:	0033      	movs	r3, r6
 800113a:	400c      	ands	r4, r1
 800113c:	08db      	lsrs	r3, r3, #3
 800113e:	e6f1      	b.n	8000f24 <__aeabi_fsub+0x98>
 8001140:	001a      	movs	r2, r3
 8001142:	2520      	movs	r5, #32
 8001144:	40ca      	lsrs	r2, r1
 8001146:	1a69      	subs	r1, r5, r1
 8001148:	408b      	lsls	r3, r1
 800114a:	1e59      	subs	r1, r3, #1
 800114c:	418b      	sbcs	r3, r1
 800114e:	4313      	orrs	r3, r2
 8001150:	0005      	movs	r5, r0
 8001152:	199b      	adds	r3, r3, r6
 8001154:	e750      	b.n	8000ff8 <__aeabi_fsub+0x16c>
 8001156:	2e00      	cmp	r6, #0
 8001158:	d094      	beq.n	8001084 <__aeabi_fsub+0x1f8>
 800115a:	2401      	movs	r4, #1
 800115c:	0033      	movs	r3, r6
 800115e:	400c      	ands	r4, r1
 8001160:	e73a      	b.n	8000fd8 <__aeabi_fsub+0x14c>
 8001162:	000c      	movs	r4, r1
 8001164:	2501      	movs	r5, #1
 8001166:	1af3      	subs	r3, r6, r3
 8001168:	e6f5      	b.n	8000f56 <__aeabi_fsub+0xca>
 800116a:	0033      	movs	r3, r6
 800116c:	e734      	b.n	8000fd8 <__aeabi_fsub+0x14c>
 800116e:	199b      	adds	r3, r3, r6
 8001170:	2200      	movs	r2, #0
 8001172:	0159      	lsls	r1, r3, #5
 8001174:	d5c1      	bpl.n	80010fa <__aeabi_fsub+0x26e>
 8001176:	4a15      	ldr	r2, [pc, #84]	@ (80011cc <__aeabi_fsub+0x340>)
 8001178:	4013      	ands	r3, r2
 800117a:	08db      	lsrs	r3, r3, #3
 800117c:	2201      	movs	r2, #1
 800117e:	e72d      	b.n	8000fdc <__aeabi_fsub+0x150>
 8001180:	2a00      	cmp	r2, #0
 8001182:	d100      	bne.n	8001186 <__aeabi_fsub+0x2fa>
 8001184:	e77e      	b.n	8001084 <__aeabi_fsub+0x1f8>
 8001186:	0013      	movs	r3, r2
 8001188:	2200      	movs	r2, #0
 800118a:	08db      	lsrs	r3, r3, #3
 800118c:	e726      	b.n	8000fdc <__aeabi_fsub+0x150>
 800118e:	2380      	movs	r3, #128	@ 0x80
 8001190:	2400      	movs	r4, #0
 8001192:	20ff      	movs	r0, #255	@ 0xff
 8001194:	03db      	lsls	r3, r3, #15
 8001196:	e6f1      	b.n	8000f7c <__aeabi_fsub+0xf0>
 8001198:	2a00      	cmp	r2, #0
 800119a:	d100      	bne.n	800119e <__aeabi_fsub+0x312>
 800119c:	e756      	b.n	800104c <__aeabi_fsub+0x1c0>
 800119e:	1b47      	subs	r7, r0, r5
 80011a0:	003a      	movs	r2, r7
 80011a2:	2d00      	cmp	r5, #0
 80011a4:	d100      	bne.n	80011a8 <__aeabi_fsub+0x31c>
 80011a6:	e730      	b.n	800100a <__aeabi_fsub+0x17e>
 80011a8:	2280      	movs	r2, #128	@ 0x80
 80011aa:	04d2      	lsls	r2, r2, #19
 80011ac:	000c      	movs	r4, r1
 80011ae:	4313      	orrs	r3, r2
 80011b0:	e77f      	b.n	80010b2 <__aeabi_fsub+0x226>
 80011b2:	2a00      	cmp	r2, #0
 80011b4:	d100      	bne.n	80011b8 <__aeabi_fsub+0x32c>
 80011b6:	e701      	b.n	8000fbc <__aeabi_fsub+0x130>
 80011b8:	1b41      	subs	r1, r0, r5
 80011ba:	2d00      	cmp	r5, #0
 80011bc:	d101      	bne.n	80011c2 <__aeabi_fsub+0x336>
 80011be:	000a      	movs	r2, r1
 80011c0:	e788      	b.n	80010d4 <__aeabi_fsub+0x248>
 80011c2:	2280      	movs	r2, #128	@ 0x80
 80011c4:	04d2      	lsls	r2, r2, #19
 80011c6:	4313      	orrs	r3, r2
 80011c8:	e78b      	b.n	80010e2 <__aeabi_fsub+0x256>
 80011ca:	46c0      	nop			@ (mov r8, r8)
 80011cc:	fbffffff 	.word	0xfbffffff
 80011d0:	7dffffff 	.word	0x7dffffff

080011d4 <__aeabi_fcmpun>:
 80011d4:	0243      	lsls	r3, r0, #9
 80011d6:	024a      	lsls	r2, r1, #9
 80011d8:	0040      	lsls	r0, r0, #1
 80011da:	0049      	lsls	r1, r1, #1
 80011dc:	0a5b      	lsrs	r3, r3, #9
 80011de:	0a52      	lsrs	r2, r2, #9
 80011e0:	0e09      	lsrs	r1, r1, #24
 80011e2:	0e00      	lsrs	r0, r0, #24
 80011e4:	28ff      	cmp	r0, #255	@ 0xff
 80011e6:	d006      	beq.n	80011f6 <__aeabi_fcmpun+0x22>
 80011e8:	2000      	movs	r0, #0
 80011ea:	29ff      	cmp	r1, #255	@ 0xff
 80011ec:	d102      	bne.n	80011f4 <__aeabi_fcmpun+0x20>
 80011ee:	1e53      	subs	r3, r2, #1
 80011f0:	419a      	sbcs	r2, r3
 80011f2:	0010      	movs	r0, r2
 80011f4:	4770      	bx	lr
 80011f6:	38fe      	subs	r0, #254	@ 0xfe
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d1fb      	bne.n	80011f4 <__aeabi_fcmpun+0x20>
 80011fc:	e7f4      	b.n	80011e8 <__aeabi_fcmpun+0x14>
 80011fe:	46c0      	nop			@ (mov r8, r8)

08001200 <__aeabi_ui2f>:
 8001200:	b570      	push	{r4, r5, r6, lr}
 8001202:	1e04      	subs	r4, r0, #0
 8001204:	d00e      	beq.n	8001224 <__aeabi_ui2f+0x24>
 8001206:	f001 fef9 	bl	8002ffc <__clzsi2>
 800120a:	239e      	movs	r3, #158	@ 0x9e
 800120c:	0001      	movs	r1, r0
 800120e:	1a1b      	subs	r3, r3, r0
 8001210:	2b96      	cmp	r3, #150	@ 0x96
 8001212:	dc0c      	bgt.n	800122e <__aeabi_ui2f+0x2e>
 8001214:	2808      	cmp	r0, #8
 8001216:	d02f      	beq.n	8001278 <__aeabi_ui2f+0x78>
 8001218:	3908      	subs	r1, #8
 800121a:	408c      	lsls	r4, r1
 800121c:	0264      	lsls	r4, r4, #9
 800121e:	0a64      	lsrs	r4, r4, #9
 8001220:	b2d8      	uxtb	r0, r3
 8001222:	e001      	b.n	8001228 <__aeabi_ui2f+0x28>
 8001224:	2000      	movs	r0, #0
 8001226:	2400      	movs	r4, #0
 8001228:	05c0      	lsls	r0, r0, #23
 800122a:	4320      	orrs	r0, r4
 800122c:	bd70      	pop	{r4, r5, r6, pc}
 800122e:	2b99      	cmp	r3, #153	@ 0x99
 8001230:	dc16      	bgt.n	8001260 <__aeabi_ui2f+0x60>
 8001232:	1f42      	subs	r2, r0, #5
 8001234:	2805      	cmp	r0, #5
 8001236:	d000      	beq.n	800123a <__aeabi_ui2f+0x3a>
 8001238:	4094      	lsls	r4, r2
 800123a:	0022      	movs	r2, r4
 800123c:	4810      	ldr	r0, [pc, #64]	@ (8001280 <__aeabi_ui2f+0x80>)
 800123e:	4002      	ands	r2, r0
 8001240:	0765      	lsls	r5, r4, #29
 8001242:	d009      	beq.n	8001258 <__aeabi_ui2f+0x58>
 8001244:	250f      	movs	r5, #15
 8001246:	402c      	ands	r4, r5
 8001248:	2c04      	cmp	r4, #4
 800124a:	d005      	beq.n	8001258 <__aeabi_ui2f+0x58>
 800124c:	3204      	adds	r2, #4
 800124e:	0154      	lsls	r4, r2, #5
 8001250:	d502      	bpl.n	8001258 <__aeabi_ui2f+0x58>
 8001252:	239f      	movs	r3, #159	@ 0x9f
 8001254:	4002      	ands	r2, r0
 8001256:	1a5b      	subs	r3, r3, r1
 8001258:	0192      	lsls	r2, r2, #6
 800125a:	0a54      	lsrs	r4, r2, #9
 800125c:	b2d8      	uxtb	r0, r3
 800125e:	e7e3      	b.n	8001228 <__aeabi_ui2f+0x28>
 8001260:	0002      	movs	r2, r0
 8001262:	0020      	movs	r0, r4
 8001264:	321b      	adds	r2, #27
 8001266:	4090      	lsls	r0, r2
 8001268:	0002      	movs	r2, r0
 800126a:	1e50      	subs	r0, r2, #1
 800126c:	4182      	sbcs	r2, r0
 800126e:	2005      	movs	r0, #5
 8001270:	1a40      	subs	r0, r0, r1
 8001272:	40c4      	lsrs	r4, r0
 8001274:	4314      	orrs	r4, r2
 8001276:	e7e0      	b.n	800123a <__aeabi_ui2f+0x3a>
 8001278:	0264      	lsls	r4, r4, #9
 800127a:	2096      	movs	r0, #150	@ 0x96
 800127c:	0a64      	lsrs	r4, r4, #9
 800127e:	e7d3      	b.n	8001228 <__aeabi_ui2f+0x28>
 8001280:	fbffffff 	.word	0xfbffffff

08001284 <__aeabi_dadd>:
 8001284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001286:	4657      	mov	r7, sl
 8001288:	464e      	mov	r6, r9
 800128a:	4645      	mov	r5, r8
 800128c:	46de      	mov	lr, fp
 800128e:	b5e0      	push	{r5, r6, r7, lr}
 8001290:	b083      	sub	sp, #12
 8001292:	9000      	str	r0, [sp, #0]
 8001294:	9101      	str	r1, [sp, #4]
 8001296:	030c      	lsls	r4, r1, #12
 8001298:	004f      	lsls	r7, r1, #1
 800129a:	0fce      	lsrs	r6, r1, #31
 800129c:	0a61      	lsrs	r1, r4, #9
 800129e:	9c00      	ldr	r4, [sp, #0]
 80012a0:	031d      	lsls	r5, r3, #12
 80012a2:	0f64      	lsrs	r4, r4, #29
 80012a4:	430c      	orrs	r4, r1
 80012a6:	9900      	ldr	r1, [sp, #0]
 80012a8:	9200      	str	r2, [sp, #0]
 80012aa:	9301      	str	r3, [sp, #4]
 80012ac:	00c8      	lsls	r0, r1, #3
 80012ae:	0059      	lsls	r1, r3, #1
 80012b0:	0d4b      	lsrs	r3, r1, #21
 80012b2:	4699      	mov	r9, r3
 80012b4:	9a00      	ldr	r2, [sp, #0]
 80012b6:	9b01      	ldr	r3, [sp, #4]
 80012b8:	0a6d      	lsrs	r5, r5, #9
 80012ba:	0fd9      	lsrs	r1, r3, #31
 80012bc:	0f53      	lsrs	r3, r2, #29
 80012be:	432b      	orrs	r3, r5
 80012c0:	469a      	mov	sl, r3
 80012c2:	9b00      	ldr	r3, [sp, #0]
 80012c4:	0d7f      	lsrs	r7, r7, #21
 80012c6:	00da      	lsls	r2, r3, #3
 80012c8:	4694      	mov	ip, r2
 80012ca:	464a      	mov	r2, r9
 80012cc:	46b0      	mov	r8, r6
 80012ce:	1aba      	subs	r2, r7, r2
 80012d0:	428e      	cmp	r6, r1
 80012d2:	d100      	bne.n	80012d6 <__aeabi_dadd+0x52>
 80012d4:	e0b0      	b.n	8001438 <__aeabi_dadd+0x1b4>
 80012d6:	2a00      	cmp	r2, #0
 80012d8:	dc00      	bgt.n	80012dc <__aeabi_dadd+0x58>
 80012da:	e078      	b.n	80013ce <__aeabi_dadd+0x14a>
 80012dc:	4649      	mov	r1, r9
 80012de:	2900      	cmp	r1, #0
 80012e0:	d100      	bne.n	80012e4 <__aeabi_dadd+0x60>
 80012e2:	e0e9      	b.n	80014b8 <__aeabi_dadd+0x234>
 80012e4:	49c9      	ldr	r1, [pc, #804]	@ (800160c <__aeabi_dadd+0x388>)
 80012e6:	428f      	cmp	r7, r1
 80012e8:	d100      	bne.n	80012ec <__aeabi_dadd+0x68>
 80012ea:	e195      	b.n	8001618 <__aeabi_dadd+0x394>
 80012ec:	2501      	movs	r5, #1
 80012ee:	2a38      	cmp	r2, #56	@ 0x38
 80012f0:	dc16      	bgt.n	8001320 <__aeabi_dadd+0x9c>
 80012f2:	2180      	movs	r1, #128	@ 0x80
 80012f4:	4653      	mov	r3, sl
 80012f6:	0409      	lsls	r1, r1, #16
 80012f8:	430b      	orrs	r3, r1
 80012fa:	469a      	mov	sl, r3
 80012fc:	2a1f      	cmp	r2, #31
 80012fe:	dd00      	ble.n	8001302 <__aeabi_dadd+0x7e>
 8001300:	e1e7      	b.n	80016d2 <__aeabi_dadd+0x44e>
 8001302:	2120      	movs	r1, #32
 8001304:	4655      	mov	r5, sl
 8001306:	1a8b      	subs	r3, r1, r2
 8001308:	4661      	mov	r1, ip
 800130a:	409d      	lsls	r5, r3
 800130c:	40d1      	lsrs	r1, r2
 800130e:	430d      	orrs	r5, r1
 8001310:	4661      	mov	r1, ip
 8001312:	4099      	lsls	r1, r3
 8001314:	1e4b      	subs	r3, r1, #1
 8001316:	4199      	sbcs	r1, r3
 8001318:	4653      	mov	r3, sl
 800131a:	40d3      	lsrs	r3, r2
 800131c:	430d      	orrs	r5, r1
 800131e:	1ae4      	subs	r4, r4, r3
 8001320:	1b45      	subs	r5, r0, r5
 8001322:	42a8      	cmp	r0, r5
 8001324:	4180      	sbcs	r0, r0
 8001326:	4240      	negs	r0, r0
 8001328:	1a24      	subs	r4, r4, r0
 800132a:	0223      	lsls	r3, r4, #8
 800132c:	d400      	bmi.n	8001330 <__aeabi_dadd+0xac>
 800132e:	e10f      	b.n	8001550 <__aeabi_dadd+0x2cc>
 8001330:	0264      	lsls	r4, r4, #9
 8001332:	0a64      	lsrs	r4, r4, #9
 8001334:	2c00      	cmp	r4, #0
 8001336:	d100      	bne.n	800133a <__aeabi_dadd+0xb6>
 8001338:	e139      	b.n	80015ae <__aeabi_dadd+0x32a>
 800133a:	0020      	movs	r0, r4
 800133c:	f001 fe5e 	bl	8002ffc <__clzsi2>
 8001340:	0003      	movs	r3, r0
 8001342:	3b08      	subs	r3, #8
 8001344:	2120      	movs	r1, #32
 8001346:	0028      	movs	r0, r5
 8001348:	1aca      	subs	r2, r1, r3
 800134a:	40d0      	lsrs	r0, r2
 800134c:	409c      	lsls	r4, r3
 800134e:	0002      	movs	r2, r0
 8001350:	409d      	lsls	r5, r3
 8001352:	4322      	orrs	r2, r4
 8001354:	429f      	cmp	r7, r3
 8001356:	dd00      	ble.n	800135a <__aeabi_dadd+0xd6>
 8001358:	e173      	b.n	8001642 <__aeabi_dadd+0x3be>
 800135a:	1bd8      	subs	r0, r3, r7
 800135c:	3001      	adds	r0, #1
 800135e:	1a09      	subs	r1, r1, r0
 8001360:	002c      	movs	r4, r5
 8001362:	408d      	lsls	r5, r1
 8001364:	40c4      	lsrs	r4, r0
 8001366:	1e6b      	subs	r3, r5, #1
 8001368:	419d      	sbcs	r5, r3
 800136a:	0013      	movs	r3, r2
 800136c:	40c2      	lsrs	r2, r0
 800136e:	408b      	lsls	r3, r1
 8001370:	4325      	orrs	r5, r4
 8001372:	2700      	movs	r7, #0
 8001374:	0014      	movs	r4, r2
 8001376:	431d      	orrs	r5, r3
 8001378:	076b      	lsls	r3, r5, #29
 800137a:	d009      	beq.n	8001390 <__aeabi_dadd+0x10c>
 800137c:	230f      	movs	r3, #15
 800137e:	402b      	ands	r3, r5
 8001380:	2b04      	cmp	r3, #4
 8001382:	d005      	beq.n	8001390 <__aeabi_dadd+0x10c>
 8001384:	1d2b      	adds	r3, r5, #4
 8001386:	42ab      	cmp	r3, r5
 8001388:	41ad      	sbcs	r5, r5
 800138a:	426d      	negs	r5, r5
 800138c:	1964      	adds	r4, r4, r5
 800138e:	001d      	movs	r5, r3
 8001390:	0223      	lsls	r3, r4, #8
 8001392:	d400      	bmi.n	8001396 <__aeabi_dadd+0x112>
 8001394:	e12d      	b.n	80015f2 <__aeabi_dadd+0x36e>
 8001396:	4a9d      	ldr	r2, [pc, #628]	@ (800160c <__aeabi_dadd+0x388>)
 8001398:	3701      	adds	r7, #1
 800139a:	4297      	cmp	r7, r2
 800139c:	d100      	bne.n	80013a0 <__aeabi_dadd+0x11c>
 800139e:	e0d3      	b.n	8001548 <__aeabi_dadd+0x2c4>
 80013a0:	4646      	mov	r6, r8
 80013a2:	499b      	ldr	r1, [pc, #620]	@ (8001610 <__aeabi_dadd+0x38c>)
 80013a4:	08ed      	lsrs	r5, r5, #3
 80013a6:	4021      	ands	r1, r4
 80013a8:	074a      	lsls	r2, r1, #29
 80013aa:	432a      	orrs	r2, r5
 80013ac:	057c      	lsls	r4, r7, #21
 80013ae:	024d      	lsls	r5, r1, #9
 80013b0:	0b2d      	lsrs	r5, r5, #12
 80013b2:	0d64      	lsrs	r4, r4, #21
 80013b4:	0524      	lsls	r4, r4, #20
 80013b6:	432c      	orrs	r4, r5
 80013b8:	07f6      	lsls	r6, r6, #31
 80013ba:	4334      	orrs	r4, r6
 80013bc:	0010      	movs	r0, r2
 80013be:	0021      	movs	r1, r4
 80013c0:	b003      	add	sp, #12
 80013c2:	bcf0      	pop	{r4, r5, r6, r7}
 80013c4:	46bb      	mov	fp, r7
 80013c6:	46b2      	mov	sl, r6
 80013c8:	46a9      	mov	r9, r5
 80013ca:	46a0      	mov	r8, r4
 80013cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013ce:	2a00      	cmp	r2, #0
 80013d0:	d100      	bne.n	80013d4 <__aeabi_dadd+0x150>
 80013d2:	e084      	b.n	80014de <__aeabi_dadd+0x25a>
 80013d4:	464a      	mov	r2, r9
 80013d6:	1bd2      	subs	r2, r2, r7
 80013d8:	2f00      	cmp	r7, #0
 80013da:	d000      	beq.n	80013de <__aeabi_dadd+0x15a>
 80013dc:	e16d      	b.n	80016ba <__aeabi_dadd+0x436>
 80013de:	0025      	movs	r5, r4
 80013e0:	4305      	orrs	r5, r0
 80013e2:	d100      	bne.n	80013e6 <__aeabi_dadd+0x162>
 80013e4:	e127      	b.n	8001636 <__aeabi_dadd+0x3b2>
 80013e6:	1e56      	subs	r6, r2, #1
 80013e8:	2a01      	cmp	r2, #1
 80013ea:	d100      	bne.n	80013ee <__aeabi_dadd+0x16a>
 80013ec:	e23b      	b.n	8001866 <__aeabi_dadd+0x5e2>
 80013ee:	4d87      	ldr	r5, [pc, #540]	@ (800160c <__aeabi_dadd+0x388>)
 80013f0:	42aa      	cmp	r2, r5
 80013f2:	d100      	bne.n	80013f6 <__aeabi_dadd+0x172>
 80013f4:	e26a      	b.n	80018cc <__aeabi_dadd+0x648>
 80013f6:	2501      	movs	r5, #1
 80013f8:	2e38      	cmp	r6, #56	@ 0x38
 80013fa:	dc12      	bgt.n	8001422 <__aeabi_dadd+0x19e>
 80013fc:	0032      	movs	r2, r6
 80013fe:	2a1f      	cmp	r2, #31
 8001400:	dd00      	ble.n	8001404 <__aeabi_dadd+0x180>
 8001402:	e1f8      	b.n	80017f6 <__aeabi_dadd+0x572>
 8001404:	2620      	movs	r6, #32
 8001406:	0025      	movs	r5, r4
 8001408:	1ab6      	subs	r6, r6, r2
 800140a:	0007      	movs	r7, r0
 800140c:	4653      	mov	r3, sl
 800140e:	40b0      	lsls	r0, r6
 8001410:	40d4      	lsrs	r4, r2
 8001412:	40b5      	lsls	r5, r6
 8001414:	40d7      	lsrs	r7, r2
 8001416:	1e46      	subs	r6, r0, #1
 8001418:	41b0      	sbcs	r0, r6
 800141a:	1b1b      	subs	r3, r3, r4
 800141c:	469a      	mov	sl, r3
 800141e:	433d      	orrs	r5, r7
 8001420:	4305      	orrs	r5, r0
 8001422:	4662      	mov	r2, ip
 8001424:	1b55      	subs	r5, r2, r5
 8001426:	45ac      	cmp	ip, r5
 8001428:	4192      	sbcs	r2, r2
 800142a:	4653      	mov	r3, sl
 800142c:	4252      	negs	r2, r2
 800142e:	000e      	movs	r6, r1
 8001430:	464f      	mov	r7, r9
 8001432:	4688      	mov	r8, r1
 8001434:	1a9c      	subs	r4, r3, r2
 8001436:	e778      	b.n	800132a <__aeabi_dadd+0xa6>
 8001438:	2a00      	cmp	r2, #0
 800143a:	dc00      	bgt.n	800143e <__aeabi_dadd+0x1ba>
 800143c:	e08e      	b.n	800155c <__aeabi_dadd+0x2d8>
 800143e:	4649      	mov	r1, r9
 8001440:	2900      	cmp	r1, #0
 8001442:	d175      	bne.n	8001530 <__aeabi_dadd+0x2ac>
 8001444:	4661      	mov	r1, ip
 8001446:	4653      	mov	r3, sl
 8001448:	4319      	orrs	r1, r3
 800144a:	d100      	bne.n	800144e <__aeabi_dadd+0x1ca>
 800144c:	e0f6      	b.n	800163c <__aeabi_dadd+0x3b8>
 800144e:	1e51      	subs	r1, r2, #1
 8001450:	2a01      	cmp	r2, #1
 8001452:	d100      	bne.n	8001456 <__aeabi_dadd+0x1d2>
 8001454:	e191      	b.n	800177a <__aeabi_dadd+0x4f6>
 8001456:	4d6d      	ldr	r5, [pc, #436]	@ (800160c <__aeabi_dadd+0x388>)
 8001458:	42aa      	cmp	r2, r5
 800145a:	d100      	bne.n	800145e <__aeabi_dadd+0x1da>
 800145c:	e0dc      	b.n	8001618 <__aeabi_dadd+0x394>
 800145e:	2501      	movs	r5, #1
 8001460:	2938      	cmp	r1, #56	@ 0x38
 8001462:	dc14      	bgt.n	800148e <__aeabi_dadd+0x20a>
 8001464:	000a      	movs	r2, r1
 8001466:	2a1f      	cmp	r2, #31
 8001468:	dd00      	ble.n	800146c <__aeabi_dadd+0x1e8>
 800146a:	e1a2      	b.n	80017b2 <__aeabi_dadd+0x52e>
 800146c:	2120      	movs	r1, #32
 800146e:	4653      	mov	r3, sl
 8001470:	1a89      	subs	r1, r1, r2
 8001472:	408b      	lsls	r3, r1
 8001474:	001d      	movs	r5, r3
 8001476:	4663      	mov	r3, ip
 8001478:	40d3      	lsrs	r3, r2
 800147a:	431d      	orrs	r5, r3
 800147c:	4663      	mov	r3, ip
 800147e:	408b      	lsls	r3, r1
 8001480:	0019      	movs	r1, r3
 8001482:	1e4b      	subs	r3, r1, #1
 8001484:	4199      	sbcs	r1, r3
 8001486:	4653      	mov	r3, sl
 8001488:	40d3      	lsrs	r3, r2
 800148a:	430d      	orrs	r5, r1
 800148c:	18e4      	adds	r4, r4, r3
 800148e:	182d      	adds	r5, r5, r0
 8001490:	4285      	cmp	r5, r0
 8001492:	4180      	sbcs	r0, r0
 8001494:	4240      	negs	r0, r0
 8001496:	1824      	adds	r4, r4, r0
 8001498:	0223      	lsls	r3, r4, #8
 800149a:	d559      	bpl.n	8001550 <__aeabi_dadd+0x2cc>
 800149c:	4b5b      	ldr	r3, [pc, #364]	@ (800160c <__aeabi_dadd+0x388>)
 800149e:	3701      	adds	r7, #1
 80014a0:	429f      	cmp	r7, r3
 80014a2:	d051      	beq.n	8001548 <__aeabi_dadd+0x2c4>
 80014a4:	2101      	movs	r1, #1
 80014a6:	4b5a      	ldr	r3, [pc, #360]	@ (8001610 <__aeabi_dadd+0x38c>)
 80014a8:	086a      	lsrs	r2, r5, #1
 80014aa:	401c      	ands	r4, r3
 80014ac:	4029      	ands	r1, r5
 80014ae:	430a      	orrs	r2, r1
 80014b0:	07e5      	lsls	r5, r4, #31
 80014b2:	4315      	orrs	r5, r2
 80014b4:	0864      	lsrs	r4, r4, #1
 80014b6:	e75f      	b.n	8001378 <__aeabi_dadd+0xf4>
 80014b8:	4661      	mov	r1, ip
 80014ba:	4653      	mov	r3, sl
 80014bc:	4319      	orrs	r1, r3
 80014be:	d100      	bne.n	80014c2 <__aeabi_dadd+0x23e>
 80014c0:	e0bc      	b.n	800163c <__aeabi_dadd+0x3b8>
 80014c2:	1e51      	subs	r1, r2, #1
 80014c4:	2a01      	cmp	r2, #1
 80014c6:	d100      	bne.n	80014ca <__aeabi_dadd+0x246>
 80014c8:	e164      	b.n	8001794 <__aeabi_dadd+0x510>
 80014ca:	4d50      	ldr	r5, [pc, #320]	@ (800160c <__aeabi_dadd+0x388>)
 80014cc:	42aa      	cmp	r2, r5
 80014ce:	d100      	bne.n	80014d2 <__aeabi_dadd+0x24e>
 80014d0:	e16a      	b.n	80017a8 <__aeabi_dadd+0x524>
 80014d2:	2501      	movs	r5, #1
 80014d4:	2938      	cmp	r1, #56	@ 0x38
 80014d6:	dd00      	ble.n	80014da <__aeabi_dadd+0x256>
 80014d8:	e722      	b.n	8001320 <__aeabi_dadd+0x9c>
 80014da:	000a      	movs	r2, r1
 80014dc:	e70e      	b.n	80012fc <__aeabi_dadd+0x78>
 80014de:	4a4d      	ldr	r2, [pc, #308]	@ (8001614 <__aeabi_dadd+0x390>)
 80014e0:	1c7d      	adds	r5, r7, #1
 80014e2:	4215      	tst	r5, r2
 80014e4:	d000      	beq.n	80014e8 <__aeabi_dadd+0x264>
 80014e6:	e0d0      	b.n	800168a <__aeabi_dadd+0x406>
 80014e8:	0025      	movs	r5, r4
 80014ea:	4662      	mov	r2, ip
 80014ec:	4653      	mov	r3, sl
 80014ee:	4305      	orrs	r5, r0
 80014f0:	431a      	orrs	r2, r3
 80014f2:	2f00      	cmp	r7, #0
 80014f4:	d000      	beq.n	80014f8 <__aeabi_dadd+0x274>
 80014f6:	e137      	b.n	8001768 <__aeabi_dadd+0x4e4>
 80014f8:	2d00      	cmp	r5, #0
 80014fa:	d100      	bne.n	80014fe <__aeabi_dadd+0x27a>
 80014fc:	e1a8      	b.n	8001850 <__aeabi_dadd+0x5cc>
 80014fe:	2a00      	cmp	r2, #0
 8001500:	d100      	bne.n	8001504 <__aeabi_dadd+0x280>
 8001502:	e16a      	b.n	80017da <__aeabi_dadd+0x556>
 8001504:	4663      	mov	r3, ip
 8001506:	1ac5      	subs	r5, r0, r3
 8001508:	4653      	mov	r3, sl
 800150a:	1ae2      	subs	r2, r4, r3
 800150c:	42a8      	cmp	r0, r5
 800150e:	419b      	sbcs	r3, r3
 8001510:	425b      	negs	r3, r3
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	021a      	lsls	r2, r3, #8
 8001516:	d400      	bmi.n	800151a <__aeabi_dadd+0x296>
 8001518:	e203      	b.n	8001922 <__aeabi_dadd+0x69e>
 800151a:	4663      	mov	r3, ip
 800151c:	1a1d      	subs	r5, r3, r0
 800151e:	45ac      	cmp	ip, r5
 8001520:	4192      	sbcs	r2, r2
 8001522:	4653      	mov	r3, sl
 8001524:	4252      	negs	r2, r2
 8001526:	1b1c      	subs	r4, r3, r4
 8001528:	000e      	movs	r6, r1
 800152a:	4688      	mov	r8, r1
 800152c:	1aa4      	subs	r4, r4, r2
 800152e:	e723      	b.n	8001378 <__aeabi_dadd+0xf4>
 8001530:	4936      	ldr	r1, [pc, #216]	@ (800160c <__aeabi_dadd+0x388>)
 8001532:	428f      	cmp	r7, r1
 8001534:	d070      	beq.n	8001618 <__aeabi_dadd+0x394>
 8001536:	2501      	movs	r5, #1
 8001538:	2a38      	cmp	r2, #56	@ 0x38
 800153a:	dca8      	bgt.n	800148e <__aeabi_dadd+0x20a>
 800153c:	2180      	movs	r1, #128	@ 0x80
 800153e:	4653      	mov	r3, sl
 8001540:	0409      	lsls	r1, r1, #16
 8001542:	430b      	orrs	r3, r1
 8001544:	469a      	mov	sl, r3
 8001546:	e78e      	b.n	8001466 <__aeabi_dadd+0x1e2>
 8001548:	003c      	movs	r4, r7
 800154a:	2500      	movs	r5, #0
 800154c:	2200      	movs	r2, #0
 800154e:	e731      	b.n	80013b4 <__aeabi_dadd+0x130>
 8001550:	2307      	movs	r3, #7
 8001552:	402b      	ands	r3, r5
 8001554:	2b00      	cmp	r3, #0
 8001556:	d000      	beq.n	800155a <__aeabi_dadd+0x2d6>
 8001558:	e710      	b.n	800137c <__aeabi_dadd+0xf8>
 800155a:	e093      	b.n	8001684 <__aeabi_dadd+0x400>
 800155c:	2a00      	cmp	r2, #0
 800155e:	d074      	beq.n	800164a <__aeabi_dadd+0x3c6>
 8001560:	464a      	mov	r2, r9
 8001562:	1bd2      	subs	r2, r2, r7
 8001564:	2f00      	cmp	r7, #0
 8001566:	d100      	bne.n	800156a <__aeabi_dadd+0x2e6>
 8001568:	e0c7      	b.n	80016fa <__aeabi_dadd+0x476>
 800156a:	4928      	ldr	r1, [pc, #160]	@ (800160c <__aeabi_dadd+0x388>)
 800156c:	4589      	cmp	r9, r1
 800156e:	d100      	bne.n	8001572 <__aeabi_dadd+0x2ee>
 8001570:	e185      	b.n	800187e <__aeabi_dadd+0x5fa>
 8001572:	2501      	movs	r5, #1
 8001574:	2a38      	cmp	r2, #56	@ 0x38
 8001576:	dc12      	bgt.n	800159e <__aeabi_dadd+0x31a>
 8001578:	2180      	movs	r1, #128	@ 0x80
 800157a:	0409      	lsls	r1, r1, #16
 800157c:	430c      	orrs	r4, r1
 800157e:	2a1f      	cmp	r2, #31
 8001580:	dd00      	ble.n	8001584 <__aeabi_dadd+0x300>
 8001582:	e1ab      	b.n	80018dc <__aeabi_dadd+0x658>
 8001584:	2120      	movs	r1, #32
 8001586:	0025      	movs	r5, r4
 8001588:	1a89      	subs	r1, r1, r2
 800158a:	0007      	movs	r7, r0
 800158c:	4088      	lsls	r0, r1
 800158e:	408d      	lsls	r5, r1
 8001590:	40d7      	lsrs	r7, r2
 8001592:	1e41      	subs	r1, r0, #1
 8001594:	4188      	sbcs	r0, r1
 8001596:	40d4      	lsrs	r4, r2
 8001598:	433d      	orrs	r5, r7
 800159a:	4305      	orrs	r5, r0
 800159c:	44a2      	add	sl, r4
 800159e:	4465      	add	r5, ip
 80015a0:	4565      	cmp	r5, ip
 80015a2:	4192      	sbcs	r2, r2
 80015a4:	4252      	negs	r2, r2
 80015a6:	4452      	add	r2, sl
 80015a8:	0014      	movs	r4, r2
 80015aa:	464f      	mov	r7, r9
 80015ac:	e774      	b.n	8001498 <__aeabi_dadd+0x214>
 80015ae:	0028      	movs	r0, r5
 80015b0:	f001 fd24 	bl	8002ffc <__clzsi2>
 80015b4:	0003      	movs	r3, r0
 80015b6:	3318      	adds	r3, #24
 80015b8:	2b1f      	cmp	r3, #31
 80015ba:	dc00      	bgt.n	80015be <__aeabi_dadd+0x33a>
 80015bc:	e6c2      	b.n	8001344 <__aeabi_dadd+0xc0>
 80015be:	002a      	movs	r2, r5
 80015c0:	3808      	subs	r0, #8
 80015c2:	4082      	lsls	r2, r0
 80015c4:	429f      	cmp	r7, r3
 80015c6:	dd00      	ble.n	80015ca <__aeabi_dadd+0x346>
 80015c8:	e0a9      	b.n	800171e <__aeabi_dadd+0x49a>
 80015ca:	1bdb      	subs	r3, r3, r7
 80015cc:	1c58      	adds	r0, r3, #1
 80015ce:	281f      	cmp	r0, #31
 80015d0:	dc00      	bgt.n	80015d4 <__aeabi_dadd+0x350>
 80015d2:	e1ac      	b.n	800192e <__aeabi_dadd+0x6aa>
 80015d4:	0015      	movs	r5, r2
 80015d6:	3b1f      	subs	r3, #31
 80015d8:	40dd      	lsrs	r5, r3
 80015da:	2820      	cmp	r0, #32
 80015dc:	d005      	beq.n	80015ea <__aeabi_dadd+0x366>
 80015de:	2340      	movs	r3, #64	@ 0x40
 80015e0:	1a1b      	subs	r3, r3, r0
 80015e2:	409a      	lsls	r2, r3
 80015e4:	1e53      	subs	r3, r2, #1
 80015e6:	419a      	sbcs	r2, r3
 80015e8:	4315      	orrs	r5, r2
 80015ea:	2307      	movs	r3, #7
 80015ec:	2700      	movs	r7, #0
 80015ee:	402b      	ands	r3, r5
 80015f0:	e7b0      	b.n	8001554 <__aeabi_dadd+0x2d0>
 80015f2:	08ed      	lsrs	r5, r5, #3
 80015f4:	4b05      	ldr	r3, [pc, #20]	@ (800160c <__aeabi_dadd+0x388>)
 80015f6:	0762      	lsls	r2, r4, #29
 80015f8:	432a      	orrs	r2, r5
 80015fa:	08e4      	lsrs	r4, r4, #3
 80015fc:	429f      	cmp	r7, r3
 80015fe:	d00f      	beq.n	8001620 <__aeabi_dadd+0x39c>
 8001600:	0324      	lsls	r4, r4, #12
 8001602:	0b25      	lsrs	r5, r4, #12
 8001604:	057c      	lsls	r4, r7, #21
 8001606:	0d64      	lsrs	r4, r4, #21
 8001608:	e6d4      	b.n	80013b4 <__aeabi_dadd+0x130>
 800160a:	46c0      	nop			@ (mov r8, r8)
 800160c:	000007ff 	.word	0x000007ff
 8001610:	ff7fffff 	.word	0xff7fffff
 8001614:	000007fe 	.word	0x000007fe
 8001618:	08c0      	lsrs	r0, r0, #3
 800161a:	0762      	lsls	r2, r4, #29
 800161c:	4302      	orrs	r2, r0
 800161e:	08e4      	lsrs	r4, r4, #3
 8001620:	0013      	movs	r3, r2
 8001622:	4323      	orrs	r3, r4
 8001624:	d100      	bne.n	8001628 <__aeabi_dadd+0x3a4>
 8001626:	e186      	b.n	8001936 <__aeabi_dadd+0x6b2>
 8001628:	2580      	movs	r5, #128	@ 0x80
 800162a:	032d      	lsls	r5, r5, #12
 800162c:	4325      	orrs	r5, r4
 800162e:	032d      	lsls	r5, r5, #12
 8001630:	4cc3      	ldr	r4, [pc, #780]	@ (8001940 <__aeabi_dadd+0x6bc>)
 8001632:	0b2d      	lsrs	r5, r5, #12
 8001634:	e6be      	b.n	80013b4 <__aeabi_dadd+0x130>
 8001636:	4660      	mov	r0, ip
 8001638:	4654      	mov	r4, sl
 800163a:	000e      	movs	r6, r1
 800163c:	0017      	movs	r7, r2
 800163e:	08c5      	lsrs	r5, r0, #3
 8001640:	e7d8      	b.n	80015f4 <__aeabi_dadd+0x370>
 8001642:	4cc0      	ldr	r4, [pc, #768]	@ (8001944 <__aeabi_dadd+0x6c0>)
 8001644:	1aff      	subs	r7, r7, r3
 8001646:	4014      	ands	r4, r2
 8001648:	e696      	b.n	8001378 <__aeabi_dadd+0xf4>
 800164a:	4abf      	ldr	r2, [pc, #764]	@ (8001948 <__aeabi_dadd+0x6c4>)
 800164c:	1c79      	adds	r1, r7, #1
 800164e:	4211      	tst	r1, r2
 8001650:	d16b      	bne.n	800172a <__aeabi_dadd+0x4a6>
 8001652:	0022      	movs	r2, r4
 8001654:	4302      	orrs	r2, r0
 8001656:	2f00      	cmp	r7, #0
 8001658:	d000      	beq.n	800165c <__aeabi_dadd+0x3d8>
 800165a:	e0db      	b.n	8001814 <__aeabi_dadd+0x590>
 800165c:	2a00      	cmp	r2, #0
 800165e:	d100      	bne.n	8001662 <__aeabi_dadd+0x3de>
 8001660:	e12d      	b.n	80018be <__aeabi_dadd+0x63a>
 8001662:	4662      	mov	r2, ip
 8001664:	4653      	mov	r3, sl
 8001666:	431a      	orrs	r2, r3
 8001668:	d100      	bne.n	800166c <__aeabi_dadd+0x3e8>
 800166a:	e0b6      	b.n	80017da <__aeabi_dadd+0x556>
 800166c:	4663      	mov	r3, ip
 800166e:	18c5      	adds	r5, r0, r3
 8001670:	4285      	cmp	r5, r0
 8001672:	4180      	sbcs	r0, r0
 8001674:	4454      	add	r4, sl
 8001676:	4240      	negs	r0, r0
 8001678:	1824      	adds	r4, r4, r0
 800167a:	0223      	lsls	r3, r4, #8
 800167c:	d502      	bpl.n	8001684 <__aeabi_dadd+0x400>
 800167e:	000f      	movs	r7, r1
 8001680:	4bb0      	ldr	r3, [pc, #704]	@ (8001944 <__aeabi_dadd+0x6c0>)
 8001682:	401c      	ands	r4, r3
 8001684:	003a      	movs	r2, r7
 8001686:	0028      	movs	r0, r5
 8001688:	e7d8      	b.n	800163c <__aeabi_dadd+0x3b8>
 800168a:	4662      	mov	r2, ip
 800168c:	1a85      	subs	r5, r0, r2
 800168e:	42a8      	cmp	r0, r5
 8001690:	4192      	sbcs	r2, r2
 8001692:	4653      	mov	r3, sl
 8001694:	4252      	negs	r2, r2
 8001696:	4691      	mov	r9, r2
 8001698:	1ae3      	subs	r3, r4, r3
 800169a:	001a      	movs	r2, r3
 800169c:	464b      	mov	r3, r9
 800169e:	1ad2      	subs	r2, r2, r3
 80016a0:	0013      	movs	r3, r2
 80016a2:	4691      	mov	r9, r2
 80016a4:	021a      	lsls	r2, r3, #8
 80016a6:	d454      	bmi.n	8001752 <__aeabi_dadd+0x4ce>
 80016a8:	464a      	mov	r2, r9
 80016aa:	464c      	mov	r4, r9
 80016ac:	432a      	orrs	r2, r5
 80016ae:	d000      	beq.n	80016b2 <__aeabi_dadd+0x42e>
 80016b0:	e640      	b.n	8001334 <__aeabi_dadd+0xb0>
 80016b2:	2600      	movs	r6, #0
 80016b4:	2400      	movs	r4, #0
 80016b6:	2500      	movs	r5, #0
 80016b8:	e67c      	b.n	80013b4 <__aeabi_dadd+0x130>
 80016ba:	4da1      	ldr	r5, [pc, #644]	@ (8001940 <__aeabi_dadd+0x6bc>)
 80016bc:	45a9      	cmp	r9, r5
 80016be:	d100      	bne.n	80016c2 <__aeabi_dadd+0x43e>
 80016c0:	e090      	b.n	80017e4 <__aeabi_dadd+0x560>
 80016c2:	2501      	movs	r5, #1
 80016c4:	2a38      	cmp	r2, #56	@ 0x38
 80016c6:	dd00      	ble.n	80016ca <__aeabi_dadd+0x446>
 80016c8:	e6ab      	b.n	8001422 <__aeabi_dadd+0x19e>
 80016ca:	2580      	movs	r5, #128	@ 0x80
 80016cc:	042d      	lsls	r5, r5, #16
 80016ce:	432c      	orrs	r4, r5
 80016d0:	e695      	b.n	80013fe <__aeabi_dadd+0x17a>
 80016d2:	0011      	movs	r1, r2
 80016d4:	4655      	mov	r5, sl
 80016d6:	3920      	subs	r1, #32
 80016d8:	40cd      	lsrs	r5, r1
 80016da:	46a9      	mov	r9, r5
 80016dc:	2a20      	cmp	r2, #32
 80016de:	d006      	beq.n	80016ee <__aeabi_dadd+0x46a>
 80016e0:	2140      	movs	r1, #64	@ 0x40
 80016e2:	4653      	mov	r3, sl
 80016e4:	1a8a      	subs	r2, r1, r2
 80016e6:	4093      	lsls	r3, r2
 80016e8:	4662      	mov	r2, ip
 80016ea:	431a      	orrs	r2, r3
 80016ec:	4694      	mov	ip, r2
 80016ee:	4665      	mov	r5, ip
 80016f0:	1e6b      	subs	r3, r5, #1
 80016f2:	419d      	sbcs	r5, r3
 80016f4:	464b      	mov	r3, r9
 80016f6:	431d      	orrs	r5, r3
 80016f8:	e612      	b.n	8001320 <__aeabi_dadd+0x9c>
 80016fa:	0021      	movs	r1, r4
 80016fc:	4301      	orrs	r1, r0
 80016fe:	d100      	bne.n	8001702 <__aeabi_dadd+0x47e>
 8001700:	e0c4      	b.n	800188c <__aeabi_dadd+0x608>
 8001702:	1e51      	subs	r1, r2, #1
 8001704:	2a01      	cmp	r2, #1
 8001706:	d100      	bne.n	800170a <__aeabi_dadd+0x486>
 8001708:	e0fb      	b.n	8001902 <__aeabi_dadd+0x67e>
 800170a:	4d8d      	ldr	r5, [pc, #564]	@ (8001940 <__aeabi_dadd+0x6bc>)
 800170c:	42aa      	cmp	r2, r5
 800170e:	d100      	bne.n	8001712 <__aeabi_dadd+0x48e>
 8001710:	e0b5      	b.n	800187e <__aeabi_dadd+0x5fa>
 8001712:	2501      	movs	r5, #1
 8001714:	2938      	cmp	r1, #56	@ 0x38
 8001716:	dd00      	ble.n	800171a <__aeabi_dadd+0x496>
 8001718:	e741      	b.n	800159e <__aeabi_dadd+0x31a>
 800171a:	000a      	movs	r2, r1
 800171c:	e72f      	b.n	800157e <__aeabi_dadd+0x2fa>
 800171e:	4c89      	ldr	r4, [pc, #548]	@ (8001944 <__aeabi_dadd+0x6c0>)
 8001720:	1aff      	subs	r7, r7, r3
 8001722:	4014      	ands	r4, r2
 8001724:	0762      	lsls	r2, r4, #29
 8001726:	08e4      	lsrs	r4, r4, #3
 8001728:	e76a      	b.n	8001600 <__aeabi_dadd+0x37c>
 800172a:	4a85      	ldr	r2, [pc, #532]	@ (8001940 <__aeabi_dadd+0x6bc>)
 800172c:	4291      	cmp	r1, r2
 800172e:	d100      	bne.n	8001732 <__aeabi_dadd+0x4ae>
 8001730:	e0e3      	b.n	80018fa <__aeabi_dadd+0x676>
 8001732:	4663      	mov	r3, ip
 8001734:	18c2      	adds	r2, r0, r3
 8001736:	4282      	cmp	r2, r0
 8001738:	4180      	sbcs	r0, r0
 800173a:	0023      	movs	r3, r4
 800173c:	4240      	negs	r0, r0
 800173e:	4453      	add	r3, sl
 8001740:	181b      	adds	r3, r3, r0
 8001742:	07dd      	lsls	r5, r3, #31
 8001744:	085c      	lsrs	r4, r3, #1
 8001746:	2307      	movs	r3, #7
 8001748:	0852      	lsrs	r2, r2, #1
 800174a:	4315      	orrs	r5, r2
 800174c:	000f      	movs	r7, r1
 800174e:	402b      	ands	r3, r5
 8001750:	e700      	b.n	8001554 <__aeabi_dadd+0x2d0>
 8001752:	4663      	mov	r3, ip
 8001754:	1a1d      	subs	r5, r3, r0
 8001756:	45ac      	cmp	ip, r5
 8001758:	4192      	sbcs	r2, r2
 800175a:	4653      	mov	r3, sl
 800175c:	4252      	negs	r2, r2
 800175e:	1b1c      	subs	r4, r3, r4
 8001760:	000e      	movs	r6, r1
 8001762:	4688      	mov	r8, r1
 8001764:	1aa4      	subs	r4, r4, r2
 8001766:	e5e5      	b.n	8001334 <__aeabi_dadd+0xb0>
 8001768:	2d00      	cmp	r5, #0
 800176a:	d000      	beq.n	800176e <__aeabi_dadd+0x4ea>
 800176c:	e091      	b.n	8001892 <__aeabi_dadd+0x60e>
 800176e:	2a00      	cmp	r2, #0
 8001770:	d138      	bne.n	80017e4 <__aeabi_dadd+0x560>
 8001772:	2480      	movs	r4, #128	@ 0x80
 8001774:	2600      	movs	r6, #0
 8001776:	0324      	lsls	r4, r4, #12
 8001778:	e756      	b.n	8001628 <__aeabi_dadd+0x3a4>
 800177a:	4663      	mov	r3, ip
 800177c:	18c5      	adds	r5, r0, r3
 800177e:	4285      	cmp	r5, r0
 8001780:	4180      	sbcs	r0, r0
 8001782:	4454      	add	r4, sl
 8001784:	4240      	negs	r0, r0
 8001786:	1824      	adds	r4, r4, r0
 8001788:	2701      	movs	r7, #1
 800178a:	0223      	lsls	r3, r4, #8
 800178c:	d400      	bmi.n	8001790 <__aeabi_dadd+0x50c>
 800178e:	e6df      	b.n	8001550 <__aeabi_dadd+0x2cc>
 8001790:	2702      	movs	r7, #2
 8001792:	e687      	b.n	80014a4 <__aeabi_dadd+0x220>
 8001794:	4663      	mov	r3, ip
 8001796:	1ac5      	subs	r5, r0, r3
 8001798:	42a8      	cmp	r0, r5
 800179a:	4180      	sbcs	r0, r0
 800179c:	4653      	mov	r3, sl
 800179e:	4240      	negs	r0, r0
 80017a0:	1ae4      	subs	r4, r4, r3
 80017a2:	2701      	movs	r7, #1
 80017a4:	1a24      	subs	r4, r4, r0
 80017a6:	e5c0      	b.n	800132a <__aeabi_dadd+0xa6>
 80017a8:	0762      	lsls	r2, r4, #29
 80017aa:	08c0      	lsrs	r0, r0, #3
 80017ac:	4302      	orrs	r2, r0
 80017ae:	08e4      	lsrs	r4, r4, #3
 80017b0:	e736      	b.n	8001620 <__aeabi_dadd+0x39c>
 80017b2:	0011      	movs	r1, r2
 80017b4:	4653      	mov	r3, sl
 80017b6:	3920      	subs	r1, #32
 80017b8:	40cb      	lsrs	r3, r1
 80017ba:	4699      	mov	r9, r3
 80017bc:	2a20      	cmp	r2, #32
 80017be:	d006      	beq.n	80017ce <__aeabi_dadd+0x54a>
 80017c0:	2140      	movs	r1, #64	@ 0x40
 80017c2:	4653      	mov	r3, sl
 80017c4:	1a8a      	subs	r2, r1, r2
 80017c6:	4093      	lsls	r3, r2
 80017c8:	4662      	mov	r2, ip
 80017ca:	431a      	orrs	r2, r3
 80017cc:	4694      	mov	ip, r2
 80017ce:	4665      	mov	r5, ip
 80017d0:	1e6b      	subs	r3, r5, #1
 80017d2:	419d      	sbcs	r5, r3
 80017d4:	464b      	mov	r3, r9
 80017d6:	431d      	orrs	r5, r3
 80017d8:	e659      	b.n	800148e <__aeabi_dadd+0x20a>
 80017da:	0762      	lsls	r2, r4, #29
 80017dc:	08c0      	lsrs	r0, r0, #3
 80017de:	4302      	orrs	r2, r0
 80017e0:	08e4      	lsrs	r4, r4, #3
 80017e2:	e70d      	b.n	8001600 <__aeabi_dadd+0x37c>
 80017e4:	4653      	mov	r3, sl
 80017e6:	075a      	lsls	r2, r3, #29
 80017e8:	4663      	mov	r3, ip
 80017ea:	08d8      	lsrs	r0, r3, #3
 80017ec:	4653      	mov	r3, sl
 80017ee:	000e      	movs	r6, r1
 80017f0:	4302      	orrs	r2, r0
 80017f2:	08dc      	lsrs	r4, r3, #3
 80017f4:	e714      	b.n	8001620 <__aeabi_dadd+0x39c>
 80017f6:	0015      	movs	r5, r2
 80017f8:	0026      	movs	r6, r4
 80017fa:	3d20      	subs	r5, #32
 80017fc:	40ee      	lsrs	r6, r5
 80017fe:	2a20      	cmp	r2, #32
 8001800:	d003      	beq.n	800180a <__aeabi_dadd+0x586>
 8001802:	2540      	movs	r5, #64	@ 0x40
 8001804:	1aaa      	subs	r2, r5, r2
 8001806:	4094      	lsls	r4, r2
 8001808:	4320      	orrs	r0, r4
 800180a:	1e42      	subs	r2, r0, #1
 800180c:	4190      	sbcs	r0, r2
 800180e:	0005      	movs	r5, r0
 8001810:	4335      	orrs	r5, r6
 8001812:	e606      	b.n	8001422 <__aeabi_dadd+0x19e>
 8001814:	2a00      	cmp	r2, #0
 8001816:	d07c      	beq.n	8001912 <__aeabi_dadd+0x68e>
 8001818:	4662      	mov	r2, ip
 800181a:	4653      	mov	r3, sl
 800181c:	08c0      	lsrs	r0, r0, #3
 800181e:	431a      	orrs	r2, r3
 8001820:	d100      	bne.n	8001824 <__aeabi_dadd+0x5a0>
 8001822:	e6fa      	b.n	800161a <__aeabi_dadd+0x396>
 8001824:	0762      	lsls	r2, r4, #29
 8001826:	4310      	orrs	r0, r2
 8001828:	2280      	movs	r2, #128	@ 0x80
 800182a:	08e4      	lsrs	r4, r4, #3
 800182c:	0312      	lsls	r2, r2, #12
 800182e:	4214      	tst	r4, r2
 8001830:	d008      	beq.n	8001844 <__aeabi_dadd+0x5c0>
 8001832:	08d9      	lsrs	r1, r3, #3
 8001834:	4211      	tst	r1, r2
 8001836:	d105      	bne.n	8001844 <__aeabi_dadd+0x5c0>
 8001838:	4663      	mov	r3, ip
 800183a:	08d8      	lsrs	r0, r3, #3
 800183c:	4653      	mov	r3, sl
 800183e:	000c      	movs	r4, r1
 8001840:	075b      	lsls	r3, r3, #29
 8001842:	4318      	orrs	r0, r3
 8001844:	0f42      	lsrs	r2, r0, #29
 8001846:	00c0      	lsls	r0, r0, #3
 8001848:	08c0      	lsrs	r0, r0, #3
 800184a:	0752      	lsls	r2, r2, #29
 800184c:	4302      	orrs	r2, r0
 800184e:	e6e7      	b.n	8001620 <__aeabi_dadd+0x39c>
 8001850:	2a00      	cmp	r2, #0
 8001852:	d100      	bne.n	8001856 <__aeabi_dadd+0x5d2>
 8001854:	e72d      	b.n	80016b2 <__aeabi_dadd+0x42e>
 8001856:	4663      	mov	r3, ip
 8001858:	08d8      	lsrs	r0, r3, #3
 800185a:	4653      	mov	r3, sl
 800185c:	075a      	lsls	r2, r3, #29
 800185e:	000e      	movs	r6, r1
 8001860:	4302      	orrs	r2, r0
 8001862:	08dc      	lsrs	r4, r3, #3
 8001864:	e6cc      	b.n	8001600 <__aeabi_dadd+0x37c>
 8001866:	4663      	mov	r3, ip
 8001868:	1a1d      	subs	r5, r3, r0
 800186a:	45ac      	cmp	ip, r5
 800186c:	4192      	sbcs	r2, r2
 800186e:	4653      	mov	r3, sl
 8001870:	4252      	negs	r2, r2
 8001872:	1b1c      	subs	r4, r3, r4
 8001874:	000e      	movs	r6, r1
 8001876:	4688      	mov	r8, r1
 8001878:	1aa4      	subs	r4, r4, r2
 800187a:	3701      	adds	r7, #1
 800187c:	e555      	b.n	800132a <__aeabi_dadd+0xa6>
 800187e:	4663      	mov	r3, ip
 8001880:	08d9      	lsrs	r1, r3, #3
 8001882:	4653      	mov	r3, sl
 8001884:	075a      	lsls	r2, r3, #29
 8001886:	430a      	orrs	r2, r1
 8001888:	08dc      	lsrs	r4, r3, #3
 800188a:	e6c9      	b.n	8001620 <__aeabi_dadd+0x39c>
 800188c:	4660      	mov	r0, ip
 800188e:	4654      	mov	r4, sl
 8001890:	e6d4      	b.n	800163c <__aeabi_dadd+0x3b8>
 8001892:	08c0      	lsrs	r0, r0, #3
 8001894:	2a00      	cmp	r2, #0
 8001896:	d100      	bne.n	800189a <__aeabi_dadd+0x616>
 8001898:	e6bf      	b.n	800161a <__aeabi_dadd+0x396>
 800189a:	0762      	lsls	r2, r4, #29
 800189c:	4310      	orrs	r0, r2
 800189e:	2280      	movs	r2, #128	@ 0x80
 80018a0:	08e4      	lsrs	r4, r4, #3
 80018a2:	0312      	lsls	r2, r2, #12
 80018a4:	4214      	tst	r4, r2
 80018a6:	d0cd      	beq.n	8001844 <__aeabi_dadd+0x5c0>
 80018a8:	08dd      	lsrs	r5, r3, #3
 80018aa:	4215      	tst	r5, r2
 80018ac:	d1ca      	bne.n	8001844 <__aeabi_dadd+0x5c0>
 80018ae:	4663      	mov	r3, ip
 80018b0:	08d8      	lsrs	r0, r3, #3
 80018b2:	4653      	mov	r3, sl
 80018b4:	075b      	lsls	r3, r3, #29
 80018b6:	000e      	movs	r6, r1
 80018b8:	002c      	movs	r4, r5
 80018ba:	4318      	orrs	r0, r3
 80018bc:	e7c2      	b.n	8001844 <__aeabi_dadd+0x5c0>
 80018be:	4663      	mov	r3, ip
 80018c0:	08d9      	lsrs	r1, r3, #3
 80018c2:	4653      	mov	r3, sl
 80018c4:	075a      	lsls	r2, r3, #29
 80018c6:	430a      	orrs	r2, r1
 80018c8:	08dc      	lsrs	r4, r3, #3
 80018ca:	e699      	b.n	8001600 <__aeabi_dadd+0x37c>
 80018cc:	4663      	mov	r3, ip
 80018ce:	08d8      	lsrs	r0, r3, #3
 80018d0:	4653      	mov	r3, sl
 80018d2:	075a      	lsls	r2, r3, #29
 80018d4:	000e      	movs	r6, r1
 80018d6:	4302      	orrs	r2, r0
 80018d8:	08dc      	lsrs	r4, r3, #3
 80018da:	e6a1      	b.n	8001620 <__aeabi_dadd+0x39c>
 80018dc:	0011      	movs	r1, r2
 80018de:	0027      	movs	r7, r4
 80018e0:	3920      	subs	r1, #32
 80018e2:	40cf      	lsrs	r7, r1
 80018e4:	2a20      	cmp	r2, #32
 80018e6:	d003      	beq.n	80018f0 <__aeabi_dadd+0x66c>
 80018e8:	2140      	movs	r1, #64	@ 0x40
 80018ea:	1a8a      	subs	r2, r1, r2
 80018ec:	4094      	lsls	r4, r2
 80018ee:	4320      	orrs	r0, r4
 80018f0:	1e42      	subs	r2, r0, #1
 80018f2:	4190      	sbcs	r0, r2
 80018f4:	0005      	movs	r5, r0
 80018f6:	433d      	orrs	r5, r7
 80018f8:	e651      	b.n	800159e <__aeabi_dadd+0x31a>
 80018fa:	000c      	movs	r4, r1
 80018fc:	2500      	movs	r5, #0
 80018fe:	2200      	movs	r2, #0
 8001900:	e558      	b.n	80013b4 <__aeabi_dadd+0x130>
 8001902:	4460      	add	r0, ip
 8001904:	4560      	cmp	r0, ip
 8001906:	4192      	sbcs	r2, r2
 8001908:	4454      	add	r4, sl
 800190a:	4252      	negs	r2, r2
 800190c:	0005      	movs	r5, r0
 800190e:	18a4      	adds	r4, r4, r2
 8001910:	e73a      	b.n	8001788 <__aeabi_dadd+0x504>
 8001912:	4653      	mov	r3, sl
 8001914:	075a      	lsls	r2, r3, #29
 8001916:	4663      	mov	r3, ip
 8001918:	08d9      	lsrs	r1, r3, #3
 800191a:	4653      	mov	r3, sl
 800191c:	430a      	orrs	r2, r1
 800191e:	08dc      	lsrs	r4, r3, #3
 8001920:	e67e      	b.n	8001620 <__aeabi_dadd+0x39c>
 8001922:	001a      	movs	r2, r3
 8001924:	001c      	movs	r4, r3
 8001926:	432a      	orrs	r2, r5
 8001928:	d000      	beq.n	800192c <__aeabi_dadd+0x6a8>
 800192a:	e6ab      	b.n	8001684 <__aeabi_dadd+0x400>
 800192c:	e6c1      	b.n	80016b2 <__aeabi_dadd+0x42e>
 800192e:	2120      	movs	r1, #32
 8001930:	2500      	movs	r5, #0
 8001932:	1a09      	subs	r1, r1, r0
 8001934:	e519      	b.n	800136a <__aeabi_dadd+0xe6>
 8001936:	2200      	movs	r2, #0
 8001938:	2500      	movs	r5, #0
 800193a:	4c01      	ldr	r4, [pc, #4]	@ (8001940 <__aeabi_dadd+0x6bc>)
 800193c:	e53a      	b.n	80013b4 <__aeabi_dadd+0x130>
 800193e:	46c0      	nop			@ (mov r8, r8)
 8001940:	000007ff 	.word	0x000007ff
 8001944:	ff7fffff 	.word	0xff7fffff
 8001948:	000007fe 	.word	0x000007fe

0800194c <__aeabi_ddiv>:
 800194c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800194e:	46de      	mov	lr, fp
 8001950:	4645      	mov	r5, r8
 8001952:	4657      	mov	r7, sl
 8001954:	464e      	mov	r6, r9
 8001956:	b5e0      	push	{r5, r6, r7, lr}
 8001958:	b087      	sub	sp, #28
 800195a:	9200      	str	r2, [sp, #0]
 800195c:	9301      	str	r3, [sp, #4]
 800195e:	030b      	lsls	r3, r1, #12
 8001960:	0b1b      	lsrs	r3, r3, #12
 8001962:	469b      	mov	fp, r3
 8001964:	0fca      	lsrs	r2, r1, #31
 8001966:	004b      	lsls	r3, r1, #1
 8001968:	0004      	movs	r4, r0
 800196a:	4680      	mov	r8, r0
 800196c:	0d5b      	lsrs	r3, r3, #21
 800196e:	9202      	str	r2, [sp, #8]
 8001970:	d100      	bne.n	8001974 <__aeabi_ddiv+0x28>
 8001972:	e16a      	b.n	8001c4a <__aeabi_ddiv+0x2fe>
 8001974:	4ad4      	ldr	r2, [pc, #848]	@ (8001cc8 <__aeabi_ddiv+0x37c>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d100      	bne.n	800197c <__aeabi_ddiv+0x30>
 800197a:	e18c      	b.n	8001c96 <__aeabi_ddiv+0x34a>
 800197c:	4659      	mov	r1, fp
 800197e:	0f42      	lsrs	r2, r0, #29
 8001980:	00c9      	lsls	r1, r1, #3
 8001982:	430a      	orrs	r2, r1
 8001984:	2180      	movs	r1, #128	@ 0x80
 8001986:	0409      	lsls	r1, r1, #16
 8001988:	4311      	orrs	r1, r2
 800198a:	00c2      	lsls	r2, r0, #3
 800198c:	4690      	mov	r8, r2
 800198e:	4acf      	ldr	r2, [pc, #828]	@ (8001ccc <__aeabi_ddiv+0x380>)
 8001990:	4689      	mov	r9, r1
 8001992:	4692      	mov	sl, r2
 8001994:	449a      	add	sl, r3
 8001996:	2300      	movs	r3, #0
 8001998:	2400      	movs	r4, #0
 800199a:	9303      	str	r3, [sp, #12]
 800199c:	9e00      	ldr	r6, [sp, #0]
 800199e:	9f01      	ldr	r7, [sp, #4]
 80019a0:	033b      	lsls	r3, r7, #12
 80019a2:	0b1b      	lsrs	r3, r3, #12
 80019a4:	469b      	mov	fp, r3
 80019a6:	007b      	lsls	r3, r7, #1
 80019a8:	0030      	movs	r0, r6
 80019aa:	0d5b      	lsrs	r3, r3, #21
 80019ac:	0ffd      	lsrs	r5, r7, #31
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d100      	bne.n	80019b4 <__aeabi_ddiv+0x68>
 80019b2:	e128      	b.n	8001c06 <__aeabi_ddiv+0x2ba>
 80019b4:	4ac4      	ldr	r2, [pc, #784]	@ (8001cc8 <__aeabi_ddiv+0x37c>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d100      	bne.n	80019bc <__aeabi_ddiv+0x70>
 80019ba:	e177      	b.n	8001cac <__aeabi_ddiv+0x360>
 80019bc:	4659      	mov	r1, fp
 80019be:	0f72      	lsrs	r2, r6, #29
 80019c0:	00c9      	lsls	r1, r1, #3
 80019c2:	430a      	orrs	r2, r1
 80019c4:	2180      	movs	r1, #128	@ 0x80
 80019c6:	0409      	lsls	r1, r1, #16
 80019c8:	4311      	orrs	r1, r2
 80019ca:	468b      	mov	fp, r1
 80019cc:	49bf      	ldr	r1, [pc, #764]	@ (8001ccc <__aeabi_ddiv+0x380>)
 80019ce:	00f2      	lsls	r2, r6, #3
 80019d0:	468c      	mov	ip, r1
 80019d2:	4651      	mov	r1, sl
 80019d4:	4463      	add	r3, ip
 80019d6:	1acb      	subs	r3, r1, r3
 80019d8:	469a      	mov	sl, r3
 80019da:	2300      	movs	r3, #0
 80019dc:	9e02      	ldr	r6, [sp, #8]
 80019de:	406e      	eors	r6, r5
 80019e0:	2c0f      	cmp	r4, #15
 80019e2:	d827      	bhi.n	8001a34 <__aeabi_ddiv+0xe8>
 80019e4:	49ba      	ldr	r1, [pc, #744]	@ (8001cd0 <__aeabi_ddiv+0x384>)
 80019e6:	00a4      	lsls	r4, r4, #2
 80019e8:	5909      	ldr	r1, [r1, r4]
 80019ea:	468f      	mov	pc, r1
 80019ec:	46cb      	mov	fp, r9
 80019ee:	4642      	mov	r2, r8
 80019f0:	9e02      	ldr	r6, [sp, #8]
 80019f2:	9b03      	ldr	r3, [sp, #12]
 80019f4:	2b02      	cmp	r3, #2
 80019f6:	d016      	beq.n	8001a26 <__aeabi_ddiv+0xda>
 80019f8:	2b03      	cmp	r3, #3
 80019fa:	d100      	bne.n	80019fe <__aeabi_ddiv+0xb2>
 80019fc:	e2a6      	b.n	8001f4c <__aeabi_ddiv+0x600>
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d000      	beq.n	8001a04 <__aeabi_ddiv+0xb8>
 8001a02:	e0df      	b.n	8001bc4 <__aeabi_ddiv+0x278>
 8001a04:	2200      	movs	r2, #0
 8001a06:	2300      	movs	r3, #0
 8001a08:	2400      	movs	r4, #0
 8001a0a:	4690      	mov	r8, r2
 8001a0c:	051b      	lsls	r3, r3, #20
 8001a0e:	4323      	orrs	r3, r4
 8001a10:	07f6      	lsls	r6, r6, #31
 8001a12:	4333      	orrs	r3, r6
 8001a14:	4640      	mov	r0, r8
 8001a16:	0019      	movs	r1, r3
 8001a18:	b007      	add	sp, #28
 8001a1a:	bcf0      	pop	{r4, r5, r6, r7}
 8001a1c:	46bb      	mov	fp, r7
 8001a1e:	46b2      	mov	sl, r6
 8001a20:	46a9      	mov	r9, r5
 8001a22:	46a0      	mov	r8, r4
 8001a24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a26:	2200      	movs	r2, #0
 8001a28:	2400      	movs	r4, #0
 8001a2a:	4690      	mov	r8, r2
 8001a2c:	4ba6      	ldr	r3, [pc, #664]	@ (8001cc8 <__aeabi_ddiv+0x37c>)
 8001a2e:	e7ed      	b.n	8001a0c <__aeabi_ddiv+0xc0>
 8001a30:	002e      	movs	r6, r5
 8001a32:	e7df      	b.n	80019f4 <__aeabi_ddiv+0xa8>
 8001a34:	45cb      	cmp	fp, r9
 8001a36:	d200      	bcs.n	8001a3a <__aeabi_ddiv+0xee>
 8001a38:	e1d4      	b.n	8001de4 <__aeabi_ddiv+0x498>
 8001a3a:	d100      	bne.n	8001a3e <__aeabi_ddiv+0xf2>
 8001a3c:	e1cf      	b.n	8001dde <__aeabi_ddiv+0x492>
 8001a3e:	2301      	movs	r3, #1
 8001a40:	425b      	negs	r3, r3
 8001a42:	469c      	mov	ip, r3
 8001a44:	4644      	mov	r4, r8
 8001a46:	4648      	mov	r0, r9
 8001a48:	2700      	movs	r7, #0
 8001a4a:	44e2      	add	sl, ip
 8001a4c:	465b      	mov	r3, fp
 8001a4e:	0e15      	lsrs	r5, r2, #24
 8001a50:	021b      	lsls	r3, r3, #8
 8001a52:	431d      	orrs	r5, r3
 8001a54:	0c19      	lsrs	r1, r3, #16
 8001a56:	042b      	lsls	r3, r5, #16
 8001a58:	0212      	lsls	r2, r2, #8
 8001a5a:	9500      	str	r5, [sp, #0]
 8001a5c:	0c1d      	lsrs	r5, r3, #16
 8001a5e:	4691      	mov	r9, r2
 8001a60:	9102      	str	r1, [sp, #8]
 8001a62:	9503      	str	r5, [sp, #12]
 8001a64:	f7fe fbfc 	bl	8000260 <__aeabi_uidivmod>
 8001a68:	0002      	movs	r2, r0
 8001a6a:	436a      	muls	r2, r5
 8001a6c:	040b      	lsls	r3, r1, #16
 8001a6e:	0c21      	lsrs	r1, r4, #16
 8001a70:	4680      	mov	r8, r0
 8001a72:	4319      	orrs	r1, r3
 8001a74:	428a      	cmp	r2, r1
 8001a76:	d909      	bls.n	8001a8c <__aeabi_ddiv+0x140>
 8001a78:	9d00      	ldr	r5, [sp, #0]
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	46ac      	mov	ip, r5
 8001a7e:	425b      	negs	r3, r3
 8001a80:	4461      	add	r1, ip
 8001a82:	469c      	mov	ip, r3
 8001a84:	44e0      	add	r8, ip
 8001a86:	428d      	cmp	r5, r1
 8001a88:	d800      	bhi.n	8001a8c <__aeabi_ddiv+0x140>
 8001a8a:	e1fb      	b.n	8001e84 <__aeabi_ddiv+0x538>
 8001a8c:	1a88      	subs	r0, r1, r2
 8001a8e:	9902      	ldr	r1, [sp, #8]
 8001a90:	f7fe fbe6 	bl	8000260 <__aeabi_uidivmod>
 8001a94:	9a03      	ldr	r2, [sp, #12]
 8001a96:	0424      	lsls	r4, r4, #16
 8001a98:	4342      	muls	r2, r0
 8001a9a:	0409      	lsls	r1, r1, #16
 8001a9c:	0c24      	lsrs	r4, r4, #16
 8001a9e:	0003      	movs	r3, r0
 8001aa0:	430c      	orrs	r4, r1
 8001aa2:	42a2      	cmp	r2, r4
 8001aa4:	d906      	bls.n	8001ab4 <__aeabi_ddiv+0x168>
 8001aa6:	9900      	ldr	r1, [sp, #0]
 8001aa8:	3b01      	subs	r3, #1
 8001aaa:	468c      	mov	ip, r1
 8001aac:	4464      	add	r4, ip
 8001aae:	42a1      	cmp	r1, r4
 8001ab0:	d800      	bhi.n	8001ab4 <__aeabi_ddiv+0x168>
 8001ab2:	e1e1      	b.n	8001e78 <__aeabi_ddiv+0x52c>
 8001ab4:	1aa0      	subs	r0, r4, r2
 8001ab6:	4642      	mov	r2, r8
 8001ab8:	0412      	lsls	r2, r2, #16
 8001aba:	431a      	orrs	r2, r3
 8001abc:	4693      	mov	fp, r2
 8001abe:	464b      	mov	r3, r9
 8001ac0:	4659      	mov	r1, fp
 8001ac2:	0c1b      	lsrs	r3, r3, #16
 8001ac4:	001d      	movs	r5, r3
 8001ac6:	9304      	str	r3, [sp, #16]
 8001ac8:	040b      	lsls	r3, r1, #16
 8001aca:	4649      	mov	r1, r9
 8001acc:	0409      	lsls	r1, r1, #16
 8001ace:	0c09      	lsrs	r1, r1, #16
 8001ad0:	000c      	movs	r4, r1
 8001ad2:	0c1b      	lsrs	r3, r3, #16
 8001ad4:	435c      	muls	r4, r3
 8001ad6:	0c12      	lsrs	r2, r2, #16
 8001ad8:	436b      	muls	r3, r5
 8001ada:	4688      	mov	r8, r1
 8001adc:	4351      	muls	r1, r2
 8001ade:	436a      	muls	r2, r5
 8001ae0:	0c25      	lsrs	r5, r4, #16
 8001ae2:	46ac      	mov	ip, r5
 8001ae4:	185b      	adds	r3, r3, r1
 8001ae6:	4463      	add	r3, ip
 8001ae8:	4299      	cmp	r1, r3
 8001aea:	d903      	bls.n	8001af4 <__aeabi_ddiv+0x1a8>
 8001aec:	2180      	movs	r1, #128	@ 0x80
 8001aee:	0249      	lsls	r1, r1, #9
 8001af0:	468c      	mov	ip, r1
 8001af2:	4462      	add	r2, ip
 8001af4:	0c19      	lsrs	r1, r3, #16
 8001af6:	0424      	lsls	r4, r4, #16
 8001af8:	041b      	lsls	r3, r3, #16
 8001afa:	0c24      	lsrs	r4, r4, #16
 8001afc:	188a      	adds	r2, r1, r2
 8001afe:	191c      	adds	r4, r3, r4
 8001b00:	4290      	cmp	r0, r2
 8001b02:	d302      	bcc.n	8001b0a <__aeabi_ddiv+0x1be>
 8001b04:	d116      	bne.n	8001b34 <__aeabi_ddiv+0x1e8>
 8001b06:	42a7      	cmp	r7, r4
 8001b08:	d214      	bcs.n	8001b34 <__aeabi_ddiv+0x1e8>
 8001b0a:	465b      	mov	r3, fp
 8001b0c:	9d00      	ldr	r5, [sp, #0]
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	444f      	add	r7, r9
 8001b12:	9305      	str	r3, [sp, #20]
 8001b14:	454f      	cmp	r7, r9
 8001b16:	419b      	sbcs	r3, r3
 8001b18:	46ac      	mov	ip, r5
 8001b1a:	425b      	negs	r3, r3
 8001b1c:	4463      	add	r3, ip
 8001b1e:	18c0      	adds	r0, r0, r3
 8001b20:	4285      	cmp	r5, r0
 8001b22:	d300      	bcc.n	8001b26 <__aeabi_ddiv+0x1da>
 8001b24:	e1a1      	b.n	8001e6a <__aeabi_ddiv+0x51e>
 8001b26:	4282      	cmp	r2, r0
 8001b28:	d900      	bls.n	8001b2c <__aeabi_ddiv+0x1e0>
 8001b2a:	e1f6      	b.n	8001f1a <__aeabi_ddiv+0x5ce>
 8001b2c:	d100      	bne.n	8001b30 <__aeabi_ddiv+0x1e4>
 8001b2e:	e1f1      	b.n	8001f14 <__aeabi_ddiv+0x5c8>
 8001b30:	9b05      	ldr	r3, [sp, #20]
 8001b32:	469b      	mov	fp, r3
 8001b34:	1b3c      	subs	r4, r7, r4
 8001b36:	42a7      	cmp	r7, r4
 8001b38:	41bf      	sbcs	r7, r7
 8001b3a:	9d00      	ldr	r5, [sp, #0]
 8001b3c:	1a80      	subs	r0, r0, r2
 8001b3e:	427f      	negs	r7, r7
 8001b40:	1bc0      	subs	r0, r0, r7
 8001b42:	4285      	cmp	r5, r0
 8001b44:	d100      	bne.n	8001b48 <__aeabi_ddiv+0x1fc>
 8001b46:	e1d0      	b.n	8001eea <__aeabi_ddiv+0x59e>
 8001b48:	9902      	ldr	r1, [sp, #8]
 8001b4a:	f7fe fb89 	bl	8000260 <__aeabi_uidivmod>
 8001b4e:	9a03      	ldr	r2, [sp, #12]
 8001b50:	040b      	lsls	r3, r1, #16
 8001b52:	4342      	muls	r2, r0
 8001b54:	0c21      	lsrs	r1, r4, #16
 8001b56:	0007      	movs	r7, r0
 8001b58:	4319      	orrs	r1, r3
 8001b5a:	428a      	cmp	r2, r1
 8001b5c:	d900      	bls.n	8001b60 <__aeabi_ddiv+0x214>
 8001b5e:	e178      	b.n	8001e52 <__aeabi_ddiv+0x506>
 8001b60:	1a88      	subs	r0, r1, r2
 8001b62:	9902      	ldr	r1, [sp, #8]
 8001b64:	f7fe fb7c 	bl	8000260 <__aeabi_uidivmod>
 8001b68:	9a03      	ldr	r2, [sp, #12]
 8001b6a:	0424      	lsls	r4, r4, #16
 8001b6c:	4342      	muls	r2, r0
 8001b6e:	0409      	lsls	r1, r1, #16
 8001b70:	0c24      	lsrs	r4, r4, #16
 8001b72:	0003      	movs	r3, r0
 8001b74:	430c      	orrs	r4, r1
 8001b76:	42a2      	cmp	r2, r4
 8001b78:	d900      	bls.n	8001b7c <__aeabi_ddiv+0x230>
 8001b7a:	e15d      	b.n	8001e38 <__aeabi_ddiv+0x4ec>
 8001b7c:	4641      	mov	r1, r8
 8001b7e:	1aa4      	subs	r4, r4, r2
 8001b80:	043a      	lsls	r2, r7, #16
 8001b82:	431a      	orrs	r2, r3
 8001b84:	9d04      	ldr	r5, [sp, #16]
 8001b86:	0413      	lsls	r3, r2, #16
 8001b88:	0c1b      	lsrs	r3, r3, #16
 8001b8a:	4359      	muls	r1, r3
 8001b8c:	4647      	mov	r7, r8
 8001b8e:	436b      	muls	r3, r5
 8001b90:	469c      	mov	ip, r3
 8001b92:	0c10      	lsrs	r0, r2, #16
 8001b94:	4347      	muls	r7, r0
 8001b96:	0c0b      	lsrs	r3, r1, #16
 8001b98:	44bc      	add	ip, r7
 8001b9a:	4463      	add	r3, ip
 8001b9c:	4368      	muls	r0, r5
 8001b9e:	429f      	cmp	r7, r3
 8001ba0:	d903      	bls.n	8001baa <__aeabi_ddiv+0x25e>
 8001ba2:	2580      	movs	r5, #128	@ 0x80
 8001ba4:	026d      	lsls	r5, r5, #9
 8001ba6:	46ac      	mov	ip, r5
 8001ba8:	4460      	add	r0, ip
 8001baa:	0c1f      	lsrs	r7, r3, #16
 8001bac:	0409      	lsls	r1, r1, #16
 8001bae:	041b      	lsls	r3, r3, #16
 8001bb0:	0c09      	lsrs	r1, r1, #16
 8001bb2:	183f      	adds	r7, r7, r0
 8001bb4:	185b      	adds	r3, r3, r1
 8001bb6:	42bc      	cmp	r4, r7
 8001bb8:	d200      	bcs.n	8001bbc <__aeabi_ddiv+0x270>
 8001bba:	e102      	b.n	8001dc2 <__aeabi_ddiv+0x476>
 8001bbc:	d100      	bne.n	8001bc0 <__aeabi_ddiv+0x274>
 8001bbe:	e0fd      	b.n	8001dbc <__aeabi_ddiv+0x470>
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	431a      	orrs	r2, r3
 8001bc4:	4b43      	ldr	r3, [pc, #268]	@ (8001cd4 <__aeabi_ddiv+0x388>)
 8001bc6:	4453      	add	r3, sl
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	dc00      	bgt.n	8001bce <__aeabi_ddiv+0x282>
 8001bcc:	e0ae      	b.n	8001d2c <__aeabi_ddiv+0x3e0>
 8001bce:	0751      	lsls	r1, r2, #29
 8001bd0:	d000      	beq.n	8001bd4 <__aeabi_ddiv+0x288>
 8001bd2:	e198      	b.n	8001f06 <__aeabi_ddiv+0x5ba>
 8001bd4:	4659      	mov	r1, fp
 8001bd6:	01c9      	lsls	r1, r1, #7
 8001bd8:	d506      	bpl.n	8001be8 <__aeabi_ddiv+0x29c>
 8001bda:	4659      	mov	r1, fp
 8001bdc:	4b3e      	ldr	r3, [pc, #248]	@ (8001cd8 <__aeabi_ddiv+0x38c>)
 8001bde:	4019      	ands	r1, r3
 8001be0:	2380      	movs	r3, #128	@ 0x80
 8001be2:	468b      	mov	fp, r1
 8001be4:	00db      	lsls	r3, r3, #3
 8001be6:	4453      	add	r3, sl
 8001be8:	493c      	ldr	r1, [pc, #240]	@ (8001cdc <__aeabi_ddiv+0x390>)
 8001bea:	428b      	cmp	r3, r1
 8001bec:	dd00      	ble.n	8001bf0 <__aeabi_ddiv+0x2a4>
 8001bee:	e71a      	b.n	8001a26 <__aeabi_ddiv+0xda>
 8001bf0:	4659      	mov	r1, fp
 8001bf2:	08d2      	lsrs	r2, r2, #3
 8001bf4:	0749      	lsls	r1, r1, #29
 8001bf6:	4311      	orrs	r1, r2
 8001bf8:	465a      	mov	r2, fp
 8001bfa:	055b      	lsls	r3, r3, #21
 8001bfc:	0254      	lsls	r4, r2, #9
 8001bfe:	4688      	mov	r8, r1
 8001c00:	0b24      	lsrs	r4, r4, #12
 8001c02:	0d5b      	lsrs	r3, r3, #21
 8001c04:	e702      	b.n	8001a0c <__aeabi_ddiv+0xc0>
 8001c06:	465a      	mov	r2, fp
 8001c08:	9b00      	ldr	r3, [sp, #0]
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	d100      	bne.n	8001c10 <__aeabi_ddiv+0x2c4>
 8001c0e:	e07e      	b.n	8001d0e <__aeabi_ddiv+0x3c2>
 8001c10:	465b      	mov	r3, fp
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d100      	bne.n	8001c18 <__aeabi_ddiv+0x2cc>
 8001c16:	e100      	b.n	8001e1a <__aeabi_ddiv+0x4ce>
 8001c18:	4658      	mov	r0, fp
 8001c1a:	f001 f9ef 	bl	8002ffc <__clzsi2>
 8001c1e:	0002      	movs	r2, r0
 8001c20:	0003      	movs	r3, r0
 8001c22:	3a0b      	subs	r2, #11
 8001c24:	271d      	movs	r7, #29
 8001c26:	9e00      	ldr	r6, [sp, #0]
 8001c28:	1aba      	subs	r2, r7, r2
 8001c2a:	0019      	movs	r1, r3
 8001c2c:	4658      	mov	r0, fp
 8001c2e:	40d6      	lsrs	r6, r2
 8001c30:	3908      	subs	r1, #8
 8001c32:	4088      	lsls	r0, r1
 8001c34:	0032      	movs	r2, r6
 8001c36:	4302      	orrs	r2, r0
 8001c38:	4693      	mov	fp, r2
 8001c3a:	9a00      	ldr	r2, [sp, #0]
 8001c3c:	408a      	lsls	r2, r1
 8001c3e:	4928      	ldr	r1, [pc, #160]	@ (8001ce0 <__aeabi_ddiv+0x394>)
 8001c40:	4453      	add	r3, sl
 8001c42:	468a      	mov	sl, r1
 8001c44:	449a      	add	sl, r3
 8001c46:	2300      	movs	r3, #0
 8001c48:	e6c8      	b.n	80019dc <__aeabi_ddiv+0x90>
 8001c4a:	465b      	mov	r3, fp
 8001c4c:	4303      	orrs	r3, r0
 8001c4e:	4699      	mov	r9, r3
 8001c50:	d056      	beq.n	8001d00 <__aeabi_ddiv+0x3b4>
 8001c52:	465b      	mov	r3, fp
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d100      	bne.n	8001c5a <__aeabi_ddiv+0x30e>
 8001c58:	e0cd      	b.n	8001df6 <__aeabi_ddiv+0x4aa>
 8001c5a:	4658      	mov	r0, fp
 8001c5c:	f001 f9ce 	bl	8002ffc <__clzsi2>
 8001c60:	230b      	movs	r3, #11
 8001c62:	425b      	negs	r3, r3
 8001c64:	469c      	mov	ip, r3
 8001c66:	0002      	movs	r2, r0
 8001c68:	4484      	add	ip, r0
 8001c6a:	4666      	mov	r6, ip
 8001c6c:	231d      	movs	r3, #29
 8001c6e:	1b9b      	subs	r3, r3, r6
 8001c70:	0026      	movs	r6, r4
 8001c72:	0011      	movs	r1, r2
 8001c74:	4658      	mov	r0, fp
 8001c76:	40de      	lsrs	r6, r3
 8001c78:	3908      	subs	r1, #8
 8001c7a:	4088      	lsls	r0, r1
 8001c7c:	0033      	movs	r3, r6
 8001c7e:	4303      	orrs	r3, r0
 8001c80:	4699      	mov	r9, r3
 8001c82:	0023      	movs	r3, r4
 8001c84:	408b      	lsls	r3, r1
 8001c86:	4698      	mov	r8, r3
 8001c88:	4b16      	ldr	r3, [pc, #88]	@ (8001ce4 <__aeabi_ddiv+0x398>)
 8001c8a:	2400      	movs	r4, #0
 8001c8c:	1a9b      	subs	r3, r3, r2
 8001c8e:	469a      	mov	sl, r3
 8001c90:	2300      	movs	r3, #0
 8001c92:	9303      	str	r3, [sp, #12]
 8001c94:	e682      	b.n	800199c <__aeabi_ddiv+0x50>
 8001c96:	465a      	mov	r2, fp
 8001c98:	4302      	orrs	r2, r0
 8001c9a:	4691      	mov	r9, r2
 8001c9c:	d12a      	bne.n	8001cf4 <__aeabi_ddiv+0x3a8>
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	469a      	mov	sl, r3
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	4690      	mov	r8, r2
 8001ca6:	2408      	movs	r4, #8
 8001ca8:	9303      	str	r3, [sp, #12]
 8001caa:	e677      	b.n	800199c <__aeabi_ddiv+0x50>
 8001cac:	465a      	mov	r2, fp
 8001cae:	9b00      	ldr	r3, [sp, #0]
 8001cb0:	431a      	orrs	r2, r3
 8001cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ce8 <__aeabi_ddiv+0x39c>)
 8001cb4:	469c      	mov	ip, r3
 8001cb6:	44e2      	add	sl, ip
 8001cb8:	2a00      	cmp	r2, #0
 8001cba:	d117      	bne.n	8001cec <__aeabi_ddiv+0x3a0>
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	431c      	orrs	r4, r3
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	469b      	mov	fp, r3
 8001cc4:	3302      	adds	r3, #2
 8001cc6:	e689      	b.n	80019dc <__aeabi_ddiv+0x90>
 8001cc8:	000007ff 	.word	0x000007ff
 8001ccc:	fffffc01 	.word	0xfffffc01
 8001cd0:	0800e140 	.word	0x0800e140
 8001cd4:	000003ff 	.word	0x000003ff
 8001cd8:	feffffff 	.word	0xfeffffff
 8001cdc:	000007fe 	.word	0x000007fe
 8001ce0:	000003f3 	.word	0x000003f3
 8001ce4:	fffffc0d 	.word	0xfffffc0d
 8001ce8:	fffff801 	.word	0xfffff801
 8001cec:	2303      	movs	r3, #3
 8001cee:	0032      	movs	r2, r6
 8001cf0:	431c      	orrs	r4, r3
 8001cf2:	e673      	b.n	80019dc <__aeabi_ddiv+0x90>
 8001cf4:	469a      	mov	sl, r3
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	46d9      	mov	r9, fp
 8001cfa:	240c      	movs	r4, #12
 8001cfc:	9303      	str	r3, [sp, #12]
 8001cfe:	e64d      	b.n	800199c <__aeabi_ddiv+0x50>
 8001d00:	2300      	movs	r3, #0
 8001d02:	4698      	mov	r8, r3
 8001d04:	469a      	mov	sl, r3
 8001d06:	3301      	adds	r3, #1
 8001d08:	2404      	movs	r4, #4
 8001d0a:	9303      	str	r3, [sp, #12]
 8001d0c:	e646      	b.n	800199c <__aeabi_ddiv+0x50>
 8001d0e:	2301      	movs	r3, #1
 8001d10:	431c      	orrs	r4, r3
 8001d12:	2300      	movs	r3, #0
 8001d14:	469b      	mov	fp, r3
 8001d16:	3301      	adds	r3, #1
 8001d18:	e660      	b.n	80019dc <__aeabi_ddiv+0x90>
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	2480      	movs	r4, #128	@ 0x80
 8001d1e:	4698      	mov	r8, r3
 8001d20:	2600      	movs	r6, #0
 8001d22:	4b92      	ldr	r3, [pc, #584]	@ (8001f6c <__aeabi_ddiv+0x620>)
 8001d24:	0324      	lsls	r4, r4, #12
 8001d26:	e671      	b.n	8001a0c <__aeabi_ddiv+0xc0>
 8001d28:	2201      	movs	r2, #1
 8001d2a:	4252      	negs	r2, r2
 8001d2c:	2101      	movs	r1, #1
 8001d2e:	1ac9      	subs	r1, r1, r3
 8001d30:	2938      	cmp	r1, #56	@ 0x38
 8001d32:	dd00      	ble.n	8001d36 <__aeabi_ddiv+0x3ea>
 8001d34:	e666      	b.n	8001a04 <__aeabi_ddiv+0xb8>
 8001d36:	291f      	cmp	r1, #31
 8001d38:	dc00      	bgt.n	8001d3c <__aeabi_ddiv+0x3f0>
 8001d3a:	e0ab      	b.n	8001e94 <__aeabi_ddiv+0x548>
 8001d3c:	201f      	movs	r0, #31
 8001d3e:	4240      	negs	r0, r0
 8001d40:	1ac3      	subs	r3, r0, r3
 8001d42:	4658      	mov	r0, fp
 8001d44:	40d8      	lsrs	r0, r3
 8001d46:	0003      	movs	r3, r0
 8001d48:	2920      	cmp	r1, #32
 8001d4a:	d004      	beq.n	8001d56 <__aeabi_ddiv+0x40a>
 8001d4c:	4658      	mov	r0, fp
 8001d4e:	4988      	ldr	r1, [pc, #544]	@ (8001f70 <__aeabi_ddiv+0x624>)
 8001d50:	4451      	add	r1, sl
 8001d52:	4088      	lsls	r0, r1
 8001d54:	4302      	orrs	r2, r0
 8001d56:	1e51      	subs	r1, r2, #1
 8001d58:	418a      	sbcs	r2, r1
 8001d5a:	431a      	orrs	r2, r3
 8001d5c:	2307      	movs	r3, #7
 8001d5e:	0019      	movs	r1, r3
 8001d60:	2400      	movs	r4, #0
 8001d62:	4011      	ands	r1, r2
 8001d64:	4213      	tst	r3, r2
 8001d66:	d00c      	beq.n	8001d82 <__aeabi_ddiv+0x436>
 8001d68:	230f      	movs	r3, #15
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	2b04      	cmp	r3, #4
 8001d6e:	d100      	bne.n	8001d72 <__aeabi_ddiv+0x426>
 8001d70:	e0f9      	b.n	8001f66 <__aeabi_ddiv+0x61a>
 8001d72:	1d11      	adds	r1, r2, #4
 8001d74:	4291      	cmp	r1, r2
 8001d76:	419b      	sbcs	r3, r3
 8001d78:	000a      	movs	r2, r1
 8001d7a:	425b      	negs	r3, r3
 8001d7c:	0759      	lsls	r1, r3, #29
 8001d7e:	025b      	lsls	r3, r3, #9
 8001d80:	0b1c      	lsrs	r4, r3, #12
 8001d82:	08d2      	lsrs	r2, r2, #3
 8001d84:	430a      	orrs	r2, r1
 8001d86:	4690      	mov	r8, r2
 8001d88:	2300      	movs	r3, #0
 8001d8a:	e63f      	b.n	8001a0c <__aeabi_ddiv+0xc0>
 8001d8c:	2480      	movs	r4, #128	@ 0x80
 8001d8e:	464b      	mov	r3, r9
 8001d90:	0324      	lsls	r4, r4, #12
 8001d92:	4223      	tst	r3, r4
 8001d94:	d009      	beq.n	8001daa <__aeabi_ddiv+0x45e>
 8001d96:	465b      	mov	r3, fp
 8001d98:	4223      	tst	r3, r4
 8001d9a:	d106      	bne.n	8001daa <__aeabi_ddiv+0x45e>
 8001d9c:	431c      	orrs	r4, r3
 8001d9e:	0324      	lsls	r4, r4, #12
 8001da0:	002e      	movs	r6, r5
 8001da2:	4690      	mov	r8, r2
 8001da4:	4b71      	ldr	r3, [pc, #452]	@ (8001f6c <__aeabi_ddiv+0x620>)
 8001da6:	0b24      	lsrs	r4, r4, #12
 8001da8:	e630      	b.n	8001a0c <__aeabi_ddiv+0xc0>
 8001daa:	2480      	movs	r4, #128	@ 0x80
 8001dac:	464b      	mov	r3, r9
 8001dae:	0324      	lsls	r4, r4, #12
 8001db0:	431c      	orrs	r4, r3
 8001db2:	0324      	lsls	r4, r4, #12
 8001db4:	9e02      	ldr	r6, [sp, #8]
 8001db6:	4b6d      	ldr	r3, [pc, #436]	@ (8001f6c <__aeabi_ddiv+0x620>)
 8001db8:	0b24      	lsrs	r4, r4, #12
 8001dba:	e627      	b.n	8001a0c <__aeabi_ddiv+0xc0>
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d100      	bne.n	8001dc2 <__aeabi_ddiv+0x476>
 8001dc0:	e700      	b.n	8001bc4 <__aeabi_ddiv+0x278>
 8001dc2:	9800      	ldr	r0, [sp, #0]
 8001dc4:	1e51      	subs	r1, r2, #1
 8001dc6:	4684      	mov	ip, r0
 8001dc8:	4464      	add	r4, ip
 8001dca:	4284      	cmp	r4, r0
 8001dcc:	d200      	bcs.n	8001dd0 <__aeabi_ddiv+0x484>
 8001dce:	e084      	b.n	8001eda <__aeabi_ddiv+0x58e>
 8001dd0:	42bc      	cmp	r4, r7
 8001dd2:	d200      	bcs.n	8001dd6 <__aeabi_ddiv+0x48a>
 8001dd4:	e0ae      	b.n	8001f34 <__aeabi_ddiv+0x5e8>
 8001dd6:	d100      	bne.n	8001dda <__aeabi_ddiv+0x48e>
 8001dd8:	e0c1      	b.n	8001f5e <__aeabi_ddiv+0x612>
 8001dda:	000a      	movs	r2, r1
 8001ddc:	e6f0      	b.n	8001bc0 <__aeabi_ddiv+0x274>
 8001dde:	4542      	cmp	r2, r8
 8001de0:	d900      	bls.n	8001de4 <__aeabi_ddiv+0x498>
 8001de2:	e62c      	b.n	8001a3e <__aeabi_ddiv+0xf2>
 8001de4:	464b      	mov	r3, r9
 8001de6:	07dc      	lsls	r4, r3, #31
 8001de8:	0858      	lsrs	r0, r3, #1
 8001dea:	4643      	mov	r3, r8
 8001dec:	085b      	lsrs	r3, r3, #1
 8001dee:	431c      	orrs	r4, r3
 8001df0:	4643      	mov	r3, r8
 8001df2:	07df      	lsls	r7, r3, #31
 8001df4:	e62a      	b.n	8001a4c <__aeabi_ddiv+0x100>
 8001df6:	f001 f901 	bl	8002ffc <__clzsi2>
 8001dfa:	2315      	movs	r3, #21
 8001dfc:	469c      	mov	ip, r3
 8001dfe:	4484      	add	ip, r0
 8001e00:	0002      	movs	r2, r0
 8001e02:	4663      	mov	r3, ip
 8001e04:	3220      	adds	r2, #32
 8001e06:	2b1c      	cmp	r3, #28
 8001e08:	dc00      	bgt.n	8001e0c <__aeabi_ddiv+0x4c0>
 8001e0a:	e72e      	b.n	8001c6a <__aeabi_ddiv+0x31e>
 8001e0c:	0023      	movs	r3, r4
 8001e0e:	3808      	subs	r0, #8
 8001e10:	4083      	lsls	r3, r0
 8001e12:	4699      	mov	r9, r3
 8001e14:	2300      	movs	r3, #0
 8001e16:	4698      	mov	r8, r3
 8001e18:	e736      	b.n	8001c88 <__aeabi_ddiv+0x33c>
 8001e1a:	f001 f8ef 	bl	8002ffc <__clzsi2>
 8001e1e:	0002      	movs	r2, r0
 8001e20:	0003      	movs	r3, r0
 8001e22:	3215      	adds	r2, #21
 8001e24:	3320      	adds	r3, #32
 8001e26:	2a1c      	cmp	r2, #28
 8001e28:	dc00      	bgt.n	8001e2c <__aeabi_ddiv+0x4e0>
 8001e2a:	e6fb      	b.n	8001c24 <__aeabi_ddiv+0x2d8>
 8001e2c:	9900      	ldr	r1, [sp, #0]
 8001e2e:	3808      	subs	r0, #8
 8001e30:	4081      	lsls	r1, r0
 8001e32:	2200      	movs	r2, #0
 8001e34:	468b      	mov	fp, r1
 8001e36:	e702      	b.n	8001c3e <__aeabi_ddiv+0x2f2>
 8001e38:	9900      	ldr	r1, [sp, #0]
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	468c      	mov	ip, r1
 8001e3e:	4464      	add	r4, ip
 8001e40:	42a1      	cmp	r1, r4
 8001e42:	d900      	bls.n	8001e46 <__aeabi_ddiv+0x4fa>
 8001e44:	e69a      	b.n	8001b7c <__aeabi_ddiv+0x230>
 8001e46:	42a2      	cmp	r2, r4
 8001e48:	d800      	bhi.n	8001e4c <__aeabi_ddiv+0x500>
 8001e4a:	e697      	b.n	8001b7c <__aeabi_ddiv+0x230>
 8001e4c:	1e83      	subs	r3, r0, #2
 8001e4e:	4464      	add	r4, ip
 8001e50:	e694      	b.n	8001b7c <__aeabi_ddiv+0x230>
 8001e52:	46ac      	mov	ip, r5
 8001e54:	4461      	add	r1, ip
 8001e56:	3f01      	subs	r7, #1
 8001e58:	428d      	cmp	r5, r1
 8001e5a:	d900      	bls.n	8001e5e <__aeabi_ddiv+0x512>
 8001e5c:	e680      	b.n	8001b60 <__aeabi_ddiv+0x214>
 8001e5e:	428a      	cmp	r2, r1
 8001e60:	d800      	bhi.n	8001e64 <__aeabi_ddiv+0x518>
 8001e62:	e67d      	b.n	8001b60 <__aeabi_ddiv+0x214>
 8001e64:	1e87      	subs	r7, r0, #2
 8001e66:	4461      	add	r1, ip
 8001e68:	e67a      	b.n	8001b60 <__aeabi_ddiv+0x214>
 8001e6a:	4285      	cmp	r5, r0
 8001e6c:	d000      	beq.n	8001e70 <__aeabi_ddiv+0x524>
 8001e6e:	e65f      	b.n	8001b30 <__aeabi_ddiv+0x1e4>
 8001e70:	45b9      	cmp	r9, r7
 8001e72:	d900      	bls.n	8001e76 <__aeabi_ddiv+0x52a>
 8001e74:	e65c      	b.n	8001b30 <__aeabi_ddiv+0x1e4>
 8001e76:	e656      	b.n	8001b26 <__aeabi_ddiv+0x1da>
 8001e78:	42a2      	cmp	r2, r4
 8001e7a:	d800      	bhi.n	8001e7e <__aeabi_ddiv+0x532>
 8001e7c:	e61a      	b.n	8001ab4 <__aeabi_ddiv+0x168>
 8001e7e:	1e83      	subs	r3, r0, #2
 8001e80:	4464      	add	r4, ip
 8001e82:	e617      	b.n	8001ab4 <__aeabi_ddiv+0x168>
 8001e84:	428a      	cmp	r2, r1
 8001e86:	d800      	bhi.n	8001e8a <__aeabi_ddiv+0x53e>
 8001e88:	e600      	b.n	8001a8c <__aeabi_ddiv+0x140>
 8001e8a:	46ac      	mov	ip, r5
 8001e8c:	1e83      	subs	r3, r0, #2
 8001e8e:	4698      	mov	r8, r3
 8001e90:	4461      	add	r1, ip
 8001e92:	e5fb      	b.n	8001a8c <__aeabi_ddiv+0x140>
 8001e94:	4837      	ldr	r0, [pc, #220]	@ (8001f74 <__aeabi_ddiv+0x628>)
 8001e96:	0014      	movs	r4, r2
 8001e98:	4450      	add	r0, sl
 8001e9a:	4082      	lsls	r2, r0
 8001e9c:	465b      	mov	r3, fp
 8001e9e:	0017      	movs	r7, r2
 8001ea0:	4083      	lsls	r3, r0
 8001ea2:	40cc      	lsrs	r4, r1
 8001ea4:	1e7a      	subs	r2, r7, #1
 8001ea6:	4197      	sbcs	r7, r2
 8001ea8:	4323      	orrs	r3, r4
 8001eaa:	433b      	orrs	r3, r7
 8001eac:	001a      	movs	r2, r3
 8001eae:	465b      	mov	r3, fp
 8001eb0:	40cb      	lsrs	r3, r1
 8001eb2:	0751      	lsls	r1, r2, #29
 8001eb4:	d009      	beq.n	8001eca <__aeabi_ddiv+0x57e>
 8001eb6:	210f      	movs	r1, #15
 8001eb8:	4011      	ands	r1, r2
 8001eba:	2904      	cmp	r1, #4
 8001ebc:	d005      	beq.n	8001eca <__aeabi_ddiv+0x57e>
 8001ebe:	1d11      	adds	r1, r2, #4
 8001ec0:	4291      	cmp	r1, r2
 8001ec2:	4192      	sbcs	r2, r2
 8001ec4:	4252      	negs	r2, r2
 8001ec6:	189b      	adds	r3, r3, r2
 8001ec8:	000a      	movs	r2, r1
 8001eca:	0219      	lsls	r1, r3, #8
 8001ecc:	d400      	bmi.n	8001ed0 <__aeabi_ddiv+0x584>
 8001ece:	e755      	b.n	8001d7c <__aeabi_ddiv+0x430>
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	2400      	movs	r4, #0
 8001ed6:	4690      	mov	r8, r2
 8001ed8:	e598      	b.n	8001a0c <__aeabi_ddiv+0xc0>
 8001eda:	000a      	movs	r2, r1
 8001edc:	42bc      	cmp	r4, r7
 8001ede:	d000      	beq.n	8001ee2 <__aeabi_ddiv+0x596>
 8001ee0:	e66e      	b.n	8001bc0 <__aeabi_ddiv+0x274>
 8001ee2:	454b      	cmp	r3, r9
 8001ee4:	d000      	beq.n	8001ee8 <__aeabi_ddiv+0x59c>
 8001ee6:	e66b      	b.n	8001bc0 <__aeabi_ddiv+0x274>
 8001ee8:	e66c      	b.n	8001bc4 <__aeabi_ddiv+0x278>
 8001eea:	4b23      	ldr	r3, [pc, #140]	@ (8001f78 <__aeabi_ddiv+0x62c>)
 8001eec:	4a23      	ldr	r2, [pc, #140]	@ (8001f7c <__aeabi_ddiv+0x630>)
 8001eee:	4453      	add	r3, sl
 8001ef0:	4592      	cmp	sl, r2
 8001ef2:	da00      	bge.n	8001ef6 <__aeabi_ddiv+0x5aa>
 8001ef4:	e718      	b.n	8001d28 <__aeabi_ddiv+0x3dc>
 8001ef6:	2101      	movs	r1, #1
 8001ef8:	4249      	negs	r1, r1
 8001efa:	1d0a      	adds	r2, r1, #4
 8001efc:	428a      	cmp	r2, r1
 8001efe:	4189      	sbcs	r1, r1
 8001f00:	4249      	negs	r1, r1
 8001f02:	448b      	add	fp, r1
 8001f04:	e666      	b.n	8001bd4 <__aeabi_ddiv+0x288>
 8001f06:	210f      	movs	r1, #15
 8001f08:	4011      	ands	r1, r2
 8001f0a:	2904      	cmp	r1, #4
 8001f0c:	d100      	bne.n	8001f10 <__aeabi_ddiv+0x5c4>
 8001f0e:	e661      	b.n	8001bd4 <__aeabi_ddiv+0x288>
 8001f10:	0011      	movs	r1, r2
 8001f12:	e7f2      	b.n	8001efa <__aeabi_ddiv+0x5ae>
 8001f14:	42bc      	cmp	r4, r7
 8001f16:	d800      	bhi.n	8001f1a <__aeabi_ddiv+0x5ce>
 8001f18:	e60a      	b.n	8001b30 <__aeabi_ddiv+0x1e4>
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	425b      	negs	r3, r3
 8001f1e:	469c      	mov	ip, r3
 8001f20:	9900      	ldr	r1, [sp, #0]
 8001f22:	444f      	add	r7, r9
 8001f24:	454f      	cmp	r7, r9
 8001f26:	419b      	sbcs	r3, r3
 8001f28:	44e3      	add	fp, ip
 8001f2a:	468c      	mov	ip, r1
 8001f2c:	425b      	negs	r3, r3
 8001f2e:	4463      	add	r3, ip
 8001f30:	18c0      	adds	r0, r0, r3
 8001f32:	e5ff      	b.n	8001b34 <__aeabi_ddiv+0x1e8>
 8001f34:	4649      	mov	r1, r9
 8001f36:	9d00      	ldr	r5, [sp, #0]
 8001f38:	0048      	lsls	r0, r1, #1
 8001f3a:	4548      	cmp	r0, r9
 8001f3c:	4189      	sbcs	r1, r1
 8001f3e:	46ac      	mov	ip, r5
 8001f40:	4249      	negs	r1, r1
 8001f42:	4461      	add	r1, ip
 8001f44:	4681      	mov	r9, r0
 8001f46:	3a02      	subs	r2, #2
 8001f48:	1864      	adds	r4, r4, r1
 8001f4a:	e7c7      	b.n	8001edc <__aeabi_ddiv+0x590>
 8001f4c:	2480      	movs	r4, #128	@ 0x80
 8001f4e:	465b      	mov	r3, fp
 8001f50:	0324      	lsls	r4, r4, #12
 8001f52:	431c      	orrs	r4, r3
 8001f54:	0324      	lsls	r4, r4, #12
 8001f56:	4690      	mov	r8, r2
 8001f58:	4b04      	ldr	r3, [pc, #16]	@ (8001f6c <__aeabi_ddiv+0x620>)
 8001f5a:	0b24      	lsrs	r4, r4, #12
 8001f5c:	e556      	b.n	8001a0c <__aeabi_ddiv+0xc0>
 8001f5e:	4599      	cmp	r9, r3
 8001f60:	d3e8      	bcc.n	8001f34 <__aeabi_ddiv+0x5e8>
 8001f62:	000a      	movs	r2, r1
 8001f64:	e7bd      	b.n	8001ee2 <__aeabi_ddiv+0x596>
 8001f66:	2300      	movs	r3, #0
 8001f68:	e708      	b.n	8001d7c <__aeabi_ddiv+0x430>
 8001f6a:	46c0      	nop			@ (mov r8, r8)
 8001f6c:	000007ff 	.word	0x000007ff
 8001f70:	0000043e 	.word	0x0000043e
 8001f74:	0000041e 	.word	0x0000041e
 8001f78:	000003ff 	.word	0x000003ff
 8001f7c:	fffffc02 	.word	0xfffffc02

08001f80 <__eqdf2>:
 8001f80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f82:	4657      	mov	r7, sl
 8001f84:	46de      	mov	lr, fp
 8001f86:	464e      	mov	r6, r9
 8001f88:	4645      	mov	r5, r8
 8001f8a:	b5e0      	push	{r5, r6, r7, lr}
 8001f8c:	000d      	movs	r5, r1
 8001f8e:	0004      	movs	r4, r0
 8001f90:	0fe8      	lsrs	r0, r5, #31
 8001f92:	4683      	mov	fp, r0
 8001f94:	0309      	lsls	r1, r1, #12
 8001f96:	0fd8      	lsrs	r0, r3, #31
 8001f98:	0b09      	lsrs	r1, r1, #12
 8001f9a:	4682      	mov	sl, r0
 8001f9c:	4819      	ldr	r0, [pc, #100]	@ (8002004 <__eqdf2+0x84>)
 8001f9e:	468c      	mov	ip, r1
 8001fa0:	031f      	lsls	r7, r3, #12
 8001fa2:	0069      	lsls	r1, r5, #1
 8001fa4:	005e      	lsls	r6, r3, #1
 8001fa6:	0d49      	lsrs	r1, r1, #21
 8001fa8:	0b3f      	lsrs	r7, r7, #12
 8001faa:	0d76      	lsrs	r6, r6, #21
 8001fac:	4281      	cmp	r1, r0
 8001fae:	d018      	beq.n	8001fe2 <__eqdf2+0x62>
 8001fb0:	4286      	cmp	r6, r0
 8001fb2:	d00f      	beq.n	8001fd4 <__eqdf2+0x54>
 8001fb4:	2001      	movs	r0, #1
 8001fb6:	42b1      	cmp	r1, r6
 8001fb8:	d10d      	bne.n	8001fd6 <__eqdf2+0x56>
 8001fba:	45bc      	cmp	ip, r7
 8001fbc:	d10b      	bne.n	8001fd6 <__eqdf2+0x56>
 8001fbe:	4294      	cmp	r4, r2
 8001fc0:	d109      	bne.n	8001fd6 <__eqdf2+0x56>
 8001fc2:	45d3      	cmp	fp, sl
 8001fc4:	d01c      	beq.n	8002000 <__eqdf2+0x80>
 8001fc6:	2900      	cmp	r1, #0
 8001fc8:	d105      	bne.n	8001fd6 <__eqdf2+0x56>
 8001fca:	4660      	mov	r0, ip
 8001fcc:	4320      	orrs	r0, r4
 8001fce:	1e43      	subs	r3, r0, #1
 8001fd0:	4198      	sbcs	r0, r3
 8001fd2:	e000      	b.n	8001fd6 <__eqdf2+0x56>
 8001fd4:	2001      	movs	r0, #1
 8001fd6:	bcf0      	pop	{r4, r5, r6, r7}
 8001fd8:	46bb      	mov	fp, r7
 8001fda:	46b2      	mov	sl, r6
 8001fdc:	46a9      	mov	r9, r5
 8001fde:	46a0      	mov	r8, r4
 8001fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fe2:	2001      	movs	r0, #1
 8001fe4:	428e      	cmp	r6, r1
 8001fe6:	d1f6      	bne.n	8001fd6 <__eqdf2+0x56>
 8001fe8:	4661      	mov	r1, ip
 8001fea:	4339      	orrs	r1, r7
 8001fec:	000f      	movs	r7, r1
 8001fee:	4317      	orrs	r7, r2
 8001ff0:	4327      	orrs	r7, r4
 8001ff2:	d1f0      	bne.n	8001fd6 <__eqdf2+0x56>
 8001ff4:	465b      	mov	r3, fp
 8001ff6:	4652      	mov	r2, sl
 8001ff8:	1a98      	subs	r0, r3, r2
 8001ffa:	1e43      	subs	r3, r0, #1
 8001ffc:	4198      	sbcs	r0, r3
 8001ffe:	e7ea      	b.n	8001fd6 <__eqdf2+0x56>
 8002000:	2000      	movs	r0, #0
 8002002:	e7e8      	b.n	8001fd6 <__eqdf2+0x56>
 8002004:	000007ff 	.word	0x000007ff

08002008 <__gedf2>:
 8002008:	b5f0      	push	{r4, r5, r6, r7, lr}
 800200a:	4657      	mov	r7, sl
 800200c:	464e      	mov	r6, r9
 800200e:	4645      	mov	r5, r8
 8002010:	46de      	mov	lr, fp
 8002012:	b5e0      	push	{r5, r6, r7, lr}
 8002014:	000d      	movs	r5, r1
 8002016:	030f      	lsls	r7, r1, #12
 8002018:	0b39      	lsrs	r1, r7, #12
 800201a:	b083      	sub	sp, #12
 800201c:	0004      	movs	r4, r0
 800201e:	4680      	mov	r8, r0
 8002020:	9101      	str	r1, [sp, #4]
 8002022:	0058      	lsls	r0, r3, #1
 8002024:	0fe9      	lsrs	r1, r5, #31
 8002026:	4f31      	ldr	r7, [pc, #196]	@ (80020ec <__gedf2+0xe4>)
 8002028:	0d40      	lsrs	r0, r0, #21
 800202a:	468c      	mov	ip, r1
 800202c:	006e      	lsls	r6, r5, #1
 800202e:	0319      	lsls	r1, r3, #12
 8002030:	4682      	mov	sl, r0
 8002032:	4691      	mov	r9, r2
 8002034:	0d76      	lsrs	r6, r6, #21
 8002036:	0b09      	lsrs	r1, r1, #12
 8002038:	0fd8      	lsrs	r0, r3, #31
 800203a:	42be      	cmp	r6, r7
 800203c:	d01f      	beq.n	800207e <__gedf2+0x76>
 800203e:	45ba      	cmp	sl, r7
 8002040:	d00f      	beq.n	8002062 <__gedf2+0x5a>
 8002042:	2e00      	cmp	r6, #0
 8002044:	d12f      	bne.n	80020a6 <__gedf2+0x9e>
 8002046:	4655      	mov	r5, sl
 8002048:	9e01      	ldr	r6, [sp, #4]
 800204a:	4334      	orrs	r4, r6
 800204c:	2d00      	cmp	r5, #0
 800204e:	d127      	bne.n	80020a0 <__gedf2+0x98>
 8002050:	430a      	orrs	r2, r1
 8002052:	d03a      	beq.n	80020ca <__gedf2+0xc2>
 8002054:	2c00      	cmp	r4, #0
 8002056:	d145      	bne.n	80020e4 <__gedf2+0xdc>
 8002058:	2800      	cmp	r0, #0
 800205a:	d11a      	bne.n	8002092 <__gedf2+0x8a>
 800205c:	2001      	movs	r0, #1
 800205e:	4240      	negs	r0, r0
 8002060:	e017      	b.n	8002092 <__gedf2+0x8a>
 8002062:	4311      	orrs	r1, r2
 8002064:	d13b      	bne.n	80020de <__gedf2+0xd6>
 8002066:	2e00      	cmp	r6, #0
 8002068:	d102      	bne.n	8002070 <__gedf2+0x68>
 800206a:	9f01      	ldr	r7, [sp, #4]
 800206c:	4327      	orrs	r7, r4
 800206e:	d0f3      	beq.n	8002058 <__gedf2+0x50>
 8002070:	4584      	cmp	ip, r0
 8002072:	d109      	bne.n	8002088 <__gedf2+0x80>
 8002074:	4663      	mov	r3, ip
 8002076:	2b00      	cmp	r3, #0
 8002078:	d0f0      	beq.n	800205c <__gedf2+0x54>
 800207a:	4660      	mov	r0, ip
 800207c:	e009      	b.n	8002092 <__gedf2+0x8a>
 800207e:	9f01      	ldr	r7, [sp, #4]
 8002080:	4327      	orrs	r7, r4
 8002082:	d12c      	bne.n	80020de <__gedf2+0xd6>
 8002084:	45b2      	cmp	sl, r6
 8002086:	d024      	beq.n	80020d2 <__gedf2+0xca>
 8002088:	4663      	mov	r3, ip
 800208a:	2002      	movs	r0, #2
 800208c:	3b01      	subs	r3, #1
 800208e:	4018      	ands	r0, r3
 8002090:	3801      	subs	r0, #1
 8002092:	b003      	add	sp, #12
 8002094:	bcf0      	pop	{r4, r5, r6, r7}
 8002096:	46bb      	mov	fp, r7
 8002098:	46b2      	mov	sl, r6
 800209a:	46a9      	mov	r9, r5
 800209c:	46a0      	mov	r8, r4
 800209e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020a0:	2c00      	cmp	r4, #0
 80020a2:	d0d9      	beq.n	8002058 <__gedf2+0x50>
 80020a4:	e7e4      	b.n	8002070 <__gedf2+0x68>
 80020a6:	4654      	mov	r4, sl
 80020a8:	2c00      	cmp	r4, #0
 80020aa:	d0ed      	beq.n	8002088 <__gedf2+0x80>
 80020ac:	4584      	cmp	ip, r0
 80020ae:	d1eb      	bne.n	8002088 <__gedf2+0x80>
 80020b0:	4556      	cmp	r6, sl
 80020b2:	dce9      	bgt.n	8002088 <__gedf2+0x80>
 80020b4:	dbde      	blt.n	8002074 <__gedf2+0x6c>
 80020b6:	9b01      	ldr	r3, [sp, #4]
 80020b8:	428b      	cmp	r3, r1
 80020ba:	d8e5      	bhi.n	8002088 <__gedf2+0x80>
 80020bc:	d1da      	bne.n	8002074 <__gedf2+0x6c>
 80020be:	45c8      	cmp	r8, r9
 80020c0:	d8e2      	bhi.n	8002088 <__gedf2+0x80>
 80020c2:	2000      	movs	r0, #0
 80020c4:	45c8      	cmp	r8, r9
 80020c6:	d2e4      	bcs.n	8002092 <__gedf2+0x8a>
 80020c8:	e7d4      	b.n	8002074 <__gedf2+0x6c>
 80020ca:	2000      	movs	r0, #0
 80020cc:	2c00      	cmp	r4, #0
 80020ce:	d0e0      	beq.n	8002092 <__gedf2+0x8a>
 80020d0:	e7da      	b.n	8002088 <__gedf2+0x80>
 80020d2:	4311      	orrs	r1, r2
 80020d4:	d103      	bne.n	80020de <__gedf2+0xd6>
 80020d6:	4584      	cmp	ip, r0
 80020d8:	d1d6      	bne.n	8002088 <__gedf2+0x80>
 80020da:	2000      	movs	r0, #0
 80020dc:	e7d9      	b.n	8002092 <__gedf2+0x8a>
 80020de:	2002      	movs	r0, #2
 80020e0:	4240      	negs	r0, r0
 80020e2:	e7d6      	b.n	8002092 <__gedf2+0x8a>
 80020e4:	4584      	cmp	ip, r0
 80020e6:	d0e6      	beq.n	80020b6 <__gedf2+0xae>
 80020e8:	e7ce      	b.n	8002088 <__gedf2+0x80>
 80020ea:	46c0      	nop			@ (mov r8, r8)
 80020ec:	000007ff 	.word	0x000007ff

080020f0 <__ledf2>:
 80020f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020f2:	4657      	mov	r7, sl
 80020f4:	464e      	mov	r6, r9
 80020f6:	4645      	mov	r5, r8
 80020f8:	46de      	mov	lr, fp
 80020fa:	b5e0      	push	{r5, r6, r7, lr}
 80020fc:	000d      	movs	r5, r1
 80020fe:	030f      	lsls	r7, r1, #12
 8002100:	0004      	movs	r4, r0
 8002102:	4680      	mov	r8, r0
 8002104:	0fe8      	lsrs	r0, r5, #31
 8002106:	0b39      	lsrs	r1, r7, #12
 8002108:	4684      	mov	ip, r0
 800210a:	b083      	sub	sp, #12
 800210c:	0058      	lsls	r0, r3, #1
 800210e:	4f30      	ldr	r7, [pc, #192]	@ (80021d0 <__ledf2+0xe0>)
 8002110:	0d40      	lsrs	r0, r0, #21
 8002112:	9101      	str	r1, [sp, #4]
 8002114:	031e      	lsls	r6, r3, #12
 8002116:	0069      	lsls	r1, r5, #1
 8002118:	4682      	mov	sl, r0
 800211a:	4691      	mov	r9, r2
 800211c:	0d49      	lsrs	r1, r1, #21
 800211e:	0b36      	lsrs	r6, r6, #12
 8002120:	0fd8      	lsrs	r0, r3, #31
 8002122:	42b9      	cmp	r1, r7
 8002124:	d020      	beq.n	8002168 <__ledf2+0x78>
 8002126:	45ba      	cmp	sl, r7
 8002128:	d00f      	beq.n	800214a <__ledf2+0x5a>
 800212a:	2900      	cmp	r1, #0
 800212c:	d12b      	bne.n	8002186 <__ledf2+0x96>
 800212e:	9901      	ldr	r1, [sp, #4]
 8002130:	430c      	orrs	r4, r1
 8002132:	4651      	mov	r1, sl
 8002134:	2900      	cmp	r1, #0
 8002136:	d137      	bne.n	80021a8 <__ledf2+0xb8>
 8002138:	4332      	orrs	r2, r6
 800213a:	d038      	beq.n	80021ae <__ledf2+0xbe>
 800213c:	2c00      	cmp	r4, #0
 800213e:	d144      	bne.n	80021ca <__ledf2+0xda>
 8002140:	2800      	cmp	r0, #0
 8002142:	d119      	bne.n	8002178 <__ledf2+0x88>
 8002144:	2001      	movs	r0, #1
 8002146:	4240      	negs	r0, r0
 8002148:	e016      	b.n	8002178 <__ledf2+0x88>
 800214a:	4316      	orrs	r6, r2
 800214c:	d113      	bne.n	8002176 <__ledf2+0x86>
 800214e:	2900      	cmp	r1, #0
 8002150:	d102      	bne.n	8002158 <__ledf2+0x68>
 8002152:	9f01      	ldr	r7, [sp, #4]
 8002154:	4327      	orrs	r7, r4
 8002156:	d0f3      	beq.n	8002140 <__ledf2+0x50>
 8002158:	4584      	cmp	ip, r0
 800215a:	d020      	beq.n	800219e <__ledf2+0xae>
 800215c:	4663      	mov	r3, ip
 800215e:	2002      	movs	r0, #2
 8002160:	3b01      	subs	r3, #1
 8002162:	4018      	ands	r0, r3
 8002164:	3801      	subs	r0, #1
 8002166:	e007      	b.n	8002178 <__ledf2+0x88>
 8002168:	9f01      	ldr	r7, [sp, #4]
 800216a:	4327      	orrs	r7, r4
 800216c:	d103      	bne.n	8002176 <__ledf2+0x86>
 800216e:	458a      	cmp	sl, r1
 8002170:	d1f4      	bne.n	800215c <__ledf2+0x6c>
 8002172:	4316      	orrs	r6, r2
 8002174:	d01f      	beq.n	80021b6 <__ledf2+0xc6>
 8002176:	2002      	movs	r0, #2
 8002178:	b003      	add	sp, #12
 800217a:	bcf0      	pop	{r4, r5, r6, r7}
 800217c:	46bb      	mov	fp, r7
 800217e:	46b2      	mov	sl, r6
 8002180:	46a9      	mov	r9, r5
 8002182:	46a0      	mov	r8, r4
 8002184:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002186:	4654      	mov	r4, sl
 8002188:	2c00      	cmp	r4, #0
 800218a:	d0e7      	beq.n	800215c <__ledf2+0x6c>
 800218c:	4584      	cmp	ip, r0
 800218e:	d1e5      	bne.n	800215c <__ledf2+0x6c>
 8002190:	4551      	cmp	r1, sl
 8002192:	dce3      	bgt.n	800215c <__ledf2+0x6c>
 8002194:	db03      	blt.n	800219e <__ledf2+0xae>
 8002196:	9b01      	ldr	r3, [sp, #4]
 8002198:	42b3      	cmp	r3, r6
 800219a:	d8df      	bhi.n	800215c <__ledf2+0x6c>
 800219c:	d00f      	beq.n	80021be <__ledf2+0xce>
 800219e:	4663      	mov	r3, ip
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d0cf      	beq.n	8002144 <__ledf2+0x54>
 80021a4:	4660      	mov	r0, ip
 80021a6:	e7e7      	b.n	8002178 <__ledf2+0x88>
 80021a8:	2c00      	cmp	r4, #0
 80021aa:	d0c9      	beq.n	8002140 <__ledf2+0x50>
 80021ac:	e7d4      	b.n	8002158 <__ledf2+0x68>
 80021ae:	2000      	movs	r0, #0
 80021b0:	2c00      	cmp	r4, #0
 80021b2:	d0e1      	beq.n	8002178 <__ledf2+0x88>
 80021b4:	e7d2      	b.n	800215c <__ledf2+0x6c>
 80021b6:	4584      	cmp	ip, r0
 80021b8:	d1d0      	bne.n	800215c <__ledf2+0x6c>
 80021ba:	2000      	movs	r0, #0
 80021bc:	e7dc      	b.n	8002178 <__ledf2+0x88>
 80021be:	45c8      	cmp	r8, r9
 80021c0:	d8cc      	bhi.n	800215c <__ledf2+0x6c>
 80021c2:	2000      	movs	r0, #0
 80021c4:	45c8      	cmp	r8, r9
 80021c6:	d2d7      	bcs.n	8002178 <__ledf2+0x88>
 80021c8:	e7e9      	b.n	800219e <__ledf2+0xae>
 80021ca:	4584      	cmp	ip, r0
 80021cc:	d0e3      	beq.n	8002196 <__ledf2+0xa6>
 80021ce:	e7c5      	b.n	800215c <__ledf2+0x6c>
 80021d0:	000007ff 	.word	0x000007ff

080021d4 <__aeabi_dmul>:
 80021d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021d6:	4657      	mov	r7, sl
 80021d8:	46de      	mov	lr, fp
 80021da:	464e      	mov	r6, r9
 80021dc:	4645      	mov	r5, r8
 80021de:	b5e0      	push	{r5, r6, r7, lr}
 80021e0:	001f      	movs	r7, r3
 80021e2:	030b      	lsls	r3, r1, #12
 80021e4:	0b1b      	lsrs	r3, r3, #12
 80021e6:	0016      	movs	r6, r2
 80021e8:	469a      	mov	sl, r3
 80021ea:	0fca      	lsrs	r2, r1, #31
 80021ec:	004b      	lsls	r3, r1, #1
 80021ee:	0004      	movs	r4, r0
 80021f0:	4693      	mov	fp, r2
 80021f2:	b087      	sub	sp, #28
 80021f4:	0d5b      	lsrs	r3, r3, #21
 80021f6:	d100      	bne.n	80021fa <__aeabi_dmul+0x26>
 80021f8:	e0d5      	b.n	80023a6 <__aeabi_dmul+0x1d2>
 80021fa:	4abb      	ldr	r2, [pc, #748]	@ (80024e8 <__aeabi_dmul+0x314>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d100      	bne.n	8002202 <__aeabi_dmul+0x2e>
 8002200:	e0f8      	b.n	80023f4 <__aeabi_dmul+0x220>
 8002202:	4651      	mov	r1, sl
 8002204:	0f42      	lsrs	r2, r0, #29
 8002206:	00c9      	lsls	r1, r1, #3
 8002208:	430a      	orrs	r2, r1
 800220a:	2180      	movs	r1, #128	@ 0x80
 800220c:	0409      	lsls	r1, r1, #16
 800220e:	4311      	orrs	r1, r2
 8002210:	00c2      	lsls	r2, r0, #3
 8002212:	4691      	mov	r9, r2
 8002214:	4ab5      	ldr	r2, [pc, #724]	@ (80024ec <__aeabi_dmul+0x318>)
 8002216:	468a      	mov	sl, r1
 8002218:	189d      	adds	r5, r3, r2
 800221a:	2300      	movs	r3, #0
 800221c:	4698      	mov	r8, r3
 800221e:	9302      	str	r3, [sp, #8]
 8002220:	033c      	lsls	r4, r7, #12
 8002222:	007b      	lsls	r3, r7, #1
 8002224:	0ffa      	lsrs	r2, r7, #31
 8002226:	0030      	movs	r0, r6
 8002228:	0b24      	lsrs	r4, r4, #12
 800222a:	0d5b      	lsrs	r3, r3, #21
 800222c:	9200      	str	r2, [sp, #0]
 800222e:	d100      	bne.n	8002232 <__aeabi_dmul+0x5e>
 8002230:	e096      	b.n	8002360 <__aeabi_dmul+0x18c>
 8002232:	4aad      	ldr	r2, [pc, #692]	@ (80024e8 <__aeabi_dmul+0x314>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d031      	beq.n	800229c <__aeabi_dmul+0xc8>
 8002238:	0f72      	lsrs	r2, r6, #29
 800223a:	00e4      	lsls	r4, r4, #3
 800223c:	4322      	orrs	r2, r4
 800223e:	2480      	movs	r4, #128	@ 0x80
 8002240:	0424      	lsls	r4, r4, #16
 8002242:	4314      	orrs	r4, r2
 8002244:	4aa9      	ldr	r2, [pc, #676]	@ (80024ec <__aeabi_dmul+0x318>)
 8002246:	00f0      	lsls	r0, r6, #3
 8002248:	4694      	mov	ip, r2
 800224a:	4463      	add	r3, ip
 800224c:	195b      	adds	r3, r3, r5
 800224e:	1c5a      	adds	r2, r3, #1
 8002250:	9201      	str	r2, [sp, #4]
 8002252:	4642      	mov	r2, r8
 8002254:	2600      	movs	r6, #0
 8002256:	2a0a      	cmp	r2, #10
 8002258:	dc42      	bgt.n	80022e0 <__aeabi_dmul+0x10c>
 800225a:	465a      	mov	r2, fp
 800225c:	9900      	ldr	r1, [sp, #0]
 800225e:	404a      	eors	r2, r1
 8002260:	4693      	mov	fp, r2
 8002262:	4642      	mov	r2, r8
 8002264:	2a02      	cmp	r2, #2
 8002266:	dc32      	bgt.n	80022ce <__aeabi_dmul+0xfa>
 8002268:	3a01      	subs	r2, #1
 800226a:	2a01      	cmp	r2, #1
 800226c:	d900      	bls.n	8002270 <__aeabi_dmul+0x9c>
 800226e:	e149      	b.n	8002504 <__aeabi_dmul+0x330>
 8002270:	2e02      	cmp	r6, #2
 8002272:	d100      	bne.n	8002276 <__aeabi_dmul+0xa2>
 8002274:	e0ca      	b.n	800240c <__aeabi_dmul+0x238>
 8002276:	2e01      	cmp	r6, #1
 8002278:	d13d      	bne.n	80022f6 <__aeabi_dmul+0x122>
 800227a:	2300      	movs	r3, #0
 800227c:	2400      	movs	r4, #0
 800227e:	2200      	movs	r2, #0
 8002280:	0010      	movs	r0, r2
 8002282:	465a      	mov	r2, fp
 8002284:	051b      	lsls	r3, r3, #20
 8002286:	4323      	orrs	r3, r4
 8002288:	07d2      	lsls	r2, r2, #31
 800228a:	4313      	orrs	r3, r2
 800228c:	0019      	movs	r1, r3
 800228e:	b007      	add	sp, #28
 8002290:	bcf0      	pop	{r4, r5, r6, r7}
 8002292:	46bb      	mov	fp, r7
 8002294:	46b2      	mov	sl, r6
 8002296:	46a9      	mov	r9, r5
 8002298:	46a0      	mov	r8, r4
 800229a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800229c:	4b92      	ldr	r3, [pc, #584]	@ (80024e8 <__aeabi_dmul+0x314>)
 800229e:	4326      	orrs	r6, r4
 80022a0:	18eb      	adds	r3, r5, r3
 80022a2:	2e00      	cmp	r6, #0
 80022a4:	d100      	bne.n	80022a8 <__aeabi_dmul+0xd4>
 80022a6:	e0bb      	b.n	8002420 <__aeabi_dmul+0x24c>
 80022a8:	2203      	movs	r2, #3
 80022aa:	4641      	mov	r1, r8
 80022ac:	4311      	orrs	r1, r2
 80022ae:	465a      	mov	r2, fp
 80022b0:	4688      	mov	r8, r1
 80022b2:	9900      	ldr	r1, [sp, #0]
 80022b4:	404a      	eors	r2, r1
 80022b6:	2180      	movs	r1, #128	@ 0x80
 80022b8:	0109      	lsls	r1, r1, #4
 80022ba:	468c      	mov	ip, r1
 80022bc:	0029      	movs	r1, r5
 80022be:	4461      	add	r1, ip
 80022c0:	9101      	str	r1, [sp, #4]
 80022c2:	4641      	mov	r1, r8
 80022c4:	290a      	cmp	r1, #10
 80022c6:	dd00      	ble.n	80022ca <__aeabi_dmul+0xf6>
 80022c8:	e233      	b.n	8002732 <__aeabi_dmul+0x55e>
 80022ca:	4693      	mov	fp, r2
 80022cc:	2603      	movs	r6, #3
 80022ce:	4642      	mov	r2, r8
 80022d0:	2701      	movs	r7, #1
 80022d2:	4097      	lsls	r7, r2
 80022d4:	21a6      	movs	r1, #166	@ 0xa6
 80022d6:	003a      	movs	r2, r7
 80022d8:	00c9      	lsls	r1, r1, #3
 80022da:	400a      	ands	r2, r1
 80022dc:	420f      	tst	r7, r1
 80022de:	d031      	beq.n	8002344 <__aeabi_dmul+0x170>
 80022e0:	9e02      	ldr	r6, [sp, #8]
 80022e2:	2e02      	cmp	r6, #2
 80022e4:	d100      	bne.n	80022e8 <__aeabi_dmul+0x114>
 80022e6:	e235      	b.n	8002754 <__aeabi_dmul+0x580>
 80022e8:	2e03      	cmp	r6, #3
 80022ea:	d100      	bne.n	80022ee <__aeabi_dmul+0x11a>
 80022ec:	e1d2      	b.n	8002694 <__aeabi_dmul+0x4c0>
 80022ee:	4654      	mov	r4, sl
 80022f0:	4648      	mov	r0, r9
 80022f2:	2e01      	cmp	r6, #1
 80022f4:	d0c1      	beq.n	800227a <__aeabi_dmul+0xa6>
 80022f6:	9a01      	ldr	r2, [sp, #4]
 80022f8:	4b7d      	ldr	r3, [pc, #500]	@ (80024f0 <__aeabi_dmul+0x31c>)
 80022fa:	4694      	mov	ip, r2
 80022fc:	4463      	add	r3, ip
 80022fe:	2b00      	cmp	r3, #0
 8002300:	dc00      	bgt.n	8002304 <__aeabi_dmul+0x130>
 8002302:	e0c0      	b.n	8002486 <__aeabi_dmul+0x2b2>
 8002304:	0742      	lsls	r2, r0, #29
 8002306:	d009      	beq.n	800231c <__aeabi_dmul+0x148>
 8002308:	220f      	movs	r2, #15
 800230a:	4002      	ands	r2, r0
 800230c:	2a04      	cmp	r2, #4
 800230e:	d005      	beq.n	800231c <__aeabi_dmul+0x148>
 8002310:	1d02      	adds	r2, r0, #4
 8002312:	4282      	cmp	r2, r0
 8002314:	4180      	sbcs	r0, r0
 8002316:	4240      	negs	r0, r0
 8002318:	1824      	adds	r4, r4, r0
 800231a:	0010      	movs	r0, r2
 800231c:	01e2      	lsls	r2, r4, #7
 800231e:	d506      	bpl.n	800232e <__aeabi_dmul+0x15a>
 8002320:	4b74      	ldr	r3, [pc, #464]	@ (80024f4 <__aeabi_dmul+0x320>)
 8002322:	9a01      	ldr	r2, [sp, #4]
 8002324:	401c      	ands	r4, r3
 8002326:	2380      	movs	r3, #128	@ 0x80
 8002328:	4694      	mov	ip, r2
 800232a:	00db      	lsls	r3, r3, #3
 800232c:	4463      	add	r3, ip
 800232e:	4a72      	ldr	r2, [pc, #456]	@ (80024f8 <__aeabi_dmul+0x324>)
 8002330:	4293      	cmp	r3, r2
 8002332:	dc6b      	bgt.n	800240c <__aeabi_dmul+0x238>
 8002334:	0762      	lsls	r2, r4, #29
 8002336:	08c0      	lsrs	r0, r0, #3
 8002338:	0264      	lsls	r4, r4, #9
 800233a:	055b      	lsls	r3, r3, #21
 800233c:	4302      	orrs	r2, r0
 800233e:	0b24      	lsrs	r4, r4, #12
 8002340:	0d5b      	lsrs	r3, r3, #21
 8002342:	e79d      	b.n	8002280 <__aeabi_dmul+0xac>
 8002344:	2190      	movs	r1, #144	@ 0x90
 8002346:	0089      	lsls	r1, r1, #2
 8002348:	420f      	tst	r7, r1
 800234a:	d163      	bne.n	8002414 <__aeabi_dmul+0x240>
 800234c:	2288      	movs	r2, #136	@ 0x88
 800234e:	423a      	tst	r2, r7
 8002350:	d100      	bne.n	8002354 <__aeabi_dmul+0x180>
 8002352:	e0d7      	b.n	8002504 <__aeabi_dmul+0x330>
 8002354:	9b00      	ldr	r3, [sp, #0]
 8002356:	46a2      	mov	sl, r4
 8002358:	469b      	mov	fp, r3
 800235a:	4681      	mov	r9, r0
 800235c:	9602      	str	r6, [sp, #8]
 800235e:	e7bf      	b.n	80022e0 <__aeabi_dmul+0x10c>
 8002360:	0023      	movs	r3, r4
 8002362:	4333      	orrs	r3, r6
 8002364:	d100      	bne.n	8002368 <__aeabi_dmul+0x194>
 8002366:	e07f      	b.n	8002468 <__aeabi_dmul+0x294>
 8002368:	2c00      	cmp	r4, #0
 800236a:	d100      	bne.n	800236e <__aeabi_dmul+0x19a>
 800236c:	e1ad      	b.n	80026ca <__aeabi_dmul+0x4f6>
 800236e:	0020      	movs	r0, r4
 8002370:	f000 fe44 	bl	8002ffc <__clzsi2>
 8002374:	0002      	movs	r2, r0
 8002376:	0003      	movs	r3, r0
 8002378:	3a0b      	subs	r2, #11
 800237a:	201d      	movs	r0, #29
 800237c:	0019      	movs	r1, r3
 800237e:	1a82      	subs	r2, r0, r2
 8002380:	0030      	movs	r0, r6
 8002382:	3908      	subs	r1, #8
 8002384:	40d0      	lsrs	r0, r2
 8002386:	408c      	lsls	r4, r1
 8002388:	4304      	orrs	r4, r0
 800238a:	0030      	movs	r0, r6
 800238c:	4088      	lsls	r0, r1
 800238e:	4a5b      	ldr	r2, [pc, #364]	@ (80024fc <__aeabi_dmul+0x328>)
 8002390:	1aeb      	subs	r3, r5, r3
 8002392:	4694      	mov	ip, r2
 8002394:	4463      	add	r3, ip
 8002396:	1c5a      	adds	r2, r3, #1
 8002398:	9201      	str	r2, [sp, #4]
 800239a:	4642      	mov	r2, r8
 800239c:	2600      	movs	r6, #0
 800239e:	2a0a      	cmp	r2, #10
 80023a0:	dc00      	bgt.n	80023a4 <__aeabi_dmul+0x1d0>
 80023a2:	e75a      	b.n	800225a <__aeabi_dmul+0x86>
 80023a4:	e79c      	b.n	80022e0 <__aeabi_dmul+0x10c>
 80023a6:	4653      	mov	r3, sl
 80023a8:	4303      	orrs	r3, r0
 80023aa:	4699      	mov	r9, r3
 80023ac:	d054      	beq.n	8002458 <__aeabi_dmul+0x284>
 80023ae:	4653      	mov	r3, sl
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d100      	bne.n	80023b6 <__aeabi_dmul+0x1e2>
 80023b4:	e177      	b.n	80026a6 <__aeabi_dmul+0x4d2>
 80023b6:	4650      	mov	r0, sl
 80023b8:	f000 fe20 	bl	8002ffc <__clzsi2>
 80023bc:	230b      	movs	r3, #11
 80023be:	425b      	negs	r3, r3
 80023c0:	469c      	mov	ip, r3
 80023c2:	0002      	movs	r2, r0
 80023c4:	4484      	add	ip, r0
 80023c6:	0011      	movs	r1, r2
 80023c8:	4650      	mov	r0, sl
 80023ca:	3908      	subs	r1, #8
 80023cc:	4088      	lsls	r0, r1
 80023ce:	231d      	movs	r3, #29
 80023d0:	4680      	mov	r8, r0
 80023d2:	4660      	mov	r0, ip
 80023d4:	1a1b      	subs	r3, r3, r0
 80023d6:	0020      	movs	r0, r4
 80023d8:	40d8      	lsrs	r0, r3
 80023da:	0003      	movs	r3, r0
 80023dc:	4640      	mov	r0, r8
 80023de:	4303      	orrs	r3, r0
 80023e0:	469a      	mov	sl, r3
 80023e2:	0023      	movs	r3, r4
 80023e4:	408b      	lsls	r3, r1
 80023e6:	4699      	mov	r9, r3
 80023e8:	2300      	movs	r3, #0
 80023ea:	4d44      	ldr	r5, [pc, #272]	@ (80024fc <__aeabi_dmul+0x328>)
 80023ec:	4698      	mov	r8, r3
 80023ee:	1aad      	subs	r5, r5, r2
 80023f0:	9302      	str	r3, [sp, #8]
 80023f2:	e715      	b.n	8002220 <__aeabi_dmul+0x4c>
 80023f4:	4652      	mov	r2, sl
 80023f6:	4302      	orrs	r2, r0
 80023f8:	4691      	mov	r9, r2
 80023fa:	d126      	bne.n	800244a <__aeabi_dmul+0x276>
 80023fc:	2200      	movs	r2, #0
 80023fe:	001d      	movs	r5, r3
 8002400:	2302      	movs	r3, #2
 8002402:	4692      	mov	sl, r2
 8002404:	3208      	adds	r2, #8
 8002406:	4690      	mov	r8, r2
 8002408:	9302      	str	r3, [sp, #8]
 800240a:	e709      	b.n	8002220 <__aeabi_dmul+0x4c>
 800240c:	2400      	movs	r4, #0
 800240e:	2200      	movs	r2, #0
 8002410:	4b35      	ldr	r3, [pc, #212]	@ (80024e8 <__aeabi_dmul+0x314>)
 8002412:	e735      	b.n	8002280 <__aeabi_dmul+0xac>
 8002414:	2300      	movs	r3, #0
 8002416:	2480      	movs	r4, #128	@ 0x80
 8002418:	469b      	mov	fp, r3
 800241a:	0324      	lsls	r4, r4, #12
 800241c:	4b32      	ldr	r3, [pc, #200]	@ (80024e8 <__aeabi_dmul+0x314>)
 800241e:	e72f      	b.n	8002280 <__aeabi_dmul+0xac>
 8002420:	2202      	movs	r2, #2
 8002422:	4641      	mov	r1, r8
 8002424:	4311      	orrs	r1, r2
 8002426:	2280      	movs	r2, #128	@ 0x80
 8002428:	0112      	lsls	r2, r2, #4
 800242a:	4694      	mov	ip, r2
 800242c:	002a      	movs	r2, r5
 800242e:	4462      	add	r2, ip
 8002430:	4688      	mov	r8, r1
 8002432:	9201      	str	r2, [sp, #4]
 8002434:	290a      	cmp	r1, #10
 8002436:	dd00      	ble.n	800243a <__aeabi_dmul+0x266>
 8002438:	e752      	b.n	80022e0 <__aeabi_dmul+0x10c>
 800243a:	465a      	mov	r2, fp
 800243c:	2000      	movs	r0, #0
 800243e:	9900      	ldr	r1, [sp, #0]
 8002440:	0004      	movs	r4, r0
 8002442:	404a      	eors	r2, r1
 8002444:	4693      	mov	fp, r2
 8002446:	2602      	movs	r6, #2
 8002448:	e70b      	b.n	8002262 <__aeabi_dmul+0x8e>
 800244a:	220c      	movs	r2, #12
 800244c:	001d      	movs	r5, r3
 800244e:	2303      	movs	r3, #3
 8002450:	4681      	mov	r9, r0
 8002452:	4690      	mov	r8, r2
 8002454:	9302      	str	r3, [sp, #8]
 8002456:	e6e3      	b.n	8002220 <__aeabi_dmul+0x4c>
 8002458:	2300      	movs	r3, #0
 800245a:	469a      	mov	sl, r3
 800245c:	3304      	adds	r3, #4
 800245e:	4698      	mov	r8, r3
 8002460:	3b03      	subs	r3, #3
 8002462:	2500      	movs	r5, #0
 8002464:	9302      	str	r3, [sp, #8]
 8002466:	e6db      	b.n	8002220 <__aeabi_dmul+0x4c>
 8002468:	4642      	mov	r2, r8
 800246a:	3301      	adds	r3, #1
 800246c:	431a      	orrs	r2, r3
 800246e:	002b      	movs	r3, r5
 8002470:	4690      	mov	r8, r2
 8002472:	1c5a      	adds	r2, r3, #1
 8002474:	9201      	str	r2, [sp, #4]
 8002476:	4642      	mov	r2, r8
 8002478:	2400      	movs	r4, #0
 800247a:	2000      	movs	r0, #0
 800247c:	2601      	movs	r6, #1
 800247e:	2a0a      	cmp	r2, #10
 8002480:	dc00      	bgt.n	8002484 <__aeabi_dmul+0x2b0>
 8002482:	e6ea      	b.n	800225a <__aeabi_dmul+0x86>
 8002484:	e72c      	b.n	80022e0 <__aeabi_dmul+0x10c>
 8002486:	2201      	movs	r2, #1
 8002488:	1ad2      	subs	r2, r2, r3
 800248a:	2a38      	cmp	r2, #56	@ 0x38
 800248c:	dd00      	ble.n	8002490 <__aeabi_dmul+0x2bc>
 800248e:	e6f4      	b.n	800227a <__aeabi_dmul+0xa6>
 8002490:	2a1f      	cmp	r2, #31
 8002492:	dc00      	bgt.n	8002496 <__aeabi_dmul+0x2c2>
 8002494:	e12a      	b.n	80026ec <__aeabi_dmul+0x518>
 8002496:	211f      	movs	r1, #31
 8002498:	4249      	negs	r1, r1
 800249a:	1acb      	subs	r3, r1, r3
 800249c:	0021      	movs	r1, r4
 800249e:	40d9      	lsrs	r1, r3
 80024a0:	000b      	movs	r3, r1
 80024a2:	2a20      	cmp	r2, #32
 80024a4:	d005      	beq.n	80024b2 <__aeabi_dmul+0x2de>
 80024a6:	4a16      	ldr	r2, [pc, #88]	@ (8002500 <__aeabi_dmul+0x32c>)
 80024a8:	9d01      	ldr	r5, [sp, #4]
 80024aa:	4694      	mov	ip, r2
 80024ac:	4465      	add	r5, ip
 80024ae:	40ac      	lsls	r4, r5
 80024b0:	4320      	orrs	r0, r4
 80024b2:	1e42      	subs	r2, r0, #1
 80024b4:	4190      	sbcs	r0, r2
 80024b6:	4318      	orrs	r0, r3
 80024b8:	2307      	movs	r3, #7
 80024ba:	0019      	movs	r1, r3
 80024bc:	2400      	movs	r4, #0
 80024be:	4001      	ands	r1, r0
 80024c0:	4203      	tst	r3, r0
 80024c2:	d00c      	beq.n	80024de <__aeabi_dmul+0x30a>
 80024c4:	230f      	movs	r3, #15
 80024c6:	4003      	ands	r3, r0
 80024c8:	2b04      	cmp	r3, #4
 80024ca:	d100      	bne.n	80024ce <__aeabi_dmul+0x2fa>
 80024cc:	e140      	b.n	8002750 <__aeabi_dmul+0x57c>
 80024ce:	1d03      	adds	r3, r0, #4
 80024d0:	4283      	cmp	r3, r0
 80024d2:	41a4      	sbcs	r4, r4
 80024d4:	0018      	movs	r0, r3
 80024d6:	4264      	negs	r4, r4
 80024d8:	0761      	lsls	r1, r4, #29
 80024da:	0264      	lsls	r4, r4, #9
 80024dc:	0b24      	lsrs	r4, r4, #12
 80024de:	08c2      	lsrs	r2, r0, #3
 80024e0:	2300      	movs	r3, #0
 80024e2:	430a      	orrs	r2, r1
 80024e4:	e6cc      	b.n	8002280 <__aeabi_dmul+0xac>
 80024e6:	46c0      	nop			@ (mov r8, r8)
 80024e8:	000007ff 	.word	0x000007ff
 80024ec:	fffffc01 	.word	0xfffffc01
 80024f0:	000003ff 	.word	0x000003ff
 80024f4:	feffffff 	.word	0xfeffffff
 80024f8:	000007fe 	.word	0x000007fe
 80024fc:	fffffc0d 	.word	0xfffffc0d
 8002500:	0000043e 	.word	0x0000043e
 8002504:	4649      	mov	r1, r9
 8002506:	464a      	mov	r2, r9
 8002508:	0409      	lsls	r1, r1, #16
 800250a:	0c09      	lsrs	r1, r1, #16
 800250c:	000d      	movs	r5, r1
 800250e:	0c16      	lsrs	r6, r2, #16
 8002510:	0c02      	lsrs	r2, r0, #16
 8002512:	0400      	lsls	r0, r0, #16
 8002514:	0c00      	lsrs	r0, r0, #16
 8002516:	4345      	muls	r5, r0
 8002518:	46ac      	mov	ip, r5
 800251a:	0005      	movs	r5, r0
 800251c:	4375      	muls	r5, r6
 800251e:	46a8      	mov	r8, r5
 8002520:	0015      	movs	r5, r2
 8002522:	000f      	movs	r7, r1
 8002524:	4375      	muls	r5, r6
 8002526:	9200      	str	r2, [sp, #0]
 8002528:	9502      	str	r5, [sp, #8]
 800252a:	002a      	movs	r2, r5
 800252c:	9d00      	ldr	r5, [sp, #0]
 800252e:	436f      	muls	r7, r5
 8002530:	4665      	mov	r5, ip
 8002532:	0c2d      	lsrs	r5, r5, #16
 8002534:	46a9      	mov	r9, r5
 8002536:	4447      	add	r7, r8
 8002538:	444f      	add	r7, r9
 800253a:	45b8      	cmp	r8, r7
 800253c:	d905      	bls.n	800254a <__aeabi_dmul+0x376>
 800253e:	0015      	movs	r5, r2
 8002540:	2280      	movs	r2, #128	@ 0x80
 8002542:	0252      	lsls	r2, r2, #9
 8002544:	4690      	mov	r8, r2
 8002546:	4445      	add	r5, r8
 8002548:	9502      	str	r5, [sp, #8]
 800254a:	0c3d      	lsrs	r5, r7, #16
 800254c:	9503      	str	r5, [sp, #12]
 800254e:	4665      	mov	r5, ip
 8002550:	042d      	lsls	r5, r5, #16
 8002552:	043f      	lsls	r7, r7, #16
 8002554:	0c2d      	lsrs	r5, r5, #16
 8002556:	46ac      	mov	ip, r5
 8002558:	003d      	movs	r5, r7
 800255a:	4465      	add	r5, ip
 800255c:	9504      	str	r5, [sp, #16]
 800255e:	0c25      	lsrs	r5, r4, #16
 8002560:	0424      	lsls	r4, r4, #16
 8002562:	0c24      	lsrs	r4, r4, #16
 8002564:	46ac      	mov	ip, r5
 8002566:	0025      	movs	r5, r4
 8002568:	4375      	muls	r5, r6
 800256a:	46a8      	mov	r8, r5
 800256c:	4665      	mov	r5, ip
 800256e:	000f      	movs	r7, r1
 8002570:	4369      	muls	r1, r5
 8002572:	4441      	add	r1, r8
 8002574:	4689      	mov	r9, r1
 8002576:	4367      	muls	r7, r4
 8002578:	0c39      	lsrs	r1, r7, #16
 800257a:	4449      	add	r1, r9
 800257c:	436e      	muls	r6, r5
 800257e:	4588      	cmp	r8, r1
 8002580:	d903      	bls.n	800258a <__aeabi_dmul+0x3b6>
 8002582:	2280      	movs	r2, #128	@ 0x80
 8002584:	0252      	lsls	r2, r2, #9
 8002586:	4690      	mov	r8, r2
 8002588:	4446      	add	r6, r8
 800258a:	0c0d      	lsrs	r5, r1, #16
 800258c:	46a8      	mov	r8, r5
 800258e:	0035      	movs	r5, r6
 8002590:	4445      	add	r5, r8
 8002592:	9505      	str	r5, [sp, #20]
 8002594:	9d03      	ldr	r5, [sp, #12]
 8002596:	043f      	lsls	r7, r7, #16
 8002598:	46a8      	mov	r8, r5
 800259a:	0c3f      	lsrs	r7, r7, #16
 800259c:	0409      	lsls	r1, r1, #16
 800259e:	19c9      	adds	r1, r1, r7
 80025a0:	4488      	add	r8, r1
 80025a2:	4645      	mov	r5, r8
 80025a4:	9503      	str	r5, [sp, #12]
 80025a6:	4655      	mov	r5, sl
 80025a8:	042e      	lsls	r6, r5, #16
 80025aa:	0c36      	lsrs	r6, r6, #16
 80025ac:	0c2f      	lsrs	r7, r5, #16
 80025ae:	0035      	movs	r5, r6
 80025b0:	4345      	muls	r5, r0
 80025b2:	4378      	muls	r0, r7
 80025b4:	4681      	mov	r9, r0
 80025b6:	0038      	movs	r0, r7
 80025b8:	46a8      	mov	r8, r5
 80025ba:	0c2d      	lsrs	r5, r5, #16
 80025bc:	46aa      	mov	sl, r5
 80025be:	9a00      	ldr	r2, [sp, #0]
 80025c0:	4350      	muls	r0, r2
 80025c2:	4372      	muls	r2, r6
 80025c4:	444a      	add	r2, r9
 80025c6:	4452      	add	r2, sl
 80025c8:	4591      	cmp	r9, r2
 80025ca:	d903      	bls.n	80025d4 <__aeabi_dmul+0x400>
 80025cc:	2580      	movs	r5, #128	@ 0x80
 80025ce:	026d      	lsls	r5, r5, #9
 80025d0:	46a9      	mov	r9, r5
 80025d2:	4448      	add	r0, r9
 80025d4:	0c15      	lsrs	r5, r2, #16
 80025d6:	46a9      	mov	r9, r5
 80025d8:	4645      	mov	r5, r8
 80025da:	042d      	lsls	r5, r5, #16
 80025dc:	0c2d      	lsrs	r5, r5, #16
 80025de:	46a8      	mov	r8, r5
 80025e0:	4665      	mov	r5, ip
 80025e2:	437d      	muls	r5, r7
 80025e4:	0412      	lsls	r2, r2, #16
 80025e6:	4448      	add	r0, r9
 80025e8:	4490      	add	r8, r2
 80025ea:	46a9      	mov	r9, r5
 80025ec:	0032      	movs	r2, r6
 80025ee:	4665      	mov	r5, ip
 80025f0:	4362      	muls	r2, r4
 80025f2:	436e      	muls	r6, r5
 80025f4:	437c      	muls	r4, r7
 80025f6:	0c17      	lsrs	r7, r2, #16
 80025f8:	1936      	adds	r6, r6, r4
 80025fa:	19bf      	adds	r7, r7, r6
 80025fc:	42bc      	cmp	r4, r7
 80025fe:	d903      	bls.n	8002608 <__aeabi_dmul+0x434>
 8002600:	2480      	movs	r4, #128	@ 0x80
 8002602:	0264      	lsls	r4, r4, #9
 8002604:	46a4      	mov	ip, r4
 8002606:	44e1      	add	r9, ip
 8002608:	9c02      	ldr	r4, [sp, #8]
 800260a:	9e03      	ldr	r6, [sp, #12]
 800260c:	46a4      	mov	ip, r4
 800260e:	9d05      	ldr	r5, [sp, #20]
 8002610:	4466      	add	r6, ip
 8002612:	428e      	cmp	r6, r1
 8002614:	4189      	sbcs	r1, r1
 8002616:	46ac      	mov	ip, r5
 8002618:	0412      	lsls	r2, r2, #16
 800261a:	043c      	lsls	r4, r7, #16
 800261c:	0c12      	lsrs	r2, r2, #16
 800261e:	18a2      	adds	r2, r4, r2
 8002620:	4462      	add	r2, ip
 8002622:	4249      	negs	r1, r1
 8002624:	1854      	adds	r4, r2, r1
 8002626:	4446      	add	r6, r8
 8002628:	46a4      	mov	ip, r4
 800262a:	4546      	cmp	r6, r8
 800262c:	41a4      	sbcs	r4, r4
 800262e:	4682      	mov	sl, r0
 8002630:	4264      	negs	r4, r4
 8002632:	46a0      	mov	r8, r4
 8002634:	42aa      	cmp	r2, r5
 8002636:	4192      	sbcs	r2, r2
 8002638:	458c      	cmp	ip, r1
 800263a:	4189      	sbcs	r1, r1
 800263c:	44e2      	add	sl, ip
 800263e:	44d0      	add	r8, sl
 8002640:	4249      	negs	r1, r1
 8002642:	4252      	negs	r2, r2
 8002644:	430a      	orrs	r2, r1
 8002646:	45a0      	cmp	r8, r4
 8002648:	41a4      	sbcs	r4, r4
 800264a:	4582      	cmp	sl, r0
 800264c:	4189      	sbcs	r1, r1
 800264e:	4264      	negs	r4, r4
 8002650:	4249      	negs	r1, r1
 8002652:	430c      	orrs	r4, r1
 8002654:	4641      	mov	r1, r8
 8002656:	0c3f      	lsrs	r7, r7, #16
 8002658:	19d2      	adds	r2, r2, r7
 800265a:	1912      	adds	r2, r2, r4
 800265c:	0dcc      	lsrs	r4, r1, #23
 800265e:	9904      	ldr	r1, [sp, #16]
 8002660:	0270      	lsls	r0, r6, #9
 8002662:	4308      	orrs	r0, r1
 8002664:	1e41      	subs	r1, r0, #1
 8002666:	4188      	sbcs	r0, r1
 8002668:	4641      	mov	r1, r8
 800266a:	444a      	add	r2, r9
 800266c:	0df6      	lsrs	r6, r6, #23
 800266e:	0252      	lsls	r2, r2, #9
 8002670:	4330      	orrs	r0, r6
 8002672:	0249      	lsls	r1, r1, #9
 8002674:	4314      	orrs	r4, r2
 8002676:	4308      	orrs	r0, r1
 8002678:	01d2      	lsls	r2, r2, #7
 800267a:	d535      	bpl.n	80026e8 <__aeabi_dmul+0x514>
 800267c:	2201      	movs	r2, #1
 800267e:	0843      	lsrs	r3, r0, #1
 8002680:	4002      	ands	r2, r0
 8002682:	4313      	orrs	r3, r2
 8002684:	07e0      	lsls	r0, r4, #31
 8002686:	4318      	orrs	r0, r3
 8002688:	0864      	lsrs	r4, r4, #1
 800268a:	e634      	b.n	80022f6 <__aeabi_dmul+0x122>
 800268c:	9b00      	ldr	r3, [sp, #0]
 800268e:	46a2      	mov	sl, r4
 8002690:	469b      	mov	fp, r3
 8002692:	4681      	mov	r9, r0
 8002694:	2480      	movs	r4, #128	@ 0x80
 8002696:	4653      	mov	r3, sl
 8002698:	0324      	lsls	r4, r4, #12
 800269a:	431c      	orrs	r4, r3
 800269c:	0324      	lsls	r4, r4, #12
 800269e:	464a      	mov	r2, r9
 80026a0:	4b2e      	ldr	r3, [pc, #184]	@ (800275c <__aeabi_dmul+0x588>)
 80026a2:	0b24      	lsrs	r4, r4, #12
 80026a4:	e5ec      	b.n	8002280 <__aeabi_dmul+0xac>
 80026a6:	f000 fca9 	bl	8002ffc <__clzsi2>
 80026aa:	2315      	movs	r3, #21
 80026ac:	469c      	mov	ip, r3
 80026ae:	4484      	add	ip, r0
 80026b0:	0002      	movs	r2, r0
 80026b2:	4663      	mov	r3, ip
 80026b4:	3220      	adds	r2, #32
 80026b6:	2b1c      	cmp	r3, #28
 80026b8:	dc00      	bgt.n	80026bc <__aeabi_dmul+0x4e8>
 80026ba:	e684      	b.n	80023c6 <__aeabi_dmul+0x1f2>
 80026bc:	2300      	movs	r3, #0
 80026be:	4699      	mov	r9, r3
 80026c0:	0023      	movs	r3, r4
 80026c2:	3808      	subs	r0, #8
 80026c4:	4083      	lsls	r3, r0
 80026c6:	469a      	mov	sl, r3
 80026c8:	e68e      	b.n	80023e8 <__aeabi_dmul+0x214>
 80026ca:	f000 fc97 	bl	8002ffc <__clzsi2>
 80026ce:	0002      	movs	r2, r0
 80026d0:	0003      	movs	r3, r0
 80026d2:	3215      	adds	r2, #21
 80026d4:	3320      	adds	r3, #32
 80026d6:	2a1c      	cmp	r2, #28
 80026d8:	dc00      	bgt.n	80026dc <__aeabi_dmul+0x508>
 80026da:	e64e      	b.n	800237a <__aeabi_dmul+0x1a6>
 80026dc:	0002      	movs	r2, r0
 80026de:	0034      	movs	r4, r6
 80026e0:	3a08      	subs	r2, #8
 80026e2:	2000      	movs	r0, #0
 80026e4:	4094      	lsls	r4, r2
 80026e6:	e652      	b.n	800238e <__aeabi_dmul+0x1ba>
 80026e8:	9301      	str	r3, [sp, #4]
 80026ea:	e604      	b.n	80022f6 <__aeabi_dmul+0x122>
 80026ec:	4b1c      	ldr	r3, [pc, #112]	@ (8002760 <__aeabi_dmul+0x58c>)
 80026ee:	0021      	movs	r1, r4
 80026f0:	469c      	mov	ip, r3
 80026f2:	0003      	movs	r3, r0
 80026f4:	9d01      	ldr	r5, [sp, #4]
 80026f6:	40d3      	lsrs	r3, r2
 80026f8:	4465      	add	r5, ip
 80026fa:	40a9      	lsls	r1, r5
 80026fc:	4319      	orrs	r1, r3
 80026fe:	0003      	movs	r3, r0
 8002700:	40ab      	lsls	r3, r5
 8002702:	1e58      	subs	r0, r3, #1
 8002704:	4183      	sbcs	r3, r0
 8002706:	4319      	orrs	r1, r3
 8002708:	0008      	movs	r0, r1
 800270a:	40d4      	lsrs	r4, r2
 800270c:	074b      	lsls	r3, r1, #29
 800270e:	d009      	beq.n	8002724 <__aeabi_dmul+0x550>
 8002710:	230f      	movs	r3, #15
 8002712:	400b      	ands	r3, r1
 8002714:	2b04      	cmp	r3, #4
 8002716:	d005      	beq.n	8002724 <__aeabi_dmul+0x550>
 8002718:	1d0b      	adds	r3, r1, #4
 800271a:	428b      	cmp	r3, r1
 800271c:	4180      	sbcs	r0, r0
 800271e:	4240      	negs	r0, r0
 8002720:	1824      	adds	r4, r4, r0
 8002722:	0018      	movs	r0, r3
 8002724:	0223      	lsls	r3, r4, #8
 8002726:	d400      	bmi.n	800272a <__aeabi_dmul+0x556>
 8002728:	e6d6      	b.n	80024d8 <__aeabi_dmul+0x304>
 800272a:	2301      	movs	r3, #1
 800272c:	2400      	movs	r4, #0
 800272e:	2200      	movs	r2, #0
 8002730:	e5a6      	b.n	8002280 <__aeabi_dmul+0xac>
 8002732:	290f      	cmp	r1, #15
 8002734:	d1aa      	bne.n	800268c <__aeabi_dmul+0x4b8>
 8002736:	2380      	movs	r3, #128	@ 0x80
 8002738:	4652      	mov	r2, sl
 800273a:	031b      	lsls	r3, r3, #12
 800273c:	421a      	tst	r2, r3
 800273e:	d0a9      	beq.n	8002694 <__aeabi_dmul+0x4c0>
 8002740:	421c      	tst	r4, r3
 8002742:	d1a7      	bne.n	8002694 <__aeabi_dmul+0x4c0>
 8002744:	431c      	orrs	r4, r3
 8002746:	9b00      	ldr	r3, [sp, #0]
 8002748:	0002      	movs	r2, r0
 800274a:	469b      	mov	fp, r3
 800274c:	4b03      	ldr	r3, [pc, #12]	@ (800275c <__aeabi_dmul+0x588>)
 800274e:	e597      	b.n	8002280 <__aeabi_dmul+0xac>
 8002750:	2400      	movs	r4, #0
 8002752:	e6c1      	b.n	80024d8 <__aeabi_dmul+0x304>
 8002754:	2400      	movs	r4, #0
 8002756:	4b01      	ldr	r3, [pc, #4]	@ (800275c <__aeabi_dmul+0x588>)
 8002758:	0022      	movs	r2, r4
 800275a:	e591      	b.n	8002280 <__aeabi_dmul+0xac>
 800275c:	000007ff 	.word	0x000007ff
 8002760:	0000041e 	.word	0x0000041e

08002764 <__aeabi_dsub>:
 8002764:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002766:	464e      	mov	r6, r9
 8002768:	4645      	mov	r5, r8
 800276a:	46de      	mov	lr, fp
 800276c:	4657      	mov	r7, sl
 800276e:	b5e0      	push	{r5, r6, r7, lr}
 8002770:	b085      	sub	sp, #20
 8002772:	9000      	str	r0, [sp, #0]
 8002774:	9101      	str	r1, [sp, #4]
 8002776:	030c      	lsls	r4, r1, #12
 8002778:	004f      	lsls	r7, r1, #1
 800277a:	0fce      	lsrs	r6, r1, #31
 800277c:	0a61      	lsrs	r1, r4, #9
 800277e:	9c00      	ldr	r4, [sp, #0]
 8002780:	46b0      	mov	r8, r6
 8002782:	0f64      	lsrs	r4, r4, #29
 8002784:	430c      	orrs	r4, r1
 8002786:	9900      	ldr	r1, [sp, #0]
 8002788:	0d7f      	lsrs	r7, r7, #21
 800278a:	00c8      	lsls	r0, r1, #3
 800278c:	0011      	movs	r1, r2
 800278e:	001a      	movs	r2, r3
 8002790:	031b      	lsls	r3, r3, #12
 8002792:	469c      	mov	ip, r3
 8002794:	9100      	str	r1, [sp, #0]
 8002796:	9201      	str	r2, [sp, #4]
 8002798:	0051      	lsls	r1, r2, #1
 800279a:	0d4b      	lsrs	r3, r1, #21
 800279c:	4699      	mov	r9, r3
 800279e:	9b01      	ldr	r3, [sp, #4]
 80027a0:	9d00      	ldr	r5, [sp, #0]
 80027a2:	0fd9      	lsrs	r1, r3, #31
 80027a4:	4663      	mov	r3, ip
 80027a6:	0f6a      	lsrs	r2, r5, #29
 80027a8:	0a5b      	lsrs	r3, r3, #9
 80027aa:	4313      	orrs	r3, r2
 80027ac:	00ea      	lsls	r2, r5, #3
 80027ae:	4694      	mov	ip, r2
 80027b0:	4693      	mov	fp, r2
 80027b2:	4ac1      	ldr	r2, [pc, #772]	@ (8002ab8 <__aeabi_dsub+0x354>)
 80027b4:	9003      	str	r0, [sp, #12]
 80027b6:	9302      	str	r3, [sp, #8]
 80027b8:	4591      	cmp	r9, r2
 80027ba:	d100      	bne.n	80027be <__aeabi_dsub+0x5a>
 80027bc:	e0cd      	b.n	800295a <__aeabi_dsub+0x1f6>
 80027be:	2501      	movs	r5, #1
 80027c0:	4069      	eors	r1, r5
 80027c2:	464d      	mov	r5, r9
 80027c4:	1b7d      	subs	r5, r7, r5
 80027c6:	46aa      	mov	sl, r5
 80027c8:	428e      	cmp	r6, r1
 80027ca:	d100      	bne.n	80027ce <__aeabi_dsub+0x6a>
 80027cc:	e080      	b.n	80028d0 <__aeabi_dsub+0x16c>
 80027ce:	2d00      	cmp	r5, #0
 80027d0:	dc00      	bgt.n	80027d4 <__aeabi_dsub+0x70>
 80027d2:	e335      	b.n	8002e40 <__aeabi_dsub+0x6dc>
 80027d4:	4649      	mov	r1, r9
 80027d6:	2900      	cmp	r1, #0
 80027d8:	d100      	bne.n	80027dc <__aeabi_dsub+0x78>
 80027da:	e0df      	b.n	800299c <__aeabi_dsub+0x238>
 80027dc:	4297      	cmp	r7, r2
 80027de:	d100      	bne.n	80027e2 <__aeabi_dsub+0x7e>
 80027e0:	e194      	b.n	8002b0c <__aeabi_dsub+0x3a8>
 80027e2:	4652      	mov	r2, sl
 80027e4:	2501      	movs	r5, #1
 80027e6:	2a38      	cmp	r2, #56	@ 0x38
 80027e8:	dc19      	bgt.n	800281e <__aeabi_dsub+0xba>
 80027ea:	2280      	movs	r2, #128	@ 0x80
 80027ec:	9b02      	ldr	r3, [sp, #8]
 80027ee:	0412      	lsls	r2, r2, #16
 80027f0:	4313      	orrs	r3, r2
 80027f2:	9302      	str	r3, [sp, #8]
 80027f4:	4652      	mov	r2, sl
 80027f6:	2a1f      	cmp	r2, #31
 80027f8:	dd00      	ble.n	80027fc <__aeabi_dsub+0x98>
 80027fa:	e1e3      	b.n	8002bc4 <__aeabi_dsub+0x460>
 80027fc:	4653      	mov	r3, sl
 80027fe:	2220      	movs	r2, #32
 8002800:	4661      	mov	r1, ip
 8002802:	9d02      	ldr	r5, [sp, #8]
 8002804:	1ad2      	subs	r2, r2, r3
 8002806:	4095      	lsls	r5, r2
 8002808:	40d9      	lsrs	r1, r3
 800280a:	430d      	orrs	r5, r1
 800280c:	4661      	mov	r1, ip
 800280e:	4091      	lsls	r1, r2
 8002810:	000a      	movs	r2, r1
 8002812:	1e51      	subs	r1, r2, #1
 8002814:	418a      	sbcs	r2, r1
 8002816:	4315      	orrs	r5, r2
 8002818:	9a02      	ldr	r2, [sp, #8]
 800281a:	40da      	lsrs	r2, r3
 800281c:	1aa4      	subs	r4, r4, r2
 800281e:	1b45      	subs	r5, r0, r5
 8002820:	42a8      	cmp	r0, r5
 8002822:	4180      	sbcs	r0, r0
 8002824:	4240      	negs	r0, r0
 8002826:	1a24      	subs	r4, r4, r0
 8002828:	0223      	lsls	r3, r4, #8
 800282a:	d400      	bmi.n	800282e <__aeabi_dsub+0xca>
 800282c:	e13d      	b.n	8002aaa <__aeabi_dsub+0x346>
 800282e:	0264      	lsls	r4, r4, #9
 8002830:	0a64      	lsrs	r4, r4, #9
 8002832:	2c00      	cmp	r4, #0
 8002834:	d100      	bne.n	8002838 <__aeabi_dsub+0xd4>
 8002836:	e147      	b.n	8002ac8 <__aeabi_dsub+0x364>
 8002838:	0020      	movs	r0, r4
 800283a:	f000 fbdf 	bl	8002ffc <__clzsi2>
 800283e:	0003      	movs	r3, r0
 8002840:	3b08      	subs	r3, #8
 8002842:	2120      	movs	r1, #32
 8002844:	0028      	movs	r0, r5
 8002846:	1aca      	subs	r2, r1, r3
 8002848:	40d0      	lsrs	r0, r2
 800284a:	409c      	lsls	r4, r3
 800284c:	0002      	movs	r2, r0
 800284e:	409d      	lsls	r5, r3
 8002850:	4322      	orrs	r2, r4
 8002852:	429f      	cmp	r7, r3
 8002854:	dd00      	ble.n	8002858 <__aeabi_dsub+0xf4>
 8002856:	e177      	b.n	8002b48 <__aeabi_dsub+0x3e4>
 8002858:	1bd8      	subs	r0, r3, r7
 800285a:	3001      	adds	r0, #1
 800285c:	1a09      	subs	r1, r1, r0
 800285e:	002c      	movs	r4, r5
 8002860:	408d      	lsls	r5, r1
 8002862:	40c4      	lsrs	r4, r0
 8002864:	1e6b      	subs	r3, r5, #1
 8002866:	419d      	sbcs	r5, r3
 8002868:	0013      	movs	r3, r2
 800286a:	40c2      	lsrs	r2, r0
 800286c:	408b      	lsls	r3, r1
 800286e:	4325      	orrs	r5, r4
 8002870:	2700      	movs	r7, #0
 8002872:	0014      	movs	r4, r2
 8002874:	431d      	orrs	r5, r3
 8002876:	076b      	lsls	r3, r5, #29
 8002878:	d009      	beq.n	800288e <__aeabi_dsub+0x12a>
 800287a:	230f      	movs	r3, #15
 800287c:	402b      	ands	r3, r5
 800287e:	2b04      	cmp	r3, #4
 8002880:	d005      	beq.n	800288e <__aeabi_dsub+0x12a>
 8002882:	1d2b      	adds	r3, r5, #4
 8002884:	42ab      	cmp	r3, r5
 8002886:	41ad      	sbcs	r5, r5
 8002888:	426d      	negs	r5, r5
 800288a:	1964      	adds	r4, r4, r5
 800288c:	001d      	movs	r5, r3
 800288e:	0223      	lsls	r3, r4, #8
 8002890:	d400      	bmi.n	8002894 <__aeabi_dsub+0x130>
 8002892:	e140      	b.n	8002b16 <__aeabi_dsub+0x3b2>
 8002894:	4a88      	ldr	r2, [pc, #544]	@ (8002ab8 <__aeabi_dsub+0x354>)
 8002896:	3701      	adds	r7, #1
 8002898:	4297      	cmp	r7, r2
 800289a:	d100      	bne.n	800289e <__aeabi_dsub+0x13a>
 800289c:	e101      	b.n	8002aa2 <__aeabi_dsub+0x33e>
 800289e:	2601      	movs	r6, #1
 80028a0:	4643      	mov	r3, r8
 80028a2:	4986      	ldr	r1, [pc, #536]	@ (8002abc <__aeabi_dsub+0x358>)
 80028a4:	08ed      	lsrs	r5, r5, #3
 80028a6:	4021      	ands	r1, r4
 80028a8:	074a      	lsls	r2, r1, #29
 80028aa:	432a      	orrs	r2, r5
 80028ac:	057c      	lsls	r4, r7, #21
 80028ae:	024d      	lsls	r5, r1, #9
 80028b0:	0b2d      	lsrs	r5, r5, #12
 80028b2:	0d64      	lsrs	r4, r4, #21
 80028b4:	401e      	ands	r6, r3
 80028b6:	0524      	lsls	r4, r4, #20
 80028b8:	432c      	orrs	r4, r5
 80028ba:	07f6      	lsls	r6, r6, #31
 80028bc:	4334      	orrs	r4, r6
 80028be:	0010      	movs	r0, r2
 80028c0:	0021      	movs	r1, r4
 80028c2:	b005      	add	sp, #20
 80028c4:	bcf0      	pop	{r4, r5, r6, r7}
 80028c6:	46bb      	mov	fp, r7
 80028c8:	46b2      	mov	sl, r6
 80028ca:	46a9      	mov	r9, r5
 80028cc:	46a0      	mov	r8, r4
 80028ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028d0:	2d00      	cmp	r5, #0
 80028d2:	dc00      	bgt.n	80028d6 <__aeabi_dsub+0x172>
 80028d4:	e2d0      	b.n	8002e78 <__aeabi_dsub+0x714>
 80028d6:	4649      	mov	r1, r9
 80028d8:	2900      	cmp	r1, #0
 80028da:	d000      	beq.n	80028de <__aeabi_dsub+0x17a>
 80028dc:	e0d4      	b.n	8002a88 <__aeabi_dsub+0x324>
 80028de:	4661      	mov	r1, ip
 80028e0:	9b02      	ldr	r3, [sp, #8]
 80028e2:	4319      	orrs	r1, r3
 80028e4:	d100      	bne.n	80028e8 <__aeabi_dsub+0x184>
 80028e6:	e12b      	b.n	8002b40 <__aeabi_dsub+0x3dc>
 80028e8:	1e69      	subs	r1, r5, #1
 80028ea:	2d01      	cmp	r5, #1
 80028ec:	d100      	bne.n	80028f0 <__aeabi_dsub+0x18c>
 80028ee:	e1d9      	b.n	8002ca4 <__aeabi_dsub+0x540>
 80028f0:	4295      	cmp	r5, r2
 80028f2:	d100      	bne.n	80028f6 <__aeabi_dsub+0x192>
 80028f4:	e10a      	b.n	8002b0c <__aeabi_dsub+0x3a8>
 80028f6:	2501      	movs	r5, #1
 80028f8:	2938      	cmp	r1, #56	@ 0x38
 80028fa:	dc17      	bgt.n	800292c <__aeabi_dsub+0x1c8>
 80028fc:	468a      	mov	sl, r1
 80028fe:	4653      	mov	r3, sl
 8002900:	2b1f      	cmp	r3, #31
 8002902:	dd00      	ble.n	8002906 <__aeabi_dsub+0x1a2>
 8002904:	e1e7      	b.n	8002cd6 <__aeabi_dsub+0x572>
 8002906:	2220      	movs	r2, #32
 8002908:	1ad2      	subs	r2, r2, r3
 800290a:	9b02      	ldr	r3, [sp, #8]
 800290c:	4661      	mov	r1, ip
 800290e:	4093      	lsls	r3, r2
 8002910:	001d      	movs	r5, r3
 8002912:	4653      	mov	r3, sl
 8002914:	40d9      	lsrs	r1, r3
 8002916:	4663      	mov	r3, ip
 8002918:	4093      	lsls	r3, r2
 800291a:	001a      	movs	r2, r3
 800291c:	430d      	orrs	r5, r1
 800291e:	1e51      	subs	r1, r2, #1
 8002920:	418a      	sbcs	r2, r1
 8002922:	4653      	mov	r3, sl
 8002924:	4315      	orrs	r5, r2
 8002926:	9a02      	ldr	r2, [sp, #8]
 8002928:	40da      	lsrs	r2, r3
 800292a:	18a4      	adds	r4, r4, r2
 800292c:	182d      	adds	r5, r5, r0
 800292e:	4285      	cmp	r5, r0
 8002930:	4180      	sbcs	r0, r0
 8002932:	4240      	negs	r0, r0
 8002934:	1824      	adds	r4, r4, r0
 8002936:	0223      	lsls	r3, r4, #8
 8002938:	d400      	bmi.n	800293c <__aeabi_dsub+0x1d8>
 800293a:	e0b6      	b.n	8002aaa <__aeabi_dsub+0x346>
 800293c:	4b5e      	ldr	r3, [pc, #376]	@ (8002ab8 <__aeabi_dsub+0x354>)
 800293e:	3701      	adds	r7, #1
 8002940:	429f      	cmp	r7, r3
 8002942:	d100      	bne.n	8002946 <__aeabi_dsub+0x1e2>
 8002944:	e0ad      	b.n	8002aa2 <__aeabi_dsub+0x33e>
 8002946:	2101      	movs	r1, #1
 8002948:	4b5c      	ldr	r3, [pc, #368]	@ (8002abc <__aeabi_dsub+0x358>)
 800294a:	086a      	lsrs	r2, r5, #1
 800294c:	401c      	ands	r4, r3
 800294e:	4029      	ands	r1, r5
 8002950:	430a      	orrs	r2, r1
 8002952:	07e5      	lsls	r5, r4, #31
 8002954:	4315      	orrs	r5, r2
 8002956:	0864      	lsrs	r4, r4, #1
 8002958:	e78d      	b.n	8002876 <__aeabi_dsub+0x112>
 800295a:	4a59      	ldr	r2, [pc, #356]	@ (8002ac0 <__aeabi_dsub+0x35c>)
 800295c:	9b02      	ldr	r3, [sp, #8]
 800295e:	4692      	mov	sl, r2
 8002960:	4662      	mov	r2, ip
 8002962:	44ba      	add	sl, r7
 8002964:	431a      	orrs	r2, r3
 8002966:	d02c      	beq.n	80029c2 <__aeabi_dsub+0x25e>
 8002968:	428e      	cmp	r6, r1
 800296a:	d02e      	beq.n	80029ca <__aeabi_dsub+0x266>
 800296c:	4652      	mov	r2, sl
 800296e:	2a00      	cmp	r2, #0
 8002970:	d060      	beq.n	8002a34 <__aeabi_dsub+0x2d0>
 8002972:	2f00      	cmp	r7, #0
 8002974:	d100      	bne.n	8002978 <__aeabi_dsub+0x214>
 8002976:	e0db      	b.n	8002b30 <__aeabi_dsub+0x3cc>
 8002978:	4663      	mov	r3, ip
 800297a:	000e      	movs	r6, r1
 800297c:	9c02      	ldr	r4, [sp, #8]
 800297e:	08d8      	lsrs	r0, r3, #3
 8002980:	0762      	lsls	r2, r4, #29
 8002982:	4302      	orrs	r2, r0
 8002984:	08e4      	lsrs	r4, r4, #3
 8002986:	0013      	movs	r3, r2
 8002988:	4323      	orrs	r3, r4
 800298a:	d100      	bne.n	800298e <__aeabi_dsub+0x22a>
 800298c:	e254      	b.n	8002e38 <__aeabi_dsub+0x6d4>
 800298e:	2580      	movs	r5, #128	@ 0x80
 8002990:	032d      	lsls	r5, r5, #12
 8002992:	4325      	orrs	r5, r4
 8002994:	032d      	lsls	r5, r5, #12
 8002996:	4c48      	ldr	r4, [pc, #288]	@ (8002ab8 <__aeabi_dsub+0x354>)
 8002998:	0b2d      	lsrs	r5, r5, #12
 800299a:	e78c      	b.n	80028b6 <__aeabi_dsub+0x152>
 800299c:	4661      	mov	r1, ip
 800299e:	9b02      	ldr	r3, [sp, #8]
 80029a0:	4319      	orrs	r1, r3
 80029a2:	d100      	bne.n	80029a6 <__aeabi_dsub+0x242>
 80029a4:	e0cc      	b.n	8002b40 <__aeabi_dsub+0x3dc>
 80029a6:	0029      	movs	r1, r5
 80029a8:	3901      	subs	r1, #1
 80029aa:	2d01      	cmp	r5, #1
 80029ac:	d100      	bne.n	80029b0 <__aeabi_dsub+0x24c>
 80029ae:	e188      	b.n	8002cc2 <__aeabi_dsub+0x55e>
 80029b0:	4295      	cmp	r5, r2
 80029b2:	d100      	bne.n	80029b6 <__aeabi_dsub+0x252>
 80029b4:	e0aa      	b.n	8002b0c <__aeabi_dsub+0x3a8>
 80029b6:	2501      	movs	r5, #1
 80029b8:	2938      	cmp	r1, #56	@ 0x38
 80029ba:	dd00      	ble.n	80029be <__aeabi_dsub+0x25a>
 80029bc:	e72f      	b.n	800281e <__aeabi_dsub+0xba>
 80029be:	468a      	mov	sl, r1
 80029c0:	e718      	b.n	80027f4 <__aeabi_dsub+0x90>
 80029c2:	2201      	movs	r2, #1
 80029c4:	4051      	eors	r1, r2
 80029c6:	428e      	cmp	r6, r1
 80029c8:	d1d0      	bne.n	800296c <__aeabi_dsub+0x208>
 80029ca:	4653      	mov	r3, sl
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d100      	bne.n	80029d2 <__aeabi_dsub+0x26e>
 80029d0:	e0be      	b.n	8002b50 <__aeabi_dsub+0x3ec>
 80029d2:	2f00      	cmp	r7, #0
 80029d4:	d000      	beq.n	80029d8 <__aeabi_dsub+0x274>
 80029d6:	e138      	b.n	8002c4a <__aeabi_dsub+0x4e6>
 80029d8:	46ca      	mov	sl, r9
 80029da:	0022      	movs	r2, r4
 80029dc:	4302      	orrs	r2, r0
 80029de:	d100      	bne.n	80029e2 <__aeabi_dsub+0x27e>
 80029e0:	e1e2      	b.n	8002da8 <__aeabi_dsub+0x644>
 80029e2:	4653      	mov	r3, sl
 80029e4:	1e59      	subs	r1, r3, #1
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d100      	bne.n	80029ec <__aeabi_dsub+0x288>
 80029ea:	e20d      	b.n	8002e08 <__aeabi_dsub+0x6a4>
 80029ec:	4a32      	ldr	r2, [pc, #200]	@ (8002ab8 <__aeabi_dsub+0x354>)
 80029ee:	4592      	cmp	sl, r2
 80029f0:	d100      	bne.n	80029f4 <__aeabi_dsub+0x290>
 80029f2:	e1d2      	b.n	8002d9a <__aeabi_dsub+0x636>
 80029f4:	2701      	movs	r7, #1
 80029f6:	2938      	cmp	r1, #56	@ 0x38
 80029f8:	dc13      	bgt.n	8002a22 <__aeabi_dsub+0x2be>
 80029fa:	291f      	cmp	r1, #31
 80029fc:	dd00      	ble.n	8002a00 <__aeabi_dsub+0x29c>
 80029fe:	e1ee      	b.n	8002dde <__aeabi_dsub+0x67a>
 8002a00:	2220      	movs	r2, #32
 8002a02:	9b02      	ldr	r3, [sp, #8]
 8002a04:	1a52      	subs	r2, r2, r1
 8002a06:	0025      	movs	r5, r4
 8002a08:	0007      	movs	r7, r0
 8002a0a:	469a      	mov	sl, r3
 8002a0c:	40cc      	lsrs	r4, r1
 8002a0e:	4090      	lsls	r0, r2
 8002a10:	4095      	lsls	r5, r2
 8002a12:	40cf      	lsrs	r7, r1
 8002a14:	44a2      	add	sl, r4
 8002a16:	1e42      	subs	r2, r0, #1
 8002a18:	4190      	sbcs	r0, r2
 8002a1a:	4653      	mov	r3, sl
 8002a1c:	432f      	orrs	r7, r5
 8002a1e:	4307      	orrs	r7, r0
 8002a20:	9302      	str	r3, [sp, #8]
 8002a22:	003d      	movs	r5, r7
 8002a24:	4465      	add	r5, ip
 8002a26:	4565      	cmp	r5, ip
 8002a28:	4192      	sbcs	r2, r2
 8002a2a:	9b02      	ldr	r3, [sp, #8]
 8002a2c:	4252      	negs	r2, r2
 8002a2e:	464f      	mov	r7, r9
 8002a30:	18d4      	adds	r4, r2, r3
 8002a32:	e780      	b.n	8002936 <__aeabi_dsub+0x1d2>
 8002a34:	4a23      	ldr	r2, [pc, #140]	@ (8002ac4 <__aeabi_dsub+0x360>)
 8002a36:	1c7d      	adds	r5, r7, #1
 8002a38:	4215      	tst	r5, r2
 8002a3a:	d000      	beq.n	8002a3e <__aeabi_dsub+0x2da>
 8002a3c:	e0aa      	b.n	8002b94 <__aeabi_dsub+0x430>
 8002a3e:	4662      	mov	r2, ip
 8002a40:	0025      	movs	r5, r4
 8002a42:	9b02      	ldr	r3, [sp, #8]
 8002a44:	4305      	orrs	r5, r0
 8002a46:	431a      	orrs	r2, r3
 8002a48:	2f00      	cmp	r7, #0
 8002a4a:	d000      	beq.n	8002a4e <__aeabi_dsub+0x2ea>
 8002a4c:	e0f5      	b.n	8002c3a <__aeabi_dsub+0x4d6>
 8002a4e:	2d00      	cmp	r5, #0
 8002a50:	d100      	bne.n	8002a54 <__aeabi_dsub+0x2f0>
 8002a52:	e16b      	b.n	8002d2c <__aeabi_dsub+0x5c8>
 8002a54:	2a00      	cmp	r2, #0
 8002a56:	d100      	bne.n	8002a5a <__aeabi_dsub+0x2f6>
 8002a58:	e152      	b.n	8002d00 <__aeabi_dsub+0x59c>
 8002a5a:	4663      	mov	r3, ip
 8002a5c:	1ac5      	subs	r5, r0, r3
 8002a5e:	9b02      	ldr	r3, [sp, #8]
 8002a60:	1ae2      	subs	r2, r4, r3
 8002a62:	42a8      	cmp	r0, r5
 8002a64:	419b      	sbcs	r3, r3
 8002a66:	425b      	negs	r3, r3
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	021a      	lsls	r2, r3, #8
 8002a6c:	d400      	bmi.n	8002a70 <__aeabi_dsub+0x30c>
 8002a6e:	e1d5      	b.n	8002e1c <__aeabi_dsub+0x6b8>
 8002a70:	4663      	mov	r3, ip
 8002a72:	1a1d      	subs	r5, r3, r0
 8002a74:	45ac      	cmp	ip, r5
 8002a76:	4192      	sbcs	r2, r2
 8002a78:	2601      	movs	r6, #1
 8002a7a:	9b02      	ldr	r3, [sp, #8]
 8002a7c:	4252      	negs	r2, r2
 8002a7e:	1b1c      	subs	r4, r3, r4
 8002a80:	4688      	mov	r8, r1
 8002a82:	1aa4      	subs	r4, r4, r2
 8002a84:	400e      	ands	r6, r1
 8002a86:	e6f6      	b.n	8002876 <__aeabi_dsub+0x112>
 8002a88:	4297      	cmp	r7, r2
 8002a8a:	d03f      	beq.n	8002b0c <__aeabi_dsub+0x3a8>
 8002a8c:	4652      	mov	r2, sl
 8002a8e:	2501      	movs	r5, #1
 8002a90:	2a38      	cmp	r2, #56	@ 0x38
 8002a92:	dd00      	ble.n	8002a96 <__aeabi_dsub+0x332>
 8002a94:	e74a      	b.n	800292c <__aeabi_dsub+0x1c8>
 8002a96:	2280      	movs	r2, #128	@ 0x80
 8002a98:	9b02      	ldr	r3, [sp, #8]
 8002a9a:	0412      	lsls	r2, r2, #16
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	9302      	str	r3, [sp, #8]
 8002aa0:	e72d      	b.n	80028fe <__aeabi_dsub+0x19a>
 8002aa2:	003c      	movs	r4, r7
 8002aa4:	2500      	movs	r5, #0
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	e705      	b.n	80028b6 <__aeabi_dsub+0x152>
 8002aaa:	2307      	movs	r3, #7
 8002aac:	402b      	ands	r3, r5
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d000      	beq.n	8002ab4 <__aeabi_dsub+0x350>
 8002ab2:	e6e2      	b.n	800287a <__aeabi_dsub+0x116>
 8002ab4:	e06b      	b.n	8002b8e <__aeabi_dsub+0x42a>
 8002ab6:	46c0      	nop			@ (mov r8, r8)
 8002ab8:	000007ff 	.word	0x000007ff
 8002abc:	ff7fffff 	.word	0xff7fffff
 8002ac0:	fffff801 	.word	0xfffff801
 8002ac4:	000007fe 	.word	0x000007fe
 8002ac8:	0028      	movs	r0, r5
 8002aca:	f000 fa97 	bl	8002ffc <__clzsi2>
 8002ace:	0003      	movs	r3, r0
 8002ad0:	3318      	adds	r3, #24
 8002ad2:	2b1f      	cmp	r3, #31
 8002ad4:	dc00      	bgt.n	8002ad8 <__aeabi_dsub+0x374>
 8002ad6:	e6b4      	b.n	8002842 <__aeabi_dsub+0xde>
 8002ad8:	002a      	movs	r2, r5
 8002ada:	3808      	subs	r0, #8
 8002adc:	4082      	lsls	r2, r0
 8002ade:	429f      	cmp	r7, r3
 8002ae0:	dd00      	ble.n	8002ae4 <__aeabi_dsub+0x380>
 8002ae2:	e0b9      	b.n	8002c58 <__aeabi_dsub+0x4f4>
 8002ae4:	1bdb      	subs	r3, r3, r7
 8002ae6:	1c58      	adds	r0, r3, #1
 8002ae8:	281f      	cmp	r0, #31
 8002aea:	dc00      	bgt.n	8002aee <__aeabi_dsub+0x38a>
 8002aec:	e1a0      	b.n	8002e30 <__aeabi_dsub+0x6cc>
 8002aee:	0015      	movs	r5, r2
 8002af0:	3b1f      	subs	r3, #31
 8002af2:	40dd      	lsrs	r5, r3
 8002af4:	2820      	cmp	r0, #32
 8002af6:	d005      	beq.n	8002b04 <__aeabi_dsub+0x3a0>
 8002af8:	2340      	movs	r3, #64	@ 0x40
 8002afa:	1a1b      	subs	r3, r3, r0
 8002afc:	409a      	lsls	r2, r3
 8002afe:	1e53      	subs	r3, r2, #1
 8002b00:	419a      	sbcs	r2, r3
 8002b02:	4315      	orrs	r5, r2
 8002b04:	2307      	movs	r3, #7
 8002b06:	2700      	movs	r7, #0
 8002b08:	402b      	ands	r3, r5
 8002b0a:	e7d0      	b.n	8002aae <__aeabi_dsub+0x34a>
 8002b0c:	08c0      	lsrs	r0, r0, #3
 8002b0e:	0762      	lsls	r2, r4, #29
 8002b10:	4302      	orrs	r2, r0
 8002b12:	08e4      	lsrs	r4, r4, #3
 8002b14:	e737      	b.n	8002986 <__aeabi_dsub+0x222>
 8002b16:	08ea      	lsrs	r2, r5, #3
 8002b18:	0763      	lsls	r3, r4, #29
 8002b1a:	431a      	orrs	r2, r3
 8002b1c:	4bd3      	ldr	r3, [pc, #844]	@ (8002e6c <__aeabi_dsub+0x708>)
 8002b1e:	08e4      	lsrs	r4, r4, #3
 8002b20:	429f      	cmp	r7, r3
 8002b22:	d100      	bne.n	8002b26 <__aeabi_dsub+0x3c2>
 8002b24:	e72f      	b.n	8002986 <__aeabi_dsub+0x222>
 8002b26:	0324      	lsls	r4, r4, #12
 8002b28:	0b25      	lsrs	r5, r4, #12
 8002b2a:	057c      	lsls	r4, r7, #21
 8002b2c:	0d64      	lsrs	r4, r4, #21
 8002b2e:	e6c2      	b.n	80028b6 <__aeabi_dsub+0x152>
 8002b30:	46ca      	mov	sl, r9
 8002b32:	0022      	movs	r2, r4
 8002b34:	4302      	orrs	r2, r0
 8002b36:	d158      	bne.n	8002bea <__aeabi_dsub+0x486>
 8002b38:	4663      	mov	r3, ip
 8002b3a:	000e      	movs	r6, r1
 8002b3c:	9c02      	ldr	r4, [sp, #8]
 8002b3e:	9303      	str	r3, [sp, #12]
 8002b40:	9b03      	ldr	r3, [sp, #12]
 8002b42:	4657      	mov	r7, sl
 8002b44:	08da      	lsrs	r2, r3, #3
 8002b46:	e7e7      	b.n	8002b18 <__aeabi_dsub+0x3b4>
 8002b48:	4cc9      	ldr	r4, [pc, #804]	@ (8002e70 <__aeabi_dsub+0x70c>)
 8002b4a:	1aff      	subs	r7, r7, r3
 8002b4c:	4014      	ands	r4, r2
 8002b4e:	e692      	b.n	8002876 <__aeabi_dsub+0x112>
 8002b50:	4dc8      	ldr	r5, [pc, #800]	@ (8002e74 <__aeabi_dsub+0x710>)
 8002b52:	1c7a      	adds	r2, r7, #1
 8002b54:	422a      	tst	r2, r5
 8002b56:	d000      	beq.n	8002b5a <__aeabi_dsub+0x3f6>
 8002b58:	e084      	b.n	8002c64 <__aeabi_dsub+0x500>
 8002b5a:	0022      	movs	r2, r4
 8002b5c:	4302      	orrs	r2, r0
 8002b5e:	2f00      	cmp	r7, #0
 8002b60:	d000      	beq.n	8002b64 <__aeabi_dsub+0x400>
 8002b62:	e0ef      	b.n	8002d44 <__aeabi_dsub+0x5e0>
 8002b64:	2a00      	cmp	r2, #0
 8002b66:	d100      	bne.n	8002b6a <__aeabi_dsub+0x406>
 8002b68:	e0e5      	b.n	8002d36 <__aeabi_dsub+0x5d2>
 8002b6a:	4662      	mov	r2, ip
 8002b6c:	9902      	ldr	r1, [sp, #8]
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	d100      	bne.n	8002b74 <__aeabi_dsub+0x410>
 8002b72:	e0c5      	b.n	8002d00 <__aeabi_dsub+0x59c>
 8002b74:	4663      	mov	r3, ip
 8002b76:	18c5      	adds	r5, r0, r3
 8002b78:	468c      	mov	ip, r1
 8002b7a:	4285      	cmp	r5, r0
 8002b7c:	4180      	sbcs	r0, r0
 8002b7e:	4464      	add	r4, ip
 8002b80:	4240      	negs	r0, r0
 8002b82:	1824      	adds	r4, r4, r0
 8002b84:	0223      	lsls	r3, r4, #8
 8002b86:	d502      	bpl.n	8002b8e <__aeabi_dsub+0x42a>
 8002b88:	4bb9      	ldr	r3, [pc, #740]	@ (8002e70 <__aeabi_dsub+0x70c>)
 8002b8a:	3701      	adds	r7, #1
 8002b8c:	401c      	ands	r4, r3
 8002b8e:	46ba      	mov	sl, r7
 8002b90:	9503      	str	r5, [sp, #12]
 8002b92:	e7d5      	b.n	8002b40 <__aeabi_dsub+0x3dc>
 8002b94:	4662      	mov	r2, ip
 8002b96:	1a85      	subs	r5, r0, r2
 8002b98:	42a8      	cmp	r0, r5
 8002b9a:	4192      	sbcs	r2, r2
 8002b9c:	4252      	negs	r2, r2
 8002b9e:	4691      	mov	r9, r2
 8002ba0:	9b02      	ldr	r3, [sp, #8]
 8002ba2:	1ae3      	subs	r3, r4, r3
 8002ba4:	001a      	movs	r2, r3
 8002ba6:	464b      	mov	r3, r9
 8002ba8:	1ad2      	subs	r2, r2, r3
 8002baa:	0013      	movs	r3, r2
 8002bac:	4691      	mov	r9, r2
 8002bae:	021a      	lsls	r2, r3, #8
 8002bb0:	d46c      	bmi.n	8002c8c <__aeabi_dsub+0x528>
 8002bb2:	464a      	mov	r2, r9
 8002bb4:	464c      	mov	r4, r9
 8002bb6:	432a      	orrs	r2, r5
 8002bb8:	d000      	beq.n	8002bbc <__aeabi_dsub+0x458>
 8002bba:	e63a      	b.n	8002832 <__aeabi_dsub+0xce>
 8002bbc:	2600      	movs	r6, #0
 8002bbe:	2400      	movs	r4, #0
 8002bc0:	2500      	movs	r5, #0
 8002bc2:	e678      	b.n	80028b6 <__aeabi_dsub+0x152>
 8002bc4:	9902      	ldr	r1, [sp, #8]
 8002bc6:	4653      	mov	r3, sl
 8002bc8:	000d      	movs	r5, r1
 8002bca:	3a20      	subs	r2, #32
 8002bcc:	40d5      	lsrs	r5, r2
 8002bce:	2b20      	cmp	r3, #32
 8002bd0:	d006      	beq.n	8002be0 <__aeabi_dsub+0x47c>
 8002bd2:	2240      	movs	r2, #64	@ 0x40
 8002bd4:	1ad2      	subs	r2, r2, r3
 8002bd6:	000b      	movs	r3, r1
 8002bd8:	4093      	lsls	r3, r2
 8002bda:	4662      	mov	r2, ip
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	4693      	mov	fp, r2
 8002be0:	465b      	mov	r3, fp
 8002be2:	1e5a      	subs	r2, r3, #1
 8002be4:	4193      	sbcs	r3, r2
 8002be6:	431d      	orrs	r5, r3
 8002be8:	e619      	b.n	800281e <__aeabi_dsub+0xba>
 8002bea:	4653      	mov	r3, sl
 8002bec:	1e5a      	subs	r2, r3, #1
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d100      	bne.n	8002bf4 <__aeabi_dsub+0x490>
 8002bf2:	e0c6      	b.n	8002d82 <__aeabi_dsub+0x61e>
 8002bf4:	4e9d      	ldr	r6, [pc, #628]	@ (8002e6c <__aeabi_dsub+0x708>)
 8002bf6:	45b2      	cmp	sl, r6
 8002bf8:	d100      	bne.n	8002bfc <__aeabi_dsub+0x498>
 8002bfa:	e6bd      	b.n	8002978 <__aeabi_dsub+0x214>
 8002bfc:	4688      	mov	r8, r1
 8002bfe:	000e      	movs	r6, r1
 8002c00:	2501      	movs	r5, #1
 8002c02:	2a38      	cmp	r2, #56	@ 0x38
 8002c04:	dc10      	bgt.n	8002c28 <__aeabi_dsub+0x4c4>
 8002c06:	2a1f      	cmp	r2, #31
 8002c08:	dc7f      	bgt.n	8002d0a <__aeabi_dsub+0x5a6>
 8002c0a:	2120      	movs	r1, #32
 8002c0c:	0025      	movs	r5, r4
 8002c0e:	1a89      	subs	r1, r1, r2
 8002c10:	0007      	movs	r7, r0
 8002c12:	4088      	lsls	r0, r1
 8002c14:	408d      	lsls	r5, r1
 8002c16:	40d7      	lsrs	r7, r2
 8002c18:	40d4      	lsrs	r4, r2
 8002c1a:	1e41      	subs	r1, r0, #1
 8002c1c:	4188      	sbcs	r0, r1
 8002c1e:	9b02      	ldr	r3, [sp, #8]
 8002c20:	433d      	orrs	r5, r7
 8002c22:	1b1b      	subs	r3, r3, r4
 8002c24:	4305      	orrs	r5, r0
 8002c26:	9302      	str	r3, [sp, #8]
 8002c28:	4662      	mov	r2, ip
 8002c2a:	1b55      	subs	r5, r2, r5
 8002c2c:	45ac      	cmp	ip, r5
 8002c2e:	4192      	sbcs	r2, r2
 8002c30:	9b02      	ldr	r3, [sp, #8]
 8002c32:	4252      	negs	r2, r2
 8002c34:	464f      	mov	r7, r9
 8002c36:	1a9c      	subs	r4, r3, r2
 8002c38:	e5f6      	b.n	8002828 <__aeabi_dsub+0xc4>
 8002c3a:	2d00      	cmp	r5, #0
 8002c3c:	d000      	beq.n	8002c40 <__aeabi_dsub+0x4dc>
 8002c3e:	e0b7      	b.n	8002db0 <__aeabi_dsub+0x64c>
 8002c40:	2a00      	cmp	r2, #0
 8002c42:	d100      	bne.n	8002c46 <__aeabi_dsub+0x4e2>
 8002c44:	e0f0      	b.n	8002e28 <__aeabi_dsub+0x6c4>
 8002c46:	2601      	movs	r6, #1
 8002c48:	400e      	ands	r6, r1
 8002c4a:	4663      	mov	r3, ip
 8002c4c:	9802      	ldr	r0, [sp, #8]
 8002c4e:	08d9      	lsrs	r1, r3, #3
 8002c50:	0742      	lsls	r2, r0, #29
 8002c52:	430a      	orrs	r2, r1
 8002c54:	08c4      	lsrs	r4, r0, #3
 8002c56:	e696      	b.n	8002986 <__aeabi_dsub+0x222>
 8002c58:	4c85      	ldr	r4, [pc, #532]	@ (8002e70 <__aeabi_dsub+0x70c>)
 8002c5a:	1aff      	subs	r7, r7, r3
 8002c5c:	4014      	ands	r4, r2
 8002c5e:	0762      	lsls	r2, r4, #29
 8002c60:	08e4      	lsrs	r4, r4, #3
 8002c62:	e760      	b.n	8002b26 <__aeabi_dsub+0x3c2>
 8002c64:	4981      	ldr	r1, [pc, #516]	@ (8002e6c <__aeabi_dsub+0x708>)
 8002c66:	428a      	cmp	r2, r1
 8002c68:	d100      	bne.n	8002c6c <__aeabi_dsub+0x508>
 8002c6a:	e0c9      	b.n	8002e00 <__aeabi_dsub+0x69c>
 8002c6c:	4663      	mov	r3, ip
 8002c6e:	18c1      	adds	r1, r0, r3
 8002c70:	4281      	cmp	r1, r0
 8002c72:	4180      	sbcs	r0, r0
 8002c74:	9b02      	ldr	r3, [sp, #8]
 8002c76:	4240      	negs	r0, r0
 8002c78:	18e3      	adds	r3, r4, r3
 8002c7a:	181b      	adds	r3, r3, r0
 8002c7c:	07dd      	lsls	r5, r3, #31
 8002c7e:	085c      	lsrs	r4, r3, #1
 8002c80:	2307      	movs	r3, #7
 8002c82:	0849      	lsrs	r1, r1, #1
 8002c84:	430d      	orrs	r5, r1
 8002c86:	0017      	movs	r7, r2
 8002c88:	402b      	ands	r3, r5
 8002c8a:	e710      	b.n	8002aae <__aeabi_dsub+0x34a>
 8002c8c:	4663      	mov	r3, ip
 8002c8e:	1a1d      	subs	r5, r3, r0
 8002c90:	45ac      	cmp	ip, r5
 8002c92:	4192      	sbcs	r2, r2
 8002c94:	2601      	movs	r6, #1
 8002c96:	9b02      	ldr	r3, [sp, #8]
 8002c98:	4252      	negs	r2, r2
 8002c9a:	1b1c      	subs	r4, r3, r4
 8002c9c:	4688      	mov	r8, r1
 8002c9e:	1aa4      	subs	r4, r4, r2
 8002ca0:	400e      	ands	r6, r1
 8002ca2:	e5c6      	b.n	8002832 <__aeabi_dsub+0xce>
 8002ca4:	4663      	mov	r3, ip
 8002ca6:	18c5      	adds	r5, r0, r3
 8002ca8:	9b02      	ldr	r3, [sp, #8]
 8002caa:	4285      	cmp	r5, r0
 8002cac:	4180      	sbcs	r0, r0
 8002cae:	469c      	mov	ip, r3
 8002cb0:	4240      	negs	r0, r0
 8002cb2:	4464      	add	r4, ip
 8002cb4:	1824      	adds	r4, r4, r0
 8002cb6:	2701      	movs	r7, #1
 8002cb8:	0223      	lsls	r3, r4, #8
 8002cba:	d400      	bmi.n	8002cbe <__aeabi_dsub+0x55a>
 8002cbc:	e6f5      	b.n	8002aaa <__aeabi_dsub+0x346>
 8002cbe:	2702      	movs	r7, #2
 8002cc0:	e641      	b.n	8002946 <__aeabi_dsub+0x1e2>
 8002cc2:	4663      	mov	r3, ip
 8002cc4:	1ac5      	subs	r5, r0, r3
 8002cc6:	42a8      	cmp	r0, r5
 8002cc8:	4180      	sbcs	r0, r0
 8002cca:	9b02      	ldr	r3, [sp, #8]
 8002ccc:	4240      	negs	r0, r0
 8002cce:	1ae4      	subs	r4, r4, r3
 8002cd0:	2701      	movs	r7, #1
 8002cd2:	1a24      	subs	r4, r4, r0
 8002cd4:	e5a8      	b.n	8002828 <__aeabi_dsub+0xc4>
 8002cd6:	9d02      	ldr	r5, [sp, #8]
 8002cd8:	4652      	mov	r2, sl
 8002cda:	002b      	movs	r3, r5
 8002cdc:	3a20      	subs	r2, #32
 8002cde:	40d3      	lsrs	r3, r2
 8002ce0:	0019      	movs	r1, r3
 8002ce2:	4653      	mov	r3, sl
 8002ce4:	2b20      	cmp	r3, #32
 8002ce6:	d006      	beq.n	8002cf6 <__aeabi_dsub+0x592>
 8002ce8:	2240      	movs	r2, #64	@ 0x40
 8002cea:	1ad2      	subs	r2, r2, r3
 8002cec:	002b      	movs	r3, r5
 8002cee:	4093      	lsls	r3, r2
 8002cf0:	4662      	mov	r2, ip
 8002cf2:	431a      	orrs	r2, r3
 8002cf4:	4693      	mov	fp, r2
 8002cf6:	465d      	mov	r5, fp
 8002cf8:	1e6b      	subs	r3, r5, #1
 8002cfa:	419d      	sbcs	r5, r3
 8002cfc:	430d      	orrs	r5, r1
 8002cfe:	e615      	b.n	800292c <__aeabi_dsub+0x1c8>
 8002d00:	0762      	lsls	r2, r4, #29
 8002d02:	08c0      	lsrs	r0, r0, #3
 8002d04:	4302      	orrs	r2, r0
 8002d06:	08e4      	lsrs	r4, r4, #3
 8002d08:	e70d      	b.n	8002b26 <__aeabi_dsub+0x3c2>
 8002d0a:	0011      	movs	r1, r2
 8002d0c:	0027      	movs	r7, r4
 8002d0e:	3920      	subs	r1, #32
 8002d10:	40cf      	lsrs	r7, r1
 8002d12:	2a20      	cmp	r2, #32
 8002d14:	d005      	beq.n	8002d22 <__aeabi_dsub+0x5be>
 8002d16:	2140      	movs	r1, #64	@ 0x40
 8002d18:	1a8a      	subs	r2, r1, r2
 8002d1a:	4094      	lsls	r4, r2
 8002d1c:	0025      	movs	r5, r4
 8002d1e:	4305      	orrs	r5, r0
 8002d20:	9503      	str	r5, [sp, #12]
 8002d22:	9d03      	ldr	r5, [sp, #12]
 8002d24:	1e6a      	subs	r2, r5, #1
 8002d26:	4195      	sbcs	r5, r2
 8002d28:	433d      	orrs	r5, r7
 8002d2a:	e77d      	b.n	8002c28 <__aeabi_dsub+0x4c4>
 8002d2c:	2a00      	cmp	r2, #0
 8002d2e:	d100      	bne.n	8002d32 <__aeabi_dsub+0x5ce>
 8002d30:	e744      	b.n	8002bbc <__aeabi_dsub+0x458>
 8002d32:	2601      	movs	r6, #1
 8002d34:	400e      	ands	r6, r1
 8002d36:	4663      	mov	r3, ip
 8002d38:	08d9      	lsrs	r1, r3, #3
 8002d3a:	9b02      	ldr	r3, [sp, #8]
 8002d3c:	075a      	lsls	r2, r3, #29
 8002d3e:	430a      	orrs	r2, r1
 8002d40:	08dc      	lsrs	r4, r3, #3
 8002d42:	e6f0      	b.n	8002b26 <__aeabi_dsub+0x3c2>
 8002d44:	2a00      	cmp	r2, #0
 8002d46:	d028      	beq.n	8002d9a <__aeabi_dsub+0x636>
 8002d48:	4662      	mov	r2, ip
 8002d4a:	9f02      	ldr	r7, [sp, #8]
 8002d4c:	08c0      	lsrs	r0, r0, #3
 8002d4e:	433a      	orrs	r2, r7
 8002d50:	d100      	bne.n	8002d54 <__aeabi_dsub+0x5f0>
 8002d52:	e6dc      	b.n	8002b0e <__aeabi_dsub+0x3aa>
 8002d54:	0762      	lsls	r2, r4, #29
 8002d56:	4310      	orrs	r0, r2
 8002d58:	2280      	movs	r2, #128	@ 0x80
 8002d5a:	08e4      	lsrs	r4, r4, #3
 8002d5c:	0312      	lsls	r2, r2, #12
 8002d5e:	4214      	tst	r4, r2
 8002d60:	d009      	beq.n	8002d76 <__aeabi_dsub+0x612>
 8002d62:	08fd      	lsrs	r5, r7, #3
 8002d64:	4215      	tst	r5, r2
 8002d66:	d106      	bne.n	8002d76 <__aeabi_dsub+0x612>
 8002d68:	4663      	mov	r3, ip
 8002d6a:	2601      	movs	r6, #1
 8002d6c:	002c      	movs	r4, r5
 8002d6e:	08d8      	lsrs	r0, r3, #3
 8002d70:	077b      	lsls	r3, r7, #29
 8002d72:	4318      	orrs	r0, r3
 8002d74:	400e      	ands	r6, r1
 8002d76:	0f42      	lsrs	r2, r0, #29
 8002d78:	00c0      	lsls	r0, r0, #3
 8002d7a:	08c0      	lsrs	r0, r0, #3
 8002d7c:	0752      	lsls	r2, r2, #29
 8002d7e:	4302      	orrs	r2, r0
 8002d80:	e601      	b.n	8002986 <__aeabi_dsub+0x222>
 8002d82:	4663      	mov	r3, ip
 8002d84:	1a1d      	subs	r5, r3, r0
 8002d86:	45ac      	cmp	ip, r5
 8002d88:	4192      	sbcs	r2, r2
 8002d8a:	9b02      	ldr	r3, [sp, #8]
 8002d8c:	4252      	negs	r2, r2
 8002d8e:	1b1c      	subs	r4, r3, r4
 8002d90:	000e      	movs	r6, r1
 8002d92:	4688      	mov	r8, r1
 8002d94:	2701      	movs	r7, #1
 8002d96:	1aa4      	subs	r4, r4, r2
 8002d98:	e546      	b.n	8002828 <__aeabi_dsub+0xc4>
 8002d9a:	4663      	mov	r3, ip
 8002d9c:	08d9      	lsrs	r1, r3, #3
 8002d9e:	9b02      	ldr	r3, [sp, #8]
 8002da0:	075a      	lsls	r2, r3, #29
 8002da2:	430a      	orrs	r2, r1
 8002da4:	08dc      	lsrs	r4, r3, #3
 8002da6:	e5ee      	b.n	8002986 <__aeabi_dsub+0x222>
 8002da8:	4663      	mov	r3, ip
 8002daa:	9c02      	ldr	r4, [sp, #8]
 8002dac:	9303      	str	r3, [sp, #12]
 8002dae:	e6c7      	b.n	8002b40 <__aeabi_dsub+0x3dc>
 8002db0:	08c0      	lsrs	r0, r0, #3
 8002db2:	2a00      	cmp	r2, #0
 8002db4:	d100      	bne.n	8002db8 <__aeabi_dsub+0x654>
 8002db6:	e6aa      	b.n	8002b0e <__aeabi_dsub+0x3aa>
 8002db8:	0762      	lsls	r2, r4, #29
 8002dba:	4310      	orrs	r0, r2
 8002dbc:	2280      	movs	r2, #128	@ 0x80
 8002dbe:	08e4      	lsrs	r4, r4, #3
 8002dc0:	0312      	lsls	r2, r2, #12
 8002dc2:	4214      	tst	r4, r2
 8002dc4:	d0d7      	beq.n	8002d76 <__aeabi_dsub+0x612>
 8002dc6:	9f02      	ldr	r7, [sp, #8]
 8002dc8:	08fd      	lsrs	r5, r7, #3
 8002dca:	4215      	tst	r5, r2
 8002dcc:	d1d3      	bne.n	8002d76 <__aeabi_dsub+0x612>
 8002dce:	4663      	mov	r3, ip
 8002dd0:	2601      	movs	r6, #1
 8002dd2:	08d8      	lsrs	r0, r3, #3
 8002dd4:	077b      	lsls	r3, r7, #29
 8002dd6:	002c      	movs	r4, r5
 8002dd8:	4318      	orrs	r0, r3
 8002dda:	400e      	ands	r6, r1
 8002ddc:	e7cb      	b.n	8002d76 <__aeabi_dsub+0x612>
 8002dde:	000a      	movs	r2, r1
 8002de0:	0027      	movs	r7, r4
 8002de2:	3a20      	subs	r2, #32
 8002de4:	40d7      	lsrs	r7, r2
 8002de6:	2920      	cmp	r1, #32
 8002de8:	d005      	beq.n	8002df6 <__aeabi_dsub+0x692>
 8002dea:	2240      	movs	r2, #64	@ 0x40
 8002dec:	1a52      	subs	r2, r2, r1
 8002dee:	4094      	lsls	r4, r2
 8002df0:	0025      	movs	r5, r4
 8002df2:	4305      	orrs	r5, r0
 8002df4:	9503      	str	r5, [sp, #12]
 8002df6:	9d03      	ldr	r5, [sp, #12]
 8002df8:	1e6a      	subs	r2, r5, #1
 8002dfa:	4195      	sbcs	r5, r2
 8002dfc:	432f      	orrs	r7, r5
 8002dfe:	e610      	b.n	8002a22 <__aeabi_dsub+0x2be>
 8002e00:	0014      	movs	r4, r2
 8002e02:	2500      	movs	r5, #0
 8002e04:	2200      	movs	r2, #0
 8002e06:	e556      	b.n	80028b6 <__aeabi_dsub+0x152>
 8002e08:	9b02      	ldr	r3, [sp, #8]
 8002e0a:	4460      	add	r0, ip
 8002e0c:	4699      	mov	r9, r3
 8002e0e:	4560      	cmp	r0, ip
 8002e10:	4192      	sbcs	r2, r2
 8002e12:	444c      	add	r4, r9
 8002e14:	4252      	negs	r2, r2
 8002e16:	0005      	movs	r5, r0
 8002e18:	18a4      	adds	r4, r4, r2
 8002e1a:	e74c      	b.n	8002cb6 <__aeabi_dsub+0x552>
 8002e1c:	001a      	movs	r2, r3
 8002e1e:	001c      	movs	r4, r3
 8002e20:	432a      	orrs	r2, r5
 8002e22:	d000      	beq.n	8002e26 <__aeabi_dsub+0x6c2>
 8002e24:	e6b3      	b.n	8002b8e <__aeabi_dsub+0x42a>
 8002e26:	e6c9      	b.n	8002bbc <__aeabi_dsub+0x458>
 8002e28:	2480      	movs	r4, #128	@ 0x80
 8002e2a:	2600      	movs	r6, #0
 8002e2c:	0324      	lsls	r4, r4, #12
 8002e2e:	e5ae      	b.n	800298e <__aeabi_dsub+0x22a>
 8002e30:	2120      	movs	r1, #32
 8002e32:	2500      	movs	r5, #0
 8002e34:	1a09      	subs	r1, r1, r0
 8002e36:	e517      	b.n	8002868 <__aeabi_dsub+0x104>
 8002e38:	2200      	movs	r2, #0
 8002e3a:	2500      	movs	r5, #0
 8002e3c:	4c0b      	ldr	r4, [pc, #44]	@ (8002e6c <__aeabi_dsub+0x708>)
 8002e3e:	e53a      	b.n	80028b6 <__aeabi_dsub+0x152>
 8002e40:	2d00      	cmp	r5, #0
 8002e42:	d100      	bne.n	8002e46 <__aeabi_dsub+0x6e2>
 8002e44:	e5f6      	b.n	8002a34 <__aeabi_dsub+0x2d0>
 8002e46:	464b      	mov	r3, r9
 8002e48:	1bda      	subs	r2, r3, r7
 8002e4a:	4692      	mov	sl, r2
 8002e4c:	2f00      	cmp	r7, #0
 8002e4e:	d100      	bne.n	8002e52 <__aeabi_dsub+0x6ee>
 8002e50:	e66f      	b.n	8002b32 <__aeabi_dsub+0x3ce>
 8002e52:	2a38      	cmp	r2, #56	@ 0x38
 8002e54:	dc05      	bgt.n	8002e62 <__aeabi_dsub+0x6fe>
 8002e56:	2680      	movs	r6, #128	@ 0x80
 8002e58:	0436      	lsls	r6, r6, #16
 8002e5a:	4334      	orrs	r4, r6
 8002e5c:	4688      	mov	r8, r1
 8002e5e:	000e      	movs	r6, r1
 8002e60:	e6d1      	b.n	8002c06 <__aeabi_dsub+0x4a2>
 8002e62:	4688      	mov	r8, r1
 8002e64:	000e      	movs	r6, r1
 8002e66:	2501      	movs	r5, #1
 8002e68:	e6de      	b.n	8002c28 <__aeabi_dsub+0x4c4>
 8002e6a:	46c0      	nop			@ (mov r8, r8)
 8002e6c:	000007ff 	.word	0x000007ff
 8002e70:	ff7fffff 	.word	0xff7fffff
 8002e74:	000007fe 	.word	0x000007fe
 8002e78:	2d00      	cmp	r5, #0
 8002e7a:	d100      	bne.n	8002e7e <__aeabi_dsub+0x71a>
 8002e7c:	e668      	b.n	8002b50 <__aeabi_dsub+0x3ec>
 8002e7e:	464b      	mov	r3, r9
 8002e80:	1bd9      	subs	r1, r3, r7
 8002e82:	2f00      	cmp	r7, #0
 8002e84:	d101      	bne.n	8002e8a <__aeabi_dsub+0x726>
 8002e86:	468a      	mov	sl, r1
 8002e88:	e5a7      	b.n	80029da <__aeabi_dsub+0x276>
 8002e8a:	2701      	movs	r7, #1
 8002e8c:	2938      	cmp	r1, #56	@ 0x38
 8002e8e:	dd00      	ble.n	8002e92 <__aeabi_dsub+0x72e>
 8002e90:	e5c7      	b.n	8002a22 <__aeabi_dsub+0x2be>
 8002e92:	2280      	movs	r2, #128	@ 0x80
 8002e94:	0412      	lsls	r2, r2, #16
 8002e96:	4314      	orrs	r4, r2
 8002e98:	e5af      	b.n	80029fa <__aeabi_dsub+0x296>
 8002e9a:	46c0      	nop			@ (mov r8, r8)

08002e9c <__aeabi_dcmpun>:
 8002e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e9e:	46c6      	mov	lr, r8
 8002ea0:	031e      	lsls	r6, r3, #12
 8002ea2:	0b36      	lsrs	r6, r6, #12
 8002ea4:	46b0      	mov	r8, r6
 8002ea6:	4e0d      	ldr	r6, [pc, #52]	@ (8002edc <__aeabi_dcmpun+0x40>)
 8002ea8:	030c      	lsls	r4, r1, #12
 8002eaa:	004d      	lsls	r5, r1, #1
 8002eac:	005f      	lsls	r7, r3, #1
 8002eae:	b500      	push	{lr}
 8002eb0:	0b24      	lsrs	r4, r4, #12
 8002eb2:	0d6d      	lsrs	r5, r5, #21
 8002eb4:	0d7f      	lsrs	r7, r7, #21
 8002eb6:	42b5      	cmp	r5, r6
 8002eb8:	d00b      	beq.n	8002ed2 <__aeabi_dcmpun+0x36>
 8002eba:	4908      	ldr	r1, [pc, #32]	@ (8002edc <__aeabi_dcmpun+0x40>)
 8002ebc:	2000      	movs	r0, #0
 8002ebe:	428f      	cmp	r7, r1
 8002ec0:	d104      	bne.n	8002ecc <__aeabi_dcmpun+0x30>
 8002ec2:	4646      	mov	r6, r8
 8002ec4:	4316      	orrs	r6, r2
 8002ec6:	0030      	movs	r0, r6
 8002ec8:	1e43      	subs	r3, r0, #1
 8002eca:	4198      	sbcs	r0, r3
 8002ecc:	bc80      	pop	{r7}
 8002ece:	46b8      	mov	r8, r7
 8002ed0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ed2:	4304      	orrs	r4, r0
 8002ed4:	2001      	movs	r0, #1
 8002ed6:	2c00      	cmp	r4, #0
 8002ed8:	d1f8      	bne.n	8002ecc <__aeabi_dcmpun+0x30>
 8002eda:	e7ee      	b.n	8002eba <__aeabi_dcmpun+0x1e>
 8002edc:	000007ff 	.word	0x000007ff

08002ee0 <__aeabi_d2iz>:
 8002ee0:	000b      	movs	r3, r1
 8002ee2:	0002      	movs	r2, r0
 8002ee4:	b570      	push	{r4, r5, r6, lr}
 8002ee6:	4d16      	ldr	r5, [pc, #88]	@ (8002f40 <__aeabi_d2iz+0x60>)
 8002ee8:	030c      	lsls	r4, r1, #12
 8002eea:	b082      	sub	sp, #8
 8002eec:	0049      	lsls	r1, r1, #1
 8002eee:	2000      	movs	r0, #0
 8002ef0:	9200      	str	r2, [sp, #0]
 8002ef2:	9301      	str	r3, [sp, #4]
 8002ef4:	0b24      	lsrs	r4, r4, #12
 8002ef6:	0d49      	lsrs	r1, r1, #21
 8002ef8:	0fde      	lsrs	r6, r3, #31
 8002efa:	42a9      	cmp	r1, r5
 8002efc:	dd04      	ble.n	8002f08 <__aeabi_d2iz+0x28>
 8002efe:	4811      	ldr	r0, [pc, #68]	@ (8002f44 <__aeabi_d2iz+0x64>)
 8002f00:	4281      	cmp	r1, r0
 8002f02:	dd03      	ble.n	8002f0c <__aeabi_d2iz+0x2c>
 8002f04:	4b10      	ldr	r3, [pc, #64]	@ (8002f48 <__aeabi_d2iz+0x68>)
 8002f06:	18f0      	adds	r0, r6, r3
 8002f08:	b002      	add	sp, #8
 8002f0a:	bd70      	pop	{r4, r5, r6, pc}
 8002f0c:	2080      	movs	r0, #128	@ 0x80
 8002f0e:	0340      	lsls	r0, r0, #13
 8002f10:	4320      	orrs	r0, r4
 8002f12:	4c0e      	ldr	r4, [pc, #56]	@ (8002f4c <__aeabi_d2iz+0x6c>)
 8002f14:	1a64      	subs	r4, r4, r1
 8002f16:	2c1f      	cmp	r4, #31
 8002f18:	dd08      	ble.n	8002f2c <__aeabi_d2iz+0x4c>
 8002f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8002f50 <__aeabi_d2iz+0x70>)
 8002f1c:	1a5b      	subs	r3, r3, r1
 8002f1e:	40d8      	lsrs	r0, r3
 8002f20:	0003      	movs	r3, r0
 8002f22:	4258      	negs	r0, r3
 8002f24:	2e00      	cmp	r6, #0
 8002f26:	d1ef      	bne.n	8002f08 <__aeabi_d2iz+0x28>
 8002f28:	0018      	movs	r0, r3
 8002f2a:	e7ed      	b.n	8002f08 <__aeabi_d2iz+0x28>
 8002f2c:	4b09      	ldr	r3, [pc, #36]	@ (8002f54 <__aeabi_d2iz+0x74>)
 8002f2e:	9a00      	ldr	r2, [sp, #0]
 8002f30:	469c      	mov	ip, r3
 8002f32:	0003      	movs	r3, r0
 8002f34:	4461      	add	r1, ip
 8002f36:	408b      	lsls	r3, r1
 8002f38:	40e2      	lsrs	r2, r4
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	e7f1      	b.n	8002f22 <__aeabi_d2iz+0x42>
 8002f3e:	46c0      	nop			@ (mov r8, r8)
 8002f40:	000003fe 	.word	0x000003fe
 8002f44:	0000041d 	.word	0x0000041d
 8002f48:	7fffffff 	.word	0x7fffffff
 8002f4c:	00000433 	.word	0x00000433
 8002f50:	00000413 	.word	0x00000413
 8002f54:	fffffbed 	.word	0xfffffbed

08002f58 <__aeabi_i2d>:
 8002f58:	b570      	push	{r4, r5, r6, lr}
 8002f5a:	2800      	cmp	r0, #0
 8002f5c:	d016      	beq.n	8002f8c <__aeabi_i2d+0x34>
 8002f5e:	17c3      	asrs	r3, r0, #31
 8002f60:	18c5      	adds	r5, r0, r3
 8002f62:	405d      	eors	r5, r3
 8002f64:	0fc4      	lsrs	r4, r0, #31
 8002f66:	0028      	movs	r0, r5
 8002f68:	f000 f848 	bl	8002ffc <__clzsi2>
 8002f6c:	4b10      	ldr	r3, [pc, #64]	@ (8002fb0 <__aeabi_i2d+0x58>)
 8002f6e:	1a1b      	subs	r3, r3, r0
 8002f70:	055b      	lsls	r3, r3, #21
 8002f72:	0d5b      	lsrs	r3, r3, #21
 8002f74:	280a      	cmp	r0, #10
 8002f76:	dc14      	bgt.n	8002fa2 <__aeabi_i2d+0x4a>
 8002f78:	0002      	movs	r2, r0
 8002f7a:	002e      	movs	r6, r5
 8002f7c:	3215      	adds	r2, #21
 8002f7e:	4096      	lsls	r6, r2
 8002f80:	220b      	movs	r2, #11
 8002f82:	1a12      	subs	r2, r2, r0
 8002f84:	40d5      	lsrs	r5, r2
 8002f86:	032d      	lsls	r5, r5, #12
 8002f88:	0b2d      	lsrs	r5, r5, #12
 8002f8a:	e003      	b.n	8002f94 <__aeabi_i2d+0x3c>
 8002f8c:	2400      	movs	r4, #0
 8002f8e:	2300      	movs	r3, #0
 8002f90:	2500      	movs	r5, #0
 8002f92:	2600      	movs	r6, #0
 8002f94:	051b      	lsls	r3, r3, #20
 8002f96:	432b      	orrs	r3, r5
 8002f98:	07e4      	lsls	r4, r4, #31
 8002f9a:	4323      	orrs	r3, r4
 8002f9c:	0030      	movs	r0, r6
 8002f9e:	0019      	movs	r1, r3
 8002fa0:	bd70      	pop	{r4, r5, r6, pc}
 8002fa2:	380b      	subs	r0, #11
 8002fa4:	4085      	lsls	r5, r0
 8002fa6:	032d      	lsls	r5, r5, #12
 8002fa8:	2600      	movs	r6, #0
 8002faa:	0b2d      	lsrs	r5, r5, #12
 8002fac:	e7f2      	b.n	8002f94 <__aeabi_i2d+0x3c>
 8002fae:	46c0      	nop			@ (mov r8, r8)
 8002fb0:	0000041e 	.word	0x0000041e

08002fb4 <__aeabi_ui2d>:
 8002fb4:	b510      	push	{r4, lr}
 8002fb6:	1e04      	subs	r4, r0, #0
 8002fb8:	d010      	beq.n	8002fdc <__aeabi_ui2d+0x28>
 8002fba:	f000 f81f 	bl	8002ffc <__clzsi2>
 8002fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8002ff8 <__aeabi_ui2d+0x44>)
 8002fc0:	1a1b      	subs	r3, r3, r0
 8002fc2:	055b      	lsls	r3, r3, #21
 8002fc4:	0d5b      	lsrs	r3, r3, #21
 8002fc6:	280a      	cmp	r0, #10
 8002fc8:	dc0f      	bgt.n	8002fea <__aeabi_ui2d+0x36>
 8002fca:	220b      	movs	r2, #11
 8002fcc:	0021      	movs	r1, r4
 8002fce:	1a12      	subs	r2, r2, r0
 8002fd0:	40d1      	lsrs	r1, r2
 8002fd2:	3015      	adds	r0, #21
 8002fd4:	030a      	lsls	r2, r1, #12
 8002fd6:	4084      	lsls	r4, r0
 8002fd8:	0b12      	lsrs	r2, r2, #12
 8002fda:	e001      	b.n	8002fe0 <__aeabi_ui2d+0x2c>
 8002fdc:	2300      	movs	r3, #0
 8002fde:	2200      	movs	r2, #0
 8002fe0:	051b      	lsls	r3, r3, #20
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	0020      	movs	r0, r4
 8002fe6:	0019      	movs	r1, r3
 8002fe8:	bd10      	pop	{r4, pc}
 8002fea:	0022      	movs	r2, r4
 8002fec:	380b      	subs	r0, #11
 8002fee:	4082      	lsls	r2, r0
 8002ff0:	0312      	lsls	r2, r2, #12
 8002ff2:	2400      	movs	r4, #0
 8002ff4:	0b12      	lsrs	r2, r2, #12
 8002ff6:	e7f3      	b.n	8002fe0 <__aeabi_ui2d+0x2c>
 8002ff8:	0000041e 	.word	0x0000041e

08002ffc <__clzsi2>:
 8002ffc:	211c      	movs	r1, #28
 8002ffe:	2301      	movs	r3, #1
 8003000:	041b      	lsls	r3, r3, #16
 8003002:	4298      	cmp	r0, r3
 8003004:	d301      	bcc.n	800300a <__clzsi2+0xe>
 8003006:	0c00      	lsrs	r0, r0, #16
 8003008:	3910      	subs	r1, #16
 800300a:	0a1b      	lsrs	r3, r3, #8
 800300c:	4298      	cmp	r0, r3
 800300e:	d301      	bcc.n	8003014 <__clzsi2+0x18>
 8003010:	0a00      	lsrs	r0, r0, #8
 8003012:	3908      	subs	r1, #8
 8003014:	091b      	lsrs	r3, r3, #4
 8003016:	4298      	cmp	r0, r3
 8003018:	d301      	bcc.n	800301e <__clzsi2+0x22>
 800301a:	0900      	lsrs	r0, r0, #4
 800301c:	3904      	subs	r1, #4
 800301e:	a202      	add	r2, pc, #8	@ (adr r2, 8003028 <__clzsi2+0x2c>)
 8003020:	5c10      	ldrb	r0, [r2, r0]
 8003022:	1840      	adds	r0, r0, r1
 8003024:	4770      	bx	lr
 8003026:	46c0      	nop			@ (mov r8, r8)
 8003028:	02020304 	.word	0x02020304
 800302c:	01010101 	.word	0x01010101
	...

08003038 <UART_port>:
    	return 0;
    }
}

const char* UART_port(){
	return "PORT";
 8003038:	4800      	ldr	r0, [pc, #0]	@ (800303c <UART_port+0x4>)
}
 800303a:	4770      	bx	lr
 800303c:	0800e180 	.word	0x0800e180

08003040 <G>:

void G(float dw[], const float x[], const float w[]) {
	dw[0] = 1.0f*x[1];
	dw[1] = -w[0]*x[0] - w[1]*x[1] + w[2]*x[2];
 8003040:	2380      	movs	r3, #128	@ 0x80
void G(float dw[], const float x[], const float w[]) {
 8003042:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	dw[0] = 1.0f*x[1];
 8003044:	684f      	ldr	r7, [r1, #4]
void G(float dw[], const float x[], const float w[]) {
 8003046:	0006      	movs	r6, r0
	dw[0] = 1.0f*x[1];
 8003048:	6007      	str	r7, [r0, #0]
	dw[1] = -w[0]*x[0] - w[1]*x[1] + w[2]*x[2];
 800304a:	6810      	ldr	r0, [r2, #0]
 800304c:	061b      	lsls	r3, r3, #24
 800304e:	18c0      	adds	r0, r0, r3
void G(float dw[], const float x[], const float w[]) {
 8003050:	000d      	movs	r5, r1
	dw[1] = -w[0]*x[0] - w[1]*x[1] + w[2]*x[2];
 8003052:	6809      	ldr	r1, [r1, #0]
void G(float dw[], const float x[], const float w[]) {
 8003054:	0014      	movs	r4, r2
	dw[1] = -w[0]*x[0] - w[1]*x[1] + w[2]*x[2];
 8003056:	f7fd fddb 	bl	8000c10 <__aeabi_fmul>
 800305a:	6861      	ldr	r1, [r4, #4]
 800305c:	9001      	str	r0, [sp, #4]
 800305e:	1c38      	adds	r0, r7, #0
 8003060:	f7fd fdd6 	bl	8000c10 <__aeabi_fmul>
 8003064:	1c01      	adds	r1, r0, #0
 8003066:	9801      	ldr	r0, [sp, #4]
 8003068:	f7fd ff10 	bl	8000e8c <__aeabi_fsub>
 800306c:	68a9      	ldr	r1, [r5, #8]
 800306e:	1c07      	adds	r7, r0, #0
 8003070:	68a0      	ldr	r0, [r4, #8]
 8003072:	f7fd fdcd 	bl	8000c10 <__aeabi_fmul>
 8003076:	1c01      	adds	r1, r0, #0
 8003078:	1c38      	adds	r0, r7, #0
 800307a:	f7fd fa59 	bl	8000530 <__aeabi_fadd>
 800307e:	6070      	str	r0, [r6, #4]
}
 8003080:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	...

08003084 <F>:

void F(float dx[], const float x[], const float u[]) {
	dx[0] = 1.0f*x[1];;
	dx[1] = -what[0]*x[0] - what[1]*x[1] + what[2]*u[0];
 8003084:	2380      	movs	r3, #128	@ 0x80
void F(float dx[], const float x[], const float u[]) {
 8003086:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	dx[0] = 1.0f*x[1];;
 8003088:	684f      	ldr	r7, [r1, #4]
	dx[1] = -what[0]*x[0] - what[1]*x[1] + what[2]*u[0];
 800308a:	4d0f      	ldr	r5, [pc, #60]	@ (80030c8 <F+0x44>)
	dx[0] = 1.0f*x[1];;
 800308c:	6007      	str	r7, [r0, #0]
void F(float dx[], const float x[], const float u[]) {
 800308e:	0004      	movs	r4, r0
	dx[1] = -what[0]*x[0] - what[1]*x[1] + what[2]*u[0];
 8003090:	6828      	ldr	r0, [r5, #0]
 8003092:	061b      	lsls	r3, r3, #24
 8003094:	18c0      	adds	r0, r0, r3
 8003096:	6809      	ldr	r1, [r1, #0]
void F(float dx[], const float x[], const float u[]) {
 8003098:	0016      	movs	r6, r2
	dx[1] = -what[0]*x[0] - what[1]*x[1] + what[2]*u[0];
 800309a:	f7fd fdb9 	bl	8000c10 <__aeabi_fmul>
 800309e:	6869      	ldr	r1, [r5, #4]
 80030a0:	9001      	str	r0, [sp, #4]
 80030a2:	1c38      	adds	r0, r7, #0
 80030a4:	f7fd fdb4 	bl	8000c10 <__aeabi_fmul>
 80030a8:	1c01      	adds	r1, r0, #0
 80030aa:	9801      	ldr	r0, [sp, #4]
 80030ac:	f7fd feee 	bl	8000e8c <__aeabi_fsub>
 80030b0:	6831      	ldr	r1, [r6, #0]
 80030b2:	1c07      	adds	r7, r0, #0
 80030b4:	68a8      	ldr	r0, [r5, #8]
 80030b6:	f7fd fdab 	bl	8000c10 <__aeabi_fmul>
 80030ba:	1c01      	adds	r1, r0, #0
 80030bc:	1c38      	adds	r0, r7, #0
 80030be:	f7fd fa37 	bl	8000530 <__aeabi_fadd>
 80030c2:	6060      	str	r0, [r4, #4]
}
 80030c4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80030c6:	46c0      	nop			@ (mov r8, r8)
 80030c8:	200001f8 	.word	0x200001f8

080030cc <UART_read>:
int32_t UART_read(const char port[], uint8_t* buf, uint16_t count, int32_t byte_timeout_ms) {
 80030cc:	b510      	push	{r4, lr}
	const bool read = HAL_UART_Receive(&huart1, buf, count, byte_timeout_ms) == HAL_OK;
 80030ce:	4805      	ldr	r0, [pc, #20]	@ (80030e4 <UART_read+0x18>)
int32_t UART_read(const char port[], uint8_t* buf, uint16_t count, int32_t byte_timeout_ms) {
 80030d0:	0014      	movs	r4, r2
	const bool read = HAL_UART_Receive(&huart1, buf, count, byte_timeout_ms) == HAL_OK;
 80030d2:	f008 f87f 	bl	800b1d4 <HAL_UART_Receive>
	if(read){
 80030d6:	4243      	negs	r3, r0
 80030d8:	4158      	adcs	r0, r3
 80030da:	4240      	negs	r0, r0
 80030dc:	4004      	ands	r4, r0
}
 80030de:	0020      	movs	r0, r4
 80030e0:	bd10      	pop	{r4, pc}
 80030e2:	46c0      	nop			@ (mov r8, r8)
 80030e4:	20000210 	.word	0x20000210

080030e8 <UART_write>:
int32_t UART_write(const char port[], const uint8_t* buf, uint16_t count, int32_t byte_timeout_ms) {
 80030e8:	b510      	push	{r4, lr}
	const bool wrote = HAL_UART_Transmit(&huart1, buf, count, byte_timeout_ms) == HAL_OK;
 80030ea:	4805      	ldr	r0, [pc, #20]	@ (8003100 <UART_write+0x18>)
int32_t UART_write(const char port[], const uint8_t* buf, uint16_t count, int32_t byte_timeout_ms) {
 80030ec:	0014      	movs	r4, r2
	const bool wrote = HAL_UART_Transmit(&huart1, buf, count, byte_timeout_ms) == HAL_OK;
 80030ee:	f008 f80b 	bl	800b108 <HAL_UART_Transmit>
    if(wrote){
 80030f2:	4243      	negs	r3, r0
 80030f4:	4158      	adcs	r0, r3
 80030f6:	4240      	negs	r0, r0
 80030f8:	4004      	ands	r4, r0
}
 80030fa:	0020      	movs	r0, r4
 80030fc:	bd10      	pop	{r4, pc}
 80030fe:	46c0      	nop			@ (mov r8, r8)
 8003100:	20000210 	.word	0x20000210

08003104 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003104:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003106:	2510      	movs	r5, #16
{
 8003108:	b097      	sub	sp, #92	@ 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800310a:	222c      	movs	r2, #44	@ 0x2c
 800310c:	2100      	movs	r1, #0
 800310e:	a80b      	add	r0, sp, #44	@ 0x2c
 8003110:	f009 f92b 	bl	800c36a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003114:	002a      	movs	r2, r5
 8003116:	2100      	movs	r1, #0
 8003118:	a801      	add	r0, sp, #4
 800311a:	f009 f926 	bl	800c36a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800311e:	2100      	movs	r1, #0
 8003120:	2214      	movs	r2, #20
 8003122:	a805      	add	r0, sp, #20
 8003124:	f009 f921 	bl	800c36a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003128:	2401      	movs	r4, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 800312a:	2312      	movs	r3, #18
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800312c:	a80a      	add	r0, sp, #40	@ 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 800312e:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003130:	940d      	str	r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8003132:	940f      	str	r4, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003134:	950e      	str	r5, [sp, #56]	@ 0x38
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8003136:	9510      	str	r5, [sp, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003138:	f007 f81e 	bl	800a178 <HAL_RCC_OscConfig>
 800313c:	1e01      	subs	r1, r0, #0
 800313e:	d001      	beq.n	8003144 <SystemClock_Config+0x40>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003140:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003142:	e7fe      	b.n	8003142 <SystemClock_Config+0x3e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003144:	2307      	movs	r3, #7
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003146:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003148:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800314a:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800314c:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800314e:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003150:	f007 fa36 	bl	800a5c0 <HAL_RCC_ClockConfig>
 8003154:	2800      	cmp	r0, #0
 8003156:	d001      	beq.n	800315c <SystemClock_Config+0x58>
 8003158:	b672      	cpsid	i
  while (1)
 800315a:	e7fe      	b.n	800315a <SystemClock_Config+0x56>
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800315c:	9007      	str	r0, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800315e:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003160:	9405      	str	r4, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003162:	f007 fac1 	bl	800a6e8 <HAL_RCCEx_PeriphCLKConfig>
 8003166:	2800      	cmp	r0, #0
 8003168:	d001      	beq.n	800316e <SystemClock_Config+0x6a>
 800316a:	b672      	cpsid	i
  while (1)
 800316c:	e7fe      	b.n	800316c <SystemClock_Config+0x68>
}
 800316e:	b017      	add	sp, #92	@ 0x5c
 8003170:	bd30      	pop	{r4, r5, pc}
	...

08003174 <main>:
{
 8003174:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003176:	4c9b      	ldr	r4, [pc, #620]	@ (80033e4 <main+0x270>)
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8003178:	2580      	movs	r5, #128	@ 0x80
{
 800317a:	44a5      	add	sp, r4
  HAL_Init();
 800317c:	f006 fbb8 	bl	80098f0 <HAL_Init>
  SystemClock_Config();
 8003180:	f7ff ffc0 	bl	8003104 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003184:	2214      	movs	r2, #20
 8003186:	2100      	movs	r1, #0
 8003188:	a88c      	add	r0, sp, #560	@ 0x230
 800318a:	f009 f8ee 	bl	800c36a <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800318e:	2280      	movs	r2, #128	@ 0x80
 8003190:	4c95      	ldr	r4, [pc, #596]	@ (80033e8 <main+0x274>)
 8003192:	0312      	lsls	r2, r2, #12
 8003194:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8003196:	01ad      	lsls	r5, r5, #6
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003198:	4313      	orrs	r3, r2
 800319a:	6163      	str	r3, [r4, #20]
 800319c:	6963      	ldr	r3, [r4, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800319e:	2600      	movs	r6, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80031a0:	4013      	ands	r3, r2
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80031a2:	2280      	movs	r2, #128	@ 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80031a4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80031a6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80031a8:	6963      	ldr	r3, [r4, #20]
 80031aa:	03d2      	lsls	r2, r2, #15
 80031ac:	4313      	orrs	r3, r2
 80031ae:	6163      	str	r3, [r4, #20]
 80031b0:	6963      	ldr	r3, [r4, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031b2:	2701      	movs	r7, #1
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80031b4:	4013      	ands	r3, r2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80031b6:	2280      	movs	r2, #128	@ 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80031b8:	931c      	str	r3, [sp, #112]	@ 0x70
 80031ba:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80031bc:	6963      	ldr	r3, [r4, #20]
 80031be:	0292      	lsls	r2, r2, #10
 80031c0:	4313      	orrs	r3, r2
 80031c2:	6163      	str	r3, [r4, #20]
 80031c4:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80031c6:	0029      	movs	r1, r5
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80031c8:	4013      	ands	r3, r2
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80031ca:	4888      	ldr	r0, [pc, #544]	@ (80033ec <main+0x278>)
 80031cc:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80031ce:	931d      	str	r3, [sp, #116]	@ 0x74
 80031d0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80031d2:	f006 ffcb 	bl	800a16c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80031d6:	958c      	str	r5, [sp, #560]	@ 0x230
  GPIO_InitStruct.Pin = N_SLEEP_Pin;
 80031d8:	2508      	movs	r5, #8
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80031da:	4884      	ldr	r0, [pc, #528]	@ (80033ec <main+0x278>)
 80031dc:	a98c      	add	r1, sp, #560	@ 0x230
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031de:	978d      	str	r7, [sp, #564]	@ 0x234
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031e0:	968e      	str	r6, [sp, #568]	@ 0x238
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031e2:	968f      	str	r6, [sp, #572]	@ 0x23c
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80031e4:	f006 ff04 	bl	8009ff0 <HAL_GPIO_Init>
  HAL_GPIO_Init(N_SLEEP_GPIO_Port, &GPIO_InitStruct);
 80031e8:	4880      	ldr	r0, [pc, #512]	@ (80033ec <main+0x278>)
 80031ea:	a98c      	add	r1, sp, #560	@ 0x230
  GPIO_InitStruct.Pin = N_SLEEP_Pin;
 80031ec:	958c      	str	r5, [sp, #560]	@ 0x230
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031ee:	968d      	str	r6, [sp, #564]	@ 0x234
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f0:	968e      	str	r6, [sp, #568]	@ 0x238
  HAL_GPIO_Init(N_SLEEP_GPIO_Port, &GPIO_InitStruct);
 80031f2:	f006 fefd 	bl	8009ff0 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80031f6:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80031f8:	0032      	movs	r2, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 80031fa:	433b      	orrs	r3, r7
 80031fc:	6163      	str	r3, [r4, #20]
 80031fe:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003200:	0031      	movs	r1, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003202:	403b      	ands	r3, r7
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003204:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003206:	931a      	str	r3, [sp, #104]	@ 0x68
 8003208:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800320a:	f006 fde9 	bl	8009de0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800320e:	2009      	movs	r0, #9
 8003210:	f006 fe10 	bl	8009e34 <HAL_NVIC_EnableIRQ>
  ADC_ChannelConfTypeDef sConfig = {0};
 8003214:	220c      	movs	r2, #12
 8003216:	0031      	movs	r1, r6
 8003218:	a88c      	add	r0, sp, #560	@ 0x230
 800321a:	f009 f8a6 	bl	800c36a <memset>
  hadc.Instance = ADC1;
 800321e:	4c74      	ldr	r4, [pc, #464]	@ (80033f0 <main+0x27c>)
 8003220:	4b74      	ldr	r3, [pc, #464]	@ (80033f4 <main+0x280>)
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003222:	0020      	movs	r0, r4
  hadc.Instance = ADC1;
 8003224:	6023      	str	r3, [r4, #0]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003226:	2304      	movs	r3, #4
 8003228:	6163      	str	r3, [r4, #20]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800322a:	2380      	movs	r3, #128	@ 0x80
 800322c:	00db      	lsls	r3, r3, #3
 800322e:	6223      	str	r3, [r4, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8003230:	1d63      	adds	r3, r4, #5
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003232:	6066      	str	r6, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003234:	60a6      	str	r6, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003236:	60e6      	str	r6, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8003238:	6127      	str	r7, [r4, #16]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800323a:	61a6      	str	r6, [r4, #24]
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 800323c:	61e6      	str	r6, [r4, #28]
  hadc.Init.DMAContinuousRequests = ENABLE;
 800323e:	77df      	strb	r7, [r3, #31]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003240:	62a7      	str	r7, [r4, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003242:	f006 fbc7 	bl	80099d4 <HAL_ADC_Init>
 8003246:	42b0      	cmp	r0, r6
 8003248:	d001      	beq.n	800324e <main+0xda>
 800324a:	b672      	cpsid	i
  while (1)
 800324c:	e7fe      	b.n	800324c <main+0xd8>
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800324e:	2680      	movs	r6, #128	@ 0x80
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8003250:	2303      	movs	r3, #3
  sConfig.Channel = ADC_CHANNEL_0;
 8003252:	908c      	str	r0, [sp, #560]	@ 0x230
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003254:	0176      	lsls	r6, r6, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003256:	0020      	movs	r0, r4
 8003258:	a98c      	add	r1, sp, #560	@ 0x230
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800325a:	968d      	str	r6, [sp, #564]	@ 0x234
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 800325c:	938e      	str	r3, [sp, #568]	@ 0x238
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800325e:	f006 fcf3 	bl	8009c48 <HAL_ADC_ConfigChannel>
 8003262:	2800      	cmp	r0, #0
 8003264:	d001      	beq.n	800326a <main+0xf6>
 8003266:	b672      	cpsid	i
  while (1)
 8003268:	e7fe      	b.n	8003268 <main+0xf4>
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800326a:	0020      	movs	r0, r4
 800326c:	a98c      	add	r1, sp, #560	@ 0x230
  sConfig.Channel = ADC_CHANNEL_1;
 800326e:	978c      	str	r7, [sp, #560]	@ 0x230
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003270:	f006 fcea 	bl	8009c48 <HAL_ADC_ConfigChannel>
 8003274:	2800      	cmp	r0, #0
 8003276:	d001      	beq.n	800327c <main+0x108>
 8003278:	b672      	cpsid	i
  while (1)
 800327a:	e7fe      	b.n	800327a <main+0x106>
  sConfig.Channel = ADC_CHANNEL_5;
 800327c:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800327e:	0020      	movs	r0, r4
 8003280:	a98c      	add	r1, sp, #560	@ 0x230
  sConfig.Channel = ADC_CHANNEL_5;
 8003282:	938c      	str	r3, [sp, #560]	@ 0x230
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003284:	f006 fce0 	bl	8009c48 <HAL_ADC_ConfigChannel>
 8003288:	1e03      	subs	r3, r0, #0
 800328a:	d001      	beq.n	8003290 <main+0x11c>
 800328c:	b672      	cpsid	i
  while (1)
 800328e:	e7fe      	b.n	800328e <main+0x11a>
  hcomp2.Instance = COMP2;
 8003290:	4859      	ldr	r0, [pc, #356]	@ (80033f8 <main+0x284>)
 8003292:	4a5a      	ldr	r2, [pc, #360]	@ (80033fc <main+0x288>)
  hcomp2.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 8003294:	6083      	str	r3, [r0, #8]
  hcomp2.Instance = COMP2;
 8003296:	6002      	str	r2, [r0, #0]
  hcomp2.Init.InvertingInput = COMP_INVERTINGINPUT_DAC1;
 8003298:	2240      	movs	r2, #64	@ 0x40
  hcomp2.Init.Output = COMP_OUTPUT_NONE;
 800329a:	60c3      	str	r3, [r0, #12]
  hcomp2.Init.InvertingInput = COMP_INVERTINGINPUT_DAC1;
 800329c:	6042      	str	r2, [r0, #4]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800329e:	6103      	str	r3, [r0, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80032a0:	6143      	str	r3, [r0, #20]
  hcomp2.Init.Mode = COMP_MODE_HIGHSPEED;
 80032a2:	6183      	str	r3, [r0, #24]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80032a4:	61c3      	str	r3, [r0, #28]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80032a6:	6203      	str	r3, [r0, #32]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 80032a8:	f006 fd52 	bl	8009d50 <HAL_COMP_Init>
 80032ac:	1e07      	subs	r7, r0, #0
 80032ae:	d001      	beq.n	80032b4 <main+0x140>
 80032b0:	b672      	cpsid	i
  while (1)
 80032b2:	e7fe      	b.n	80032b2 <main+0x13e>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032b4:	0001      	movs	r1, r0
 80032b6:	2210      	movs	r2, #16
 80032b8:	a86e      	add	r0, sp, #440	@ 0x1b8
 80032ba:	f009 f856 	bl	800c36a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032be:	002a      	movs	r2, r5
 80032c0:	0039      	movs	r1, r7
 80032c2:	a865      	add	r0, sp, #404	@ 0x194
 80032c4:	f009 f851 	bl	800c36a <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80032c8:	221c      	movs	r2, #28
 80032ca:	0039      	movs	r1, r7
 80032cc:	a88c      	add	r0, sp, #560	@ 0x230
 80032ce:	f009 f84c 	bl	800c36a <memset>
  htim2.Instance = TIM2;
 80032d2:	2380      	movs	r3, #128	@ 0x80
 80032d4:	4c4a      	ldr	r4, [pc, #296]	@ (8003400 <main+0x28c>)
 80032d6:	05db      	lsls	r3, r3, #23
 80032d8:	6023      	str	r3, [r4, #0]
  htim2.Init.Prescaler = 120;
 80032da:	2378      	movs	r3, #120	@ 0x78
 80032dc:	6063      	str	r3, [r4, #4]
  htim2.Init.Period = 4095;
 80032de:	4b49      	ldr	r3, [pc, #292]	@ (8003404 <main+0x290>)
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80032e0:	0020      	movs	r0, r4
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032e2:	60a7      	str	r7, [r4, #8]
  htim2.Init.Period = 4095;
 80032e4:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032e6:	6127      	str	r7, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032e8:	61a7      	str	r7, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80032ea:	f007 fbd3 	bl	800aa94 <HAL_TIM_Base_Init>
 80032ee:	2800      	cmp	r0, #0
 80032f0:	d001      	beq.n	80032f6 <main+0x182>
 80032f2:	b672      	cpsid	i
  while (1)
 80032f4:	e7fe      	b.n	80032f4 <main+0x180>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80032f6:	0020      	movs	r0, r4
 80032f8:	a96e      	add	r1, sp, #440	@ 0x1b8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032fa:	966e      	str	r6, [sp, #440]	@ 0x1b8
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80032fc:	f007 fcc6 	bl	800ac8c <HAL_TIM_ConfigClockSource>
 8003300:	2800      	cmp	r0, #0
 8003302:	d001      	beq.n	8003308 <main+0x194>
 8003304:	b672      	cpsid	i
  while (1)
 8003306:	e7fe      	b.n	8003306 <main+0x192>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003308:	0020      	movs	r0, r4
 800330a:	f007 fbeb 	bl	800aae4 <HAL_TIM_PWM_Init>
 800330e:	2800      	cmp	r0, #0
 8003310:	d001      	beq.n	8003316 <main+0x1a2>
 8003312:	b672      	cpsid	i
  while (1)
 8003314:	e7fe      	b.n	8003314 <main+0x1a0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003316:	2320      	movs	r3, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003318:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800331a:	9365      	str	r3, [sp, #404]	@ 0x194
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800331c:	a965      	add	r1, sp, #404	@ 0x194
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800331e:	3360      	adds	r3, #96	@ 0x60
 8003320:	9366      	str	r3, [sp, #408]	@ 0x198
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003322:	f007 fd49 	bl	800adb8 <HAL_TIMEx_MasterConfigSynchronization>
 8003326:	2800      	cmp	r0, #0
 8003328:	d001      	beq.n	800332e <main+0x1ba>
 800332a:	b672      	cpsid	i
  while (1)
 800332c:	e7fe      	b.n	800332c <main+0x1b8>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800332e:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.Pulse = 0;
 8003330:	908d      	str	r0, [sp, #564]	@ 0x234
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003332:	908e      	str	r0, [sp, #568]	@ 0x238
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003334:	9090      	str	r0, [sp, #576]	@ 0x240
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003336:	002a      	movs	r2, r5
 8003338:	0020      	movs	r0, r4
 800333a:	a98c      	add	r1, sp, #560	@ 0x230
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800333c:	938c      	str	r3, [sp, #560]	@ 0x230
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800333e:	f007 fc39 	bl	800abb4 <HAL_TIM_PWM_ConfigChannel>
 8003342:	2800      	cmp	r0, #0
 8003344:	d001      	beq.n	800334a <main+0x1d6>
 8003346:	b672      	cpsid	i
  while (1)
 8003348:	e7fe      	b.n	8003348 <main+0x1d4>
  HAL_TIM_MspPostInit(&htim2);
 800334a:	0020      	movs	r0, r4
 800334c:	f000 fab0 	bl	80038b0 <HAL_TIM_MspPostInit>
  huart1.Instance = USART1;
 8003350:	482d      	ldr	r0, [pc, #180]	@ (8003408 <main+0x294>)
 8003352:	4b2e      	ldr	r3, [pc, #184]	@ (800340c <main+0x298>)
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003354:	220c      	movs	r2, #12
  huart1.Instance = USART1;
 8003356:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8003358:	23e1      	movs	r3, #225	@ 0xe1
 800335a:	025b      	lsls	r3, r3, #9
 800335c:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800335e:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003360:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003362:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003364:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003366:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003368:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800336a:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800336c:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800336e:	6243      	str	r3, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003370:	f008 f806 	bl	800b380 <HAL_UART_Init>
 8003374:	1e05      	subs	r5, r0, #0
 8003376:	d001      	beq.n	800337c <main+0x208>
 8003378:	b672      	cpsid	i
  while (1)
 800337a:	e7fe      	b.n	800337a <main+0x206>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800337c:	0001      	movs	r1, r0
 800337e:	2210      	movs	r2, #16
 8003380:	a88c      	add	r0, sp, #560	@ 0x230
 8003382:	f008 fff2 	bl	800c36a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003386:	0029      	movs	r1, r5
 8003388:	2208      	movs	r2, #8
 800338a:	a86e      	add	r0, sp, #440	@ 0x1b8
 800338c:	f008 ffed 	bl	800c36a <memset>
  htim1.Instance = TIM1;
 8003390:	4c1f      	ldr	r4, [pc, #124]	@ (8003410 <main+0x29c>)
 8003392:	4b20      	ldr	r3, [pc, #128]	@ (8003414 <main+0x2a0>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003394:	60a5      	str	r5, [r4, #8]
  htim1.Instance = TIM1;
 8003396:	6023      	str	r3, [r4, #0]
  htim1.Init.Prescaler = 15;
 8003398:	230f      	movs	r3, #15
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800339a:	6125      	str	r5, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 800339c:	6165      	str	r5, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800339e:	2580      	movs	r5, #128	@ 0x80
  htim1.Init.Prescaler = 15;
 80033a0:	6063      	str	r3, [r4, #4]
  htim1.Init.Period = 49999;
 80033a2:	4b1d      	ldr	r3, [pc, #116]	@ (8003418 <main+0x2a4>)
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80033a4:	0020      	movs	r0, r4
  htim1.Init.Period = 49999;
 80033a6:	60e3      	str	r3, [r4, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80033a8:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80033aa:	f007 fb73 	bl	800aa94 <HAL_TIM_Base_Init>
 80033ae:	2800      	cmp	r0, #0
 80033b0:	d001      	beq.n	80033b6 <main+0x242>
 80033b2:	b672      	cpsid	i
  while (1)
 80033b4:	e7fe      	b.n	80033b4 <main+0x240>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033b6:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80033b8:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033ba:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80033bc:	a98c      	add	r1, sp, #560	@ 0x230
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033be:	938c      	str	r3, [sp, #560]	@ 0x230
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80033c0:	f007 fc64 	bl	800ac8c <HAL_TIM_ConfigClockSource>
 80033c4:	2800      	cmp	r0, #0
 80033c6:	d001      	beq.n	80033cc <main+0x258>
 80033c8:	b672      	cpsid	i
  while (1)
 80033ca:	e7fe      	b.n	80033ca <main+0x256>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80033cc:	2320      	movs	r3, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80033ce:	0020      	movs	r0, r4
 80033d0:	a96e      	add	r1, sp, #440	@ 0x1b8
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80033d2:	936e      	str	r3, [sp, #440]	@ 0x1b8
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80033d4:	956f      	str	r5, [sp, #444]	@ 0x1bc
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80033d6:	f007 fcef 	bl	800adb8 <HAL_TIMEx_MasterConfigSynchronization>
 80033da:	2800      	cmp	r0, #0
 80033dc:	d01e      	beq.n	800341c <main+0x2a8>
 80033de:	b672      	cpsid	i
  while (1)
 80033e0:	e7fe      	b.n	80033e0 <main+0x26c>
 80033e2:	46c0      	nop			@ (mov r8, r8)
 80033e4:	fffffc3c 	.word	0xfffffc3c
 80033e8:	40021000 	.word	0x40021000
 80033ec:	48000800 	.word	0x48000800
 80033f0:	2000039c 	.word	0x2000039c
 80033f4:	40012400 	.word	0x40012400
 80033f8:	20000328 	.word	0x20000328
 80033fc:	4001001e 	.word	0x4001001e
 8003400:	20000298 	.word	0x20000298
 8003404:	00000fff 	.word	0x00000fff
 8003408:	20000210 	.word	0x20000210
 800340c:	40013800 	.word	0x40013800
 8003410:	200002e0 	.word	0x200002e0
 8003414:	40012c00 	.word	0x40012c00
 8003418:	0000c34f 	.word	0x0000c34f
  modbus_set_serial_read(UART_read);
 800341c:	48b8      	ldr	r0, [pc, #736]	@ (8003700 <main+0x58c>)
 800341e:	f004 fd3b 	bl	8007e98 <modbus_set_serial_read>
  modbus_set_serial_write(UART_write);
 8003422:	48b8      	ldr	r0, [pc, #736]	@ (8003704 <main+0x590>)
 8003424:	f004 fd32 	bl	8007e8c <modbus_set_serial_write>
  modbus_set_serial_port(UART_port);
 8003428:	48b7      	ldr	r0, [pc, #732]	@ (8003708 <main+0x594>)
 800342a:	f004 fd3b 	bl	8007ea4 <modbus_set_serial_port>
  modbus_server_create_RTU(1);
 800342e:	2001      	movs	r0, #1
 8003430:	f004 fd3e 	bl	8007eb0 <modbus_server_create_RTU>
  HAL_TIM_Base_Start(&htim1);
 8003434:	0020      	movs	r0, r4
 8003436:	f007 faa9 	bl	800a98c <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc, (uint32_t*)ADC_DATA, ADC_DATA_SIZE);
 800343a:	2203      	movs	r2, #3
 800343c:	49b3      	ldr	r1, [pc, #716]	@ (800370c <main+0x598>)
 800343e:	48b4      	ldr	r0, [pc, #720]	@ (8003710 <main+0x59c>)
 8003440:	f006 fb6a 	bl	8009b18 <HAL_ADC_Start_DMA>
  float Re[3 * 3] = { e, 0, 0, 0, e, 0, 0, 0, e }; 							/* Initial noise covariance matrix - Recommended to use identity matrix */
 8003444:	4bb3      	ldr	r3, [pc, #716]	@ (8003714 <main+0x5a0>)
 8003446:	a853      	add	r0, sp, #332	@ 0x14c
 8003448:	0002      	movs	r2, r0
 800344a:	0019      	movs	r1, r3
 800344c:	c970      	ldmia	r1!, {r4, r5, r6}
 800344e:	c270      	stmia	r2!, {r4, r5, r6}
 8003450:	c931      	ldmia	r1!, {r0, r4, r5}
 8003452:	c231      	stmia	r2!, {r0, r4, r5}
 8003454:	c931      	ldmia	r1!, {r0, r4, r5}
 8003456:	c231      	stmia	r2!, {r0, r4, r5}
  float Sw[3 * 3] = { 1, 0, 0, 0, 1, 0, 0, 0, 1 }; 							/* Initial covariance matrix - Recommended to use identity matrix */
 8003458:	0010      	movs	r0, r2
 800345a:	001a      	movs	r2, r3
 800345c:	0001      	movs	r1, r0
 800345e:	3224      	adds	r2, #36	@ 0x24
 8003460:	ca70      	ldmia	r2!, {r4, r5, r6}
 8003462:	c170      	stmia	r1!, {r4, r5, r6}
 8003464:	ca31      	ldmia	r2!, {r0, r4, r5}
 8003466:	c131      	stmia	r1!, {r0, r4, r5}
 8003468:	ca31      	ldmia	r2!, {r0, r4, r5}
 800346a:	c131      	stmia	r1!, {r0, r4, r5}
  float d[3] = { 0, 0, 0 };													/* This is our measurement */
 800346c:	2200      	movs	r2, #0
  float x[3] = { 4.4f, 6.2f, 1.0f }; 										/* State vector */
 800346e:	0019      	movs	r1, r3
  float d[3] = { 0, 0, 0 };													/* This is our measurement */
 8003470:	9228      	str	r2, [sp, #160]	@ 0xa0
 8003472:	9229      	str	r2, [sp, #164]	@ 0xa4
 8003474:	922a      	str	r2, [sp, #168]	@ 0xa8
  float x[3] = { 4.4f, 6.2f, 1.0f }; 										/* State vector */
 8003476:	a82b      	add	r0, sp, #172	@ 0xac
 8003478:	3148      	adds	r1, #72	@ 0x48
 800347a:	c9e0      	ldmia	r1!, {r5, r6, r7}
 800347c:	c0e0      	stmia	r0!, {r5, r6, r7}
  float Rv[2 * 2] = {q, 0, 0, q }; 											/* Initial disturbance covariance matrix - Recommended to use identity matrix */
 800347e:	0019      	movs	r1, r3
 8003480:	a837      	add	r0, sp, #220	@ 0xdc
 8003482:	3154      	adds	r1, #84	@ 0x54
 8003484:	c9e0      	ldmia	r1!, {r5, r6, r7}
 8003486:	c0e0      	stmia	r0!, {r5, r6, r7}
 8003488:	6809      	ldr	r1, [r1, #0]
 800348a:	6001      	str	r1, [r0, #0]
  float Rn[2 * 2] = { r, 0, 0, r }; 										/* Initial noise covariance matrix - Recommended to use identity matrix */
 800348c:	0019      	movs	r1, r3
 800348e:	a83b      	add	r0, sp, #236	@ 0xec
 8003490:	3164      	adds	r1, #100	@ 0x64
 8003492:	c9e0      	ldmia	r1!, {r5, r6, r7}
 8003494:	c0e0      	stmia	r0!, {r5, r6, r7}
 8003496:	6809      	ldr	r1, [r1, #0]
  float S[2 * 2] = {1, 0, 0, 1 }; 											/* Initial covariance matrix - Recommended to use identity matrix */
 8003498:	3374      	adds	r3, #116	@ 0x74
  float Rn[2 * 2] = { r, 0, 0, r }; 										/* Initial noise covariance matrix - Recommended to use identity matrix */
 800349a:	6001      	str	r1, [r0, #0]
  float S[2 * 2] = {1, 0, 0, 1 }; 											/* Initial covariance matrix - Recommended to use identity matrix */
 800349c:	a93f      	add	r1, sp, #252	@ 0xfc
 800349e:	cb70      	ldmia	r3!, {r4, r5, r6}
 80034a0:	c170      	stmia	r1!, {r4, r5, r6}
 80034a2:	681b      	ldr	r3, [r3, #0]
  float A[row_a * row_a] = { 0, 1, -1, -1 };
 80034a4:	ad43      	add	r5, sp, #268	@ 0x10c
  float S[2 * 2] = {1, 0, 0, 1 }; 											/* Initial covariance matrix - Recommended to use identity matrix */
 80034a6:	600b      	str	r3, [r1, #0]
  float A[row_a * row_a] = { 0, 1, -1, -1 };
 80034a8:	0029      	movs	r1, r5
 80034aa:	4b9b      	ldr	r3, [pc, #620]	@ (8003718 <main+0x5a4>)
  float xhat[2] = { 0, 0 }; 												/* Estimated state vector */
 80034ac:	921e      	str	r2, [sp, #120]	@ 0x78
 80034ae:	921f      	str	r2, [sp, #124]	@ 0x7c
  float y[2] = { 0, 0 };													/* This is our measurement */
 80034b0:	9220      	str	r2, [sp, #128]	@ 0x80
 80034b2:	9221      	str	r2, [sp, #132]	@ 0x84
  float u[2] = { 0, 0 }; 													/* u is not used in this example due to the transition function not using an input signal */
 80034b4:	9222      	str	r2, [sp, #136]	@ 0x88
 80034b6:	9223      	str	r2, [sp, #140]	@ 0x8c
  float A[row_a * row_a] = { 0, 1, -1, -1 };
 80034b8:	cb51      	ldmia	r3!, {r0, r4, r6}
 80034ba:	c151      	stmia	r1!, {r0, r4, r6}
 80034bc:	681b      	ldr	r3, [r3, #0]
  c2d(A, B, row_a, column_b, SAMPLE_TIME);
 80034be:	0028      	movs	r0, r5
  float A[row_a * row_a] = { 0, 1, -1, -1 };
 80034c0:	600b      	str	r3, [r1, #0]
  float B[row_a * column_b] = { 0, 1 };
 80034c2:	23fe      	movs	r3, #254	@ 0xfe
 80034c4:	059b      	lsls	r3, r3, #22
 80034c6:	9325      	str	r3, [sp, #148]	@ 0x94
  float C[row_c * row_a] = { 1, 0 };
 80034c8:	9326      	str	r3, [sp, #152]	@ 0x98
  c2d(A, B, row_a, column_b, SAMPLE_TIME);
 80034ca:	23fc      	movs	r3, #252	@ 0xfc
 80034cc:	059b      	lsls	r3, r3, #22
  float B[row_a * column_b] = { 0, 1 };
 80034ce:	9224      	str	r2, [sp, #144]	@ 0x90
  float C[row_c * row_a] = { 1, 0 };
 80034d0:	9227      	str	r2, [sp, #156]	@ 0x9c
  c2d(A, B, row_a, column_b, SAMPLE_TIME);
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	2202      	movs	r2, #2
 80034d6:	2301      	movs	r3, #1
 80034d8:	a924      	add	r1, sp, #144	@ 0x90
 80034da:	f000 faaa 	bl	8003a32 <c2d>
  ssint(A, B, C, Ai, Bi, Ci, row_a, column_b, row_c);
 80034de:	2401      	movs	r4, #1
 80034e0:	2302      	movs	r3, #2
 80034e2:	0028      	movs	r0, r5
  obsv(PHI, Ai, Ci, row_ai, row_ci, N);
 80034e4:	250a      	movs	r5, #10
  ssint(A, B, C, Ai, Bi, Ci, row_a, column_b, row_c);
 80034e6:	ae31      	add	r6, sp, #196	@ 0xc4
 80034e8:	af2e      	add	r7, sp, #184	@ 0xb8
 80034ea:	9302      	str	r3, [sp, #8]
 80034ec:	aa26      	add	r2, sp, #152	@ 0x98
 80034ee:	ab65      	add	r3, sp, #404	@ 0x194
 80034f0:	a924      	add	r1, sp, #144	@ 0x90
 80034f2:	9404      	str	r4, [sp, #16]
 80034f4:	9403      	str	r4, [sp, #12]
 80034f6:	9601      	str	r6, [sp, #4]
 80034f8:	9700      	str	r7, [sp, #0]
 80034fa:	f000 fd4f 	bl	8003f9c <ssint>
  obsv(PHI, Ai, Ci, row_ai, row_ci, N);
 80034fe:	2303      	movs	r3, #3
 8003500:	0032      	movs	r2, r6
 8003502:	a965      	add	r1, sp, #404	@ 0x194
 8003504:	a86e      	add	r0, sp, #440	@ 0x1b8
 8003506:	9501      	str	r5, [sp, #4]
 8003508:	9400      	str	r4, [sp, #0]
 800350a:	f000 fbab 	bl	8003c64 <obsv>
  cab(GAMMA, PHI, Bi, Ci, row_ai, row_ci, column_bi, N);
 800350e:	2303      	movs	r3, #3
 8003510:	003a      	movs	r2, r7
 8003512:	9300      	str	r3, [sp, #0]
 8003514:	a96e      	add	r1, sp, #440	@ 0x1b8
 8003516:	a88c      	add	r0, sp, #560	@ 0x230
 8003518:	0033      	movs	r3, r6
 800351a:	9503      	str	r5, [sp, #12]
 800351c:	9402      	str	r4, [sp, #8]
 800351e:	9401      	str	r4, [sp, #4]
 8003520:	f000 fb0c 	bl	8003b3c <cab>
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 8003524:	2180      	movs	r1, #128	@ 0x80
 8003526:	0022      	movs	r2, r4
 8003528:	487c      	ldr	r0, [pc, #496]	@ (800371c <main+0x5a8>)
 800352a:	0189      	lsls	r1, r1, #6
 800352c:	f006 fe1e 	bl	800a16c <HAL_GPIO_WritePin>
	  modbus_server_polling();
 8003530:	f004 fd20 	bl	8007f74 <modbus_server_polling>
	  const bool led_green = HAL_GPIO_ReadPin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8003534:	2180      	movs	r1, #128	@ 0x80
 8003536:	4879      	ldr	r0, [pc, #484]	@ (800371c <main+0x5a8>)
 8003538:	0189      	lsls	r1, r1, #6
 800353a:	f006 fe11 	bl	800a160 <HAL_GPIO_ReadPin>
 800353e:	0004      	movs	r4, r0
	  const bool leakage_active = HAL_GPIO_ReadPin(LEAKAGE_ACTIVE_GPIO_Port, LEAKAGE_ACTIVE_Pin);
 8003540:	2090      	movs	r0, #144	@ 0x90
 8003542:	2180      	movs	r1, #128	@ 0x80
 8003544:	05c0      	lsls	r0, r0, #23
 8003546:	f006 fe0b 	bl	800a160 <HAL_GPIO_ReadPin>
	  const uint8_t digital_outputs = (led_green << 1) | leakage_active;
 800354a:	252e      	movs	r5, #46	@ 0x2e
 800354c:	ab0a      	add	r3, sp, #40	@ 0x28
 800354e:	18ed      	adds	r5, r5, r3
	  const bool led_green = HAL_GPIO_ReadPin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8003550:	1e63      	subs	r3, r4, #1
 8003552:	419c      	sbcs	r4, r3
	  const bool leakage_active = HAL_GPIO_ReadPin(LEAKAGE_ACTIVE_GPIO_Port, LEAKAGE_ACTIVE_Pin);
 8003554:	0003      	movs	r3, r0
 8003556:	1e5a      	subs	r2, r3, #1
 8003558:	4193      	sbcs	r3, r2
	  const uint8_t digital_outputs = (led_green << 1) | leakage_active;
 800355a:	0064      	lsls	r4, r4, #1
 800355c:	4323      	orrs	r3, r4
	  modbus_server_set_digital_outputs(&digital_outputs, 0, 2);
 800355e:	2202      	movs	r2, #2
 8003560:	2100      	movs	r1, #0
 8003562:	0028      	movs	r0, r5
	  const uint8_t digital_outputs = (led_green << 1) | leakage_active;
 8003564:	702b      	strb	r3, [r5, #0]
	  modbus_server_set_digital_outputs(&digital_outputs, 0, 2);
 8003566:	f004 fd09 	bl	8007f7c <modbus_server_set_digital_outputs>
	  const bool n_sleep = HAL_GPIO_ReadPin(N_SLEEP_GPIO_Port, N_SLEEP_Pin);
 800356a:	2108      	movs	r1, #8
 800356c:	486b      	ldr	r0, [pc, #428]	@ (800371c <main+0x5a8>)
 800356e:	f006 fdf7 	bl	800a160 <HAL_GPIO_ReadPin>
 8003572:	0003      	movs	r3, r0
	  const uint8_t digital_inputs = n_sleep;
 8003574:	202f      	movs	r0, #47	@ 0x2f
 8003576:	aa0a      	add	r2, sp, #40	@ 0x28
 8003578:	1880      	adds	r0, r0, r2
	  const bool n_sleep = HAL_GPIO_ReadPin(N_SLEEP_GPIO_Port, N_SLEEP_Pin);
 800357a:	1e5a      	subs	r2, r3, #1
 800357c:	4193      	sbcs	r3, r2
	  modbus_server_get_parameters(parameters, 0, 13);
 800357e:	ac4c      	add	r4, sp, #304	@ 0x130
	  modbus_server_set_digital_inputs(&digital_inputs, 0, 1);
 8003580:	2201      	movs	r2, #1
 8003582:	2100      	movs	r1, #0
	  const bool n_sleep = HAL_GPIO_ReadPin(N_SLEEP_GPIO_Port, N_SLEEP_Pin);
 8003584:	7003      	strb	r3, [r0, #0]
	  modbus_server_set_digital_inputs(&digital_inputs, 0, 1);
 8003586:	f004 fcfd 	bl	8007f84 <modbus_server_set_digital_inputs>
	  modbus_server_get_parameters(parameters, 0, 13);
 800358a:	220d      	movs	r2, #13
 800358c:	2100      	movs	r1, #0
 800358e:	0020      	movs	r0, r4
 8003590:	f004 fd00 	bl	8007f94 <modbus_server_get_parameters>
	  const uint16_t current_slope_MSB = parameters[4];
 8003594:	8923      	ldrh	r3, [r4, #8]
	  const float temperature = calibrate_value(temperature_raw, temperature_slope_MSB, temperature_slope_LSB, temperature_bias_MSB, temperature_bias_LSB);
 8003596:	8821      	ldrh	r1, [r4, #0]
	  const uint16_t current_slope_MSB = parameters[4];
 8003598:	930e      	str	r3, [sp, #56]	@ 0x38
	  const uint16_t current_slope_LSB = parameters[5];
 800359a:	8963      	ldrh	r3, [r4, #10]
 800359c:	930f      	str	r3, [sp, #60]	@ 0x3c
	  const uint16_t current_bias_MSB = parameters[6];
 800359e:	89a3      	ldrh	r3, [r4, #12]
 80035a0:	9310      	str	r3, [sp, #64]	@ 0x40
	  const uint16_t potentiometer_slope_MSB = parameters[8];
 80035a2:	8a23      	ldrh	r3, [r4, #16]
	  const uint16_t current_bias_LSB = parameters[7];
 80035a4:	89e5      	ldrh	r5, [r4, #14]
	  const uint16_t potentiometer_slope_MSB = parameters[8];
 80035a6:	9311      	str	r3, [sp, #68]	@ 0x44
	  const uint16_t potentiometer_slope_LSB = parameters[9];
 80035a8:	8a63      	ldrh	r3, [r4, #18]
 80035aa:	9312      	str	r3, [sp, #72]	@ 0x48
	  const uint16_t potentiometer_bias_MSB = parameters[10];
 80035ac:	8aa3      	ldrh	r3, [r4, #20]
 80035ae:	9313      	str	r3, [sp, #76]	@ 0x4c
	  const uint16_t operation = parameters[12];
 80035b0:	8b23      	ldrh	r3, [r4, #24]
	  const uint16_t potentiometer_bias_LSB = parameters[11];
 80035b2:	8ae6      	ldrh	r6, [r4, #22]
	  const uint16_t operation = parameters[12];
 80035b4:	930b      	str	r3, [sp, #44]	@ 0x2c
	  const uint16_t temperature_raw = ADC_DATA[0];
 80035b6:	4b55      	ldr	r3, [pc, #340]	@ (800370c <main+0x598>)
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	b292      	uxth	r2, r2
 80035bc:	920c      	str	r2, [sp, #48]	@ 0x30
	  const uint16_t setpoint_raw = ADC_DATA[1];
 80035be:	685a      	ldr	r2, [r3, #4]
	  const uint16_t current_raw = ADC_DATA[2];
 80035c0:	689f      	ldr	r7, [r3, #8]
	  const uint16_t setpoint_raw = ADC_DATA[1];
 80035c2:	b292      	uxth	r2, r2
 80035c4:	920d      	str	r2, [sp, #52]	@ 0x34
	  const float temperature = calibrate_value(temperature_raw, temperature_slope_MSB, temperature_slope_LSB, temperature_bias_MSB, temperature_bias_LSB);
 80035c6:	88e0      	ldrh	r0, [r4, #6]
 80035c8:	88a3      	ldrh	r3, [r4, #4]
 80035ca:	8862      	ldrh	r2, [r4, #2]
 80035cc:	9000      	str	r0, [sp, #0]
 80035ce:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80035d0:	f004 fc18 	bl	8007e04 <calibrate_value>
	  const uint16_t current_raw = ADC_DATA[2];
 80035d4:	b2bf      	uxth	r7, r7
	  const float current = calibrate_value(current_raw, current_slope_MSB, current_slope_LSB, current_bias_MSB, current_bias_LSB);
 80035d6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80035d8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80035da:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80035dc:	9500      	str	r5, [sp, #0]
	  const float temperature = calibrate_value(temperature_raw, temperature_slope_MSB, temperature_slope_LSB, temperature_bias_MSB, temperature_bias_LSB);
 80035de:	1c04      	adds	r4, r0, #0
	  const float current = calibrate_value(current_raw, current_slope_MSB, current_slope_LSB, current_bias_MSB, current_bias_LSB);
 80035e0:	0038      	movs	r0, r7
 80035e2:	f004 fc0f 	bl	8007e04 <calibrate_value>
	  const float setpoint = calibrate_value(setpoint_raw, potentiometer_slope_MSB, potentiometer_slope_LSB, potentiometer_bias_MSB, potentiometer_bias_LSB);
 80035e6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80035e8:	9600      	str	r6, [sp, #0]
 80035ea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80035ec:	9911      	ldr	r1, [sp, #68]	@ 0x44
	  const float current = calibrate_value(current_raw, current_slope_MSB, current_slope_LSB, current_bias_MSB, current_bias_LSB);
 80035ee:	1c05      	adds	r5, r0, #0
	  const float setpoint = calibrate_value(setpoint_raw, potentiometer_slope_MSB, potentiometer_slope_LSB, potentiometer_bias_MSB, potentiometer_bias_LSB);
 80035f0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80035f2:	f004 fc07 	bl	8007e04 <calibrate_value>
	  switch(operation){
 80035f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
	  const float setpoint = calibrate_value(setpoint_raw, potentiometer_slope_MSB, potentiometer_slope_LSB, potentiometer_bias_MSB, potentiometer_bias_LSB);
 80035f8:	1c06      	adds	r6, r0, #0
	  switch(operation){
 80035fa:	2b03      	cmp	r3, #3
 80035fc:	d818      	bhi.n	8003630 <main+0x4bc>
 80035fe:	0018      	movs	r0, r3
 8003600:	f7fc fd8a 	bl	8000118 <__gnu_thumb1_case_uqi>
 8003604:	53663f02 	.word	0x53663f02
		  sr_ukf_parameter_estimation(d, what, Re, x, G, lambda_rls, Sw, alpha, beta, L_parameter_estimation);
 8003608:	2303      	movs	r3, #3
 800360a:	9305      	str	r3, [sp, #20]
 800360c:	2380      	movs	r3, #128	@ 0x80
 800360e:	05db      	lsls	r3, r3, #23
 8003610:	9304      	str	r3, [sp, #16]
 8003612:	4b43      	ldr	r3, [pc, #268]	@ (8003720 <main+0x5ac>)
 8003614:	4943      	ldr	r1, [pc, #268]	@ (8003724 <main+0x5b0>)
 8003616:	9303      	str	r3, [sp, #12]
 8003618:	ab5c      	add	r3, sp, #368	@ 0x170
 800361a:	9302      	str	r3, [sp, #8]
 800361c:	23fe      	movs	r3, #254	@ 0xfe
 800361e:	059b      	lsls	r3, r3, #22
 8003620:	9301      	str	r3, [sp, #4]
 8003622:	4b41      	ldr	r3, [pc, #260]	@ (8003728 <main+0x5b4>)
 8003624:	aa53      	add	r2, sp, #332	@ 0x14c
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	a828      	add	r0, sp, #160	@ 0xa0
 800362a:	ab2b      	add	r3, sp, #172	@ 0xac
 800362c:	f004 f8fe 	bl	800782c <sr_ukf_parameter_estimation>
	  analog_inputs[0] = temperature_raw;
 8003630:	22f4      	movs	r2, #244	@ 0xf4
 8003632:	ab0a      	add	r3, sp, #40	@ 0x28
 8003634:	189b      	adds	r3, r3, r2
 8003636:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
	  float_to_uint16(temperature, &analog_inputs[3], &analog_inputs[4]);
 8003638:	21fa      	movs	r1, #250	@ 0xfa
	  analog_inputs[0] = temperature_raw;
 800363a:	801a      	strh	r2, [r3, #0]
	  analog_inputs[1] = setpoint_raw;
 800363c:	22f6      	movs	r2, #246	@ 0xf6
 800363e:	ab0a      	add	r3, sp, #40	@ 0x28
 8003640:	189b      	adds	r3, r3, r2
 8003642:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
	  float_to_uint16(temperature, &analog_inputs[3], &analog_inputs[4]);
 8003644:	1c20      	adds	r0, r4, #0
	  analog_inputs[1] = setpoint_raw;
 8003646:	801a      	strh	r2, [r3, #0]
	  analog_inputs[2] = current_raw;
 8003648:	22f8      	movs	r2, #248	@ 0xf8
 800364a:	ab0a      	add	r3, sp, #40	@ 0x28
 800364c:	189b      	adds	r3, r3, r2
 800364e:	801f      	strh	r7, [r3, #0]
	  float_to_uint16(temperature, &analog_inputs[3], &analog_inputs[4]);
 8003650:	ab0a      	add	r3, sp, #40	@ 0x28
 8003652:	aa49      	add	r2, sp, #292	@ 0x124
 8003654:	18c9      	adds	r1, r1, r3
 8003656:	f004 fbcb 	bl	8007df0 <float_to_uint16>
	  float_to_uint16(setpoint, &analog_inputs[5], &analog_inputs[6]);
 800365a:	21fe      	movs	r1, #254	@ 0xfe
 800365c:	ab0a      	add	r3, sp, #40	@ 0x28
 800365e:	aa4a      	add	r2, sp, #296	@ 0x128
 8003660:	18c9      	adds	r1, r1, r3
 8003662:	1c30      	adds	r0, r6, #0
 8003664:	f004 fbc4 	bl	8007df0 <float_to_uint16>
	  float_to_uint16(current, &analog_inputs[7], &analog_inputs[8]);
 8003668:	ab0a      	add	r3, sp, #40	@ 0x28
 800366a:	1cd9      	adds	r1, r3, #3
 800366c:	aa4b      	add	r2, sp, #300	@ 0x12c
 800366e:	1c28      	adds	r0, r5, #0
 8003670:	31ff      	adds	r1, #255	@ 0xff
 8003672:	f004 fbbd 	bl	8007df0 <float_to_uint16>
	  modbus_server_set_analog_inputs(analog_inputs, 0, 9);
 8003676:	2209      	movs	r2, #9
 8003678:	2100      	movs	r1, #0
 800367a:	a847      	add	r0, sp, #284	@ 0x11c
 800367c:	f004 fc86 	bl	8007f8c <modbus_server_set_analog_inputs>
  {
 8003680:	e756      	b.n	8003530 <main+0x3bc>
		  sr_ukf_state_estimation(y, xhat, Rn, Rv, u, F, S, alpha, beta, L_state_estimation);
 8003682:	2302      	movs	r3, #2
 8003684:	9305      	str	r3, [sp, #20]
 8003686:	2380      	movs	r3, #128	@ 0x80
 8003688:	05db      	lsls	r3, r3, #23
 800368a:	9304      	str	r3, [sp, #16]
 800368c:	4b24      	ldr	r3, [pc, #144]	@ (8003720 <main+0x5ac>)
 800368e:	aa3b      	add	r2, sp, #236	@ 0xec
 8003690:	9303      	str	r3, [sp, #12]
 8003692:	ab3f      	add	r3, sp, #252	@ 0xfc
 8003694:	9302      	str	r3, [sp, #8]
 8003696:	4b25      	ldr	r3, [pc, #148]	@ (800372c <main+0x5b8>)
 8003698:	a91e      	add	r1, sp, #120	@ 0x78
 800369a:	9301      	str	r3, [sp, #4]
 800369c:	ab22      	add	r3, sp, #136	@ 0x88
 800369e:	9300      	str	r3, [sp, #0]
 80036a0:	a820      	add	r0, sp, #128	@ 0x80
 80036a2:	ab37      	add	r3, sp, #220	@ 0xdc
 80036a4:	f003 fedf 	bl	8007466 <sr_ukf_state_estimation>
		  break;
 80036a8:	e7c2      	b.n	8003630 <main+0x4bc>
		  sr_ukf_state_estimation(y, xhat, Rn, Rv, u, F, S, alpha, beta, L_state_estimation);
 80036aa:	2302      	movs	r3, #2
 80036ac:	9305      	str	r3, [sp, #20]
 80036ae:	2380      	movs	r3, #128	@ 0x80
 80036b0:	05db      	lsls	r3, r3, #23
 80036b2:	9304      	str	r3, [sp, #16]
 80036b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003720 <main+0x5ac>)
 80036b6:	aa3b      	add	r2, sp, #236	@ 0xec
 80036b8:	9303      	str	r3, [sp, #12]
 80036ba:	ab3f      	add	r3, sp, #252	@ 0xfc
 80036bc:	9302      	str	r3, [sp, #8]
 80036be:	4b1b      	ldr	r3, [pc, #108]	@ (800372c <main+0x5b8>)
 80036c0:	a91e      	add	r1, sp, #120	@ 0x78
 80036c2:	9301      	str	r3, [sp, #4]
 80036c4:	ab22      	add	r3, sp, #136	@ 0x88
 80036c6:	9300      	str	r3, [sp, #0]
 80036c8:	a820      	add	r0, sp, #128	@ 0x80
 80036ca:	ab37      	add	r3, sp, #220	@ 0xdc
 80036cc:	f003 fecb 	bl	8007466 <sr_ukf_state_estimation>
		  qmpc(GAMMA, PHI, x_qmpc, u_qmpc, Umax, S_qmpc, r_qmpc, row_ai, row_ci, column_bi, N, LAMBDA, HAS_INTEGRATION_ACTION, INTEGRATION_CONSTANT);
 80036d0:	2301      	movs	r3, #1
 80036d2:	4a17      	ldr	r2, [pc, #92]	@ (8003730 <main+0x5bc>)
 80036d4:	9308      	str	r3, [sp, #32]
 80036d6:	9209      	str	r2, [sp, #36]	@ 0x24
 80036d8:	9207      	str	r2, [sp, #28]
 80036da:	220a      	movs	r2, #10
 80036dc:	9305      	str	r3, [sp, #20]
 80036de:	9304      	str	r3, [sp, #16]
 80036e0:	3302      	adds	r3, #2
 80036e2:	9303      	str	r3, [sp, #12]
 80036e4:	ab17      	add	r3, sp, #92	@ 0x5c
 80036e6:	9302      	str	r3, [sp, #8]
 80036e8:	ab19      	add	r3, sp, #100	@ 0x64
 80036ea:	9301      	str	r3, [sp, #4]
 80036ec:	ab18      	add	r3, sp, #96	@ 0x60
 80036ee:	9206      	str	r2, [sp, #24]
 80036f0:	9300      	str	r3, [sp, #0]
 80036f2:	aa34      	add	r2, sp, #208	@ 0xd0
 80036f4:	ab16      	add	r3, sp, #88	@ 0x58
 80036f6:	a96e      	add	r1, sp, #440	@ 0x1b8
 80036f8:	a88c      	add	r0, sp, #560	@ 0x230
 80036fa:	f000 fb0d 	bl	8003d18 <qmpc>
		  break;
 80036fe:	e797      	b.n	8003630 <main+0x4bc>
 8003700:	080030cd 	.word	0x080030cd
 8003704:	080030e9 	.word	0x080030e9
 8003708:	08003039 	.word	0x08003039
 800370c:	20000204 	.word	0x20000204
 8003710:	2000039c 	.word	0x2000039c
 8003714:	0800e030 	.word	0x0800e030
 8003718:	0800e0b4 	.word	0x0800e0b4
 800371c:	48000800 	.word	0x48000800
 8003720:	3dcccccd 	.word	0x3dcccccd
 8003724:	200001f8 	.word	0x200001f8
 8003728:	08003041 	.word	0x08003041
 800372c:	08003085 	.word	0x08003085
 8003730:	3e4ccccd 	.word	0x3e4ccccd

08003734 <Error_Handler>:
 8003734:	b672      	cpsid	i
  while (1)
 8003736:	e7fe      	b.n	8003736 <Error_Handler+0x2>

08003738 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003738:	2101      	movs	r1, #1
 800373a:	4b0a      	ldr	r3, [pc, #40]	@ (8003764 <HAL_MspInit+0x2c>)
{
 800373c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800373e:	699a      	ldr	r2, [r3, #24]
 8003740:	430a      	orrs	r2, r1
 8003742:	619a      	str	r2, [r3, #24]
 8003744:	699a      	ldr	r2, [r3, #24]
 8003746:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8003748:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800374a:	9200      	str	r2, [sp, #0]
 800374c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800374e:	69da      	ldr	r2, [r3, #28]
 8003750:	0549      	lsls	r1, r1, #21
 8003752:	430a      	orrs	r2, r1
 8003754:	61da      	str	r2, [r3, #28]
 8003756:	69db      	ldr	r3, [r3, #28]
 8003758:	400b      	ands	r3, r1
 800375a:	9301      	str	r3, [sp, #4]
 800375c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800375e:	b002      	add	sp, #8
 8003760:	4770      	bx	lr
 8003762:	46c0      	nop			@ (mov r8, r8)
 8003764:	40021000 	.word	0x40021000

08003768 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003768:	b530      	push	{r4, r5, lr}
 800376a:	0005      	movs	r5, r0
 800376c:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800376e:	2214      	movs	r2, #20
 8003770:	2100      	movs	r1, #0
 8003772:	a803      	add	r0, sp, #12
 8003774:	f008 fdf9 	bl	800c36a <memset>
  if(hadc->Instance==ADC1)
 8003778:	4b1d      	ldr	r3, [pc, #116]	@ (80037f0 <HAL_ADC_MspInit+0x88>)
 800377a:	682a      	ldr	r2, [r5, #0]
 800377c:	429a      	cmp	r2, r3
 800377e:	d134      	bne.n	80037ea <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003780:	2180      	movs	r1, #128	@ 0x80
 8003782:	4b1c      	ldr	r3, [pc, #112]	@ (80037f4 <HAL_ADC_MspInit+0x8c>)
 8003784:	0089      	lsls	r1, r1, #2
 8003786:	699a      	ldr	r2, [r3, #24]
    PA5     ------> ADC_IN5
    */
    GPIO_InitStruct.Pin = TEMPERATURE_Pin|CURRENT_Pin|POTENTIOMETER_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003788:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_ADC1_CLK_ENABLE();
 800378a:	430a      	orrs	r2, r1
 800378c:	619a      	str	r2, [r3, #24]
 800378e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003790:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003792:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003794:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003796:	9201      	str	r2, [sp, #4]
 8003798:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800379a:	695a      	ldr	r2, [r3, #20]
 800379c:	0289      	lsls	r1, r1, #10
 800379e:	430a      	orrs	r2, r1
 80037a0:	615a      	str	r2, [r3, #20]
 80037a2:	695b      	ldr	r3, [r3, #20]
 80037a4:	400b      	ands	r3, r1
 80037a6:	9302      	str	r3, [sp, #8]
 80037a8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = TEMPERATURE_Pin|CURRENT_Pin|POTENTIOMETER_Pin;
 80037aa:	2323      	movs	r3, #35	@ 0x23
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ac:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = TEMPERATURE_Pin|CURRENT_Pin|POTENTIOMETER_Pin;
 80037ae:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037b0:	3b20      	subs	r3, #32
 80037b2:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037b4:	f006 fc1c 	bl	8009ff0 <HAL_GPIO_Init>
    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80037b8:	2280      	movs	r2, #128	@ 0x80
    hdma_adc.Instance = DMA1_Channel1;
 80037ba:	4c0f      	ldr	r4, [pc, #60]	@ (80037f8 <HAL_ADC_MspInit+0x90>)
 80037bc:	4b0f      	ldr	r3, [pc, #60]	@ (80037fc <HAL_ADC_MspInit+0x94>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80037be:	60e2      	str	r2, [r4, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80037c0:	1892      	adds	r2, r2, r2
 80037c2:	6122      	str	r2, [r4, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80037c4:	2280      	movs	r2, #128	@ 0x80
 80037c6:	00d2      	lsls	r2, r2, #3
    hdma_adc.Instance = DMA1_Channel1;
 80037c8:	6023      	str	r3, [r4, #0]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80037ca:	6162      	str	r2, [r4, #20]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80037cc:	2300      	movs	r3, #0
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80037ce:	2220      	movs	r2, #32
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80037d0:	0020      	movs	r0, r4
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80037d2:	6063      	str	r3, [r4, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80037d4:	60a3      	str	r3, [r4, #8]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80037d6:	61a2      	str	r2, [r4, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80037d8:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80037da:	f006 fb51 	bl	8009e80 <HAL_DMA_Init>
 80037de:	2800      	cmp	r0, #0
 80037e0:	d001      	beq.n	80037e6 <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 80037e2:	f7ff ffa7 	bl	8003734 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 80037e6:	632c      	str	r4, [r5, #48]	@ 0x30
 80037e8:	6265      	str	r5, [r4, #36]	@ 0x24

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80037ea:	b009      	add	sp, #36	@ 0x24
 80037ec:	bd30      	pop	{r4, r5, pc}
 80037ee:	46c0      	nop			@ (mov r8, r8)
 80037f0:	40012400 	.word	0x40012400
 80037f4:	40021000 	.word	0x40021000
 80037f8:	20000358 	.word	0x20000358
 80037fc:	40020008 	.word	0x40020008

08003800 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8003800:	b510      	push	{r4, lr}
 8003802:	0004      	movs	r4, r0
 8003804:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003806:	2214      	movs	r2, #20
 8003808:	2100      	movs	r1, #0
 800380a:	a801      	add	r0, sp, #4
 800380c:	f008 fdad 	bl	800c36a <memset>
  if(hcomp->Instance==COMP2)
 8003810:	4b13      	ldr	r3, [pc, #76]	@ (8003860 <HAL_COMP_MspInit+0x60>)
 8003812:	6822      	ldr	r2, [r4, #0]
 8003814:	429a      	cmp	r2, r3
 8003816:	d120      	bne.n	800385a <HAL_COMP_MspInit+0x5a>
  {
  /* USER CODE BEGIN COMP2_MspInit 0 */

  /* USER CODE END COMP2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003818:	2180      	movs	r1, #128	@ 0x80
 800381a:	4b12      	ldr	r3, [pc, #72]	@ (8003864 <HAL_COMP_MspInit+0x64>)
 800381c:	0289      	lsls	r1, r1, #10
 800381e:	695a      	ldr	r2, [r3, #20]
    PA7     ------> COMP2_OUT
    */
    GPIO_InitStruct.Pin = LEAKAGE_LEVEL_Pin|LEAKAGE_THRESHOLD_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003820:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003822:	430a      	orrs	r2, r1
 8003824:	615a      	str	r2, [r3, #20]
 8003826:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003828:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800382a:	400b      	ands	r3, r1
 800382c:	9300      	str	r3, [sp, #0]
 800382e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = LEAKAGE_LEVEL_Pin|LEAKAGE_THRESHOLD_Pin;
 8003830:	2318      	movs	r3, #24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003832:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = LEAKAGE_LEVEL_Pin|LEAKAGE_THRESHOLD_Pin;
 8003834:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003836:	3b15      	subs	r3, #21
 8003838:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800383a:	f006 fbd9 	bl	8009ff0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LEAKAGE_ACTIVE_Pin;
 800383e:	2380      	movs	r3, #128	@ 0x80
 8003840:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003842:	3b7e      	subs	r3, #126	@ 0x7e
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_COMP2;
    HAL_GPIO_Init(LEAKAGE_ACTIVE_GPIO_Port, &GPIO_InitStruct);
 8003844:	2090      	movs	r0, #144	@ 0x90
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003846:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003848:	2300      	movs	r3, #0
    HAL_GPIO_Init(LEAKAGE_ACTIVE_GPIO_Port, &GPIO_InitStruct);
 800384a:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800384c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800384e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(LEAKAGE_ACTIVE_GPIO_Port, &GPIO_InitStruct);
 8003850:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF7_COMP2;
 8003852:	3307      	adds	r3, #7
 8003854:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(LEAKAGE_ACTIVE_GPIO_Port, &GPIO_InitStruct);
 8003856:	f006 fbcb 	bl	8009ff0 <HAL_GPIO_Init>

  /* USER CODE END COMP2_MspInit 1 */

  }

}
 800385a:	b006      	add	sp, #24
 800385c:	bd10      	pop	{r4, pc}
 800385e:	46c0      	nop			@ (mov r8, r8)
 8003860:	4001001e 	.word	0x4001001e
 8003864:	40021000 	.word	0x40021000

08003868 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 8003868:	6803      	ldr	r3, [r0, #0]
 800386a:	4a0f      	ldr	r2, [pc, #60]	@ (80038a8 <HAL_TIM_Base_MspInit+0x40>)
{
 800386c:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 800386e:	4293      	cmp	r3, r2
 8003870:	d10b      	bne.n	800388a <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003872:	2180      	movs	r1, #128	@ 0x80
 8003874:	4b0d      	ldr	r3, [pc, #52]	@ (80038ac <HAL_TIM_Base_MspInit+0x44>)
 8003876:	0109      	lsls	r1, r1, #4
 8003878:	699a      	ldr	r2, [r3, #24]
 800387a:	430a      	orrs	r2, r1
 800387c:	619a      	str	r2, [r3, #24]
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	400b      	ands	r3, r1
 8003882:	9300      	str	r3, [sp, #0]
 8003884:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003886:	b002      	add	sp, #8
 8003888:	4770      	bx	lr
  else if(htim_base->Instance==TIM2)
 800388a:	2280      	movs	r2, #128	@ 0x80
 800388c:	05d2      	lsls	r2, r2, #23
 800388e:	4293      	cmp	r3, r2
 8003890:	d1f9      	bne.n	8003886 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003892:	2101      	movs	r1, #1
 8003894:	4b05      	ldr	r3, [pc, #20]	@ (80038ac <HAL_TIM_Base_MspInit+0x44>)
 8003896:	69da      	ldr	r2, [r3, #28]
 8003898:	430a      	orrs	r2, r1
 800389a:	61da      	str	r2, [r3, #28]
 800389c:	69db      	ldr	r3, [r3, #28]
 800389e:	400b      	ands	r3, r1
 80038a0:	9301      	str	r3, [sp, #4]
 80038a2:	9b01      	ldr	r3, [sp, #4]
}
 80038a4:	e7ef      	b.n	8003886 <HAL_TIM_Base_MspInit+0x1e>
 80038a6:	46c0      	nop			@ (mov r8, r8)
 80038a8:	40012c00 	.word	0x40012c00
 80038ac:	40021000 	.word	0x40021000

080038b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80038b0:	b510      	push	{r4, lr}
 80038b2:	0004      	movs	r4, r0
 80038b4:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038b6:	2214      	movs	r2, #20
 80038b8:	2100      	movs	r1, #0
 80038ba:	a801      	add	r0, sp, #4
 80038bc:	f008 fd55 	bl	800c36a <memset>
  if(htim->Instance==TIM2)
 80038c0:	2380      	movs	r3, #128	@ 0x80
 80038c2:	6822      	ldr	r2, [r4, #0]
 80038c4:	05db      	lsls	r3, r3, #23
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d113      	bne.n	80038f2 <HAL_TIM_MspPostInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038ca:	2180      	movs	r1, #128	@ 0x80
 80038cc:	4b0a      	ldr	r3, [pc, #40]	@ (80038f8 <HAL_TIM_MspPostInit+0x48>)
 80038ce:	0289      	lsls	r1, r1, #10
 80038d0:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = HEATER_PWM_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
    HAL_GPIO_Init(HEATER_PWM_GPIO_Port, &GPIO_InitStruct);
 80038d2:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038d4:	430a      	orrs	r2, r1
 80038d6:	615a      	str	r2, [r3, #20]
 80038d8:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(HEATER_PWM_GPIO_Port, &GPIO_InitStruct);
 80038da:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038dc:	400b      	ands	r3, r1
 80038de:	9300      	str	r3, [sp, #0]
 80038e0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = HEATER_PWM_Pin;
 80038e2:	2304      	movs	r3, #4
    HAL_GPIO_Init(HEATER_PWM_GPIO_Port, &GPIO_InitStruct);
 80038e4:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = HEATER_PWM_Pin;
 80038e6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038e8:	3b02      	subs	r3, #2
 80038ea:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80038ec:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(HEATER_PWM_GPIO_Port, &GPIO_InitStruct);
 80038ee:	f006 fb7f 	bl	8009ff0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80038f2:	b006      	add	sp, #24
 80038f4:	bd10      	pop	{r4, pc}
 80038f6:	46c0      	nop			@ (mov r8, r8)
 80038f8:	40021000 	.word	0x40021000

080038fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80038fc:	b510      	push	{r4, lr}
 80038fe:	0004      	movs	r4, r0
 8003900:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003902:	2214      	movs	r2, #20
 8003904:	2100      	movs	r1, #0
 8003906:	a803      	add	r0, sp, #12
 8003908:	f008 fd2f 	bl	800c36a <memset>
  if(huart->Instance==USART1)
 800390c:	4b13      	ldr	r3, [pc, #76]	@ (800395c <HAL_UART_MspInit+0x60>)
 800390e:	6822      	ldr	r2, [r4, #0]
 8003910:	429a      	cmp	r2, r3
 8003912:	d120      	bne.n	8003956 <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003914:	2180      	movs	r1, #128	@ 0x80
 8003916:	4b12      	ldr	r3, [pc, #72]	@ (8003960 <HAL_UART_MspInit+0x64>)
 8003918:	01c9      	lsls	r1, r1, #7
 800391a:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800391c:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_USART1_CLK_ENABLE();
 800391e:	430a      	orrs	r2, r1
 8003920:	619a      	str	r2, [r3, #24]
 8003922:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003924:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART1_CLK_ENABLE();
 8003926:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003928:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 800392a:	9201      	str	r2, [sp, #4]
 800392c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800392e:	695a      	ldr	r2, [r3, #20]
 8003930:	0289      	lsls	r1, r1, #10
 8003932:	430a      	orrs	r2, r1
 8003934:	615a      	str	r2, [r3, #20]
 8003936:	695b      	ldr	r3, [r3, #20]
 8003938:	400b      	ands	r3, r1
 800393a:	9302      	str	r3, [sp, #8]
 800393c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800393e:	23c0      	movs	r3, #192	@ 0xc0
 8003940:	00db      	lsls	r3, r3, #3
 8003942:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003944:	2302      	movs	r3, #2
 8003946:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003948:	3301      	adds	r3, #1
 800394a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800394c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800394e:	3b02      	subs	r3, #2
 8003950:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003952:	f006 fb4d 	bl	8009ff0 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8003956:	b008      	add	sp, #32
 8003958:	bd10      	pop	{r4, pc}
 800395a:	46c0      	nop			@ (mov r8, r8)
 800395c:	40013800 	.word	0x40013800
 8003960:	40021000 	.word	0x40021000

08003964 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003964:	e7fe      	b.n	8003964 <NMI_Handler>

08003966 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003966:	e7fe      	b.n	8003966 <HardFault_Handler>

08003968 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003968:	4770      	bx	lr

0800396a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 800396a:	4770      	bx	lr

0800396c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800396c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800396e:	f005 ffcf 	bl	8009910 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003972:	bd10      	pop	{r4, pc}

08003974 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003974:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8003976:	4802      	ldr	r0, [pc, #8]	@ (8003980 <DMA1_Channel1_IRQHandler+0xc>)
 8003978:	f006 faf0 	bl	8009f5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800397c:	bd10      	pop	{r4, pc}
 800397e:	46c0      	nop			@ (mov r8, r8)
 8003980:	20000358 	.word	0x20000358

08003984 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8003984:	2001      	movs	r0, #1
 8003986:	4770      	bx	lr

08003988 <_kill>:

int _kill(int pid, int sig)
{
 8003988:	b510      	push	{r4, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800398a:	f008 fdb7 	bl	800c4fc <__errno>
 800398e:	2316      	movs	r3, #22
 8003990:	6003      	str	r3, [r0, #0]
  return -1;
 8003992:	2001      	movs	r0, #1
}
 8003994:	4240      	negs	r0, r0
 8003996:	bd10      	pop	{r4, pc}

08003998 <_exit>:

void _exit (int status)
{
 8003998:	b510      	push	{r4, lr}
  errno = EINVAL;
 800399a:	f008 fdaf 	bl	800c4fc <__errno>
 800399e:	2316      	movs	r3, #22
 80039a0:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 80039a2:	e7fe      	b.n	80039a2 <_exit+0xa>

080039a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80039a4:	b570      	push	{r4, r5, r6, lr}
 80039a6:	000e      	movs	r6, r1
 80039a8:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039aa:	2500      	movs	r5, #0
 80039ac:	42a5      	cmp	r5, r4
 80039ae:	db01      	blt.n	80039b4 <_read+0x10>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 80039b0:	0020      	movs	r0, r4
 80039b2:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 80039b4:	e000      	b.n	80039b8 <_read+0x14>
 80039b6:	bf00      	nop
 80039b8:	5570      	strb	r0, [r6, r5]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039ba:	3501      	adds	r5, #1
 80039bc:	e7f6      	b.n	80039ac <_read+0x8>

080039be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80039be:	b570      	push	{r4, r5, r6, lr}
 80039c0:	000e      	movs	r6, r1
 80039c2:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039c4:	2500      	movs	r5, #0
 80039c6:	42a5      	cmp	r5, r4
 80039c8:	db01      	blt.n	80039ce <_write+0x10>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 80039ca:	0020      	movs	r0, r4
 80039cc:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 80039ce:	5d70      	ldrb	r0, [r6, r5]
 80039d0:	e000      	b.n	80039d4 <_write+0x16>
 80039d2:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039d4:	3501      	adds	r5, #1
 80039d6:	e7f6      	b.n	80039c6 <_write+0x8>

080039d8 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 80039d8:	2001      	movs	r0, #1
}
 80039da:	4240      	negs	r0, r0
 80039dc:	4770      	bx	lr

080039de <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80039de:	2380      	movs	r3, #128	@ 0x80
 80039e0:	019b      	lsls	r3, r3, #6
  return 0;
}
 80039e2:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 80039e4:	604b      	str	r3, [r1, #4]
}
 80039e6:	4770      	bx	lr

080039e8 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80039e8:	2001      	movs	r0, #1
 80039ea:	4770      	bx	lr

080039ec <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80039ec:	2000      	movs	r0, #0
 80039ee:	4770      	bx	lr

080039f0 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80039f0:	490b      	ldr	r1, [pc, #44]	@ (8003a20 <_sbrk+0x30>)
 80039f2:	4a0c      	ldr	r2, [pc, #48]	@ (8003a24 <_sbrk+0x34>)
{
 80039f4:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80039f6:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80039f8:	490b      	ldr	r1, [pc, #44]	@ (8003a28 <_sbrk+0x38>)
{
 80039fa:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80039fc:	6808      	ldr	r0, [r1, #0]
 80039fe:	2800      	cmp	r0, #0
 8003a00:	d101      	bne.n	8003a06 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8003a02:	480a      	ldr	r0, [pc, #40]	@ (8003a2c <_sbrk+0x3c>)
 8003a04:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a06:	6808      	ldr	r0, [r1, #0]
 8003a08:	18c3      	adds	r3, r0, r3
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d906      	bls.n	8003a1c <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8003a0e:	f008 fd75 	bl	800c4fc <__errno>
 8003a12:	230c      	movs	r3, #12
 8003a14:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8003a16:	2001      	movs	r0, #1
 8003a18:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8003a1a:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8003a1c:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 8003a1e:	e7fc      	b.n	8003a1a <_sbrk+0x2a>
 8003a20:	00000400 	.word	0x00000400
 8003a24:	20002000 	.word	0x20002000
 8003a28:	200003dc 	.word	0x200003dc
 8003a2c:	20000948 	.word	0x20000948

08003a30 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8003a30:	4770      	bx	lr

08003a32 <c2d>:
 * Turn A and B into discrete form
 * 
 * A[row_a*row_a]
 * B[row_a*column_b]
 */
void c2d(float A[], float B[], const size_t row_a, const size_t column_b, const float sampleTime) {
 8003a32:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a34:	b08d      	sub	sp, #52	@ 0x34
 8003a36:	930a      	str	r3, [sp, #40]	@ 0x28
 8003a38:	9203      	str	r2, [sp, #12]
	size_t bytes_of_M = (row_a + column_b) * (row_a + column_b) * sizeof(float);
 8003a3a:	0013      	movs	r3, r2
 8003a3c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
void c2d(float A[], float B[], const size_t row_a, const size_t column_b, const float sampleTime) {
 8003a3e:	900b      	str	r0, [sp, #44]	@ 0x2c
	size_t bytes_of_M = (row_a + column_b) * (row_a + column_b) * sizeof(float);
 8003a40:	4694      	mov	ip, r2
 8003a42:	4463      	add	r3, ip
 8003a44:	001c      	movs	r4, r3
 8003a46:	435c      	muls	r4, r3
 8003a48:	00a4      	lsls	r4, r4, #2
	float *M = (float*)malloc(bytes_of_M);
 8003a4a:	0020      	movs	r0, r4
	size_t bytes_of_M = (row_a + column_b) * (row_a + column_b) * sizeof(float);
 8003a4c:	9301      	str	r3, [sp, #4]
void c2d(float A[], float B[], const size_t row_a, const size_t column_b, const float sampleTime) {
 8003a4e:	9109      	str	r1, [sp, #36]	@ 0x24
	float *M = (float*)malloc(bytes_of_M);
 8003a50:	f007 fcd0 	bl	800b3f4 <malloc>
	memset(M, 0, bytes_of_M);
 8003a54:	0022      	movs	r2, r4
	size_t i, j;
	/* Create M = [A B; zeros(RDIM, ADIM) zeros(RDIM, RDIM)] */
	for (i = 0; i < row_a; i++) {
 8003a56:	2400      	movs	r4, #0
	memset(M, 0, bytes_of_M);
 8003a58:	2100      	movs	r1, #0
	float *M = (float*)malloc(bytes_of_M);
 8003a5a:	9002      	str	r0, [sp, #8]
	memset(M, 0, bytes_of_M);
 8003a5c:	f008 fc85 	bl	800c36a <memset>
	for (i = 0; i < row_a; i++) {
 8003a60:	9b03      	ldr	r3, [sp, #12]
 8003a62:	9408      	str	r4, [sp, #32]
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	9304      	str	r3, [sp, #16]
 8003a68:	9b03      	ldr	r3, [sp, #12]
 8003a6a:	9405      	str	r4, [sp, #20]
 8003a6c:	9307      	str	r3, [sp, #28]
 8003a6e:	9406      	str	r4, [sp, #24]
 8003a70:	9b06      	ldr	r3, [sp, #24]
 8003a72:	9a03      	ldr	r2, [sp, #12]
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d115      	bne.n	8003aa4 <c2d+0x72>
		for (j = 0; j < column_b; j++) {
			M[i * (row_a + column_b) + j + row_a] = B[i * column_b + j] * sampleTime;
		}
	}
	expm(M, row_a + column_b);
	for (i = 0; i < row_a; i++) {
 8003a78:	2700      	movs	r7, #0
	expm(M, row_a + column_b);
 8003a7a:	9901      	ldr	r1, [sp, #4]
 8003a7c:	9802      	ldr	r0, [sp, #8]
 8003a7e:	f001 fcab 	bl	80053d8 <expm>
	for (i = 0; i < row_a; i++) {
 8003a82:	9b01      	ldr	r3, [sp, #4]
 8003a84:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	9305      	str	r3, [sp, #20]
 8003a8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003a8c:	9e02      	ldr	r6, [sp, #8]
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8003a92:	9301      	str	r3, [sp, #4]
 8003a94:	9b03      	ldr	r3, [sp, #12]
 8003a96:	429f      	cmp	r7, r3
 8003a98:	d13d      	bne.n	8003b16 <c2d+0xe4>
			B[i * column_b + j] = M[i * (row_a + column_b) + j + row_a];
		}
	}

	/* Free */
	free(M);
 8003a9a:	9802      	ldr	r0, [sp, #8]
 8003a9c:	f007 fcb4 	bl	800b408 <free>
}
 8003aa0:	b00d      	add	sp, #52	@ 0x34
 8003aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (i = 0; i < row_a; i++) {
 8003aa4:	2500      	movs	r5, #0
 8003aa6:	9b08      	ldr	r3, [sp, #32]
 8003aa8:	00a6      	lsls	r6, r4, #2
 8003aaa:	009f      	lsls	r7, r3, #2
 8003aac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003aae:	19df      	adds	r7, r3, r7
 8003ab0:	9b02      	ldr	r3, [sp, #8]
 8003ab2:	18f6      	adds	r6, r6, r3
			M[i * (row_a + column_b) + j] = A[i * row_a + j] * sampleTime;
 8003ab4:	5978      	ldr	r0, [r7, r5]
 8003ab6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8003ab8:	f7fd f8aa 	bl	8000c10 <__aeabi_fmul>
		for (j = 0; j < row_a; j++) {
 8003abc:	9b04      	ldr	r3, [sp, #16]
			M[i * (row_a + column_b) + j] = A[i * row_a + j] * sampleTime;
 8003abe:	5170      	str	r0, [r6, r5]
		for (j = 0; j < row_a; j++) {
 8003ac0:	3504      	adds	r5, #4
 8003ac2:	429d      	cmp	r5, r3
 8003ac4:	d1f6      	bne.n	8003ab4 <c2d+0x82>
 8003ac6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003ac8:	9b05      	ldr	r3, [sp, #20]
 8003aca:	4694      	mov	ip, r2
 8003acc:	009d      	lsls	r5, r3, #2
 8003ace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ad0:	18ed      	adds	r5, r5, r3
 8003ad2:	9b07      	ldr	r3, [sp, #28]
 8003ad4:	009e      	lsls	r6, r3, #2
 8003ad6:	9b02      	ldr	r3, [sp, #8]
 8003ad8:	199e      	adds	r6, r3, r6
 8003ada:	9b05      	ldr	r3, [sp, #20]
 8003adc:	4463      	add	r3, ip
 8003ade:	009f      	lsls	r7, r3, #2
 8003ae0:	9305      	str	r3, [sp, #20]
 8003ae2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ae4:	18ff      	adds	r7, r7, r3
		for (j = 0; j < column_b; j++) {
 8003ae6:	42bd      	cmp	r5, r7
 8003ae8:	d10f      	bne.n	8003b0a <c2d+0xd8>
	for (i = 0; i < row_a; i++) {
 8003aea:	9a01      	ldr	r2, [sp, #4]
 8003aec:	9b06      	ldr	r3, [sp, #24]
 8003aee:	4694      	mov	ip, r2
 8003af0:	3301      	adds	r3, #1
 8003af2:	9a03      	ldr	r2, [sp, #12]
 8003af4:	9306      	str	r3, [sp, #24]
 8003af6:	9b07      	ldr	r3, [sp, #28]
 8003af8:	4463      	add	r3, ip
 8003afa:	4694      	mov	ip, r2
 8003afc:	9307      	str	r3, [sp, #28]
 8003afe:	9b08      	ldr	r3, [sp, #32]
 8003b00:	4463      	add	r3, ip
 8003b02:	9308      	str	r3, [sp, #32]
 8003b04:	9b01      	ldr	r3, [sp, #4]
 8003b06:	18e4      	adds	r4, r4, r3
 8003b08:	e7b2      	b.n	8003a70 <c2d+0x3e>
			M[i * (row_a + column_b) + j + row_a] = B[i * column_b + j] * sampleTime;
 8003b0a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8003b0c:	cd01      	ldmia	r5!, {r0}
 8003b0e:	f7fd f87f 	bl	8000c10 <__aeabi_fmul>
 8003b12:	c601      	stmia	r6!, {r0}
		for (j = 0; j < column_b; j++) {
 8003b14:	e7e7      	b.n	8003ae6 <c2d+0xb4>
			A[i * row_a + j] = M[i * (row_a + column_b) + j];
 8003b16:	0031      	movs	r1, r6
 8003b18:	0028      	movs	r0, r5
 8003b1a:	9a04      	ldr	r2, [sp, #16]
 8003b1c:	f008 fd2e 	bl	800c57c <memcpy>
			B[i * column_b + j] = M[i * (row_a + column_b) + j + row_a];
 8003b20:	9b04      	ldr	r3, [sp, #16]
 8003b22:	0020      	movs	r0, r4
 8003b24:	18f1      	adds	r1, r6, r3
 8003b26:	9a01      	ldr	r2, [sp, #4]
 8003b28:	f008 fd28 	bl	800c57c <memcpy>
	for (i = 0; i < row_a; i++) {
 8003b2c:	9b04      	ldr	r3, [sp, #16]
 8003b2e:	3701      	adds	r7, #1
 8003b30:	18ed      	adds	r5, r5, r3
 8003b32:	9b05      	ldr	r3, [sp, #20]
 8003b34:	18f6      	adds	r6, r6, r3
 8003b36:	9b01      	ldr	r3, [sp, #4]
 8003b38:	18e4      	adds	r4, r4, r3
 8003b3a:	e7ab      	b.n	8003a94 <c2d+0x62>

08003b3c <cab>:
 * GAMMA[(N*row_c)*(N*column_b)]
 * PHI[(N*row_c)*row_a]
 * B[row_a*columb_b]
 * C[row_c*row_a]
 */
void cab(float GAMMA[], const float PHI[], const float B[], const float C[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t N) {
 8003b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b3e:	b091      	sub	sp, #68	@ 0x44
 8003b40:	001e      	movs	r6, r3
 8003b42:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8003b44:	900a      	str	r0, [sp, #40]	@ 0x28
	/* Decleration */
	size_t i, j;

	/* First create the initial C*A^0*B == C*I*B == C*B */
	float* CB = (float*)malloc(row_c * column_b * sizeof(float));
 8003b46:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8003b48:	009d      	lsls	r5, r3, #2
 8003b4a:	4368      	muls	r0, r5
void cab(float GAMMA[], const float PHI[], const float B[], const float C[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t N) {
 8003b4c:	000f      	movs	r7, r1
 8003b4e:	0014      	movs	r4, r2
	float* CB = (float*)malloc(row_c * column_b * sizeof(float));
 8003b50:	f007 fc50 	bl	800b3f4 <malloc>
	mul(C, B, CB, row_c, row_a, column_b);
 8003b54:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8003b56:	0002      	movs	r2, r0
 8003b58:	9301      	str	r3, [sp, #4]
 8003b5a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8003b5c:	0021      	movs	r1, r4
	float* CB = (float*)malloc(row_c * column_b * sizeof(float));
 8003b5e:	9003      	str	r0, [sp, #12]
	mul(C, B, CB, row_c, row_a, column_b);
 8003b60:	9300      	str	r3, [sp, #0]
 8003b62:	0030      	movs	r0, r6
 8003b64:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8003b66:	f001 feb7 	bl	80058d8 <mul>

	/* Take the transpose of CB so it will have dimension column_b*row_c instead */
	tran(CB, row_c, column_b);
 8003b6a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8003b6c:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8003b6e:	9803      	ldr	r0, [sp, #12]
 8003b70:	f003 f8a9 	bl	8006cc6 <tran>

	/* Create the CAB matrix from PHI*B */
	float* PHIB = (float*)malloc(N * row_c * column_b * sizeof(float));
 8003b74:	0028      	movs	r0, r5
 8003b76:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8003b78:	9e19      	ldr	r6, [sp, #100]	@ 0x64
	 *                    0  CB PHI;
	 *            		  0   0  CB PHI;
	 *            		  0   0   0  CB PHI] from left to right
	 */
	memset(GAMMA, 0, N * row_c * N * column_b * sizeof(float));
	for (i = 0; i < N; i++) {
 8003b7a:	2500      	movs	r5, #0
	float* PHIB = (float*)malloc(N * row_c * column_b * sizeof(float));
 8003b7c:	435e      	muls	r6, r3
 8003b7e:	4370      	muls	r0, r6
 8003b80:	f007 fc38 	bl	800b3f4 <malloc>
	mul(PHI, B, PHIB, N * row_c, row_a, column_b); /* CAB = PHI*B */
 8003b84:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8003b86:	0002      	movs	r2, r0
 8003b88:	9301      	str	r3, [sp, #4]
 8003b8a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8003b8c:	0021      	movs	r1, r4
	float* PHIB = (float*)malloc(N * row_c * column_b * sizeof(float));
 8003b8e:	9004      	str	r0, [sp, #16]
	mul(PHI, B, PHIB, N * row_c, row_a, column_b); /* CAB = PHI*B */
 8003b90:	9300      	str	r3, [sp, #0]
 8003b92:	0038      	movs	r0, r7
 8003b94:	0033      	movs	r3, r6
 8003b96:	f001 fe9f 	bl	80058d8 <mul>
	tran(PHIB, N * row_c, column_b);
 8003b9a:	0031      	movs	r1, r6
 8003b9c:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8003b9e:	9804      	ldr	r0, [sp, #16]
 8003ba0:	f003 f891 	bl	8006cc6 <tran>
	memset(GAMMA, 0, N * row_c * N * column_b * sizeof(float));
 8003ba4:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8003ba6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8003ba8:	2100      	movs	r1, #0
 8003baa:	4353      	muls	r3, r2
 8003bac:	001a      	movs	r2, r3
 8003bae:	4372      	muls	r2, r6
 8003bb0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8003bb2:	0092      	lsls	r2, r2, #2
 8003bb4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003bb6:	f008 fbd8 	bl	800c36a <memset>
	for (i = 0; i < N; i++) {
 8003bba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8003bbc:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	9308      	str	r3, [sp, #32]
 8003bc2:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8003bc4:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8003bc6:	4373      	muls	r3, r6
 8003bc8:	189b      	adds	r3, r3, r2
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	930e      	str	r3, [sp, #56]	@ 0x38
 8003bce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8003bd0:	9506      	str	r5, [sp, #24]
 8003bd2:	3b01      	subs	r3, #1
 8003bd4:	4353      	muls	r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003bda:	00b3      	lsls	r3, r6, #2
 8003bdc:	930c      	str	r3, [sp, #48]	@ 0x30
 8003bde:	9b06      	ldr	r3, [sp, #24]
 8003be0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d031      	beq.n	8003c4a <cab+0x10e>
		for (j = 0; j < column_b; j++) {
			memcpy(GAMMA + N * row_c * (i * column_b + j) + row_c * i, CB + row_c * j, row_c * sizeof(float)); /* Add CB */
			memcpy(GAMMA + N * row_c * (i * column_b + j) + row_c * i + row_c, PHIB + N * row_c * j, (N - i - 1) * row_c * sizeof(float)); /* Add PHI*B */
 8003be6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8003be8:	00ab      	lsls	r3, r5, #2
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	930d      	str	r3, [sp, #52]	@ 0x34
 8003bee:	9b03      	ldr	r3, [sp, #12]
 8003bf0:	003c      	movs	r4, r7
 8003bf2:	9305      	str	r3, [sp, #20]
 8003bf4:	9b04      	ldr	r3, [sp, #16]
 8003bf6:	9309      	str	r3, [sp, #36]	@ 0x24
		for (j = 0; j < column_b; j++) {
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	9307      	str	r3, [sp, #28]
 8003bfc:	e019      	b.n	8003c32 <cab+0xf6>
			memcpy(GAMMA + N * row_c * (i * column_b + j) + row_c * i, CB + row_c * j, row_c * sizeof(float)); /* Add CB */
 8003bfe:	0020      	movs	r0, r4
 8003c00:	9a08      	ldr	r2, [sp, #32]
 8003c02:	9905      	ldr	r1, [sp, #20]
 8003c04:	f008 fcba 	bl	800c57c <memcpy>
			memcpy(GAMMA + N * row_c * (i * column_b + j) + row_c * i + row_c, PHIB + N * row_c * j, (N - i - 1) * row_c * sizeof(float)); /* Add PHI*B */
 8003c08:	9b08      	ldr	r3, [sp, #32]
 8003c0a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8003c0c:	1918      	adds	r0, r3, r4
 8003c0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003c10:	f008 fcb4 	bl	800c57c <memcpy>
		for (j = 0; j < column_b; j++) {
 8003c14:	9a08      	ldr	r2, [sp, #32]
 8003c16:	9b07      	ldr	r3, [sp, #28]
 8003c18:	4694      	mov	ip, r2
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	9307      	str	r3, [sp, #28]
 8003c1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003c20:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8003c22:	18e4      	adds	r4, r4, r3
 8003c24:	9b05      	ldr	r3, [sp, #20]
 8003c26:	4463      	add	r3, ip
 8003c28:	4694      	mov	ip, r2
 8003c2a:	9305      	str	r3, [sp, #20]
 8003c2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c2e:	4463      	add	r3, ip
 8003c30:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c32:	9b07      	ldr	r3, [sp, #28]
 8003c34:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d1e1      	bne.n	8003bfe <cab+0xc2>
	for (i = 0; i < N; i++) {
 8003c3a:	9b06      	ldr	r3, [sp, #24]
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	9306      	str	r3, [sp, #24]
 8003c40:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003c42:	18ff      	adds	r7, r7, r3
 8003c44:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8003c46:	18ed      	adds	r5, r5, r3
 8003c48:	e7c9      	b.n	8003bde <cab+0xa2>
		}
	}

	/* Transpose of gamma */
	tran(GAMMA, N * column_b, N * row_c);
 8003c4a:	0032      	movs	r2, r6
 8003c4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003c4e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8003c50:	f003 f839 	bl	8006cc6 <tran>

	/* Free */
	free(CB);
 8003c54:	9803      	ldr	r0, [sp, #12]
 8003c56:	f007 fbd7 	bl	800b408 <free>
	free(PHIB);
 8003c5a:	9804      	ldr	r0, [sp, #16]
 8003c5c:	f007 fbd4 	bl	800b408 <free>
}
 8003c60:	b011      	add	sp, #68	@ 0x44
 8003c62:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003c64 <obsv>:
  * [C*A^1; C*A^2; C*A^3; ... ; C*A^N] % Extended observability matrix
  * A[row_a*row_a]
  * C[row_c*row_a]
  * PHI[(N*row_c)*row_a]
  */
void obsv(float PHI[], const float A[], const float C[], const size_t row_a, const size_t row_c, const size_t N) {
 8003c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c66:	001c      	movs	r4, r3
	/* Decleration */
	size_t i;

	/* This matrix will A^(i+1) all the time */
	float* A_copy = (float*)malloc(row_a * row_a * sizeof(float));
 8003c68:	435b      	muls	r3, r3
 8003c6a:	009b      	lsls	r3, r3, #2
void obsv(float PHI[], const float A[], const float C[], const size_t row_a, const size_t row_c, const size_t N) {
 8003c6c:	b089      	sub	sp, #36	@ 0x24
 8003c6e:	0005      	movs	r5, r0
	float* A_copy = (float*)malloc(row_a * row_a * sizeof(float));
 8003c70:	0018      	movs	r0, r3
 8003c72:	9302      	str	r3, [sp, #8]
void obsv(float PHI[], const float A[], const float C[], const size_t row_a, const size_t row_c, const size_t N) {
 8003c74:	9106      	str	r1, [sp, #24]
 8003c76:	9207      	str	r2, [sp, #28]
	float* A_copy = (float*)malloc(row_a * row_a * sizeof(float));
 8003c78:	f007 fbbc 	bl	800b3f4 <malloc>
	memcpy(A_copy, A, row_a * row_a * sizeof(float));
 8003c7c:	9a02      	ldr	r2, [sp, #8]
 8003c7e:	9906      	ldr	r1, [sp, #24]
	float* A_copy = (float*)malloc(row_a * row_a * sizeof(float));
 8003c80:	9003      	str	r0, [sp, #12]
	memcpy(A_copy, A, row_a * row_a * sizeof(float));
 8003c82:	f008 fc7b 	bl	800c57c <memcpy>

	/* Temporary matrix */
	float* T = (float*)malloc(row_c * row_a * sizeof(float));
 8003c86:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 8003c88:	4367      	muls	r7, r4
 8003c8a:	00bf      	lsls	r7, r7, #2
 8003c8c:	0038      	movs	r0, r7
 8003c8e:	f007 fbb1 	bl	800b3f4 <malloc>
 8003c92:	0006      	movs	r6, r0

	/* Regular T = C*A^(1+i) */
	mul(C, A, T, row_c, row_a, row_a);
 8003c94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003c96:	0002      	movs	r2, r0
 8003c98:	9906      	ldr	r1, [sp, #24]
 8003c9a:	9807      	ldr	r0, [sp, #28]
 8003c9c:	9401      	str	r4, [sp, #4]
 8003c9e:	9400      	str	r4, [sp, #0]
 8003ca0:	f001 fe1a 	bl	80058d8 <mul>

	/* Insert temporary T into PHI */
	memcpy(PHI, T, row_c * row_a * sizeof(float));
 8003ca4:	003a      	movs	r2, r7
 8003ca6:	0031      	movs	r1, r6
 8003ca8:	0028      	movs	r0, r5
 8003caa:	f008 fc67 	bl	800c57c <memcpy>

	/* Do the rest C*A^(i+1) because we have already done i = 0 */
	float* A_pow = (float*)malloc(row_a * row_a * sizeof(float));
 8003cae:	9802      	ldr	r0, [sp, #8]
 8003cb0:	f007 fba0 	bl	800b3f4 <malloc>
 8003cb4:	19eb      	adds	r3, r5, r7
	for (i = 1; i < N; i++) {
 8003cb6:	2501      	movs	r5, #1
	float* A_pow = (float*)malloc(row_a * row_a * sizeof(float));
 8003cb8:	9004      	str	r0, [sp, #16]
	for (i = 1; i < N; i++) {
 8003cba:	9305      	str	r3, [sp, #20]
 8003cbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003cbe:	429d      	cmp	r5, r3
 8003cc0:	d30a      	bcc.n	8003cd8 <obsv+0x74>
		memcpy(PHI + i * row_c * row_a, T, row_c * row_a * sizeof(float)); /* Insert temporary T into PHI */
		memcpy(A_copy, A_pow, row_a * row_a * sizeof(float)); /* A_copy <- A_pow */
	}

	/* Free */
	free(A_copy);
 8003cc2:	9803      	ldr	r0, [sp, #12]
 8003cc4:	f007 fba0 	bl	800b408 <free>
	free(T);
 8003cc8:	0030      	movs	r0, r6
 8003cca:	f007 fb9d 	bl	800b408 <free>
	free(A_pow);
 8003cce:	9804      	ldr	r0, [sp, #16]
 8003cd0:	f007 fb9a 	bl	800b408 <free>
}
 8003cd4:	b009      	add	sp, #36	@ 0x24
 8003cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		mul(A, A_copy, A_pow, row_a, row_a, row_a); /*  Matrix power A_pow = A*A_copy */
 8003cd8:	0023      	movs	r3, r4
 8003cda:	9a04      	ldr	r2, [sp, #16]
 8003cdc:	9903      	ldr	r1, [sp, #12]
 8003cde:	9806      	ldr	r0, [sp, #24]
 8003ce0:	9401      	str	r4, [sp, #4]
 8003ce2:	9400      	str	r4, [sp, #0]
 8003ce4:	f001 fdf8 	bl	80058d8 <mul>
		mul(C, A_pow, T, row_c, row_a, row_a); /* T = C*A^(1+i) */
 8003ce8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003cea:	0032      	movs	r2, r6
 8003cec:	9904      	ldr	r1, [sp, #16]
 8003cee:	9807      	ldr	r0, [sp, #28]
 8003cf0:	9401      	str	r4, [sp, #4]
 8003cf2:	9400      	str	r4, [sp, #0]
 8003cf4:	f001 fdf0 	bl	80058d8 <mul>
		memcpy(PHI + i * row_c * row_a, T, row_c * row_a * sizeof(float)); /* Insert temporary T into PHI */
 8003cf8:	003a      	movs	r2, r7
 8003cfa:	0031      	movs	r1, r6
 8003cfc:	9805      	ldr	r0, [sp, #20]
 8003cfe:	f008 fc3d 	bl	800c57c <memcpy>
		memcpy(A_copy, A_pow, row_a * row_a * sizeof(float)); /* A_copy <- A_pow */
 8003d02:	9a02      	ldr	r2, [sp, #8]
 8003d04:	9904      	ldr	r1, [sp, #16]
 8003d06:	9803      	ldr	r0, [sp, #12]
 8003d08:	f008 fc38 	bl	800c57c <memcpy>
	for (i = 1; i < N; i++) {
 8003d0c:	9b05      	ldr	r3, [sp, #20]
 8003d0e:	3501      	adds	r5, #1
 8003d10:	19db      	adds	r3, r3, r7
 8003d12:	9305      	str	r3, [sp, #20]
 8003d14:	e7d2      	b.n	8003cbc <obsv+0x58>
	...

08003d18 <qmpc>:
 * u[column_b]
 * Umax[column_b]
 * S[row_c]
 * r[row_c]
 */
void qmpc(const float GAMMA[], const float PHI[], const float x[], float u[], const float Umax[], const float S[], const float r[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t N, const float lambda, const bool has_integration_action, const float integration_constant) {
 8003d18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d1a:	b099      	sub	sp, #100	@ 0x64
 8003d1c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003d1e:	2339      	movs	r3, #57	@ 0x39
 8003d20:	920b      	str	r2, [sp, #44]	@ 0x2c
 8003d22:	aa10      	add	r2, sp, #64	@ 0x40
 8003d24:	189b      	adds	r3, r3, r2
 8003d26:	7fdb      	ldrb	r3, [r3, #31]
    % aqp = [GAMMA; I; -I]
    % qqp = GAMMA'*GAMMA + Q
	*/
	
	/* Create R vector */
	float* R = (float*)malloc(N * row_c * sizeof(float));
 8003d28:	9a24      	ldr	r2, [sp, #144]	@ 0x90
void qmpc(const float GAMMA[], const float PHI[], const float x[], float u[], const float Umax[], const float S[], const float r[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t N, const float lambda, const bool has_integration_action, const float integration_constant) {
 8003d2a:	9317      	str	r3, [sp, #92]	@ 0x5c
	float* R = (float*)malloc(N * row_c * sizeof(float));
 8003d2c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
void qmpc(const float GAMMA[], const float PHI[], const float x[], float u[], const float Umax[], const float S[], const float r[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t N, const float lambda, const bool has_integration_action, const float integration_constant) {
 8003d2e:	9012      	str	r0, [sp, #72]	@ 0x48
	float* R = (float*)malloc(N * row_c * sizeof(float));
 8003d30:	4353      	muls	r3, r2
 8003d32:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	0018      	movs	r0, r3
 8003d38:	930e      	str	r3, [sp, #56]	@ 0x38
void qmpc(const float GAMMA[], const float PHI[], const float x[], float u[], const float Umax[], const float S[], const float r[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t N, const float lambda, const bool has_integration_action, const float integration_constant) {
 8003d3a:	000f      	movs	r7, r1
	float* R = (float*)malloc(N * row_c * sizeof(float));
 8003d3c:	f007 fb5a 	bl	800b3f4 <malloc>
	size_t i, j;
	for (i = 0; i < N; i++) {
 8003d40:	2600      	movs	r6, #0
 8003d42:	0005      	movs	r5, r0
 8003d44:	9b22      	ldr	r3, [sp, #136]	@ 0x88
	float* R = (float*)malloc(N * row_c * sizeof(float));
 8003d46:	900a      	str	r0, [sp, #40]	@ 0x28
	for (i = 0; i < N; i++) {
 8003d48:	009c      	lsls	r4, r3, #2
 8003d4a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003d4c:	429e      	cmp	r6, r3
 8003d4e:	d007      	beq.n	8003d60 <qmpc+0x48>
		for (j = 0; j < row_c; j++) {
			R[i * row_c + j] = r[j];
 8003d50:	0028      	movs	r0, r5
 8003d52:	0022      	movs	r2, r4
 8003d54:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8003d56:	f008 fc11 	bl	800c57c <memcpy>
	for (i = 0; i < N; i++) {
 8003d5a:	3601      	adds	r6, #1
 8003d5c:	192d      	adds	r5, r5, r4
 8003d5e:	e7f4      	b.n	8003d4a <qmpc+0x32>
		}
	}

	/* Create PHIx vector */
	float* PHIx = (float*)malloc(N * row_c * sizeof(float));
 8003d60:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8003d62:	f007 fb47 	bl	800b3f4 <malloc>
	mul(PHI, x, PHIx, N * row_c, row_a, 1);
 8003d66:	2301      	movs	r3, #1
 8003d68:	9301      	str	r3, [sp, #4]
 8003d6a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003d6c:	0002      	movs	r2, r0
 8003d6e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
	float* PHIx = (float*)malloc(N * row_c * sizeof(float));
 8003d70:	900f      	str	r0, [sp, #60]	@ 0x3c
	mul(PHI, x, PHIx, N * row_c, row_a, 1);
 8003d72:	9300      	str	r3, [sp, #0]
 8003d74:	0038      	movs	r0, r7
 8003d76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d78:	f001 fdae 	bl	80058d8 <mul>

	/* Create bqp = [S + R - PHIx; Umax; Umax*0] vector */
	float* bqp = malloc((N * row_c + N * column_b + N * column_b) * sizeof(float));
 8003d7c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8003d7e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8003d80:	4694      	mov	ip, r2
 8003d82:	4463      	add	r3, ip
 8003d84:	9314      	str	r3, [sp, #80]	@ 0x50
 8003d86:	189b      	adds	r3, r3, r2
 8003d88:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8003d8a:	435a      	muls	r2, r3
 8003d8c:	0095      	lsls	r5, r2, #2
 8003d8e:	0028      	movs	r0, r5
 8003d90:	9211      	str	r2, [sp, #68]	@ 0x44
 8003d92:	f007 fb2f 	bl	800b3f4 <malloc>
	memset(bqp, 0, (N * row_c + N * column_b + N * column_b) * sizeof(float));
 8003d96:	002a      	movs	r2, r5
	for(i = 0; i < N; i++) {
 8003d98:	2500      	movs	r5, #0
	memset(bqp, 0, (N * row_c + N * column_b + N * column_b) * sizeof(float));
 8003d9a:	2100      	movs	r1, #0
	float* bqp = malloc((N * row_c + N * column_b + N * column_b) * sizeof(float));
 8003d9c:	900c      	str	r0, [sp, #48]	@ 0x30
	memset(bqp, 0, (N * row_c + N * column_b + N * column_b) * sizeof(float));
 8003d9e:	f008 fae4 	bl	800c36a <memset>
	for(i = 0; i < N; i++) {
 8003da2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	930d      	str	r3, [sp, #52]	@ 0x34
 8003da8:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8003daa:	191b      	adds	r3, r3, r4
 8003dac:	002c      	movs	r4, r5
 8003dae:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003db0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003db2:	429d      	cmp	r5, r3
 8003db4:	d015      	beq.n	8003de2 <qmpc+0xca>
 8003db6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003db8:	00a6      	lsls	r6, r4, #2
 8003dba:	9f1f      	ldr	r7, [sp, #124]	@ 0x7c
 8003dbc:	199e      	adds	r6, r3, r6
 8003dbe:	e009      	b.n	8003dd4 <qmpc+0xbc>
        for (j = 0; j < row_c; j++) {
            bqp[i * row_c + j] = S[j] + R[i] - PHIx[i];
 8003dc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003dc2:	cf01      	ldmia	r7!, {r0}
 8003dc4:	5959      	ldr	r1, [r3, r5]
 8003dc6:	f7fc fbb3 	bl	8000530 <__aeabi_fadd>
 8003dca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003dcc:	5959      	ldr	r1, [r3, r5]
 8003dce:	f7fd f85d 	bl	8000e8c <__aeabi_fsub>
 8003dd2:	c601      	stmia	r6!, {r0}
        for (j = 0; j < row_c; j++) {
 8003dd4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003dd6:	42bb      	cmp	r3, r7
 8003dd8:	d1f2      	bne.n	8003dc0 <qmpc+0xa8>
	for(i = 0; i < N; i++) {
 8003dda:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8003ddc:	3504      	adds	r5, #4
 8003dde:	18e4      	adds	r4, r4, r3
 8003de0:	e7e6      	b.n	8003db0 <qmpc+0x98>
        }
	}
	for (i = N * row_c; i < N * row_c + N; i++) {
 8003de2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003de4:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8003de6:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8003de8:	189f      	adds	r7, r3, r2
 8003dea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
	float* R = (float*)malloc(N * row_c * sizeof(float));
 8003dec:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	435d      	muls	r5, r3
 8003df2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003df4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003df6:	195d      	adds	r5, r3, r5
	for (i = N * row_c; i < N * row_c + N; i++) {
 8003df8:	42b7      	cmp	r7, r6
 8003dfa:	d908      	bls.n	8003e0e <qmpc+0xf6>
		for (j = 0; j < column_b; j++) {
			bqp[i * column_b + j] = Umax[j];
 8003dfc:	0028      	movs	r0, r5
 8003dfe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8003e00:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8003e02:	f008 fbbb 	bl	800c57c <memcpy>
	for (i = N * row_c; i < N * row_c + N; i++) {
 8003e06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003e08:	3601      	adds	r6, #1
 8003e0a:	18ed      	adds	r5, r5, r3
 8003e0c:	e7f4      	b.n	8003df8 <qmpc+0xe0>
		}
	}

	/* Transpose GAMMA */
	float* GAMMAT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8003e0e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003e10:	9c23      	ldr	r4, [sp, #140]	@ 0x8c
 8003e12:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8003e14:	435c      	muls	r4, r3
 8003e16:	4366      	muls	r6, r4
 8003e18:	00b6      	lsls	r6, r6, #2
 8003e1a:	0030      	movs	r0, r6
 8003e1c:	f007 faea 	bl	800b3f4 <malloc>
	memcpy(GAMMAT, GAMMA, (N * row_c) * (N * column_b) * sizeof(float));
 8003e20:	0032      	movs	r2, r6
 8003e22:	9912      	ldr	r1, [sp, #72]	@ 0x48
	float* GAMMAT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8003e24:	900d      	str	r0, [sp, #52]	@ 0x34
	memcpy(GAMMAT, GAMMA, (N * row_c) * (N * column_b) * sizeof(float));
 8003e26:	f008 fba9 	bl	800c57c <memcpy>
	tran(GAMMAT, N * row_c, N * column_b);
 8003e2a:	0022      	movs	r2, r4
 8003e2c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003e2e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003e30:	f002 ff49 	bl	8006cc6 <tran>

	/* Create qqp = GAMMAT * GAMMA matrix */
	float* qqp = (float*)malloc(N * column_b * N * column_b * sizeof(float));
 8003e34:	0020      	movs	r0, r4
 8003e36:	4360      	muls	r0, r4
 8003e38:	00a3      	lsls	r3, r4, #2
 8003e3a:	0080      	lsls	r0, r0, #2
 8003e3c:	9316      	str	r3, [sp, #88]	@ 0x58
 8003e3e:	f007 fad9 	bl	800b3f4 <malloc>
	mul(GAMMAT, GAMMA, qqp, N * column_b, N * row_c, N * column_b);

	/* Add regularization to qqp matrix */
	for (i = 0; i < N * column_b; i++) {
 8003e42:	2500      	movs	r5, #0
	mul(GAMMAT, GAMMA, qqp, N * column_b, N * row_c, N * column_b);
 8003e44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e46:	0002      	movs	r2, r0
	float* qqp = (float*)malloc(N * column_b * N * column_b * sizeof(float));
 8003e48:	9010      	str	r0, [sp, #64]	@ 0x40
	mul(GAMMAT, GAMMA, qqp, N * column_b, N * row_c, N * column_b);
 8003e4a:	9300      	str	r3, [sp, #0]
 8003e4c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8003e4e:	0023      	movs	r3, r4
 8003e50:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003e52:	9401      	str	r4, [sp, #4]
 8003e54:	f001 fd40 	bl	80058d8 <mul>
	for (i = 0; i < N * column_b; i++) {
 8003e58:	00a3      	lsls	r3, r4, #2
 8003e5a:	3304      	adds	r3, #4
 8003e5c:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8003e5e:	9315      	str	r3, [sp, #84]	@ 0x54
 8003e60:	42ac      	cmp	r4, r5
 8003e62:	d000      	beq.n	8003e66 <qmpc+0x14e>
 8003e64:	e06b      	b.n	8003f3e <qmpc+0x226>
		qqp[i * N * column_b + i] += lambda;
	}

	/* Create aqp = [GAMMA; I; -I] */
	float* aqp = (float*)malloc((N * row_c + N * column_b + N * column_b) * (N * column_b) * sizeof(float));
 8003e66:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003e68:	9f16      	ldr	r7, [sp, #88]	@ 0x58
 8003e6a:	435f      	muls	r7, r3
 8003e6c:	0038      	movs	r0, r7
 8003e6e:	f007 fac1 	bl	800b3f4 <malloc>
 8003e72:	0004      	movs	r4, r0
	memset(aqp, 0, (N * row_c + N * column_b + N * column_b) * (N * column_b) * sizeof(float));
 8003e74:	003a      	movs	r2, r7
 8003e76:	2100      	movs	r1, #0
 8003e78:	f008 fa77 	bl	800c36a <memset>
	memcpy(aqp, GAMMA, (N * row_c) * (N * column_b) * sizeof(float));
 8003e7c:	0032      	movs	r2, r6
 8003e7e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8003e80:	0020      	movs	r0, r4
 8003e82:	f008 fb7b 	bl	800c57c <memcpy>
	for (i = 0; i < N * column_b; i++) {
 8003e86:	9924      	ldr	r1, [sp, #144]	@ 0x90
 8003e88:	9b14      	ldr	r3, [sp, #80]	@ 0x50
		aqp[i * (N * column_b) + i + (N * row_c) * (N * column_b)] = 1.0f;
		aqp[i * (N * column_b) + i + (N * row_c + N * column_b) * (N * column_b)] = -1.0f;
 8003e8a:	4f43      	ldr	r7, [pc, #268]	@ (8003f98 <qmpc+0x280>)
 8003e8c:	434b      	muls	r3, r1
	for (i = 0; i < N * column_b; i++) {
 8003e8e:	2100      	movs	r1, #0
 8003e90:	436b      	muls	r3, r5
 8003e92:	19a2      	adds	r2, r4, r6
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	428d      	cmp	r5, r1
 8003e98:	d15a      	bne.n	8003f50 <qmpc+0x238>
	}

	/* Create PHIx_R vector */
	float* PHIx_R = (float*)malloc(N * row_c * sizeof(float));
 8003e9a:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8003e9c:	f007 faaa 	bl	800b3f4 <malloc>
	for (i = 0; i < N * row_c; i++) {
 8003ea0:	2600      	movs	r6, #0
	float* PHIx_R = (float*)malloc(N * row_c * sizeof(float));
 8003ea2:	9012      	str	r0, [sp, #72]	@ 0x48
	for (i = 0; i < N * row_c; i++) {
 8003ea4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003ea6:	42b3      	cmp	r3, r6
 8003ea8:	d15b      	bne.n	8003f62 <qmpc+0x24a>
		PHIx_R[i] = PHIx[i] - R[i];
	}

	/* Create cqp vector */
	float* cqp = (float*)malloc(N * column_b * sizeof(float));
 8003eaa:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8003eac:	f007 faa2 	bl	800b3f4 <malloc>
	mul(GAMMAT, PHIx_R, cqp, N * column_b, N * row_c, 1);
 8003eb0:	2301      	movs	r3, #1
	float* cqp = (float*)malloc(N * column_b * sizeof(float));
 8003eb2:	0007      	movs	r7, r0
	scalar(cqp, lambda, N * column_b);

	/* Find the optimal solution with quadprog - We are using R as the output, instead of u */
    quadprog(qqp, cqp, aqp, bqp, NULL, NULL, R, N * row_c + N * column_b + N * column_b, 0, N * column_b, false);
 8003eb4:	2600      	movs	r6, #0
	mul(GAMMAT, PHIx_R, cqp, N * column_b, N * row_c, 1);
 8003eb6:	9301      	str	r3, [sp, #4]
 8003eb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003eba:	0002      	movs	r2, r0
 8003ebc:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8003ebe:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003ec0:	9300      	str	r3, [sp, #0]
 8003ec2:	002b      	movs	r3, r5
 8003ec4:	f001 fd08 	bl	80058d8 <mul>
	scalar(cqp, lambda, N * column_b);
 8003ec8:	002a      	movs	r2, r5
 8003eca:	0038      	movs	r0, r7
 8003ecc:	9925      	ldr	r1, [sp, #148]	@ 0x94
 8003ece:	f002 ffb1 	bl	8006e34 <scalar>
    quadprog(qqp, cqp, aqp, bqp, NULL, NULL, R, N * row_c + N * column_b + N * column_b, 0, N * column_b, false);
 8003ed2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003ed4:	0022      	movs	r2, r4
 8003ed6:	9303      	str	r3, [sp, #12]
 8003ed8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003eda:	0039      	movs	r1, r7
 8003edc:	9302      	str	r3, [sp, #8]
 8003ede:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8003ee0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003ee2:	9606      	str	r6, [sp, #24]
 8003ee4:	9505      	str	r5, [sp, #20]
 8003ee6:	9604      	str	r6, [sp, #16]
 8003ee8:	9601      	str	r6, [sp, #4]
 8003eea:	9600      	str	r6, [sp, #0]
 8003eec:	f003 f8e4 	bl	80070b8 <quadprog>

    /* We select the best input values, depending on if we have integration behavior or not in our model */
	if(has_integration_action){
 8003ef0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8003ef2:	42b3      	cmp	r3, r6
 8003ef4:	d14c      	bne.n	8003f90 <qmpc+0x278>
			u[i] = R[i] - integration_constant * u[i];
		}
	}else{
		/* Set last R to u */
		for(i = 0; i < column_b; i++) {
			u[i] = R[N * column_b - column_b + i];
 8003ef6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003ef8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8003efa:	1e59      	subs	r1, r3, #1
 8003efc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003efe:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8003f00:	4359      	muls	r1, r3
 8003f02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003f04:	1859      	adds	r1, r3, r1
 8003f06:	f008 fb39 	bl	800c57c <memcpy>
		}
	}

	/* Free */
	free(R);
 8003f0a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8003f0c:	f007 fa7c 	bl	800b408 <free>
	free(PHIx);
 8003f10:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8003f12:	f007 fa79 	bl	800b408 <free>
	free(GAMMAT);
 8003f16:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003f18:	f007 fa76 	bl	800b408 <free>
	free(bqp);
 8003f1c:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8003f1e:	f007 fa73 	bl	800b408 <free>
	free(qqp);
 8003f22:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8003f24:	f007 fa70 	bl	800b408 <free>
	free(cqp);
 8003f28:	0038      	movs	r0, r7
 8003f2a:	f007 fa6d 	bl	800b408 <free>
	free(aqp);
 8003f2e:	0020      	movs	r0, r4
 8003f30:	f007 fa6a 	bl	800b408 <free>
	free(PHIx_R);
 8003f34:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8003f36:	f007 fa67 	bl	800b408 <free>
}
 8003f3a:	b019      	add	sp, #100	@ 0x64
 8003f3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		qqp[i * N * column_b + i] += lambda;
 8003f3e:	6838      	ldr	r0, [r7, #0]
 8003f40:	9925      	ldr	r1, [sp, #148]	@ 0x94
 8003f42:	f7fc faf5 	bl	8000530 <__aeabi_fadd>
 8003f46:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003f48:	6038      	str	r0, [r7, #0]
	for (i = 0; i < N * column_b; i++) {
 8003f4a:	3501      	adds	r5, #1
 8003f4c:	18ff      	adds	r7, r7, r3
 8003f4e:	e787      	b.n	8003e60 <qmpc+0x148>
		aqp[i * (N * column_b) + i + (N * row_c) * (N * column_b)] = 1.0f;
 8003f50:	20fe      	movs	r0, #254	@ 0xfe
 8003f52:	0580      	lsls	r0, r0, #22
 8003f54:	6010      	str	r0, [r2, #0]
		aqp[i * (N * column_b) + i + (N * row_c + N * column_b) * (N * column_b)] = -1.0f;
 8003f56:	1b90      	subs	r0, r2, r6
 8003f58:	50c7      	str	r7, [r0, r3]
	for (i = 0; i < N * column_b; i++) {
 8003f5a:	9815      	ldr	r0, [sp, #84]	@ 0x54
 8003f5c:	3101      	adds	r1, #1
 8003f5e:	1812      	adds	r2, r2, r0
 8003f60:	e799      	b.n	8003e96 <qmpc+0x17e>
		PHIx_R[i] = PHIx[i] - R[i];
 8003f62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003f64:	5999      	ldr	r1, [r3, r6]
 8003f66:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003f68:	5998      	ldr	r0, [r3, r6]
 8003f6a:	f7fc ff8f 	bl	8000e8c <__aeabi_fsub>
 8003f6e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8003f70:	5198      	str	r0, [r3, r6]
	for (i = 0; i < N * row_c; i++) {
 8003f72:	3604      	adds	r6, #4
 8003f74:	e796      	b.n	8003ea4 <qmpc+0x18c>
			u[i] = R[i] - integration_constant * u[i];
 8003f76:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8003f78:	9827      	ldr	r0, [sp, #156]	@ 0x9c
 8003f7a:	5999      	ldr	r1, [r3, r6]
 8003f7c:	f7fc fe48 	bl	8000c10 <__aeabi_fmul>
 8003f80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003f82:	1c01      	adds	r1, r0, #0
 8003f84:	5998      	ldr	r0, [r3, r6]
 8003f86:	f7fc ff81 	bl	8000e8c <__aeabi_fsub>
 8003f8a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8003f8c:	5198      	str	r0, [r3, r6]
		for(i = 0; i < column_b; i++) {
 8003f8e:	3604      	adds	r6, #4
 8003f90:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003f92:	42b3      	cmp	r3, r6
 8003f94:	d1ef      	bne.n	8003f76 <qmpc+0x25e>
 8003f96:	e7b8      	b.n	8003f0a <qmpc+0x1f2>
 8003f98:	bf800000 	.word	0xbf800000

08003f9c <ssint>:
 * C[row_c*row_a]
 * Ai[(row_a + column_b) * (row_a + column_b)]
 * Bi[(row_a + column_b) * column_b]
 * Ci[row_c * (row_a + column_b)]
 */
bool ssint(const float A[], const float B[], const float C[], float Ai[], float Bi[], float Ci[], const size_t row_a, const size_t column_b, const size_t row_c) {
 8003f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f9e:	b08b      	sub	sp, #44	@ 0x2c
 8003fa0:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 8003fa2:	9108      	str	r1, [sp, #32]
	/* Check if the model already have integration */
	if (!stability(A, row_a)) {
 8003fa4:	0029      	movs	r1, r5
bool ssint(const float A[], const float B[], const float C[], float Ai[], float Bi[], float Ci[], const size_t row_a, const size_t column_b, const size_t row_c) {
 8003fa6:	001e      	movs	r6, r3
 8003fa8:	9006      	str	r0, [sp, #24]
 8003faa:	9209      	str	r2, [sp, #36]	@ 0x24
	if (!stability(A, row_a)) {
 8003fac:	f000 f84f 	bl	800404e <stability>
 8003fb0:	9007      	str	r0, [sp, #28]
 8003fb2:	2800      	cmp	r0, #0
 8003fb4:	d040      	beq.n	8004038 <ssint+0x9c>
		return false;
	}

	/* Ai = [A B; zeros(column_b, row_a) eye(column_b, column_b)]; */
	size_t i;
	memset(Ai, 0, (row_a + column_b) * (row_a + column_b) * sizeof(float));
 8003fb6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8003fb8:	2100      	movs	r1, #0
 8003fba:	18ef      	adds	r7, r5, r3
 8003fbc:	003a      	movs	r2, r7
 8003fbe:	437a      	muls	r2, r7
 8003fc0:	0030      	movs	r0, r6
 8003fc2:	0092      	lsls	r2, r2, #2
 8003fc4:	f008 f9d1 	bl	800c36a <memset>
	for (i = 0; i < row_a + column_b; i++) {
		Ai[i * (row_a + column_b) + i] = 1.0f;
 8003fc8:	21fe      	movs	r1, #254	@ 0xfe
 8003fca:	0033      	movs	r3, r6
	for (i = 0; i < row_a + column_b; i++) {
 8003fcc:	2400      	movs	r4, #0
		Ai[i * (row_a + column_b) + i] = 1.0f;
 8003fce:	1c7a      	adds	r2, r7, #1
 8003fd0:	0092      	lsls	r2, r2, #2
 8003fd2:	0589      	lsls	r1, r1, #22
	for (i = 0; i < row_a + column_b; i++) {
 8003fd4:	42a7      	cmp	r7, r4
 8003fd6:	d132      	bne.n	800403e <ssint+0xa2>
	}
	cat(false, A, B, Ai, row_a, row_a, row_a, column_b, row_a + column_b, row_a + column_b);
 8003fd8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8003fda:	2000      	movs	r0, #0
 8003fdc:	9a08      	ldr	r2, [sp, #32]
 8003fde:	9906      	ldr	r1, [sp, #24]
 8003fe0:	9303      	str	r3, [sp, #12]
 8003fe2:	9405      	str	r4, [sp, #20]
 8003fe4:	0033      	movs	r3, r6
 8003fe6:	9404      	str	r4, [sp, #16]
 8003fe8:	9502      	str	r5, [sp, #8]
 8003fea:	9501      	str	r5, [sp, #4]
 8003fec:	9500      	str	r5, [sp, #0]
 8003fee:	f002 fe9a 	bl	8006d26 <cat>
	
	/* Bi = [zeros(am, bn); eye(bn, bn)]; */
	memset(Bi, 0, (row_a + column_b) * column_b * sizeof(float));
 8003ff2:	0022      	movs	r2, r4
 8003ff4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8003ff6:	2100      	movs	r1, #0
 8003ff8:	009f      	lsls	r7, r3, #2
 8003ffa:	437a      	muls	r2, r7
 8003ffc:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8003ffe:	f008 f9b4 	bl	800c36a <memset>
	for (i = 0; i < column_b; i++) {
		Bi[i * column_b + i + row_a * column_b] = 1.0f;
 8004002:	20fe      	movs	r0, #254	@ 0xfe
	for (i = 0; i < column_b; i++) {
 8004004:	2200      	movs	r2, #0
 8004006:	1d39      	adds	r1, r7, #4
 8004008:	436f      	muls	r7, r5
 800400a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
		Bi[i * column_b + i + row_a * column_b] = 1.0f;
 800400c:	0580      	lsls	r0, r0, #22
 800400e:	19db      	adds	r3, r3, r7
	for (i = 0; i < column_b; i++) {
 8004010:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004012:	42b2      	cmp	r2, r6
 8004014:	d117      	bne.n	8004046 <ssint+0xaa>
	}

	/* C = [C zeros(cm, bn)]; */
	memset(Ci, 0, row_c * (row_a + column_b) * sizeof(float));
 8004016:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8004018:	2100      	movs	r1, #0
 800401a:	4362      	muls	r2, r4
 800401c:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800401e:	0092      	lsls	r2, r2, #2
 8004020:	f008 f9a3 	bl	800c36a <memset>
	insert(C, Ci, row_c, row_a, row_a + column_b, 0, 0);
 8004024:	2300      	movs	r3, #0
 8004026:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8004028:	9302      	str	r3, [sp, #8]
 800402a:	9301      	str	r3, [sp, #4]
 800402c:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800402e:	002b      	movs	r3, r5
 8004030:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004032:	9400      	str	r4, [sp, #0]
 8004034:	f002 feab 	bl	8006d8e <insert>

	/* Return true */
	return true;
}
 8004038:	9807      	ldr	r0, [sp, #28]
 800403a:	b00b      	add	sp, #44	@ 0x2c
 800403c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Ai[i * (row_a + column_b) + i] = 1.0f;
 800403e:	6019      	str	r1, [r3, #0]
	for (i = 0; i < row_a + column_b; i++) {
 8004040:	3401      	adds	r4, #1
 8004042:	189b      	adds	r3, r3, r2
 8004044:	e7c6      	b.n	8003fd4 <ssint+0x38>
		Bi[i * column_b + i + row_a * column_b] = 1.0f;
 8004046:	6018      	str	r0, [r3, #0]
	for (i = 0; i < column_b; i++) {
 8004048:	3201      	adds	r2, #1
 800404a:	185b      	adds	r3, r3, r1
 800404c:	e7e0      	b.n	8004010 <ssint+0x74>

0800404e <stability>:
/*
 * Check the stability of the matrix A by checking the eigenvalues
 * Return true if A is stable.
 * Return false is A is unstable
 */
bool stability(const float A[], const size_t row){
 800404e:	b5f0      	push	{r4, r5, r6, r7, lr}
	size_t i = row * row * sizeof(float);
 8004050:	000d      	movs	r5, r1
	float* dr = (float*)malloc(row * sizeof(float));		/* Real eigenvalues */
 8004052:	008f      	lsls	r7, r1, #2
bool stability(const float A[], const size_t row){
 8004054:	b087      	sub	sp, #28
 8004056:	0006      	movs	r6, r0
	float* dr = (float*)malloc(row * sizeof(float));		/* Real eigenvalues */
 8004058:	0038      	movs	r0, r7
bool stability(const float A[], const size_t row){
 800405a:	000c      	movs	r4, r1
	size_t i = row * row * sizeof(float);
 800405c:	434d      	muls	r5, r1
	float* dr = (float*)malloc(row * sizeof(float));		/* Real eigenvalues */
 800405e:	f007 f9c9 	bl	800b3f4 <malloc>
 8004062:	9002      	str	r0, [sp, #8]
	float* di = (float*)malloc(row * sizeof(float));		/* Imaginary eigenvalues */
 8004064:	0038      	movs	r0, r7
 8004066:	f007 f9c5 	bl	800b3f4 <malloc>
	size_t i = row * row * sizeof(float);
 800406a:	00ad      	lsls	r5, r5, #2
	float* di = (float*)malloc(row * sizeof(float));		/* Imaginary eigenvalues */
 800406c:	0007      	movs	r7, r0
	float* wr = (float*)malloc(i);							/* Real eigenvectors */
 800406e:	0028      	movs	r0, r5
 8004070:	f007 f9c0 	bl	800b3f4 <malloc>
 8004074:	9003      	str	r0, [sp, #12]
	float* wi = (float*)malloc(i);							/* Imaginary eigenvectors */
 8004076:	0028      	movs	r0, r5
 8004078:	f007 f9bc 	bl	800b3f4 <malloc>
	eig(A, dr, di, wr, wi, row);
 800407c:	003a      	movs	r2, r7
	float* wi = (float*)malloc(i);							/* Imaginary eigenvectors */
 800407e:	9004      	str	r0, [sp, #16]
	eig(A, dr, di, wr, wi, row);
 8004080:	9000      	str	r0, [sp, #0]
 8004082:	9b03      	ldr	r3, [sp, #12]
 8004084:	0030      	movs	r0, r6
 8004086:	9902      	ldr	r1, [sp, #8]
 8004088:	9401      	str	r4, [sp, #4]
 800408a:	f001 f969 	bl	8005360 <eig>
	bool stable = true; /* Assume that the system is stable */
	float abs_value;
	for(i = 0; i < row; i++){
 800408e:	2500      	movs	r5, #0
 8004090:	42a5      	cmp	r5, r4
 8004092:	d10f      	bne.n	80040b4 <stability+0x66>
	bool stable = true; /* Assume that the system is stable */
 8004094:	2401      	movs	r4, #1
		if(abs_value > 1){
			stable = false;
			break;
		}
	}
	free(dr);
 8004096:	9802      	ldr	r0, [sp, #8]
 8004098:	f007 f9b6 	bl	800b408 <free>
	free(di);
 800409c:	0038      	movs	r0, r7
 800409e:	f007 f9b3 	bl	800b408 <free>
	free(wr);
 80040a2:	9803      	ldr	r0, [sp, #12]
 80040a4:	f007 f9b0 	bl	800b408 <free>
	free(wi);
 80040a8:	9804      	ldr	r0, [sp, #16]
 80040aa:	f007 f9ad 	bl	800b408 <free>
	return stable;
}
 80040ae:	0020      	movs	r0, r4
 80040b0:	b007      	add	sp, #28
 80040b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		abs_value = sqrtf(dr[i]*dr[i] + di[i]*di[i]);
 80040b4:	9a02      	ldr	r2, [sp, #8]
 80040b6:	00ab      	lsls	r3, r5, #2
 80040b8:	58d0      	ldr	r0, [r2, r3]
 80040ba:	58fe      	ldr	r6, [r7, r3]
 80040bc:	1c01      	adds	r1, r0, #0
 80040be:	f7fc fda7 	bl	8000c10 <__aeabi_fmul>
 80040c2:	1c31      	adds	r1, r6, #0
 80040c4:	9005      	str	r0, [sp, #20]
 80040c6:	1c30      	adds	r0, r6, #0
 80040c8:	f7fc fda2 	bl	8000c10 <__aeabi_fmul>
 80040cc:	1c01      	adds	r1, r0, #0
 80040ce:	9805      	ldr	r0, [sp, #20]
 80040d0:	f7fc fa2e 	bl	8000530 <__aeabi_fadd>
 80040d4:	f009 ff0a 	bl	800deec <sqrtf>
		if(abs_value > 1){
 80040d8:	21fe      	movs	r1, #254	@ 0xfe
 80040da:	0589      	lsls	r1, r1, #22
 80040dc:	f7fc fa14 	bl	8000508 <__aeabi_fcmpgt>
 80040e0:	2800      	cmp	r0, #0
 80040e2:	d101      	bne.n	80040e8 <stability+0x9a>
	for(i = 0; i < row; i++){
 80040e4:	3501      	adds	r5, #1
 80040e6:	e7d3      	b.n	8004090 <stability+0x42>
			stable = false;
 80040e8:	2400      	movs	r4, #0
 80040ea:	e7d4      	b.n	8004096 <stability+0x48>

080040ec <balance>:

/*
 * Balance a real matrix
 * A [m*n]
 */
void balance(float A[], size_t row){
 80040ec:	b5f0      	push	{r4, r5, r6, r7, lr}
					c += fabsf(Aj[i]);
					/* c += fabsf(A[row*j + i]); */
					r += fabsf(Ai[j]);
					/* r += fabsf(A[row*i + j]); */
				}
				Aj += row;
 80040ee:	008b      	lsls	r3, r1, #2
void balance(float A[], size_t row){
 80040f0:	b08b      	sub	sp, #44	@ 0x2c
 80040f2:	9007      	str	r0, [sp, #28]
 80040f4:	9105      	str	r1, [sp, #20]
				Aj += row;
 80040f6:	9302      	str	r3, [sp, #8]
 80040f8:	9b07      	ldr	r3, [sp, #28]
		Ai = A;
 80040fa:	001f      	movs	r7, r3
 80040fc:	9304      	str	r3, [sp, #16]
		last = 1;
 80040fe:	2301      	movs	r3, #1
 8004100:	9306      	str	r3, [sp, #24]
		for (i = 0; i < row; i++) {
 8004102:	2300      	movs	r3, #0
 8004104:	9303      	str	r3, [sp, #12]
 8004106:	e083      	b.n	8004210 <balance+0x124>
			r = c = 0.0f;
 8004108:	2400      	movs	r4, #0
			for (j = 0; j < row; j++){
 800410a:	2300      	movs	r3, #0
 800410c:	9d04      	ldr	r5, [sp, #16]
			r = c = 0.0f;
 800410e:	1c26      	adds	r6, r4, #0
			for (j = 0; j < row; j++){
 8004110:	9301      	str	r3, [sp, #4]
				if (j != i) {
 8004112:	9a01      	ldr	r2, [sp, #4]
 8004114:	9b03      	ldr	r3, [sp, #12]
 8004116:	4293      	cmp	r3, r2
 8004118:	d00f      	beq.n	800413a <balance+0x4e>
					c += fabsf(Aj[i]);
 800411a:	6829      	ldr	r1, [r5, #0]
 800411c:	1c20      	adds	r0, r4, #0
 800411e:	0049      	lsls	r1, r1, #1
 8004120:	0849      	lsrs	r1, r1, #1
 8004122:	f7fc fa05 	bl	8000530 <__aeabi_fadd>
					r += fabsf(Ai[j]);
 8004126:	9b01      	ldr	r3, [sp, #4]
					c += fabsf(Aj[i]);
 8004128:	1c04      	adds	r4, r0, #0
					r += fabsf(Ai[j]);
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	58f9      	ldr	r1, [r7, r3]
 800412e:	1c30      	adds	r0, r6, #0
 8004130:	0049      	lsls	r1, r1, #1
 8004132:	0849      	lsrs	r1, r1, #1
 8004134:	f7fc f9fc 	bl	8000530 <__aeabi_fadd>
 8004138:	1c06      	adds	r6, r0, #0
			for (j = 0; j < row; j++){
 800413a:	9a02      	ldr	r2, [sp, #8]
 800413c:	9b01      	ldr	r3, [sp, #4]
 800413e:	18ad      	adds	r5, r5, r2
 8004140:	9a05      	ldr	r2, [sp, #20]
 8004142:	3301      	adds	r3, #1
 8004144:	429a      	cmp	r2, r3
 8004146:	d1e3      	bne.n	8004110 <balance+0x24>
			}
			if (c != 0.0f && r != 0.0f) {
 8004148:	2100      	movs	r1, #0
 800414a:	1c20      	adds	r0, r4, #0
 800414c:	f7fc f9c2 	bl	80004d4 <__aeabi_fcmpeq>
 8004150:	2800      	cmp	r0, #0
 8004152:	d155      	bne.n	8004200 <balance+0x114>
 8004154:	2100      	movs	r1, #0
 8004156:	1c30      	adds	r0, r6, #0
 8004158:	f7fc f9bc 	bl	80004d4 <__aeabi_fcmpeq>
 800415c:	2800      	cmp	r0, #0
 800415e:	d14f      	bne.n	8004200 <balance+0x114>
				g = r / 2.0f;
 8004160:	21fc      	movs	r1, #252	@ 0xfc
 8004162:	1c30      	adds	r0, r6, #0
 8004164:	0589      	lsls	r1, r1, #22
 8004166:	f7fc fd53 	bl	8000c10 <__aeabi_fmul>
				f = 1.0f;
				s = c + r;
 800416a:	1c21      	adds	r1, r4, #0
				g = r / 2.0f;
 800416c:	9008      	str	r0, [sp, #32]
				s = c + r;
 800416e:	1c30      	adds	r0, r6, #0
 8004170:	f7fc f9de 	bl	8000530 <__aeabi_fadd>
				f = 1.0f;
 8004174:	25fe      	movs	r5, #254	@ 0xfe
				s = c + r;
 8004176:	9009      	str	r0, [sp, #36]	@ 0x24
				f = 1.0f;
 8004178:	05ad      	lsls	r5, r5, #22
				while (c < g) {
 800417a:	9908      	ldr	r1, [sp, #32]
 800417c:	1c20      	adds	r0, r4, #0
 800417e:	f7fc f9af 	bl	80004e0 <__aeabi_fcmplt>
 8004182:	2800      	cmp	r0, #0
 8004184:	d14f      	bne.n	8004226 <balance+0x13a>
					f *= 2.0f;
					c *= sqrdx;
				}
				g = r * 2.0f;
 8004186:	1c31      	adds	r1, r6, #0
 8004188:	1c30      	adds	r0, r6, #0
 800418a:	f7fc f9d1 	bl	8000530 <__aeabi_fadd>
 800418e:	9008      	str	r0, [sp, #32]
				while (c > g) {
 8004190:	9908      	ldr	r1, [sp, #32]
 8004192:	1c20      	adds	r0, r4, #0
 8004194:	f7fc f9b8 	bl	8000508 <__aeabi_fcmpgt>
 8004198:	2800      	cmp	r0, #0
 800419a:	d150      	bne.n	800423e <balance+0x152>
					f /= 2.0f;
					c /= sqrdx;
				}
				if ((c + r) / f < 0.95f * s) {
 800419c:	1c21      	adds	r1, r4, #0
 800419e:	1c30      	adds	r0, r6, #0
 80041a0:	f7fc f9c6 	bl	8000530 <__aeabi_fadd>
 80041a4:	1c29      	adds	r1, r5, #0
 80041a6:	f7fc fb4d 	bl	8000844 <__aeabi_fdiv>
 80041aa:	492b      	ldr	r1, [pc, #172]	@ (8004258 <balance+0x16c>)
 80041ac:	1c04      	adds	r4, r0, #0
 80041ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80041b0:	f7fc fd2e 	bl	8000c10 <__aeabi_fmul>
 80041b4:	1c01      	adds	r1, r0, #0
 80041b6:	1c20      	adds	r0, r4, #0
 80041b8:	f7fc f992 	bl	80004e0 <__aeabi_fcmplt>
 80041bc:	2800      	cmp	r0, #0
 80041be:	d01f      	beq.n	8004200 <balance+0x114>
					last = 0;
					g = 1.0f / f;
 80041c0:	20fe      	movs	r0, #254	@ 0xfe
 80041c2:	1c29      	adds	r1, r5, #0
 80041c4:	0580      	lsls	r0, r0, #22
 80041c6:	f7fc fb3d 	bl	8000844 <__aeabi_fdiv>
 80041ca:	003c      	movs	r4, r7
 80041cc:	9b02      	ldr	r3, [sp, #8]
 80041ce:	9006      	str	r0, [sp, #24]
					for (j = 0; j < row; j++){
 80041d0:	19de      	adds	r6, r3, r7
						Ai[j] *= g;
 80041d2:	6820      	ldr	r0, [r4, #0]
 80041d4:	9906      	ldr	r1, [sp, #24]
 80041d6:	f7fc fd1b 	bl	8000c10 <__aeabi_fmul>
 80041da:	c401      	stmia	r4!, {r0}
					for (j = 0; j < row; j++){
 80041dc:	42b4      	cmp	r4, r6
 80041de:	d1f8      	bne.n	80041d2 <balance+0xe6>
						/* A[row*i + j] *= g; */
					}
					Aj = A;
					for (j = 0; j < row; j++){
 80041e0:	2600      	movs	r6, #0
 80041e2:	9c04      	ldr	r4, [sp, #16]
						Aj[i] *= f;
 80041e4:	6820      	ldr	r0, [r4, #0]
 80041e6:	1c29      	adds	r1, r5, #0
 80041e8:	f7fc fd12 	bl	8000c10 <__aeabi_fmul>
					for (j = 0; j < row; j++){
 80041ec:	9a02      	ldr	r2, [sp, #8]
						Aj[i] *= f;
 80041ee:	6020      	str	r0, [r4, #0]
					for (j = 0; j < row; j++){
 80041f0:	18a4      	adds	r4, r4, r2
 80041f2:	9a01      	ldr	r2, [sp, #4]
 80041f4:	0033      	movs	r3, r6
 80041f6:	3601      	adds	r6, #1
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d1f3      	bne.n	80041e4 <balance+0xf8>
					last = 0;
 80041fc:	2300      	movs	r3, #0
 80041fe:	9306      	str	r3, [sp, #24]
						Aj += row;
						/* A[row*j + i] *= f; */
					}
				}
			}
			Ai += row;
 8004200:	9b02      	ldr	r3, [sp, #8]
 8004202:	18ff      	adds	r7, r7, r3
		for (i = 0; i < row; i++) {
 8004204:	9b03      	ldr	r3, [sp, #12]
 8004206:	3301      	adds	r3, #1
 8004208:	9303      	str	r3, [sp, #12]
 800420a:	9b04      	ldr	r3, [sp, #16]
 800420c:	3304      	adds	r3, #4
 800420e:	9304      	str	r3, [sp, #16]
 8004210:	9b03      	ldr	r3, [sp, #12]
 8004212:	9a05      	ldr	r2, [sp, #20]
 8004214:	4293      	cmp	r3, r2
 8004216:	d000      	beq.n	800421a <balance+0x12e>
 8004218:	e776      	b.n	8004108 <balance+0x1c>
	while (last == 0) {
 800421a:	9b06      	ldr	r3, [sp, #24]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d100      	bne.n	8004222 <balance+0x136>
 8004220:	e76a      	b.n	80040f8 <balance+0xc>
		}
	}
}
 8004222:	b00b      	add	sp, #44	@ 0x2c
 8004224:	bdf0      	pop	{r4, r5, r6, r7, pc}
					f *= 2.0f;
 8004226:	1c29      	adds	r1, r5, #0
 8004228:	1c28      	adds	r0, r5, #0
 800422a:	f7fc f981 	bl	8000530 <__aeabi_fadd>
					c *= sqrdx;
 800422e:	2181      	movs	r1, #129	@ 0x81
					f *= 2.0f;
 8004230:	1c05      	adds	r5, r0, #0
					c *= sqrdx;
 8004232:	05c9      	lsls	r1, r1, #23
 8004234:	1c20      	adds	r0, r4, #0
 8004236:	f7fc fceb 	bl	8000c10 <__aeabi_fmul>
 800423a:	1c04      	adds	r4, r0, #0
 800423c:	e79d      	b.n	800417a <balance+0x8e>
					f /= 2.0f;
 800423e:	21fc      	movs	r1, #252	@ 0xfc
 8004240:	1c28      	adds	r0, r5, #0
 8004242:	0589      	lsls	r1, r1, #22
 8004244:	f7fc fce4 	bl	8000c10 <__aeabi_fmul>
					c /= sqrdx;
 8004248:	21fa      	movs	r1, #250	@ 0xfa
					f /= 2.0f;
 800424a:	1c05      	adds	r5, r0, #0
					c /= sqrdx;
 800424c:	0589      	lsls	r1, r1, #22
 800424e:	1c20      	adds	r0, r4, #0
 8004250:	f7fc fcde 	bl	8000c10 <__aeabi_fmul>
 8004254:	1c04      	adds	r4, r0, #0
 8004256:	e79b      	b.n	8004190 <balance+0xa4>
 8004258:	3f733333 	.word	0x3f733333

0800425c <chol>:
 * A need to be symmetric positive definite
 * A [m*n]
 * L [m*n]
 * n == m
 */
bool chol(float A[], float L[], size_t row) {
 800425c:	b5f0      	push	{r4, r5, r6, r7, lr}
	float* Ai = A;

	memset(L, 0, row * row * sizeof(float));
	float s;
	size_t i, j, k;
	for (i = 0; i < row; i++) {
 800425e:	2500      	movs	r5, #0
bool chol(float A[], float L[], size_t row) {
 8004260:	b08b      	sub	sp, #44	@ 0x2c
 8004262:	9205      	str	r2, [sp, #20]
	memset(L, 0, row * row * sizeof(float));
 8004264:	4352      	muls	r2, r2
bool chol(float A[], float L[], size_t row) {
 8004266:	9104      	str	r1, [sp, #16]
 8004268:	9003      	str	r0, [sp, #12]
	memset(L, 0, row * row * sizeof(float));
 800426a:	2100      	movs	r1, #0
 800426c:	9804      	ldr	r0, [sp, #16]
 800426e:	0092      	lsls	r2, r2, #2
 8004270:	f008 f87b 	bl	800c36a <memset>
				Lj[j] = FLT_EPSILON;
				/* L[row * j + j] = FLT_EPSILON; // Same as eps command in MATLAB */
			}
			Li[j] = (i == j) ? sqrtf(Ai[i] - s) : (1.0f / Lj[j] * (Ai[j] - s));
			/* L[row * i + j] = (i == j) ? sqrtf(A[row * i + i] - s) : (1.0f / L[row * j + j] * (A[row * i + j] - s)); */
			Lj += row;
 8004274:	9b05      	ldr	r3, [sp, #20]
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	9300      	str	r3, [sp, #0]
 800427a:	3304      	adds	r3, #4
 800427c:	9308      	str	r3, [sp, #32]
 800427e:	9b03      	ldr	r3, [sp, #12]
 8004280:	9307      	str	r3, [sp, #28]
	for (i = 0; i < row; i++) {
 8004282:	9b04      	ldr	r3, [sp, #16]
 8004284:	9301      	str	r3, [sp, #4]
 8004286:	9b05      	ldr	r3, [sp, #20]
 8004288:	429d      	cmp	r5, r3
 800428a:	d057      	beq.n	800433c <chol+0xe0>
 800428c:	9e04      	ldr	r6, [sp, #16]
		for (j = 0; j <= i; j++) {
 800428e:	2700      	movs	r7, #0
			Li[j] = (i == j) ? sqrtf(Ai[i] - s) : (1.0f / Lj[j] * (Ai[j] - s));
 8004290:	9606      	str	r6, [sp, #24]
 8004292:	e02e      	b.n	80042f2 <chol+0x96>
				s += Li[k] * Lj[k]; /* s += L[row * i + k] * L[row * j + k]; */
 8004294:	9b06      	ldr	r3, [sp, #24]
 8004296:	5919      	ldr	r1, [r3, r4]
 8004298:	9b01      	ldr	r3, [sp, #4]
 800429a:	5918      	ldr	r0, [r3, r4]
 800429c:	f7fc fcb8 	bl	8000c10 <__aeabi_fmul>
 80042a0:	1c01      	adds	r1, r0, #0
 80042a2:	9802      	ldr	r0, [sp, #8]
 80042a4:	f7fc f944 	bl	8000530 <__aeabi_fadd>
 80042a8:	3404      	adds	r4, #4
 80042aa:	9002      	str	r0, [sp, #8]
			for (k = 0; k < j; k++) {
 80042ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80042ae:	42a3      	cmp	r3, r4
 80042b0:	d1f0      	bne.n	8004294 <chol+0x38>
			if (fabsf(Lj[j]) < MIN_VALUE) {
 80042b2:	6830      	ldr	r0, [r6, #0]
 80042b4:	4923      	ldr	r1, [pc, #140]	@ (8004344 <chol+0xe8>)
 80042b6:	0040      	lsls	r0, r0, #1
 80042b8:	0840      	lsrs	r0, r0, #1
 80042ba:	f7fc f911 	bl	80004e0 <__aeabi_fcmplt>
 80042be:	2800      	cmp	r0, #0
 80042c0:	d002      	beq.n	80042c8 <chol+0x6c>
				Lj[j] = FLT_EPSILON;
 80042c2:	23d0      	movs	r3, #208	@ 0xd0
 80042c4:	059b      	lsls	r3, r3, #22
 80042c6:	6033      	str	r3, [r6, #0]
			Li[j] = (i == j) ? sqrtf(Ai[i] - s) : (1.0f / Lj[j] * (Ai[j] - s));
 80042c8:	42bd      	cmp	r5, r7
 80042ca:	d118      	bne.n	80042fe <chol+0xa2>
 80042cc:	9b07      	ldr	r3, [sp, #28]
 80042ce:	9902      	ldr	r1, [sp, #8]
 80042d0:	6818      	ldr	r0, [r3, #0]
 80042d2:	f7fc fddb 	bl	8000e8c <__aeabi_fsub>
 80042d6:	f009 fe09 	bl	800deec <sqrtf>
			Lj += row;
 80042da:	9a00      	ldr	r2, [sp, #0]
			Li[j] = (i == j) ? sqrtf(Ai[i] - s) : (1.0f / Lj[j] * (Ai[j] - s));
 80042dc:	9b01      	ldr	r3, [sp, #4]
			Lj += row;
 80042de:	4694      	mov	ip, r2
			Li[j] = (i == j) ? sqrtf(Ai[i] - s) : (1.0f / Lj[j] * (Ai[j] - s));
 80042e0:	5118      	str	r0, [r3, r4]
			Lj += row;
 80042e2:	9b06      	ldr	r3, [sp, #24]
		for (j = 0; j <= i; j++) {
 80042e4:	3701      	adds	r7, #1
			Lj += row;
 80042e6:	4463      	add	r3, ip
 80042e8:	9306      	str	r3, [sp, #24]
		for (j = 0; j <= i; j++) {
 80042ea:	9b08      	ldr	r3, [sp, #32]
 80042ec:	18f6      	adds	r6, r6, r3
 80042ee:	42bd      	cmp	r5, r7
 80042f0:	d315      	bcc.n	800431e <chol+0xc2>
 80042f2:	00bb      	lsls	r3, r7, #2
 80042f4:	9309      	str	r3, [sp, #36]	@ 0x24
			s = 0.0f;
 80042f6:	2300      	movs	r3, #0
bool chol(float A[], float L[], size_t row) {
 80042f8:	2400      	movs	r4, #0
			s = 0.0f;
 80042fa:	9302      	str	r3, [sp, #8]
 80042fc:	e7d6      	b.n	80042ac <chol+0x50>
			Li[j] = (i == j) ? sqrtf(Ai[i] - s) : (1.0f / Lj[j] * (Ai[j] - s));
 80042fe:	20fe      	movs	r0, #254	@ 0xfe
 8004300:	6831      	ldr	r1, [r6, #0]
 8004302:	0580      	lsls	r0, r0, #22
 8004304:	f7fc fa9e 	bl	8000844 <__aeabi_fdiv>
 8004308:	9b03      	ldr	r3, [sp, #12]
 800430a:	9902      	ldr	r1, [sp, #8]
 800430c:	9009      	str	r0, [sp, #36]	@ 0x24
 800430e:	5918      	ldr	r0, [r3, r4]
 8004310:	f7fc fdbc 	bl	8000e8c <__aeabi_fsub>
 8004314:	1c01      	adds	r1, r0, #0
 8004316:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004318:	f7fc fc7a 	bl	8000c10 <__aeabi_fmul>
 800431c:	e7dd      	b.n	80042da <chol+0x7e>
		}
		Li += row;
 800431e:	9a00      	ldr	r2, [sp, #0]
 8004320:	9b01      	ldr	r3, [sp, #4]
 8004322:	4694      	mov	ip, r2
 8004324:	4463      	add	r3, ip
 8004326:	9a08      	ldr	r2, [sp, #32]
 8004328:	9301      	str	r3, [sp, #4]
		Ai += row;
 800432a:	9b03      	ldr	r3, [sp, #12]
	for (i = 0; i < row; i++) {
 800432c:	3501      	adds	r5, #1
		Ai += row;
 800432e:	4463      	add	r3, ip
 8004330:	4694      	mov	ip, r2
 8004332:	9303      	str	r3, [sp, #12]
	for (i = 0; i < row; i++) {
 8004334:	9b07      	ldr	r3, [sp, #28]
 8004336:	4463      	add	r3, ip
 8004338:	9307      	str	r3, [sp, #28]
 800433a:	e7a4      	b.n	8004286 <chol+0x2a>
	}
#endif
	return true;
 800433c:	2001      	movs	r0, #1
 800433e:	b00b      	add	sp, #44	@ 0x2c
 8004340:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004342:	46c0      	nop			@ (mov r8, r8)
 8004344:	2d2febff 	.word	0x2d2febff

08004348 <cholupdate>:
 * L is a lower triangular matrix with real and positive diagonal entries from cholesky decomposition L = chol(A)
 * L [m*n]
 * x [m]
 * n == m
 */
void cholupdate(float L[], float x[], const size_t row, const bool rank_one_update){
 8004348:	b5f0      	push	{r4, r5, r6, r7, lr}
 800434a:	b091      	sub	sp, #68	@ 0x44
 800434c:	9104      	str	r1, [sp, #16]
	float *Li = L;
	float *Lk;

	float alpha, beta2, gamma, delta = 0.0f;
	float beta = 1.0f;
	tran(L, row, row);
 800434e:	0011      	movs	r1, r2
void cholupdate(float L[], float x[], const size_t row, const bool rank_one_update){
 8004350:	9202      	str	r2, [sp, #8]
 8004352:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004354:	9007      	str	r0, [sp, #28]
	tran(L, row, row);
 8004356:	f002 fcb6 	bl	8006cc6 <tran>

	for(i = 0; i < row; i++){
 800435a:	9b02      	ldr	r3, [sp, #8]
 800435c:	9e07      	ldr	r6, [sp, #28]
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	9306      	str	r3, [sp, #24]
 8004362:	9a06      	ldr	r2, [sp, #24]
 8004364:	3304      	adds	r3, #4
 8004366:	4694      	mov	ip, r2
 8004368:	930d      	str	r3, [sp, #52]	@ 0x34
 800436a:	0033      	movs	r3, r6
	float beta = 1.0f;
 800436c:	25fe      	movs	r5, #254	@ 0xfe
	for(i = 0; i < row; i++){
 800436e:	2400      	movs	r4, #0
 8004370:	4463      	add	r3, ip
 8004372:	9305      	str	r3, [sp, #20]
	float beta = 1.0f;
 8004374:	05ad      	lsls	r5, r5, #22
	for(i = 0; i < row; i++){
 8004376:	9b02      	ldr	r3, [sp, #8]
 8004378:	429c      	cmp	r4, r3
 800437a:	d106      	bne.n	800438a <cholupdate+0x42>
		}

		Li += row;
	}

	tran(L, row, row);
 800437c:	0022      	movs	r2, r4
 800437e:	0021      	movs	r1, r4
 8004380:	9807      	ldr	r0, [sp, #28]
 8004382:	f002 fca0 	bl	8006cc6 <tran>
 8004386:	b011      	add	sp, #68	@ 0x44
 8004388:	bdf0      	pop	{r4, r5, r6, r7, pc}
		alpha = x[i] / Li[i];
 800438a:	00a3      	lsls	r3, r4, #2
 800438c:	930e      	str	r3, [sp, #56]	@ 0x38
 800438e:	9b04      	ldr	r3, [sp, #16]
 8004390:	00a2      	lsls	r2, r4, #2
 8004392:	589b      	ldr	r3, [r3, r2]
 8004394:	6837      	ldr	r7, [r6, #0]
 8004396:	1c18      	adds	r0, r3, #0
 8004398:	1c39      	adds	r1, r7, #0
 800439a:	9309      	str	r3, [sp, #36]	@ 0x24
 800439c:	f7fc fa52 	bl	8000844 <__aeabi_fdiv>
		beta2 = rank_one_update == true ? sqrtf(beta * beta + alpha*alpha) : sqrtf(beta * beta - alpha*alpha);
 80043a0:	1c29      	adds	r1, r5, #0
		alpha = x[i] / Li[i];
 80043a2:	9001      	str	r0, [sp, #4]
		beta2 = rank_one_update == true ? sqrtf(beta * beta + alpha*alpha) : sqrtf(beta * beta - alpha*alpha);
 80043a4:	1c28      	adds	r0, r5, #0
 80043a6:	f7fc fc33 	bl	8000c10 <__aeabi_fmul>
 80043aa:	9901      	ldr	r1, [sp, #4]
 80043ac:	9003      	str	r0, [sp, #12]
 80043ae:	1c08      	adds	r0, r1, #0
 80043b0:	f7fc fc2e 	bl	8000c10 <__aeabi_fmul>
			if(i < row - 1){
 80043b4:	9b02      	ldr	r3, [sp, #8]
 80043b6:	3b01      	subs	r3, #1
 80043b8:	930c      	str	r3, [sp, #48]	@ 0x30
				for(k = i+1; k < row; k++){ /* line 34 in tripfield chol_updown function */
 80043ba:	1c63      	adds	r3, r4, #1
 80043bc:	9308      	str	r3, [sp, #32]
		beta2 = rank_one_update == true ? sqrtf(beta * beta + alpha*alpha) : sqrtf(beta * beta - alpha*alpha);
 80043be:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d027      	beq.n	8004414 <cholupdate+0xcc>
 80043c4:	9903      	ldr	r1, [sp, #12]
 80043c6:	f7fc f8b3 	bl	8000530 <__aeabi_fadd>
 80043ca:	f009 fd8f 	bl	800deec <sqrtf>
		gamma = rank_one_update == true ? alpha / (beta2 * beta) : -alpha / (beta2 * beta);
 80043ce:	1c01      	adds	r1, r0, #0
		beta2 = rank_one_update == true ? sqrtf(beta * beta + alpha*alpha) : sqrtf(beta * beta - alpha*alpha);
 80043d0:	9003      	str	r0, [sp, #12]
		gamma = rank_one_update == true ? alpha / (beta2 * beta) : -alpha / (beta2 * beta);
 80043d2:	1c28      	adds	r0, r5, #0
 80043d4:	f7fc fc1c 	bl	8000c10 <__aeabi_fmul>
 80043d8:	1c01      	adds	r1, r0, #0
 80043da:	9801      	ldr	r0, [sp, #4]
 80043dc:	f7fc fa32 	bl	8000844 <__aeabi_fdiv>
			delta = beta / beta2;
 80043e0:	9903      	ldr	r1, [sp, #12]
		gamma = rank_one_update == true ? alpha / (beta2 * beta) : -alpha / (beta2 * beta);
 80043e2:	900a      	str	r0, [sp, #40]	@ 0x28
			delta = beta / beta2;
 80043e4:	1c28      	adds	r0, r5, #0
 80043e6:	f7fc fa2d 	bl	8000844 <__aeabi_fdiv>
			Li[i] = delta * Li[i] + gamma * x[i];
 80043ea:	1c01      	adds	r1, r0, #0
			delta = beta / beta2;
 80043ec:	900b      	str	r0, [sp, #44]	@ 0x2c
			Li[i] = delta * Li[i] + gamma * x[i];
 80043ee:	1c38      	adds	r0, r7, #0
 80043f0:	f7fc fc0e 	bl	8000c10 <__aeabi_fmul>
 80043f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80043f6:	1c05      	adds	r5, r0, #0
 80043f8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80043fa:	f7fc fc09 	bl	8000c10 <__aeabi_fmul>
 80043fe:	1c01      	adds	r1, r0, #0
 8004400:	1c28      	adds	r0, r5, #0
 8004402:	f7fc f895 	bl	8000530 <__aeabi_fadd>
			if(i < row - 1){
 8004406:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
			Li[i] = delta * Li[i] + gamma * x[i];
 8004408:	6030      	str	r0, [r6, #0]
			if(i < row - 1){
 800440a:	429c      	cmp	r4, r3
 800440c:	d267      	bcs.n	80044de <cholupdate+0x196>
 800440e:	9c05      	ldr	r4, [sp, #20]
				for(k = i+1; k < row; k++){ /* line 34 in tripfield chol_updown function */
 8004410:	9d08      	ldr	r5, [sp, #32]
 8004412:	e061      	b.n	80044d8 <cholupdate+0x190>
		beta2 = rank_one_update == true ? sqrtf(beta * beta + alpha*alpha) : sqrtf(beta * beta - alpha*alpha);
 8004414:	1c01      	adds	r1, r0, #0
 8004416:	9803      	ldr	r0, [sp, #12]
 8004418:	f7fc fd38 	bl	8000e8c <__aeabi_fsub>
 800441c:	f009 fd66 	bl	800deec <sqrtf>
			delta = beta2 / beta;
 8004420:	1c29      	adds	r1, r5, #0
		beta2 = rank_one_update == true ? sqrtf(beta * beta + alpha*alpha) : sqrtf(beta * beta - alpha*alpha);
 8004422:	9003      	str	r0, [sp, #12]
			delta = beta2 / beta;
 8004424:	f7fc fa0e 	bl	8000844 <__aeabi_fdiv>
 8004428:	9009      	str	r0, [sp, #36]	@ 0x24
			Li[i] = delta * Li[i];
 800442a:	1c01      	adds	r1, r0, #0
 800442c:	1c38      	adds	r0, r7, #0
 800442e:	f7fc fbef 	bl	8000c10 <__aeabi_fmul>
			if(i < row - 1){
 8004432:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
			Li[i] = delta * Li[i];
 8004434:	6030      	str	r0, [r6, #0]
			if(i < row - 1){
 8004436:	429c      	cmp	r4, r3
 8004438:	d251      	bcs.n	80044de <cholupdate+0x196>
		gamma = rank_one_update == true ? alpha / (beta2 * beta) : -alpha / (beta2 * beta);
 800443a:	2280      	movs	r2, #128	@ 0x80
 800443c:	9b01      	ldr	r3, [sp, #4]
 800443e:	0612      	lsls	r2, r2, #24
 8004440:	9903      	ldr	r1, [sp, #12]
 8004442:	1c28      	adds	r0, r5, #0
 8004444:	189c      	adds	r4, r3, r2
 8004446:	f7fc fbe3 	bl	8000c10 <__aeabi_fmul>
 800444a:	1c01      	adds	r1, r0, #0
 800444c:	1c20      	adds	r0, r4, #0
 800444e:	f7fc f9f9 	bl	8000844 <__aeabi_fdiv>
				for(k = i+1; k < row; k++){
 8004452:	9c05      	ldr	r4, [sp, #20]
 8004454:	9d08      	ldr	r5, [sp, #32]
		gamma = rank_one_update == true ? alpha / (beta2 * beta) : -alpha / (beta2 * beta);
 8004456:	900b      	str	r0, [sp, #44]	@ 0x2c
				for(k = i+1; k < row; k++){
 8004458:	9b02      	ldr	r3, [sp, #8]
 800445a:	429d      	cmp	r5, r3
 800445c:	d03f      	beq.n	80044de <cholupdate+0x196>
					x[k] -= alpha * Lk[i];
 800445e:	6821      	ldr	r1, [r4, #0]
 8004460:	9801      	ldr	r0, [sp, #4]
 8004462:	f7fc fbd5 	bl	8000c10 <__aeabi_fmul>
 8004466:	9b04      	ldr	r3, [sp, #16]
 8004468:	00af      	lsls	r7, r5, #2
 800446a:	1c01      	adds	r1, r0, #0
 800446c:	59d8      	ldr	r0, [r3, r7]
 800446e:	f7fc fd0d 	bl	8000e8c <__aeabi_fsub>
 8004472:	9b04      	ldr	r3, [sp, #16]
 8004474:	900a      	str	r0, [sp, #40]	@ 0x28
 8004476:	51d8      	str	r0, [r3, r7]
					Lk[i] = delta * Lk[i] + gamma * x[k];
 8004478:	6821      	ldr	r1, [r4, #0]
 800447a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800447c:	f7fc fbc8 	bl	8000c10 <__aeabi_fmul>
 8004480:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004482:	1c07      	adds	r7, r0, #0
 8004484:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004486:	f7fc fbc3 	bl	8000c10 <__aeabi_fmul>
 800448a:	1c01      	adds	r1, r0, #0
 800448c:	1c38      	adds	r0, r7, #0
 800448e:	f7fc f84f 	bl	8000530 <__aeabi_fadd>
 8004492:	9b06      	ldr	r3, [sp, #24]
 8004494:	6020      	str	r0, [r4, #0]
				for(k = i+1; k < row; k++){
 8004496:	3501      	adds	r5, #1
 8004498:	18e4      	adds	r4, r4, r3
 800449a:	e7dd      	b.n	8004458 <cholupdate+0x110>
					x[k] -= alpha * Lk[i];
 800449c:	6821      	ldr	r1, [r4, #0]
 800449e:	9801      	ldr	r0, [sp, #4]
 80044a0:	f7fc fbb6 	bl	8000c10 <__aeabi_fmul>
 80044a4:	9b04      	ldr	r3, [sp, #16]
 80044a6:	00af      	lsls	r7, r5, #2
 80044a8:	1c01      	adds	r1, r0, #0
 80044aa:	59d8      	ldr	r0, [r3, r7]
 80044ac:	f7fc fcee 	bl	8000e8c <__aeabi_fsub>
 80044b0:	9b04      	ldr	r3, [sp, #16]
 80044b2:	9009      	str	r0, [sp, #36]	@ 0x24
 80044b4:	51d8      	str	r0, [r3, r7]
					Lk[i] = delta * Lk[i] + gamma * x[k];
 80044b6:	6821      	ldr	r1, [r4, #0]
 80044b8:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80044ba:	f7fc fba9 	bl	8000c10 <__aeabi_fmul>
 80044be:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80044c0:	1c07      	adds	r7, r0, #0
 80044c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80044c4:	f7fc fba4 	bl	8000c10 <__aeabi_fmul>
 80044c8:	1c01      	adds	r1, r0, #0
 80044ca:	1c38      	adds	r0, r7, #0
 80044cc:	f7fc f830 	bl	8000530 <__aeabi_fadd>
 80044d0:	9b06      	ldr	r3, [sp, #24]
 80044d2:	6020      	str	r0, [r4, #0]
				for(k = i+1; k < row; k++){ /* line 34 in tripfield chol_updown function */
 80044d4:	3501      	adds	r5, #1
 80044d6:	18e4      	adds	r4, r4, r3
 80044d8:	9b02      	ldr	r3, [sp, #8]
 80044da:	429d      	cmp	r5, r3
 80044dc:	d1de      	bne.n	800449c <cholupdate+0x154>
			x[i] = alpha;
 80044de:	9b04      	ldr	r3, [sp, #16]
 80044e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80044e2:	9901      	ldr	r1, [sp, #4]
 80044e4:	9c08      	ldr	r4, [sp, #32]
 80044e6:	5099      	str	r1, [r3, r2]
	for(i = 0; i < row; i++){
 80044e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80044ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80044ec:	4694      	mov	ip, r2
 80044ee:	18f6      	adds	r6, r6, r3
 80044f0:	9b05      	ldr	r3, [sp, #20]
			x[i] = alpha;
 80044f2:	9d03      	ldr	r5, [sp, #12]
 80044f4:	4463      	add	r3, ip
 80044f6:	9305      	str	r3, [sp, #20]
 80044f8:	e73d      	b.n	8004376 <cholupdate+0x2e>
	...

080044fc <pythag_float>:

		Ai += row;
	}
}

static float pythag_float(float a, float b) {
 80044fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	float absa = fabsf(a);
 80044fe:	0047      	lsls	r7, r0, #1
	float absb = fabsf(b);
 8004500:	004c      	lsls	r4, r1, #1
	float absa = fabsf(a);
 8004502:	087f      	lsrs	r7, r7, #1
	float absb = fabsf(b);
 8004504:	0864      	lsrs	r4, r4, #1
static float pythag_float(float a, float b) {
 8004506:	1c05      	adds	r5, r0, #0
 8004508:	1c0e      	adds	r6, r1, #0
	if (absa > absb) {
 800450a:	1c38      	adds	r0, r7, #0
 800450c:	1c21      	adds	r1, r4, #0
 800450e:	f7fb fffb 	bl	8000508 <__aeabi_fcmpgt>
 8004512:	2800      	cmp	r0, #0
 8004514:	d010      	beq.n	8004538 <pythag_float+0x3c>
		return absa * sqrtf(1.0f + square(absb / absa));
 8004516:	1c29      	adds	r1, r5, #0
 8004518:	1c30      	adds	r0, r6, #0
 800451a:	f7fc f993 	bl	8000844 <__aeabi_fdiv>
 800451e:	1c01      	adds	r1, r0, #0
 8004520:	f7fc fb76 	bl	8000c10 <__aeabi_fmul>
 8004524:	21fe      	movs	r1, #254	@ 0xfe
 8004526:	0589      	lsls	r1, r1, #22
 8004528:	f7fc f802 	bl	8000530 <__aeabi_fadd>
 800452c:	f009 fcde 	bl	800deec <sqrtf>
 8004530:	1c39      	adds	r1, r7, #0
	}
	else {
		return (absb < MIN_VALUE ? 0.0f : absb * sqrtf(1.0f + square(absa / absb)));
 8004532:	f7fc fb6d 	bl	8000c10 <__aeabi_fmul>
	}
}
 8004536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return (absb < MIN_VALUE ? 0.0f : absb * sqrtf(1.0f + square(absa / absb)));
 8004538:	490b      	ldr	r1, [pc, #44]	@ (8004568 <pythag_float+0x6c>)
 800453a:	1c20      	adds	r0, r4, #0
 800453c:	f7fb ffd0 	bl	80004e0 <__aeabi_fcmplt>
 8004540:	2800      	cmp	r0, #0
 8004542:	d10e      	bne.n	8004562 <pythag_float+0x66>
 8004544:	1c31      	adds	r1, r6, #0
 8004546:	1c28      	adds	r0, r5, #0
 8004548:	f7fc f97c 	bl	8000844 <__aeabi_fdiv>
 800454c:	1c01      	adds	r1, r0, #0
 800454e:	f7fc fb5f 	bl	8000c10 <__aeabi_fmul>
 8004552:	21fe      	movs	r1, #254	@ 0xfe
 8004554:	0589      	lsls	r1, r1, #22
 8004556:	f7fb ffeb 	bl	8000530 <__aeabi_fadd>
 800455a:	f009 fcc7 	bl	800deec <sqrtf>
 800455e:	1c21      	adds	r1, r4, #0
 8004560:	e7e7      	b.n	8004532 <pythag_float+0x36>
 8004562:	2000      	movs	r0, #0
 8004564:	e7e7      	b.n	8004536 <pythag_float+0x3a>
 8004566:	46c0      	nop			@ (mov r8, r8)
 8004568:	2d2febff 	.word	0x2d2febff

0800456c <eig_sym>:
bool eig_sym(float A[], float d[], float wr[], size_t row) {
 800456c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800456e:	b095      	sub	sp, #84	@ 0x54
 8004570:	9203      	str	r2, [sp, #12]
	memcpy(wr, A, row * row * sizeof(float));
 8004572:	001a      	movs	r2, r3
 8004574:	435a      	muls	r2, r3
bool eig_sym(float A[], float d[], float wr[], size_t row) {
 8004576:	9104      	str	r1, [sp, #16]
	memcpy(wr, A, row * row * sizeof(float));
 8004578:	0092      	lsls	r2, r2, #2
 800457a:	0001      	movs	r1, r0
 800457c:	9803      	ldr	r0, [sp, #12]
bool eig_sym(float A[], float d[], float wr[], size_t row) {
 800457e:	9305      	str	r3, [sp, #20]
	memcpy(wr, A, row * row * sizeof(float));
 8004580:	f007 fffc 	bl	800c57c <memcpy>
	float* e = (float*)malloc(row * sizeof(float));
 8004584:	9b05      	ldr	r3, [sp, #20]
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	0018      	movs	r0, r3
 800458a:	9302      	str	r3, [sp, #8]
 800458c:	f006 ff32 	bl	800b3f4 <malloc>
	memset(e, 0, row * sizeof(float));
 8004590:	2100      	movs	r1, #0
 8004592:	9a02      	ldr	r2, [sp, #8]
	float* e = (float*)malloc(row * sizeof(float));
 8004594:	9001      	str	r0, [sp, #4]
	memset(e, 0, row * sizeof(float));
 8004596:	f007 fee8 	bl	800c36a <memset>
	memset(d, 0, row * sizeof(float));
 800459a:	9a02      	ldr	r2, [sp, #8]
 800459c:	2100      	movs	r1, #0
 800459e:	9804      	ldr	r0, [sp, #16]
 80045a0:	f007 fee3 	bl	800c36a <memset>
	Ai += row * (row - 1);
 80045a4:	9b05      	ldr	r3, [sp, #20]
 80045a6:	9f02      	ldr	r7, [sp, #8]
 80045a8:	3b01      	subs	r3, #1
 80045aa:	435f      	muls	r7, r3
 80045ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 80045ae:	9b03      	ldr	r3, [sp, #12]
 80045b0:	9a02      	ldr	r2, [sp, #8]
 80045b2:	19df      	adds	r7, r3, r7
	for (i = row - 1; i > 0; i--) {
 80045b4:	9b02      	ldr	r3, [sp, #8]
 80045b6:	425b      	negs	r3, r3
 80045b8:	9310      	str	r3, [sp, #64]	@ 0x40
 80045ba:	2304      	movs	r3, #4
 80045bc:	425b      	negs	r3, r3
 80045be:	1a9b      	subs	r3, r3, r2
 80045c0:	9312      	str	r3, [sp, #72]	@ 0x48
 80045c2:	9b05      	ldr	r3, [sp, #20]
 80045c4:	3b02      	subs	r3, #2
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	18fb      	adds	r3, r7, r3
 80045ca:	9307      	str	r3, [sp, #28]
 80045cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
		Ai -= row;
 80045ce:	9306      	str	r3, [sp, #24]
	for (i = row - 1; i > 0; i--) {
 80045d0:	9b06      	ldr	r3, [sp, #24]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d134      	bne.n	8004640 <eig_sym+0xd4>
	d[0] = 0.0f;
 80045d6:	2300      	movs	r3, #0
 80045d8:	9a04      	ldr	r2, [sp, #16]
	for (i = 0; i < row; i++) {
 80045da:	9c03      	ldr	r4, [sp, #12]
	d[0] = 0.0f;
 80045dc:	6013      	str	r3, [r2, #0]
	e[0] = 0.0f;
 80045de:	9a01      	ldr	r2, [sp, #4]
	for (i = 0; i < row; i++) {
 80045e0:	9e04      	ldr	r6, [sp, #16]
	e[0] = 0.0f;
 80045e2:	6013      	str	r3, [r2, #0]
	for (i = 0; i < row; i++) {
 80045e4:	9b03      	ldr	r3, [sp, #12]
 80045e6:	9408      	str	r4, [sp, #32]
 80045e8:	930c      	str	r3, [sp, #48]	@ 0x30
 80045ea:	9b02      	ldr	r3, [sp, #8]
 80045ec:	3304      	adds	r3, #4
 80045ee:	930d      	str	r3, [sp, #52]	@ 0x34
 80045f0:	9b06      	ldr	r3, [sp, #24]
 80045f2:	9307      	str	r3, [sp, #28]
 80045f4:	9b05      	ldr	r3, [sp, #20]
 80045f6:	9a07      	ldr	r2, [sp, #28]
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d000      	beq.n	80045fe <eig_sym+0x92>
 80045fc:	e127      	b.n	800484e <eig_sym+0x2e2>
	bool ok = true;
	/* Save address */
	float* zk;

	for (i = 1; i < row; i++) {
		e[i - 1] = e[i];
 80045fe:	2200      	movs	r2, #0
 8004600:	4293      	cmp	r3, r2
 8004602:	d001      	beq.n	8004608 <eig_sym+0x9c>
 8004604:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004606:	009a      	lsls	r2, r3, #2
 8004608:	9b01      	ldr	r3, [sp, #4]
 800460a:	1d19      	adds	r1, r3, #4
 800460c:	0018      	movs	r0, r3
 800460e:	f007 fe99 	bl	800c344 <memmove>
	}
	e[row - 1] = 0.0f;
 8004612:	2100      	movs	r1, #0
 8004614:	4aba      	ldr	r2, [pc, #744]	@ (8004900 <eig_sym+0x394>)
 8004616:	9b05      	ldr	r3, [sp, #20]
	for (l = 0; l < row; l++) {
 8004618:	9e04      	ldr	r6, [sp, #16]
	e[row - 1] = 0.0f;
 800461a:	189b      	adds	r3, r3, r2
 800461c:	9a01      	ldr	r2, [sp, #4]
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	5099      	str	r1, [r3, r2]
	bool ok = true;
 8004622:	2301      	movs	r3, #1
 8004624:	9312      	str	r3, [sp, #72]	@ 0x48
	for (l = 0; l < row; l++) {
 8004626:	2300      	movs	r3, #0
 8004628:	9303      	str	r3, [sp, #12]
 800462a:	9b03      	ldr	r3, [sp, #12]
 800462c:	9a05      	ldr	r2, [sp, #20]
 800462e:	4293      	cmp	r3, r2
 8004630:	d000      	beq.n	8004634 <eig_sym+0xc8>
 8004632:	e167      	b.n	8004904 <eig_sym+0x398>
	free(e);
 8004634:	9801      	ldr	r0, [sp, #4]
 8004636:	f006 fee7 	bl	800b408 <free>
}
 800463a:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800463c:	b015      	add	sp, #84	@ 0x54
 800463e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (l > 0) {
 8004640:	9a06      	ldr	r2, [sp, #24]
			e[i] = Ai[l]; /* *(e + i) = *(A + row*i + l);//a[i][l]; */
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	3a01      	subs	r2, #1
 8004646:	9213      	str	r2, [sp, #76]	@ 0x4c
		if (l > 0) {
 8004648:	9a06      	ldr	r2, [sp, #24]
 800464a:	2a01      	cmp	r2, #1
 800464c:	d100      	bne.n	8004650 <eig_sym+0xe4>
 800464e:	e0fb      	b.n	8004848 <eig_sym+0x2dc>
 8004650:	003c      	movs	r4, r7
 8004652:	003d      	movs	r5, r7
		h = scale = 0.0f;
 8004654:	2600      	movs	r6, #0
				scale += fabsf(Ai[k]); /* scale += fabsf(*(A + row*i + k)); */
 8004656:	6829      	ldr	r1, [r5, #0]
 8004658:	1c30      	adds	r0, r6, #0
 800465a:	0049      	lsls	r1, r1, #1
 800465c:	0849      	lsrs	r1, r1, #1
 800465e:	f7fb ff67 	bl	8000530 <__aeabi_fadd>
			for (k = 0; k < l + 1; k++) {
 8004662:	9a07      	ldr	r2, [sp, #28]
 8004664:	002b      	movs	r3, r5
				scale += fabsf(Ai[k]); /* scale += fabsf(*(A + row*i + k)); */
 8004666:	1c06      	adds	r6, r0, #0
			for (k = 0; k < l + 1; k++) {
 8004668:	3504      	adds	r5, #4
 800466a:	4293      	cmp	r3, r2
 800466c:	d1f3      	bne.n	8004656 <eig_sym+0xea>
			if (scale == 0.0f) {
 800466e:	9b06      	ldr	r3, [sp, #24]
 8004670:	2100      	movs	r1, #0
 8004672:	009b      	lsls	r3, r3, #2
 8004674:	930a      	str	r3, [sp, #40]	@ 0x28
 8004676:	f7fb ff2d 	bl	80004d4 <__aeabi_fcmpeq>
 800467a:	2800      	cmp	r0, #0
 800467c:	d007      	beq.n	800468e <eig_sym+0x122>
				e[i] = Ai[l]; /* *(e + i) = *(A + row*i + l); */
 800467e:	9b07      	ldr	r3, [sp, #28]
 8004680:	9a01      	ldr	r2, [sp, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004686:	5053      	str	r3, [r2, r1]
		h = scale = 0.0f;
 8004688:	2300      	movs	r3, #0
 800468a:	9308      	str	r3, [sp, #32]
 800468c:	e0b7      	b.n	80047fe <eig_sym+0x292>
 800468e:	2500      	movs	r5, #0
					Ai[k] /= scale;
 8004690:	6820      	ldr	r0, [r4, #0]
 8004692:	1c31      	adds	r1, r6, #0
 8004694:	9408      	str	r4, [sp, #32]
 8004696:	f7fc f8d5 	bl	8000844 <__aeabi_fdiv>
					h += Ai[k] * Ai[k];
 800469a:	1c01      	adds	r1, r0, #0
					Ai[k] /= scale;
 800469c:	c401      	stmia	r4!, {r0}
					h += Ai[k] * Ai[k];
 800469e:	f7fc fab7 	bl	8000c10 <__aeabi_fmul>
 80046a2:	1c01      	adds	r1, r0, #0
 80046a4:	1c28      	adds	r0, r5, #0
 80046a6:	f7fb ff43 	bl	8000530 <__aeabi_fadd>
				for (k = 0; k < l + 1; k++) {
 80046aa:	9b08      	ldr	r3, [sp, #32]
 80046ac:	9a07      	ldr	r2, [sp, #28]
					h += Ai[k] * Ai[k];
 80046ae:	1c05      	adds	r5, r0, #0
				for (k = 0; k < l + 1; k++) {
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d1ed      	bne.n	8004690 <eig_sym+0x124>
				f = Ai[l]; /* *(A + row*i + l) */
 80046b4:	6813      	ldr	r3, [r2, #0]
				g = (f >= 0.0f ? -sqrtf(h) : sqrtf(h));
 80046b6:	2100      	movs	r1, #0
 80046b8:	1c18      	adds	r0, r3, #0
				f = Ai[l]; /* *(A + row*i + l) */
 80046ba:	9309      	str	r3, [sp, #36]	@ 0x24
				g = (f >= 0.0f ? -sqrtf(h) : sqrtf(h));
 80046bc:	f7fb ff2e 	bl	800051c <__aeabi_fcmpge>
 80046c0:	2800      	cmp	r0, #0
 80046c2:	d100      	bne.n	80046c6 <eig_sym+0x15a>
 80046c4:	e0a9      	b.n	800481a <eig_sym+0x2ae>
 80046c6:	1c28      	adds	r0, r5, #0
 80046c8:	f009 fc10 	bl	800deec <sqrtf>
 80046cc:	2380      	movs	r3, #128	@ 0x80
 80046ce:	061b      	lsls	r3, r3, #24
 80046d0:	18c4      	adds	r4, r0, r3
				e[i] = scale * g;
 80046d2:	1c21      	adds	r1, r4, #0
 80046d4:	1c30      	adds	r0, r6, #0
 80046d6:	f7fc fa9b 	bl	8000c10 <__aeabi_fmul>
 80046da:	9b01      	ldr	r3, [sp, #4]
 80046dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
				h -= f * g;
 80046de:	1c21      	adds	r1, r4, #0
				e[i] = scale * g;
 80046e0:	5098      	str	r0, [r3, r2]
				h -= f * g;
 80046e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80046e4:	f7fc fa94 	bl	8000c10 <__aeabi_fmul>
 80046e8:	1c01      	adds	r1, r0, #0
 80046ea:	1c28      	adds	r0, r5, #0
 80046ec:	f7fc fbce 	bl	8000e8c <__aeabi_fsub>
				Ai[l] = f - g; /* *(A + row*i + l) = f - g; */
 80046f0:	1c21      	adds	r1, r4, #0
				h -= f * g;
 80046f2:	9008      	str	r0, [sp, #32]
				Ai[l] = f - g; /* *(A + row*i + l) = f - g; */
 80046f4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80046f6:	f7fc fbc9 	bl	8000e8c <__aeabi_fsub>
 80046fa:	9a02      	ldr	r2, [sp, #8]
 80046fc:	9b07      	ldr	r3, [sp, #28]
 80046fe:	4694      	mov	ip, r2
 8004700:	6018      	str	r0, [r3, #0]
				for (j = 0; j < l + 1; j++) {
 8004702:	9b02      	ldr	r3, [sp, #8]
				Ai[l] = f - g; /* *(A + row*i + l) = f - g; */
 8004704:	2500      	movs	r5, #0
 8004706:	3304      	adds	r3, #4
 8004708:	9311      	str	r3, [sp, #68]	@ 0x44
 800470a:	9b03      	ldr	r3, [sp, #12]
 800470c:	4463      	add	r3, ip
 800470e:	930e      	str	r3, [sp, #56]	@ 0x38
 8004710:	9b03      	ldr	r3, [sp, #12]
 8004712:	9309      	str	r3, [sp, #36]	@ 0x24
				f = 0.0f;
 8004714:	2300      	movs	r3, #0
 8004716:	930c      	str	r3, [sp, #48]	@ 0x30
					Aj[i] = Ai[j] / h;
 8004718:	00ab      	lsls	r3, r5, #2
 800471a:	58f8      	ldr	r0, [r7, r3]
 800471c:	9908      	ldr	r1, [sp, #32]
 800471e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004720:	f7fc f890 	bl	8000844 <__aeabi_fdiv>
					g = 0.0f;
 8004724:	2400      	movs	r4, #0
					for (k = 0; k < j + 1; k++) {
 8004726:	2600      	movs	r6, #0
					Aj[i] = Ai[j] / h;
 8004728:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800472a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
					for (k = 0; k < j + 1; k++) {
 800472c:	3501      	adds	r5, #1
					Aj[i] = Ai[j] / h;
 800472e:	5098      	str	r0, [r3, r2]
						g += Aj[k] * Ai[k]; /* g += *(A + row*j + k) * *(A + row*i + k); */
 8004730:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004732:	00b3      	lsls	r3, r6, #2
 8004734:	58f9      	ldr	r1, [r7, r3]
 8004736:	58d0      	ldr	r0, [r2, r3]
 8004738:	f7fc fa6a 	bl	8000c10 <__aeabi_fmul>
 800473c:	1c01      	adds	r1, r0, #0
 800473e:	1c20      	adds	r0, r4, #0
 8004740:	f7fb fef6 	bl	8000530 <__aeabi_fadd>
					for (k = 0; k < j + 1; k++) {
 8004744:	3601      	adds	r6, #1
						g += Aj[k] * Ai[k]; /* g += *(A + row*j + k) * *(A + row*i + k); */
 8004746:	1c04      	adds	r4, r0, #0
					for (k = 0; k < j + 1; k++) {
 8004748:	42ae      	cmp	r6, r5
 800474a:	d3f1      	bcc.n	8004730 <eig_sym+0x1c4>
 800474c:	002e      	movs	r6, r5
 800474e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004750:	930d      	str	r3, [sp, #52]	@ 0x34
					for (k = j + 1; k < l + 1; k++) {
 8004752:	9b06      	ldr	r3, [sp, #24]
 8004754:	429e      	cmp	r6, r3
 8004756:	d365      	bcc.n	8004824 <eig_sym+0x2b8>
					e[j] = g / h;
 8004758:	9908      	ldr	r1, [sp, #32]
 800475a:	1c20      	adds	r0, r4, #0
 800475c:	f7fc f872 	bl	8000844 <__aeabi_fdiv>
 8004760:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8004762:	9b01      	ldr	r3, [sp, #4]
					f += e[j] * Ai[j];
 8004764:	58b9      	ldr	r1, [r7, r2]
					e[j] = g / h;
 8004766:	5098      	str	r0, [r3, r2]
					f += e[j] * Ai[j];
 8004768:	f7fc fa52 	bl	8000c10 <__aeabi_fmul>
 800476c:	1c01      	adds	r1, r0, #0
 800476e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8004770:	f7fb fede 	bl	8000530 <__aeabi_fadd>
					Aj += row;
 8004774:	9a02      	ldr	r2, [sp, #8]
 8004776:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004778:	4694      	mov	ip, r2
				for (j = 0; j < l + 1; j++) {
 800477a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
					Aj += row;
 800477c:	4463      	add	r3, ip
				for (j = 0; j < l + 1; j++) {
 800477e:	4694      	mov	ip, r2
					Aj += row;
 8004780:	9309      	str	r3, [sp, #36]	@ 0x24
				for (j = 0; j < l + 1; j++) {
 8004782:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
					f += e[j] * Ai[j];
 8004784:	900c      	str	r0, [sp, #48]	@ 0x30
				for (j = 0; j < l + 1; j++) {
 8004786:	4463      	add	r3, ip
 8004788:	930e      	str	r3, [sp, #56]	@ 0x38
 800478a:	9b06      	ldr	r3, [sp, #24]
 800478c:	429d      	cmp	r5, r3
 800478e:	d1c3      	bne.n	8004718 <eig_sym+0x1ac>
				hh = f / (h + h);
 8004790:	9908      	ldr	r1, [sp, #32]
 8004792:	2400      	movs	r4, #0
 8004794:	1c08      	adds	r0, r1, #0
 8004796:	f7fb fecb 	bl	8000530 <__aeabi_fadd>
 800479a:	1c01      	adds	r1, r0, #0
 800479c:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800479e:	f7fc f851 	bl	8000844 <__aeabi_fdiv>
 80047a2:	9e03      	ldr	r6, [sp, #12]
 80047a4:	900d      	str	r0, [sp, #52]	@ 0x34
					f = Ai[j]; /* *(A + row*i + j) */
 80047a6:	593b      	ldr	r3, [r7, r4]
					e[j] = g = e[j] - hh * f;
 80047a8:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80047aa:	1c19      	adds	r1, r3, #0
					f = Ai[j]; /* *(A + row*i + j) */
 80047ac:	9309      	str	r3, [sp, #36]	@ 0x24
					e[j] = g = e[j] - hh * f;
 80047ae:	f7fc fa2f 	bl	8000c10 <__aeabi_fmul>
 80047b2:	9b01      	ldr	r3, [sp, #4]
 80047b4:	1c01      	adds	r1, r0, #0
 80047b6:	5918      	ldr	r0, [r3, r4]
 80047b8:	f7fc fb68 	bl	8000e8c <__aeabi_fsub>
 80047bc:	2500      	movs	r5, #0
 80047be:	9b01      	ldr	r3, [sp, #4]
 80047c0:	900c      	str	r0, [sp, #48]	@ 0x30
 80047c2:	5118      	str	r0, [r3, r4]
						Aj[k] -= (f * e[k] + g * Ai[k]); /* *(A + row*j + k) -= (f * e[k] + g * *(A + row*i + k)); */
 80047c4:	9b01      	ldr	r3, [sp, #4]
 80047c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80047c8:	5959      	ldr	r1, [r3, r5]
 80047ca:	f7fc fa21 	bl	8000c10 <__aeabi_fmul>
 80047ce:	5979      	ldr	r1, [r7, r5]
 80047d0:	900e      	str	r0, [sp, #56]	@ 0x38
 80047d2:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80047d4:	f7fc fa1c 	bl	8000c10 <__aeabi_fmul>
 80047d8:	1c01      	adds	r1, r0, #0
 80047da:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80047dc:	f7fb fea8 	bl	8000530 <__aeabi_fadd>
 80047e0:	1c01      	adds	r1, r0, #0
 80047e2:	5970      	ldr	r0, [r6, r5]
 80047e4:	f7fc fb52 	bl	8000e8c <__aeabi_fsub>
 80047e8:	002b      	movs	r3, r5
 80047ea:	5170      	str	r0, [r6, r5]
					for (k = 0; k < j + 1; k++) {
 80047ec:	3504      	adds	r5, #4
 80047ee:	42a3      	cmp	r3, r4
 80047f0:	d1e8      	bne.n	80047c4 <eig_sym+0x258>
					Aj += row;
 80047f2:	9b02      	ldr	r3, [sp, #8]
 80047f4:	3404      	adds	r4, #4
 80047f6:	18f6      	adds	r6, r6, r3
				for (j = 0; j < l + 1; j++) { /* l + 1 */
 80047f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80047fa:	429c      	cmp	r4, r3
 80047fc:	d1d3      	bne.n	80047a6 <eig_sym+0x23a>
		d[i] = h;
 80047fe:	9b06      	ldr	r3, [sp, #24]
 8004800:	9a04      	ldr	r2, [sp, #16]
 8004802:	9908      	ldr	r1, [sp, #32]
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	50d1      	str	r1, [r2, r3]
		Ai -= row;
 8004808:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800480a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800480c:	4694      	mov	ip, r2
 800480e:	18ff      	adds	r7, r7, r3
	for (i = row - 1; i > 0; i--) {
 8004810:	9b07      	ldr	r3, [sp, #28]
 8004812:	4463      	add	r3, ip
 8004814:	9307      	str	r3, [sp, #28]
		Ai -= row;
 8004816:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004818:	e6d9      	b.n	80045ce <eig_sym+0x62>
				g = (f >= 0.0f ? -sqrtf(h) : sqrtf(h));
 800481a:	1c28      	adds	r0, r5, #0
 800481c:	f009 fb66 	bl	800deec <sqrtf>
 8004820:	1c04      	adds	r4, r0, #0
 8004822:	e756      	b.n	80046d2 <eig_sym+0x166>
						g += Ak[j] * Ai[k];
 8004824:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004826:	00b3      	lsls	r3, r6, #2
 8004828:	6811      	ldr	r1, [r2, #0]
 800482a:	58f8      	ldr	r0, [r7, r3]
 800482c:	f7fc f9f0 	bl	8000c10 <__aeabi_fmul>
 8004830:	1c01      	adds	r1, r0, #0
 8004832:	1c20      	adds	r0, r4, #0
 8004834:	f7fb fe7c 	bl	8000530 <__aeabi_fadd>
 8004838:	9a02      	ldr	r2, [sp, #8]
 800483a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800483c:	4694      	mov	ip, r2
 800483e:	4463      	add	r3, ip
 8004840:	1c04      	adds	r4, r0, #0
					for (k = j + 1; k < l + 1; k++) {
 8004842:	3601      	adds	r6, #1
 8004844:	930d      	str	r3, [sp, #52]	@ 0x34
 8004846:	e784      	b.n	8004752 <eig_sym+0x1e6>
			e[i] = Ai[l]; /* *(e + i) = *(A + row*i + l);//a[i][l]; */
 8004848:	9a01      	ldr	r2, [sp, #4]
 800484a:	6053      	str	r3, [r2, #4]
 800484c:	e71c      	b.n	8004688 <eig_sym+0x11c>
		if (d[i] != 0.0f) {
 800484e:	2100      	movs	r1, #0
 8004850:	6830      	ldr	r0, [r6, #0]
 8004852:	f7fb fe3f 	bl	80004d4 <__aeabi_fcmpeq>
 8004856:	2800      	cmp	r0, #0
 8004858:	d108      	bne.n	800486c <eig_sym+0x300>
 800485a:	9b07      	ldr	r3, [sp, #28]
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004860:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004862:	9306      	str	r3, [sp, #24]
			for (j = 0; j < l; j++) {
 8004864:	9a06      	ldr	r2, [sp, #24]
 8004866:	9b08      	ldr	r3, [sp, #32]
 8004868:	4293      	cmp	r3, r2
 800486a:	d117      	bne.n	800489c <eig_sym+0x330>
		d[i] = Ai[i]; /* *(A + row*i + i) */
 800486c:	6823      	ldr	r3, [r4, #0]
		for (j = 0; j < l; j++) {
 800486e:	9a08      	ldr	r2, [sp, #32]
		d[i] = Ai[i]; /* *(A + row*i + i) */
 8004870:	6033      	str	r3, [r6, #0]
		Ai[i] = 1.0f; /* *(A + row*i + i) = 1.0 */
 8004872:	23fe      	movs	r3, #254	@ 0xfe
 8004874:	059b      	lsls	r3, r3, #22
 8004876:	6023      	str	r3, [r4, #0]
		for (j = 0; j < l; j++) {
 8004878:	9b03      	ldr	r3, [sp, #12]
 800487a:	429c      	cmp	r4, r3
 800487c:	d139      	bne.n	80048f2 <eig_sym+0x386>
		Ai += row;
 800487e:	9a02      	ldr	r2, [sp, #8]
 8004880:	9b03      	ldr	r3, [sp, #12]
 8004882:	4694      	mov	ip, r2
 8004884:	4463      	add	r3, ip
 8004886:	9303      	str	r3, [sp, #12]
	for (i = 0; i < row; i++) {
 8004888:	9b07      	ldr	r3, [sp, #28]
 800488a:	3604      	adds	r6, #4
 800488c:	3301      	adds	r3, #1
 800488e:	9307      	str	r3, [sp, #28]
 8004890:	9b08      	ldr	r3, [sp, #32]
 8004892:	3304      	adds	r3, #4
 8004894:	9308      	str	r3, [sp, #32]
 8004896:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004898:	18e4      	adds	r4, r4, r3
 800489a:	e6ab      	b.n	80045f4 <eig_sym+0x88>
				g = 0.0;
 800489c:	2300      	movs	r3, #0
 800489e:	9d03      	ldr	r5, [sp, #12]
			for (j = 0; j < l; j++) {
 80048a0:	9f06      	ldr	r7, [sp, #24]
				g = 0.0;
 80048a2:	9309      	str	r3, [sp, #36]	@ 0x24
					g += Ai[k] * Ak[j];
 80048a4:	6839      	ldr	r1, [r7, #0]
 80048a6:	cd01      	ldmia	r5!, {r0}
 80048a8:	f7fc f9b2 	bl	8000c10 <__aeabi_fmul>
 80048ac:	1c01      	adds	r1, r0, #0
 80048ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80048b0:	f7fb fe3e 	bl	8000530 <__aeabi_fadd>
				for (k = 0; k < l; k++) {
 80048b4:	9b02      	ldr	r3, [sp, #8]
					g += Ai[k] * Ak[j];
 80048b6:	9009      	str	r0, [sp, #36]	@ 0x24
				for (k = 0; k < l; k++) {
 80048b8:	18ff      	adds	r7, r7, r3
 80048ba:	42ac      	cmp	r4, r5
 80048bc:	d1f2      	bne.n	80048a4 <eig_sym+0x338>
				for (k = 0; k < l; k++) {
 80048be:	2700      	movs	r7, #0
 80048c0:	9d06      	ldr	r5, [sp, #24]
					Ak[j] -= g * Ak[i];
 80048c2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80048c4:	1b5b      	subs	r3, r3, r5
 80048c6:	930e      	str	r3, [sp, #56]	@ 0x38
 80048c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80048ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80048cc:	195b      	adds	r3, r3, r5
 80048ce:	5899      	ldr	r1, [r3, r2]
 80048d0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80048d2:	f7fc f99d 	bl	8000c10 <__aeabi_fmul>
 80048d6:	1c01      	adds	r1, r0, #0
 80048d8:	6828      	ldr	r0, [r5, #0]
 80048da:	f7fc fad7 	bl	8000e8c <__aeabi_fsub>
				for (k = 0; k < l; k++) {
 80048de:	9b02      	ldr	r3, [sp, #8]
					Ak[j] -= g * Ak[i];
 80048e0:	6028      	str	r0, [r5, #0]
				for (k = 0; k < l; k++) {
 80048e2:	18ed      	adds	r5, r5, r3
 80048e4:	9b07      	ldr	r3, [sp, #28]
 80048e6:	3701      	adds	r7, #1
 80048e8:	42bb      	cmp	r3, r7
 80048ea:	d1ed      	bne.n	80048c8 <eig_sym+0x35c>
			for (j = 0; j < l; j++) {
 80048ec:	9b06      	ldr	r3, [sp, #24]
 80048ee:	3304      	adds	r3, #4
 80048f0:	e7b7      	b.n	8004862 <eig_sym+0x2f6>
			Aj[i] = Ai[j] = 0.0f;
 80048f2:	2100      	movs	r1, #0
 80048f4:	c302      	stmia	r3!, {r1}
 80048f6:	6011      	str	r1, [r2, #0]
		for (j = 0; j < l; j++) {
 80048f8:	9902      	ldr	r1, [sp, #8]
 80048fa:	1852      	adds	r2, r2, r1
 80048fc:	e7bd      	b.n	800487a <eig_sym+0x30e>
 80048fe:	46c0      	nop			@ (mov r8, r8)
 8004900:	3fffffff 	.word	0x3fffffff
 8004904:	9b03      	ldr	r3, [sp, #12]
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	9311      	str	r3, [sp, #68]	@ 0x44
	for (l = 0; l < row; l++) {
 800490a:	4b8b      	ldr	r3, [pc, #556]	@ (8004b38 <eig_sym+0x5cc>)
 800490c:	930d      	str	r3, [sp, #52]	@ 0x34
		iter = 0;
		do {
			for (m = l; m < row - 1; m++) {
 800490e:	9d03      	ldr	r5, [sp, #12]
 8004910:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004912:	42ab      	cmp	r3, r5
 8004914:	d900      	bls.n	8004918 <eig_sym+0x3ac>
 8004916:	e08d      	b.n	8004a34 <eig_sym+0x4c8>
				dd = fabsf(d[m]) + fabsf(d[m + 1]);
				if (fabsf(e[m]) < MIN_VALUE) {
					break;
				}
			}
			if (m != l) {
 8004918:	9b03      	ldr	r3, [sp, #12]
 800491a:	429d      	cmp	r5, r3
 800491c:	d100      	bne.n	8004920 <eig_sym+0x3b4>
 800491e:	e105      	b.n	8004b2c <eig_sym+0x5c0>
				if (iter++ == MAX_ITERATIONS) {
 8004920:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004922:	3b01      	subs	r3, #1
 8004924:	930d      	str	r3, [sp, #52]	@ 0x34
 8004926:	2b00      	cmp	r3, #0
 8004928:	d100      	bne.n	800492c <eig_sym+0x3c0>
 800492a:	e0fd      	b.n	8004b28 <eig_sym+0x5bc>
					/* Too many iterations */
					ok = false;
					break;
				}
				g = (d[l + 1] - d[l]) / (2.0f * e[l]);
 800492c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800492e:	9b01      	ldr	r3, [sp, #4]
 8004930:	6837      	ldr	r7, [r6, #0]
 8004932:	589b      	ldr	r3, [r3, r2]
 8004934:	1c39      	adds	r1, r7, #0
 8004936:	6870      	ldr	r0, [r6, #4]
 8004938:	9306      	str	r3, [sp, #24]
 800493a:	f7fc faa7 	bl	8000e8c <__aeabi_fsub>
 800493e:	9906      	ldr	r1, [sp, #24]
 8004940:	1c04      	adds	r4, r0, #0
 8004942:	1c08      	adds	r0, r1, #0
 8004944:	f7fb fdf4 	bl	8000530 <__aeabi_fadd>
 8004948:	1c01      	adds	r1, r0, #0
 800494a:	1c20      	adds	r0, r4, #0
 800494c:	f7fb ff7a 	bl	8000844 <__aeabi_fdiv>
				r = pythag_float(g, 1.0f);
 8004950:	21fe      	movs	r1, #254	@ 0xfe
 8004952:	0589      	lsls	r1, r1, #22
				g = (d[l + 1] - d[l]) / (2.0f * e[l]);
 8004954:	9007      	str	r0, [sp, #28]
				r = pythag_float(g, 1.0f);
 8004956:	f7ff fdd1 	bl	80044fc <pythag_float>
				g = d[m] - d[l] + e[l] / (g + abs_sign(r, g));
 800495a:	00ab      	lsls	r3, r5, #2
 800495c:	930e      	str	r3, [sp, #56]	@ 0x38
 800495e:	9b04      	ldr	r3, [sp, #16]
 8004960:	00aa      	lsls	r2, r5, #2
 8004962:	1c39      	adds	r1, r7, #0
				r = pythag_float(g, 1.0f);
 8004964:	1c04      	adds	r4, r0, #0
				g = d[m] - d[l] + e[l] / (g + abs_sign(r, g));
 8004966:	5898      	ldr	r0, [r3, r2]
 8004968:	f7fc fa90 	bl	8000e8c <__aeabi_fsub>
 800496c:	2100      	movs	r1, #0
 800496e:	1c07      	adds	r7, r0, #0
 8004970:	9807      	ldr	r0, [sp, #28]
 8004972:	f7fb fdd3 	bl	800051c <__aeabi_fcmpge>
 8004976:	0064      	lsls	r4, r4, #1
 8004978:	0861      	lsrs	r1, r4, #1
 800497a:	2800      	cmp	r0, #0
 800497c:	d102      	bne.n	8004984 <eig_sym+0x418>
 800497e:	2380      	movs	r3, #128	@ 0x80
 8004980:	061b      	lsls	r3, r3, #24
 8004982:	18c9      	adds	r1, r1, r3
 8004984:	9807      	ldr	r0, [sp, #28]
 8004986:	f7fb fdd3 	bl	8000530 <__aeabi_fadd>
 800498a:	1c01      	adds	r1, r0, #0
 800498c:	9806      	ldr	r0, [sp, #24]
 800498e:	f7fb ff59 	bl	8000844 <__aeabi_fdiv>
 8004992:	1c01      	adds	r1, r0, #0
 8004994:	1c38      	adds	r0, r7, #0
 8004996:	f7fb fdcb 	bl	8000530 <__aeabi_fadd>
				s = c = 1.0f;
				p = 0.0f;
				for (i = m - 1; i >= l; i--) {
 800499a:	1e6b      	subs	r3, r5, #1
 800499c:	9309      	str	r3, [sp, #36]	@ 0x24
				s = c = 1.0f;
 800499e:	23fe      	movs	r3, #254	@ 0xfe
 80049a0:	059b      	lsls	r3, r3, #22
 80049a2:	9306      	str	r3, [sp, #24]
				p = 0.0f;
 80049a4:	2300      	movs	r3, #0
 80049a6:	9308      	str	r3, [sp, #32]
				s = c = 1.0f;
 80049a8:	23fe      	movs	r3, #254	@ 0xfe
				for (i = m - 1; i >= l; i--) {
 80049aa:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
				s = c = 1.0f;
 80049ac:	059b      	lsls	r3, r3, #22
				g = d[m] - d[l] + e[l] / (g + abs_sign(r, g));
 80049ae:	900a      	str	r0, [sp, #40]	@ 0x28
				s = c = 1.0f;
 80049b0:	9307      	str	r3, [sp, #28]
				for (i = m - 1; i >= l; i--) {
 80049b2:	9b03      	ldr	r3, [sp, #12]
 80049b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80049b6:	4293      	cmp	r3, r2
 80049b8:	dc2f      	bgt.n	8004a1a <eig_sym+0x4ae>
					f = s * e[i];
 80049ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049bc:	9907      	ldr	r1, [sp, #28]
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80049c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80049c4:	9b01      	ldr	r3, [sp, #4]
 80049c6:	589c      	ldr	r4, [r3, r2]
 80049c8:	1c20      	adds	r0, r4, #0
 80049ca:	f7fc f921 	bl	8000c10 <__aeabi_fmul>
					b = c * e[i];
 80049ce:	9906      	ldr	r1, [sp, #24]
					f = s * e[i];
 80049d0:	1c05      	adds	r5, r0, #0
					b = c * e[i];
 80049d2:	1c20      	adds	r0, r4, #0
 80049d4:	f7fc f91c 	bl	8000c10 <__aeabi_fmul>
					e[i + 1] = (r = pythag_float(f, g));
 80049d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
					b = c * e[i];
 80049da:	9010      	str	r0, [sp, #64]	@ 0x40
					e[i + 1] = (r = pythag_float(f, g));
 80049dc:	1c28      	adds	r0, r5, #0
 80049de:	f7ff fd8d 	bl	80044fc <pythag_float>
 80049e2:	9b01      	ldr	r3, [sp, #4]
 80049e4:	1c04      	adds	r4, r0, #0
 80049e6:	51d8      	str	r0, [r3, r7]
					if (fabsf(r) < MIN_VALUE) {
 80049e8:	0040      	lsls	r0, r0, #1
 80049ea:	4954      	ldr	r1, [pc, #336]	@ (8004b3c <eig_sym+0x5d0>)
 80049ec:	0840      	lsrs	r0, r0, #1
 80049ee:	f7fb fd77 	bl	80004e0 <__aeabi_fcmplt>
 80049f2:	9013      	str	r0, [sp, #76]	@ 0x4c
 80049f4:	2800      	cmp	r0, #0
 80049f6:	d02a      	beq.n	8004a4e <eig_sym+0x4e2>
						d[i + 1] -= p;
 80049f8:	9b04      	ldr	r3, [sp, #16]
 80049fa:	9908      	ldr	r1, [sp, #32]
 80049fc:	19df      	adds	r7, r3, r7
 80049fe:	6838      	ldr	r0, [r7, #0]
 8004a00:	f7fc fa44 	bl	8000e8c <__aeabi_fsub>
						e[m] = 0.0f;
 8004a04:	2100      	movs	r1, #0
 8004a06:	9b01      	ldr	r3, [sp, #4]
 8004a08:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
						d[i + 1] -= p;
 8004a0a:	6038      	str	r0, [r7, #0]
						e[m] = 0.0f;
 8004a0c:	5099      	str	r1, [r3, r2]
						/* f = *(z + row*k + i + 1) */
						/* *(z + row*k + i + 1) = s * *(z + row*k + i) + c * f */
						/* *(z + row*k + i) = c * *(z + row*k + i) - s * f */
					}
				}
				if (r == 0.0f && i >= l) {
 8004a0e:	1c20      	adds	r0, r4, #0
 8004a10:	f7fb fd60 	bl	80004d4 <__aeabi_fcmpeq>
 8004a14:	2800      	cmp	r0, #0
 8004a16:	d000      	beq.n	8004a1a <eig_sym+0x4ae>
 8004a18:	e779      	b.n	800490e <eig_sym+0x3a2>
					continue;
				}
				d[l] -= p;
 8004a1a:	9908      	ldr	r1, [sp, #32]
 8004a1c:	6830      	ldr	r0, [r6, #0]
 8004a1e:	f7fc fa35 	bl	8000e8c <__aeabi_fsub>
				e[l] = g;
 8004a22:	9b01      	ldr	r3, [sp, #4]
 8004a24:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004a26:	990a      	ldr	r1, [sp, #40]	@ 0x28
				d[l] -= p;
 8004a28:	6030      	str	r0, [r6, #0]
				e[l] = g;
 8004a2a:	5099      	str	r1, [r3, r2]
				e[m] = 0.0f;
 8004a2c:	2100      	movs	r1, #0
 8004a2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004a30:	5099      	str	r1, [r3, r2]
			}
		} while (m != l);
 8004a32:	e76c      	b.n	800490e <eig_sym+0x3a2>
				if (fabsf(e[m]) < MIN_VALUE) {
 8004a34:	9a01      	ldr	r2, [sp, #4]
 8004a36:	00ab      	lsls	r3, r5, #2
 8004a38:	58d0      	ldr	r0, [r2, r3]
 8004a3a:	4940      	ldr	r1, [pc, #256]	@ (8004b3c <eig_sym+0x5d0>)
 8004a3c:	0040      	lsls	r0, r0, #1
 8004a3e:	0840      	lsrs	r0, r0, #1
 8004a40:	f7fb fd4e 	bl	80004e0 <__aeabi_fcmplt>
 8004a44:	2800      	cmp	r0, #0
 8004a46:	d000      	beq.n	8004a4a <eig_sym+0x4de>
 8004a48:	e766      	b.n	8004918 <eig_sym+0x3ac>
			for (m = l; m < row - 1; m++) {
 8004a4a:	3501      	adds	r5, #1
 8004a4c:	e760      	b.n	8004910 <eig_sym+0x3a4>
					s = f / r;
 8004a4e:	1c21      	adds	r1, r4, #0
 8004a50:	1c28      	adds	r0, r5, #0
 8004a52:	f7fb fef7 	bl	8000844 <__aeabi_fdiv>
					c = g / r;
 8004a56:	1c21      	adds	r1, r4, #0
					s = f / r;
 8004a58:	9007      	str	r0, [sp, #28]
					c = g / r;
 8004a5a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004a5c:	f7fb fef2 	bl	8000844 <__aeabi_fdiv>
					g = d[i + 1] - p;
 8004a60:	9b04      	ldr	r3, [sp, #16]
 8004a62:	9908      	ldr	r1, [sp, #32]
					c = g / r;
 8004a64:	9006      	str	r0, [sp, #24]
					g = d[i + 1] - p;
 8004a66:	59d8      	ldr	r0, [r3, r7]
 8004a68:	f7fc fa10 	bl	8000e8c <__aeabi_fsub>
					r = (d[i] - g) * s + 2.0f * c * b;
 8004a6c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8004a6e:	9b04      	ldr	r3, [sp, #16]
					g = d[i + 1] - p;
 8004a70:	1c05      	adds	r5, r0, #0
					r = (d[i] - g) * s + 2.0f * c * b;
 8004a72:	1c01      	adds	r1, r0, #0
 8004a74:	5898      	ldr	r0, [r3, r2]
 8004a76:	f7fc fa09 	bl	8000e8c <__aeabi_fsub>
 8004a7a:	9907      	ldr	r1, [sp, #28]
 8004a7c:	f7fc f8c8 	bl	8000c10 <__aeabi_fmul>
 8004a80:	9906      	ldr	r1, [sp, #24]
 8004a82:	1c04      	adds	r4, r0, #0
 8004a84:	1c08      	adds	r0, r1, #0
 8004a86:	f7fb fd53 	bl	8000530 <__aeabi_fadd>
 8004a8a:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8004a8c:	f7fc f8c0 	bl	8000c10 <__aeabi_fmul>
 8004a90:	1c01      	adds	r1, r0, #0
 8004a92:	1c20      	adds	r0, r4, #0
 8004a94:	f7fb fd4c 	bl	8000530 <__aeabi_fadd>
 8004a98:	1c04      	adds	r4, r0, #0
					d[i + 1] = g + (p = s * r);
 8004a9a:	1c01      	adds	r1, r0, #0
 8004a9c:	9807      	ldr	r0, [sp, #28]
 8004a9e:	f7fc f8b7 	bl	8000c10 <__aeabi_fmul>
 8004aa2:	1c01      	adds	r1, r0, #0
 8004aa4:	9008      	str	r0, [sp, #32]
 8004aa6:	1c28      	adds	r0, r5, #0
 8004aa8:	f7fb fd42 	bl	8000530 <__aeabi_fadd>
 8004aac:	9b04      	ldr	r3, [sp, #16]
					g = c * r - b;
 8004aae:	1c21      	adds	r1, r4, #0
					d[i + 1] = g + (p = s * r);
 8004ab0:	51d8      	str	r0, [r3, r7]
					g = c * r - b;
 8004ab2:	9806      	ldr	r0, [sp, #24]
 8004ab4:	f7fc f8ac 	bl	8000c10 <__aeabi_fmul>
 8004ab8:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8004aba:	f7fc f9e7 	bl	8000e8c <__aeabi_fsub>
 8004abe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004ac0:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 8004ac2:	469c      	mov	ip, r3
 8004ac4:	19dd      	adds	r5, r3, r7
					for (k = 0; k < row; k++) {
 8004ac6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
					g = c * r - b;
 8004ac8:	900a      	str	r0, [sp, #40]	@ 0x28
					for (k = 0; k < row; k++) {
 8004aca:	4464      	add	r4, ip
 8004acc:	930f      	str	r3, [sp, #60]	@ 0x3c
						f = zk[i + 1];
 8004ace:	682b      	ldr	r3, [r5, #0]
						zk[i + 1] = s * zk[i] + c * f;
 8004ad0:	6821      	ldr	r1, [r4, #0]
 8004ad2:	9807      	ldr	r0, [sp, #28]
						f = zk[i + 1];
 8004ad4:	9310      	str	r3, [sp, #64]	@ 0x40
						zk[i + 1] = s * zk[i] + c * f;
 8004ad6:	f7fc f89b 	bl	8000c10 <__aeabi_fmul>
 8004ada:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8004adc:	9013      	str	r0, [sp, #76]	@ 0x4c
 8004ade:	9806      	ldr	r0, [sp, #24]
 8004ae0:	f7fc f896 	bl	8000c10 <__aeabi_fmul>
 8004ae4:	1c01      	adds	r1, r0, #0
 8004ae6:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8004ae8:	f7fb fd22 	bl	8000530 <__aeabi_fadd>
 8004aec:	6028      	str	r0, [r5, #0]
						zk[i] = c * zk[i] - s * f;
 8004aee:	6821      	ldr	r1, [r4, #0]
 8004af0:	9806      	ldr	r0, [sp, #24]
 8004af2:	f7fc f88d 	bl	8000c10 <__aeabi_fmul>
 8004af6:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8004af8:	9013      	str	r0, [sp, #76]	@ 0x4c
 8004afa:	9807      	ldr	r0, [sp, #28]
 8004afc:	f7fc f888 	bl	8000c10 <__aeabi_fmul>
 8004b00:	1c01      	adds	r1, r0, #0
 8004b02:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8004b04:	f7fc f9c2 	bl	8000e8c <__aeabi_fsub>
					for (k = 0; k < row; k++) {
 8004b08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
						zk[i] = c * zk[i] - s * f;
 8004b0a:	6020      	str	r0, [r4, #0]
					for (k = 0; k < row; k++) {
 8004b0c:	3301      	adds	r3, #1
 8004b0e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004b10:	9b02      	ldr	r3, [sp, #8]
 8004b12:	9a05      	ldr	r2, [sp, #20]
 8004b14:	18ed      	adds	r5, r5, r3
 8004b16:	18e4      	adds	r4, r4, r3
 8004b18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d1d7      	bne.n	8004ace <eig_sym+0x562>
				for (i = m - 1; i >= l; i--) {
 8004b1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b20:	3f04      	subs	r7, #4
 8004b22:	3b01      	subs	r3, #1
 8004b24:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b26:	e744      	b.n	80049b2 <eig_sym+0x446>
					ok = false;
 8004b28:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b2a:	9312      	str	r3, [sp, #72]	@ 0x48
	for (l = 0; l < row; l++) {
 8004b2c:	9b03      	ldr	r3, [sp, #12]
 8004b2e:	3604      	adds	r6, #4
 8004b30:	3301      	adds	r3, #1
 8004b32:	9303      	str	r3, [sp, #12]
 8004b34:	e579      	b.n	800462a <eig_sym+0xbe>
 8004b36:	46c0      	nop			@ (mov r8, r8)
 8004b38:	00002711 	.word	0x00002711
 8004b3c:	2d2febff 	.word	0x2d2febff

08004b40 <eig_regular>:
 * di [m]
 * wr [m*n]
 * wi [m*n]
 * n == m
 */
bool eig_regular(float A[], float dr[], float di[], float wr[], float wi[], size_t row) {
 8004b40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b42:	b09f      	sub	sp, #124	@ 0x7c
	/* Copy A */
	float* Acopy = (float*)malloc(row * row * sizeof(float));
 8004b44:	9c25      	ldr	r4, [sp, #148]	@ 0x94
bool eig_regular(float A[], float dr[], float di[], float wr[], float wi[], size_t row) {
 8004b46:	0005      	movs	r5, r0
	float* Acopy = (float*)malloc(row * row * sizeof(float));
 8004b48:	4364      	muls	r4, r4
 8004b4a:	00a4      	lsls	r4, r4, #2
 8004b4c:	0020      	movs	r0, r4
bool eig_regular(float A[], float dr[], float di[], float wr[], float wi[], size_t row) {
 8004b4e:	9110      	str	r1, [sp, #64]	@ 0x40
 8004b50:	9211      	str	r2, [sp, #68]	@ 0x44
	float* Acopy = (float*)malloc(row * row * sizeof(float));
 8004b52:	f006 fc4f 	bl	800b3f4 <malloc>
	memcpy(Acopy, A, row * row * sizeof(float));
 8004b56:	0022      	movs	r2, r4
 8004b58:	0029      	movs	r1, r5
	float* Acopy = (float*)malloc(row * row * sizeof(float));
 8004b5a:	9000      	str	r0, [sp, #0]
	memcpy(Acopy, A, row * row * sizeof(float));
 8004b5c:	f007 fd0e 	bl	800c57c <memcpy>

	/* Balance and prepare Acopy */
	balance(Acopy, row);
 8004b60:	9925      	ldr	r1, [sp, #148]	@ 0x94
 8004b62:	9800      	ldr	r0, [sp, #0]
 8004b64:	f7ff fac2 	bl	80040ec <balance>
/* Prepare the matrix A for the QR algorithm */
static void prepare(float A[], size_t row) {
	size_t i, j, m;
	float y, x, t;

	for (m = 1; m < row; m++) {
 8004b68:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8004b6a:	9a00      	ldr	r2, [sp, #0]
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	9308      	str	r3, [sp, #32]
 8004b74:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8004b76:	00db      	lsls	r3, r3, #3
 8004b78:	18d3      	adds	r3, r2, r3
 8004b7a:	9306      	str	r3, [sp, #24]
 8004b7c:	0013      	movs	r3, r2
 8004b7e:	3304      	adds	r3, #4
 8004b80:	9302      	str	r3, [sp, #8]
 8004b82:	9b08      	ldr	r3, [sp, #32]
 8004b84:	3b04      	subs	r3, #4
 8004b86:	9307      	str	r3, [sp, #28]
 8004b88:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	425b      	negs	r3, r3
 8004b8e:	930c      	str	r3, [sp, #48]	@ 0x30
 8004b90:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8004b92:	9303      	str	r3, [sp, #12]
 8004b94:	2301      	movs	r3, #1
 8004b96:	9301      	str	r3, [sp, #4]
 8004b98:	9a01      	ldr	r2, [sp, #4]
 8004b9a:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d800      	bhi.n	8004ba2 <eig_regular+0x62>
 8004ba0:	e0af      	b.n	8004d02 <eig_regular+0x1c2>
 8004ba2:	9b06      	ldr	r3, [sp, #24]
 8004ba4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004ba6:	9c01      	ldr	r4, [sp, #4]
 8004ba8:	189e      	adds	r6, r3, r2
		x = 0.0f;
 8004baa:	2300      	movs	r3, #0
	for (m = 1; m < row; m++) {
 8004bac:	0025      	movs	r5, r4
		x = 0.0f;
 8004bae:	9305      	str	r3, [sp, #20]
		i = m;
		for (j = m; j < row; j++) {
			if (fabsf(A[row * j + m - 1]) > fabsf(x)) {
 8004bb0:	6837      	ldr	r7, [r6, #0]
 8004bb2:	9b05      	ldr	r3, [sp, #20]
 8004bb4:	0078      	lsls	r0, r7, #1
 8004bb6:	0059      	lsls	r1, r3, #1
 8004bb8:	0840      	lsrs	r0, r0, #1
 8004bba:	0849      	lsrs	r1, r1, #1
 8004bbc:	f7fb fca4 	bl	8000508 <__aeabi_fcmpgt>
 8004bc0:	2800      	cmp	r0, #0
 8004bc2:	d001      	beq.n	8004bc8 <eig_regular+0x88>
 8004bc4:	002c      	movs	r4, r5
				x = *(A + row * j + m - 1);
 8004bc6:	9705      	str	r7, [sp, #20]
		for (j = m; j < row; j++) {
 8004bc8:	9b07      	ldr	r3, [sp, #28]
 8004bca:	3501      	adds	r5, #1
 8004bcc:	18f6      	adds	r6, r6, r3
 8004bce:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8004bd0:	42ab      	cmp	r3, r5
 8004bd2:	d1ed      	bne.n	8004bb0 <eig_regular+0x70>
				i = j;
			}
		}
		if (i != m) {
 8004bd4:	9b01      	ldr	r3, [sp, #4]
 8004bd6:	42a3      	cmp	r3, r4
 8004bd8:	d129      	bne.n	8004c2e <eig_regular+0xee>
				A[row * j + i] = A[row * j + m];
				A[row * j + m] = t;
			}
		}
		if (x != 0.0) {
			for (i = m + 1; i < row; i++) {
 8004bda:	9b01      	ldr	r3, [sp, #4]
		if (x != 0.0) {
 8004bdc:	2100      	movs	r1, #0
			for (i = m + 1; i < row; i++) {
 8004bde:	3301      	adds	r3, #1
		if (x != 0.0) {
 8004be0:	9805      	ldr	r0, [sp, #20]
			for (i = m + 1; i < row; i++) {
 8004be2:	930b      	str	r3, [sp, #44]	@ 0x2c
		if (x != 0.0) {
 8004be4:	f7fb fc76 	bl	80004d4 <__aeabi_fcmpeq>
 8004be8:	2800      	cmp	r0, #0
 8004bea:	d111      	bne.n	8004c10 <eig_regular+0xd0>
			for (i = m + 1; i < row; i++) {
 8004bec:	9a03      	ldr	r2, [sp, #12]
 8004bee:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8004bf0:	4694      	mov	ip, r2
 8004bf2:	4463      	add	r3, ip
 8004bf4:	930a      	str	r3, [sp, #40]	@ 0x28
 8004bf6:	0093      	lsls	r3, r2, #2
 8004bf8:	930d      	str	r3, [sp, #52]	@ 0x34
 8004bfa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
					A[row * i + m - 1] = y;
					for (j = m; j < row; j++) {
						A[row * i + j] -= y * A[row * m + j];
					}
					for (j = 0; j < row; j++) {
						A[row * j + m] += y * A[row * j + i];
 8004bfc:	9a02      	ldr	r2, [sp, #8]
			for (i = m + 1; i < row; i++) {
 8004bfe:	9304      	str	r3, [sp, #16]
						A[row * j + m] += y * A[row * j + i];
 8004c00:	9b00      	ldr	r3, [sp, #0]
			for (i = m + 1; i < row; i++) {
 8004c02:	9d06      	ldr	r5, [sp, #24]
						A[row * j + m] += y * A[row * j + i];
 8004c04:	1a9b      	subs	r3, r3, r2
 8004c06:	930e      	str	r3, [sp, #56]	@ 0x38
			for (i = m + 1; i < row; i++) {
 8004c08:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8004c0a:	9a04      	ldr	r2, [sp, #16]
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d135      	bne.n	8004c7c <eig_regular+0x13c>
	for (m = 1; m < row; m++) {
 8004c10:	9a08      	ldr	r2, [sp, #32]
 8004c12:	9b06      	ldr	r3, [sp, #24]
 8004c14:	4694      	mov	ip, r2
 8004c16:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8004c18:	4463      	add	r3, ip
 8004c1a:	4694      	mov	ip, r2
 8004c1c:	9306      	str	r3, [sp, #24]
 8004c1e:	9b02      	ldr	r3, [sp, #8]
 8004c20:	3304      	adds	r3, #4
 8004c22:	9302      	str	r3, [sp, #8]
 8004c24:	9b03      	ldr	r3, [sp, #12]
 8004c26:	4463      	add	r3, ip
 8004c28:	9303      	str	r3, [sp, #12]
 8004c2a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c2c:	e7b3      	b.n	8004b96 <eig_regular+0x56>
				t = *(A + row * i + j);
 8004c2e:	9a25      	ldr	r2, [sp, #148]	@ 0x94
			for (j = m - 1; j < row; j++) {
 8004c30:	9b01      	ldr	r3, [sp, #4]
				t = *(A + row * i + j);
 8004c32:	4362      	muls	r2, r4
			for (j = m - 1; j < row; j++) {
 8004c34:	1e59      	subs	r1, r3, #1
 8004c36:	9800      	ldr	r0, [sp, #0]
 8004c38:	188b      	adds	r3, r1, r2
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	18c3      	adds	r3, r0, r3
 8004c3e:	9803      	ldr	r0, [sp, #12]
 8004c40:	0092      	lsls	r2, r2, #2
 8004c42:	4252      	negs	r2, r2
 8004c44:	0080      	lsls	r0, r0, #2
 8004c46:	9d25      	ldr	r5, [sp, #148]	@ 0x94
 8004c48:	428d      	cmp	r5, r1
 8004c4a:	d810      	bhi.n	8004c6e <eig_regular+0x12e>
			for (j = 0; j < row; j++) {
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	9b00      	ldr	r3, [sp, #0]
 8004c50:	00a4      	lsls	r4, r4, #2
 8004c52:	191c      	adds	r4, r3, r4
			for (j = m - 1; j < row; j++) {
 8004c54:	9b02      	ldr	r3, [sp, #8]
				t = *(A + row * j + i);
 8004c56:	6821      	ldr	r1, [r4, #0]
				A[row * j + i] = A[row * j + m];
 8004c58:	6818      	ldr	r0, [r3, #0]
			for (j = 0; j < row; j++) {
 8004c5a:	3201      	adds	r2, #1
				A[row * j + i] = A[row * j + m];
 8004c5c:	6020      	str	r0, [r4, #0]
				A[row * j + m] = t;
 8004c5e:	6019      	str	r1, [r3, #0]
			for (j = 0; j < row; j++) {
 8004c60:	9907      	ldr	r1, [sp, #28]
 8004c62:	1864      	adds	r4, r4, r1
 8004c64:	185b      	adds	r3, r3, r1
 8004c66:	9925      	ldr	r1, [sp, #148]	@ 0x94
 8004c68:	4291      	cmp	r1, r2
 8004c6a:	d1f4      	bne.n	8004c56 <eig_regular+0x116>
 8004c6c:	e7b5      	b.n	8004bda <eig_regular+0x9a>
				t = *(A + row * i + j);
 8004c6e:	189d      	adds	r5, r3, r2
 8004c70:	681e      	ldr	r6, [r3, #0]
				A[row * i + j] = A[row * m + j];
 8004c72:	582f      	ldr	r7, [r5, r0]
			for (j = m - 1; j < row; j++) {
 8004c74:	3101      	adds	r1, #1
				A[row * i + j] = A[row * m + j];
 8004c76:	c380      	stmia	r3!, {r7}
				A[row * m + j] = t;
 8004c78:	502e      	str	r6, [r5, r0]
			for (j = m - 1; j < row; j++) {
 8004c7a:	e7e4      	b.n	8004c46 <eig_regular+0x106>
				if (fabsf(y = A[row * i + m - 1]) > MIN_VALUE) {
 8004c7c:	682c      	ldr	r4, [r5, #0]
 8004c7e:	498e      	ldr	r1, [pc, #568]	@ (8004eb8 <eig_regular+0x378>)
 8004c80:	0060      	lsls	r0, r4, #1
 8004c82:	0840      	lsrs	r0, r0, #1
 8004c84:	f7fb fc40 	bl	8000508 <__aeabi_fcmpgt>
 8004c88:	2800      	cmp	r0, #0
 8004c8a:	d10a      	bne.n	8004ca2 <eig_regular+0x162>
			for (i = m + 1; i < row; i++) {
 8004c8c:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8004c8e:	9b04      	ldr	r3, [sp, #16]
 8004c90:	4694      	mov	ip, r2
 8004c92:	3301      	adds	r3, #1
 8004c94:	9304      	str	r3, [sp, #16]
 8004c96:	9b07      	ldr	r3, [sp, #28]
 8004c98:	18ed      	adds	r5, r5, r3
 8004c9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c9c:	4463      	add	r3, ip
 8004c9e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004ca0:	e7b2      	b.n	8004c08 <eig_regular+0xc8>
					y /= x;
 8004ca2:	1c20      	adds	r0, r4, #0
 8004ca4:	9905      	ldr	r1, [sp, #20]
 8004ca6:	f7fb fdcd 	bl	8000844 <__aeabi_fdiv>
					A[row * i + m - 1] = y;
 8004caa:	002c      	movs	r4, r5
 8004cac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004cae:	9e01      	ldr	r6, [sp, #4]
 8004cb0:	009f      	lsls	r7, r3, #2
					y /= x;
 8004cb2:	9009      	str	r0, [sp, #36]	@ 0x24
					A[row * i + m - 1] = y;
 8004cb4:	c401      	stmia	r4!, {r0}
					for (j = m; j < row; j++) {
 8004cb6:	427f      	negs	r7, r7
						A[row * i + j] -= y * A[row * m + j];
 8004cb8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004cba:	19e3      	adds	r3, r4, r7
 8004cbc:	5899      	ldr	r1, [r3, r2]
 8004cbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004cc0:	f7fb ffa6 	bl	8000c10 <__aeabi_fmul>
 8004cc4:	1c01      	adds	r1, r0, #0
 8004cc6:	6820      	ldr	r0, [r4, #0]
 8004cc8:	f7fc f8e0 	bl	8000e8c <__aeabi_fsub>
					for (j = m; j < row; j++) {
 8004ccc:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8004cce:	3601      	adds	r6, #1
						A[row * i + j] -= y * A[row * m + j];
 8004cd0:	c401      	stmia	r4!, {r0}
					for (j = m; j < row; j++) {
 8004cd2:	42b3      	cmp	r3, r6
 8004cd4:	d1f0      	bne.n	8004cb8 <eig_regular+0x178>
					for (j = 0; j < row; j++) {
 8004cd6:	2600      	movs	r6, #0
 8004cd8:	9b04      	ldr	r3, [sp, #16]
					for (j = m; j < row; j++) {
 8004cda:	9c02      	ldr	r4, [sp, #8]
 8004cdc:	009f      	lsls	r7, r3, #2
						A[row * j + m] += y * A[row * j + i];
 8004cde:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004ce0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004ce2:	191b      	adds	r3, r3, r4
 8004ce4:	59d9      	ldr	r1, [r3, r7]
 8004ce6:	f7fb ff93 	bl	8000c10 <__aeabi_fmul>
 8004cea:	1c01      	adds	r1, r0, #0
 8004cec:	6820      	ldr	r0, [r4, #0]
 8004cee:	f7fb fc1f 	bl	8000530 <__aeabi_fadd>
					for (j = 0; j < row; j++) {
 8004cf2:	9b07      	ldr	r3, [sp, #28]
						A[row * j + m] += y * A[row * j + i];
 8004cf4:	6020      	str	r0, [r4, #0]
					for (j = 0; j < row; j++) {
 8004cf6:	18e4      	adds	r4, r4, r3
 8004cf8:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8004cfa:	3601      	adds	r6, #1
 8004cfc:	42b3      	cmp	r3, r6
 8004cfe:	d1ee      	bne.n	8004cde <eig_regular+0x19e>
 8004d00:	e7c4      	b.n	8004c8c <eig_regular+0x14c>
	memset(dr, 0, row * sizeof(float));
 8004d02:	2100      	movs	r1, #0
 8004d04:	9a07      	ldr	r2, [sp, #28]
 8004d06:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8004d08:	f007 fb2f 	bl	800c36a <memset>
	memset(di, 0, row * sizeof(float));
 8004d0c:	2100      	movs	r1, #0
 8004d0e:	9a07      	ldr	r2, [sp, #28]
 8004d10:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8004d12:	f007 fb2a 	bl	800c36a <memset>
	anorm = 0.0f;
	for (i = 0; i < row; i++)
		for (j = i - 1 > 0 ? i - 1 : 0; j < row; j++) {
			anorm += fabsf(*(A + row * i + j));
		}
	nn = row - 1;
 8004d16:	9b25      	ldr	r3, [sp, #148]	@ 0x94
	p = q = r = 0.0f;
 8004d18:	2700      	movs	r7, #0
	nn = row - 1;
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	9301      	str	r3, [sp, #4]
	t = 0.0f;
	while (nn >= 0) {
 8004d1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
	p = q = r = 0.0f;
 8004d20:	9704      	str	r7, [sp, #16]
 8004d22:	3b04      	subs	r3, #4
 8004d24:	9318      	str	r3, [sp, #96]	@ 0x60
	bool ok = true;
 8004d26:	2301      	movs	r3, #1
	p = q = r = 0.0f;
 8004d28:	9705      	str	r7, [sp, #20]
	bool ok = true;
 8004d2a:	9319      	str	r3, [sp, #100]	@ 0x64
	t = 0.0f;
 8004d2c:	970d      	str	r7, [sp, #52]	@ 0x34
	while (nn >= 0) {
 8004d2e:	9b01      	ldr	r3, [sp, #4]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	da05      	bge.n	8004d40 <eig_regular+0x200>
	free(Acopy);
 8004d34:	9800      	ldr	r0, [sp, #0]
 8004d36:	f006 fb67 	bl	800b408 <free>
}
 8004d3a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8004d3c:	b01f      	add	sp, #124	@ 0x7c
 8004d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		its = 0;
 8004d40:	2300      	movs	r3, #0
 8004d42:	930c      	str	r3, [sp, #48]	@ 0x30
		do {
			for (l = nn; l > 0; l--) {
 8004d44:	9a01      	ldr	r2, [sp, #4]
 8004d46:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004d48:	4353      	muls	r3, r2
 8004d4a:	4a5c      	ldr	r2, [pc, #368]	@ (8004ebc <eig_regular+0x37c>)
 8004d4c:	9312      	str	r3, [sp, #72]	@ 0x48
 8004d4e:	189c      	adds	r4, r3, r2
 8004d50:	9b00      	ldr	r3, [sp, #0]
 8004d52:	00a4      	lsls	r4, r4, #2
 8004d54:	191c      	adds	r4, r3, r4
 8004d56:	9b01      	ldr	r3, [sp, #4]
 8004d58:	9306      	str	r3, [sp, #24]
 8004d5a:	9b06      	ldr	r3, [sp, #24]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	dd0e      	ble.n	8004d7e <eig_regular+0x23e>
				s = fabsf(A[row * (l - 1) + l - 1]) + fabsf(A[row * l + l]);
				if (s == 0.0f) {
					s = anorm;
				}
				if (fabsf(A[row * l + l - 1]) < MIN_VALUE) {
 8004d60:	0025      	movs	r5, r4
				s = fabsf(A[row * (l - 1) + l - 1]) + fabsf(A[row * l + l]);
 8004d62:	9b06      	ldr	r3, [sp, #24]
				if (fabsf(A[row * l + l - 1]) < MIN_VALUE) {
 8004d64:	6828      	ldr	r0, [r5, #0]
				s = fabsf(A[row * (l - 1) + l - 1]) + fabsf(A[row * l + l]);
 8004d66:	1e5e      	subs	r6, r3, #1
				if (fabsf(A[row * l + l - 1]) < MIN_VALUE) {
 8004d68:	0040      	lsls	r0, r0, #1
 8004d6a:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8004d6c:	4952      	ldr	r1, [pc, #328]	@ (8004eb8 <eig_regular+0x378>)
 8004d6e:	0840      	lsrs	r0, r0, #1
 8004d70:	18e4      	adds	r4, r4, r3
 8004d72:	f7fb fbb5 	bl	80004e0 <__aeabi_fcmplt>
 8004d76:	2800      	cmp	r0, #0
 8004d78:	d01f      	beq.n	8004dba <eig_regular+0x27a>
					A[row * l + l - 1] = 0.0f;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	602b      	str	r3, [r5, #0]
					break;
				}
			}
			x = A[row * nn + nn];
 8004d7e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
			if (l == nn) {
 8004d80:	9a01      	ldr	r2, [sp, #4]
			x = A[row * nn + nn];
 8004d82:	009d      	lsls	r5, r3, #2
 8004d84:	9b00      	ldr	r3, [sp, #0]
 8004d86:	595b      	ldr	r3, [r3, r5]
 8004d88:	9303      	str	r3, [sp, #12]
				wr[nn] = x + t;
				wi[nn--] = 0.0f;
 8004d8a:	9b01      	ldr	r3, [sp, #4]
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	930a      	str	r3, [sp, #40]	@ 0x28
			if (l == nn) {
 8004d90:	9b06      	ldr	r3, [sp, #24]
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d113      	bne.n	8004dbe <eig_regular+0x27e>
				wr[nn] = x + t;
 8004d96:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004d98:	9803      	ldr	r0, [sp, #12]
 8004d9a:	009c      	lsls	r4, r3, #2
 8004d9c:	f7fb fbc8 	bl	8000530 <__aeabi_fadd>
				wi[nn--] = 0.0f;
 8004da0:	2200      	movs	r2, #0
				wr[nn] = x + t;
 8004da2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004da4:	5118      	str	r0, [r3, r4]
				wi[nn--] = 0.0f;
 8004da6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004da8:	511a      	str	r2, [r3, r4]
 8004daa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
					}
					else {
						wr[nn - 1] = wr[nn] = x + p;
						wi[nn - 1] = -(wi[nn] = z);
					}
					nn -= 2;
 8004dac:	9301      	str	r3, [sp, #4]
							}
						}
					}
				}
			}
		} while (l < nn - 1);
 8004dae:	9b01      	ldr	r3, [sp, #4]
 8004db0:	9a06      	ldr	r2, [sp, #24]
 8004db2:	3b01      	subs	r3, #1
 8004db4:	429a      	cmp	r2, r3
 8004db6:	dbc5      	blt.n	8004d44 <eig_regular+0x204>
 8004db8:	e7b9      	b.n	8004d2e <eig_regular+0x1ee>
			for (l = nn; l > 0; l--) {
 8004dba:	9606      	str	r6, [sp, #24]
 8004dbc:	e7cd      	b.n	8004d5a <eig_regular+0x21a>
				y = A[row * (nn - 1) + nn - 1];
 8004dbe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004dc0:	9b25      	ldr	r3, [sp, #148]	@ 0x94
				w = A[row * nn + nn - 1] * A[row * (nn - 1) + nn];
 8004dc2:	3d04      	subs	r5, #4
				y = A[row * (nn - 1) + nn - 1];
 8004dc4:	4353      	muls	r3, r2
 8004dc6:	9a01      	ldr	r2, [sp, #4]
 8004dc8:	930e      	str	r3, [sp, #56]	@ 0x38
 8004dca:	189c      	adds	r4, r3, r2
 8004dcc:	4b3b      	ldr	r3, [pc, #236]	@ (8004ebc <eig_regular+0x37c>)
 8004dce:	18e4      	adds	r4, r4, r3
 8004dd0:	9b00      	ldr	r3, [sp, #0]
 8004dd2:	00a4      	lsls	r4, r4, #2
 8004dd4:	591b      	ldr	r3, [r3, r4]
 8004dd6:	9309      	str	r3, [sp, #36]	@ 0x24
				w = A[row * nn + nn - 1] * A[row * (nn - 1) + nn];
 8004dd8:	9b00      	ldr	r3, [sp, #0]
 8004dda:	195d      	adds	r5, r3, r5
 8004ddc:	191c      	adds	r4, r3, r4
 8004dde:	6829      	ldr	r1, [r5, #0]
 8004de0:	6860      	ldr	r0, [r4, #4]
 8004de2:	f7fb ff15 	bl	8000c10 <__aeabi_fmul>
				if (l == nn - 1) {
 8004de6:	9b06      	ldr	r3, [sp, #24]
 8004de8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
				w = A[row * nn + nn - 1] * A[row * (nn - 1) + nn];
 8004dea:	900b      	str	r0, [sp, #44]	@ 0x2c
				if (l == nn - 1) {
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d167      	bne.n	8004ec0 <eig_regular+0x380>
					p = 0.5f * (y - x);
 8004df0:	9903      	ldr	r1, [sp, #12]
 8004df2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004df4:	f7fc f84a 	bl	8000e8c <__aeabi_fsub>
 8004df8:	21fc      	movs	r1, #252	@ 0xfc
 8004dfa:	0589      	lsls	r1, r1, #22
 8004dfc:	f7fb ff08 	bl	8000c10 <__aeabi_fmul>
					q = p * p + w;
 8004e00:	1c01      	adds	r1, r0, #0
					p = 0.5f * (y - x);
 8004e02:	1c07      	adds	r7, r0, #0
					q = p * p + w;
 8004e04:	f7fb ff04 	bl	8000c10 <__aeabi_fmul>
 8004e08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004e0a:	f7fb fb91 	bl	8000530 <__aeabi_fadd>
 8004e0e:	9004      	str	r0, [sp, #16]
					z = sqrtf(fabsf(q));
 8004e10:	9b04      	ldr	r3, [sp, #16]
 8004e12:	0058      	lsls	r0, r3, #1
 8004e14:	0840      	lsrs	r0, r0, #1
 8004e16:	f009 f869 	bl	800deec <sqrtf>
					x += t;
 8004e1a:	990d      	ldr	r1, [sp, #52]	@ 0x34
					z = sqrtf(fabsf(q));
 8004e1c:	1c04      	adds	r4, r0, #0
					x += t;
 8004e1e:	9803      	ldr	r0, [sp, #12]
 8004e20:	f7fb fb86 	bl	8000530 <__aeabi_fadd>
				wr[nn] = x + t;
 8004e24:	9b01      	ldr	r3, [sp, #4]
						wr[nn - 1] = wr[nn] = x + z;
 8004e26:	9a10      	ldr	r2, [sp, #64]	@ 0x40
				wr[nn] = x + t;
 8004e28:	009b      	lsls	r3, r3, #2
						wr[nn - 1] = wr[nn] = x + z;
 8004e2a:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8004e2c:	18d6      	adds	r6, r2, r3
 8004e2e:	1f1a      	subs	r2, r3, #4
 8004e30:	188d      	adds	r5, r1, r2
						wi[nn - 1] = wi[nn] = 0.0f;
 8004e32:	9911      	ldr	r1, [sp, #68]	@ 0x44
					x += t;
 8004e34:	9002      	str	r0, [sp, #8]
						wi[nn - 1] = wi[nn] = 0.0f;
 8004e36:	18cb      	adds	r3, r1, r3
 8004e38:	9309      	str	r3, [sp, #36]	@ 0x24
					if (q >= 0.0f) {
 8004e3a:	9804      	ldr	r0, [sp, #16]
						wi[nn - 1] = wi[nn] = 0.0f;
 8004e3c:	188b      	adds	r3, r1, r2
					if (q >= 0.0f) {
 8004e3e:	2100      	movs	r1, #0
						wi[nn - 1] = wi[nn] = 0.0f;
 8004e40:	9303      	str	r3, [sp, #12]
					if (q >= 0.0f) {
 8004e42:	f7fb fb6b 	bl	800051c <__aeabi_fcmpge>
 8004e46:	2800      	cmp	r0, #0
 8004e48:	d02c      	beq.n	8004ea4 <eig_regular+0x364>
						z = p + abs_sign(z, p);
 8004e4a:	2100      	movs	r1, #0
 8004e4c:	1c38      	adds	r0, r7, #0
 8004e4e:	f7fb fb65 	bl	800051c <__aeabi_fcmpge>
 8004e52:	2800      	cmp	r0, #0
 8004e54:	d102      	bne.n	8004e5c <eig_regular+0x31c>
 8004e56:	2380      	movs	r3, #128	@ 0x80
 8004e58:	061b      	lsls	r3, r3, #24
 8004e5a:	18e4      	adds	r4, r4, r3
 8004e5c:	1c21      	adds	r1, r4, #0
 8004e5e:	1c38      	adds	r0, r7, #0
 8004e60:	f7fb fb66 	bl	8000530 <__aeabi_fadd>
						wr[nn - 1] = wr[nn] = x + z;
 8004e64:	1c01      	adds	r1, r0, #0
						z = p + abs_sign(z, p);
 8004e66:	1c04      	adds	r4, r0, #0
						wr[nn - 1] = wr[nn] = x + z;
 8004e68:	9802      	ldr	r0, [sp, #8]
 8004e6a:	f7fb fb61 	bl	8000530 <__aeabi_fadd>
 8004e6e:	6030      	str	r0, [r6, #0]
 8004e70:	6028      	str	r0, [r5, #0]
						if (fabsf(z) > MIN_VALUE) {
 8004e72:	0060      	lsls	r0, r4, #1
 8004e74:	4910      	ldr	r1, [pc, #64]	@ (8004eb8 <eig_regular+0x378>)
 8004e76:	0840      	lsrs	r0, r0, #1
 8004e78:	f7fb fb46 	bl	8000508 <__aeabi_fcmpgt>
 8004e7c:	2800      	cmp	r0, #0
 8004e7e:	d008      	beq.n	8004e92 <eig_regular+0x352>
							*(wr + nn) = x - w / z;
 8004e80:	1c21      	adds	r1, r4, #0
 8004e82:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8004e84:	f7fb fcde 	bl	8000844 <__aeabi_fdiv>
 8004e88:	1c01      	adds	r1, r0, #0
 8004e8a:	9802      	ldr	r0, [sp, #8]
 8004e8c:	f7fb fffe 	bl	8000e8c <__aeabi_fsub>
 8004e90:	6030      	str	r0, [r6, #0]
						wi[nn - 1] = wi[nn] = 0.0f;
 8004e92:	2400      	movs	r4, #0
 8004e94:	1c23      	adds	r3, r4, #0
 8004e96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e98:	6014      	str	r4, [r2, #0]
 8004e9a:	9a03      	ldr	r2, [sp, #12]
 8004e9c:	6013      	str	r3, [r2, #0]
					nn -= 2;
 8004e9e:	9b01      	ldr	r3, [sp, #4]
 8004ea0:	3b02      	subs	r3, #2
 8004ea2:	e783      	b.n	8004dac <eig_regular+0x26c>
						wr[nn - 1] = wr[nn] = x + p;
 8004ea4:	9902      	ldr	r1, [sp, #8]
 8004ea6:	1c38      	adds	r0, r7, #0
 8004ea8:	f7fb fb42 	bl	8000530 <__aeabi_fadd>
						wi[nn - 1] = -(wi[nn] = z);
 8004eac:	2380      	movs	r3, #128	@ 0x80
 8004eae:	061b      	lsls	r3, r3, #24
						wr[nn - 1] = wr[nn] = x + p;
 8004eb0:	6030      	str	r0, [r6, #0]
						wi[nn - 1] = -(wi[nn] = z);
 8004eb2:	18e3      	adds	r3, r4, r3
						wr[nn - 1] = wr[nn] = x + p;
 8004eb4:	6028      	str	r0, [r5, #0]
						wi[nn - 1] = -(wi[nn] = z);
 8004eb6:	e7ee      	b.n	8004e96 <eig_regular+0x356>
 8004eb8:	2d2febff 	.word	0x2d2febff
 8004ebc:	3fffffff 	.word	0x3fffffff
					if (its >= MAX_ITERATIONS) {
 8004ec0:	4bc1      	ldr	r3, [pc, #772]	@ (80051c8 <eig_regular+0x688>)
 8004ec2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	dd00      	ble.n	8004eca <eig_regular+0x38a>
 8004ec8:	e245      	b.n	8005356 <eig_regular+0x816>
					if (its == 10 || its == 20) {
 8004eca:	2a0a      	cmp	r2, #10
 8004ecc:	d001      	beq.n	8004ed2 <eig_regular+0x392>
 8004ece:	2a14      	cmp	r2, #20
 8004ed0:	d125      	bne.n	8004f1e <eig_regular+0x3de>
						t += x;
 8004ed2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004ed4:	9903      	ldr	r1, [sp, #12]
 8004ed6:	f7fb fb2b 	bl	8000530 <__aeabi_fadd>
						for (i = 0; i < nn + 1; i++) {
 8004eda:	2300      	movs	r3, #0
 8004edc:	9e00      	ldr	r6, [sp, #0]
						t += x;
 8004ede:	900d      	str	r0, [sp, #52]	@ 0x34
						for (i = 0; i < nn + 1; i++) {
 8004ee0:	9302      	str	r3, [sp, #8]
 8004ee2:	9b01      	ldr	r3, [sp, #4]
 8004ee4:	9a02      	ldr	r2, [sp, #8]
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	db00      	blt.n	8004eec <eig_regular+0x3ac>
 8004eea:	e161      	b.n	80051b0 <eig_regular+0x670>
						s = fabsf(A[row * nn + nn - 1]) + fabsf(A[row * (nn - 1) + nn - 2]);
 8004eec:	3c04      	subs	r4, #4
 8004eee:	6820      	ldr	r0, [r4, #0]
 8004ef0:	6829      	ldr	r1, [r5, #0]
 8004ef2:	0040      	lsls	r0, r0, #1
 8004ef4:	0049      	lsls	r1, r1, #1
 8004ef6:	0849      	lsrs	r1, r1, #1
 8004ef8:	0840      	lsrs	r0, r0, #1
 8004efa:	f7fb fb19 	bl	8000530 <__aeabi_fadd>
						y = x = 0.75f * s;
 8004efe:	21fd      	movs	r1, #253	@ 0xfd
 8004f00:	0589      	lsls	r1, r1, #22
						s = fabsf(A[row * nn + nn - 1]) + fabsf(A[row * (nn - 1) + nn - 2]);
 8004f02:	1c04      	adds	r4, r0, #0
						y = x = 0.75f * s;
 8004f04:	f7fb fe84 	bl	8000c10 <__aeabi_fmul>
						w = -0.4375f * s * s;
 8004f08:	49b0      	ldr	r1, [pc, #704]	@ (80051cc <eig_regular+0x68c>)
						y = x = 0.75f * s;
 8004f0a:	9009      	str	r0, [sp, #36]	@ 0x24
						w = -0.4375f * s * s;
 8004f0c:	1c20      	adds	r0, r4, #0
 8004f0e:	f7fb fe7f 	bl	8000c10 <__aeabi_fmul>
 8004f12:	1c21      	adds	r1, r4, #0
 8004f14:	f7fb fe7c 	bl	8000c10 <__aeabi_fmul>
						y = x = 0.75f * s;
 8004f18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
						w = -0.4375f * s * s;
 8004f1a:	900b      	str	r0, [sp, #44]	@ 0x2c
						y = x = 0.75f * s;
 8004f1c:	9303      	str	r3, [sp, #12]
					++its;
 8004f1e:	9925      	ldr	r1, [sp, #148]	@ 0x94
 8004f20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004f22:	468c      	mov	ip, r1
 8004f24:	3301      	adds	r3, #1
 8004f26:	930c      	str	r3, [sp, #48]	@ 0x30
					for (m = nn - 2; m >= l; m--) {
 8004f28:	9b01      	ldr	r3, [sp, #4]
 8004f2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004f2c:	3b02      	subs	r3, #2
 8004f2e:	9302      	str	r3, [sp, #8]
 8004f30:	189b      	adds	r3, r3, r2
 8004f32:	9a00      	ldr	r2, [sp, #0]
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	18d5      	adds	r5, r2, r3
 8004f38:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004f3a:	9b01      	ldr	r3, [sp, #4]
 8004f3c:	4462      	add	r2, ip
 8004f3e:	3b01      	subs	r3, #1
 8004f40:	189b      	adds	r3, r3, r2
 8004f42:	9a00      	ldr	r2, [sp, #0]
 8004f44:	009b      	lsls	r3, r3, #2
 8004f46:	18d3      	adds	r3, r2, r3
 8004f48:	930e      	str	r3, [sp, #56]	@ 0x38
 8004f4a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004f4c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004f4e:	005b      	lsls	r3, r3, #1
 8004f50:	1ad3      	subs	r3, r2, r3
 8004f52:	4a9f      	ldr	r2, [pc, #636]	@ (80051d0 <eig_regular+0x690>)
 8004f54:	189b      	adds	r3, r3, r2
 8004f56:	9a00      	ldr	r2, [sp, #0]
 8004f58:	009b      	lsls	r3, r3, #2
 8004f5a:	18d6      	adds	r6, r2, r3
 8004f5c:	9b06      	ldr	r3, [sp, #24]
 8004f5e:	9a02      	ldr	r2, [sp, #8]
 8004f60:	4293      	cmp	r3, r2
 8004f62:	dc00      	bgt.n	8004f66 <eig_regular+0x426>
 8004f64:	e138      	b.n	80051d8 <eig_regular+0x698>
					for (i = m; i < nn - 1; i++) {
 8004f66:	9e02      	ldr	r6, [sp, #8]
 8004f68:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8004f6a:	0033      	movs	r3, r6
 8004f6c:	3302      	adds	r3, #2
 8004f6e:	4353      	muls	r3, r2
 8004f70:	4997      	ldr	r1, [pc, #604]	@ (80051d0 <eig_regular+0x690>)
 8004f72:	1872      	adds	r2, r6, r1
 8004f74:	189b      	adds	r3, r3, r2
 8004f76:	9a00      	ldr	r2, [sp, #0]
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	18d3      	adds	r3, r2, r3
 8004f7c:	001a      	movs	r2, r3
 8004f7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f80:	0033      	movs	r3, r6
 8004f82:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004f84:	428b      	cmp	r3, r1
 8004f86:	da00      	bge.n	8004f8a <eig_regular+0x44a>
 8004f88:	e18e      	b.n	80052a8 <eig_regular+0x768>
 8004f8a:	9a02      	ldr	r2, [sp, #8]
 8004f8c:	9b08      	ldr	r3, [sp, #32]
 8004f8e:	9925      	ldr	r1, [sp, #148]	@ 0x94
 8004f90:	4353      	muls	r3, r2
 8004f92:	9a00      	ldr	r2, [sp, #0]
 8004f94:	18d3      	adds	r3, r2, r3
 8004f96:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004f98:	9a02      	ldr	r2, [sp, #8]
 8004f9a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004f9c:	4353      	muls	r3, r2
 8004f9e:	4a8c      	ldr	r2, [pc, #560]	@ (80051d0 <eig_regular+0x690>)
 8004fa0:	189b      	adds	r3, r3, r2
 8004fa2:	9a00      	ldr	r2, [sp, #0]
 8004fa4:	009b      	lsls	r3, r3, #2
 8004fa6:	18d3      	adds	r3, r2, r3
 8004fa8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004faa:	9b02      	ldr	r3, [sp, #8]
 8004fac:	9a07      	ldr	r2, [sp, #28]
 8004fae:	3301      	adds	r3, #1
 8004fb0:	435a      	muls	r2, r3
 8004fb2:	921c      	str	r2, [sp, #112]	@ 0x70
 8004fb4:	9a02      	ldr	r2, [sp, #8]
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	0092      	lsls	r2, r2, #2
 8004fba:	4252      	negs	r2, r2
 8004fbc:	3a08      	subs	r2, #8
 8004fbe:	189b      	adds	r3, r3, r2
 8004fc0:	4351      	muls	r1, r2
 8004fc2:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8004fc4:	911d      	str	r1, [sp, #116]	@ 0x74
 8004fc6:	435a      	muls	r2, r3
 8004fc8:	9b07      	ldr	r3, [sp, #28]
 8004fca:	921b      	str	r2, [sp, #108]	@ 0x6c
 8004fcc:	9a06      	ldr	r2, [sp, #24]
 8004fce:	4353      	muls	r3, r2
 8004fd0:	9a00      	ldr	r2, [sp, #0]
 8004fd2:	18d3      	adds	r3, r2, r3
 8004fd4:	931a      	str	r3, [sp, #104]	@ 0x68
					for (k = m; k < nn; k++) {
 8004fd6:	9b01      	ldr	r3, [sp, #4]
 8004fd8:	42b3      	cmp	r3, r6
 8004fda:	dc00      	bgt.n	8004fde <eig_regular+0x49e>
 8004fdc:	e6e7      	b.n	8004dae <eig_regular+0x26e>
						if (k != m) {
 8004fde:	9b02      	ldr	r3, [sp, #8]
 8004fe0:	42b3      	cmp	r3, r6
 8004fe2:	d02f      	beq.n	8005044 <eig_regular+0x504>
							p = A[row * k + k - 1];
 8004fe4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
							q = A[row * (k + 1) + k - 1];
 8004fe6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
							p = A[row * k + k - 1];
 8004fe8:	681f      	ldr	r7, [r3, #0]
							q = A[row * (k + 1) + k - 1];
 8004fea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fec:	189b      	adds	r3, r3, r2
 8004fee:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8004ff0:	589b      	ldr	r3, [r3, r2]
 8004ff2:	9304      	str	r3, [sp, #16]
							if (k != nn - 1) {
 8004ff4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004ff6:	429e      	cmp	r6, r3
 8004ff8:	d100      	bne.n	8004ffc <eig_regular+0x4bc>
 8004ffa:	e15f      	b.n	80052bc <eig_regular+0x77c>
								r = A[row * (k + 2) + k - 1];
 8004ffc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ffe:	681b      	ldr	r3, [r3, #0]
							r = 0.0f;
 8005000:	9305      	str	r3, [sp, #20]
							if (fabsf(x = fabsf(p) + fabsf(q) + fabsf(r)) > MIN_VALUE) {
 8005002:	9b04      	ldr	r3, [sp, #16]
 8005004:	0078      	lsls	r0, r7, #1
 8005006:	0059      	lsls	r1, r3, #1
 8005008:	0849      	lsrs	r1, r1, #1
 800500a:	0840      	lsrs	r0, r0, #1
 800500c:	f7fb fa90 	bl	8000530 <__aeabi_fadd>
 8005010:	9b05      	ldr	r3, [sp, #20]
 8005012:	0059      	lsls	r1, r3, #1
 8005014:	0849      	lsrs	r1, r1, #1
 8005016:	f7fb fa8b 	bl	8000530 <__aeabi_fadd>
 800501a:	496e      	ldr	r1, [pc, #440]	@ (80051d4 <eig_regular+0x694>)
 800501c:	9003      	str	r0, [sp, #12]
 800501e:	f7fb fa73 	bl	8000508 <__aeabi_fcmpgt>
 8005022:	2800      	cmp	r0, #0
 8005024:	d00e      	beq.n	8005044 <eig_regular+0x504>
								p /= x;
 8005026:	9903      	ldr	r1, [sp, #12]
 8005028:	1c38      	adds	r0, r7, #0
 800502a:	f7fb fc0b 	bl	8000844 <__aeabi_fdiv>
								q /= x;
 800502e:	9903      	ldr	r1, [sp, #12]
								p /= x;
 8005030:	1c07      	adds	r7, r0, #0
								q /= x;
 8005032:	9804      	ldr	r0, [sp, #16]
 8005034:	f7fb fc06 	bl	8000844 <__aeabi_fdiv>
								r /= x;
 8005038:	9903      	ldr	r1, [sp, #12]
								q /= x;
 800503a:	9004      	str	r0, [sp, #16]
								r /= x;
 800503c:	9805      	ldr	r0, [sp, #20]
 800503e:	f7fb fc01 	bl	8000844 <__aeabi_fdiv>
 8005042:	9005      	str	r0, [sp, #20]
						if (fabsf(s = abs_sign(sqrtf(p * p + q * q + r * r), p)) > MIN_VALUE) {
 8005044:	9904      	ldr	r1, [sp, #16]
 8005046:	1c08      	adds	r0, r1, #0
 8005048:	f7fb fde2 	bl	8000c10 <__aeabi_fmul>
 800504c:	1c39      	adds	r1, r7, #0
 800504e:	1c04      	adds	r4, r0, #0
 8005050:	1c38      	adds	r0, r7, #0
 8005052:	f7fb fddd 	bl	8000c10 <__aeabi_fmul>
 8005056:	1c01      	adds	r1, r0, #0
 8005058:	1c20      	adds	r0, r4, #0
 800505a:	f7fb fa69 	bl	8000530 <__aeabi_fadd>
 800505e:	9905      	ldr	r1, [sp, #20]
 8005060:	1c04      	adds	r4, r0, #0
 8005062:	1c08      	adds	r0, r1, #0
 8005064:	f7fb fdd4 	bl	8000c10 <__aeabi_fmul>
 8005068:	1c01      	adds	r1, r0, #0
 800506a:	1c20      	adds	r0, r4, #0
 800506c:	f7fb fa60 	bl	8000530 <__aeabi_fadd>
 8005070:	2100      	movs	r1, #0
 8005072:	1c04      	adds	r4, r0, #0
 8005074:	1c38      	adds	r0, r7, #0
 8005076:	f7fb fa51 	bl	800051c <__aeabi_fcmpge>
 800507a:	2800      	cmp	r0, #0
 800507c:	d100      	bne.n	8005080 <eig_regular+0x540>
 800507e:	e11f      	b.n	80052c0 <eig_regular+0x780>
 8005080:	1c20      	adds	r0, r4, #0
 8005082:	f008 ff33 	bl	800deec <sqrtf>
 8005086:	1c04      	adds	r4, r0, #0
 8005088:	0060      	lsls	r0, r4, #1
 800508a:	4952      	ldr	r1, [pc, #328]	@ (80051d4 <eig_regular+0x694>)
 800508c:	0840      	lsrs	r0, r0, #1
 800508e:	f7fb fa3b 	bl	8000508 <__aeabi_fcmpgt>
 8005092:	2800      	cmp	r0, #0
 8005094:	d07f      	beq.n	8005196 <eig_regular+0x656>
							if (k == m) {
 8005096:	9b02      	ldr	r3, [sp, #8]
 8005098:	42b3      	cmp	r3, r6
 800509a:	d000      	beq.n	800509e <eig_regular+0x55e>
 800509c:	e117      	b.n	80052ce <eig_regular+0x78e>
								if (l != m) {
 800509e:	9b06      	ldr	r3, [sp, #24]
 80050a0:	9a02      	ldr	r2, [sp, #8]
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d006      	beq.n	80050b4 <eig_regular+0x574>
									A[row * k + k - 1] = -A[row * k + k - 1];
 80050a6:	2280      	movs	r2, #128	@ 0x80
 80050a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80050aa:	0612      	lsls	r2, r2, #24
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	189b      	adds	r3, r3, r2
 80050b0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80050b2:	6013      	str	r3, [r2, #0]
							p += s;
 80050b4:	1c21      	adds	r1, r4, #0
 80050b6:	1c38      	adds	r0, r7, #0
 80050b8:	f7fb fa3a 	bl	8000530 <__aeabi_fadd>
							x = p / s;
 80050bc:	1c21      	adds	r1, r4, #0
							p += s;
 80050be:	1c05      	adds	r5, r0, #0
							x = p / s;
 80050c0:	f7fb fbc0 	bl	8000844 <__aeabi_fdiv>
							y = q / s;
 80050c4:	1c21      	adds	r1, r4, #0
							x = p / s;
 80050c6:	9003      	str	r0, [sp, #12]
							y = q / s;
 80050c8:	9804      	ldr	r0, [sp, #16]
 80050ca:	f7fb fbbb 	bl	8000844 <__aeabi_fdiv>
							z = r / s;
 80050ce:	1c21      	adds	r1, r4, #0
							y = q / s;
 80050d0:	9014      	str	r0, [sp, #80]	@ 0x50
							z = r / s;
 80050d2:	9805      	ldr	r0, [sp, #20]
 80050d4:	f7fb fbb6 	bl	8000844 <__aeabi_fdiv>
							q /= p;
 80050d8:	1c29      	adds	r1, r5, #0
							z = r / s;
 80050da:	9015      	str	r0, [sp, #84]	@ 0x54
							q /= p;
 80050dc:	9804      	ldr	r0, [sp, #16]
 80050de:	f7fb fbb1 	bl	8000844 <__aeabi_fdiv>
							r /= p;
 80050e2:	1c29      	adds	r1, r5, #0
							q /= p;
 80050e4:	9004      	str	r0, [sp, #16]
							r /= p;
 80050e6:	9805      	ldr	r0, [sp, #20]
 80050e8:	f7fb fbac 	bl	8000844 <__aeabi_fdiv>
 80050ec:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80050ee:	9d13      	ldr	r5, [sp, #76]	@ 0x4c
 80050f0:	1d1c      	adds	r4, r3, #4
 80050f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050f4:	9005      	str	r0, [sp, #20]
							for (j = k; j < nn + 1; j++) {
 80050f6:	18e4      	adds	r4, r4, r3
 80050f8:	3304      	adds	r3, #4
 80050fa:	930e      	str	r3, [sp, #56]	@ 0x38
							r /= p;
 80050fc:	9612      	str	r6, [sp, #72]	@ 0x48
								p = A[row * k + j] + q * A[row * (k + 1) + j];
 80050fe:	6821      	ldr	r1, [r4, #0]
 8005100:	9804      	ldr	r0, [sp, #16]
 8005102:	f7fb fd85 	bl	8000c10 <__aeabi_fmul>
 8005106:	6829      	ldr	r1, [r5, #0]
 8005108:	f7fb fa12 	bl	8000530 <__aeabi_fadd>
								if (k != nn - 1) {
 800510c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
								p = A[row * k + j] + q * A[row * (k + 1) + j];
 800510e:	1c07      	adds	r7, r0, #0
								if (k != nn - 1) {
 8005110:	429e      	cmp	r6, r3
 8005112:	d015      	beq.n	8005140 <eig_regular+0x600>
									p += r * A[row * (k + 2) + j];
 8005114:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005116:	9805      	ldr	r0, [sp, #20]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	1c19      	adds	r1, r3, #0
 800511c:	9316      	str	r3, [sp, #88]	@ 0x58
 800511e:	f7fb fd77 	bl	8000c10 <__aeabi_fmul>
 8005122:	1c01      	adds	r1, r0, #0
 8005124:	1c38      	adds	r0, r7, #0
 8005126:	f7fb fa03 	bl	8000530 <__aeabi_fadd>
									A[row * (k + 2) + j] -= p * z;
 800512a:	1c01      	adds	r1, r0, #0
									p += r * A[row * (k + 2) + j];
 800512c:	1c07      	adds	r7, r0, #0
									A[row * (k + 2) + j] -= p * z;
 800512e:	9815      	ldr	r0, [sp, #84]	@ 0x54
 8005130:	f7fb fd6e 	bl	8000c10 <__aeabi_fmul>
 8005134:	1c01      	adds	r1, r0, #0
 8005136:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8005138:	f7fb fea8 	bl	8000e8c <__aeabi_fsub>
 800513c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800513e:	6018      	str	r0, [r3, #0]
								A[row * (k + 1) + j] -= p * y;
 8005140:	1c39      	adds	r1, r7, #0
 8005142:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8005144:	f7fb fd64 	bl	8000c10 <__aeabi_fmul>
 8005148:	1c01      	adds	r1, r0, #0
 800514a:	6820      	ldr	r0, [r4, #0]
 800514c:	f7fb fe9e 	bl	8000e8c <__aeabi_fsub>
								A[row * k + j] -= p * x;
 8005150:	1c39      	adds	r1, r7, #0
								A[row * (k + 1) + j] -= p * y;
 8005152:	c401      	stmia	r4!, {r0}
								A[row * k + j] -= p * x;
 8005154:	9803      	ldr	r0, [sp, #12]
 8005156:	f7fb fd5b 	bl	8000c10 <__aeabi_fmul>
 800515a:	1c01      	adds	r1, r0, #0
 800515c:	6828      	ldr	r0, [r5, #0]
 800515e:	f7fb fe95 	bl	8000e8c <__aeabi_fsub>
							for (j = k; j < nn + 1; j++) {
 8005162:	9b12      	ldr	r3, [sp, #72]	@ 0x48
								A[row * k + j] -= p * x;
 8005164:	c501      	stmia	r5!, {r0}
							for (j = k; j < nn + 1; j++) {
 8005166:	3301      	adds	r3, #1
 8005168:	9312      	str	r3, [sp, #72]	@ 0x48
 800516a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800516c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800516e:	3304      	adds	r3, #4
 8005170:	930e      	str	r3, [sp, #56]	@ 0x38
 8005172:	9b01      	ldr	r3, [sp, #4]
 8005174:	4293      	cmp	r3, r2
 8005176:	dac2      	bge.n	80050fe <eig_regular+0x5be>
							mmin = nn < k + 3 ? nn : k + 3;
 8005178:	9a01      	ldr	r2, [sp, #4]
 800517a:	1cb3      	adds	r3, r6, #2
 800517c:	9217      	str	r2, [sp, #92]	@ 0x5c
 800517e:	429a      	cmp	r2, r3
 8005180:	dd01      	ble.n	8005186 <eig_regular+0x646>
 8005182:	1cf3      	adds	r3, r6, #3
 8005184:	9317      	str	r3, [sp, #92]	@ 0x5c
							for (i = l; i < mmin + 1; i++) {
 8005186:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8005188:	00b4      	lsls	r4, r6, #2
 800518a:	9d06      	ldr	r5, [sp, #24]
 800518c:	18e4      	adds	r4, r4, r3
 800518e:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005190:	429d      	cmp	r5, r3
 8005192:	dc00      	bgt.n	8005196 <eig_regular+0x656>
 8005194:	e0a4      	b.n	80052e0 <eig_regular+0x7a0>
					for (k = m; k < nn; k++) {
 8005196:	9a08      	ldr	r2, [sp, #32]
 8005198:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800519a:	4694      	mov	ip, r2
 800519c:	4463      	add	r3, ip
 800519e:	9313      	str	r3, [sp, #76]	@ 0x4c
 80051a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80051a2:	3601      	adds	r6, #1
 80051a4:	4463      	add	r3, ip
 80051a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80051a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051aa:	4463      	add	r3, ip
 80051ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80051ae:	e712      	b.n	8004fd6 <eig_regular+0x496>
							A[row * i + i] -= x;
 80051b0:	6830      	ldr	r0, [r6, #0]
 80051b2:	9903      	ldr	r1, [sp, #12]
 80051b4:	f7fb fe6a 	bl	8000e8c <__aeabi_fsub>
						for (i = 0; i < nn + 1; i++) {
 80051b8:	9b02      	ldr	r3, [sp, #8]
							A[row * i + i] -= x;
 80051ba:	6030      	str	r0, [r6, #0]
						for (i = 0; i < nn + 1; i++) {
 80051bc:	3301      	adds	r3, #1
 80051be:	9302      	str	r3, [sp, #8]
 80051c0:	9b08      	ldr	r3, [sp, #32]
 80051c2:	18f6      	adds	r6, r6, r3
 80051c4:	e68d      	b.n	8004ee2 <eig_regular+0x3a2>
 80051c6:	46c0      	nop			@ (mov r8, r8)
 80051c8:	0000270f 	.word	0x0000270f
 80051cc:	bee00000 	.word	0xbee00000
 80051d0:	3fffffff 	.word	0x3fffffff
 80051d4:	2d2febff 	.word	0x2d2febff
						z = A[row * m + m];
 80051d8:	6874      	ldr	r4, [r6, #4]
						r = x - z;
 80051da:	9803      	ldr	r0, [sp, #12]
 80051dc:	1c21      	adds	r1, r4, #0
 80051de:	9612      	str	r6, [sp, #72]	@ 0x48
 80051e0:	f7fb fe54 	bl	8000e8c <__aeabi_fsub>
						s = y - z;
 80051e4:	1c21      	adds	r1, r4, #0
						r = x - z;
 80051e6:	9004      	str	r0, [sp, #16]
						s = y - z;
 80051e8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80051ea:	f7fb fe4f 	bl	8000e8c <__aeabi_fsub>
						p = (r * s - w) / A[row * (m + 1) + m] + A[row * m + m + 1];
 80051ee:	1c01      	adds	r1, r0, #0
						s = y - z;
 80051f0:	9005      	str	r0, [sp, #20]
						p = (r * s - w) / A[row * (m + 1) + m] + A[row * m + m + 1];
 80051f2:	9804      	ldr	r0, [sp, #16]
 80051f4:	f7fb fd0c 	bl	8000c10 <__aeabi_fmul>
 80051f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80051fa:	f7fb fe47 	bl	8000e8c <__aeabi_fsub>
 80051fe:	6829      	ldr	r1, [r5, #0]
 8005200:	f7fb fb20 	bl	8000844 <__aeabi_fdiv>
 8005204:	68b1      	ldr	r1, [r6, #8]
 8005206:	f7fb f993 	bl	8000530 <__aeabi_fadd>
						q = A[row * (m + 1) + m + 1] - z - r - s;
 800520a:	1c21      	adds	r1, r4, #0
						p = (r * s - w) / A[row * (m + 1) + m] + A[row * m + m + 1];
 800520c:	1c07      	adds	r7, r0, #0
						q = A[row * (m + 1) + m + 1] - z - r - s;
 800520e:	6868      	ldr	r0, [r5, #4]
 8005210:	f7fb fe3c 	bl	8000e8c <__aeabi_fsub>
 8005214:	9904      	ldr	r1, [sp, #16]
 8005216:	f7fb fe39 	bl	8000e8c <__aeabi_fsub>
 800521a:	9905      	ldr	r1, [sp, #20]
 800521c:	f7fb fe36 	bl	8000e8c <__aeabi_fsub>
						r = A[row * (m + 2) + m + 1];
 8005220:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
						q = A[row * (m + 1) + m + 1] - z - r - s;
 8005222:	9004      	str	r0, [sp, #16]
						r = A[row * (m + 2) + m + 1];
 8005224:	681b      	ldr	r3, [r3, #0]
						s = fabsf(p) + fabsf(q) + fabsf(r);
 8005226:	0078      	lsls	r0, r7, #1
						r = A[row * (m + 2) + m + 1];
 8005228:	9305      	str	r3, [sp, #20]
						s = fabsf(p) + fabsf(q) + fabsf(r);
 800522a:	9b04      	ldr	r3, [sp, #16]
 800522c:	0840      	lsrs	r0, r0, #1
 800522e:	0059      	lsls	r1, r3, #1
 8005230:	0849      	lsrs	r1, r1, #1
 8005232:	f7fb f97d 	bl	8000530 <__aeabi_fadd>
 8005236:	9b05      	ldr	r3, [sp, #20]
 8005238:	0059      	lsls	r1, r3, #1
 800523a:	0849      	lsrs	r1, r1, #1
 800523c:	f7fb f978 	bl	8000530 <__aeabi_fadd>
 8005240:	1c04      	adds	r4, r0, #0
						p /= s;
 8005242:	1c01      	adds	r1, r0, #0
 8005244:	1c38      	adds	r0, r7, #0
 8005246:	f7fb fafd 	bl	8000844 <__aeabi_fdiv>
						q /= s;
 800524a:	1c21      	adds	r1, r4, #0
						p /= s;
 800524c:	1c07      	adds	r7, r0, #0
						q /= s;
 800524e:	9804      	ldr	r0, [sp, #16]
 8005250:	f7fb faf8 	bl	8000844 <__aeabi_fdiv>
						r /= s;
 8005254:	1c21      	adds	r1, r4, #0
						q /= s;
 8005256:	9004      	str	r0, [sp, #16]
						r /= s;
 8005258:	9805      	ldr	r0, [sp, #20]
 800525a:	f7fb faf3 	bl	8000844 <__aeabi_fdiv>
						if (m == l) {
 800525e:	9b06      	ldr	r3, [sp, #24]
						r /= s;
 8005260:	9005      	str	r0, [sp, #20]
						if (m == l) {
 8005262:	9a02      	ldr	r2, [sp, #8]
 8005264:	4293      	cmp	r3, r2
 8005266:	d100      	bne.n	800526a <eig_regular+0x72a>
 8005268:	e67d      	b.n	8004f66 <eig_regular+0x426>
						v = fabsf(p) * (fabsf(A[row * (m - 1) + m - 1]) + fabsf(z) + fabsf(A[row * (m + 1) + m + 1]));
 800526a:	9b08      	ldr	r3, [sp, #32]
 800526c:	1e54      	subs	r4, r2, #1
						if (fabsf(u) < MIN_VALUE) {
 800526e:	1aed      	subs	r5, r5, r3
 8005270:	9a08      	ldr	r2, [sp, #32]
 8005272:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005274:	1a9b      	subs	r3, r3, r2
 8005276:	930e      	str	r3, [sp, #56]	@ 0x38
 8005278:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800527a:	18f6      	adds	r6, r6, r3
						u = fabsf(A[row * m + m - 1]) * (fabsf(q) + fabsf(r));
 800527c:	9b04      	ldr	r3, [sp, #16]
 800527e:	0058      	lsls	r0, r3, #1
 8005280:	9b05      	ldr	r3, [sp, #20]
 8005282:	0840      	lsrs	r0, r0, #1
 8005284:	0059      	lsls	r1, r3, #1
 8005286:	0849      	lsrs	r1, r1, #1
 8005288:	f7fb f952 	bl	8000530 <__aeabi_fadd>
 800528c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800528e:	6819      	ldr	r1, [r3, #0]
 8005290:	0049      	lsls	r1, r1, #1
 8005292:	0849      	lsrs	r1, r1, #1
 8005294:	f7fb fcbc 	bl	8000c10 <__aeabi_fmul>
						if (fabsf(u) < MIN_VALUE) {
 8005298:	4930      	ldr	r1, [pc, #192]	@ (800535c <eig_regular+0x81c>)
 800529a:	f7fb f921 	bl	80004e0 <__aeabi_fcmplt>
 800529e:	2800      	cmp	r0, #0
 80052a0:	d000      	beq.n	80052a4 <eig_regular+0x764>
 80052a2:	e660      	b.n	8004f66 <eig_regular+0x426>
					for (m = nn - 2; m >= l; m--) {
 80052a4:	9402      	str	r4, [sp, #8]
 80052a6:	e659      	b.n	8004f5c <eig_regular+0x41c>
						A[row * (i + 2) + i] = 0.0f;
 80052a8:	2100      	movs	r1, #0
						if (i != m) {
 80052aa:	9802      	ldr	r0, [sp, #8]
						A[row * (i + 2) + i] = 0.0f;
 80052ac:	6051      	str	r1, [r2, #4]
						if (i != m) {
 80052ae:	4298      	cmp	r0, r3
 80052b0:	d000      	beq.n	80052b4 <eig_regular+0x774>
							A[row * (i + 2) + i - 1] = 0.0f;
 80052b2:	6011      	str	r1, [r2, #0]
					for (i = m; i < nn - 1; i++) {
 80052b4:	9908      	ldr	r1, [sp, #32]
 80052b6:	3301      	adds	r3, #1
 80052b8:	1852      	adds	r2, r2, r1
 80052ba:	e662      	b.n	8004f82 <eig_regular+0x442>
							r = 0.0f;
 80052bc:	2300      	movs	r3, #0
 80052be:	e69f      	b.n	8005000 <eig_regular+0x4c0>
						if (fabsf(s = abs_sign(sqrtf(p * p + q * q + r * r), p)) > MIN_VALUE) {
 80052c0:	1c20      	adds	r0, r4, #0
 80052c2:	f008 fe13 	bl	800deec <sqrtf>
 80052c6:	2380      	movs	r3, #128	@ 0x80
 80052c8:	061b      	lsls	r3, r3, #24
 80052ca:	18c4      	adds	r4, r0, r3
 80052cc:	e6dc      	b.n	8005088 <eig_regular+0x548>
								A[row * k + k - 1] = -s * x;
 80052ce:	2380      	movs	r3, #128	@ 0x80
 80052d0:	061b      	lsls	r3, r3, #24
 80052d2:	18e0      	adds	r0, r4, r3
 80052d4:	9903      	ldr	r1, [sp, #12]
 80052d6:	f7fb fc9b 	bl	8000c10 <__aeabi_fmul>
 80052da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80052dc:	6018      	str	r0, [r3, #0]
 80052de:	e6e9      	b.n	80050b4 <eig_regular+0x574>
								p = x * A[row * i + k] + y * A[row * i + k + 1];
 80052e0:	6823      	ldr	r3, [r4, #0]
 80052e2:	9803      	ldr	r0, [sp, #12]
 80052e4:	930e      	str	r3, [sp, #56]	@ 0x38
 80052e6:	6863      	ldr	r3, [r4, #4]
 80052e8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80052ea:	9312      	str	r3, [sp, #72]	@ 0x48
 80052ec:	f7fb fc90 	bl	8000c10 <__aeabi_fmul>
 80052f0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80052f2:	1c07      	adds	r7, r0, #0
 80052f4:	9814      	ldr	r0, [sp, #80]	@ 0x50
 80052f6:	f7fb fc8b 	bl	8000c10 <__aeabi_fmul>
 80052fa:	1c01      	adds	r1, r0, #0
 80052fc:	1c38      	adds	r0, r7, #0
 80052fe:	f7fb f917 	bl	8000530 <__aeabi_fadd>
								if (k != (nn - 1)) {
 8005302:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
								p = x * A[row * i + k] + y * A[row * i + k + 1];
 8005304:	1c07      	adds	r7, r0, #0
								if (k != (nn - 1)) {
 8005306:	429e      	cmp	r6, r3
 8005308:	d013      	beq.n	8005332 <eig_regular+0x7f2>
									p += z * A[row * i + k + 2];
 800530a:	68a3      	ldr	r3, [r4, #8]
 800530c:	9815      	ldr	r0, [sp, #84]	@ 0x54
 800530e:	1c19      	adds	r1, r3, #0
 8005310:	9316      	str	r3, [sp, #88]	@ 0x58
 8005312:	f7fb fc7d 	bl	8000c10 <__aeabi_fmul>
 8005316:	1c01      	adds	r1, r0, #0
 8005318:	1c38      	adds	r0, r7, #0
 800531a:	f7fb f909 	bl	8000530 <__aeabi_fadd>
									A[row * i + k + 2] -= p * r;
 800531e:	1c01      	adds	r1, r0, #0
									p += z * A[row * i + k + 2];
 8005320:	1c07      	adds	r7, r0, #0
									A[row * i + k + 2] -= p * r;
 8005322:	9805      	ldr	r0, [sp, #20]
 8005324:	f7fb fc74 	bl	8000c10 <__aeabi_fmul>
 8005328:	1c01      	adds	r1, r0, #0
 800532a:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800532c:	f7fb fdae 	bl	8000e8c <__aeabi_fsub>
 8005330:	60a0      	str	r0, [r4, #8]
								A[row * i + k + 1] -= p * q;
 8005332:	1c39      	adds	r1, r7, #0
 8005334:	9804      	ldr	r0, [sp, #16]
 8005336:	f7fb fc6b 	bl	8000c10 <__aeabi_fmul>
 800533a:	1c01      	adds	r1, r0, #0
 800533c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800533e:	f7fb fda5 	bl	8000e8c <__aeabi_fsub>
								A[row * i + k] -= p;
 8005342:	1c39      	adds	r1, r7, #0
								A[row * i + k + 1] -= p * q;
 8005344:	6060      	str	r0, [r4, #4]
								A[row * i + k] -= p;
 8005346:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8005348:	f7fb fda0 	bl	8000e8c <__aeabi_fsub>
 800534c:	9b07      	ldr	r3, [sp, #28]
 800534e:	6020      	str	r0, [r4, #0]
							for (i = l; i < mmin + 1; i++) {
 8005350:	3501      	adds	r5, #1
 8005352:	18e4      	adds	r4, r4, r3
 8005354:	e71b      	b.n	800518e <eig_regular+0x64e>
						ok = false;
 8005356:	2300      	movs	r3, #0
 8005358:	9319      	str	r3, [sp, #100]	@ 0x64
 800535a:	e4e8      	b.n	8004d2e <eig_regular+0x1ee>
 800535c:	2d2febff 	.word	0x2d2febff

08005360 <eig>:
bool eig(const float A[], float dr[], float di[], float wr[], float wi[], size_t row) {
 8005360:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005362:	b087      	sub	sp, #28
 8005364:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 8005366:	0005      	movs	r5, r0
    size_t i = row * row * sizeof(float);
 8005368:	003e      	movs	r6, r7
 800536a:	437e      	muls	r6, r7
 800536c:	00b6      	lsls	r6, r6, #2
    float* A_copy = (float*)malloc(i);
 800536e:	0030      	movs	r0, r6
bool eig(const float A[], float dr[], float di[], float wr[], float wi[], size_t row) {
 8005370:	9103      	str	r1, [sp, #12]
 8005372:	9204      	str	r2, [sp, #16]
 8005374:	9305      	str	r3, [sp, #20]
    float* A_copy = (float*)malloc(i);
 8005376:	f006 f83d 	bl	800b3f4 <malloc>
 800537a:	0004      	movs	r4, r0
    memcpy(A_copy, A, i);
 800537c:	0032      	movs	r2, r6
 800537e:	0029      	movs	r1, r5
 8005380:	f007 f8fc 	bl	800c57c <memcpy>
    bool symmetric = issymmetric(A_copy, row, row);
 8005384:	003a      	movs	r2, r7
 8005386:	0039      	movs	r1, r7
 8005388:	0020      	movs	r0, r4
 800538a:	f001 fd1d 	bl	8006dc8 <issymmetric>
	if (symmetric) {
 800538e:	2800      	cmp	r0, #0
 8005390:	d016      	beq.n	80053c0 <eig+0x60>
		status = eig_sym(A, dr, wr, row);
 8005392:	003b      	movs	r3, r7
 8005394:	0028      	movs	r0, r5
 8005396:	9a05      	ldr	r2, [sp, #20]
 8005398:	9903      	ldr	r1, [sp, #12]
 800539a:	f7ff f8e7 	bl	800456c <eig_sym>
		memset(wi, 0, row * row * sizeof(float));
 800539e:	0032      	movs	r2, r6
 80053a0:	2100      	movs	r1, #0
		status = eig_sym(A, dr, wr, row);
 80053a2:	0005      	movs	r5, r0
		memset(wi, 0, row * row * sizeof(float));
 80053a4:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80053a6:	f006 ffe0 	bl	800c36a <memset>
		memset(di, 0, row * sizeof(float));
 80053aa:	2100      	movs	r1, #0
 80053ac:	9804      	ldr	r0, [sp, #16]
 80053ae:	00ba      	lsls	r2, r7, #2
 80053b0:	f006 ffdb 	bl	800c36a <memset>
    free(A_copy);
 80053b4:	0020      	movs	r0, r4
 80053b6:	f006 f827 	bl	800b408 <free>
}
 80053ba:	0028      	movs	r0, r5
 80053bc:	b007      	add	sp, #28
 80053be:	bdf0      	pop	{r4, r5, r6, r7, pc}
		status = eig_regular(A, dr, di, wr, wi, row);
 80053c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80053c2:	0028      	movs	r0, r5
 80053c4:	9300      	str	r3, [sp, #0]
 80053c6:	9a04      	ldr	r2, [sp, #16]
 80053c8:	9b05      	ldr	r3, [sp, #20]
 80053ca:	9903      	ldr	r1, [sp, #12]
 80053cc:	9701      	str	r7, [sp, #4]
 80053ce:	f7ff fbb7 	bl	8004b40 <eig_regular>
 80053d2:	0005      	movs	r5, r0
 80053d4:	e7ee      	b.n	80053b4 <eig+0x54>
	...

080053d8 <expm>:
/*
 * Find matrix exponential, return A as A = expm(A)
 * A[m*n]
 * m == n
 */
bool expm(float A[], const size_t row){
 80053d8:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Decleration */
	size_t i;

	/* Create zero matrix */
	size_t row_row_size = row * row * sizeof(float);
 80053da:	000c      	movs	r4, r1
 80053dc:	434c      	muls	r4, r1
bool expm(float A[], const size_t row){
 80053de:	b08b      	sub	sp, #44	@ 0x2c
	size_t row_row_size = row * row * sizeof(float);
 80053e0:	00a4      	lsls	r4, r4, #2
bool expm(float A[], const size_t row){
 80053e2:	9009      	str	r0, [sp, #36]	@ 0x24
	float *E = (float*)malloc(row_row_size);
 80053e4:	0020      	movs	r0, r4
bool expm(float A[], const size_t row){
 80053e6:	000f      	movs	r7, r1
	float *E = (float*)malloc(row_row_size);
 80053e8:	f006 f804 	bl	800b3f4 <malloc>
	memset(E, 0, row_row_size);
 80053ec:	0022      	movs	r2, r4
 80053ee:	2100      	movs	r1, #0
	float *E = (float*)malloc(row_row_size);
 80053f0:	9005      	str	r0, [sp, #20]
	memset(E, 0, row_row_size);
 80053f2:	f006 ffba 	bl	800c36a <memset>
	/* Create identity matrices */
	float *F = (float*)malloc(row_row_size);
 80053f6:	0020      	movs	r0, r4
 80053f8:	f005 fffc 	bl	800b3f4 <malloc>
 80053fc:	9003      	str	r0, [sp, #12]
	float *T = (float*)malloc(row_row_size);
 80053fe:	0020      	movs	r0, r4
 8005400:	f005 fff8 	bl	800b3f4 <malloc>
	memset(F, 0, row_row_size);
 8005404:	0022      	movs	r2, r4
 8005406:	2100      	movs	r1, #0
	float *T = (float*)malloc(row_row_size);
 8005408:	9004      	str	r0, [sp, #16]
	memset(F, 0, row_row_size);
 800540a:	9803      	ldr	r0, [sp, #12]
 800540c:	f006 ffad 	bl	800c36a <memset>
	memset(T, 0, row_row_size);
 8005410:	25fe      	movs	r5, #254	@ 0xfe
 8005412:	0022      	movs	r2, r4
 8005414:	2100      	movs	r1, #0
 8005416:	9804      	ldr	r0, [sp, #16]
 8005418:	f006 ffa7 	bl	800c36a <memset>
	for(i = 0; i < row; i++){
 800541c:	2200      	movs	r2, #0
		F[i * row + i] = 1;
 800541e:	1c7b      	adds	r3, r7, #1
 8005420:	9903      	ldr	r1, [sp, #12]
 8005422:	9804      	ldr	r0, [sp, #16]
 8005424:	009b      	lsls	r3, r3, #2
 8005426:	05ad      	lsls	r5, r5, #22
	for(i = 0; i < row; i++){
 8005428:	42ba      	cmp	r2, r7
 800542a:	d129      	bne.n	8005480 <expm+0xa8>
		T[i * row + i] = 1;
	}
	float k = 1.0f;
	size_t iterations = 0;
 800542c:	2300      	movs	r3, #0
 800542e:	9306      	str	r3, [sp, #24]
	float k = 1.0f;
 8005430:	23fe      	movs	r3, #254	@ 0xfe
 8005432:	059b      	lsls	r3, r3, #22
 8005434:	9307      	str	r3, [sp, #28]
	while (norm(T, row, row, NORM_METHOD_L1) > 0.0f && iterations < MAX_ITERATIONS){
 8005436:	0039      	movs	r1, r7
 8005438:	2300      	movs	r3, #0
 800543a:	003a      	movs	r2, r7
 800543c:	9804      	ldr	r0, [sp, #16]
 800543e:	f000 fa8f 	bl	8005960 <norm>
 8005442:	2100      	movs	r1, #0
 8005444:	f7fb f860 	bl	8000508 <__aeabi_fcmpgt>
 8005448:	2800      	cmp	r0, #0
 800544a:	d003      	beq.n	8005454 <expm+0x7c>
 800544c:	4b2e      	ldr	r3, [pc, #184]	@ (8005508 <expm+0x130>)
 800544e:	9a06      	ldr	r2, [sp, #24]
 8005450:	429a      	cmp	r2, r3
 8005452:	d13e      	bne.n	80054d2 <expm+0xfa>
			T[i] = E[i] + F[i] - E[i];
		}
		k++;
		iterations++;
	}
	memcpy(A, E, row_row_size);
 8005454:	0022      	movs	r2, r4
 8005456:	9905      	ldr	r1, [sp, #20]
 8005458:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800545a:	f007 f88f 	bl	800c57c <memcpy>

	/* Free */
	free(E);
 800545e:	9805      	ldr	r0, [sp, #20]
 8005460:	f005 ffd2 	bl	800b408 <free>
	free(F);
 8005464:	9803      	ldr	r0, [sp, #12]
 8005466:	f005 ffcf 	bl	800b408 <free>
	free(T);
 800546a:	9804      	ldr	r0, [sp, #16]
 800546c:	f005 ffcc 	bl	800b408 <free>

	/* Return status */
	return iterations < MAX_ITERATIONS;
 8005470:	2000      	movs	r0, #0
 8005472:	4b26      	ldr	r3, [pc, #152]	@ (800550c <expm+0x134>)
 8005474:	9a06      	ldr	r2, [sp, #24]
 8005476:	4293      	cmp	r3, r2
 8005478:	4140      	adcs	r0, r0
 800547a:	b2c0      	uxtb	r0, r0
}
 800547c:	b00b      	add	sp, #44	@ 0x2c
 800547e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		F[i * row + i] = 1;
 8005480:	600d      	str	r5, [r1, #0]
		T[i * row + i] = 1;
 8005482:	6005      	str	r5, [r0, #0]
	for(i = 0; i < row; i++){
 8005484:	3201      	adds	r2, #1
 8005486:	18c9      	adds	r1, r1, r3
 8005488:	18c0      	adds	r0, r0, r3
 800548a:	e7cd      	b.n	8005428 <expm+0x50>
			E[i] = E[i] + F[i];
 800548c:	9b03      	ldr	r3, [sp, #12]
 800548e:	5959      	ldr	r1, [r3, r5]
 8005490:	9b05      	ldr	r3, [sp, #20]
 8005492:	5958      	ldr	r0, [r3, r5]
 8005494:	f7fb f84c 	bl	8000530 <__aeabi_fadd>
 8005498:	9b05      	ldr	r3, [sp, #20]
 800549a:	5158      	str	r0, [r3, r5]
		for(i = 0; i < row*row; i++){
 800549c:	3504      	adds	r5, #4
 800549e:	42ac      	cmp	r4, r5
 80054a0:	d1f4      	bne.n	800548c <expm+0xb4>
		mul(A, F, T, row, row, row);
 80054a2:	003b      	movs	r3, r7
 80054a4:	9a04      	ldr	r2, [sp, #16]
 80054a6:	9903      	ldr	r1, [sp, #12]
 80054a8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80054aa:	9701      	str	r7, [sp, #4]
 80054ac:	9700      	str	r7, [sp, #0]
 80054ae:	f000 fa13 	bl	80058d8 <mul>
		for(i = 0; i < row*row; i++){
 80054b2:	2600      	movs	r6, #0
 80054b4:	42ae      	cmp	r6, r5
 80054b6:	d10e      	bne.n	80054d6 <expm+0xfe>
 80054b8:	2600      	movs	r6, #0
		for(i = 0; i < row*row; i++){
 80054ba:	42ae      	cmp	r6, r5
 80054bc:	d114      	bne.n	80054e8 <expm+0x110>
		k++;
 80054be:	21fe      	movs	r1, #254	@ 0xfe
 80054c0:	9807      	ldr	r0, [sp, #28]
 80054c2:	0589      	lsls	r1, r1, #22
 80054c4:	f7fb f834 	bl	8000530 <__aeabi_fadd>
		iterations++;
 80054c8:	9b06      	ldr	r3, [sp, #24]
		k++;
 80054ca:	9007      	str	r0, [sp, #28]
		iterations++;
 80054cc:	3301      	adds	r3, #1
 80054ce:	9306      	str	r3, [sp, #24]
 80054d0:	e7b1      	b.n	8005436 <expm+0x5e>
 80054d2:	2500      	movs	r5, #0
 80054d4:	e7e3      	b.n	800549e <expm+0xc6>
			F[i] = T[i]/k;
 80054d6:	9b04      	ldr	r3, [sp, #16]
 80054d8:	9907      	ldr	r1, [sp, #28]
 80054da:	5998      	ldr	r0, [r3, r6]
 80054dc:	f7fb f9b2 	bl	8000844 <__aeabi_fdiv>
 80054e0:	9b03      	ldr	r3, [sp, #12]
 80054e2:	5198      	str	r0, [r3, r6]
		for(i = 0; i < row*row; i++){
 80054e4:	3604      	adds	r6, #4
 80054e6:	e7e5      	b.n	80054b4 <expm+0xdc>
			T[i] = E[i] + F[i] - E[i];
 80054e8:	9b05      	ldr	r3, [sp, #20]
 80054ea:	599b      	ldr	r3, [r3, r6]
 80054ec:	9308      	str	r3, [sp, #32]
 80054ee:	9b03      	ldr	r3, [sp, #12]
 80054f0:	9808      	ldr	r0, [sp, #32]
 80054f2:	5999      	ldr	r1, [r3, r6]
 80054f4:	f7fb f81c 	bl	8000530 <__aeabi_fadd>
 80054f8:	9908      	ldr	r1, [sp, #32]
 80054fa:	f7fb fcc7 	bl	8000e8c <__aeabi_fsub>
 80054fe:	9b04      	ldr	r3, [sp, #16]
 8005500:	5198      	str	r0, [r3, r6]
		for(i = 0; i < row*row; i++){
 8005502:	3604      	adds	r6, #4
 8005504:	e7d9      	b.n	80054ba <expm+0xe2>
 8005506:	46c0      	nop			@ (mov r8, r8)
 8005508:	00002710 	.word	0x00002710
 800550c:	0000270f 	.word	0x0000270f

08005510 <inv>:
	bool status_sgetri = LAPACKE_sgetri(LAPACK_ROW_MAJOR, row, A, row, ipiv) == 0;
	free(ipiv);
	return status_sgetrf && status_sgetri;
#else
	/* Create iA matrix */
	float *iA = (float*)malloc(row * row * sizeof(float));
 8005510:	000b      	movs	r3, r1
bool inv(float A[], size_t row) {
 8005512:	b5f0      	push	{r4, r5, r6, r7, lr}
	float *iA = (float*)malloc(row * row * sizeof(float));
 8005514:	434b      	muls	r3, r1
bool inv(float A[], size_t row) {
 8005516:	b08d      	sub	sp, #52	@ 0x34
	float *iA = (float*)malloc(row * row * sizeof(float));
 8005518:	009b      	lsls	r3, r3, #2
bool inv(float A[], size_t row) {
 800551a:	900b      	str	r0, [sp, #44]	@ 0x2c
	float *iA = (float*)malloc(row * row * sizeof(float));
 800551c:	0018      	movs	r0, r3
bool inv(float A[], size_t row) {
 800551e:	9100      	str	r1, [sp, #0]
	float *iA = (float*)malloc(row * row * sizeof(float));
 8005520:	9307      	str	r3, [sp, #28]
 8005522:	f005 ff67 	bl	800b3f4 <malloc>
	float *A0 = iA; 

	/* Create temporary matrix */
	float *tmpvec = (float*)malloc(row * sizeof(float));
 8005526:	9b00      	ldr	r3, [sp, #0]
	float *iA = (float*)malloc(row * row * sizeof(float));
 8005528:	9003      	str	r0, [sp, #12]
	float *tmpvec = (float*)malloc(row * sizeof(float));
 800552a:	009b      	lsls	r3, r3, #2
 800552c:	0018      	movs	r0, r3
 800552e:	9301      	str	r3, [sp, #4]
 8005530:	f005 ff60 	bl	800b3f4 <malloc>
	memset(tmpvec, 0, row*sizeof(float));
 8005534:	2100      	movs	r1, #0
 8005536:	9a01      	ldr	r2, [sp, #4]
	float *tmpvec = (float*)malloc(row * sizeof(float));
 8005538:	9004      	str	r0, [sp, #16]
	memset(tmpvec, 0, row*sizeof(float));
 800553a:	f006 ff16 	bl	800c36a <memset>

	/* Check if the determinant is 0 */
	float* LU = (float*)malloc(row * row * sizeof(float));
 800553e:	9807      	ldr	r0, [sp, #28]
 8005540:	f005 ff58 	bl	800b3f4 <malloc>
 8005544:	9005      	str	r0, [sp, #20]
	int* P = (size_t*)malloc(row * sizeof(int));
 8005546:	9801      	ldr	r0, [sp, #4]
 8005548:	f005 ff54 	bl	800b3f4 <malloc>
	bool ok = lup(A, LU, P, row);
 800554c:	9b00      	ldr	r3, [sp, #0]
 800554e:	0002      	movs	r2, r0
	int* P = (size_t*)malloc(row * sizeof(int));
 8005550:	9006      	str	r0, [sp, #24]
	bool ok = lup(A, LU, P, row);
 8005552:	9905      	ldr	r1, [sp, #20]
 8005554:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8005556:	f000 f92d 	bl	80057b4 <lup>
 800555a:	9008      	str	r0, [sp, #32]
    if (ok) {
 800555c:	2800      	cmp	r0, #0
 800555e:	d000      	beq.n	8005562 <inv+0x52>
 8005560:	e07c      	b.n	800565c <inv+0x14c>
            /* Copy over iA -> A */
            memcpy(A, iA, row * row * sizeof(float));
        }
    }
	/* Free */
    free(tmpvec);
 8005562:	9804      	ldr	r0, [sp, #16]
 8005564:	f005 ff50 	bl	800b408 <free>
	free(iA);
 8005568:	9803      	ldr	r0, [sp, #12]
 800556a:	f005 ff4d 	bl	800b408 <free>
	free(LU);
 800556e:	9805      	ldr	r0, [sp, #20]
 8005570:	f005 ff4a 	bl	800b408 <free>
	free(P);
 8005574:	9806      	ldr	r0, [sp, #24]
 8005576:	f005 ff47 	bl	800b408 <free>

	return ok;
#endif
}
 800557a:	9808      	ldr	r0, [sp, #32]
 800557c:	b00d      	add	sp, #52	@ 0x34
 800557e:	bdf0      	pop	{r4, r5, r6, r7, pc}
            tmpvec[i] = 1.0f;
 8005580:	21fe      	movs	r1, #254	@ 0xfe
 8005582:	2400      	movs	r4, #0
 8005584:	9b02      	ldr	r3, [sp, #8]
 8005586:	0589      	lsls	r1, r1, #22
 8005588:	009b      	lsls	r3, r3, #2
 800558a:	9309      	str	r3, [sp, #36]	@ 0x24
 800558c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800558e:	9b04      	ldr	r3, [sp, #16]
 8005590:	5099      	str	r1, [r3, r2]
static bool solve(float x[], float b[], int P[], float LU[], size_t row){
	/* forward substitution with pivoting */
	int32_t i, j;
	for (i = 0; i < row; ++i) {
		x[i] = b[P[i]];
		for (j = 0; j < i; ++j) {
 8005592:	2500      	movs	r5, #0
		x[i] = b[P[i]];
 8005594:	9b06      	ldr	r3, [sp, #24]
 8005596:	9904      	ldr	r1, [sp, #16]
 8005598:	591b      	ldr	r3, [r3, r4]
 800559a:	009a      	lsls	r2, r3, #2
 800559c:	5856      	ldr	r6, [r2, r1]
		for (j = 0; j < i; ++j) {
 800559e:	9a01      	ldr	r2, [sp, #4]
 80055a0:	4353      	muls	r3, r2
 80055a2:	9a05      	ldr	r2, [sp, #20]
 80055a4:	18d3      	adds	r3, r2, r3
 80055a6:	930a      	str	r3, [sp, #40]	@ 0x28
		x[i] = b[P[i]];
 80055a8:	513e      	str	r6, [r7, r4]
		for (j = 0; j < i; ++j) {
 80055aa:	42ac      	cmp	r4, r5
 80055ac:	d13a      	bne.n	8005624 <inv+0x114>
	for (i = 0; i < row; ++i) {
 80055ae:	9b01      	ldr	r3, [sp, #4]
 80055b0:	3404      	adds	r4, #4
 80055b2:	42a3      	cmp	r3, r4
 80055b4:	d1ed      	bne.n	8005592 <inv+0x82>
			x[i] = x[i] - LU[row * P[i] + j] * x[j];
		}
	}

	/* backward substitution with pivoting */
	for (i = row - 1; i >= 0; --i) {
 80055b6:	9b00      	ldr	r3, [sp, #0]
 80055b8:	1e5d      	subs	r5, r3, #1
		for (j = i + 1; j < row; ++j)
			x[i] = x[i] - LU[row * P[i] + j] * x[j];
 80055ba:	9b06      	ldr	r3, [sp, #24]
 80055bc:	00ae      	lsls	r6, r5, #2
 80055be:	599b      	ldr	r3, [r3, r6]
 80055c0:	9a00      	ldr	r2, [sp, #0]
		for (j = i + 1; j < row; ++j)
 80055c2:	1c6c      	adds	r4, r5, #1
			x[i] = x[i] - LU[row * P[i] + j] * x[j];
 80055c4:	435a      	muls	r2, r3
 80055c6:	920a      	str	r2, [sp, #40]	@ 0x28
		for (j = i + 1; j < row; ++j)
 80055c8:	9b00      	ldr	r3, [sp, #0]
 80055ca:	42a3      	cmp	r3, r4
 80055cc:	d836      	bhi.n	800563c <inv+0x12c>
		
		/* Just in case if we divide with zero */
		if (fabsf(LU[row * P[i] + i]) > MIN_VALUE) {
 80055ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055d0:	4925      	ldr	r1, [pc, #148]	@ (8005668 <inv+0x158>)
 80055d2:	18ec      	adds	r4, r5, r3
 80055d4:	9b05      	ldr	r3, [sp, #20]
 80055d6:	00a4      	lsls	r4, r4, #2
 80055d8:	58e4      	ldr	r4, [r4, r3]
 80055da:	0060      	lsls	r0, r4, #1
 80055dc:	0840      	lsrs	r0, r0, #1
 80055de:	f7fa ff93 	bl	8000508 <__aeabi_fcmpgt>
 80055e2:	2800      	cmp	r0, #0
 80055e4:	d03d      	beq.n	8005662 <inv+0x152>
			x[i] = x[i] / LU[row * P[i] + i];
 80055e6:	59b8      	ldr	r0, [r7, r6]
 80055e8:	1c21      	adds	r1, r4, #0
 80055ea:	f7fb f92b 	bl	8000844 <__aeabi_fdiv>
 80055ee:	51b8      	str	r0, [r7, r6]
	for (i = row - 1; i >= 0; --i) {
 80055f0:	3d01      	subs	r5, #1
 80055f2:	d2e2      	bcs.n	80055ba <inv+0xaa>
            tmpvec[i] = 0.0f;
 80055f4:	2100      	movs	r1, #0
 80055f6:	9b04      	ldr	r3, [sp, #16]
 80055f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80055fa:	5099      	str	r1, [r3, r2]
			iA += row;
 80055fc:	9b01      	ldr	r3, [sp, #4]
 80055fe:	18ff      	adds	r7, r7, r3
        for (i = 0; i < row; i++) {
 8005600:	9b02      	ldr	r3, [sp, #8]
 8005602:	3301      	adds	r3, #1
 8005604:	9302      	str	r3, [sp, #8]
 8005606:	9b02      	ldr	r3, [sp, #8]
 8005608:	9a00      	ldr	r2, [sp, #0]
 800560a:	4293      	cmp	r3, r2
 800560c:	d1b8      	bne.n	8005580 <inv+0x70>
            tran(iA, row, row);
 800560e:	9a02      	ldr	r2, [sp, #8]
 8005610:	9803      	ldr	r0, [sp, #12]
 8005612:	0011      	movs	r1, r2
 8005614:	f001 fb57 	bl	8006cc6 <tran>
            memcpy(A, iA, row * row * sizeof(float));
 8005618:	9a07      	ldr	r2, [sp, #28]
 800561a:	9903      	ldr	r1, [sp, #12]
 800561c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800561e:	f006 ffad 	bl	800c57c <memcpy>
 8005622:	e79e      	b.n	8005562 <inv+0x52>
			x[i] = x[i] - LU[row * P[i] + j] * x[j];
 8005624:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005626:	5979      	ldr	r1, [r7, r5]
 8005628:	5958      	ldr	r0, [r3, r5]
 800562a:	f7fb faf1 	bl	8000c10 <__aeabi_fmul>
 800562e:	1c01      	adds	r1, r0, #0
 8005630:	1c30      	adds	r0, r6, #0
 8005632:	f7fb fc2b 	bl	8000e8c <__aeabi_fsub>
 8005636:	3504      	adds	r5, #4
 8005638:	1c06      	adds	r6, r0, #0
		for (j = 0; j < i; ++j) {
 800563a:	e7b5      	b.n	80055a8 <inv+0x98>
			x[i] = x[i] - LU[row * P[i] + j] * x[j];
 800563c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800563e:	00a2      	lsls	r2, r4, #2
 8005640:	58b9      	ldr	r1, [r7, r2]
 8005642:	18e3      	adds	r3, r4, r3
 8005644:	9a05      	ldr	r2, [sp, #20]
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	5898      	ldr	r0, [r3, r2]
 800564a:	f7fb fae1 	bl	8000c10 <__aeabi_fmul>
 800564e:	1c01      	adds	r1, r0, #0
 8005650:	59b8      	ldr	r0, [r7, r6]
 8005652:	f7fb fc1b 	bl	8000e8c <__aeabi_fsub>
		for (j = i + 1; j < row; ++j)
 8005656:	3401      	adds	r4, #1
			x[i] = x[i] - LU[row * P[i] + j] * x[j];
 8005658:	51b8      	str	r0, [r7, r6]
		for (j = i + 1; j < row; ++j)
 800565a:	e7b5      	b.n	80055c8 <inv+0xb8>
        for (i = 0; i < row; i++) {
 800565c:	2300      	movs	r3, #0
	float *iA = (float*)malloc(row * row * sizeof(float));
 800565e:	9f03      	ldr	r7, [sp, #12]
 8005660:	e7d0      	b.n	8005604 <inv+0xf4>
 8005662:	9703      	str	r7, [sp, #12]
 8005664:	9008      	str	r0, [sp, #32]
 8005666:	e77c      	b.n	8005562 <inv+0x52>
 8005668:	2d2febff 	.word	0x2d2febff

0800566c <linsolve_chol>:
 * b [m]
 * n == m
 * return true = success
 * return false = fail
 */
bool linsolve_chol(float A[], float x[], float b[], size_t row) {
 800566c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800566e:	0006      	movs	r6, r0
	free(Acopy);

	/* Return status */
	return status;
#else
	float* L = (float*)malloc(row * row * sizeof(float));
 8005670:	0018      	movs	r0, r3
 8005672:	4358      	muls	r0, r3
 8005674:	0080      	lsls	r0, r0, #2
bool linsolve_chol(float A[], float x[], float b[], size_t row) {
 8005676:	001c      	movs	r4, r3
 8005678:	0017      	movs	r7, r2
 800567a:	9100      	str	r1, [sp, #0]
	float* L = (float*)malloc(row * row * sizeof(float));
 800567c:	f005 feba 	bl	800b3f4 <malloc>
	bool status = chol(A, L, row);
 8005680:	0022      	movs	r2, r4
	float* L = (float*)malloc(row * row * sizeof(float));
 8005682:	0005      	movs	r5, r0
	bool status = chol(A, L, row);
 8005684:	0001      	movs	r1, r0
 8005686:	0030      	movs	r0, r6
 8005688:	f7fe fde8 	bl	800425c <chol>
 800568c:	9001      	str	r0, [sp, #4]
	float* y = (float*)malloc(row * sizeof(float));
 800568e:	00a0      	lsls	r0, r4, #2
 8005690:	f005 feb0 	bl	800b3f4 <malloc>
 8005694:	0006      	movs	r6, r0
	linsolve_lower_triangular(L, y, b, row);
 8005696:	0023      	movs	r3, r4
 8005698:	003a      	movs	r2, r7
 800569a:	0001      	movs	r1, r0
 800569c:	0028      	movs	r0, r5
 800569e:	f000 f813 	bl	80056c8 <linsolve_lower_triangular>
	tran(L, row, row);
 80056a2:	0028      	movs	r0, r5
 80056a4:	0022      	movs	r2, r4
 80056a6:	0021      	movs	r1, r4
 80056a8:	f001 fb0d 	bl	8006cc6 <tran>
	linsolve_upper_triangular(L, x, y, row);
 80056ac:	0032      	movs	r2, r6
 80056ae:	0023      	movs	r3, r4
 80056b0:	0028      	movs	r0, r5
 80056b2:	9900      	ldr	r1, [sp, #0]
 80056b4:	f000 f83f 	bl	8005736 <linsolve_upper_triangular>
	free(L);
 80056b8:	0028      	movs	r0, r5
 80056ba:	f005 fea5 	bl	800b408 <free>
	free(y);
 80056be:	0030      	movs	r0, r6
 80056c0:	f005 fea2 	bl	800b408 <free>

	/* Return status */
	return status;
#endif
}
 80056c4:	9801      	ldr	r0, [sp, #4]
 80056c6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080056c8 <linsolve_lower_triangular>:
 * A [m*n] need to be lower triangular and square
 * b [m]
 * x [n]
 * n == m
 */
void linsolve_lower_triangular(float A[], float x[], float b[], size_t row) {
 80056c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056ca:	0005      	movs	r5, r0

	/* Time to solve x from Ax = b. */
	memset(x, 0, row*sizeof(float));
	float sum;
	size_t i, j;
	for (i = 0; i < row; i++) {
 80056cc:	2400      	movs	r4, #0
 80056ce:	002e      	movs	r6, r5
void linsolve_lower_triangular(float A[], float x[], float b[], size_t row) {
 80056d0:	b087      	sub	sp, #28
	memset(x, 0, row*sizeof(float));
 80056d2:	009b      	lsls	r3, r3, #2
void linsolve_lower_triangular(float A[], float x[], float b[], size_t row) {
 80056d4:	9103      	str	r1, [sp, #12]
 80056d6:	9205      	str	r2, [sp, #20]
	memset(x, 0, row*sizeof(float));
 80056d8:	2100      	movs	r1, #0
 80056da:	001a      	movs	r2, r3
 80056dc:	9803      	ldr	r0, [sp, #12]
 80056de:	9301      	str	r3, [sp, #4]
 80056e0:	f006 fe43 	bl	800c36a <memset>
	for (i = 0; i < row; i++) {
 80056e4:	9b01      	ldr	r3, [sp, #4]
 80056e6:	3304      	adds	r3, #4
 80056e8:	9304      	str	r3, [sp, #16]
 80056ea:	9b01      	ldr	r3, [sp, #4]
 80056ec:	42a3      	cmp	r3, r4
 80056ee:	d11e      	bne.n	800572e <linsolve_lower_triangular+0x66>
		}

		x[i] = (b[i] - sum) / A[row*i + i];
		A0 += row;
	}
}
 80056f0:	b007      	add	sp, #28
 80056f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			sum += A0[j] * x[j];
 80056f4:	9b03      	ldr	r3, [sp, #12]
 80056f6:	59e8      	ldr	r0, [r5, r7]
 80056f8:	59d9      	ldr	r1, [r3, r7]
 80056fa:	f7fb fa89 	bl	8000c10 <__aeabi_fmul>
 80056fe:	1c01      	adds	r1, r0, #0
 8005700:	9802      	ldr	r0, [sp, #8]
 8005702:	f7fa ff15 	bl	8000530 <__aeabi_fadd>
 8005706:	3704      	adds	r7, #4
 8005708:	9002      	str	r0, [sp, #8]
		for (j = 0; j < i; j++) {
 800570a:	42a7      	cmp	r7, r4
 800570c:	d1f2      	bne.n	80056f4 <linsolve_lower_triangular+0x2c>
		x[i] = (b[i] - sum) / A[row*i + i];
 800570e:	9b05      	ldr	r3, [sp, #20]
 8005710:	9902      	ldr	r1, [sp, #8]
 8005712:	5918      	ldr	r0, [r3, r4]
 8005714:	f7fb fbba 	bl	8000e8c <__aeabi_fsub>
 8005718:	6831      	ldr	r1, [r6, #0]
 800571a:	f7fb f893 	bl	8000844 <__aeabi_fdiv>
 800571e:	9b03      	ldr	r3, [sp, #12]
 8005720:	5118      	str	r0, [r3, r4]
		A0 += row;
 8005722:	9b01      	ldr	r3, [sp, #4]
 8005724:	3404      	adds	r4, #4
 8005726:	18ed      	adds	r5, r5, r3
	for (i = 0; i < row; i++) {
 8005728:	9b04      	ldr	r3, [sp, #16]
 800572a:	18f6      	adds	r6, r6, r3
 800572c:	e7dd      	b.n	80056ea <linsolve_lower_triangular+0x22>
		sum = 0.0f;
 800572e:	2300      	movs	r3, #0
 8005730:	2700      	movs	r7, #0
 8005732:	9302      	str	r3, [sp, #8]
 8005734:	e7e9      	b.n	800570a <linsolve_lower_triangular+0x42>

08005736 <linsolve_upper_triangular>:
 * A need to be square and upper triangular.
 * A [m*n]
 * b [m]
 * m == n
 */
void linsolve_upper_triangular(float A[], float x[], float b[], size_t column) {
 8005736:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005738:	009d      	lsls	r5, r3, #2
	/* Save address - This is the first column at the last row */
	float *A0 = &A[(column-1)*column];
 800573a:	002e      	movs	r6, r5
 800573c:	1e5c      	subs	r4, r3, #1
 800573e:	4366      	muls	r6, r4
void linsolve_upper_triangular(float A[], float x[], float b[], size_t column) {
 8005740:	b087      	sub	sp, #28
 8005742:	9101      	str	r1, [sp, #4]
 8005744:	9205      	str	r2, [sp, #20]
	float *A0 = &A[(column-1)*column];
 8005746:	1986      	adds	r6, r0, r6

	/* Time to solve x from Ax = b. */
	memset(x, 0, column*sizeof(float));
 8005748:	002a      	movs	r2, r5
 800574a:	2100      	movs	r1, #0
 800574c:	9801      	ldr	r0, [sp, #4]
void linsolve_upper_triangular(float A[], float x[], float b[], size_t column) {
 800574e:	9302      	str	r3, [sp, #8]
	memset(x, 0, column*sizeof(float));
 8005750:	f006 fe0b 	bl	800c36a <memset>
	float sum;
	int32_t i, j;
	for(i = column-1; i >= 0; i--){ /* Column */
 8005754:	426b      	negs	r3, r5
 8005756:	9303      	str	r3, [sp, #12]
 8005758:	2304      	movs	r3, #4
 800575a:	425b      	negs	r3, r3
 800575c:	1b5b      	subs	r3, r3, r5
 800575e:	00a5      	lsls	r5, r4, #2
 8005760:	9304      	str	r3, [sp, #16]
 8005762:	1975      	adds	r5, r6, r5
 8005764:	2c00      	cmp	r4, #0
 8005766:	da21      	bge.n	80057ac <linsolve_upper_triangular+0x76>
		x[i] = (b[i] - sum) / A0[i];
		/* x[i] = (b[i] - sum) / A[i*column + i]; */
		A0 -= column;
	}

}
 8005768:	b007      	add	sp, #28
 800576a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			sum += A0[j] * x[j];
 800576c:	9a01      	ldr	r2, [sp, #4]
 800576e:	00bb      	lsls	r3, r7, #2
 8005770:	58d1      	ldr	r1, [r2, r3]
 8005772:	58f0      	ldr	r0, [r6, r3]
 8005774:	f7fb fa4c 	bl	8000c10 <__aeabi_fmul>
 8005778:	1c01      	adds	r1, r0, #0
 800577a:	9800      	ldr	r0, [sp, #0]
 800577c:	f7fa fed8 	bl	8000530 <__aeabi_fadd>
		for(j = i; j < column; j++){ /* Row */
 8005780:	3701      	adds	r7, #1
			sum += A0[j] * x[j];
 8005782:	9000      	str	r0, [sp, #0]
		for(j = i; j < column; j++){ /* Row */
 8005784:	9b02      	ldr	r3, [sp, #8]
 8005786:	42bb      	cmp	r3, r7
 8005788:	d8f0      	bhi.n	800576c <linsolve_upper_triangular+0x36>
		x[i] = (b[i] - sum) / A0[i];
 800578a:	9b05      	ldr	r3, [sp, #20]
 800578c:	00a7      	lsls	r7, r4, #2
 800578e:	59d8      	ldr	r0, [r3, r7]
 8005790:	9900      	ldr	r1, [sp, #0]
 8005792:	f7fb fb7b 	bl	8000e8c <__aeabi_fsub>
 8005796:	6829      	ldr	r1, [r5, #0]
 8005798:	f7fb f854 	bl	8000844 <__aeabi_fdiv>
 800579c:	9b01      	ldr	r3, [sp, #4]
	for(i = column-1; i >= 0; i--){ /* Column */
 800579e:	3c01      	subs	r4, #1
		x[i] = (b[i] - sum) / A0[i];
 80057a0:	51d8      	str	r0, [r3, r7]
		A0 -= column;
 80057a2:	9b03      	ldr	r3, [sp, #12]
 80057a4:	18f6      	adds	r6, r6, r3
	for(i = column-1; i >= 0; i--){ /* Column */
 80057a6:	9b04      	ldr	r3, [sp, #16]
 80057a8:	18ed      	adds	r5, r5, r3
 80057aa:	e7db      	b.n	8005764 <linsolve_upper_triangular+0x2e>
		sum = 0.0f; /* This is our sum */
 80057ac:	2300      	movs	r3, #0
 80057ae:	0027      	movs	r7, r4
 80057b0:	9300      	str	r3, [sp, #0]
 80057b2:	e7e7      	b.n	8005784 <linsolve_upper_triangular+0x4e>

080057b4 <lup>:
 * P [n]
 * n == m
 * Returns true == Success
 * Returns false == Fail
 */
bool lup(float A[], float LU[], int P[], size_t row) {
 80057b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057b6:	b08b      	sub	sp, #44	@ 0x2c
 80057b8:	001c      	movs	r4, r3
 80057ba:	9101      	str	r1, [sp, #4]
#else
	/* Variables */
	size_t ind_max, tmp_int;

	/* If not the same */
	if (A != LU) {
 80057bc:	000b      	movs	r3, r1
bool lup(float A[], float LU[], int P[], size_t row) {
 80057be:	9202      	str	r2, [sp, #8]
	if (A != LU) {
 80057c0:	4288      	cmp	r0, r1
 80057c2:	d006      	beq.n	80057d2 <lup+0x1e>
		memcpy(LU, A, row * row * sizeof(float));
 80057c4:	0022      	movs	r2, r4
 80057c6:	4362      	muls	r2, r4
 80057c8:	0001      	movs	r1, r0
 80057ca:	0092      	lsls	r2, r2, #2
 80057cc:	0018      	movs	r0, r3
 80057ce:	f006 fed5 	bl	800c57c <memcpy>
bool lup(float A[], float LU[], int P[], size_t row) {
 80057d2:	2300      	movs	r3, #0
	}

	/* Create the pivot vector */
	size_t i, j, k;
	for (i = 0; i < row; ++i) {
 80057d4:	42a3      	cmp	r3, r4
 80057d6:	d109      	bne.n	80057ec <lup+0x38>
		P[i] = i;
	}

	for (i = 0; i < row - 1; ++i) {
 80057d8:	2700      	movs	r7, #0
 80057da:	1e63      	subs	r3, r4, #1
 80057dc:	9e02      	ldr	r6, [sp, #8]
 80057de:	9309      	str	r3, [sp, #36]	@ 0x24
 80057e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057e2:	42bb      	cmp	r3, r7
 80057e4:	d807      	bhi.n	80057f6 <lup+0x42>
			for (k = i + 1; k < row; ++k) {
				LU[row * P[j] + k] = LU[row * P[j] + k] - LU[row * P[i] + k] * LU[row * P[j] + i];
			}
		}
	}
	return true; /* Solved */
 80057e6:	2001      	movs	r0, #1
#endif
}
 80057e8:	b00b      	add	sp, #44	@ 0x2c
 80057ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
		P[i] = i;
 80057ec:	9902      	ldr	r1, [sp, #8]
 80057ee:	009a      	lsls	r2, r3, #2
 80057f0:	508b      	str	r3, [r1, r2]
	for (i = 0; i < row; ++i) {
 80057f2:	3301      	adds	r3, #1
 80057f4:	e7ee      	b.n	80057d4 <lup+0x20>
		for (j = i + 1; j < row; ++j) {
 80057f6:	1c7b      	adds	r3, r7, #1
 80057f8:	001d      	movs	r5, r3
 80057fa:	9306      	str	r3, [sp, #24]
 80057fc:	9703      	str	r7, [sp, #12]
			if (fabsf(LU[row * P[j] + i]) > fabsf(LU[row * P[ind_max] + i])) {
 80057fe:	9b03      	ldr	r3, [sp, #12]
 8005800:	009a      	lsls	r2, r3, #2
 8005802:	9b02      	ldr	r3, [sp, #8]
 8005804:	189a      	adds	r2, r3, r2
 8005806:	6813      	ldr	r3, [r2, #0]
		for (j = i + 1; j < row; ++j) {
 8005808:	42a5      	cmp	r5, r4
 800580a:	d31d      	bcc.n	8005848 <lup+0x94>
		tmp_int = P[i];
 800580c:	6831      	ldr	r1, [r6, #0]
		P[i] = P[ind_max];
 800580e:	6033      	str	r3, [r6, #0]
		P[ind_max] = tmp_int;
 8005810:	6011      	str	r1, [r2, #0]
		if (fabsf(LU[row * P[i] + i]) < MIN_VALUE) {
 8005812:	6835      	ldr	r5, [r6, #0]
 8005814:	9a01      	ldr	r2, [sp, #4]
 8005816:	4365      	muls	r5, r4
 8005818:	19eb      	adds	r3, r5, r7
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	18d3      	adds	r3, r2, r3
 800581e:	6818      	ldr	r0, [r3, #0]
 8005820:	492c      	ldr	r1, [pc, #176]	@ (80058d4 <lup+0x120>)
 8005822:	0040      	lsls	r0, r0, #1
 8005824:	0840      	lsrs	r0, r0, #1
 8005826:	9307      	str	r3, [sp, #28]
 8005828:	f7fa fe5a 	bl	80004e0 <__aeabi_fcmplt>
 800582c:	2800      	cmp	r0, #0
 800582e:	d14e      	bne.n	80058ce <lup+0x11a>
 8005830:	9b01      	ldr	r3, [sp, #4]
 8005832:	00ad      	lsls	r5, r5, #2
 8005834:	195b      	adds	r3, r3, r5
 8005836:	9308      	str	r3, [sp, #32]
		for (j = i + 1; j < row; ++j) {
 8005838:	9b06      	ldr	r3, [sp, #24]
 800583a:	9304      	str	r3, [sp, #16]
 800583c:	9b04      	ldr	r3, [sp, #16]
 800583e:	42a3      	cmp	r3, r4
 8005840:	d319      	bcc.n	8005876 <lup+0xc2>
	for (i = 0; i < row - 1; ++i) {
 8005842:	9f06      	ldr	r7, [sp, #24]
 8005844:	3604      	adds	r6, #4
 8005846:	e7cb      	b.n	80057e0 <lup+0x2c>
			if (fabsf(LU[row * P[j] + i]) > fabsf(LU[row * P[ind_max] + i])) {
 8005848:	9902      	ldr	r1, [sp, #8]
 800584a:	00aa      	lsls	r2, r5, #2
 800584c:	588a      	ldr	r2, [r1, r2]
 800584e:	4363      	muls	r3, r4
 8005850:	4362      	muls	r2, r4
 8005852:	9901      	ldr	r1, [sp, #4]
 8005854:	19d2      	adds	r2, r2, r7
 8005856:	19db      	adds	r3, r3, r7
 8005858:	0092      	lsls	r2, r2, #2
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	5850      	ldr	r0, [r2, r1]
 800585e:	5859      	ldr	r1, [r3, r1]
 8005860:	0040      	lsls	r0, r0, #1
 8005862:	0049      	lsls	r1, r1, #1
 8005864:	0840      	lsrs	r0, r0, #1
 8005866:	0849      	lsrs	r1, r1, #1
 8005868:	f7fa fe4e 	bl	8000508 <__aeabi_fcmpgt>
 800586c:	2800      	cmp	r0, #0
 800586e:	d000      	beq.n	8005872 <lup+0xbe>
 8005870:	9503      	str	r5, [sp, #12]
		for (j = i + 1; j < row; ++j) {
 8005872:	3501      	adds	r5, #1
 8005874:	e7c3      	b.n	80057fe <lup+0x4a>
			LU[row * P[j] + i] = LU[row * P[j] + i] / LU[row * P[i] + i];
 8005876:	9b04      	ldr	r3, [sp, #16]
 8005878:	9a02      	ldr	r2, [sp, #8]
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	58d5      	ldr	r5, [r2, r3]
 800587e:	9b01      	ldr	r3, [sp, #4]
 8005880:	4365      	muls	r5, r4
 8005882:	19ed      	adds	r5, r5, r7
 8005884:	00ad      	lsls	r5, r5, #2
 8005886:	195d      	adds	r5, r3, r5
 8005888:	9b07      	ldr	r3, [sp, #28]
 800588a:	6828      	ldr	r0, [r5, #0]
 800588c:	6819      	ldr	r1, [r3, #0]
 800588e:	f7fa ffd9 	bl	8000844 <__aeabi_fdiv>
			for (k = i + 1; k < row; ++k) {
 8005892:	9b06      	ldr	r3, [sp, #24]
			LU[row * P[j] + i] = LU[row * P[j] + i] / LU[row * P[i] + i];
 8005894:	6028      	str	r0, [r5, #0]
			for (k = i + 1; k < row; ++k) {
 8005896:	9503      	str	r5, [sp, #12]
 8005898:	9305      	str	r3, [sp, #20]
 800589a:	9b03      	ldr	r3, [sp, #12]
 800589c:	3304      	adds	r3, #4
 800589e:	9303      	str	r3, [sp, #12]
 80058a0:	9b05      	ldr	r3, [sp, #20]
 80058a2:	42a3      	cmp	r3, r4
 80058a4:	d302      	bcc.n	80058ac <lup+0xf8>
		for (j = i + 1; j < row; ++j) {
 80058a6:	9b04      	ldr	r3, [sp, #16]
 80058a8:	3301      	adds	r3, #1
 80058aa:	e7c6      	b.n	800583a <lup+0x86>
				LU[row * P[j] + k] = LU[row * P[j] + k] - LU[row * P[i] + k] * LU[row * P[j] + i];
 80058ac:	9b05      	ldr	r3, [sp, #20]
 80058ae:	9a08      	ldr	r2, [sp, #32]
 80058b0:	009b      	lsls	r3, r3, #2
 80058b2:	58d0      	ldr	r0, [r2, r3]
 80058b4:	6829      	ldr	r1, [r5, #0]
 80058b6:	f7fb f9ab 	bl	8000c10 <__aeabi_fmul>
 80058ba:	9b03      	ldr	r3, [sp, #12]
 80058bc:	1c01      	adds	r1, r0, #0
 80058be:	6818      	ldr	r0, [r3, #0]
 80058c0:	f7fb fae4 	bl	8000e8c <__aeabi_fsub>
 80058c4:	9b03      	ldr	r3, [sp, #12]
 80058c6:	6018      	str	r0, [r3, #0]
			for (k = i + 1; k < row; ++k) {
 80058c8:	9b05      	ldr	r3, [sp, #20]
 80058ca:	3301      	adds	r3, #1
 80058cc:	e7e4      	b.n	8005898 <lup+0xe4>
			return false; /* matrix is singular (up to tolerance) */
 80058ce:	2000      	movs	r0, #0
 80058d0:	e78a      	b.n	80057e8 <lup+0x34>
 80058d2:	46c0      	nop			@ (mov r8, r8)
 80058d4:	2d2febff 	.word	0x2d2febff

080058d8 <mul>:
 * C = A*B
 * A [row_a*column_a]
 * B [column_a*column_b]
 * C [row_a*column_b]
 */
void mul(const float A[], const float B[], float C[], const size_t row_a, const size_t column_a, const size_t column_b) {
 80058d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058da:	b08b      	sub	sp, #44	@ 0x2c
 80058dc:	9309      	str	r3, [sp, #36]	@ 0x24
				data_a++;
				data_b += column_b;
			}
			C++; /* ;) */
		}
		A += column_a;
 80058de:	9b10      	ldr	r3, [sp, #64]	@ 0x40
void mul(const float A[], const float B[], float C[], const size_t row_a, const size_t column_a, const size_t column_b) {
 80058e0:	0014      	movs	r4, r2
		A += column_a;
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	9306      	str	r3, [sp, #24]
				data_b += column_b;
 80058e6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
void mul(const float A[], const float B[], float C[], const size_t row_a, const size_t column_a, const size_t column_b) {
 80058e8:	9005      	str	r0, [sp, #20]
				data_b += column_b;
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	9301      	str	r3, [sp, #4]
	for (i = 0; i < row_a; i++) {
 80058ee:	2300      	movs	r3, #0
void mul(const float A[], const float B[], float C[], const size_t row_a, const size_t column_a, const size_t column_b) {
 80058f0:	9108      	str	r1, [sp, #32]
	for (i = 0; i < row_a; i++) {
 80058f2:	9302      	str	r3, [sp, #8]
 80058f4:	9b02      	ldr	r3, [sp, #8]
 80058f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d02f      	beq.n	800595c <mul+0x84>
 80058fc:	9b08      	ldr	r3, [sp, #32]
 80058fe:	0027      	movs	r7, r4
 8005900:	9304      	str	r3, [sp, #16]
 8005902:	9b01      	ldr	r3, [sp, #4]
 8005904:	18e3      	adds	r3, r4, r3
 8005906:	9307      	str	r3, [sp, #28]
 8005908:	e00c      	b.n	8005924 <mul+0x4c>
			for (k = 0; k < column_a; k++) {
 800590a:	2300      	movs	r3, #0
 800590c:	2500      	movs	r5, #0
			data_b = &B[j];
 800590e:	9e04      	ldr	r6, [sp, #16]
			for (k = 0; k < column_a; k++) {
 8005910:	9303      	str	r3, [sp, #12]
			C[0] = 0.0f; /* Reset */
 8005912:	9b03      	ldr	r3, [sp, #12]
 8005914:	603b      	str	r3, [r7, #0]
			for (k = 0; k < column_a; k++) {
 8005916:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005918:	429d      	cmp	r5, r3
 800591a:	d110      	bne.n	800593e <mul+0x66>
			C++; /* ;) */
 800591c:	9b04      	ldr	r3, [sp, #16]
 800591e:	3704      	adds	r7, #4
		for (j = 0; j < column_b; j++) {
 8005920:	3304      	adds	r3, #4
 8005922:	9304      	str	r3, [sp, #16]
 8005924:	9b07      	ldr	r3, [sp, #28]
 8005926:	429f      	cmp	r7, r3
 8005928:	d1ef      	bne.n	800590a <mul+0x32>
		A += column_a;
 800592a:	9a06      	ldr	r2, [sp, #24]
 800592c:	9b01      	ldr	r3, [sp, #4]
 800592e:	4694      	mov	ip, r2
 8005930:	18e4      	adds	r4, r4, r3
 8005932:	9b05      	ldr	r3, [sp, #20]
 8005934:	4463      	add	r3, ip
 8005936:	9305      	str	r3, [sp, #20]
	for (i = 0; i < row_a; i++) {
 8005938:	9b02      	ldr	r3, [sp, #8]
 800593a:	3301      	adds	r3, #1
 800593c:	e7d9      	b.n	80058f2 <mul+0x1a>
				*C += data_a[0] * data_b[0];
 800593e:	9a05      	ldr	r2, [sp, #20]
 8005940:	00ab      	lsls	r3, r5, #2
 8005942:	6831      	ldr	r1, [r6, #0]
 8005944:	58d0      	ldr	r0, [r2, r3]
 8005946:	f7fb f963 	bl	8000c10 <__aeabi_fmul>
 800594a:	1c01      	adds	r1, r0, #0
 800594c:	9803      	ldr	r0, [sp, #12]
 800594e:	f7fa fdef 	bl	8000530 <__aeabi_fadd>
				data_b += column_b;
 8005952:	9b01      	ldr	r3, [sp, #4]
				*C += data_a[0] * data_b[0];
 8005954:	9003      	str	r0, [sp, #12]
				data_b += column_b;
 8005956:	18f6      	adds	r6, r6, r3
			for (k = 0; k < column_a; k++) {
 8005958:	3501      	adds	r5, #1
 800595a:	e7da      	b.n	8005912 <mul+0x3a>
	}
#endif
}
 800595c:	b00b      	add	sp, #44	@ 0x2c
 800595e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005960 <norm>:

/*
 * Find the norm of X. Use the NORM_METOD enum
 * A[m*n]
 */
float norm(const float X[], const size_t row, const size_t column, const NORM_METHOD norm_method){
 8005960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005962:	001d      	movs	r5, r3
 8005964:	0093      	lsls	r3, r2, #2
	/* Create a new matrix A */
	float* A = (float*)malloc(row * column * sizeof(float));
 8005966:	001c      	movs	r4, r3
 8005968:	434c      	muls	r4, r1
float norm(const float X[], const size_t row, const size_t column, const NORM_METHOD norm_method){
 800596a:	b087      	sub	sp, #28
 800596c:	9004      	str	r0, [sp, #16]
	float* A = (float*)malloc(row * column * sizeof(float));
 800596e:	0020      	movs	r0, r4
float norm(const float X[], const size_t row, const size_t column, const NORM_METHOD norm_method){
 8005970:	000f      	movs	r7, r1
 8005972:	0016      	movs	r6, r2
 8005974:	9303      	str	r3, [sp, #12]
	float* A = (float*)malloc(row * column * sizeof(float));
 8005976:	f005 fd3d 	bl	800b3f4 <malloc>
	memcpy(A, X, row * column * sizeof(float));
 800597a:	0022      	movs	r2, r4
 800597c:	9904      	ldr	r1, [sp, #16]
	float* A = (float*)malloc(row * column * sizeof(float));
 800597e:	9002      	str	r0, [sp, #8]
	memcpy(A, X, row * column * sizeof(float));
 8005980:	f006 fdfc 	bl	800c57c <memcpy>
	/* Decleration */
	size_t i, j;
	float return_value = 0;
	float* A0 = A;

	if(NORM_METHOD_L1 == norm_method){
 8005984:	2d00      	cmp	r5, #0
 8005986:	d145      	bne.n	8005a14 <norm+0xb4>
		/* Vector */
		if((row == 1 && column > 0) || (row > 0 && column == 1)){
 8005988:	2f01      	cmp	r7, #1
 800598a:	d103      	bne.n	8005994 <norm+0x34>
 800598c:	2e00      	cmp	r6, #0
 800598e:	d112      	bne.n	80059b6 <norm+0x56>
	float return_value = 0;
 8005990:	2400      	movs	r4, #0
 8005992:	e01a      	b.n	80059ca <norm+0x6a>
		if((row == 1 && column > 0) || (row > 0 && column == 1)){
 8005994:	2f00      	cmp	r7, #0
 8005996:	d00c      	beq.n	80059b2 <norm+0x52>
 8005998:	2e01      	cmp	r6, #1
 800599a:	d00c      	beq.n	80059b6 <norm+0x56>
 800599c:	2400      	movs	r4, #0
				return_value += fabsf(A[i]);
			}
		}else{
			/* Matrix */
			float max_value;
			for (j = 0; j < column; j++) {
 800599e:	42b5      	cmp	r5, r6
 80059a0:	d013      	beq.n	80059ca <norm+0x6a>
 80059a2:	9a02      	ldr	r2, [sp, #8]
 80059a4:	00ab      	lsls	r3, r5, #2
 80059a6:	18d3      	adds	r3, r2, r3
 80059a8:	9305      	str	r3, [sp, #20]

				/* Remember */
				max_value = return_value;
				return_value = 0;

				for (i = 0; i < row; i++) {
 80059aa:	2300      	movs	r3, #0
				return_value = 0;
 80059ac:	2000      	movs	r0, #0
				for (i = 0; i < row; i++) {
 80059ae:	9304      	str	r3, [sp, #16]
 80059b0:	e027      	b.n	8005a02 <norm+0xa2>
 80059b2:	003d      	movs	r5, r7
 80059b4:	e7f2      	b.n	800599c <norm+0x3c>
			for (i = 0; i < j; i++) {
 80059b6:	9d02      	ldr	r5, [sp, #8]
			j = row > column ? row : column;
 80059b8:	42b7      	cmp	r7, r6
 80059ba:	d200      	bcs.n	80059be <norm+0x5e>
 80059bc:	0037      	movs	r7, r6
	float return_value = 0;
 80059be:	2400      	movs	r4, #0
 80059c0:	9b02      	ldr	r3, [sp, #8]
 80059c2:	00be      	lsls	r6, r7, #2
 80059c4:	199e      	adds	r6, r3, r6
			for (i = 0; i < j; i++) {
 80059c6:	42b5      	cmp	r5, r6
 80059c8:	d105      	bne.n	80059d6 <norm+0x76>

	/* Reset */
	A = A0;

	/* Free */
	free(A);
 80059ca:	9802      	ldr	r0, [sp, #8]
 80059cc:	f005 fd1c 	bl	800b408 <free>

	return return_value;
}
 80059d0:	1c20      	adds	r0, r4, #0
 80059d2:	b007      	add	sp, #28
 80059d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
				return_value += fabsf(A[i]);
 80059d6:	cd02      	ldmia	r5!, {r1}
 80059d8:	1c20      	adds	r0, r4, #0
 80059da:	0049      	lsls	r1, r1, #1
 80059dc:	0849      	lsrs	r1, r1, #1
 80059de:	f7fa fda7 	bl	8000530 <__aeabi_fadd>
 80059e2:	1c04      	adds	r4, r0, #0
			for (i = 0; i < j; i++) {
 80059e4:	e7ef      	b.n	80059c6 <norm+0x66>
					return_value += fabsf(A[j]);
 80059e6:	9b05      	ldr	r3, [sp, #20]
 80059e8:	6819      	ldr	r1, [r3, #0]
 80059ea:	0049      	lsls	r1, r1, #1
 80059ec:	0849      	lsrs	r1, r1, #1
 80059ee:	f7fa fd9f 	bl	8000530 <__aeabi_fadd>
				for (i = 0; i < row; i++) {
 80059f2:	9a03      	ldr	r2, [sp, #12]
 80059f4:	9b04      	ldr	r3, [sp, #16]
 80059f6:	4694      	mov	ip, r2
 80059f8:	3301      	adds	r3, #1
 80059fa:	9304      	str	r3, [sp, #16]
 80059fc:	9b05      	ldr	r3, [sp, #20]
 80059fe:	4463      	add	r3, ip
 8005a00:	9305      	str	r3, [sp, #20]
 8005a02:	9b04      	ldr	r3, [sp, #16]
 8005a04:	42bb      	cmp	r3, r7
 8005a06:	d1ee      	bne.n	80059e6 <norm+0x86>
				return_value = vmax(return_value, max_value);
 8005a08:	1c21      	adds	r1, r4, #0
 8005a0a:	f001 fa21 	bl	8006e50 <vmax>
			for (j = 0; j < column; j++) {
 8005a0e:	3501      	adds	r5, #1
				return_value = vmax(return_value, max_value);
 8005a10:	1c04      	adds	r4, r0, #0
			for (j = 0; j < column; j++) {
 8005a12:	e7c4      	b.n	800599e <norm+0x3e>
	else if(NORM_METHOD_L2 == norm_method){
 8005a14:	2d01      	cmp	r5, #1
 8005a16:	d153      	bne.n	8005ac0 <norm+0x160>
		if((row == 1 && column > 0) || (row > 0 && column == 1)){
 8005a18:	2f01      	cmp	r7, #1
 8005a1a:	d129      	bne.n	8005a70 <norm+0x110>
 8005a1c:	2e00      	cmp	r6, #0
 8005a1e:	d12b      	bne.n	8005a78 <norm+0x118>
			float* U = (float*)malloc(row * column * sizeof(float));
 8005a20:	0020      	movs	r0, r4
 8005a22:	f005 fce7 	bl	800b3f4 <malloc>
 8005a26:	9004      	str	r0, [sp, #16]
			float* S = (float*)malloc(column * sizeof(float));
 8005a28:	00b0      	lsls	r0, r6, #2
 8005a2a:	f005 fce3 	bl	800b3f4 <malloc>
 8005a2e:	0005      	movs	r5, r0
			float* V = (float*)malloc(column * column * sizeof(float));
 8005a30:	0030      	movs	r0, r6
 8005a32:	4370      	muls	r0, r6
 8005a34:	0080      	lsls	r0, r0, #2
 8005a36:	f005 fcdd 	bl	800b3f4 <malloc>
	float return_value = 0;
 8005a3a:	2400      	movs	r4, #0
			svd(A, row, column, U, S, V);
 8005a3c:	0032      	movs	r2, r6
 8005a3e:	002e      	movs	r6, r5
 8005a40:	9b04      	ldr	r3, [sp, #16]
			float* V = (float*)malloc(column * column * sizeof(float));
 8005a42:	9005      	str	r0, [sp, #20]
			svd(A, row, column, U, S, V);
 8005a44:	9001      	str	r0, [sp, #4]
 8005a46:	0039      	movs	r1, r7
 8005a48:	9802      	ldr	r0, [sp, #8]
 8005a4a:	9500      	str	r5, [sp, #0]
 8005a4c:	f001 f91e 	bl	8006c8c <svd>
			for (i = 0; i < column; i++) {
 8005a50:	9b03      	ldr	r3, [sp, #12]
 8005a52:	195b      	adds	r3, r3, r5
 8005a54:	9303      	str	r3, [sp, #12]
 8005a56:	9b03      	ldr	r3, [sp, #12]
 8005a58:	42b3      	cmp	r3, r6
 8005a5a:	d126      	bne.n	8005aaa <norm+0x14a>
			free(U);
 8005a5c:	9804      	ldr	r0, [sp, #16]
 8005a5e:	f005 fcd3 	bl	800b408 <free>
			free(S);
 8005a62:	0028      	movs	r0, r5
 8005a64:	f005 fcd0 	bl	800b408 <free>
			free(V);
 8005a68:	9805      	ldr	r0, [sp, #20]
 8005a6a:	f005 fccd 	bl	800b408 <free>
 8005a6e:	e7ac      	b.n	80059ca <norm+0x6a>
		if((row == 1 && column > 0) || (row > 0 && column == 1)){
 8005a70:	2f00      	cmp	r7, #0
 8005a72:	d0d5      	beq.n	8005a20 <norm+0xc0>
 8005a74:	2e01      	cmp	r6, #1
 8005a76:	d1d3      	bne.n	8005a20 <norm+0xc0>
			for (i = 0; i < j; i++) {
 8005a78:	9c02      	ldr	r4, [sp, #8]
			j = row > column ? row : column;
 8005a7a:	42b7      	cmp	r7, r6
 8005a7c:	d200      	bcs.n	8005a80 <norm+0x120>
 8005a7e:	0037      	movs	r7, r6
			float sqrt_sum = 0;
 8005a80:	2500      	movs	r5, #0
 8005a82:	9a02      	ldr	r2, [sp, #8]
 8005a84:	00bb      	lsls	r3, r7, #2
 8005a86:	18d6      	adds	r6, r2, r3
			for (i = 0; i < j; i++) {
 8005a88:	42a6      	cmp	r6, r4
 8005a8a:	d104      	bne.n	8005a96 <norm+0x136>
			return_value = sqrtf(sqrt_sum);
 8005a8c:	1c28      	adds	r0, r5, #0
		return_value = sqrtf(sum_sqrt);
 8005a8e:	f008 fa2d 	bl	800deec <sqrtf>
 8005a92:	1c04      	adds	r4, r0, #0
 8005a94:	e799      	b.n	80059ca <norm+0x6a>
				sqrt_sum += A[i] * A[i];
 8005a96:	cc01      	ldmia	r4!, {r0}
 8005a98:	1c01      	adds	r1, r0, #0
 8005a9a:	f7fb f8b9 	bl	8000c10 <__aeabi_fmul>
 8005a9e:	1c01      	adds	r1, r0, #0
 8005aa0:	1c28      	adds	r0, r5, #0
 8005aa2:	f7fa fd45 	bl	8000530 <__aeabi_fadd>
 8005aa6:	1c05      	adds	r5, r0, #0
			for (i = 0; i < j; i++) {
 8005aa8:	e7ee      	b.n	8005a88 <norm+0x128>
				if (S[i] > return_value) {
 8005aaa:	6837      	ldr	r7, [r6, #0]
 8005aac:	1c21      	adds	r1, r4, #0
 8005aae:	1c38      	adds	r0, r7, #0
 8005ab0:	f7fa fd2a 	bl	8000508 <__aeabi_fcmpgt>
 8005ab4:	2800      	cmp	r0, #0
 8005ab6:	d100      	bne.n	8005aba <norm+0x15a>
 8005ab8:	1c27      	adds	r7, r4, #0
			for (i = 0; i < column; i++) {
 8005aba:	3604      	adds	r6, #4
	float return_value = 0;
 8005abc:	1c3c      	adds	r4, r7, #0
 8005abe:	e7ca      	b.n	8005a56 <norm+0xf6>
	else if (NORM_METHOD_FROBENIUS == norm_method) {
 8005ac0:	2d02      	cmp	r5, #2
 8005ac2:	d000      	beq.n	8005ac6 <norm+0x166>
 8005ac4:	e764      	b.n	8005990 <norm+0x30>
		float sum_sqrt = 0;
 8005ac6:	2400      	movs	r4, #0
		for (i = 0; i < row; i++) {
 8005ac8:	2300      	movs	r3, #0
 8005aca:	9d02      	ldr	r5, [sp, #8]
 8005acc:	e00f      	b.n	8005aee <norm+0x18e>
				sum_sqrt += A[j] * A[j];
 8005ace:	ce01      	ldmia	r6!, {r0}
 8005ad0:	1c01      	adds	r1, r0, #0
 8005ad2:	f7fb f89d 	bl	8000c10 <__aeabi_fmul>
 8005ad6:	1c01      	adds	r1, r0, #0
 8005ad8:	1c20      	adds	r0, r4, #0
 8005ada:	f7fa fd29 	bl	8000530 <__aeabi_fadd>
 8005ade:	1c04      	adds	r4, r0, #0
			for (j = 0; j < column; j++) {
 8005ae0:	9b05      	ldr	r3, [sp, #20]
 8005ae2:	429e      	cmp	r6, r3
 8005ae4:	d1f3      	bne.n	8005ace <norm+0x16e>
			A += column;
 8005ae6:	9b03      	ldr	r3, [sp, #12]
 8005ae8:	18ed      	adds	r5, r5, r3
		for (i = 0; i < row; i++) {
 8005aea:	9b04      	ldr	r3, [sp, #16]
 8005aec:	3301      	adds	r3, #1
 8005aee:	9304      	str	r3, [sp, #16]
 8005af0:	9b04      	ldr	r3, [sp, #16]
 8005af2:	42bb      	cmp	r3, r7
 8005af4:	d004      	beq.n	8005b00 <norm+0x1a0>
 8005af6:	9b03      	ldr	r3, [sp, #12]
 8005af8:	002e      	movs	r6, r5
 8005afa:	195b      	adds	r3, r3, r5
 8005afc:	9305      	str	r3, [sp, #20]
 8005afe:	e7ef      	b.n	8005ae0 <norm+0x180>
		return_value = sqrtf(sum_sqrt);
 8005b00:	1c20      	adds	r0, r4, #0
 8005b02:	e7c4      	b.n	8005a8e <norm+0x12e>

08005b04 <qr>:
 * R [m*n]
 *
 * Returns true == Success
 * Returns false == Fail
 */
bool qr(float A[], float Q[], float R[], size_t row_a, size_t column_a, bool only_compute_R) {
 8005b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b06:	001f      	movs	r7, r3
 8005b08:	b099      	sub	sp, #100	@ 0x64
 8005b0a:	ab1e      	add	r3, sp, #120	@ 0x78
 8005b0c:	9204      	str	r2, [sp, #16]
 8005b0e:	cb04      	ldmia	r3!, {r2}
 8005b10:	0004      	movs	r4, r0
 8005b12:	781b      	ldrb	r3, [r3, #0]
 8005b14:	9112      	str	r1, [sp, #72]	@ 0x48
 8005b16:	930c      	str	r3, [sp, #48]	@ 0x30
	/* Return status */
	return status;
#else
	/* Declare */
	size_t row_a_row_a = row_a*row_a;
	size_t l = row_a - 1 < column_a ? row_a - 1 : column_a;
 8005b18:	1e7b      	subs	r3, r7, #1
bool qr(float A[], float Q[], float R[], size_t row_a, size_t column_a, bool only_compute_R) {
 8005b1a:	920a      	str	r2, [sp, #40]	@ 0x28
	size_t l = row_a - 1 < column_a ? row_a - 1 : column_a;
 8005b1c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d900      	bls.n	8005b24 <qr+0x20>
 8005b22:	9213      	str	r2, [sp, #76]	@ 0x4c
	size_t i, k;
	float s, Rk, r;
	float *W = (float*)malloc(row_a * sizeof(float));
 8005b24:	00bb      	lsls	r3, r7, #2
 8005b26:	0018      	movs	r0, r3
 8005b28:	9316      	str	r3, [sp, #88]	@ 0x58
 8005b2a:	f005 fc63 	bl	800b3f4 <malloc>
	size_t row_a_row_a = row_a*row_a;
 8005b2e:	003b      	movs	r3, r7
 8005b30:	437b      	muls	r3, r7
	float *WW = (float*)malloc(row_a_row_a * sizeof(float));
 8005b32:	009b      	lsls	r3, r3, #2
	float *W = (float*)malloc(row_a * sizeof(float));
 8005b34:	9007      	str	r0, [sp, #28]
	float *WW = (float*)malloc(row_a_row_a * sizeof(float));
 8005b36:	0018      	movs	r0, r3
 8005b38:	9303      	str	r3, [sp, #12]
 8005b3a:	f005 fc5b 	bl	800b3f4 <malloc>
 8005b3e:	900e      	str	r0, [sp, #56]	@ 0x38
	float *Hi = (float*)malloc(row_a_row_a * sizeof(float));
 8005b40:	9803      	ldr	r0, [sp, #12]
 8005b42:	f005 fc57 	bl	800b3f4 <malloc>
 8005b46:	9009      	str	r0, [sp, #36]	@ 0x24
	float *H = (float*)malloc(row_a_row_a * sizeof(float));
 8005b48:	9803      	ldr	r0, [sp, #12]
 8005b4a:	f005 fc53 	bl	800b3f4 <malloc>
 8005b4e:	9005      	str	r0, [sp, #20]
	float *HiH = (float*)malloc(row_a_row_a * sizeof(float));
 8005b50:	9803      	ldr	r0, [sp, #12]
 8005b52:	f005 fc4f 	bl	800b3f4 <malloc>
 8005b56:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b58:	900f      	str	r0, [sp, #60]	@ 0x3c
	float *HiR = (float*)malloc(row_a * column_a * sizeof(float)); 
 8005b5a:	009b      	lsls	r3, r3, #2
 8005b5c:	9308      	str	r3, [sp, #32]
 8005b5e:	437b      	muls	r3, r7
 8005b60:	0018      	movs	r0, r3
 8005b62:	930d      	str	r3, [sp, #52]	@ 0x34
 8005b64:	f005 fc46 	bl	800b3f4 <malloc>

	/* Give A to R */
	memcpy(R, A, row_a*column_a*sizeof(float));
 8005b68:	0021      	movs	r1, r4
 8005b6a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
	float *HiR = (float*)malloc(row_a * column_a * sizeof(float)); 
 8005b6c:	9010      	str	r0, [sp, #64]	@ 0x40
	memcpy(R, A, row_a*column_a*sizeof(float));
 8005b6e:	9804      	ldr	r0, [sp, #16]
 8005b70:	f006 fd04 	bl	800c57c <memcpy>

	/* Save address */
	float *Ri, *kR, *iH, *iHi;

	/* Turn H into identity matrix */
	memset(H, 0, row_a_row_a*sizeof(float));
 8005b74:	2100      	movs	r1, #0
 8005b76:	9a03      	ldr	r2, [sp, #12]
 8005b78:	9805      	ldr	r0, [sp, #20]
 8005b7a:	f006 fbf6 	bl	800c36a <memset>
	iH = H;
	for(i = 0; i < row_a; i++){
 8005b7e:	00bb      	lsls	r3, r7, #2
 8005b80:	3304      	adds	r3, #4
		iH[i] = 1.0f;
 8005b82:	21fe      	movs	r1, #254	@ 0xfe
 8005b84:	9315      	str	r3, [sp, #84]	@ 0x54
	for(i = 0; i < row_a; i++){
 8005b86:	2300      	movs	r3, #0
 8005b88:	9a05      	ldr	r2, [sp, #20]
		iH[i] = 1.0f;
 8005b8a:	0589      	lsls	r1, r1, #22
	for(i = 0; i < row_a; i++){
 8005b8c:	42bb      	cmp	r3, r7
 8005b8e:	d13b      	bne.n	8005c08 <qr+0x104>
 8005b90:	9b04      	ldr	r3, [sp, #16]
 8005b92:	9311      	str	r3, [sp, #68]	@ 0x44
 8005b94:	9b08      	ldr	r3, [sp, #32]
 8005b96:	3304      	adds	r3, #4
 8005b98:	9314      	str	r3, [sp, #80]	@ 0x50
 8005b9a:	9b04      	ldr	r3, [sp, #16]
 8005b9c:	930b      	str	r3, [sp, #44]	@ 0x2c
		/* H[i*row_a + i] = 1.0f; */
	}

	/* Do house holder transformations */
	kR = R;
	for(k = 0; k < l; k++){
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	9306      	str	r3, [sp, #24]
 8005ba2:	9b06      	ldr	r3, [sp, #24]
 8005ba4:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d133      	bne.n	8005c12 <qr+0x10e>
		mul(Hi, R, HiR, row_a, row_a, column_a);
		memcpy(R, HiR, row_a*column_a*sizeof(float));
	}

	/* Clean Q */
	if (Q != NULL) {
 8005baa:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d004      	beq.n	8005bba <qr+0xb6>
		memset(Q, 0, row_a * row_a * sizeof(float));
 8005bb0:	2100      	movs	r1, #0
 8005bb2:	0018      	movs	r0, r3
 8005bb4:	9a03      	ldr	r2, [sp, #12]
 8005bb6:	f006 fbd8 	bl	800c36a <memset>
	}

	/* Do inverse on H and give it to Q */
	bool ok = true;
	if(!only_compute_R) {
 8005bba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d109      	bne.n	8005bd4 <qr+0xd0>
		ok = inv(H, row_a);
 8005bc0:	0039      	movs	r1, r7
 8005bc2:	9805      	ldr	r0, [sp, #20]
 8005bc4:	f7ff fca4 	bl	8005510 <inv>
		memcpy(Q, H, row_a_row_a*sizeof(float));
 8005bc8:	9a03      	ldr	r2, [sp, #12]
		ok = inv(H, row_a);
 8005bca:	900c      	str	r0, [sp, #48]	@ 0x30
		memcpy(Q, H, row_a_row_a*sizeof(float));
 8005bcc:	9905      	ldr	r1, [sp, #20]
 8005bce:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8005bd0:	f006 fcd4 	bl	800c57c <memcpy>
	}

	/* Clean R */
	size_t j;
	for (i = 0; i < row_a; i++) {
 8005bd4:	2200      	movs	r2, #0
		for (j = 0; j < column_a; j++) {
			if (i > j) {
				R[j] = 0.0f;
 8005bd6:	2100      	movs	r1, #0
	for (i = 0; i < row_a; i++) {
 8005bd8:	42ba      	cmp	r2, r7
 8005bda:	d000      	beq.n	8005bde <qr+0xda>
 8005bdc:	e0c8      	b.n	8005d70 <qr+0x26c>
		}
		R += column_a;
	}

	/* Free */
	free(W);
 8005bde:	9807      	ldr	r0, [sp, #28]
 8005be0:	f005 fc12 	bl	800b408 <free>
	free(WW); 
 8005be4:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8005be6:	f005 fc0f 	bl	800b408 <free>
	free(Hi); 
 8005bea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005bec:	f005 fc0c 	bl	800b408 <free>
	free(H); 
 8005bf0:	9805      	ldr	r0, [sp, #20]
 8005bf2:	f005 fc09 	bl	800b408 <free>
	free(HiH);
 8005bf6:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8005bf8:	f005 fc06 	bl	800b408 <free>
	free(HiR);
 8005bfc:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8005bfe:	f005 fc03 	bl	800b408 <free>

	return ok;
#endif
}
 8005c02:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8005c04:	b019      	add	sp, #100	@ 0x64
 8005c06:	bdf0      	pop	{r4, r5, r6, r7, pc}
		iH[i] = 1.0f;
 8005c08:	9815      	ldr	r0, [sp, #84]	@ 0x54
 8005c0a:	6011      	str	r1, [r2, #0]
	for(i = 0; i < row_a; i++){
 8005c0c:	3301      	adds	r3, #1
 8005c0e:	1812      	adds	r2, r2, r0
 8005c10:	e7bc      	b.n	8005b8c <qr+0x88>
		s = 0.0f;
 8005c12:	2400      	movs	r4, #0
 8005c14:	9b06      	ldr	r3, [sp, #24]
		for(i = k; i < row_a; i++){
 8005c16:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005c18:	009b      	lsls	r3, r3, #2
 8005c1a:	9d06      	ldr	r5, [sp, #24]
 8005c1c:	9317      	str	r3, [sp, #92]	@ 0x5c
 8005c1e:	42bd      	cmp	r5, r7
 8005c20:	d36a      	bcc.n	8005cf8 <qr+0x1f4>
		s = sqrtf(s);
 8005c22:	1c20      	adds	r0, r4, #0
 8005c24:	f008 f962 	bl	800deec <sqrtf>
		Rk = kR[k];
 8005c28:	9b11      	ldr	r3, [sp, #68]	@ 0x44
		s = sqrtf(s);
 8005c2a:	1c05      	adds	r5, r0, #0
		Rk = kR[k];
 8005c2c:	681c      	ldr	r4, [r3, #0]
		if (Rk < 0.0f) {
 8005c2e:	2100      	movs	r1, #0
 8005c30:	1c20      	adds	r0, r4, #0
 8005c32:	f7fa fc55 	bl	80004e0 <__aeabi_fcmplt>
 8005c36:	2800      	cmp	r0, #0
 8005c38:	d002      	beq.n	8005c40 <qr+0x13c>
			s = -s;
 8005c3a:	2380      	movs	r3, #128	@ 0x80
 8005c3c:	061b      	lsls	r3, r3, #24
 8005c3e:	18ed      	adds	r5, r5, r3
		r = sqrtf(2 * s * (Rk + s));
 8005c40:	1c21      	adds	r1, r4, #0
 8005c42:	1c28      	adds	r0, r5, #0
 8005c44:	f7fa fc74 	bl	8000530 <__aeabi_fadd>
 8005c48:	1c29      	adds	r1, r5, #0
 8005c4a:	1c04      	adds	r4, r0, #0
 8005c4c:	1c28      	adds	r0, r5, #0
 8005c4e:	f7fa fc6f 	bl	8000530 <__aeabi_fadd>
 8005c52:	1c21      	adds	r1, r4, #0
 8005c54:	f7fa ffdc 	bl	8000c10 <__aeabi_fmul>
 8005c58:	f008 f948 	bl	800deec <sqrtf>
		memset(W, 0, row_a*sizeof(float));
 8005c5c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8005c5e:	2100      	movs	r1, #0
		r = sqrtf(2 * s * (Rk + s));
 8005c60:	1c05      	adds	r5, r0, #0
		memset(W, 0, row_a*sizeof(float));
 8005c62:	9807      	ldr	r0, [sp, #28]
 8005c64:	f006 fb81 	bl	800c36a <memset>
		W[k] = (Rk + s) / r;
 8005c68:	1c20      	adds	r0, r4, #0
 8005c6a:	1c29      	adds	r1, r5, #0
 8005c6c:	f7fa fdea 	bl	8000844 <__aeabi_fdiv>
 8005c70:	9b07      	ldr	r3, [sp, #28]
 8005c72:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8005c74:	5098      	str	r0, [r3, r2]
		for(i = k+1; i < row_a; i++){
 8005c76:	9b06      	ldr	r3, [sp, #24]
 8005c78:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005c7a:	3301      	adds	r3, #1
 8005c7c:	9306      	str	r3, [sp, #24]
 8005c7e:	9b08      	ldr	r3, [sp, #32]
 8005c80:	9c06      	ldr	r4, [sp, #24]
 8005c82:	189e      	adds	r6, r3, r2
 8005c84:	42bc      	cmp	r4, r7
 8005c86:	d344      	bcc.n	8005d12 <qr+0x20e>
		mul(W, W, WW, row_a, 1, row_a);
 8005c88:	2301      	movs	r3, #1
 8005c8a:	9907      	ldr	r1, [sp, #28]
 8005c8c:	9300      	str	r3, [sp, #0]
 8005c8e:	0008      	movs	r0, r1
 8005c90:	003b      	movs	r3, r7
 8005c92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c94:	9701      	str	r7, [sp, #4]
 8005c96:	f7ff fe1f 	bl	80058d8 <mul>
		for (i = 0; i < row_a_row_a; i++) {
 8005c9a:	2400      	movs	r4, #0
 8005c9c:	9b03      	ldr	r3, [sp, #12]
 8005c9e:	42a3      	cmp	r3, r4
 8005ca0:	d142      	bne.n	8005d28 <qr+0x224>
		for(i = 0; i < row_a; i++){
 8005ca2:	2600      	movs	r6, #0
 8005ca4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005ca6:	42be      	cmp	r6, r7
 8005ca8:	d148      	bne.n	8005d3c <qr+0x238>
		if(!only_compute_R) {
 8005caa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d10c      	bne.n	8005cca <qr+0x1c6>
			mul(Hi, H, HiH, row_a, row_a, row_a);
 8005cb0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005cb2:	9905      	ldr	r1, [sp, #20]
 8005cb4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005cb6:	003b      	movs	r3, r7
 8005cb8:	9701      	str	r7, [sp, #4]
 8005cba:	9700      	str	r7, [sp, #0]
 8005cbc:	f7ff fe0c 	bl	80058d8 <mul>
			memcpy(H, HiH, row_a_row_a*sizeof(float));
 8005cc0:	0022      	movs	r2, r4
 8005cc2:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005cc4:	9805      	ldr	r0, [sp, #20]
 8005cc6:	f006 fc59 	bl	800c57c <memcpy>
		mul(Hi, R, HiR, row_a, row_a, column_a);
 8005cca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ccc:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8005cce:	9904      	ldr	r1, [sp, #16]
 8005cd0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005cd2:	9301      	str	r3, [sp, #4]
 8005cd4:	9700      	str	r7, [sp, #0]
 8005cd6:	003b      	movs	r3, r7
 8005cd8:	f7ff fdfe 	bl	80058d8 <mul>
		memcpy(R, HiR, row_a*column_a*sizeof(float));
 8005cdc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005cde:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8005ce0:	9804      	ldr	r0, [sp, #16]
 8005ce2:	f006 fc4b 	bl	800c57c <memcpy>
	for(k = 0; k < l; k++){
 8005ce6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005ce8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005cea:	4694      	mov	ip, r2
 8005cec:	4463      	add	r3, ip
 8005cee:	9311      	str	r3, [sp, #68]	@ 0x44
 8005cf0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005cf2:	4463      	add	r3, ip
 8005cf4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005cf6:	e754      	b.n	8005ba2 <qr+0x9e>
			s += Ri[k] * Ri[k];
 8005cf8:	6830      	ldr	r0, [r6, #0]
		for(i = k; i < row_a; i++){
 8005cfa:	3501      	adds	r5, #1
			s += Ri[k] * Ri[k];
 8005cfc:	1c01      	adds	r1, r0, #0
 8005cfe:	f7fa ff87 	bl	8000c10 <__aeabi_fmul>
 8005d02:	1c01      	adds	r1, r0, #0
 8005d04:	1c20      	adds	r0, r4, #0
 8005d06:	f7fa fc13 	bl	8000530 <__aeabi_fadd>
 8005d0a:	9b08      	ldr	r3, [sp, #32]
 8005d0c:	1c04      	adds	r4, r0, #0
		for(i = k; i < row_a; i++){
 8005d0e:	18f6      	adds	r6, r6, r3
 8005d10:	e785      	b.n	8005c1e <qr+0x11a>
			W[i] = Ri[k] / r;
 8005d12:	6830      	ldr	r0, [r6, #0]
 8005d14:	1c29      	adds	r1, r5, #0
 8005d16:	f7fa fd95 	bl	8000844 <__aeabi_fdiv>
 8005d1a:	9b07      	ldr	r3, [sp, #28]
 8005d1c:	00a2      	lsls	r2, r4, #2
 8005d1e:	5098      	str	r0, [r3, r2]
		for(i = k+1; i < row_a; i++){
 8005d20:	9b08      	ldr	r3, [sp, #32]
 8005d22:	3401      	adds	r4, #1
 8005d24:	18f6      	adds	r6, r6, r3
 8005d26:	e7ad      	b.n	8005c84 <qr+0x180>
			Hi[i] = -2.0f * WW[i];
 8005d28:	21c0      	movs	r1, #192	@ 0xc0
 8005d2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d2c:	0609      	lsls	r1, r1, #24
 8005d2e:	5918      	ldr	r0, [r3, r4]
 8005d30:	f7fa ff6e 	bl	8000c10 <__aeabi_fmul>
 8005d34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d36:	5118      	str	r0, [r3, r4]
		for (i = 0; i < row_a_row_a; i++) {
 8005d38:	3404      	adds	r4, #4
 8005d3a:	e7af      	b.n	8005c9c <qr+0x198>
			iHi[i] += 1.0f;
 8005d3c:	21fe      	movs	r1, #254	@ 0xfe
 8005d3e:	6828      	ldr	r0, [r5, #0]
 8005d40:	0589      	lsls	r1, r1, #22
 8005d42:	f7fa fbf5 	bl	8000530 <__aeabi_fadd>
 8005d46:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005d48:	6028      	str	r0, [r5, #0]
		for(i = 0; i < row_a; i++){
 8005d4a:	3601      	adds	r6, #1
 8005d4c:	18ed      	adds	r5, r5, r3
 8005d4e:	e7aa      	b.n	8005ca6 <qr+0x1a2>
			if (i > j) {
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d006      	beq.n	8005d62 <qr+0x25e>
				R[j] = 0.0f;
 8005d54:	9c04      	ldr	r4, [sp, #16]
 8005d56:	0098      	lsls	r0, r3, #2
 8005d58:	5021      	str	r1, [r4, r0]
		for (j = 0; j < column_a; j++) {
 8005d5a:	3301      	adds	r3, #1
 8005d5c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005d5e:	4283      	cmp	r3, r0
 8005d60:	d1f6      	bne.n	8005d50 <qr+0x24c>
		R += column_a;
 8005d62:	9808      	ldr	r0, [sp, #32]
 8005d64:	9b04      	ldr	r3, [sp, #16]
 8005d66:	4684      	mov	ip, r0
 8005d68:	4463      	add	r3, ip
 8005d6a:	9304      	str	r3, [sp, #16]
	for (i = 0; i < row_a; i++) {
 8005d6c:	3201      	adds	r2, #1
 8005d6e:	e733      	b.n	8005bd8 <qr+0xd4>
		for (j = 0; j < column_a; j++) {
 8005d70:	2300      	movs	r3, #0
 8005d72:	e7f3      	b.n	8005d5c <qr+0x258>

08005d74 <svd_jacobi_one_sided>:
  * V [n*n]
  * n == m
  * Return true = Success
  * Return false = fail
  */
bool svd_jacobi_one_sided(float A[], size_t row, float U[], float S[], float V[]) {
 8005d74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d76:	b093      	sub	sp, #76	@ 0x4c
 8005d78:	9305      	str	r3, [sp, #20]
	/* Copy over A to Acopy */
	float* Acopy = (float*)malloc(row * row * sizeof(float));
 8005d7a:	000b      	movs	r3, r1
 8005d7c:	434b      	muls	r3, r1
 8005d7e:	009b      	lsls	r3, r3, #2
bool svd_jacobi_one_sided(float A[], size_t row, float U[], float S[], float V[]) {
 8005d80:	0004      	movs	r4, r0
	float* Acopy = (float*)malloc(row * row * sizeof(float));
 8005d82:	0018      	movs	r0, r3
 8005d84:	9303      	str	r3, [sp, #12]
bool svd_jacobi_one_sided(float A[], size_t row, float U[], float S[], float V[]) {
 8005d86:	9100      	str	r1, [sp, #0]
 8005d88:	920e      	str	r2, [sp, #56]	@ 0x38
	float* Acopy = (float*)malloc(row * row * sizeof(float));
 8005d8a:	f005 fb33 	bl	800b3f4 <malloc>
	memcpy(Acopy, A, row * row * sizeof(float));
 8005d8e:	0021      	movs	r1, r4
 8005d90:	9a03      	ldr	r2, [sp, #12]
	float* Acopy = (float*)malloc(row * row * sizeof(float));
 8005d92:	9002      	str	r0, [sp, #8]
	memcpy(Acopy, A, row * row * sizeof(float));
 8005d94:	f006 fbf2 	bl	800c57c <memcpy>
	float* A0 = Acopy;
	float* U0 = U;
	float* V0 = V;

	/* Create the identity matrix */
	memset(U, 0, row * row * sizeof(float));
 8005d98:	2100      	movs	r1, #0
 8005d9a:	9a03      	ldr	r2, [sp, #12]
 8005d9c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8005d9e:	f006 fae4 	bl	800c36a <memset>
	memset(V, 0, row * row * sizeof(float));
 8005da2:	2100      	movs	r1, #0
 8005da4:	9a03      	ldr	r2, [sp, #12]
 8005da6:	9818      	ldr	r0, [sp, #96]	@ 0x60
 8005da8:	f006 fadf 	bl	800c36a <memset>
	memset(S, 0, row * sizeof(float));
 8005dac:	9b00      	ldr	r3, [sp, #0]
 8005dae:	2100      	movs	r1, #0
 8005db0:	009b      	lsls	r3, r3, #2
 8005db2:	001a      	movs	r2, r3
 8005db4:	9805      	ldr	r0, [sp, #20]
 8005db6:	9301      	str	r3, [sp, #4]
 8005db8:	f006 fad7 	bl	800c36a <memset>
	for (i = 0; i < row; i++) {
 8005dbc:	9b01      	ldr	r3, [sp, #4]
		U[i] = 1.0f;
 8005dbe:	24fe      	movs	r4, #254	@ 0xfe
 8005dc0:	1d18      	adds	r0, r3, #4
	for (i = 0; i < row; i++) {
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005dc6:	9a18      	ldr	r2, [sp, #96]	@ 0x60
		U[i] = 1.0f;
 8005dc8:	05a4      	lsls	r4, r4, #22
	for (i = 0; i < row; i++) {
 8005dca:	9d00      	ldr	r5, [sp, #0]
 8005dcc:	42ab      	cmp	r3, r5
 8005dce:	d105      	bne.n	8005ddc <svd_jacobi_one_sided+0x68>
		/* V[row*i + i] = 1.0f; */
	}

	/* Apply max_iterations times. That should be good enough */
	bool exit = false;
	for (p = 0; p < MAX_ITERATIONS; p++) {
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	930a      	str	r3, [sp, #40]	@ 0x28
		/* For all pairs i < j */
		error = 0.0f;
 8005dd4:	2200      	movs	r2, #0
		for (i = 0; i < row; i++) {
			for (j = i + 1; j < row; j++) {
 8005dd6:	2300      	movs	r3, #0
		error = 0.0f;
 8005dd8:	9208      	str	r2, [sp, #32]
 8005dda:	e018      	b.n	8005e0e <svd_jacobi_one_sided+0x9a>
		U[i] = 1.0f;
 8005ddc:	600c      	str	r4, [r1, #0]
	for (i = 0; i < row; i++) {
 8005dde:	3301      	adds	r3, #1
		V[i] = 1.0f;
 8005de0:	6014      	str	r4, [r2, #0]
	for (i = 0; i < row; i++) {
 8005de2:	1809      	adds	r1, r1, r0
 8005de4:	1812      	adds	r2, r2, r0
 8005de6:	e7f0      	b.n	8005dca <svd_jacobi_one_sided+0x56>
			for (j = i + 1; j < row; j++) {
 8005de8:	1c5a      	adds	r2, r3, #1
 8005dea:	009b      	lsls	r3, r3, #2
 8005dec:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005dee:	920f      	str	r2, [sp, #60]	@ 0x3c
 8005df0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005df2:	9b02      	ldr	r3, [sp, #8]
 8005df4:	4694      	mov	ip, r2
 8005df6:	4463      	add	r3, ip
 8005df8:	9310      	str	r3, [sp, #64]	@ 0x40
 8005dfa:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8005dfc:	4463      	add	r3, ip
 8005dfe:	9311      	str	r3, [sp, #68]	@ 0x44
 8005e00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e02:	9306      	str	r3, [sp, #24]
 8005e04:	9b06      	ldr	r3, [sp, #24]
 8005e06:	9a00      	ldr	r2, [sp, #0]
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d10f      	bne.n	8005e2c <svd_jacobi_one_sided+0xb8>
 8005e0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
		for (i = 0; i < row; i++) {
 8005e0e:	9a00      	ldr	r2, [sp, #0]
 8005e10:	429a      	cmp	r2, r3
 8005e12:	d1e9      	bne.n	8005de8 <svd_jacobi_one_sided+0x74>
	for (p = 0; p < MAX_ITERATIONS; p++) {
 8005e14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e16:	3301      	adds	r3, #1
 8005e18:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e1a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e1c:	4bb0      	ldr	r3, [pc, #704]	@ (80060e0 <svd_jacobi_one_sided+0x36c>)
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d1d8      	bne.n	8005dd4 <svd_jacobi_one_sided+0x60>
	}

	/* If something wrong happens */
	if (p == MAX_ITERATIONS) {
		Acopy = A0;
		free(Acopy);
 8005e22:	9802      	ldr	r0, [sp, #8]
 8005e24:	f005 faf0 	bl	800b408 <free>
		return false;
 8005e28:	2000      	movs	r0, #0
 8005e2a:	e154      	b.n	80060d6 <svd_jacobi_one_sided+0x362>
 8005e2c:	9b06      	ldr	r3, [sp, #24]
				al = b = c = l = t = cs = sn = tmp = sign = 0.0f;
 8005e2e:	2400      	movs	r4, #0
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	930c      	str	r3, [sp, #48]	@ 0x30
				for (k = 0; k < row; k++) {
 8005e34:	2300      	movs	r3, #0
			for (j = i + 1; j < row; j++) {
 8005e36:	9d10      	ldr	r5, [sp, #64]	@ 0x40
				for (k = 0; k < row; k++) {
 8005e38:	9309      	str	r3, [sp, #36]	@ 0x24
				al = b = c = l = t = cs = sn = tmp = sign = 0.0f;
 8005e3a:	1c26      	adds	r6, r4, #0
 8005e3c:	1c27      	adds	r7, r4, #0
					al += Acopy[i] * Acopy[i];
 8005e3e:	682b      	ldr	r3, [r5, #0]
 8005e40:	1c19      	adds	r1, r3, #0
 8005e42:	1c18      	adds	r0, r3, #0
 8005e44:	9304      	str	r3, [sp, #16]
 8005e46:	f7fa fee3 	bl	8000c10 <__aeabi_fmul>
 8005e4a:	1c01      	adds	r1, r0, #0
 8005e4c:	1c38      	adds	r0, r7, #0
 8005e4e:	f7fa fb6f 	bl	8000530 <__aeabi_fadd>
					b += Acopy[j] * Acopy[j];
 8005e52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e54:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005e56:	1aeb      	subs	r3, r5, r3
 8005e58:	589b      	ldr	r3, [r3, r2]
					al += Acopy[i] * Acopy[i];
 8005e5a:	1c07      	adds	r7, r0, #0
					b += Acopy[j] * Acopy[j];
 8005e5c:	1c19      	adds	r1, r3, #0
 8005e5e:	1c18      	adds	r0, r3, #0
 8005e60:	9307      	str	r3, [sp, #28]
 8005e62:	f7fa fed5 	bl	8000c10 <__aeabi_fmul>
 8005e66:	1c01      	adds	r1, r0, #0
 8005e68:	1c30      	adds	r0, r6, #0
 8005e6a:	f7fa fb61 	bl	8000530 <__aeabi_fadd>
					c += Acopy[j] * Acopy[i];
 8005e6e:	9907      	ldr	r1, [sp, #28]
					b += Acopy[j] * Acopy[j];
 8005e70:	1c06      	adds	r6, r0, #0
					c += Acopy[j] * Acopy[i];
 8005e72:	9804      	ldr	r0, [sp, #16]
 8005e74:	f7fa fecc 	bl	8000c10 <__aeabi_fmul>
 8005e78:	1c01      	adds	r1, r0, #0
 8005e7a:	1c20      	adds	r0, r4, #0
 8005e7c:	f7fa fb58 	bl	8000530 <__aeabi_fadd>
 8005e80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e82:	1c04      	adds	r4, r0, #0
				for (k = 0; k < row; k++) {
 8005e84:	930d      	str	r3, [sp, #52]	@ 0x34
 8005e86:	3301      	adds	r3, #1
 8005e88:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e8a:	9b01      	ldr	r3, [sp, #4]
 8005e8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e8e:	18ed      	adds	r5, r5, r3
 8005e90:	9b00      	ldr	r3, [sp, #0]
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d1d3      	bne.n	8005e3e <svd_jacobi_one_sided+0xca>
				error = vmax(error, fabsf(c) / sqrtf(al * b));
 8005e96:	1c31      	adds	r1, r6, #0
 8005e98:	1c38      	adds	r0, r7, #0
 8005e9a:	f7fa feb9 	bl	8000c10 <__aeabi_fmul>
 8005e9e:	f008 f825 	bl	800deec <sqrtf>
 8005ea2:	1c01      	adds	r1, r0, #0
 8005ea4:	0060      	lsls	r0, r4, #1
 8005ea6:	0840      	lsrs	r0, r0, #1
 8005ea8:	f7fa fccc 	bl	8000844 <__aeabi_fdiv>
 8005eac:	1c01      	adds	r1, r0, #0
 8005eae:	9808      	ldr	r0, [sp, #32]
 8005eb0:	f000 ffce 	bl	8006e50 <vmax>
				if (error < MIN_VALUE) {
 8005eb4:	498b      	ldr	r1, [pc, #556]	@ (80060e4 <svd_jacobi_one_sided+0x370>)
				error = vmax(error, fabsf(c) / sqrtf(al * b));
 8005eb6:	9008      	str	r0, [sp, #32]
				if (error < MIN_VALUE) {
 8005eb8:	f7fa fb12 	bl	80004e0 <__aeabi_fcmplt>
 8005ebc:	2800      	cmp	r0, #0
 8005ebe:	d000      	beq.n	8005ec2 <svd_jacobi_one_sided+0x14e>
 8005ec0:	e0d5      	b.n	800606e <svd_jacobi_one_sided+0x2fa>
				l = (b - al) / (2.0f * c);
 8005ec2:	1c39      	adds	r1, r7, #0
 8005ec4:	1c30      	adds	r0, r6, #0
 8005ec6:	f7fa ffe1 	bl	8000e8c <__aeabi_fsub>
 8005eca:	1c21      	adds	r1, r4, #0
 8005ecc:	1c05      	adds	r5, r0, #0
 8005ece:	1c20      	adds	r0, r4, #0
 8005ed0:	f7fa fb2e 	bl	8000530 <__aeabi_fadd>
 8005ed4:	1c01      	adds	r1, r0, #0
 8005ed6:	1c28      	adds	r0, r5, #0
 8005ed8:	f7fa fcb4 	bl	8000844 <__aeabi_fdiv>
				if (l < 0.0f) {
 8005edc:	2100      	movs	r1, #0
				l = (b - al) / (2.0f * c);
 8005ede:	1c04      	adds	r4, r0, #0
				if (l < 0.0f) {
 8005ee0:	f7fa fafe 	bl	80004e0 <__aeabi_fcmplt>
 8005ee4:	2800      	cmp	r0, #0
 8005ee6:	d000      	beq.n	8005eea <svd_jacobi_one_sided+0x176>
 8005ee8:	e086      	b.n	8005ff8 <svd_jacobi_one_sided+0x284>
				sign = 1.0f;
 8005eea:	25fe      	movs	r5, #254	@ 0xfe
 8005eec:	05ad      	lsls	r5, r5, #22
				t = sign / ((sign * l) + sqrtf(1.0f + l * l));
 8005eee:	1c21      	adds	r1, r4, #0
 8005ef0:	1c20      	adds	r0, r4, #0
 8005ef2:	f7fa fe8d 	bl	8000c10 <__aeabi_fmul>
 8005ef6:	21fe      	movs	r1, #254	@ 0xfe
 8005ef8:	0589      	lsls	r1, r1, #22
 8005efa:	f7fa fb19 	bl	8000530 <__aeabi_fadd>
 8005efe:	f007 fff5 	bl	800deec <sqrtf>
 8005f02:	1c21      	adds	r1, r4, #0
 8005f04:	1c06      	adds	r6, r0, #0
 8005f06:	1c28      	adds	r0, r5, #0
 8005f08:	f7fa fe82 	bl	8000c10 <__aeabi_fmul>
 8005f0c:	1c31      	adds	r1, r6, #0
 8005f0e:	f7fa fb0f 	bl	8000530 <__aeabi_fadd>
 8005f12:	1c01      	adds	r1, r0, #0
 8005f14:	1c28      	adds	r0, r5, #0
 8005f16:	f7fa fc95 	bl	8000844 <__aeabi_fdiv>
				cs = 1.0f / sqrtf(1.0f + t * t);
 8005f1a:	1c01      	adds	r1, r0, #0
				t = sign / ((sign * l) + sqrtf(1.0f + l * l));
 8005f1c:	1c04      	adds	r4, r0, #0
				cs = 1.0f / sqrtf(1.0f + t * t);
 8005f1e:	f7fa fe77 	bl	8000c10 <__aeabi_fmul>
 8005f22:	21fe      	movs	r1, #254	@ 0xfe
 8005f24:	0589      	lsls	r1, r1, #22
 8005f26:	f7fa fb03 	bl	8000530 <__aeabi_fadd>
 8005f2a:	f007 ffdf 	bl	800deec <sqrtf>
 8005f2e:	1c01      	adds	r1, r0, #0
 8005f30:	20fe      	movs	r0, #254	@ 0xfe
 8005f32:	0580      	lsls	r0, r0, #22
 8005f34:	f7fa fc86 	bl	8000844 <__aeabi_fdiv>
 8005f38:	9004      	str	r0, [sp, #16]
				sn = cs * t;
 8005f3a:	1c01      	adds	r1, r0, #0
 8005f3c:	1c20      	adds	r0, r4, #0
 8005f3e:	f7fa fe67 	bl	8000c10 <__aeabi_fmul>
				for (k = 0; k < row; k++) {
 8005f42:	2700      	movs	r7, #0
 8005f44:	9b02      	ldr	r3, [sp, #8]
 8005f46:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
				sn = cs * t;
 8005f48:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8005f4a:	9007      	str	r0, [sp, #28]
				for (k = 0; k < row; k++) {
 8005f4c:	189c      	adds	r4, r3, r2
					tmp = Acopy[i];
 8005f4e:	682b      	ldr	r3, [r5, #0]
					Acopy[i] = cs * tmp - sn * Acopy[j];
 8005f50:	9804      	ldr	r0, [sp, #16]
 8005f52:	1c19      	adds	r1, r3, #0
					tmp = Acopy[i];
 8005f54:	9309      	str	r3, [sp, #36]	@ 0x24
					Acopy[i] = cs * tmp - sn * Acopy[j];
 8005f56:	f7fa fe5b 	bl	8000c10 <__aeabi_fmul>
 8005f5a:	6821      	ldr	r1, [r4, #0]
 8005f5c:	1c06      	adds	r6, r0, #0
 8005f5e:	9807      	ldr	r0, [sp, #28]
 8005f60:	f7fa fe56 	bl	8000c10 <__aeabi_fmul>
 8005f64:	1c01      	adds	r1, r0, #0
 8005f66:	1c30      	adds	r0, r6, #0
 8005f68:	f7fa ff90 	bl	8000e8c <__aeabi_fsub>
 8005f6c:	6028      	str	r0, [r5, #0]
					Acopy[j] = sn * tmp + cs * Acopy[j];
 8005f6e:	6821      	ldr	r1, [r4, #0]
 8005f70:	9804      	ldr	r0, [sp, #16]
 8005f72:	f7fa fe4d 	bl	8000c10 <__aeabi_fmul>
 8005f76:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005f78:	1c06      	adds	r6, r0, #0
 8005f7a:	9807      	ldr	r0, [sp, #28]
 8005f7c:	f7fa fe48 	bl	8000c10 <__aeabi_fmul>
 8005f80:	1c01      	adds	r1, r0, #0
 8005f82:	1c30      	adds	r0, r6, #0
 8005f84:	f7fa fad4 	bl	8000530 <__aeabi_fadd>
				for (k = 0; k < row; k++) {
 8005f88:	9a01      	ldr	r2, [sp, #4]
					Acopy[j] = sn * tmp + cs * Acopy[j];
 8005f8a:	6020      	str	r0, [r4, #0]
				for (k = 0; k < row; k++) {
 8005f8c:	18ad      	adds	r5, r5, r2
 8005f8e:	18a4      	adds	r4, r4, r2
 8005f90:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005f92:	003b      	movs	r3, r7
 8005f94:	3701      	adds	r7, #1
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d1d9      	bne.n	8005f4e <svd_jacobi_one_sided+0x1da>
 8005f9a:	9b18      	ldr	r3, [sp, #96]	@ 0x60
				for (k = 0; k < row; k++) {
 8005f9c:	2700      	movs	r7, #0
 8005f9e:	469c      	mov	ip, r3
 8005fa0:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
				for (k = 0; k < row; k++) {
 8005fa2:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8005fa4:	4464      	add	r4, ip
					tmp = V[i];
 8005fa6:	682b      	ldr	r3, [r5, #0]
					V[i] = cs * tmp - sn * V[j];
 8005fa8:	9804      	ldr	r0, [sp, #16]
 8005faa:	1c19      	adds	r1, r3, #0
					tmp = V[i];
 8005fac:	9309      	str	r3, [sp, #36]	@ 0x24
					V[i] = cs * tmp - sn * V[j];
 8005fae:	f7fa fe2f 	bl	8000c10 <__aeabi_fmul>
 8005fb2:	6821      	ldr	r1, [r4, #0]
 8005fb4:	1c06      	adds	r6, r0, #0
 8005fb6:	9807      	ldr	r0, [sp, #28]
 8005fb8:	f7fa fe2a 	bl	8000c10 <__aeabi_fmul>
 8005fbc:	1c01      	adds	r1, r0, #0
 8005fbe:	1c30      	adds	r0, r6, #0
 8005fc0:	f7fa ff64 	bl	8000e8c <__aeabi_fsub>
 8005fc4:	6028      	str	r0, [r5, #0]
					V[j] = sn * tmp + cs * V[j];
 8005fc6:	6821      	ldr	r1, [r4, #0]
 8005fc8:	9804      	ldr	r0, [sp, #16]
 8005fca:	f7fa fe21 	bl	8000c10 <__aeabi_fmul>
 8005fce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005fd0:	1c06      	adds	r6, r0, #0
 8005fd2:	9807      	ldr	r0, [sp, #28]
 8005fd4:	f7fa fe1c 	bl	8000c10 <__aeabi_fmul>
 8005fd8:	1c01      	adds	r1, r0, #0
 8005fda:	1c30      	adds	r0, r6, #0
 8005fdc:	f7fa faa8 	bl	8000530 <__aeabi_fadd>
				for (k = 0; k < row; k++) {
 8005fe0:	9a01      	ldr	r2, [sp, #4]
					V[j] = sn * tmp + cs * V[j];
 8005fe2:	6020      	str	r0, [r4, #0]
				for (k = 0; k < row; k++) {
 8005fe4:	18ad      	adds	r5, r5, r2
 8005fe6:	18a4      	adds	r4, r4, r2
 8005fe8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005fea:	003b      	movs	r3, r7
 8005fec:	3701      	adds	r7, #1
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d1d9      	bne.n	8005fa6 <svd_jacobi_one_sided+0x232>
			for (j = i + 1; j < row; j++) {
 8005ff2:	9b06      	ldr	r3, [sp, #24]
 8005ff4:	3301      	adds	r3, #1
 8005ff6:	e704      	b.n	8005e02 <svd_jacobi_one_sided+0x8e>
					sign = -1.0f;
 8005ff8:	4d3b      	ldr	r5, [pc, #236]	@ (80060e8 <svd_jacobi_one_sided+0x374>)
 8005ffa:	e778      	b.n	8005eee <svd_jacobi_one_sided+0x17a>
	}

	/* Find the singular values by adding up squares of each column, then taking square root of each column */
	for (j = 0; j < row; j++) {
		Acopy = A0;
		for (i = 0; i < row; i++) {
 8005ffc:	2500      	movs	r5, #0
 8005ffe:	9b05      	ldr	r3, [sp, #20]
 8006000:	59dc      	ldr	r4, [r3, r7]
 8006002:	9b02      	ldr	r3, [sp, #8]
 8006004:	19de      	adds	r6, r3, r7
			S[j] += Acopy[j] * Acopy[j];
 8006006:	6830      	ldr	r0, [r6, #0]
		for (i = 0; i < row; i++) {
 8006008:	3501      	adds	r5, #1
			S[j] += Acopy[j] * Acopy[j];
 800600a:	1c01      	adds	r1, r0, #0
 800600c:	f7fa fe00 	bl	8000c10 <__aeabi_fmul>
 8006010:	1c01      	adds	r1, r0, #0
 8006012:	1c20      	adds	r0, r4, #0
 8006014:	f7fa fa8c 	bl	8000530 <__aeabi_fadd>
		for (i = 0; i < row; i++) {
 8006018:	9b01      	ldr	r3, [sp, #4]
			S[j] += Acopy[j] * Acopy[j];
 800601a:	1c04      	adds	r4, r0, #0
		for (i = 0; i < row; i++) {
 800601c:	18f6      	adds	r6, r6, r3
 800601e:	9b00      	ldr	r3, [sp, #0]
 8006020:	42ab      	cmp	r3, r5
 8006022:	d1f0      	bne.n	8006006 <svd_jacobi_one_sided+0x292>
			Acopy += row;
			/* S[j] += A[row*i + j] * A[row*i + j]; */
		}
		tmp = S[j];
		S[j] = sqrtf(tmp);
 8006024:	f007 ff62 	bl	800deec <sqrtf>
 8006028:	9b05      	ldr	r3, [sp, #20]
 800602a:	51d8      	str	r0, [r3, r7]
	for (j = 0; j < row; j++) {
 800602c:	3704      	adds	r7, #4
 800602e:	9b01      	ldr	r3, [sp, #4]
 8006030:	42bb      	cmp	r3, r7
 8006032:	d1e3      	bne.n	8005ffc <svd_jacobi_one_sided+0x288>
 8006034:	9b00      	ldr	r3, [sp, #0]
 8006036:	3b01      	subs	r3, #1
 8006038:	9301      	str	r3, [sp, #4]
	}

	/* Sort the singular values largest to smallest, and the right matrix accordingly */
	for (p = 0; p < (row - 1); p++) {
 800603a:	9b01      	ldr	r3, [sp, #4]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d04c      	beq.n	80060da <svd_jacobi_one_sided+0x366>
		for (j = 0; j < row - p - 1; j++) {
 8006040:	2300      	movs	r3, #0
 8006042:	9d05      	ldr	r5, [sp, #20]
 8006044:	9304      	str	r3, [sp, #16]
			if (S[j] < S[j + 1]) {
 8006046:	9c04      	ldr	r4, [sp, #16]
 8006048:	682e      	ldr	r6, [r5, #0]
 800604a:	0023      	movs	r3, r4
 800604c:	3301      	adds	r3, #1
 800604e:	9304      	str	r3, [sp, #16]
 8006050:	686b      	ldr	r3, [r5, #4]
 8006052:	1c30      	adds	r0, r6, #0
 8006054:	1c19      	adds	r1, r3, #0
 8006056:	9306      	str	r3, [sp, #24]
 8006058:	f7fa fa42 	bl	80004e0 <__aeabi_fcmplt>
 800605c:	2800      	cmp	r0, #0
 800605e:	d108      	bne.n	8006072 <svd_jacobi_one_sided+0x2fe>
		for (j = 0; j < row - p - 1; j++) {
 8006060:	9b04      	ldr	r3, [sp, #16]
 8006062:	9a01      	ldr	r2, [sp, #4]
 8006064:	3504      	adds	r5, #4
 8006066:	4293      	cmp	r3, r2
 8006068:	d3ed      	bcc.n	8006046 <svd_jacobi_one_sided+0x2d2>
	for (p = 0; p < (row - 1); p++) {
 800606a:	9b01      	ldr	r3, [sp, #4]
 800606c:	e7e3      	b.n	8006036 <svd_jacobi_one_sided+0x2c2>
 800606e:	2700      	movs	r7, #0
 8006070:	e7dd      	b.n	800602e <svd_jacobi_one_sided+0x2ba>
				S[j + 1] = tmp;

				/* Rearrange columns of u and v accordingly */
				V = V0;
				Acopy = A0;
				for (i = 0; i < row; i++) {
 8006072:	2000      	movs	r0, #0
				S[j] = S[j + 1];
 8006074:	9b06      	ldr	r3, [sp, #24]
 8006076:	00a4      	lsls	r4, r4, #2
 8006078:	602b      	str	r3, [r5, #0]
				for (i = 0; i < row; i++) {
 800607a:	9a02      	ldr	r2, [sp, #8]
 800607c:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800607e:	1d21      	adds	r1, r4, #4
				S[j + 1] = tmp;
 8006080:	606e      	str	r6, [r5, #4]
				for (i = 0; i < row; i++) {
 8006082:	9006      	str	r0, [sp, #24]
 8006084:	9e06      	ldr	r6, [sp, #24]
 8006086:	9800      	ldr	r0, [sp, #0]
 8006088:	4286      	cmp	r6, r0
 800608a:	d0e9      	beq.n	8006060 <svd_jacobi_one_sided+0x2ec>
					tmp = V[j];
					V[j] = V[j + 1];
 800608c:	5858      	ldr	r0, [r3, r1]
					tmp = V[j];
 800608e:	591e      	ldr	r6, [r3, r4]
					V[j] = V[j + 1];
 8006090:	5118      	str	r0, [r3, r4]
					V[j + 1] = tmp;
					tmp = Acopy[j];
					Acopy[j] = Acopy[j + 1];
 8006092:	5850      	ldr	r0, [r2, r1]
					V[j + 1] = tmp;
 8006094:	505e      	str	r6, [r3, r1]
					tmp = Acopy[j];
 8006096:	5916      	ldr	r6, [r2, r4]
					Acopy[j] = Acopy[j + 1];
 8006098:	5110      	str	r0, [r2, r4]
				for (i = 0; i < row; i++) {
 800609a:	9806      	ldr	r0, [sp, #24]
					Acopy[j + 1] = tmp;
 800609c:	5056      	str	r6, [r2, r1]
					Acopy += row;
					V += row;
 800609e:	19db      	adds	r3, r3, r7
					Acopy += row;
 80060a0:	19d2      	adds	r2, r2, r7
				for (i = 0; i < row; i++) {
 80060a2:	3001      	adds	r0, #1
 80060a4:	e7ed      	b.n	8006082 <svd_jacobi_one_sided+0x30e>
 80060a6:	2500      	movs	r5, #0

	/* A is A*V, so in order to get U, we divide by S in each column */
	Acopy = A0;
	for (i = 0; i < row; i++) {
		for (j = 0; j < row; j++) {
			Acopy[j] /= S[j];
 80060a8:	9b05      	ldr	r3, [sp, #20]
 80060aa:	5970      	ldr	r0, [r6, r5]
 80060ac:	5959      	ldr	r1, [r3, r5]
 80060ae:	f7fa fbc9 	bl	8000844 <__aeabi_fdiv>
 80060b2:	5170      	str	r0, [r6, r5]
		for (j = 0; j < row; j++) {
 80060b4:	3504      	adds	r5, #4
 80060b6:	42af      	cmp	r7, r5
 80060b8:	d1f6      	bne.n	80060a8 <svd_jacobi_one_sided+0x334>
			/* A[row*i + j] = A[row*i + j] / S[j]; */
		}
		Acopy += row;
 80060ba:	19f6      	adds	r6, r6, r7
	for (i = 0; i < row; i++) {
 80060bc:	3401      	adds	r4, #1
 80060be:	9b00      	ldr	r3, [sp, #0]
 80060c0:	429c      	cmp	r4, r3
 80060c2:	d1f0      	bne.n	80060a6 <svd_jacobi_one_sided+0x332>
	}

	/* Set U to A, since we have been making modifications to A */
	Acopy = A0;
	U = U0;
	memcpy(U, Acopy, row * row * sizeof(float));
 80060c4:	9a03      	ldr	r2, [sp, #12]
 80060c6:	9902      	ldr	r1, [sp, #8]
 80060c8:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80060ca:	f006 fa57 	bl	800c57c <memcpy>

	/* Free */
	free(Acopy);
 80060ce:	9802      	ldr	r0, [sp, #8]
 80060d0:	f005 f99a 	bl	800b408 <free>

	/* Return OK */
	return true;
 80060d4:	2001      	movs	r0, #1
}
 80060d6:	b013      	add	sp, #76	@ 0x4c
 80060d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (i = 0; i < row; i++) {
 80060da:	9c01      	ldr	r4, [sp, #4]
 80060dc:	9e02      	ldr	r6, [sp, #8]
 80060de:	e7ee      	b.n	80060be <svd_jacobi_one_sided+0x34a>
 80060e0:	00002710 	.word	0x00002710
 80060e4:	2d2febff 	.word	0x2d2febff
 80060e8:	bf800000 	.word	0xbf800000

080060ec <svd_golub_reinsch>:
 * n = column
 * If m < n, then this procedure is for A'
 * Return true = Success.
 * Return false = Fail.
 */
bool svd_golub_reinsch(float A[], size_t row, size_t column, float U[], float S[], float V[]) {
 80060ec:	b5f0      	push	{r4, r5, r6, r7, lr}
	float* dummy_array = (float*)malloc(column * sizeof(float));
 80060ee:	0097      	lsls	r7, r2, #2
bool svd_golub_reinsch(float A[], size_t row, size_t column, float U[], float S[], float V[]) {
 80060f0:	b099      	sub	sp, #100	@ 0x64
 80060f2:	0004      	movs	r4, r0
	float* dummy_array = (float*)malloc(column * sizeof(float));
 80060f4:	0038      	movs	r0, r7
bool svd_golub_reinsch(float A[], size_t row, size_t column, float U[], float S[], float V[]) {
 80060f6:	9104      	str	r1, [sp, #16]
 80060f8:	9201      	str	r2, [sp, #4]
 80060fa:	9308      	str	r3, [sp, #32]
	float* dummy_array = (float*)malloc(column * sizeof(float));
 80060fc:	f005 f97a 	bl	800b3f4 <malloc>
	float half_norm_squared;

	/* Copy A to U */
	memcpy(U, A, sizeof(float) * nrows * ncols);

	diagonal[0] = 0.0f;
 8006100:	2500      	movs	r5, #0
	memcpy(U, A, sizeof(float) * nrows * ncols);
 8006102:	9b01      	ldr	r3, [sp, #4]
 8006104:	9a04      	ldr	r2, [sp, #16]
	float* dummy_array = (float*)malloc(column * sizeof(float));
 8006106:	9002      	str	r0, [sp, #8]
	memcpy(U, A, sizeof(float) * nrows * ncols);
 8006108:	435a      	muls	r2, r3
 800610a:	0021      	movs	r1, r4
 800610c:	9808      	ldr	r0, [sp, #32]
 800610e:	0092      	lsls	r2, r2, #2
 8006110:	f006 fa34 	bl	800c57c <memcpy>
	diagonal[0] = 0.0f;
 8006114:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
	s = 0.0f;
 8006116:	9503      	str	r5, [sp, #12]
	diagonal[0] = 0.0f;
 8006118:	601d      	str	r5, [r3, #0]
	scale = 0.0f;
	for (i = 0, pui = U, ip1 = 1; i < ncols; pui += ncols, i++, ip1++) {
 800611a:	1d3b      	adds	r3, r7, #4
 800611c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800611e:	9b08      	ldr	r3, [sp, #32]
 8006120:	9309      	str	r3, [sp, #36]	@ 0x24
 8006122:	9306      	str	r3, [sp, #24]
 8006124:	2300      	movs	r3, #0
 8006126:	9305      	str	r3, [sp, #20]
 8006128:	9b05      	ldr	r3, [sp, #20]
 800612a:	9a01      	ldr	r2, [sp, #4]
 800612c:	3301      	adds	r3, #1
 800612e:	9307      	str	r3, [sp, #28]
 8006130:	9b05      	ldr	r3, [sp, #20]
 8006132:	4293      	cmp	r3, r2
 8006134:	d000      	beq.n	8006138 <svd_golub_reinsch+0x4c>
 8006136:	e06b      	b.n	8006210 <svd_golub_reinsch+0x124>
			}
		}
	}

	/* Update V */
	pui = U + ncols * (ncols - 2);
 8006138:	1e91      	subs	r1, r2, #2
 800613a:	000b      	movs	r3, r1
	pvi = V + ncols * (ncols - 1);
	*(pvi + ncols - 1) = 1.0;
 800613c:	20fe      	movs	r0, #254	@ 0xfe
	pui = U + ncols * (ncols - 2);
 800613e:	437b      	muls	r3, r7
 8006140:	9a08      	ldr	r2, [sp, #32]
	*(pvi + ncols - 1) = 1.0;
 8006142:	0580      	lsls	r0, r0, #22
	pui = U + ncols * (ncols - 2);
 8006144:	18d3      	adds	r3, r2, r3
 8006146:	9303      	str	r3, [sp, #12]
	pvi = V + ncols * (ncols - 1);
 8006148:	9b01      	ldr	r3, [sp, #4]
	s = superdiagonal[ncols - 1];
	pvi -= ncols;
	for (i = ncols - 2, ip1 = ncols - 1; i >= 0; i--, pui -= ncols, pvi -= ncols, ip1--) {
 800614a:	9105      	str	r1, [sp, #20]
	pvi = V + ncols * (ncols - 1);
 800614c:	3b01      	subs	r3, #1
 800614e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006150:	437b      	muls	r3, r7
 8006152:	9310      	str	r3, [sp, #64]	@ 0x40
 8006154:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8006156:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8006158:	189a      	adds	r2, r3, r2
	*(pvi + ncols - 1) = 1.0;
 800615a:	1f3b      	subs	r3, r7, #4
 800615c:	50d0      	str	r0, [r2, r3]
	s = superdiagonal[ncols - 1];
 800615e:	9802      	ldr	r0, [sp, #8]
 8006160:	920e      	str	r2, [sp, #56]	@ 0x38
 8006162:	58c3      	ldr	r3, [r0, r3]
 8006164:	9309      	str	r3, [sp, #36]	@ 0x24
	pvi -= ncols;
 8006166:	427b      	negs	r3, r7
 8006168:	9311      	str	r3, [sp, #68]	@ 0x44
	for (i = ncols - 2, ip1 = ncols - 1; i >= 0; i--, pui -= ncols, pvi -= ncols, ip1--) {
 800616a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800616c:	9307      	str	r3, [sp, #28]
 800616e:	2304      	movs	r3, #4
 8006170:	425b      	negs	r3, r3
 8006172:	1bdb      	subs	r3, r3, r7
 8006174:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006176:	0013      	movs	r3, r2
 8006178:	3b08      	subs	r3, #8
 800617a:	9306      	str	r3, [sp, #24]
 800617c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800617e:	009b      	lsls	r3, r3, #2
 8006180:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006182:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006184:	9b03      	ldr	r3, [sp, #12]
 8006186:	4694      	mov	ip, r2
 8006188:	4463      	add	r3, ip
 800618a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800618c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800618e:	1bdb      	subs	r3, r3, r7
 8006190:	9314      	str	r3, [sp, #80]	@ 0x50
 8006192:	9b05      	ldr	r3, [sp, #20]
 8006194:	1c5d      	adds	r5, r3, #1
 8006196:	2b00      	cmp	r3, #0
 8006198:	db00      	blt.n	800619c <svd_golub_reinsch+0xb0>
 800619a:	e1a7      	b.n	80064ec <svd_golub_reinsch+0x400>
		s = superdiagonal[i];
	}

	/* Update U */

	pui = U + ncols * (ncols - 1);
 800619c:	9a08      	ldr	r2, [sp, #32]
 800619e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80061a0:	4694      	mov	ip, r2
 80061a2:	4463      	add	r3, ip
 80061a4:	469c      	mov	ip, r3
 80061a6:	9305      	str	r3, [sp, #20]
	for (i = ncols - 1, ip1 = ncols; i >= 0; ip1 = i, i--, pui -= ncols) {
 80061a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061aa:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80061ac:	9303      	str	r3, [sp, #12]
 80061ae:	2300      	movs	r3, #0
 80061b0:	4464      	add	r4, ip
 80061b2:	930e      	str	r3, [sp, #56]	@ 0x38
 80061b4:	9b03      	ldr	r3, [sp, #12]
 80061b6:	3301      	adds	r3, #1
 80061b8:	9310      	str	r3, [sp, #64]	@ 0x40
 80061ba:	9b03      	ldr	r3, [sp, #12]
 80061bc:	3301      	adds	r3, #1
 80061be:	d000      	beq.n	80061c2 <svd_golub_reinsch+0xd6>
 80061c0:	e217      	b.n	80065f2 <svd_golub_reinsch+0x506>
 80061c2:	2300      	movs	r3, #0
	float* pu, * pv;
	int32_t i, j, k, m;
	int32_t rotation_test;
	int32_t iteration_count;

	for (i = 0, x = 0.0f; i < ncols; i++) {
 80061c4:	2500      	movs	r5, #0
 80061c6:	9303      	str	r3, [sp, #12]
 80061c8:	9b03      	ldr	r3, [sp, #12]
 80061ca:	429f      	cmp	r7, r3
 80061cc:	d000      	beq.n	80061d0 <svd_golub_reinsch+0xe4>
 80061ce:	e295      	b.n	80066fc <svd_golub_reinsch+0x610>
		y = fabsf(diagonal[i]) + fabsf(superdiagonal[i]);
		if (x < y) {
			x = y;
		}
	}
	epsilon = x * FLT_EPSILON;
 80061d0:	21d0      	movs	r1, #208	@ 0xd0
 80061d2:	1c28      	adds	r0, r5, #0
 80061d4:	0589      	lsls	r1, r1, #22
 80061d6:	f7fa fd1b 	bl	8000c10 <__aeabi_fmul>
 80061da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061dc:	4ad3      	ldr	r2, [pc, #844]	@ (800652c <svd_golub_reinsch+0x440>)
 80061de:	009b      	lsls	r3, r3, #2
 80061e0:	9306      	str	r3, [sp, #24]
 80061e2:	9b01      	ldr	r3, [sp, #4]
 80061e4:	9010      	str	r0, [sp, #64]	@ 0x40
	for (k = ncols - 1; k >= 0; k--) {
 80061e6:	189b      	adds	r3, r3, r2
 80061e8:	009b      	lsls	r3, r3, #2
 80061ea:	930c      	str	r3, [sp, #48]	@ 0x30
 80061ec:	9b07      	ldr	r3, [sp, #28]
 80061ee:	3301      	adds	r3, #1
 80061f0:	d000      	beq.n	80061f4 <svd_golub_reinsch+0x108>
 80061f2:	e29a      	b.n	800672a <svd_golub_reinsch+0x63e>
				superdiagonal[k] = f;
				diagonal[k] = x;
			}
		}
	}
	return true;
 80061f4:	2301      	movs	r3, #1
			*p1 = *p2;
			*p2 = temp;
		}
		p1 = V + max_index;
		p2 = V + i;
		for (j = 0; j < ncols; j++, p1 += ncols, p2 += ncols) {
 80061f6:	2400      	movs	r4, #0
					return false;
 80061f8:	9305      	str	r3, [sp, #20]
	for (i = 0; i < ncols - 1; i++) {
 80061fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061fc:	42a3      	cmp	r3, r4
 80061fe:	d901      	bls.n	8006204 <svd_golub_reinsch+0x118>
 8006200:	f000 fcff 	bl	8006c02 <svd_golub_reinsch+0xb16>
	free(dummy_array);
 8006204:	9802      	ldr	r0, [sp, #8]
 8006206:	f005 f8ff 	bl	800b408 <free>
}
 800620a:	9805      	ldr	r0, [sp, #20]
 800620c:	b019      	add	sp, #100	@ 0x64
 800620e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		superdiagonal[i] = scale * s;
 8006210:	9b05      	ldr	r3, [sp, #20]
 8006212:	1c29      	adds	r1, r5, #0
 8006214:	009b      	lsls	r3, r3, #2
 8006216:	9803      	ldr	r0, [sp, #12]
 8006218:	930b      	str	r3, [sp, #44]	@ 0x2c
 800621a:	f7fa fcf9 	bl	8000c10 <__aeabi_fmul>
 800621e:	9b02      	ldr	r3, [sp, #8]
 8006220:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
		for (j = i, pu = pui, scale = 0.0f; j < nrows; j++, pu += ncols) {
 8006222:	9d09      	ldr	r5, [sp, #36]	@ 0x24
		superdiagonal[i] = scale * s;
 8006224:	5098      	str	r0, [r3, r2]
		for (j = i, pu = pui, scale = 0.0f; j < nrows; j++, pu += ncols) {
 8006226:	2300      	movs	r3, #0
 8006228:	9c05      	ldr	r4, [sp, #20]
 800622a:	930a      	str	r3, [sp, #40]	@ 0x28
 800622c:	9b04      	ldr	r3, [sp, #16]
 800622e:	42a3      	cmp	r3, r4
 8006230:	d809      	bhi.n	8006246 <svd_golub_reinsch+0x15a>
		if (scale > 0.0f) {
 8006232:	2100      	movs	r1, #0
 8006234:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006236:	f7fa f967 	bl	8000508 <__aeabi_fcmpgt>
 800623a:	2800      	cmp	r0, #0
 800623c:	d079      	beq.n	8006332 <svd_golub_reinsch+0x246>
			for (j = i, pu = pui, s2 = 0.0f; j < nrows; j++, pu += ncols) {
 800623e:	2400      	movs	r4, #0
 8006240:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006242:	9e05      	ldr	r6, [sp, #20]
 8006244:	e017      	b.n	8006276 <svd_golub_reinsch+0x18a>
			scale += fabsf(pu[i]);
 8006246:	6829      	ldr	r1, [r5, #0]
 8006248:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800624a:	0049      	lsls	r1, r1, #1
 800624c:	0849      	lsrs	r1, r1, #1
 800624e:	f7fa f96f 	bl	8000530 <__aeabi_fadd>
		for (j = i, pu = pui, scale = 0.0f; j < nrows; j++, pu += ncols) {
 8006252:	3401      	adds	r4, #1
			scale += fabsf(pu[i]);
 8006254:	900a      	str	r0, [sp, #40]	@ 0x28
		for (j = i, pu = pui, scale = 0.0f; j < nrows; j++, pu += ncols) {
 8006256:	19ed      	adds	r5, r5, r7
 8006258:	e7e8      	b.n	800622c <svd_golub_reinsch+0x140>
				pu[i] /= scale;
 800625a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800625c:	f7fa faf2 	bl	8000844 <__aeabi_fdiv>
 8006260:	6028      	str	r0, [r5, #0]
				s2 += pu[i] * pu[i];
 8006262:	1c01      	adds	r1, r0, #0
 8006264:	f7fa fcd4 	bl	8000c10 <__aeabi_fmul>
 8006268:	1c01      	adds	r1, r0, #0
 800626a:	1c20      	adds	r0, r4, #0
 800626c:	f7fa f960 	bl	8000530 <__aeabi_fadd>
			for (j = i, pu = pui, s2 = 0.0f; j < nrows; j++, pu += ncols) {
 8006270:	3601      	adds	r6, #1
				s2 += pu[i] * pu[i];
 8006272:	1c04      	adds	r4, r0, #0
			for (j = i, pu = pui, s2 = 0.0f; j < nrows; j++, pu += ncols) {
 8006274:	19ed      	adds	r5, r5, r7
 8006276:	9b04      	ldr	r3, [sp, #16]
				pu[i] /= scale;
 8006278:	6828      	ldr	r0, [r5, #0]
			for (j = i, pu = pui, s2 = 0.0f; j < nrows; j++, pu += ncols) {
 800627a:	42b3      	cmp	r3, r6
 800627c:	d8ed      	bhi.n	800625a <svd_golub_reinsch+0x16e>
			s = (pu[i] < 0.0f) ? sqrtf(s2) : -sqrtf(s2);
 800627e:	2100      	movs	r1, #0
 8006280:	f7fa f92e 	bl	80004e0 <__aeabi_fcmplt>
 8006284:	2800      	cmp	r0, #0
 8006286:	d01e      	beq.n	80062c6 <svd_golub_reinsch+0x1da>
 8006288:	1c20      	adds	r0, r4, #0
 800628a:	f007 fe2f 	bl	800deec <sqrtf>
 800628e:	9003      	str	r0, [sp, #12]
			half_norm_squared = pui[i] * s - s2;
 8006290:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006292:	9903      	ldr	r1, [sp, #12]
 8006294:	681d      	ldr	r5, [r3, #0]
 8006296:	1c28      	adds	r0, r5, #0
 8006298:	f7fa fcba 	bl	8000c10 <__aeabi_fmul>
 800629c:	1c21      	adds	r1, r4, #0
 800629e:	f7fa fdf5 	bl	8000e8c <__aeabi_fsub>
			pui[i] -= s;
 80062a2:	9903      	ldr	r1, [sp, #12]
			half_norm_squared = pui[i] * s - s2;
 80062a4:	900e      	str	r0, [sp, #56]	@ 0x38
			pui[i] -= s;
 80062a6:	1c28      	adds	r0, r5, #0
 80062a8:	f7fa fdf0 	bl	8000e8c <__aeabi_fsub>
 80062ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
			for (j = ip1; j < ncols; j++) {
 80062ae:	9e07      	ldr	r6, [sp, #28]
			pui[i] -= s;
 80062b0:	6018      	str	r0, [r3, #0]
			for (j = ip1; j < ncols; j++) {
 80062b2:	9b01      	ldr	r3, [sp, #4]
 80062b4:	42b3      	cmp	r3, r6
 80062b6:	d93c      	bls.n	8006332 <svd_golub_reinsch+0x246>
 80062b8:	00b3      	lsls	r3, r6, #2
 80062ba:	930d      	str	r3, [sp, #52]	@ 0x34
				for (k = i, si = 0.0f, pu = pui; k < nrows; k++, pu += ncols) {
 80062bc:	2300      	movs	r3, #0
			for (j = ip1; j < ncols; j++) {
 80062be:	9d09      	ldr	r5, [sp, #36]	@ 0x24
				for (k = i, si = 0.0f, pu = pui; k < nrows; k++, pu += ncols) {
 80062c0:	9c05      	ldr	r4, [sp, #20]
 80062c2:	930c      	str	r3, [sp, #48]	@ 0x30
 80062c4:	e015      	b.n	80062f2 <svd_golub_reinsch+0x206>
			s = (pu[i] < 0.0f) ? sqrtf(s2) : -sqrtf(s2);
 80062c6:	1c20      	adds	r0, r4, #0
 80062c8:	f007 fe10 	bl	800deec <sqrtf>
 80062cc:	2380      	movs	r3, #128	@ 0x80
 80062ce:	061b      	lsls	r3, r3, #24
 80062d0:	18c3      	adds	r3, r0, r3
 80062d2:	9303      	str	r3, [sp, #12]
 80062d4:	e7dc      	b.n	8006290 <svd_golub_reinsch+0x1a4>
					si += pu[i] * pu[j];
 80062d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062d8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80062da:	1aeb      	subs	r3, r5, r3
 80062dc:	6829      	ldr	r1, [r5, #0]
 80062de:	5898      	ldr	r0, [r3, r2]
 80062e0:	f7fa fc96 	bl	8000c10 <__aeabi_fmul>
 80062e4:	1c01      	adds	r1, r0, #0
 80062e6:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80062e8:	f7fa f922 	bl	8000530 <__aeabi_fadd>
				for (k = i, si = 0.0f, pu = pui; k < nrows; k++, pu += ncols) {
 80062ec:	3401      	adds	r4, #1
					si += pu[i] * pu[j];
 80062ee:	900c      	str	r0, [sp, #48]	@ 0x30
				for (k = i, si = 0.0f, pu = pui; k < nrows; k++, pu += ncols) {
 80062f0:	19ed      	adds	r5, r5, r7
 80062f2:	9b04      	ldr	r3, [sp, #16]
 80062f4:	42a3      	cmp	r3, r4
 80062f6:	d8ee      	bhi.n	80062d6 <svd_golub_reinsch+0x1ea>
				si /= half_norm_squared;
 80062f8:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80062fa:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80062fc:	f7fa faa2 	bl	8000844 <__aeabi_fdiv>
 8006300:	9b06      	ldr	r3, [sp, #24]
 8006302:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
				for (k = i, pu = pui; k < nrows; k++, pu += ncols) {
 8006304:	9d05      	ldr	r5, [sp, #20]
				si /= half_norm_squared;
 8006306:	900c      	str	r0, [sp, #48]	@ 0x30
				for (k = i, pu = pui; k < nrows; k++, pu += ncols) {
 8006308:	189c      	adds	r4, r3, r2
 800630a:	9b04      	ldr	r3, [sp, #16]
 800630c:	42ab      	cmp	r3, r5
 800630e:	d801      	bhi.n	8006314 <svd_golub_reinsch+0x228>
			for (j = ip1; j < ncols; j++) {
 8006310:	3601      	adds	r6, #1
 8006312:	e7ce      	b.n	80062b2 <svd_golub_reinsch+0x1c6>
					pu[j] += si * pu[i];
 8006314:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006316:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006318:	1ae3      	subs	r3, r4, r3
 800631a:	5899      	ldr	r1, [r3, r2]
 800631c:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800631e:	f7fa fc77 	bl	8000c10 <__aeabi_fmul>
 8006322:	1c01      	adds	r1, r0, #0
 8006324:	6820      	ldr	r0, [r4, #0]
 8006326:	f7fa f903 	bl	8000530 <__aeabi_fadd>
				for (k = i, pu = pui; k < nrows; k++, pu += ncols) {
 800632a:	3501      	adds	r5, #1
					pu[j] += si * pu[i];
 800632c:	6020      	str	r0, [r4, #0]
				for (k = i, pu = pui; k < nrows; k++, pu += ncols) {
 800632e:	19e4      	adds	r4, r4, r7
 8006330:	e7eb      	b.n	800630a <svd_golub_reinsch+0x21e>
		for (j = i, pu = pui; j < nrows; j++, pu += ncols) {
 8006332:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8006334:	9d05      	ldr	r5, [sp, #20]
 8006336:	9b04      	ldr	r3, [sp, #16]
 8006338:	42ab      	cmp	r3, r5
 800633a:	d829      	bhi.n	8006390 <svd_golub_reinsch+0x2a4>
		diagonal[i] = s * scale;
 800633c:	9903      	ldr	r1, [sp, #12]
 800633e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006340:	f7fa fc66 	bl	8000c10 <__aeabi_fmul>
 8006344:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006346:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006348:	5098      	str	r0, [r3, r2]
		if (i >= nrows || i == (ncols - 1)) {
 800634a:	9b04      	ldr	r3, [sp, #16]
 800634c:	9a05      	ldr	r2, [sp, #20]
 800634e:	4293      	cmp	r3, r2
 8006350:	d800      	bhi.n	8006354 <svd_golub_reinsch+0x268>
 8006352:	e0c7      	b.n	80064e4 <svd_golub_reinsch+0x3f8>
 8006354:	9b01      	ldr	r3, [sp, #4]
 8006356:	3b01      	subs	r3, #1
 8006358:	4293      	cmp	r3, r2
 800635a:	d100      	bne.n	800635e <svd_golub_reinsch+0x272>
 800635c:	e0c2      	b.n	80064e4 <svd_golub_reinsch+0x3f8>
		scale = 0.0f;
 800635e:	2500      	movs	r5, #0
		for (j = ip1; j < ncols; j++) {
 8006360:	9c07      	ldr	r4, [sp, #28]
 8006362:	9b01      	ldr	r3, [sp, #4]
 8006364:	42a3      	cmp	r3, r4
 8006366:	d81b      	bhi.n	80063a0 <svd_golub_reinsch+0x2b4>
		if (scale > 0.0) {
 8006368:	2100      	movs	r1, #0
 800636a:	1c28      	adds	r0, r5, #0
 800636c:	f7fa f8cc 	bl	8000508 <__aeabi_fcmpgt>
 8006370:	2800      	cmp	r0, #0
 8006372:	d174      	bne.n	800645e <svd_golub_reinsch+0x372>
		s = 0.0f;
 8006374:	2300      	movs	r3, #0
 8006376:	9303      	str	r3, [sp, #12]
	for (i = 0, pui = U, ip1 = 1; i < ncols; pui += ncols, i++, ip1++) {
 8006378:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800637a:	9b06      	ldr	r3, [sp, #24]
 800637c:	4694      	mov	ip, r2
 800637e:	19db      	adds	r3, r3, r7
 8006380:	9306      	str	r3, [sp, #24]
 8006382:	9b05      	ldr	r3, [sp, #20]
 8006384:	3301      	adds	r3, #1
 8006386:	9305      	str	r3, [sp, #20]
 8006388:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800638a:	4463      	add	r3, ip
 800638c:	9309      	str	r3, [sp, #36]	@ 0x24
 800638e:	e6cb      	b.n	8006128 <svd_golub_reinsch+0x3c>
			pu[i] *= scale;
 8006390:	6820      	ldr	r0, [r4, #0]
 8006392:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006394:	f7fa fc3c 	bl	8000c10 <__aeabi_fmul>
		for (j = i, pu = pui; j < nrows; j++, pu += ncols) {
 8006398:	3501      	adds	r5, #1
			pu[i] *= scale;
 800639a:	6020      	str	r0, [r4, #0]
		for (j = i, pu = pui; j < nrows; j++, pu += ncols) {
 800639c:	19e4      	adds	r4, r4, r7
 800639e:	e7ca      	b.n	8006336 <svd_golub_reinsch+0x24a>
			scale += fabsf(pui[j]);
 80063a0:	9a06      	ldr	r2, [sp, #24]
 80063a2:	00a3      	lsls	r3, r4, #2
 80063a4:	58d1      	ldr	r1, [r2, r3]
 80063a6:	1c28      	adds	r0, r5, #0
 80063a8:	0049      	lsls	r1, r1, #1
 80063aa:	0849      	lsrs	r1, r1, #1
 80063ac:	f7fa f8c0 	bl	8000530 <__aeabi_fadd>
		for (j = ip1; j < ncols; j++) {
 80063b0:	3401      	adds	r4, #1
			scale += fabsf(pui[j]);
 80063b2:	1c05      	adds	r5, r0, #0
		for (j = ip1; j < ncols; j++) {
 80063b4:	e7d5      	b.n	8006362 <svd_golub_reinsch+0x276>
				pui[j] /= scale;
 80063b6:	9b06      	ldr	r3, [sp, #24]
 80063b8:	00a2      	lsls	r2, r4, #2
 80063ba:	5898      	ldr	r0, [r3, r2]
 80063bc:	1c29      	adds	r1, r5, #0
 80063be:	f7fa fa41 	bl	8000844 <__aeabi_fdiv>
 80063c2:	9b06      	ldr	r3, [sp, #24]
 80063c4:	00a2      	lsls	r2, r4, #2
 80063c6:	5098      	str	r0, [r3, r2]
				s2 += pui[j] * pui[j];
 80063c8:	1c01      	adds	r1, r0, #0
 80063ca:	f7fa fc21 	bl	8000c10 <__aeabi_fmul>
 80063ce:	1c01      	adds	r1, r0, #0
 80063d0:	1c30      	adds	r0, r6, #0
 80063d2:	f7fa f8ad 	bl	8000530 <__aeabi_fadd>
			for (j = ip1, s2 = 0.0f; j < ncols; j++) {
 80063d6:	3401      	adds	r4, #1
				s2 += pui[j] * pui[j];
 80063d8:	1c06      	adds	r6, r0, #0
			for (j = ip1, s2 = 0.0f; j < ncols; j++) {
 80063da:	9b01      	ldr	r3, [sp, #4]
 80063dc:	42a3      	cmp	r3, r4
 80063de:	d8ea      	bhi.n	80063b6 <svd_golub_reinsch+0x2ca>
			s = (pui[ip1] < 0.0) ? sqrtf(s2) : -sqrtf(s2);
 80063e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063e2:	2100      	movs	r1, #0
 80063e4:	685c      	ldr	r4, [r3, #4]
 80063e6:	1c20      	adds	r0, r4, #0
 80063e8:	f7fa f87a 	bl	80004e0 <__aeabi_fcmplt>
 80063ec:	2800      	cmp	r0, #0
 80063ee:	d039      	beq.n	8006464 <svd_golub_reinsch+0x378>
 80063f0:	1c30      	adds	r0, r6, #0
 80063f2:	f007 fd7b 	bl	800deec <sqrtf>
 80063f6:	9003      	str	r0, [sp, #12]
			half_norm_squared = pui[ip1] * s - s2;
 80063f8:	9903      	ldr	r1, [sp, #12]
 80063fa:	1c20      	adds	r0, r4, #0
 80063fc:	f7fa fc08 	bl	8000c10 <__aeabi_fmul>
 8006400:	1c31      	adds	r1, r6, #0
 8006402:	f7fa fd43 	bl	8000e8c <__aeabi_fsub>
			pui[ip1] -= s;
 8006406:	9903      	ldr	r1, [sp, #12]
			half_norm_squared = pui[ip1] * s - s2;
 8006408:	900a      	str	r0, [sp, #40]	@ 0x28
			pui[ip1] -= s;
 800640a:	1c20      	adds	r0, r4, #0
 800640c:	f7fa fd3e 	bl	8000e8c <__aeabi_fsub>
 8006410:	9b09      	ldr	r3, [sp, #36]	@ 0x24
			for (k = ip1; k < ncols; k++) {
 8006412:	9c07      	ldr	r4, [sp, #28]
			pui[ip1] -= s;
 8006414:	6058      	str	r0, [r3, #4]
			for (k = ip1; k < ncols; k++) {
 8006416:	9b01      	ldr	r3, [sp, #4]
 8006418:	42a3      	cmp	r3, r4
 800641a:	d82b      	bhi.n	8006474 <svd_golub_reinsch+0x388>
			if (i < (nrows - 1)) {
 800641c:	9b04      	ldr	r3, [sp, #16]
 800641e:	9a05      	ldr	r2, [sp, #20]
 8006420:	3b01      	subs	r3, #1
 8006422:	4293      	cmp	r3, r2
 8006424:	d90a      	bls.n	800643c <svd_golub_reinsch+0x350>
				for (j = ip1, pu = pui + ncols; j < nrows; j++, pu += ncols) {
 8006426:	9b06      	ldr	r3, [sp, #24]
 8006428:	19dc      	adds	r4, r3, r7
 800642a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800642c:	3304      	adds	r3, #4
 800642e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006430:	9b07      	ldr	r3, [sp, #28]
 8006432:	930c      	str	r3, [sp, #48]	@ 0x30
 8006434:	9b04      	ldr	r3, [sp, #16]
 8006436:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006438:	4293      	cmp	r3, r2
 800643a:	d840      	bhi.n	80064be <svd_golub_reinsch+0x3d2>
			for (k = ip1; k < ncols; k++) {
 800643c:	9b01      	ldr	r3, [sp, #4]
 800643e:	9a07      	ldr	r2, [sp, #28]
 8006440:	4293      	cmp	r3, r2
 8006442:	d999      	bls.n	8006378 <svd_golub_reinsch+0x28c>
				pui[k] *= scale;
 8006444:	9b07      	ldr	r3, [sp, #28]
 8006446:	1c29      	adds	r1, r5, #0
 8006448:	009c      	lsls	r4, r3, #2
 800644a:	9b06      	ldr	r3, [sp, #24]
 800644c:	5918      	ldr	r0, [r3, r4]
 800644e:	f7fa fbdf 	bl	8000c10 <__aeabi_fmul>
 8006452:	9b06      	ldr	r3, [sp, #24]
 8006454:	5118      	str	r0, [r3, r4]
			for (k = ip1; k < ncols; k++) {
 8006456:	9b07      	ldr	r3, [sp, #28]
 8006458:	3301      	adds	r3, #1
 800645a:	9307      	str	r3, [sp, #28]
 800645c:	e7ee      	b.n	800643c <svd_golub_reinsch+0x350>
			for (j = ip1, s2 = 0.0f; j < ncols; j++) {
 800645e:	2600      	movs	r6, #0
 8006460:	9c07      	ldr	r4, [sp, #28]
 8006462:	e7ba      	b.n	80063da <svd_golub_reinsch+0x2ee>
			s = (pui[ip1] < 0.0) ? sqrtf(s2) : -sqrtf(s2);
 8006464:	1c30      	adds	r0, r6, #0
 8006466:	f007 fd41 	bl	800deec <sqrtf>
 800646a:	2380      	movs	r3, #128	@ 0x80
 800646c:	061b      	lsls	r3, r3, #24
 800646e:	18c3      	adds	r3, r0, r3
 8006470:	9303      	str	r3, [sp, #12]
 8006472:	e7c1      	b.n	80063f8 <svd_golub_reinsch+0x30c>
				superdiagonal[k] = pui[k] / half_norm_squared;
 8006474:	9b06      	ldr	r3, [sp, #24]
 8006476:	00a6      	lsls	r6, r4, #2
 8006478:	5998      	ldr	r0, [r3, r6]
 800647a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800647c:	f7fa f9e2 	bl	8000844 <__aeabi_fdiv>
 8006480:	9b02      	ldr	r3, [sp, #8]
			for (k = ip1; k < ncols; k++) {
 8006482:	3401      	adds	r4, #1
				superdiagonal[k] = pui[k] / half_norm_squared;
 8006484:	5198      	str	r0, [r3, r6]
			for (k = ip1; k < ncols; k++) {
 8006486:	e7c6      	b.n	8006416 <svd_golub_reinsch+0x32a>
						si += pui[k] * pu[k];
 8006488:	9a06      	ldr	r2, [sp, #24]
 800648a:	00b3      	lsls	r3, r6, #2
 800648c:	58e1      	ldr	r1, [r4, r3]
 800648e:	58d0      	ldr	r0, [r2, r3]
 8006490:	f7fa fbbe 	bl	8000c10 <__aeabi_fmul>
 8006494:	1c01      	adds	r1, r0, #0
 8006496:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006498:	f7fa f84a 	bl	8000530 <__aeabi_fadd>
					for (k = ip1, si = 0.0f; k < ncols; k++) {
 800649c:	3601      	adds	r6, #1
						si += pui[k] * pu[k];
 800649e:	900a      	str	r0, [sp, #40]	@ 0x28
					for (k = ip1, si = 0.0f; k < ncols; k++) {
 80064a0:	9b01      	ldr	r3, [sp, #4]
 80064a2:	42b3      	cmp	r3, r6
 80064a4:	d8f0      	bhi.n	8006488 <svd_golub_reinsch+0x39c>
					for (k = ip1; k < ncols; k++) {
 80064a6:	9b07      	ldr	r3, [sp, #28]
 80064a8:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 80064aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80064ac:	9b01      	ldr	r3, [sp, #4]
 80064ae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d808      	bhi.n	80064c6 <svd_golub_reinsch+0x3da>
				for (j = ip1, pu = pui + ncols; j < nrows; j++, pu += ncols) {
 80064b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80064b6:	19e4      	adds	r4, r4, r7
 80064b8:	3301      	adds	r3, #1
 80064ba:	930c      	str	r3, [sp, #48]	@ 0x30
 80064bc:	e7ba      	b.n	8006434 <svd_golub_reinsch+0x348>
					for (k = ip1, si = 0.0f; k < ncols; k++) {
 80064be:	2300      	movs	r3, #0
 80064c0:	9e07      	ldr	r6, [sp, #28]
 80064c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80064c4:	e7ec      	b.n	80064a0 <svd_golub_reinsch+0x3b4>
						pu[k] += si * superdiagonal[k];
 80064c6:	9b02      	ldr	r3, [sp, #8]
 80064c8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80064ca:	5999      	ldr	r1, [r3, r6]
 80064cc:	f7fa fba0 	bl	8000c10 <__aeabi_fmul>
 80064d0:	1c01      	adds	r1, r0, #0
 80064d2:	59a0      	ldr	r0, [r4, r6]
 80064d4:	f7fa f82c 	bl	8000530 <__aeabi_fadd>
					for (k = ip1; k < ncols; k++) {
 80064d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
						pu[k] += si * superdiagonal[k];
 80064da:	51a0      	str	r0, [r4, r6]
					for (k = ip1; k < ncols; k++) {
 80064dc:	3301      	adds	r3, #1
 80064de:	930b      	str	r3, [sp, #44]	@ 0x2c
 80064e0:	3604      	adds	r6, #4
 80064e2:	e7e3      	b.n	80064ac <svd_golub_reinsch+0x3c0>
		scale = 0.0f;
 80064e4:	2300      	movs	r3, #0
 80064e6:	9303      	str	r3, [sp, #12]
		s = 0.0f;
 80064e8:	1c1d      	adds	r5, r3, #0
 80064ea:	e745      	b.n	8006378 <svd_golub_reinsch+0x28c>
		if (fabsf(s) > MIN_VALUE) {
 80064ec:	9b05      	ldr	r3, [sp, #20]
 80064ee:	4910      	ldr	r1, [pc, #64]	@ (8006530 <svd_golub_reinsch+0x444>)
 80064f0:	009b      	lsls	r3, r3, #2
 80064f2:	9315      	str	r3, [sp, #84]	@ 0x54
 80064f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064f6:	0058      	lsls	r0, r3, #1
 80064f8:	0840      	lsrs	r0, r0, #1
 80064fa:	f7fa f805 	bl	8000508 <__aeabi_fcmpgt>
 80064fe:	2800      	cmp	r0, #0
 8006500:	d050      	beq.n	80065a4 <svd_golub_reinsch+0x4b8>
			for (j = ip1; j < ncols; j++, pv += ncols) {
 8006502:	002c      	movs	r4, r5
 8006504:	9b06      	ldr	r3, [sp, #24]
 8006506:	18fe      	adds	r6, r7, r3
 8006508:	9b01      	ldr	r3, [sp, #4]
 800650a:	42a3      	cmp	r3, r4
 800650c:	d812      	bhi.n	8006534 <svd_golub_reinsch+0x448>
			for (j = ip1; j < ncols; j++) {
 800650e:	9509      	str	r5, [sp, #36]	@ 0x24
 8006510:	9b01      	ldr	r3, [sp, #4]
 8006512:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006514:	4293      	cmp	r3, r2
 8006516:	d945      	bls.n	80065a4 <svd_golub_reinsch+0x4b8>
 8006518:	0093      	lsls	r3, r2, #2
 800651a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800651c:	9312      	str	r3, [sp, #72]	@ 0x48
 800651e:	189c      	adds	r4, r3, r2
				si = 0.0f;
 8006520:	2300      	movs	r3, #0
				for (k = ip1, pv = pvi + ncols; k < ncols; k++, pv += ncols) {
 8006522:	002e      	movs	r6, r5
			for (j = ip1; j < ncols; j++) {
 8006524:	940d      	str	r4, [sp, #52]	@ 0x34
				si = 0.0f;
 8006526:	930c      	str	r3, [sp, #48]	@ 0x30
 8006528:	e022      	b.n	8006570 <svd_golub_reinsch+0x484>
 800652a:	46c0      	nop			@ (mov r8, r8)
 800652c:	3ffffffe 	.word	0x3ffffffe
 8006530:	2d2febff 	.word	0x2d2febff
				pv[i] = (pui[j] / pui[ip1]) / s;
 8006534:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006536:	00a3      	lsls	r3, r4, #2
 8006538:	6811      	ldr	r1, [r2, #0]
 800653a:	9a03      	ldr	r2, [sp, #12]
			for (j = ip1; j < ncols; j++, pv += ncols) {
 800653c:	3401      	adds	r4, #1
				pv[i] = (pui[j] / pui[ip1]) / s;
 800653e:	58d0      	ldr	r0, [r2, r3]
 8006540:	f7fa f980 	bl	8000844 <__aeabi_fdiv>
 8006544:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006546:	f7fa f97d 	bl	8000844 <__aeabi_fdiv>
 800654a:	6030      	str	r0, [r6, #0]
			for (j = ip1; j < ncols; j++, pv += ncols) {
 800654c:	19f6      	adds	r6, r6, r7
 800654e:	e7db      	b.n	8006508 <svd_golub_reinsch+0x41c>
					si += pui[k] * pv[j];
 8006550:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006552:	00b3      	lsls	r3, r6, #2
 8006554:	6811      	ldr	r1, [r2, #0]
 8006556:	9a03      	ldr	r2, [sp, #12]
				for (k = ip1, pv = pvi + ncols; k < ncols; k++, pv += ncols) {
 8006558:	3601      	adds	r6, #1
					si += pui[k] * pv[j];
 800655a:	58d0      	ldr	r0, [r2, r3]
 800655c:	f7fa fb58 	bl	8000c10 <__aeabi_fmul>
 8006560:	1c01      	adds	r1, r0, #0
 8006562:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8006564:	f7f9 ffe4 	bl	8000530 <__aeabi_fadd>
 8006568:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800656a:	900c      	str	r0, [sp, #48]	@ 0x30
				for (k = ip1, pv = pvi + ncols; k < ncols; k++, pv += ncols) {
 800656c:	19db      	adds	r3, r3, r7
 800656e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006570:	9b01      	ldr	r3, [sp, #4]
 8006572:	42b3      	cmp	r3, r6
 8006574:	d8ec      	bhi.n	8006550 <svd_golub_reinsch+0x464>
				for (k = ip1, pv = pvi + ncols; k < ncols; k++, pv += ncols) {
 8006576:	002e      	movs	r6, r5
 8006578:	9b01      	ldr	r3, [sp, #4]
 800657a:	42b3      	cmp	r3, r6
 800657c:	d803      	bhi.n	8006586 <svd_golub_reinsch+0x49a>
			for (j = ip1; j < ncols; j++) {
 800657e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006580:	3301      	adds	r3, #1
 8006582:	9309      	str	r3, [sp, #36]	@ 0x24
 8006584:	e7c4      	b.n	8006510 <svd_golub_reinsch+0x424>
					pv[j] += si * pv[i];
 8006586:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006588:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800658a:	1ae3      	subs	r3, r4, r3
 800658c:	5899      	ldr	r1, [r3, r2]
 800658e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8006590:	f7fa fb3e 	bl	8000c10 <__aeabi_fmul>
 8006594:	1c01      	adds	r1, r0, #0
 8006596:	6820      	ldr	r0, [r4, #0]
 8006598:	f7f9 ffca 	bl	8000530 <__aeabi_fadd>
				for (k = ip1, pv = pvi + ncols; k < ncols; k++, pv += ncols) {
 800659c:	3601      	adds	r6, #1
					pv[j] += si * pv[i];
 800659e:	6020      	str	r0, [r4, #0]
				for (k = ip1, pv = pvi + ncols; k < ncols; k++, pv += ncols) {
 80065a0:	19e4      	adds	r4, r4, r7
 80065a2:	e7e9      	b.n	8006578 <svd_golub_reinsch+0x48c>
		for (j = ip1; j < ncols; j++, pv += ncols) {
 80065a4:	9b06      	ldr	r3, [sp, #24]
 80065a6:	9a01      	ldr	r2, [sp, #4]
 80065a8:	19db      	adds	r3, r3, r7
 80065aa:	42aa      	cmp	r2, r5
 80065ac:	d81a      	bhi.n	80065e4 <svd_golub_reinsch+0x4f8>
		pvi[i] = 1.0f;
 80065ae:	22fe      	movs	r2, #254	@ 0xfe
 80065b0:	9b06      	ldr	r3, [sp, #24]
 80065b2:	0592      	lsls	r2, r2, #22
 80065b4:	601a      	str	r2, [r3, #0]
		s = superdiagonal[i];
 80065b6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80065b8:	9b02      	ldr	r3, [sp, #8]
 80065ba:	589b      	ldr	r3, [r3, r2]
	for (i = ncols - 2, ip1 = ncols - 1; i >= 0; i--, pui -= ncols, pvi -= ncols, ip1--) {
 80065bc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
		s = superdiagonal[i];
 80065be:	9309      	str	r3, [sp, #36]	@ 0x24
	for (i = ncols - 2, ip1 = ncols - 1; i >= 0; i--, pui -= ncols, pvi -= ncols, ip1--) {
 80065c0:	4694      	mov	ip, r2
 80065c2:	9b05      	ldr	r3, [sp, #20]
 80065c4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80065c6:	3b01      	subs	r3, #1
 80065c8:	9305      	str	r3, [sp, #20]
 80065ca:	9b03      	ldr	r3, [sp, #12]
 80065cc:	4463      	add	r3, ip
 80065ce:	4694      	mov	ip, r2
 80065d0:	9303      	str	r3, [sp, #12]
 80065d2:	9b06      	ldr	r3, [sp, #24]
 80065d4:	4463      	add	r3, ip
 80065d6:	9306      	str	r3, [sp, #24]
 80065d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80065da:	4463      	add	r3, ip
 80065dc:	930f      	str	r3, [sp, #60]	@ 0x3c
 80065de:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80065e0:	930e      	str	r3, [sp, #56]	@ 0x38
 80065e2:	e5d3      	b.n	800618c <svd_golub_reinsch+0xa0>
			pvi[j] = 0.0f;
 80065e4:	2100      	movs	r1, #0
 80065e6:	9814      	ldr	r0, [sp, #80]	@ 0x50
 80065e8:	00aa      	lsls	r2, r5, #2
 80065ea:	5081      	str	r1, [r0, r2]
		for (j = ip1; j < ncols; j++, pv += ncols) {
 80065ec:	3501      	adds	r5, #1
			pv[i] = 0.0f;
 80065ee:	6019      	str	r1, [r3, #0]
		for (j = ip1; j < ncols; j++, pv += ncols) {
 80065f0:	e7d9      	b.n	80065a6 <svd_golub_reinsch+0x4ba>
			pui[j] = 0.0f;
 80065f2:	2100      	movs	r1, #0
 80065f4:	9b03      	ldr	r3, [sp, #12]
 80065f6:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	930f      	str	r3, [sp, #60]	@ 0x3c
		s = diagonal[i];
 80065fc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80065fe:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006600:	589b      	ldr	r3, [r3, r2]
			pui[j] = 0.0f;
 8006602:	000a      	movs	r2, r1
		s = diagonal[i];
 8006604:	9309      	str	r3, [sp, #36]	@ 0x24
			pui[j] = 0.0f;
 8006606:	9b01      	ldr	r3, [sp, #4]
 8006608:	4283      	cmp	r3, r0
 800660a:	414a      	adcs	r2, r1
 800660c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800660e:	4252      	negs	r2, r2
 8006610:	401a      	ands	r2, r3
 8006612:	1d20      	adds	r0, r4, #4
 8006614:	f005 fea9 	bl	800c36a <memset>
		if (fabsf(s) > MIN_VALUE) {
 8006618:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800661a:	49a7      	ldr	r1, [pc, #668]	@ (80068b8 <svd_golub_reinsch+0x7cc>)
 800661c:	0058      	lsls	r0, r3, #1
 800661e:	0840      	lsrs	r0, r0, #1
 8006620:	f7f9 ff72 	bl	8000508 <__aeabi_fcmpgt>
			for (j = ip1; j < ncols; j++) {
 8006624:	9b10      	ldr	r3, [sp, #64]	@ 0x40
		if (fabsf(s) > MIN_VALUE) {
 8006626:	2800      	cmp	r0, #0
 8006628:	d11d      	bne.n	8006666 <svd_golub_reinsch+0x57a>
 800662a:	0022      	movs	r2, r4
 800662c:	9b03      	ldr	r3, [sp, #12]
 800662e:	e061      	b.n	80066f4 <svd_golub_reinsch+0x608>
				for (k = ip1; k < nrows; k++, pu += ncols) {
 8006630:	9b06      	ldr	r3, [sp, #24]
 8006632:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	930d      	str	r3, [sp, #52]	@ 0x34
				si = 0.0;
 8006638:	2300      	movs	r3, #0
 800663a:	193e      	adds	r6, r7, r4
 800663c:	930c      	str	r3, [sp, #48]	@ 0x30
				for (k = ip1; k < nrows; k++, pu += ncols) {
 800663e:	9b04      	ldr	r3, [sp, #16]
 8006640:	42ab      	cmp	r3, r5
 8006642:	d82d      	bhi.n	80066a0 <svd_golub_reinsch+0x5b4>
				si = (si / pui[i]) / s;
 8006644:	6821      	ldr	r1, [r4, #0]
 8006646:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8006648:	f7fa f8fc 	bl	8000844 <__aeabi_fdiv>
 800664c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800664e:	f7fa f8f9 	bl	8000844 <__aeabi_fdiv>
 8006652:	9b05      	ldr	r3, [sp, #20]
 8006654:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
				for (k = i, pu = pui; k < nrows; k++, pu += ncols) {
 8006656:	9e03      	ldr	r6, [sp, #12]
				si = (si / pui[i]) / s;
 8006658:	900c      	str	r0, [sp, #48]	@ 0x30
				for (k = i, pu = pui; k < nrows; k++, pu += ncols) {
 800665a:	189d      	adds	r5, r3, r2
 800665c:	9b04      	ldr	r3, [sp, #16]
 800665e:	42b3      	cmp	r3, r6
 8006660:	d82d      	bhi.n	80066be <svd_golub_reinsch+0x5d2>
			for (j = ip1; j < ncols; j++) {
 8006662:	9b06      	ldr	r3, [sp, #24]
 8006664:	3301      	adds	r3, #1
 8006666:	9306      	str	r3, [sp, #24]
 8006668:	9a06      	ldr	r2, [sp, #24]
 800666a:	9b01      	ldr	r3, [sp, #4]
 800666c:	4293      	cmp	r3, r2
 800666e:	d8df      	bhi.n	8006630 <svd_golub_reinsch+0x544>
 8006670:	0025      	movs	r5, r4
 8006672:	9e03      	ldr	r6, [sp, #12]
			for (j = i, pu = pui; j < nrows; j++, pu += ncols) {
 8006674:	9b04      	ldr	r3, [sp, #16]
 8006676:	42b3      	cmp	r3, r6
 8006678:	d830      	bhi.n	80066dc <svd_golub_reinsch+0x5f0>
		pui[i] += 1.0f;
 800667a:	21fe      	movs	r1, #254	@ 0xfe
 800667c:	6820      	ldr	r0, [r4, #0]
 800667e:	0589      	lsls	r1, r1, #22
 8006680:	f7f9 ff56 	bl	8000530 <__aeabi_fadd>
	for (i = ncols - 1, ip1 = ncols; i >= 0; ip1 = i, i--, pui -= ncols) {
 8006684:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006686:	9b03      	ldr	r3, [sp, #12]
 8006688:	4694      	mov	ip, r2
 800668a:	3b01      	subs	r3, #1
 800668c:	9303      	str	r3, [sp, #12]
 800668e:	9b05      	ldr	r3, [sp, #20]
		pui[i] += 1.0f;
 8006690:	6020      	str	r0, [r4, #0]
	for (i = ncols - 1, ip1 = ncols; i >= 0; ip1 = i, i--, pui -= ncols) {
 8006692:	4463      	add	r3, ip
 8006694:	9305      	str	r3, [sp, #20]
 8006696:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006698:	18e4      	adds	r4, r4, r3
 800669a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800669c:	3304      	adds	r3, #4
 800669e:	e588      	b.n	80061b2 <svd_golub_reinsch+0xc6>
					si += pu[i] * pu[j];
 80066a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80066a2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80066a4:	1af3      	subs	r3, r6, r3
 80066a6:	6831      	ldr	r1, [r6, #0]
 80066a8:	5898      	ldr	r0, [r3, r2]
 80066aa:	f7fa fab1 	bl	8000c10 <__aeabi_fmul>
 80066ae:	1c01      	adds	r1, r0, #0
 80066b0:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80066b2:	f7f9 ff3d 	bl	8000530 <__aeabi_fadd>
				for (k = ip1; k < nrows; k++, pu += ncols) {
 80066b6:	3501      	adds	r5, #1
					si += pu[i] * pu[j];
 80066b8:	900c      	str	r0, [sp, #48]	@ 0x30
				for (k = ip1; k < nrows; k++, pu += ncols) {
 80066ba:	19f6      	adds	r6, r6, r7
 80066bc:	e7bf      	b.n	800663e <svd_golub_reinsch+0x552>
					pu[j] += si * pu[i];
 80066be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80066c0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80066c2:	1aeb      	subs	r3, r5, r3
 80066c4:	5899      	ldr	r1, [r3, r2]
 80066c6:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80066c8:	f7fa faa2 	bl	8000c10 <__aeabi_fmul>
 80066cc:	1c01      	adds	r1, r0, #0
 80066ce:	6828      	ldr	r0, [r5, #0]
 80066d0:	f7f9 ff2e 	bl	8000530 <__aeabi_fadd>
				for (k = i, pu = pui; k < nrows; k++, pu += ncols) {
 80066d4:	3601      	adds	r6, #1
					pu[j] += si * pu[i];
 80066d6:	6028      	str	r0, [r5, #0]
				for (k = i, pu = pui; k < nrows; k++, pu += ncols) {
 80066d8:	19ed      	adds	r5, r5, r7
 80066da:	e7bf      	b.n	800665c <svd_golub_reinsch+0x570>
				pu[i] /= s;
 80066dc:	6828      	ldr	r0, [r5, #0]
 80066de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80066e0:	f7fa f8b0 	bl	8000844 <__aeabi_fdiv>
			for (j = i, pu = pui; j < nrows; j++, pu += ncols) {
 80066e4:	3601      	adds	r6, #1
				pu[i] /= s;
 80066e6:	6028      	str	r0, [r5, #0]
			for (j = i, pu = pui; j < nrows; j++, pu += ncols) {
 80066e8:	19ed      	adds	r5, r5, r7
 80066ea:	e7c3      	b.n	8006674 <svd_golub_reinsch+0x588>
				pu[i] = 0.0f;
 80066ec:	2100      	movs	r1, #0
			for (j = i, pu = pui; j < nrows; j++, pu += ncols) {
 80066ee:	3301      	adds	r3, #1
				pu[i] = 0.0f;
 80066f0:	6011      	str	r1, [r2, #0]
			for (j = i, pu = pui; j < nrows; j++, pu += ncols) {
 80066f2:	19d2      	adds	r2, r2, r7
 80066f4:	9904      	ldr	r1, [sp, #16]
 80066f6:	4299      	cmp	r1, r3
 80066f8:	d8f8      	bhi.n	80066ec <svd_golub_reinsch+0x600>
 80066fa:	e7be      	b.n	800667a <svd_golub_reinsch+0x58e>
		y = fabsf(diagonal[i]) + fabsf(superdiagonal[i]);
 80066fc:	9a03      	ldr	r2, [sp, #12]
 80066fe:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006700:	5898      	ldr	r0, [r3, r2]
 8006702:	9b02      	ldr	r3, [sp, #8]
 8006704:	0040      	lsls	r0, r0, #1
 8006706:	5899      	ldr	r1, [r3, r2]
 8006708:	0840      	lsrs	r0, r0, #1
 800670a:	0049      	lsls	r1, r1, #1
 800670c:	0849      	lsrs	r1, r1, #1
 800670e:	f7f9 ff0f 	bl	8000530 <__aeabi_fadd>
		if (x < y) {
 8006712:	1c29      	adds	r1, r5, #0
		y = fabsf(diagonal[i]) + fabsf(superdiagonal[i]);
 8006714:	1c04      	adds	r4, r0, #0
		if (x < y) {
 8006716:	f7f9 fef7 	bl	8000508 <__aeabi_fcmpgt>
 800671a:	2800      	cmp	r0, #0
 800671c:	d100      	bne.n	8006720 <svd_golub_reinsch+0x634>
 800671e:	1c2c      	adds	r4, r5, #0
	for (i = 0, x = 0.0f; i < ncols; i++) {
 8006720:	9b03      	ldr	r3, [sp, #12]
 8006722:	1c25      	adds	r5, r4, #0
 8006724:	3304      	adds	r3, #4
 8006726:	9303      	str	r3, [sp, #12]
 8006728:	e54e      	b.n	80061c8 <svd_golub_reinsch+0xdc>
 800672a:	4b64      	ldr	r3, [pc, #400]	@ (80068bc <svd_golub_reinsch+0x7d0>)
 800672c:	930f      	str	r3, [sp, #60]	@ 0x3c
			for (m = k; m >= 0; m--) {
 800672e:	9b07      	ldr	r3, [sp, #28]
 8006730:	9305      	str	r3, [sp, #20]
				if (fabsf(diagonal[m - 1]) <= epsilon) {
 8006732:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006734:	1f1d      	subs	r5, r3, #4
				if (fabsf(superdiagonal[m]) <= epsilon) {
 8006736:	9b05      	ldr	r3, [sp, #20]
 8006738:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800673a:	009c      	lsls	r4, r3, #2
 800673c:	9b02      	ldr	r3, [sp, #8]
 800673e:	5919      	ldr	r1, [r3, r4]
 8006740:	0049      	lsls	r1, r1, #1
 8006742:	0849      	lsrs	r1, r1, #1
 8006744:	f7f9 feea 	bl	800051c <__aeabi_fcmpge>
 8006748:	2800      	cmp	r0, #0
 800674a:	d15d      	bne.n	8006808 <svd_golub_reinsch+0x71c>
				if (fabsf(diagonal[m - 1]) <= epsilon) {
 800674c:	5929      	ldr	r1, [r5, r4]
 800674e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006750:	0049      	lsls	r1, r1, #1
 8006752:	0849      	lsrs	r1, r1, #1
 8006754:	f7f9 fee2 	bl	800051c <__aeabi_fcmpge>
 8006758:	2800      	cmp	r0, #0
 800675a:	d103      	bne.n	8006764 <svd_golub_reinsch+0x678>
			for (m = k; m >= 0; m--) {
 800675c:	9b05      	ldr	r3, [sp, #20]
 800675e:	1e5a      	subs	r2, r3, #1
 8006760:	9205      	str	r2, [sp, #20]
 8006762:	d2e8      	bcs.n	8006736 <svd_golub_reinsch+0x64a>
						y = pu[m - 1];
 8006764:	9b05      	ldr	r3, [sp, #20]
 8006766:	4a56      	ldr	r2, [pc, #344]	@ (80068c0 <svd_golub_reinsch+0x7d4>)
				c = 0.0f;
 8006768:	2700      	movs	r7, #0
						y = pu[m - 1];
 800676a:	189b      	adds	r3, r3, r2
 800676c:	009b      	lsls	r3, r3, #2
 800676e:	930e      	str	r3, [sp, #56]	@ 0x38
 8006770:	1d1e      	adds	r6, r3, #4
 8006772:	9b05      	ldr	r3, [sp, #20]
 8006774:	930b      	str	r3, [sp, #44]	@ 0x2c
				s = 1.0f;
 8006776:	23fe      	movs	r3, #254	@ 0xfe
 8006778:	059b      	lsls	r3, r3, #22
 800677a:	9309      	str	r3, [sp, #36]	@ 0x24
 800677c:	e040      	b.n	8006800 <svd_golub_reinsch+0x714>
					f = s * superdiagonal[i];
 800677e:	9b02      	ldr	r3, [sp, #8]
 8006780:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006782:	599d      	ldr	r5, [r3, r6]
 8006784:	1c28      	adds	r0, r5, #0
 8006786:	f7fa fa43 	bl	8000c10 <__aeabi_fmul>
					superdiagonal[i] *= c;
 800678a:	1c39      	adds	r1, r7, #0
					f = s * superdiagonal[i];
 800678c:	1c04      	adds	r4, r0, #0
					superdiagonal[i] *= c;
 800678e:	1c28      	adds	r0, r5, #0
 8006790:	f7fa fa3e 	bl	8000c10 <__aeabi_fmul>
 8006794:	9b02      	ldr	r3, [sp, #8]
					if (fabsf(f) <= epsilon) {
 8006796:	0061      	lsls	r1, r4, #1
					superdiagonal[i] *= c;
 8006798:	5198      	str	r0, [r3, r6]
					if (fabsf(f) <= epsilon) {
 800679a:	0849      	lsrs	r1, r1, #1
 800679c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800679e:	f7f9 febd 	bl	800051c <__aeabi_fcmpge>
 80067a2:	900d      	str	r0, [sp, #52]	@ 0x34
 80067a4:	2800      	cmp	r0, #0
 80067a6:	d12f      	bne.n	8006808 <svd_golub_reinsch+0x71c>
					g = diagonal[i];
 80067a8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
					h = sqrtf(f * f + g * g);
 80067aa:	1c21      	adds	r1, r4, #0
 80067ac:	1c20      	adds	r0, r4, #0
					g = diagonal[i];
 80067ae:	599f      	ldr	r7, [r3, r6]
					h = sqrtf(f * f + g * g);
 80067b0:	f7fa fa2e 	bl	8000c10 <__aeabi_fmul>
 80067b4:	1c39      	adds	r1, r7, #0
 80067b6:	1c05      	adds	r5, r0, #0
 80067b8:	1c38      	adds	r0, r7, #0
 80067ba:	f7fa fa29 	bl	8000c10 <__aeabi_fmul>
 80067be:	1c01      	adds	r1, r0, #0
 80067c0:	1c28      	adds	r0, r5, #0
 80067c2:	f7f9 feb5 	bl	8000530 <__aeabi_fadd>
 80067c6:	f007 fb91 	bl	800deec <sqrtf>
					diagonal[i] = h;
 80067ca:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
					h = sqrtf(f * f + g * g);
 80067cc:	1c05      	adds	r5, r0, #0
					diagonal[i] = h;
 80067ce:	5198      	str	r0, [r3, r6]
					c = g / h;
 80067d0:	1c01      	adds	r1, r0, #0
 80067d2:	1c38      	adds	r0, r7, #0
 80067d4:	f7fa f836 	bl	8000844 <__aeabi_fdiv>
					s = -f / h;
 80067d8:	2380      	movs	r3, #128	@ 0x80
 80067da:	061b      	lsls	r3, r3, #24
 80067dc:	1c29      	adds	r1, r5, #0
					c = g / h;
 80067de:	1c07      	adds	r7, r0, #0
					s = -f / h;
 80067e0:	18e0      	adds	r0, r4, r3
 80067e2:	f7fa f82f 	bl	8000844 <__aeabi_fdiv>
 80067e6:	9b08      	ldr	r3, [sp, #32]
 80067e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80067ea:	9009      	str	r0, [sp, #36]	@ 0x24
					for (j = 0, pu = U; j < nrows; j++, pu += ncols) {
 80067ec:	189d      	adds	r5, r3, r2
 80067ee:	199c      	adds	r4, r3, r6
 80067f0:	9b04      	ldr	r3, [sp, #16]
 80067f2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d129      	bne.n	800684c <svd_golub_reinsch+0x760>
				for (i = m; i <= k; i++) {
 80067f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067fa:	3604      	adds	r6, #4
 80067fc:	3301      	adds	r3, #1
 80067fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006800:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006802:	9a07      	ldr	r2, [sp, #28]
 8006804:	4293      	cmp	r3, r2
 8006806:	ddba      	ble.n	800677e <svd_golub_reinsch+0x692>
			z = diagonal[k];
 8006808:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800680a:	9a06      	ldr	r2, [sp, #24]
 800680c:	589f      	ldr	r7, [r3, r2]
			if (m == k) {
 800680e:	9b07      	ldr	r3, [sp, #28]
 8006810:	9a05      	ldr	r2, [sp, #20]
 8006812:	4293      	cmp	r3, r2
 8006814:	d156      	bne.n	80068c4 <svd_golub_reinsch+0x7d8>
				if (z < 0.0f) {
 8006816:	2100      	movs	r1, #0
 8006818:	1c38      	adds	r0, r7, #0
 800681a:	f7f9 fe61 	bl	80004e0 <__aeabi_fcmplt>
 800681e:	2800      	cmp	r0, #0
 8006820:	d00b      	beq.n	800683a <svd_golub_reinsch+0x74e>
					diagonal[k] = -z;
 8006822:	2380      	movs	r3, #128	@ 0x80
 8006824:	061b      	lsls	r3, r3, #24
 8006826:	9a06      	ldr	r2, [sp, #24]
 8006828:	18ff      	adds	r7, r7, r3
 800682a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800682c:	509f      	str	r7, [r3, r2]
					for (j = 0, pv = V; j < ncols; j++, pv += ncols) {
 800682e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8006830:	189b      	adds	r3, r3, r2
 8006832:	2200      	movs	r2, #0
 8006834:	9901      	ldr	r1, [sp, #4]
 8006836:	428a      	cmp	r2, r1
 8006838:	d134      	bne.n	80068a4 <svd_golub_reinsch+0x7b8>
	for (k = ncols - 1; k >= 0; k--) {
 800683a:	9b07      	ldr	r3, [sp, #28]
 800683c:	3b01      	subs	r3, #1
 800683e:	9307      	str	r3, [sp, #28]
 8006840:	9b06      	ldr	r3, [sp, #24]
 8006842:	3b04      	subs	r3, #4
 8006844:	9306      	str	r3, [sp, #24]
 8006846:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006848:	3b04      	subs	r3, #4
 800684a:	e4ce      	b.n	80061ea <svd_golub_reinsch+0xfe>
						y = pu[m - 1];
 800684c:	682b      	ldr	r3, [r5, #0]
						pu[m - 1] = y * c + z * s;
 800684e:	1c38      	adds	r0, r7, #0
						y = pu[m - 1];
 8006850:	9311      	str	r3, [sp, #68]	@ 0x44
						z = pu[i];
 8006852:	6823      	ldr	r3, [r4, #0]
						pu[m - 1] = y * c + z * s;
 8006854:	9911      	ldr	r1, [sp, #68]	@ 0x44
						z = pu[i];
 8006856:	9312      	str	r3, [sp, #72]	@ 0x48
						pu[m - 1] = y * c + z * s;
 8006858:	f7fa f9da 	bl	8000c10 <__aeabi_fmul>
 800685c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800685e:	9013      	str	r0, [sp, #76]	@ 0x4c
 8006860:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006862:	f7fa f9d5 	bl	8000c10 <__aeabi_fmul>
 8006866:	1c01      	adds	r1, r0, #0
 8006868:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800686a:	f7f9 fe61 	bl	8000530 <__aeabi_fadd>
						pu[i] = -y * s + z * c;
 800686e:	2280      	movs	r2, #128	@ 0x80
 8006870:	0612      	lsls	r2, r2, #24
 8006872:	4694      	mov	ip, r2
 8006874:	9b11      	ldr	r3, [sp, #68]	@ 0x44
						pu[m - 1] = y * c + z * s;
 8006876:	6028      	str	r0, [r5, #0]
						pu[i] = -y * s + z * c;
 8006878:	4463      	add	r3, ip
 800687a:	0018      	movs	r0, r3
 800687c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800687e:	f7fa f9c7 	bl	8000c10 <__aeabi_fmul>
 8006882:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8006884:	9011      	str	r0, [sp, #68]	@ 0x44
 8006886:	1c38      	adds	r0, r7, #0
 8006888:	f7fa f9c2 	bl	8000c10 <__aeabi_fmul>
 800688c:	1c01      	adds	r1, r0, #0
 800688e:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8006890:	f7f9 fe4e 	bl	8000530 <__aeabi_fadd>
					for (j = 0, pu = U; j < nrows; j++, pu += ncols) {
 8006894:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
						pu[i] = -y * s + z * c;
 8006896:	6020      	str	r0, [r4, #0]
					for (j = 0, pu = U; j < nrows; j++, pu += ncols) {
 8006898:	3301      	adds	r3, #1
 800689a:	930d      	str	r3, [sp, #52]	@ 0x34
 800689c:	9b03      	ldr	r3, [sp, #12]
 800689e:	18ed      	adds	r5, r5, r3
 80068a0:	18e4      	adds	r4, r4, r3
 80068a2:	e7a5      	b.n	80067f0 <svd_golub_reinsch+0x704>
						pv[k] = -pv[k];
 80068a4:	2080      	movs	r0, #128	@ 0x80
 80068a6:	6819      	ldr	r1, [r3, #0]
 80068a8:	0600      	lsls	r0, r0, #24
 80068aa:	1809      	adds	r1, r1, r0
 80068ac:	6019      	str	r1, [r3, #0]
					for (j = 0, pv = V; j < ncols; j++, pv += ncols) {
 80068ae:	9903      	ldr	r1, [sp, #12]
 80068b0:	3201      	adds	r2, #1
 80068b2:	185b      	adds	r3, r3, r1
 80068b4:	e7be      	b.n	8006834 <svd_golub_reinsch+0x748>
 80068b6:	46c0      	nop			@ (mov r8, r8)
 80068b8:	2d2febff 	.word	0x2d2febff
 80068bc:	00002711 	.word	0x00002711
 80068c0:	3fffffff 	.word	0x3fffffff
				if (iteration_count >= MAX_ITERATIONS) {
 80068c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80068c6:	3b01      	subs	r3, #1
 80068c8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d100      	bne.n	80068d0 <svd_golub_reinsch+0x7e4>
 80068ce:	e195      	b.n	8006bfc <svd_golub_reinsch+0xb10>
				x = diagonal[m];
 80068d0:	9b05      	ldr	r3, [sp, #20]
				f = ((y - z) * (y + z) + (g - h) * (g + h)) / (2.0f * h * y);
 80068d2:	1c39      	adds	r1, r7, #0
				x = diagonal[m];
 80068d4:	009b      	lsls	r3, r3, #2
 80068d6:	9311      	str	r3, [sp, #68]	@ 0x44
 80068d8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80068da:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80068dc:	589b      	ldr	r3, [r3, r2]
				y = diagonal[k - 1];
 80068de:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
				x = diagonal[m];
 80068e0:	9309      	str	r3, [sp, #36]	@ 0x24
				y = diagonal[k - 1];
 80068e2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80068e4:	589b      	ldr	r3, [r3, r2]
 80068e6:	930b      	str	r3, [sp, #44]	@ 0x2c
				g = superdiagonal[k - 1];
 80068e8:	9b02      	ldr	r3, [sp, #8]
				f = ((y - z) * (y + z) + (g - h) * (g + h)) / (2.0f * h * y);
 80068ea:	980b      	ldr	r0, [sp, #44]	@ 0x2c
				g = superdiagonal[k - 1];
 80068ec:	589e      	ldr	r6, [r3, r2]
				h = superdiagonal[k];
 80068ee:	9a06      	ldr	r2, [sp, #24]
 80068f0:	589c      	ldr	r4, [r3, r2]
				f = ((y - z) * (y + z) + (g - h) * (g + h)) / (2.0f * h * y);
 80068f2:	f7fa facb 	bl	8000e8c <__aeabi_fsub>
 80068f6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80068f8:	1c05      	adds	r5, r0, #0
 80068fa:	1c38      	adds	r0, r7, #0
 80068fc:	f7f9 fe18 	bl	8000530 <__aeabi_fadd>
 8006900:	1c01      	adds	r1, r0, #0
 8006902:	1c28      	adds	r0, r5, #0
 8006904:	f7fa f984 	bl	8000c10 <__aeabi_fmul>
 8006908:	1c21      	adds	r1, r4, #0
 800690a:	1c05      	adds	r5, r0, #0
 800690c:	1c30      	adds	r0, r6, #0
 800690e:	f7fa fabd 	bl	8000e8c <__aeabi_fsub>
 8006912:	1c21      	adds	r1, r4, #0
 8006914:	900d      	str	r0, [sp, #52]	@ 0x34
 8006916:	1c30      	adds	r0, r6, #0
 8006918:	f7f9 fe0a 	bl	8000530 <__aeabi_fadd>
 800691c:	1c01      	adds	r1, r0, #0
 800691e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006920:	f7fa f976 	bl	8000c10 <__aeabi_fmul>
 8006924:	1c01      	adds	r1, r0, #0
 8006926:	1c28      	adds	r0, r5, #0
 8006928:	f7f9 fe02 	bl	8000530 <__aeabi_fadd>
 800692c:	1c21      	adds	r1, r4, #0
 800692e:	1c05      	adds	r5, r0, #0
 8006930:	1c20      	adds	r0, r4, #0
 8006932:	f7f9 fdfd 	bl	8000530 <__aeabi_fadd>
 8006936:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006938:	f7fa f96a 	bl	8000c10 <__aeabi_fmul>
 800693c:	1c01      	adds	r1, r0, #0
 800693e:	1c28      	adds	r0, r5, #0
 8006940:	f7f9 ff80 	bl	8000844 <__aeabi_fdiv>
				g = sqrtf(f * f + 1.0f);
 8006944:	1c01      	adds	r1, r0, #0
				f = ((y - z) * (y + z) + (g - h) * (g + h)) / (2.0f * h * y);
 8006946:	1c06      	adds	r6, r0, #0
				g = sqrtf(f * f + 1.0f);
 8006948:	f7fa f962 	bl	8000c10 <__aeabi_fmul>
 800694c:	21fe      	movs	r1, #254	@ 0xfe
 800694e:	0589      	lsls	r1, r1, #22
 8006950:	f7f9 fdee 	bl	8000530 <__aeabi_fadd>
 8006954:	f007 faca 	bl	800deec <sqrtf>
				if (f < 0.0f) {
 8006958:	2100      	movs	r1, #0
				g = sqrtf(f * f + 1.0f);
 800695a:	1c05      	adds	r5, r0, #0
				if (f < 0.0f) {
 800695c:	1c30      	adds	r0, r6, #0
 800695e:	f7f9 fdbf 	bl	80004e0 <__aeabi_fcmplt>
 8006962:	2800      	cmp	r0, #0
 8006964:	d002      	beq.n	800696c <svd_golub_reinsch+0x880>
					g = -g;
 8006966:	2380      	movs	r3, #128	@ 0x80
 8006968:	061b      	lsls	r3, r3, #24
 800696a:	18ed      	adds	r5, r5, r3
				f = ((x - z) * (x + z) + h * (y / (f + g) - h)) / x;
 800696c:	1c29      	adds	r1, r5, #0
 800696e:	1c30      	adds	r0, r6, #0
 8006970:	f7f9 fdde 	bl	8000530 <__aeabi_fadd>
 8006974:	1c01      	adds	r1, r0, #0
 8006976:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006978:	f7f9 ff64 	bl	8000844 <__aeabi_fdiv>
 800697c:	1c21      	adds	r1, r4, #0
 800697e:	f7fa fa85 	bl	8000e8c <__aeabi_fsub>
 8006982:	1c21      	adds	r1, r4, #0
 8006984:	f7fa f944 	bl	8000c10 <__aeabi_fmul>
 8006988:	1c39      	adds	r1, r7, #0
 800698a:	1c04      	adds	r4, r0, #0
 800698c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800698e:	f7fa fa7d 	bl	8000e8c <__aeabi_fsub>
 8006992:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006994:	1c05      	adds	r5, r0, #0
 8006996:	1c38      	adds	r0, r7, #0
 8006998:	f7f9 fdca 	bl	8000530 <__aeabi_fadd>
 800699c:	1c01      	adds	r1, r0, #0
 800699e:	1c28      	adds	r0, r5, #0
 80069a0:	f7fa f936 	bl	8000c10 <__aeabi_fmul>
 80069a4:	1c01      	adds	r1, r0, #0
 80069a6:	1c20      	adds	r0, r4, #0
 80069a8:	f7f9 fdc2 	bl	8000530 <__aeabi_fadd>
				s = 1.0f;
 80069ac:	26fe      	movs	r6, #254	@ 0xfe
				f = ((x - z) * (x + z) + h * (y / (f + g) - h)) / x;
 80069ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80069b0:	f7f9 ff48 	bl	8000844 <__aeabi_fdiv>
				for (i = m + 1; i <= k; i++) {
 80069b4:	9b05      	ldr	r3, [sp, #20]
				s = 1.0f;
 80069b6:	05b6      	lsls	r6, r6, #22
				for (i = m + 1; i <= k; i++) {
 80069b8:	3301      	adds	r3, #1
 80069ba:	930e      	str	r3, [sp, #56]	@ 0x38
 80069bc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
				f = ((x - z) * (x + z) + h * (y / (f + g) - h)) / x;
 80069be:	900b      	str	r0, [sp, #44]	@ 0x2c
				for (i = m + 1; i <= k; i++) {
 80069c0:	9305      	str	r3, [sp, #20]
				c = 1.0f;
 80069c2:	1c37      	adds	r7, r6, #0
				for (i = m + 1; i <= k; i++) {
 80069c4:	9b07      	ldr	r3, [sp, #28]
 80069c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80069c8:	4293      	cmp	r3, r2
 80069ca:	da0a      	bge.n	80069e2 <svd_golub_reinsch+0x8f6>
				superdiagonal[m] = 0.0f;
 80069cc:	2100      	movs	r1, #0
 80069ce:	9b02      	ldr	r3, [sp, #8]
 80069d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80069d2:	5099      	str	r1, [r3, r2]
				superdiagonal[k] = f;
 80069d4:	9a06      	ldr	r2, [sp, #24]
 80069d6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80069d8:	5099      	str	r1, [r3, r2]
				diagonal[k] = x;
 80069da:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80069dc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80069de:	5099      	str	r1, [r3, r2]
			rotation_test = 1;
 80069e0:	e6a5      	b.n	800672e <svd_golub_reinsch+0x642>
					g = superdiagonal[i];
 80069e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
					h = s * g;
 80069e4:	1c31      	adds	r1, r6, #0
 80069e6:	009b      	lsls	r3, r3, #2
 80069e8:	930d      	str	r3, [sp, #52]	@ 0x34
					g = superdiagonal[i];
 80069ea:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80069ec:	9b02      	ldr	r3, [sp, #8]
 80069ee:	589d      	ldr	r5, [r3, r2]
					y = diagonal[i];
 80069f0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
					h = s * g;
 80069f2:	1c28      	adds	r0, r5, #0
					y = diagonal[i];
 80069f4:	589b      	ldr	r3, [r3, r2]
 80069f6:	9312      	str	r3, [sp, #72]	@ 0x48
					h = s * g;
 80069f8:	f7fa f90a 	bl	8000c10 <__aeabi_fmul>
					g *= c;
 80069fc:	1c39      	adds	r1, r7, #0
					h = s * g;
 80069fe:	1c04      	adds	r4, r0, #0
					g *= c;
 8006a00:	1c28      	adds	r0, r5, #0
 8006a02:	f7fa f905 	bl	8000c10 <__aeabi_fmul>
					z = sqrtf(f * f + h * h);
 8006a06:	990b      	ldr	r1, [sp, #44]	@ 0x2c
					g *= c;
 8006a08:	1c05      	adds	r5, r0, #0
					z = sqrtf(f * f + h * h);
 8006a0a:	1c08      	adds	r0, r1, #0
 8006a0c:	f7fa f900 	bl	8000c10 <__aeabi_fmul>
 8006a10:	1c21      	adds	r1, r4, #0
 8006a12:	1c06      	adds	r6, r0, #0
 8006a14:	1c20      	adds	r0, r4, #0
 8006a16:	f7fa f8fb 	bl	8000c10 <__aeabi_fmul>
 8006a1a:	1c01      	adds	r1, r0, #0
 8006a1c:	1c30      	adds	r0, r6, #0
 8006a1e:	f7f9 fd87 	bl	8000530 <__aeabi_fadd>
 8006a22:	f007 fa63 	bl	800deec <sqrtf>
					superdiagonal[i - 1] = z;
 8006a26:	9b02      	ldr	r3, [sp, #8]
 8006a28:	9a05      	ldr	r2, [sp, #20]
					z = sqrtf(f * f + h * h);
 8006a2a:	1c06      	adds	r6, r0, #0
					superdiagonal[i - 1] = z;
 8006a2c:	5098      	str	r0, [r3, r2]
					c = f / z;
 8006a2e:	1c01      	adds	r1, r0, #0
 8006a30:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006a32:	f7f9 ff07 	bl	8000844 <__aeabi_fdiv>
					s = h / z;
 8006a36:	1c31      	adds	r1, r6, #0
					c = f / z;
 8006a38:	1c07      	adds	r7, r0, #0
					s = h / z;
 8006a3a:	1c20      	adds	r0, r4, #0
 8006a3c:	f7f9 ff02 	bl	8000844 <__aeabi_fdiv>
					f = x * c + g * s;
 8006a40:	9909      	ldr	r1, [sp, #36]	@ 0x24
					s = h / z;
 8006a42:	1c06      	adds	r6, r0, #0
					f = x * c + g * s;
 8006a44:	1c38      	adds	r0, r7, #0
 8006a46:	f7fa f8e3 	bl	8000c10 <__aeabi_fmul>
 8006a4a:	1c31      	adds	r1, r6, #0
 8006a4c:	1c04      	adds	r4, r0, #0
 8006a4e:	1c28      	adds	r0, r5, #0
 8006a50:	f7fa f8de 	bl	8000c10 <__aeabi_fmul>
 8006a54:	1c01      	adds	r1, r0, #0
 8006a56:	1c20      	adds	r0, r4, #0
 8006a58:	f7f9 fd6a 	bl	8000530 <__aeabi_fadd>
					g = -x * s + g * c;
 8006a5c:	1c39      	adds	r1, r7, #0
					f = x * c + g * s;
 8006a5e:	900b      	str	r0, [sp, #44]	@ 0x2c
					g = -x * s + g * c;
 8006a60:	1c28      	adds	r0, r5, #0
 8006a62:	f7fa f8d5 	bl	8000c10 <__aeabi_fmul>
 8006a66:	2280      	movs	r2, #128	@ 0x80
 8006a68:	0612      	lsls	r2, r2, #24
 8006a6a:	4694      	mov	ip, r2
 8006a6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a6e:	1c04      	adds	r4, r0, #0
 8006a70:	4463      	add	r3, ip
 8006a72:	0018      	movs	r0, r3
 8006a74:	1c31      	adds	r1, r6, #0
 8006a76:	f7fa f8cb 	bl	8000c10 <__aeabi_fmul>
 8006a7a:	1c21      	adds	r1, r4, #0
 8006a7c:	f7f9 fd58 	bl	8000530 <__aeabi_fadd>
					h = y * s;
 8006a80:	1c31      	adds	r1, r6, #0
					g = -x * s + g * c;
 8006a82:	9013      	str	r0, [sp, #76]	@ 0x4c
					h = y * s;
 8006a84:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006a86:	f7fa f8c3 	bl	8000c10 <__aeabi_fmul>
					y *= c;
 8006a8a:	1c39      	adds	r1, r7, #0
					h = y * s;
 8006a8c:	9009      	str	r0, [sp, #36]	@ 0x24
					y *= c;
 8006a8e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006a90:	f7fa f8be 	bl	8000c10 <__aeabi_fmul>
 8006a94:	9b05      	ldr	r3, [sp, #20]
 8006a96:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 8006a98:	9014      	str	r0, [sp, #80]	@ 0x50
					for (j = 0, pv = V; j < ncols; j++, pv += ncols) {
 8006a9a:	189c      	adds	r4, r3, r2
 8006a9c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a9e:	189d      	adds	r5, r3, r2
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	9312      	str	r3, [sp, #72]	@ 0x48
 8006aa4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006aa6:	9a01      	ldr	r2, [sp, #4]
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d154      	bne.n	8006b56 <svd_golub_reinsch+0xa6a>
					z = sqrtf(f * f + h * h);
 8006aac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006aae:	1c08      	adds	r0, r1, #0
 8006ab0:	f7fa f8ae 	bl	8000c10 <__aeabi_fmul>
 8006ab4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006ab6:	1c04      	adds	r4, r0, #0
 8006ab8:	1c08      	adds	r0, r1, #0
 8006aba:	f7fa f8a9 	bl	8000c10 <__aeabi_fmul>
 8006abe:	1c01      	adds	r1, r0, #0
 8006ac0:	1c20      	adds	r0, r4, #0
 8006ac2:	f7f9 fd35 	bl	8000530 <__aeabi_fadd>
 8006ac6:	f007 fa11 	bl	800deec <sqrtf>
					diagonal[i - 1] = z;
 8006aca:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006acc:	9a05      	ldr	r2, [sp, #20]
					if (z > MIN_VALUE) {
 8006ace:	496e      	ldr	r1, [pc, #440]	@ (8006c88 <svd_golub_reinsch+0xb9c>)
					diagonal[i - 1] = z;
 8006ad0:	5098      	str	r0, [r3, r2]
					z = sqrtf(f * f + h * h);
 8006ad2:	1c04      	adds	r4, r0, #0
					if (z > MIN_VALUE) {
 8006ad4:	f7f9 fd18 	bl	8000508 <__aeabi_fcmpgt>
 8006ad8:	2800      	cmp	r0, #0
 8006ada:	d009      	beq.n	8006af0 <svd_golub_reinsch+0xa04>
						c = f / z;
 8006adc:	1c21      	adds	r1, r4, #0
 8006ade:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006ae0:	f7f9 feb0 	bl	8000844 <__aeabi_fdiv>
						s = h / z;
 8006ae4:	1c21      	adds	r1, r4, #0
						c = f / z;
 8006ae6:	1c07      	adds	r7, r0, #0
						s = h / z;
 8006ae8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006aea:	f7f9 feab 	bl	8000844 <__aeabi_fdiv>
 8006aee:	1c06      	adds	r6, r0, #0
					f = c * g + s * y;
 8006af0:	1c39      	adds	r1, r7, #0
 8006af2:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8006af4:	f7fa f88c 	bl	8000c10 <__aeabi_fmul>
 8006af8:	1c31      	adds	r1, r6, #0
 8006afa:	1c04      	adds	r4, r0, #0
 8006afc:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8006afe:	f7fa f887 	bl	8000c10 <__aeabi_fmul>
 8006b02:	1c01      	adds	r1, r0, #0
 8006b04:	1c20      	adds	r0, r4, #0
 8006b06:	f7f9 fd13 	bl	8000530 <__aeabi_fadd>
					x = -s * g + c * y;
 8006b0a:	2380      	movs	r3, #128	@ 0x80
 8006b0c:	061b      	lsls	r3, r3, #24
 8006b0e:	18f3      	adds	r3, r6, r3
 8006b10:	9312      	str	r3, [sp, #72]	@ 0x48
 8006b12:	9912      	ldr	r1, [sp, #72]	@ 0x48
					f = c * g + s * y;
 8006b14:	900b      	str	r0, [sp, #44]	@ 0x2c
					x = -s * g + c * y;
 8006b16:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8006b18:	f7fa f87a 	bl	8000c10 <__aeabi_fmul>
 8006b1c:	1c39      	adds	r1, r7, #0
 8006b1e:	1c04      	adds	r4, r0, #0
 8006b20:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8006b22:	f7fa f875 	bl	8000c10 <__aeabi_fmul>
 8006b26:	1c01      	adds	r1, r0, #0
 8006b28:	1c20      	adds	r0, r4, #0
 8006b2a:	f7f9 fd01 	bl	8000530 <__aeabi_fadd>
 8006b2e:	9b08      	ldr	r3, [sp, #32]
 8006b30:	9a05      	ldr	r2, [sp, #20]
 8006b32:	469c      	mov	ip, r3
 8006b34:	189d      	adds	r5, r3, r2
					for (j = 0, pu = U; j < nrows; j++, pu += ncols) {
 8006b36:	2300      	movs	r3, #0
 8006b38:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
					x = -s * g + c * y;
 8006b3a:	9009      	str	r0, [sp, #36]	@ 0x24
					for (j = 0, pu = U; j < nrows; j++, pu += ncols) {
 8006b3c:	4464      	add	r4, ip
 8006b3e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006b40:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b42:	9a04      	ldr	r2, [sp, #16]
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d132      	bne.n	8006bae <svd_golub_reinsch+0xac2>
				for (i = m + 1; i <= k; i++) {
 8006b48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b4a:	3301      	adds	r3, #1
 8006b4c:	930e      	str	r3, [sp, #56]	@ 0x38
 8006b4e:	9b05      	ldr	r3, [sp, #20]
 8006b50:	3304      	adds	r3, #4
 8006b52:	9305      	str	r3, [sp, #20]
 8006b54:	e736      	b.n	80069c4 <svd_golub_reinsch+0x8d8>
						x = pv[i - 1];
 8006b56:	6823      	ldr	r3, [r4, #0]
						pv[i - 1] = x * c + z * s;
 8006b58:	1c38      	adds	r0, r7, #0
						x = pv[i - 1];
 8006b5a:	9315      	str	r3, [sp, #84]	@ 0x54
						z = pv[i];
 8006b5c:	682b      	ldr	r3, [r5, #0]
						pv[i - 1] = x * c + z * s;
 8006b5e:	9915      	ldr	r1, [sp, #84]	@ 0x54
						z = pv[i];
 8006b60:	9316      	str	r3, [sp, #88]	@ 0x58
						pv[i - 1] = x * c + z * s;
 8006b62:	f7fa f855 	bl	8000c10 <__aeabi_fmul>
 8006b66:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8006b68:	9017      	str	r0, [sp, #92]	@ 0x5c
 8006b6a:	1c30      	adds	r0, r6, #0
 8006b6c:	f7fa f850 	bl	8000c10 <__aeabi_fmul>
 8006b70:	1c01      	adds	r1, r0, #0
 8006b72:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8006b74:	f7f9 fcdc 	bl	8000530 <__aeabi_fadd>
						pv[i] = -x * s + z * c;
 8006b78:	2280      	movs	r2, #128	@ 0x80
 8006b7a:	0612      	lsls	r2, r2, #24
 8006b7c:	4694      	mov	ip, r2
 8006b7e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
						pv[i - 1] = x * c + z * s;
 8006b80:	6020      	str	r0, [r4, #0]
						pv[i] = -x * s + z * c;
 8006b82:	4463      	add	r3, ip
 8006b84:	0018      	movs	r0, r3
 8006b86:	1c31      	adds	r1, r6, #0
 8006b88:	f7fa f842 	bl	8000c10 <__aeabi_fmul>
 8006b8c:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8006b8e:	9015      	str	r0, [sp, #84]	@ 0x54
 8006b90:	1c38      	adds	r0, r7, #0
 8006b92:	f7fa f83d 	bl	8000c10 <__aeabi_fmul>
 8006b96:	1c01      	adds	r1, r0, #0
 8006b98:	9815      	ldr	r0, [sp, #84]	@ 0x54
 8006b9a:	f7f9 fcc9 	bl	8000530 <__aeabi_fadd>
					for (j = 0, pv = V; j < ncols; j++, pv += ncols) {
 8006b9e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
						pv[i] = -x * s + z * c;
 8006ba0:	6028      	str	r0, [r5, #0]
					for (j = 0, pv = V; j < ncols; j++, pv += ncols) {
 8006ba2:	3301      	adds	r3, #1
 8006ba4:	9312      	str	r3, [sp, #72]	@ 0x48
 8006ba6:	9b03      	ldr	r3, [sp, #12]
 8006ba8:	18e4      	adds	r4, r4, r3
 8006baa:	18ed      	adds	r5, r5, r3
 8006bac:	e77a      	b.n	8006aa4 <svd_golub_reinsch+0x9b8>
						y = pu[i - 1];
 8006bae:	682b      	ldr	r3, [r5, #0]
						pu[i - 1] = c * y + s * z;
 8006bb0:	1c38      	adds	r0, r7, #0
						y = pu[i - 1];
 8006bb2:	9313      	str	r3, [sp, #76]	@ 0x4c
						z = pu[i];
 8006bb4:	6823      	ldr	r3, [r4, #0]
						pu[i - 1] = c * y + s * z;
 8006bb6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
						z = pu[i];
 8006bb8:	9314      	str	r3, [sp, #80]	@ 0x50
						pu[i - 1] = c * y + s * z;
 8006bba:	f7fa f829 	bl	8000c10 <__aeabi_fmul>
 8006bbe:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8006bc0:	9015      	str	r0, [sp, #84]	@ 0x54
 8006bc2:	1c30      	adds	r0, r6, #0
 8006bc4:	f7fa f824 	bl	8000c10 <__aeabi_fmul>
 8006bc8:	1c01      	adds	r1, r0, #0
 8006bca:	9815      	ldr	r0, [sp, #84]	@ 0x54
 8006bcc:	f7f9 fcb0 	bl	8000530 <__aeabi_fadd>
						pu[i] = -s * y + c * z;
 8006bd0:	9913      	ldr	r1, [sp, #76]	@ 0x4c
						pu[i - 1] = c * y + s * z;
 8006bd2:	6028      	str	r0, [r5, #0]
						pu[i] = -s * y + c * z;
 8006bd4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006bd6:	f7fa f81b 	bl	8000c10 <__aeabi_fmul>
 8006bda:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8006bdc:	9013      	str	r0, [sp, #76]	@ 0x4c
 8006bde:	1c38      	adds	r0, r7, #0
 8006be0:	f7fa f816 	bl	8000c10 <__aeabi_fmul>
 8006be4:	1c01      	adds	r1, r0, #0
 8006be6:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8006be8:	f7f9 fca2 	bl	8000530 <__aeabi_fadd>
					for (j = 0, pu = U; j < nrows; j++, pu += ncols) {
 8006bec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
						pu[i] = -s * y + c * z;
 8006bee:	6020      	str	r0, [r4, #0]
					for (j = 0, pu = U; j < nrows; j++, pu += ncols) {
 8006bf0:	3301      	adds	r3, #1
 8006bf2:	930d      	str	r3, [sp, #52]	@ 0x34
 8006bf4:	9b03      	ldr	r3, [sp, #12]
 8006bf6:	18ed      	adds	r5, r5, r3
 8006bf8:	18e4      	adds	r4, r4, r3
 8006bfa:	e7a1      	b.n	8006b40 <svd_golub_reinsch+0xa54>
					return false;
 8006bfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006bfe:	f7ff fafa 	bl	80061f6 <svd_golub_reinsch+0x10a>
		for (j = i + 1; j < ncols; j++) {
 8006c02:	1c66      	adds	r6, r4, #1
 8006c04:	0025      	movs	r5, r4
 8006c06:	0037      	movs	r7, r6
 8006c08:	9b01      	ldr	r3, [sp, #4]
 8006c0a:	42bb      	cmp	r3, r7
 8006c0c:	d804      	bhi.n	8006c18 <svd_golub_reinsch+0xb2c>
		if (max_index == i) {
 8006c0e:	42a5      	cmp	r5, r4
 8006c10:	d10f      	bne.n	8006c32 <svd_golub_reinsch+0xb46>
		for (j = 0; j < ncols; j++, p1 += ncols, p2 += ncols) {
 8006c12:	0034      	movs	r4, r6
 8006c14:	f7ff faf1 	bl	80061fa <svd_golub_reinsch+0x10e>
			if (singular_values[j] > singular_values[max_index]) {
 8006c18:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8006c1a:	00aa      	lsls	r2, r5, #2
 8006c1c:	5851      	ldr	r1, [r2, r1]
 8006c1e:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8006c20:	00bb      	lsls	r3, r7, #2
 8006c22:	58d0      	ldr	r0, [r2, r3]
 8006c24:	f7f9 fc70 	bl	8000508 <__aeabi_fcmpgt>
 8006c28:	2800      	cmp	r0, #0
 8006c2a:	d000      	beq.n	8006c2e <svd_golub_reinsch+0xb42>
 8006c2c:	003d      	movs	r5, r7
		for (j = i + 1; j < ncols; j++) {
 8006c2e:	3701      	adds	r7, #1
 8006c30:	e7ea      	b.n	8006c08 <svd_golub_reinsch+0xb1c>
		temp = singular_values[i];
 8006c32:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006c34:	00a4      	lsls	r4, r4, #2
		singular_values[i] = singular_values[max_index];
 8006c36:	00ad      	lsls	r5, r5, #2
		temp = singular_values[i];
 8006c38:	591a      	ldr	r2, [r3, r4]
		singular_values[i] = singular_values[max_index];
 8006c3a:	195b      	adds	r3, r3, r5
 8006c3c:	6819      	ldr	r1, [r3, #0]
 8006c3e:	981e      	ldr	r0, [sp, #120]	@ 0x78
 8006c40:	5101      	str	r1, [r0, r4]
		for (j = 0; j < nrows; j++, p1 += ncols, p2 += ncols) {
 8006c42:	2100      	movs	r1, #0
		singular_values[max_index] = temp;
 8006c44:	601a      	str	r2, [r3, #0]
		p1 = U + max_index;
 8006c46:	9b08      	ldr	r3, [sp, #32]
		p2 = U + i;
 8006c48:	9a08      	ldr	r2, [sp, #32]
		p1 = U + max_index;
 8006c4a:	195b      	adds	r3, r3, r5
		p2 = U + i;
 8006c4c:	1912      	adds	r2, r2, r4
		for (j = 0; j < nrows; j++, p1 += ncols, p2 += ncols) {
 8006c4e:	9804      	ldr	r0, [sp, #16]
 8006c50:	4288      	cmp	r0, r1
 8006c52:	d10f      	bne.n	8006c74 <svd_golub_reinsch+0xb88>
		p1 = V + max_index;
 8006c54:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8006c56:	195d      	adds	r5, r3, r5
		p2 = V + i;
 8006c58:	191c      	adds	r4, r3, r4
		for (j = 0; j < ncols; j++, p1 += ncols, p2 += ncols) {
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	9a01      	ldr	r2, [sp, #4]
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	d0d7      	beq.n	8006c12 <svd_golub_reinsch+0xb26>
			temp = *p1;
 8006c62:	682a      	ldr	r2, [r5, #0]
			*p1 = *p2;
 8006c64:	6821      	ldr	r1, [r4, #0]
		for (j = 0; j < ncols; j++, p1 += ncols, p2 += ncols) {
 8006c66:	3301      	adds	r3, #1
			*p1 = *p2;
 8006c68:	6029      	str	r1, [r5, #0]
			*p2 = temp;
 8006c6a:	6022      	str	r2, [r4, #0]
		for (j = 0; j < ncols; j++, p1 += ncols, p2 += ncols) {
 8006c6c:	9a03      	ldr	r2, [sp, #12]
 8006c6e:	18ad      	adds	r5, r5, r2
 8006c70:	18a4      	adds	r4, r4, r2
 8006c72:	e7f3      	b.n	8006c5c <svd_golub_reinsch+0xb70>
			temp = *p1;
 8006c74:	6818      	ldr	r0, [r3, #0]
			*p1 = *p2;
 8006c76:	6817      	ldr	r7, [r2, #0]
		for (j = 0; j < nrows; j++, p1 += ncols, p2 += ncols) {
 8006c78:	3101      	adds	r1, #1
			*p1 = *p2;
 8006c7a:	601f      	str	r7, [r3, #0]
			*p2 = temp;
 8006c7c:	6010      	str	r0, [r2, #0]
		for (j = 0; j < nrows; j++, p1 += ncols, p2 += ncols) {
 8006c7e:	9803      	ldr	r0, [sp, #12]
 8006c80:	181b      	adds	r3, r3, r0
 8006c82:	1812      	adds	r2, r2, r0
 8006c84:	e7e3      	b.n	8006c4e <svd_golub_reinsch+0xb62>
 8006c86:	46c0      	nop			@ (mov r8, r8)
 8006c88:	2d2febff 	.word	0x2d2febff

08006c8c <svd>:
bool svd(const float A[], const size_t row, const size_t column, float U[], float S[], float V[]) {
 8006c8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c8e:	0017      	movs	r7, r2
	bool symmetric = issymmetric(A, row, row);
 8006c90:	000a      	movs	r2, r1
bool svd(const float A[], const size_t row, const size_t column, float U[], float S[], float V[]) {
 8006c92:	001e      	movs	r6, r3
 8006c94:	0005      	movs	r5, r0
 8006c96:	000c      	movs	r4, r1
	bool symmetric = issymmetric(A, row, row);
 8006c98:	f000 f896 	bl	8006dc8 <issymmetric>
		return svd_jacobi_one_sided(A, row, U, S, V);
 8006c9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
	if (symmetric) {
 8006c9e:	2800      	cmp	r0, #0
 8006ca0:	d007      	beq.n	8006cb2 <svd+0x26>
		return svd_jacobi_one_sided(A, row, U, S, V);
 8006ca2:	9300      	str	r3, [sp, #0]
 8006ca4:	0032      	movs	r2, r6
 8006ca6:	0021      	movs	r1, r4
 8006ca8:	0028      	movs	r0, r5
 8006caa:	9b08      	ldr	r3, [sp, #32]
 8006cac:	f7ff f862 	bl	8005d74 <svd_jacobi_one_sided>
}
 8006cb0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		return svd_golub_reinsch(A, row, column, U, S, V);
 8006cb2:	9301      	str	r3, [sp, #4]
 8006cb4:	9b08      	ldr	r3, [sp, #32]
 8006cb6:	003a      	movs	r2, r7
 8006cb8:	9300      	str	r3, [sp, #0]
 8006cba:	0021      	movs	r1, r4
 8006cbc:	0033      	movs	r3, r6
 8006cbe:	0028      	movs	r0, r5
 8006cc0:	f7ff fa14 	bl	80060ec <svd_golub_reinsch>
 8006cc4:	e7f4      	b.n	8006cb0 <svd+0x24>

08006cc6 <tran>:
 * Turn A into transponse A^T
 * A[m*n]
 */
void tran(float A[], const size_t row, const size_t column) {
	/* Declare */
	float* B = (float*)malloc(row * column * sizeof(float));
 8006cc6:	0013      	movs	r3, r2
void tran(float A[], const size_t row, const size_t column) {
 8006cc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cca:	000e      	movs	r6, r1
	float* B = (float*)malloc(row * column * sizeof(float));
 8006ccc:	434b      	muls	r3, r1
 8006cce:	009b      	lsls	r3, r3, #2
void tran(float A[], const size_t row, const size_t column) {
 8006cd0:	b085      	sub	sp, #20
 8006cd2:	0005      	movs	r5, r0
	float* B = (float*)malloc(row * column * sizeof(float));
 8006cd4:	0018      	movs	r0, r3
 8006cd6:	9300      	str	r3, [sp, #0]
void tran(float A[], const size_t row, const size_t column) {
 8006cd8:	9201      	str	r2, [sp, #4]
	float* B = (float*)malloc(row * column * sizeof(float));
 8006cda:	f004 fb8b 	bl	800b3f4 <malloc>
 8006cde:	00b3      	lsls	r3, r6, #2
 8006ce0:	9302      	str	r3, [sp, #8]
	size_t i, j;
	for (i = 0; i < row; i++) {
 8006ce2:	2300      	movs	r3, #0
	float* B = (float*)malloc(row * column * sizeof(float));
 8006ce4:	0004      	movs	r4, r0
	for (i = 0; i < row; i++) {
 8006ce6:	0018      	movs	r0, r3
 8006ce8:	42b0      	cmp	r0, r6
 8006cea:	d012      	beq.n	8006d12 <tran+0x4c>
 8006cec:	9f01      	ldr	r7, [sp, #4]
 8006cee:	0099      	lsls	r1, r3, #2
 8006cf0:	19db      	adds	r3, r3, r7
 8006cf2:	009f      	lsls	r7, r3, #2
 8006cf4:	0082      	lsls	r2, r0, #2
 8006cf6:	197f      	adds	r7, r7, r5
 8006cf8:	1949      	adds	r1, r1, r5
 8006cfa:	18a2      	adds	r2, r4, r2
 8006cfc:	9703      	str	r7, [sp, #12]
 8006cfe:	e003      	b.n	8006d08 <tran+0x42>
		for (j = 0; j < column; j++) {
			B[j * row + i] = A[i * column + j];
 8006d00:	c980      	ldmia	r1!, {r7}
 8006d02:	6017      	str	r7, [r2, #0]
		for (j = 0; j < column; j++) {
 8006d04:	9f02      	ldr	r7, [sp, #8]
 8006d06:	19d2      	adds	r2, r2, r7
 8006d08:	9f03      	ldr	r7, [sp, #12]
 8006d0a:	42b9      	cmp	r1, r7
 8006d0c:	d1f8      	bne.n	8006d00 <tran+0x3a>
	for (i = 0; i < row; i++) {
 8006d0e:	3001      	adds	r0, #1
 8006d10:	e7ea      	b.n	8006ce8 <tran+0x22>
		}
	}

	/* Copy over */
	memcpy(A, B, row * column * sizeof(float));
 8006d12:	0021      	movs	r1, r4
 8006d14:	9a00      	ldr	r2, [sp, #0]
 8006d16:	0028      	movs	r0, r5
 8006d18:	f005 fc30 	bl	800c57c <memcpy>

	/* Free */
	free(B);
 8006d1c:	0020      	movs	r0, r4
 8006d1e:	f004 fb73 	bl	800b408 <free>
}
 8006d22:	b005      	add	sp, #20
 8006d24:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006d26 <cat>:
 * A[ma*na]
 * B[mb*nb]
 * C[(ma + mb)*na] if row_wise = true
 * C[ma*(na + nb)] if row_wise = false
 */
void cat(const bool row_wise, const float A[], const float B[], float C[], const size_t row_a, const size_t column_a, const size_t row_b, const size_t column_b, const size_t row_c, const size_t column_c) {
 8006d26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d28:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8006d2a:	000f      	movs	r7, r1
 8006d2c:	0016      	movs	r6, r2
 8006d2e:	001d      	movs	r5, r3
	if (row_wise){
 8006d30:	2800      	cmp	r0, #0
 8006d32:	d11c      	bne.n	8006d6e <cat+0x48>
		size_t i;
		for (i = 0; i < row_a; i++) {
			memcpy(C, A, column_a * sizeof(float));
			C += column_a;
			A += column_a;
			memcpy(C, B, column_b * sizeof(float));
 8006d34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d36:	00a4      	lsls	r4, r4, #2
 8006d38:	009b      	lsls	r3, r3, #2
 8006d3a:	9300      	str	r3, [sp, #0]
		for (i = 0; i < row_a; i++) {
 8006d3c:	9001      	str	r0, [sp, #4]
 8006d3e:	9b01      	ldr	r3, [sp, #4]
 8006d40:	9a08      	ldr	r2, [sp, #32]
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d022      	beq.n	8006d8c <cat+0x66>
			memcpy(C, A, column_a * sizeof(float));
 8006d46:	0039      	movs	r1, r7
 8006d48:	0022      	movs	r2, r4
 8006d4a:	0028      	movs	r0, r5
 8006d4c:	f005 fc16 	bl	800c57c <memcpy>
			memcpy(C, B, column_b * sizeof(float));
 8006d50:	0031      	movs	r1, r6
			C += column_a;
 8006d52:	1960      	adds	r0, r4, r5
			memcpy(C, B, column_b * sizeof(float));
 8006d54:	9a00      	ldr	r2, [sp, #0]
 8006d56:	f005 fc11 	bl	800c57c <memcpy>
			C += column_b;
 8006d5a:	9b00      	ldr	r3, [sp, #0]
			A += column_a;
 8006d5c:	193f      	adds	r7, r7, r4
			C += column_b;
 8006d5e:	191b      	adds	r3, r3, r4
 8006d60:	195d      	adds	r5, r3, r5
			B += column_b;
 8006d62:	9b00      	ldr	r3, [sp, #0]
 8006d64:	18f6      	adds	r6, r6, r3
		for (i = 0; i < row_a; i++) {
 8006d66:	9b01      	ldr	r3, [sp, #4]
 8006d68:	3301      	adds	r3, #1
 8006d6a:	9301      	str	r3, [sp, #4]
 8006d6c:	e7e7      	b.n	8006d3e <cat+0x18>
		memcpy(C, A, row_a * column_a * sizeof(float));
 8006d6e:	9b08      	ldr	r3, [sp, #32]
 8006d70:	0028      	movs	r0, r5
 8006d72:	435c      	muls	r4, r3
 8006d74:	00a4      	lsls	r4, r4, #2
 8006d76:	0022      	movs	r2, r4
 8006d78:	f005 fc00 	bl	800c57c <memcpy>
		memcpy(C + row_a * column_a, B, row_b * column_b * sizeof(float));
 8006d7c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d80:	0031      	movs	r1, r6
 8006d82:	435a      	muls	r2, r3
 8006d84:	1928      	adds	r0, r5, r4
 8006d86:	0092      	lsls	r2, r2, #2
 8006d88:	f005 fbf8 	bl	800c57c <memcpy>
		}
	}
}
 8006d8c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

08006d8e <insert>:
/*
 * This will insert matrix A, size row x column inside matrix B, row x column.
 * The variables start_row_b and start_column_b describe which row and column we should to insert first element of A into B
 * Notice that start positions are indexed from zero
 */
void insert(const float A[], float B[], const size_t row_a, const size_t column_a, const size_t column_b, const size_t start_row_b, const size_t start_column_b){
 8006d8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	B += start_row_b*column_b + start_column_b; /* Now we are standing on position start_row_b x start_column_b of row_b x column_b */

	/* We start at start_row_b and end at row_a, then we have inserted all rows from A into B */
	size_t i;
	const size_t column_a_bytes = column_a * sizeof(float);
	for(i = 0; i < row_a; i++){
 8006d90:	2700      	movs	r7, #0
void insert(const float A[], float B[], const size_t row_a, const size_t column_a, const size_t column_b, const size_t start_row_b, const size_t start_column_b){
 8006d92:	0005      	movs	r5, r0
 8006d94:	9201      	str	r2, [sp, #4]
 8006d96:	9808      	ldr	r0, [sp, #32]
	B += start_row_b*column_b + start_column_b; /* Now we are standing on position start_row_b x start_column_b of row_b x column_b */
 8006d98:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d9a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006d9c:	4342      	muls	r2, r0
 8006d9e:	1912      	adds	r2, r2, r4
 8006da0:	0092      	lsls	r2, r2, #2
	const size_t column_a_bytes = column_a * sizeof(float);
 8006da2:	009e      	lsls	r6, r3, #2
		memcpy(B, A, column_a_bytes); /* Insert the complete row from A into B */
		A += column_a;
		B += column_b;
 8006da4:	0083      	lsls	r3, r0, #2
	B += start_row_b*column_b + start_column_b; /* Now we are standing on position start_row_b x start_column_b of row_b x column_b */
 8006da6:	188c      	adds	r4, r1, r2
		B += column_b;
 8006da8:	9300      	str	r3, [sp, #0]
	for(i = 0; i < row_a; i++){
 8006daa:	9b01      	ldr	r3, [sp, #4]
 8006dac:	429f      	cmp	r7, r3
 8006dae:	d100      	bne.n	8006db2 <insert+0x24>
	}
}
 8006db0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		memcpy(B, A, column_a_bytes); /* Insert the complete row from A into B */
 8006db2:	0029      	movs	r1, r5
 8006db4:	0020      	movs	r0, r4
 8006db6:	0032      	movs	r2, r6
 8006db8:	f005 fbe0 	bl	800c57c <memcpy>
		B += column_b;
 8006dbc:	9b00      	ldr	r3, [sp, #0]
		A += column_a;
 8006dbe:	19ad      	adds	r5, r5, r6
		B += column_b;
 8006dc0:	18e4      	adds	r4, r4, r3
	for(i = 0; i < row_a; i++){
 8006dc2:	3701      	adds	r7, #1
 8006dc4:	e7f1      	b.n	8006daa <insert+0x1c>
	...

08006dc8 <issymmetric>:
 *      Author: Daniel Mrtensson
 */

#include "miscellaneous.h"

bool issymmetric(const float A[], const size_t row, const size_t column) {
 8006dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006dca:	b085      	sub	sp, #20
 8006dcc:	9002      	str	r0, [sp, #8]
 8006dce:	000e      	movs	r6, r1
	/* Check size */
	if (row != column) {
		return false;
 8006dd0:	2000      	movs	r0, #0
bool issymmetric(const float A[], const size_t row, const size_t column) {
 8006dd2:	9203      	str	r2, [sp, #12]
	if (row != column) {
 8006dd4:	4291      	cmp	r1, r2
 8006dd6:	d126      	bne.n	8006e26 <issymmetric+0x5e>

    /* Check the total matrix */
    size_t i, j;
    const float* B;
    const float* B0 = A;
    for (i = 0; i < row; i++) {
 8006dd8:	0004      	movs	r4, r0
        for (j = 0; j < column; j++) {
            if (fabsf(A[j] - B[i]) > MIN_VALUE) {
                return false;  
            }
            /*printf("A[%i] = %f, B[%i] = %f\n", j, A[j], i, B[i]);*/
            B += column;
 8006dda:	008b      	lsls	r3, r1, #2
 8006ddc:	9301      	str	r3, [sp, #4]
 8006dde:	9b02      	ldr	r3, [sp, #8]
 8006de0:	9300      	str	r3, [sp, #0]
    for (i = 0; i < row; i++) {
 8006de2:	42b4      	cmp	r4, r6
 8006de4:	d021      	beq.n	8006e2a <issymmetric+0x62>
 8006de6:	9b02      	ldr	r3, [sp, #8]
 8006de8:	00a5      	lsls	r5, r4, #2
        for (j = 0; j < column; j++) {
 8006dea:	2700      	movs	r7, #0
 8006dec:	195d      	adds	r5, r3, r5
 8006dee:	e00f      	b.n	8006e10 <issymmetric+0x48>
            if (fabsf(A[j] - B[i]) > MIN_VALUE) {
 8006df0:	9a00      	ldr	r2, [sp, #0]
 8006df2:	00bb      	lsls	r3, r7, #2
 8006df4:	6829      	ldr	r1, [r5, #0]
 8006df6:	58d0      	ldr	r0, [r2, r3]
 8006df8:	f7fa f848 	bl	8000e8c <__aeabi_fsub>
 8006dfc:	9b01      	ldr	r3, [sp, #4]
 8006dfe:	0040      	lsls	r0, r0, #1
 8006e00:	490b      	ldr	r1, [pc, #44]	@ (8006e30 <issymmetric+0x68>)
 8006e02:	0840      	lsrs	r0, r0, #1
 8006e04:	18ed      	adds	r5, r5, r3
 8006e06:	f7f9 fb7f 	bl	8000508 <__aeabi_fcmpgt>
 8006e0a:	2800      	cmp	r0, #0
 8006e0c:	d10a      	bne.n	8006e24 <issymmetric+0x5c>
        for (j = 0; j < column; j++) {
 8006e0e:	3701      	adds	r7, #1
 8006e10:	9b03      	ldr	r3, [sp, #12]
 8006e12:	429f      	cmp	r7, r3
 8006e14:	d1ec      	bne.n	8006df0 <issymmetric+0x28>
        }
        A += column;
 8006e16:	9a01      	ldr	r2, [sp, #4]
 8006e18:	9b00      	ldr	r3, [sp, #0]
 8006e1a:	4694      	mov	ip, r2
 8006e1c:	4463      	add	r3, ip
 8006e1e:	9300      	str	r3, [sp, #0]
    for (i = 0; i < row; i++) {
 8006e20:	3401      	adds	r4, #1
 8006e22:	e7de      	b.n	8006de2 <issymmetric+0x1a>
		return false;
 8006e24:	2000      	movs	r0, #0
    }

    /* Yes */
    return true;
 8006e26:	b005      	add	sp, #20
 8006e28:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return true;
 8006e2a:	2001      	movs	r0, #1
 8006e2c:	e7fb      	b.n	8006e26 <issymmetric+0x5e>
 8006e2e:	46c0      	nop			@ (mov r8, r8)
 8006e30:	2d2febff 	.word	0x2d2febff

08006e34 <scalar>:

 /*
  * Scale a vector x
  * x[m]
  */
void scalar(float x[], const float k, const size_t row) {
 8006e34:	b570      	push	{r4, r5, r6, lr}
 8006e36:	0004      	movs	r4, r0
 8006e38:	0092      	lsls	r2, r2, #2
 8006e3a:	1c0e      	adds	r6, r1, #0
 8006e3c:	1885      	adds	r5, r0, r2
	size_t i;
	for (i = 0; i < row; i++) {
 8006e3e:	42ac      	cmp	r4, r5
 8006e40:	d100      	bne.n	8006e44 <scalar+0x10>
		x[i] *= k;
	}
 8006e42:	bd70      	pop	{r4, r5, r6, pc}
		x[i] *= k;
 8006e44:	6820      	ldr	r0, [r4, #0]
 8006e46:	1c31      	adds	r1, r6, #0
 8006e48:	f7f9 fee2 	bl	8000c10 <__aeabi_fmul>
 8006e4c:	c401      	stmia	r4!, {r0}
	for (i = 0; i < row; i++) {
 8006e4e:	e7f6      	b.n	8006e3e <scalar+0xa>

08006e50 <vmax>:
#include "miscellaneous.h"

/*
 * Return max value of a and b
 */
float vmax(const float a, const float b){
 8006e50:	b570      	push	{r4, r5, r6, lr}
 8006e52:	1c05      	adds	r5, r0, #0
 8006e54:	1c0c      	adds	r4, r1, #0
	if (a > b) {
 8006e56:	f7f9 fb57 	bl	8000508 <__aeabi_fcmpgt>
 8006e5a:	2800      	cmp	r0, #0
 8006e5c:	d000      	beq.n	8006e60 <vmax+0x10>
		return a;
 8006e5e:	1c2c      	adds	r4, r5, #0
	}
	else {
		return b;
	}
}
 8006e60:	1c20      	adds	r0, r4, #0
 8006e62:	bd70      	pop	{r4, r5, r6, pc}

08006e64 <opti>:
		return opti(Q, c, A, b, x, row_a, column_a);
	}
}


static bool opti(float Q[], float c[], float A[], float b[], float x[], size_t row_a, size_t column_a){		
 8006e64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e66:	b08d      	sub	sp, #52	@ 0x34
 8006e68:	9207      	str	r2, [sp, #28]
 8006e6a:	9308      	str	r3, [sp, #32]
	/* Declare */
	size_t i, j, k;
	
	/* Use Cholesky factorization to solve x from Qx = c because Q is square and symmetric */
	linsolve_chol(Q, x, c, column_a);
 8006e6c:	000a      	movs	r2, r1
 8006e6e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006e70:	9912      	ldr	r1, [sp, #72]	@ 0x48
static bool opti(float Q[], float c[], float A[], float b[], float x[], size_t row_a, size_t column_a){		
 8006e72:	9006      	str	r0, [sp, #24]
	linsolve_chol(Q, x, c, column_a);
 8006e74:	f7fe fbfa 	bl	800566c <linsolve_chol>

	/* Save address */
	float* Ai = A;

	/* Turn x negative */
	for (i = 0; i < column_a; i++) {
 8006e78:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006e7a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006e7c:	0092      	lsls	r2, r2, #2
 8006e7e:	9203      	str	r2, [sp, #12]
 8006e80:	9903      	ldr	r1, [sp, #12]
 8006e82:	1859      	adds	r1, r3, r1
 8006e84:	428b      	cmp	r3, r1
 8006e86:	d114      	bne.n	8006eb2 <opti+0x4e>

	/* Count how many constraints A*x > b */
	float *K = (float*)malloc(row_a * sizeof(float));
	size_t violations = 0;
	float value;
	for(i = 0; i < row_a; i++){
 8006e88:	2400      	movs	r4, #0
	float *K = (float*)malloc(row_a * sizeof(float));
 8006e8a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
	size_t violations = 0;
 8006e8c:	0027      	movs	r7, r4
	float *K = (float*)malloc(row_a * sizeof(float));
 8006e8e:	009b      	lsls	r3, r3, #2
 8006e90:	0018      	movs	r0, r3
 8006e92:	9304      	str	r3, [sp, #16]
 8006e94:	f004 faae 	bl	800b3f4 <malloc>
	float* Ai = A;
 8006e98:	9d07      	ldr	r5, [sp, #28]
	float *K = (float*)malloc(row_a * sizeof(float));
 8006e9a:	9005      	str	r0, [sp, #20]
	for(i = 0; i < row_a; i++){
 8006e9c:	9b04      	ldr	r3, [sp, #16]
 8006e9e:	42a3      	cmp	r3, r4
 8006ea0:	d12b      	bne.n	8006efa <opti+0x96>
			violations++;
		}
	}

	/* Check constraint violation */
	if (violations == 0) {
 8006ea2:	2f00      	cmp	r7, #0
 8006ea4:	d12d      	bne.n	8006f02 <opti+0x9e>
		free(K);
 8006ea6:	9805      	ldr	r0, [sp, #20]
 8006ea8:	f004 faae 	bl	800b408 <free>
		return true;
 8006eac:	2001      	movs	r0, #1
	free(lambda_p);
	free(Plambda);
	
	/* If i equal to MAX_ITERATIONS, then it did not find a solution */
	return i < MAX_ITERATIONS;
}
 8006eae:	b00d      	add	sp, #52	@ 0x34
 8006eb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		x[i] = -x[i];
 8006eb2:	2080      	movs	r0, #128	@ 0x80
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	0600      	lsls	r0, r0, #24
 8006eb8:	1812      	adds	r2, r2, r0
 8006eba:	c304      	stmia	r3!, {r2}
	for (i = 0; i < column_a; i++) {
 8006ebc:	e7e2      	b.n	8006e84 <opti+0x20>
			value += Ai[j] * x[j];
 8006ebe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006ec0:	59a8      	ldr	r0, [r5, r6]
 8006ec2:	5999      	ldr	r1, [r3, r6]
 8006ec4:	f7f9 fea4 	bl	8000c10 <__aeabi_fmul>
 8006ec8:	1c01      	adds	r1, r0, #0
 8006eca:	9802      	ldr	r0, [sp, #8]
 8006ecc:	f7f9 fb30 	bl	8000530 <__aeabi_fadd>
 8006ed0:	3604      	adds	r6, #4
 8006ed2:	9002      	str	r0, [sp, #8]
		for(j = 0; j < column_a; j++){
 8006ed4:	9b03      	ldr	r3, [sp, #12]
 8006ed6:	429e      	cmp	r6, r3
 8006ed8:	d1f1      	bne.n	8006ebe <opti+0x5a>
		Ai += column_a;
 8006eda:	18ed      	adds	r5, r5, r3
		K[i] = b[i] - value;
 8006edc:	9b08      	ldr	r3, [sp, #32]
 8006ede:	9902      	ldr	r1, [sp, #8]
 8006ee0:	5918      	ldr	r0, [r3, r4]
 8006ee2:	f7f9 ffd3 	bl	8000e8c <__aeabi_fsub>
 8006ee6:	9b05      	ldr	r3, [sp, #20]
		if (K[i] <= 0.0f) {
 8006ee8:	2100      	movs	r1, #0
		K[i] = b[i] - value;
 8006eea:	5118      	str	r0, [r3, r4]
		if (K[i] <= 0.0f) {
 8006eec:	f7f9 fb02 	bl	80004f4 <__aeabi_fcmple>
			violations++;
 8006ef0:	1e43      	subs	r3, r0, #1
 8006ef2:	4198      	sbcs	r0, r3
 8006ef4:	3404      	adds	r4, #4
 8006ef6:	183f      	adds	r7, r7, r0
	for(i = 0; i < row_a; i++){
 8006ef8:	e7d0      	b.n	8006e9c <opti+0x38>
		value = 0.0f;
 8006efa:	2300      	movs	r3, #0
 8006efc:	2600      	movs	r6, #0
 8006efe:	9302      	str	r3, [sp, #8]
 8006f00:	e7e8      	b.n	8006ed4 <opti+0x70>
	float *P = (float*)malloc(row_a * column_a * sizeof(float));
 8006f02:	9814      	ldr	r0, [sp, #80]	@ 0x50
	for (i = 0; i < row_a; i++) {
 8006f04:	2500      	movs	r5, #0
	float *P = (float*)malloc(row_a * column_a * sizeof(float));
 8006f06:	4360      	muls	r0, r4
 8006f08:	f004 fa74 	bl	800b3f4 <malloc>
 8006f0c:	0007      	movs	r7, r0
	Ai = A;
 8006f0e:	9e07      	ldr	r6, [sp, #28]
	float *P = (float*)malloc(row_a * column_a * sizeof(float));
 8006f10:	9004      	str	r0, [sp, #16]
	for (i = 0; i < row_a; i++) {
 8006f12:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006f14:	429d      	cmp	r5, r3
 8006f16:	d16b      	bne.n	8006ff0 <opti+0x18c>
	tran(P, row_a, column_a);
 8006f18:	0019      	movs	r1, r3
 8006f1a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006f1c:	9804      	ldr	r0, [sp, #16]
 8006f1e:	f7ff fed2 	bl	8006cc6 <tran>
	float *H = (float*)malloc(row_a * row_a * sizeof(float));
 8006f22:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8006f24:	4340      	muls	r0, r0
 8006f26:	0080      	lsls	r0, r0, #2
 8006f28:	f004 fa64 	bl	800b3f4 <malloc>
	mul(A, P, H, row_a, column_a, row_a);
 8006f2c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006f2e:	0002      	movs	r2, r0
 8006f30:	9301      	str	r3, [sp, #4]
 8006f32:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006f34:	9904      	ldr	r1, [sp, #16]
	float *H = (float*)malloc(row_a * row_a * sizeof(float));
 8006f36:	9006      	str	r0, [sp, #24]
	mul(A, P, H, row_a, column_a, row_a);
 8006f38:	9300      	str	r3, [sp, #0]
 8006f3a:	9807      	ldr	r0, [sp, #28]
 8006f3c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006f3e:	f7fe fccb 	bl	80058d8 <mul>
	float *lambda = (float*)malloc(row_a * sizeof(float));
 8006f42:	0020      	movs	r0, r4
 8006f44:	f004 fa56 	bl	800b3f4 <malloc>
	memset(lambda, 0, row_a * sizeof(float));
 8006f48:	0022      	movs	r2, r4
 8006f4a:	2100      	movs	r1, #0
	float *lambda = (float*)malloc(row_a * sizeof(float));
 8006f4c:	9002      	str	r0, [sp, #8]
	memset(lambda, 0, row_a * sizeof(float));
 8006f4e:	f005 fa0c 	bl	800c36a <memset>
	float *lambda_p = (float*)malloc(row_a * sizeof(float));
 8006f52:	0020      	movs	r0, r4
 8006f54:	f004 fa4e 	bl	800b3f4 <malloc>
	for(i = 0; i < MAX_ITERATIONS; i++){
 8006f58:	2300      	movs	r3, #0
	float *lambda_p = (float*)malloc(row_a * sizeof(float));
 8006f5a:	900a      	str	r0, [sp, #40]	@ 0x28
	for(i = 0; i < MAX_ITERATIONS; i++){
 8006f5c:	9307      	str	r3, [sp, #28]
		for (j = 0; j < row_a; j++) {
 8006f5e:	2500      	movs	r5, #0
		memcpy(lambda_p, lambda, row_a * sizeof(float));
 8006f60:	0022      	movs	r2, r4
 8006f62:	9902      	ldr	r1, [sp, #8]
 8006f64:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006f66:	f005 fb09 	bl	800c57c <memcpy>
		for (j = 0; j < row_a; j++) {
 8006f6a:	1d23      	adds	r3, r4, #4
 8006f6c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f6e:	9b06      	ldr	r3, [sp, #24]
 8006f70:	9308      	str	r3, [sp, #32]
		Hj = H;
 8006f72:	9309      	str	r3, [sp, #36]	@ 0x24
		for (j = 0; j < row_a; j++) {
 8006f74:	42ac      	cmp	r4, r5
 8006f76:	d146      	bne.n	8007006 <opti+0x1a2>
 8006f78:	2600      	movs	r6, #0
		w = 0.0f;
 8006f7a:	2500      	movs	r5, #0
		for (j = 0; j < row_a; j++) {
 8006f7c:	42a6      	cmp	r6, r4
 8006f7e:	d17a      	bne.n	8007076 <opti+0x212>
		if (w < MIN_VALUE) {
 8006f80:	4949      	ldr	r1, [pc, #292]	@ (80070a8 <opti+0x244>)
 8006f82:	1c28      	adds	r0, r5, #0
 8006f84:	f7f9 faac 	bl	80004e0 <__aeabi_fcmplt>
 8006f88:	2800      	cmp	r0, #0
 8006f8a:	d106      	bne.n	8006f9a <opti+0x136>
	for(i = 0; i < MAX_ITERATIONS; i++){
 8006f8c:	9b07      	ldr	r3, [sp, #28]
 8006f8e:	3301      	adds	r3, #1
 8006f90:	9307      	str	r3, [sp, #28]
 8006f92:	9a07      	ldr	r2, [sp, #28]
 8006f94:	4b45      	ldr	r3, [pc, #276]	@ (80070ac <opti+0x248>)
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d1e1      	bne.n	8006f5e <opti+0xfa>
	float *Plambda = (float*)malloc(column_a * sizeof(float));
 8006f9a:	9803      	ldr	r0, [sp, #12]
 8006f9c:	f004 fa2a 	bl	800b3f4 <malloc>
	mul(P, lambda, Plambda, column_a, row_a, 1);
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	9301      	str	r3, [sp, #4]
 8006fa4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006fa6:	0002      	movs	r2, r0
 8006fa8:	9300      	str	r3, [sp, #0]
	float *Plambda = (float*)malloc(column_a * sizeof(float));
 8006faa:	0005      	movs	r5, r0
	mul(P, lambda, Plambda, column_a, row_a, 1);
 8006fac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006fae:	9902      	ldr	r1, [sp, #8]
 8006fb0:	9804      	ldr	r0, [sp, #16]
 8006fb2:	f7fe fc91 	bl	80058d8 <mul>
	for (j = 0; j < column_a; j++) {
 8006fb6:	2400      	movs	r4, #0
 8006fb8:	9b03      	ldr	r3, [sp, #12]
 8006fba:	429c      	cmp	r4, r3
 8006fbc:	d16b      	bne.n	8007096 <opti+0x232>
	free(K);
 8006fbe:	9805      	ldr	r0, [sp, #20]
 8006fc0:	f004 fa22 	bl	800b408 <free>
	free(P);
 8006fc4:	9804      	ldr	r0, [sp, #16]
 8006fc6:	f004 fa1f 	bl	800b408 <free>
	free(H);
 8006fca:	9806      	ldr	r0, [sp, #24]
 8006fcc:	f004 fa1c 	bl	800b408 <free>
	free(lambda);
 8006fd0:	9802      	ldr	r0, [sp, #8]
 8006fd2:	f004 fa19 	bl	800b408 <free>
	free(lambda_p);
 8006fd6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006fd8:	f004 fa16 	bl	800b408 <free>
	free(Plambda);
 8006fdc:	0028      	movs	r0, r5
 8006fde:	f004 fa13 	bl	800b408 <free>
	return i < MAX_ITERATIONS;
 8006fe2:	2000      	movs	r0, #0
 8006fe4:	4b32      	ldr	r3, [pc, #200]	@ (80070b0 <opti+0x24c>)
 8006fe6:	9a07      	ldr	r2, [sp, #28]
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	4140      	adcs	r0, r0
 8006fec:	b2c0      	uxtb	r0, r0
 8006fee:	e75e      	b.n	8006eae <opti+0x4a>
		linsolve_chol(Q, P, Ai, column_a);
 8006ff0:	0032      	movs	r2, r6
 8006ff2:	0039      	movs	r1, r7
 8006ff4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006ff6:	9806      	ldr	r0, [sp, #24]
 8006ff8:	f7fe fb38 	bl	800566c <linsolve_chol>
		P += column_a;
 8006ffc:	9b03      	ldr	r3, [sp, #12]
	for (i = 0; i < row_a; i++) {
 8006ffe:	3501      	adds	r5, #1
		P += column_a;
 8007000:	18ff      	adds	r7, r7, r3
		Ai += column_a;
 8007002:	18f6      	adds	r6, r6, r3
	for (i = 0; i < row_a; i++) {
 8007004:	e785      	b.n	8006f12 <opti+0xae>
 8007006:	2700      	movs	r7, #0
			w = 0.0f;
 8007008:	2600      	movs	r6, #0
				w += Hj[k] * lambda[k];
 800700a:	9b02      	ldr	r3, [sp, #8]
 800700c:	59d9      	ldr	r1, [r3, r7]
 800700e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007010:	59d8      	ldr	r0, [r3, r7]
 8007012:	f7f9 fdfd 	bl	8000c10 <__aeabi_fmul>
 8007016:	1c01      	adds	r1, r0, #0
 8007018:	1c30      	adds	r0, r6, #0
 800701a:	f7f9 fa89 	bl	8000530 <__aeabi_fadd>
			for (k = 0; k < row_a; k++) {
 800701e:	3704      	adds	r7, #4
				w += Hj[k] * lambda[k];
 8007020:	1c06      	adds	r6, r0, #0
			for (k = 0; k < row_a; k++) {
 8007022:	42a7      	cmp	r7, r4
 8007024:	d1f1      	bne.n	800700a <opti+0x1a6>
			w = -1.0f / Hj[j] * (K[j] + w - Hj[j]*lambda[j]);
 8007026:	9b08      	ldr	r3, [sp, #32]
 8007028:	681f      	ldr	r7, [r3, #0]
 800702a:	9b05      	ldr	r3, [sp, #20]
 800702c:	5959      	ldr	r1, [r3, r5]
 800702e:	f7f9 fa7f 	bl	8000530 <__aeabi_fadd>
 8007032:	9b02      	ldr	r3, [sp, #8]
 8007034:	1c06      	adds	r6, r0, #0
 8007036:	5959      	ldr	r1, [r3, r5]
 8007038:	1c38      	adds	r0, r7, #0
 800703a:	f7f9 fde9 	bl	8000c10 <__aeabi_fmul>
 800703e:	1c01      	adds	r1, r0, #0
 8007040:	1c30      	adds	r0, r6, #0
 8007042:	f7f9 ff23 	bl	8000e8c <__aeabi_fsub>
			Hj += row_a;
 8007046:	9b09      	ldr	r3, [sp, #36]	@ 0x24
			w = -1.0f / Hj[j] * (K[j] + w - Hj[j]*lambda[j]);
 8007048:	1c06      	adds	r6, r0, #0
			Hj += row_a;
 800704a:	191b      	adds	r3, r3, r4
			w = -1.0f / Hj[j] * (K[j] + w - Hj[j]*lambda[j]);
 800704c:	1c39      	adds	r1, r7, #0
 800704e:	4819      	ldr	r0, [pc, #100]	@ (80070b4 <opti+0x250>)
			Hj += row_a;
 8007050:	9309      	str	r3, [sp, #36]	@ 0x24
			w = -1.0f / Hj[j] * (K[j] + w - Hj[j]*lambda[j]);
 8007052:	f7f9 fbf7 	bl	8000844 <__aeabi_fdiv>
 8007056:	1c31      	adds	r1, r6, #0
 8007058:	f7f9 fdda 	bl	8000c10 <__aeabi_fmul>
 800705c:	1c01      	adds	r1, r0, #0
			lambda[j] = vmax(0.0f, w);
 800705e:	2000      	movs	r0, #0
 8007060:	f7ff fef6 	bl	8006e50 <vmax>
 8007064:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007066:	9b02      	ldr	r3, [sp, #8]
 8007068:	4694      	mov	ip, r2
 800706a:	5158      	str	r0, [r3, r5]
		for (j = 0; j < row_a; j++) {
 800706c:	9b08      	ldr	r3, [sp, #32]
 800706e:	3504      	adds	r5, #4
 8007070:	4463      	add	r3, ip
 8007072:	9308      	str	r3, [sp, #32]
 8007074:	e77e      	b.n	8006f74 <opti+0x110>
			value = lambda[j] - lambda_p[j];
 8007076:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007078:	5999      	ldr	r1, [r3, r6]
 800707a:	9b02      	ldr	r3, [sp, #8]
 800707c:	5998      	ldr	r0, [r3, r6]
 800707e:	f7f9 ff05 	bl	8000e8c <__aeabi_fsub>
			w += value * value;
 8007082:	1c01      	adds	r1, r0, #0
 8007084:	f7f9 fdc4 	bl	8000c10 <__aeabi_fmul>
 8007088:	1c01      	adds	r1, r0, #0
 800708a:	1c28      	adds	r0, r5, #0
 800708c:	f7f9 fa50 	bl	8000530 <__aeabi_fadd>
 8007090:	3604      	adds	r6, #4
 8007092:	1c05      	adds	r5, r0, #0
		for (j = 0; j < row_a; j++) {
 8007094:	e772      	b.n	8006f7c <opti+0x118>
		x[j] -= Plambda[j];
 8007096:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007098:	5929      	ldr	r1, [r5, r4]
 800709a:	5918      	ldr	r0, [r3, r4]
 800709c:	f7f9 fef6 	bl	8000e8c <__aeabi_fsub>
 80070a0:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80070a2:	5118      	str	r0, [r3, r4]
	for (j = 0; j < column_a; j++) {
 80070a4:	3404      	adds	r4, #4
 80070a6:	e787      	b.n	8006fb8 <opti+0x154>
 80070a8:	2d2febff 	.word	0x2d2febff
 80070ac:	00002710 	.word	0x00002710
 80070b0:	0000270f 	.word	0x0000270f
 80070b4:	bf800000 	.word	0xbf800000

080070b8 <quadprog>:
bool quadprog(float Q[], float c[], float A[], float b[], float G[], float h[], float x[], size_t row_a, size_t row_g, size_t column_a, bool equality_constraints_are_used) {
 80070b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070ba:	b08b      	sub	sp, #44	@ 0x2c
 80070bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80070be:	ab16      	add	r3, sp, #88	@ 0x58
 80070c0:	781b      	ldrb	r3, [r3, #0]
 80070c2:	0016      	movs	r6, r2
 80070c4:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80070c6:	9007      	str	r0, [sp, #28]
 80070c8:	9108      	str	r1, [sp, #32]
	if (equality_constraints_are_used) {
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d05c      	beq.n	8007188 <quadprog+0xd0>
		float* A_long = (float*)malloc((row_a + row_g + row_g) * column_a * sizeof(float));
 80070ce:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80070d0:	005b      	lsls	r3, r3, #1
 80070d2:	191b      	adds	r3, r3, r4
 80070d4:	9306      	str	r3, [sp, #24]
 80070d6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80070d8:	9806      	ldr	r0, [sp, #24]
 80070da:	009d      	lsls	r5, r3, #2
 80070dc:	4368      	muls	r0, r5
 80070de:	f004 f989 	bl	800b3f4 <malloc>
		float* b_long = (float*)malloc((row_a + row_g + row_g) * sizeof(float));
 80070e2:	9b06      	ldr	r3, [sp, #24]
		float* A_long = (float*)malloc((row_a + row_g + row_g) * column_a * sizeof(float));
 80070e4:	9005      	str	r0, [sp, #20]
		float* b_long = (float*)malloc((row_a + row_g + row_g) * sizeof(float));
 80070e6:	0098      	lsls	r0, r3, #2
 80070e8:	f004 f984 	bl	800b3f4 <malloc>
		memcpy(A_long, A, row_a * column_a * sizeof(float));
 80070ec:	4365      	muls	r5, r4
 80070ee:	0031      	movs	r1, r6
 80070f0:	002a      	movs	r2, r5
		float* b_long = (float*)malloc((row_a + row_g + row_g) * sizeof(float));
 80070f2:	0007      	movs	r7, r0
		memcpy(A_long, A, row_a * column_a * sizeof(float));
 80070f4:	9805      	ldr	r0, [sp, #20]
 80070f6:	f005 fa41 	bl	800c57c <memcpy>
		A_long += row_a * column_a;
 80070fa:	9b05      	ldr	r3, [sp, #20]
		size_t row_g_column_a = row_g * column_a;
 80070fc:	9e14      	ldr	r6, [sp, #80]	@ 0x50
		A_long += row_a * column_a;
 80070fe:	195d      	adds	r5, r3, r5
		size_t row_g_column_a = row_g * column_a;
 8007100:	9b15      	ldr	r3, [sp, #84]	@ 0x54
		memcpy(A_long, G, row_g_column_a * sizeof(float));
 8007102:	0028      	movs	r0, r5
		size_t row_g_column_a = row_g * column_a;
 8007104:	435e      	muls	r6, r3
		memcpy(A_long, G, row_g_column_a * sizeof(float));
 8007106:	00b6      	lsls	r6, r6, #2
 8007108:	0032      	movs	r2, r6
 800710a:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800710c:	f005 fa36 	bl	800c57c <memcpy>
		for (i = 0; i < row_g_column_a; i++) {
 8007110:	2300      	movs	r3, #0
 8007112:	19ad      	adds	r5, r5, r6
 8007114:	429e      	cmp	r6, r3
 8007116:	d127      	bne.n	8007168 <quadprog+0xb0>
		memcpy(b_long, b, row_a * sizeof(float));
 8007118:	00a4      	lsls	r4, r4, #2
 800711a:	0022      	movs	r2, r4
 800711c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800711e:	0038      	movs	r0, r7
 8007120:	f005 fa2c 	bl	800c57c <memcpy>
		memcpy(b_long, h, row_g * sizeof(float));
 8007124:	9b14      	ldr	r3, [sp, #80]	@ 0x50
		b_long += row_a;
 8007126:	193c      	adds	r4, r7, r4
		memcpy(b_long, h, row_g * sizeof(float));
 8007128:	009e      	lsls	r6, r3, #2
 800712a:	0020      	movs	r0, r4
 800712c:	0032      	movs	r2, r6
 800712e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8007130:	f005 fa24 	bl	800c57c <memcpy>
		for (i = 0; i < row_g; i++) {
 8007134:	2300      	movs	r3, #0
 8007136:	19a4      	adds	r4, r4, r6
 8007138:	429e      	cmp	r6, r3
 800713a:	d11d      	bne.n	8007178 <quadprog+0xc0>
		bool status = opti(Q, c, A_long, b_long, x, row_a + row_g + row_g, column_a);
 800713c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800713e:	9a05      	ldr	r2, [sp, #20]
 8007140:	9302      	str	r3, [sp, #8]
 8007142:	9b06      	ldr	r3, [sp, #24]
 8007144:	9908      	ldr	r1, [sp, #32]
 8007146:	9301      	str	r3, [sp, #4]
 8007148:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800714a:	9807      	ldr	r0, [sp, #28]
 800714c:	9300      	str	r3, [sp, #0]
 800714e:	003b      	movs	r3, r7
 8007150:	f7ff fe88 	bl	8006e64 <opti>
 8007154:	0004      	movs	r4, r0
		free(A_long);
 8007156:	9805      	ldr	r0, [sp, #20]
 8007158:	f004 f956 	bl	800b408 <free>
		free(b_long);
 800715c:	0038      	movs	r0, r7
 800715e:	f004 f953 	bl	800b408 <free>
}
 8007162:	0020      	movs	r0, r4
 8007164:	b00b      	add	sp, #44	@ 0x2c
 8007166:	bdf0      	pop	{r4, r5, r6, r7, pc}
			A_long[i] = -G[i];
 8007168:	2180      	movs	r1, #128	@ 0x80
 800716a:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800716c:	0609      	lsls	r1, r1, #24
 800716e:	58d2      	ldr	r2, [r2, r3]
 8007170:	1852      	adds	r2, r2, r1
 8007172:	50ea      	str	r2, [r5, r3]
		for (i = 0; i < row_g_column_a; i++) {
 8007174:	3304      	adds	r3, #4
 8007176:	e7cd      	b.n	8007114 <quadprog+0x5c>
			b_long[i] = -h[i];
 8007178:	2180      	movs	r1, #128	@ 0x80
 800717a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800717c:	0609      	lsls	r1, r1, #24
 800717e:	58d2      	ldr	r2, [r2, r3]
 8007180:	1852      	adds	r2, r2, r1
 8007182:	50e2      	str	r2, [r4, r3]
		for (i = 0; i < row_g; i++) {
 8007184:	3304      	adds	r3, #4
 8007186:	e7d7      	b.n	8007138 <quadprog+0x80>
		return opti(Q, c, A, b, x, row_a, column_a);
 8007188:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800718a:	9401      	str	r4, [sp, #4]
 800718c:	9302      	str	r3, [sp, #8]
 800718e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007190:	9908      	ldr	r1, [sp, #32]
 8007192:	9300      	str	r3, [sp, #0]
 8007194:	9807      	ldr	r0, [sp, #28]
 8007196:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007198:	f7ff fe64 	bl	8006e64 <opti>
 800719c:	0004      	movs	r4, r0
 800719e:	e7e0      	b.n	8007162 <quadprog+0xaa>

080071a0 <multiply_sigma_point_matrix_to_weights>:
	/* Free */
	free(dx);
	free(x);
}

static void multiply_sigma_point_matrix_to_weights(float x[], const float X[], const float W[], const size_t L){
 80071a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071a2:	0004      	movs	r4, r0

	/* Clear x */
	memset(x, 0, L * sizeof(float));

	/* Multiply x = W*X */
	for (j = 0; j < N; j++) {
 80071a4:	2600      	movs	r6, #0
static void multiply_sigma_point_matrix_to_weights(float x[], const float X[], const float W[], const size_t L){
 80071a6:	b087      	sub	sp, #28
 80071a8:	9205      	str	r2, [sp, #20]
	const size_t N = 2 * L + 1;
 80071aa:	005a      	lsls	r2, r3, #1
	memset(x, 0, L * sizeof(float));
 80071ac:	009d      	lsls	r5, r3, #2
	const size_t N = 2 * L + 1;
 80071ae:	3201      	adds	r2, #1
static void multiply_sigma_point_matrix_to_weights(float x[], const float X[], const float W[], const size_t L){
 80071b0:	9104      	str	r1, [sp, #16]
	const size_t N = 2 * L + 1;
 80071b2:	9200      	str	r2, [sp, #0]
	memset(x, 0, L * sizeof(float));
 80071b4:	2100      	movs	r1, #0
 80071b6:	002a      	movs	r2, r5
 80071b8:	f005 f8d7 	bl	800c36a <memset>
	for (j = 0; j < N; j++) {
 80071bc:	9b00      	ldr	r3, [sp, #0]
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	9301      	str	r3, [sp, #4]
 80071c2:	1963      	adds	r3, r4, r5
 80071c4:	9302      	str	r3, [sp, #8]
 80071c6:	9b00      	ldr	r3, [sp, #0]
 80071c8:	429e      	cmp	r6, r3
 80071ca:	d218      	bcs.n	80071fe <multiply_sigma_point_matrix_to_weights+0x5e>
 80071cc:	00b3      	lsls	r3, r6, #2
 80071ce:	9303      	str	r3, [sp, #12]
 80071d0:	9b04      	ldr	r3, [sp, #16]
 80071d2:	00b2      	lsls	r2, r6, #2
 80071d4:	0025      	movs	r5, r4
 80071d6:	189f      	adds	r7, r3, r2
 80071d8:	e00c      	b.n	80071f4 <multiply_sigma_point_matrix_to_weights+0x54>
		for (i = 0; i < L; i++) {
			x[i] += W[j] * X[i * N + j];
 80071da:	9b05      	ldr	r3, [sp, #20]
 80071dc:	9a03      	ldr	r2, [sp, #12]
 80071de:	6839      	ldr	r1, [r7, #0]
 80071e0:	5898      	ldr	r0, [r3, r2]
 80071e2:	f7f9 fd15 	bl	8000c10 <__aeabi_fmul>
 80071e6:	1c01      	adds	r1, r0, #0
 80071e8:	6828      	ldr	r0, [r5, #0]
 80071ea:	f7f9 f9a1 	bl	8000530 <__aeabi_fadd>
 80071ee:	9b01      	ldr	r3, [sp, #4]
 80071f0:	c501      	stmia	r5!, {r0}
		for (i = 0; i < L; i++) {
 80071f2:	18ff      	adds	r7, r7, r3
 80071f4:	9b02      	ldr	r3, [sp, #8]
 80071f6:	429d      	cmp	r5, r3
 80071f8:	d1ef      	bne.n	80071da <multiply_sigma_point_matrix_to_weights+0x3a>
	for (j = 0; j < N; j++) {
 80071fa:	3601      	adds	r6, #1
 80071fc:	e7e3      	b.n	80071c6 <multiply_sigma_point_matrix_to_weights+0x26>
		}
	}

}
 80071fe:	b007      	add	sp, #28
 8007200:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007202 <create_state_estimation_error_covariance_matrix>:

static void create_state_estimation_error_covariance_matrix(float S[], const float W[], const float X[], const float x[], const float R[], const size_t L){
 8007202:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007204:	b093      	sub	sp, #76	@ 0x4c
 8007206:	9308      	str	r3, [sp, #32]
	/* Decleration */
	size_t i, j;
	
	/* Create the size N, M and K */
	const size_t N = 2 * L + 1;
 8007208:	9b19      	ldr	r3, [sp, #100]	@ 0x64
static void create_state_estimation_error_covariance_matrix(float S[], const float W[], const float X[], const float x[], const float R[], const size_t L){
 800720a:	9210      	str	r2, [sp, #64]	@ 0x40
	const size_t N = 2 * L + 1;
 800720c:	005b      	lsls	r3, r3, #1
 800720e:	9309      	str	r3, [sp, #36]	@ 0x24
	const size_t M = 2 * L + L;
 8007210:	2303      	movs	r3, #3
 8007212:	9a19      	ldr	r2, [sp, #100]	@ 0x64
static void create_state_estimation_error_covariance_matrix(float S[], const float W[], const float X[], const float x[], const float R[], const size_t L){
 8007214:	900e      	str	r0, [sp, #56]	@ 0x38
	const size_t M = 2 * L + L;
 8007216:	435a      	muls	r2, r3
	const size_t K = 2 * L;

	/* Square root parameter of index 1 */
	const float weight1 = sqrtf(fabsf(W[1]));
 8007218:	6848      	ldr	r0, [r1, #4]
	const size_t M = 2 * L + L;
 800721a:	9203      	str	r2, [sp, #12]
	const float weight1 = sqrtf(fabsf(W[1]));
 800721c:	0040      	lsls	r0, r0, #1
 800721e:	0840      	lsrs	r0, r0, #1
static void create_state_estimation_error_covariance_matrix(float S[], const float W[], const float X[], const float x[], const float R[], const size_t L){
 8007220:	910f      	str	r1, [sp, #60]	@ 0x3c
	const float weight1 = sqrtf(fabsf(W[1]));
 8007222:	f006 fe63 	bl	800deec <sqrtf>
 8007226:	9b19      	ldr	r3, [sp, #100]	@ 0x64

	/* Create [Q, R_] = qr(A') */
	float* AT = (float*)malloc(L * M * sizeof(float));
 8007228:	9c03      	ldr	r4, [sp, #12]
 800722a:	009b      	lsls	r3, r3, #2
 800722c:	435c      	muls	r4, r3
	const float weight1 = sqrtf(fabsf(W[1]));
 800722e:	9011      	str	r0, [sp, #68]	@ 0x44
	float* AT = (float*)malloc(L * M * sizeof(float));
 8007230:	0020      	movs	r0, r4
 8007232:	9305      	str	r3, [sp, #20]
 8007234:	f004 f8de 	bl	800b3f4 <malloc>
 8007238:	9004      	str	r0, [sp, #16]
	float* Q = (float*)malloc(M * M * sizeof(float));
 800723a:	9803      	ldr	r0, [sp, #12]
 800723c:	4340      	muls	r0, r0
 800723e:	0080      	lsls	r0, r0, #2
 8007240:	f004 f8d8 	bl	800b3f4 <malloc>
 8007244:	900a      	str	r0, [sp, #40]	@ 0x28
	float* R_ = (float*)malloc(M * L * sizeof(float));
 8007246:	0020      	movs	r0, r4
 8007248:	f004 f8d4 	bl	800b3f4 <malloc>
	const size_t N = 2 * L + 1;
 800724c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800724e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007250:	3301      	adds	r3, #1
 8007252:	009b      	lsls	r3, r3, #2
 8007254:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007256:	230c      	movs	r3, #12
 8007258:	435a      	muls	r2, r3
 800725a:	920c      	str	r2, [sp, #48]	@ 0x30
 800725c:	9a08      	ldr	r2, [sp, #32]
	for(j = 0; j < K; j++){
 800725e:	2400      	movs	r4, #0
 8007260:	4694      	mov	ip, r2
 8007262:	9b08      	ldr	r3, [sp, #32]
	float* R_ = (float*)malloc(M * L * sizeof(float));
 8007264:	9006      	str	r0, [sp, #24]
	for(j = 0; j < K; j++){
 8007266:	9307      	str	r3, [sp, #28]
 8007268:	9b05      	ldr	r3, [sp, #20]
 800726a:	4463      	add	r3, ip
 800726c:	930d      	str	r3, [sp, #52]	@ 0x34
 800726e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007270:	42a3      	cmp	r3, r4
 8007272:	d033      	beq.n	80072dc <create_state_estimation_error_covariance_matrix+0xda>
 8007274:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007276:	00a5      	lsls	r5, r4, #2
 8007278:	195f      	adds	r7, r3, r5
 800727a:	9b04      	ldr	r3, [sp, #16]
 800727c:	9e08      	ldr	r6, [sp, #32]
 800727e:	195d      	adds	r5, r3, r5
 8007280:	e00b      	b.n	800729a <create_state_estimation_error_covariance_matrix+0x98>
		for(i = 0; i < L; i++){
			AT[i*M + j] = weight1 * (X[i * N + j+1] - x[i]);
 8007282:	ce02      	ldmia	r6!, {r1}
 8007284:	6878      	ldr	r0, [r7, #4]
 8007286:	f7f9 fe01 	bl	8000e8c <__aeabi_fsub>
 800728a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800728c:	f7f9 fcc0 	bl	8000c10 <__aeabi_fmul>
 8007290:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007292:	6028      	str	r0, [r5, #0]
		for(i = 0; i < L; i++){
 8007294:	18ff      	adds	r7, r7, r3
 8007296:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007298:	18ed      	adds	r5, r5, r3
 800729a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800729c:	429e      	cmp	r6, r3
 800729e:	d1f0      	bne.n	8007282 <create_state_estimation_error_covariance_matrix+0x80>
 80072a0:	3401      	adds	r4, #1
 80072a2:	e7e4      	b.n	800726e <create_state_estimation_error_covariance_matrix+0x6c>
		}
	}
	for (j = K; j < M; j++) {
		for (i = 0; i < L; i++) {
			AT[i * M + j] = sqrtf(R[i * L + j - K]);
 80072a4:	6838      	ldr	r0, [r7, #0]
 80072a6:	f006 fe21 	bl	800deec <sqrtf>
 80072aa:	9b05      	ldr	r3, [sp, #20]
 80072ac:	6028      	str	r0, [r5, #0]
		for (i = 0; i < L; i++) {
 80072ae:	18ff      	adds	r7, r7, r3
 80072b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80072b2:	3601      	adds	r6, #1
 80072b4:	18ed      	adds	r5, r5, r3
 80072b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072b8:	429e      	cmp	r6, r3
 80072ba:	d1f3      	bne.n	80072a4 <create_state_estimation_error_covariance_matrix+0xa2>
	for (j = K; j < M; j++) {
 80072bc:	9b08      	ldr	r3, [sp, #32]
 80072be:	3401      	adds	r4, #1
 80072c0:	3301      	adds	r3, #1
 80072c2:	9308      	str	r3, [sp, #32]
 80072c4:	9b03      	ldr	r3, [sp, #12]
 80072c6:	429c      	cmp	r4, r3
 80072c8:	d20a      	bcs.n	80072e0 <create_state_estimation_error_covariance_matrix+0xde>
 80072ca:	9b08      	ldr	r3, [sp, #32]
 80072cc:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80072ce:	009b      	lsls	r3, r3, #2
 80072d0:	18d7      	adds	r7, r2, r3
 80072d2:	9b04      	ldr	r3, [sp, #16]
 80072d4:	00a5      	lsls	r5, r4, #2
		for (i = 0; i < L; i++) {
 80072d6:	2600      	movs	r6, #0
 80072d8:	195d      	adds	r5, r3, r5
 80072da:	e7ec      	b.n	80072b6 <create_state_estimation_error_covariance_matrix+0xb4>
 80072dc:	2300      	movs	r3, #0
 80072de:	e7f0      	b.n	80072c2 <create_state_estimation_error_covariance_matrix+0xc0>
		}
	}

	/* We need to do transpose on A according to the SR-UKF paper */
	tran(AT, L, M);
 80072e0:	9a03      	ldr	r2, [sp, #12]
 80072e2:	9919      	ldr	r1, [sp, #100]	@ 0x64
 80072e4:	9804      	ldr	r0, [sp, #16]
 80072e6:	f7ff fcee 	bl	8006cc6 <tran>

	/* Solve [Q, R_] = qr(A') but we only need R_ matrix */
	qr(AT, Q, R_, M, L, true);
 80072ea:	2301      	movs	r3, #1
 80072ec:	9301      	str	r3, [sp, #4]
 80072ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072f0:	9a06      	ldr	r2, [sp, #24]
 80072f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80072f4:	9300      	str	r3, [sp, #0]
 80072f6:	9804      	ldr	r0, [sp, #16]
 80072f8:	9b03      	ldr	r3, [sp, #12]
 80072fa:	f7fe fc03 	bl	8005b04 <qr>

	/* Get the upper triangular of R_ according to the SR-UKF paper */
	memcpy(S, R_, L * L * sizeof(float));
 80072fe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007300:	9906      	ldr	r1, [sp, #24]
 8007302:	4352      	muls	r2, r2
 8007304:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8007306:	0092      	lsls	r2, r2, #2
 8007308:	f005 f938 	bl	800c57c <memcpy>

	/* Perform cholesky update on S */
	float* b = (float*)malloc(L * sizeof(float));
 800730c:	9805      	ldr	r0, [sp, #20]
 800730e:	f004 f871 	bl	800b3f4 <malloc>
 8007312:	0005      	movs	r5, r0
	for (i = 0; i < L; i++) {
 8007314:	0006      	movs	r6, r0
 8007316:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8007318:	9b07      	ldr	r3, [sp, #28]
 800731a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800731c:	4293      	cmp	r3, r2
 800731e:	d11b      	bne.n	8007358 <create_state_estimation_error_covariance_matrix+0x156>
		b[i] = X[i * N] - x[i];
	}
	const bool rank_one_update = W[0] < 0.0f ? false : true;
 8007320:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007322:	2100      	movs	r1, #0
 8007324:	6818      	ldr	r0, [r3, #0]
 8007326:	f7f9 f8db 	bl	80004e0 <__aeabi_fcmplt>
 800732a:	1e43      	subs	r3, r0, #1
 800732c:	4198      	sbcs	r0, r3
	cholupdate(S, b, L, rank_one_update);
 800732e:	2301      	movs	r3, #1
 8007330:	0029      	movs	r1, r5
 8007332:	4043      	eors	r3, r0
 8007334:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007336:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8007338:	f7fd f806 	bl	8004348 <cholupdate>

	/* Free */
	free(AT);
 800733c:	9804      	ldr	r0, [sp, #16]
 800733e:	f004 f863 	bl	800b408 <free>
	free(Q);
 8007342:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007344:	f004 f860 	bl	800b408 <free>
	free(R_);
 8007348:	9806      	ldr	r0, [sp, #24]
 800734a:	f004 f85d 	bl	800b408 <free>
	free(b);
 800734e:	0028      	movs	r0, r5
 8007350:	f004 f85a 	bl	800b408 <free>
}
 8007354:	b013      	add	sp, #76	@ 0x4c
 8007356:	bdf0      	pop	{r4, r5, r6, r7, pc}
		b[i] = X[i * N] - x[i];
 8007358:	9b07      	ldr	r3, [sp, #28]
 800735a:	6820      	ldr	r0, [r4, #0]
 800735c:	cb02      	ldmia	r3!, {r1}
 800735e:	9307      	str	r3, [sp, #28]
 8007360:	f7f9 fd94 	bl	8000e8c <__aeabi_fsub>
 8007364:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007366:	c601      	stmia	r6!, {r0}
	for (i = 0; i < L; i++) {
 8007368:	18e4      	adds	r4, r4, r3
 800736a:	e7d5      	b.n	8007318 <create_state_estimation_error_covariance_matrix+0x116>

0800736c <create_sigma_point_matrix.constprop.0>:
static void create_sigma_point_matrix(float X[], const float x[], const float S[], const float alpha, const float kappa, const size_t L){
 800736c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800736e:	b08b      	sub	sp, #44	@ 0x2c
 8007370:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8007372:	1c1e      	adds	r6, r3, #0
	const size_t N = 2 * L + 1;
 8007374:	006b      	lsls	r3, r5, #1
 8007376:	3301      	adds	r3, #1
static void create_sigma_point_matrix(float X[], const float x[], const float S[], const float alpha, const float kappa, const size_t L){
 8007378:	9006      	str	r0, [sp, #24]
	const size_t N = 2 * L + 1;
 800737a:	9307      	str	r3, [sp, #28]
	const float lambda = alpha * alpha * (L + kappa) - L;
 800737c:	0028      	movs	r0, r5
	const size_t K = L + 1;
 800737e:	1c6b      	adds	r3, r5, #1
static void create_sigma_point_matrix(float X[], const float x[], const float S[], const float alpha, const float kappa, const size_t L){
 8007380:	9209      	str	r2, [sp, #36]	@ 0x24
	const size_t K = L + 1;
 8007382:	9300      	str	r3, [sp, #0]
static void create_sigma_point_matrix(float X[], const float x[], const float S[], const float alpha, const float kappa, const size_t L){
 8007384:	9101      	str	r1, [sp, #4]
	const float lambda = alpha * alpha * (L + kappa) - L;
 8007386:	f7f9 ff3b 	bl	8001200 <__aeabi_ui2f>
 800738a:	1c31      	adds	r1, r6, #0
 800738c:	1c04      	adds	r4, r0, #0
 800738e:	1c30      	adds	r0, r6, #0
 8007390:	f7f9 fc3e 	bl	8000c10 <__aeabi_fmul>
 8007394:	2100      	movs	r1, #0
 8007396:	1c06      	adds	r6, r0, #0
 8007398:	1c20      	adds	r0, r4, #0
 800739a:	f7f9 f8c9 	bl	8000530 <__aeabi_fadd>
 800739e:	1c01      	adds	r1, r0, #0
 80073a0:	1c30      	adds	r0, r6, #0
 80073a2:	f7f9 fc35 	bl	8000c10 <__aeabi_fmul>
 80073a6:	1c21      	adds	r1, r4, #0
 80073a8:	f7f9 fd70 	bl	8000e8c <__aeabi_fsub>
	const float gamma = sqrtf(L + lambda);
 80073ac:	1c21      	adds	r1, r4, #0
 80073ae:	f7f9 f8bf 	bl	8000530 <__aeabi_fadd>
 80073b2:	f006 fd9b 	bl	800deec <sqrtf>
 80073b6:	9b07      	ldr	r3, [sp, #28]
 80073b8:	9008      	str	r0, [sp, #32]
	for (i = 0; i < L; i++) {
 80073ba:	009b      	lsls	r3, r3, #2
 80073bc:	9303      	str	r3, [sp, #12]
 80073be:	00ab      	lsls	r3, r5, #2
 80073c0:	9304      	str	r3, [sp, #16]
 80073c2:	9a04      	ldr	r2, [sp, #16]
 80073c4:	9b01      	ldr	r3, [sp, #4]
 80073c6:	4694      	mov	ip, r2
 80073c8:	4463      	add	r3, ip
 80073ca:	9305      	str	r3, [sp, #20]
 80073cc:	9a06      	ldr	r2, [sp, #24]
 80073ce:	9b01      	ldr	r3, [sp, #4]
 80073d0:	9905      	ldr	r1, [sp, #20]
 80073d2:	428b      	cmp	r3, r1
 80073d4:	d112      	bne.n	80073fc <create_sigma_point_matrix.constprop.0+0x90>
	for (j = 1; j < K; j++) {
 80073d6:	2501      	movs	r5, #1
	for (i = 0; i < L; i++) {
 80073d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073da:	9302      	str	r3, [sp, #8]
	for (j = 1; j < K; j++) {
 80073dc:	9b00      	ldr	r3, [sp, #0]
 80073de:	42ab      	cmp	r3, r5
 80073e0:	d811      	bhi.n	8007406 <create_sigma_point_matrix.constprop.0+0x9a>
 80073e2:	2700      	movs	r7, #0
	for (j = K; j < N; j++) {
 80073e4:	9b07      	ldr	r3, [sp, #28]
 80073e6:	9a00      	ldr	r2, [sp, #0]
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d93a      	bls.n	8007462 <create_sigma_point_matrix.constprop.0+0xf6>
 80073ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073ee:	00bd      	lsls	r5, r7, #2
 80073f0:	195d      	adds	r5, r3, r5
 80073f2:	9b06      	ldr	r3, [sp, #24]
 80073f4:	0094      	lsls	r4, r2, #2
 80073f6:	9e01      	ldr	r6, [sp, #4]
 80073f8:	191c      	adds	r4, r3, r4
 80073fa:	e02a      	b.n	8007452 <create_sigma_point_matrix.constprop.0+0xe6>
		X[i * N] = x[i];
 80073fc:	cb02      	ldmia	r3!, {r1}
 80073fe:	6011      	str	r1, [r2, #0]
	for (i = 0; i < L; i++) {
 8007400:	9903      	ldr	r1, [sp, #12]
 8007402:	1852      	adds	r2, r2, r1
 8007404:	e7e4      	b.n	80073d0 <create_sigma_point_matrix.constprop.0+0x64>
 8007406:	9b06      	ldr	r3, [sp, #24]
 8007408:	00ac      	lsls	r4, r5, #2
	for (j = 1; j < K; j++) {
 800740a:	9f02      	ldr	r7, [sp, #8]
 800740c:	9e01      	ldr	r6, [sp, #4]
 800740e:	191c      	adds	r4, r3, r4
			X[i * N + j] = x[i] + gamma * S[i * L + j - 1];
 8007410:	6839      	ldr	r1, [r7, #0]
 8007412:	9808      	ldr	r0, [sp, #32]
 8007414:	f7f9 fbfc 	bl	8000c10 <__aeabi_fmul>
 8007418:	ce02      	ldmia	r6!, {r1}
 800741a:	f7f9 f889 	bl	8000530 <__aeabi_fadd>
		for (i = 0; i < L; i++) {
 800741e:	9b04      	ldr	r3, [sp, #16]
			X[i * N + j] = x[i] + gamma * S[i * L + j - 1];
 8007420:	6020      	str	r0, [r4, #0]
		for (i = 0; i < L; i++) {
 8007422:	18ff      	adds	r7, r7, r3
 8007424:	9b03      	ldr	r3, [sp, #12]
 8007426:	18e4      	adds	r4, r4, r3
 8007428:	9b05      	ldr	r3, [sp, #20]
 800742a:	429e      	cmp	r6, r3
 800742c:	d1f0      	bne.n	8007410 <create_sigma_point_matrix.constprop.0+0xa4>
	for (j = 1; j < K; j++) {
 800742e:	9b02      	ldr	r3, [sp, #8]
 8007430:	3501      	adds	r5, #1
 8007432:	3304      	adds	r3, #4
 8007434:	9302      	str	r3, [sp, #8]
 8007436:	e7d1      	b.n	80073dc <create_sigma_point_matrix.constprop.0+0x70>
			X[i * N + j] = x[i] - gamma * S[i * L + j - K];
 8007438:	6829      	ldr	r1, [r5, #0]
 800743a:	9808      	ldr	r0, [sp, #32]
 800743c:	f7f9 fbe8 	bl	8000c10 <__aeabi_fmul>
 8007440:	1c01      	adds	r1, r0, #0
 8007442:	ce01      	ldmia	r6!, {r0}
 8007444:	f7f9 fd22 	bl	8000e8c <__aeabi_fsub>
 8007448:	9b04      	ldr	r3, [sp, #16]
 800744a:	6020      	str	r0, [r4, #0]
		for (i = 0; i < L; i++) {
 800744c:	18ed      	adds	r5, r5, r3
 800744e:	9b03      	ldr	r3, [sp, #12]
 8007450:	18e4      	adds	r4, r4, r3
 8007452:	9b05      	ldr	r3, [sp, #20]
 8007454:	429e      	cmp	r6, r3
 8007456:	d1ef      	bne.n	8007438 <create_sigma_point_matrix.constprop.0+0xcc>
	for (j = K; j < N; j++) {
 8007458:	9b00      	ldr	r3, [sp, #0]
 800745a:	3701      	adds	r7, #1
 800745c:	3301      	adds	r3, #1
 800745e:	9300      	str	r3, [sp, #0]
 8007460:	e7c0      	b.n	80073e4 <create_sigma_point_matrix.constprop.0+0x78>
}
 8007462:	b00b      	add	sp, #44	@ 0x2c
 8007464:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007466 <sr_ukf_state_estimation>:
void sr_ukf_state_estimation(const float y[], const float xhat[], const float Rn[], const float Rv[], const float u[], void (*F)(float[], const float[], const float[]), float S[], const float alpha, const float beta, const size_t L){
 8007466:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007468:	b093      	sub	sp, #76	@ 0x4c
 800746a:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 800746c:	930c      	str	r3, [sp, #48]	@ 0x30
	const size_t N = 2 * L + 1;
 800746e:	007b      	lsls	r3, r7, #1
 8007470:	3301      	adds	r3, #1
 8007472:	9302      	str	r3, [sp, #8]
	float* Wc = (float*)malloc(N * sizeof(float));
 8007474:	009b      	lsls	r3, r3, #2
void sr_ukf_state_estimation(const float y[], const float xhat[], const float Rn[], const float Rv[], const float u[], void (*F)(float[], const float[], const float[]), float S[], const float alpha, const float beta, const size_t L){
 8007476:	9011      	str	r0, [sp, #68]	@ 0x44
	float* Wc = (float*)malloc(N * sizeof(float));
 8007478:	0018      	movs	r0, r3
void sr_ukf_state_estimation(const float y[], const float xhat[], const float Rn[], const float Rv[], const float u[], void (*F)(float[], const float[], const float[]), float S[], const float alpha, const float beta, const size_t L){
 800747a:	920f      	str	r2, [sp, #60]	@ 0x3c
	float* Wc = (float*)malloc(N * sizeof(float));
 800747c:	9308      	str	r3, [sp, #32]
void sr_ukf_state_estimation(const float y[], const float xhat[], const float Rn[], const float Rv[], const float u[], void (*F)(float[], const float[], const float[]), float S[], const float alpha, const float beta, const size_t L){
 800747e:	9106      	str	r1, [sp, #24]
	float* Wc = (float*)malloc(N * sizeof(float));
 8007480:	f003 ffb8 	bl	800b3f4 <malloc>
 8007484:	9007      	str	r0, [sp, #28]
	float* Wm = (float*)malloc(N * sizeof(float));
 8007486:	9808      	ldr	r0, [sp, #32]
 8007488:	f003 ffb4 	bl	800b3f4 <malloc>
	const float lambda = alpha * alpha * (L + kappa) - L;
 800748c:	991b      	ldr	r1, [sp, #108]	@ 0x6c
	float* Wm = (float*)malloc(N * sizeof(float));
 800748e:	900a      	str	r0, [sp, #40]	@ 0x28
	const float lambda = alpha * alpha * (L + kappa) - L;
 8007490:	1c08      	adds	r0, r1, #0
 8007492:	f7f9 fbbd 	bl	8000c10 <__aeabi_fmul>
 8007496:	1c05      	adds	r5, r0, #0
 8007498:	0038      	movs	r0, r7
 800749a:	f7f9 feb1 	bl	8001200 <__aeabi_ui2f>
 800749e:	2100      	movs	r1, #0
 80074a0:	1c04      	adds	r4, r0, #0
 80074a2:	f7f9 f845 	bl	8000530 <__aeabi_fadd>
 80074a6:	1c29      	adds	r1, r5, #0
 80074a8:	f7f9 fbb2 	bl	8000c10 <__aeabi_fmul>
 80074ac:	1c21      	adds	r1, r4, #0
 80074ae:	f7f9 fced 	bl	8000e8c <__aeabi_fsub>
	Wm[0] = lambda/(L + lambda);
 80074b2:	1c01      	adds	r1, r0, #0
	const float lambda = alpha * alpha * (L + kappa) - L;
 80074b4:	1c06      	adds	r6, r0, #0
	Wm[0] = lambda/(L + lambda);
 80074b6:	1c20      	adds	r0, r4, #0
 80074b8:	f7f9 f83a 	bl	8000530 <__aeabi_fadd>
 80074bc:	1c01      	adds	r1, r0, #0
 80074be:	1c04      	adds	r4, r0, #0
 80074c0:	1c30      	adds	r0, r6, #0
 80074c2:	f7f9 f9bf 	bl	8000844 <__aeabi_fdiv>
	Wc[0] = Wm[0] + 1 - alpha * alpha + beta;
 80074c6:	21fe      	movs	r1, #254	@ 0xfe
	Wm[0] = lambda/(L + lambda);
 80074c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
	Wc[0] = Wm[0] + 1 - alpha * alpha + beta;
 80074ca:	0589      	lsls	r1, r1, #22
	Wm[0] = lambda/(L + lambda);
 80074cc:	6018      	str	r0, [r3, #0]
	Wc[0] = Wm[0] + 1 - alpha * alpha + beta;
 80074ce:	f7f9 f82f 	bl	8000530 <__aeabi_fadd>
 80074d2:	1c29      	adds	r1, r5, #0
 80074d4:	f7f9 fcda 	bl	8000e8c <__aeabi_fsub>
 80074d8:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80074da:	f7f9 f829 	bl	8000530 <__aeabi_fadd>
	for(i = 1; i < N; i++){
 80074de:	2501      	movs	r5, #1
	Wc[0] = Wm[0] + 1 - alpha * alpha + beta;
 80074e0:	9b07      	ldr	r3, [sp, #28]
 80074e2:	6018      	str	r0, [r3, #0]
	for(i = 1; i < N; i++){
 80074e4:	9b02      	ldr	r3, [sp, #8]
 80074e6:	42ab      	cmp	r3, r5
 80074e8:	d82b      	bhi.n	8007542 <sr_ukf_state_estimation+0xdc>
	float* X = (float*)malloc(L * N * sizeof(float));
 80074ea:	00bb      	lsls	r3, r7, #2
 80074ec:	930d      	str	r3, [sp, #52]	@ 0x34
 80074ee:	9b02      	ldr	r3, [sp, #8]
 80074f0:	00ba      	lsls	r2, r7, #2
 80074f2:	4353      	muls	r3, r2
 80074f4:	0018      	movs	r0, r3
 80074f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80074f8:	f003 ff7c 	bl	800b3f4 <malloc>
	create_sigma_point_matrix(X, xhat, S, alpha, kappa, L);
 80074fc:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80074fe:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007500:	9906      	ldr	r1, [sp, #24]
 8007502:	9700      	str	r7, [sp, #0]
	float* X = (float*)malloc(L * N * sizeof(float));
 8007504:	9003      	str	r0, [sp, #12]
	create_sigma_point_matrix(X, xhat, S, alpha, kappa, L);
 8007506:	f7ff ff31 	bl	800736c <create_sigma_point_matrix.constprop.0>
	float* Xstar = (float*)malloc(L * N * sizeof(float));
 800750a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800750c:	f003 ff72 	bl	800b3f4 <malloc>
 8007510:	900e      	str	r0, [sp, #56]	@ 0x38
	float* dx = (float*)malloc(L * sizeof(float));
 8007512:	00b8      	lsls	r0, r7, #2
 8007514:	f003 ff6e 	bl	800b3f4 <malloc>
 8007518:	0005      	movs	r5, r0
	float* x = (float*)malloc(L * sizeof(float));
 800751a:	00b8      	lsls	r0, r7, #2
 800751c:	f003 ff6a 	bl	800b3f4 <malloc>
 8007520:	00ba      	lsls	r2, r7, #2
 8007522:	0003      	movs	r3, r0
 8007524:	4694      	mov	ip, r2
	for(j = 0; j < N; j++){
 8007526:	2400      	movs	r4, #0
 8007528:	4463      	add	r3, ip
 800752a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800752c:	1953      	adds	r3, r2, r5
	float* x = (float*)malloc(L * sizeof(float));
 800752e:	9004      	str	r0, [sp, #16]
	for(j = 0; j < N; j++){
 8007530:	9305      	str	r3, [sp, #20]
 8007532:	9b02      	ldr	r3, [sp, #8]
 8007534:	42a3      	cmp	r3, r4
 8007536:	d929      	bls.n	800758c <sr_ukf_state_estimation+0x126>
 8007538:	9b03      	ldr	r3, [sp, #12]
 800753a:	00a6      	lsls	r6, r4, #2
 800753c:	199a      	adds	r2, r3, r6
 800753e:	9b04      	ldr	r3, [sp, #16]
 8007540:	e00f      	b.n	8007562 <sr_ukf_state_estimation+0xfc>
		Wc[i] = 0.5f / (L + lambda);
 8007542:	20fc      	movs	r0, #252	@ 0xfc
 8007544:	1c21      	adds	r1, r4, #0
 8007546:	0580      	lsls	r0, r0, #22
 8007548:	f7f9 f97c 	bl	8000844 <__aeabi_fdiv>
 800754c:	9a07      	ldr	r2, [sp, #28]
 800754e:	00ab      	lsls	r3, r5, #2
 8007550:	50d0      	str	r0, [r2, r3]
		Wm[i] = Wc[i];
 8007552:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
	for(i = 1; i < N; i++){
 8007554:	3501      	adds	r5, #1
		Wm[i] = Wc[i];
 8007556:	50d0      	str	r0, [r2, r3]
	for(i = 1; i < N; i++){
 8007558:	e7c4      	b.n	80074e4 <sr_ukf_state_estimation+0x7e>
			x[i] = X[i * N + j];
 800755a:	6811      	ldr	r1, [r2, #0]
 800755c:	c302      	stmia	r3!, {r1}
		for (i = 0; i < L; i++) {
 800755e:	9908      	ldr	r1, [sp, #32]
 8007560:	1852      	adds	r2, r2, r1
 8007562:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007564:	428b      	cmp	r3, r1
 8007566:	d1f8      	bne.n	800755a <sr_ukf_state_estimation+0xf4>
		F(dx, x, u);
 8007568:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800756a:	0028      	movs	r0, r5
 800756c:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800756e:	9904      	ldr	r1, [sp, #16]
 8007570:	4798      	blx	r3
		for (i = 0; i < L; i++) {
 8007572:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007574:	199e      	adds	r6, r3, r6
 8007576:	002b      	movs	r3, r5
 8007578:	9a05      	ldr	r2, [sp, #20]
 800757a:	4293      	cmp	r3, r2
 800757c:	d101      	bne.n	8007582 <sr_ukf_state_estimation+0x11c>
	for(j = 0; j < N; j++){
 800757e:	3401      	adds	r4, #1
 8007580:	e7d7      	b.n	8007532 <sr_ukf_state_estimation+0xcc>
			Xstar[i * N + j] = dx[i];
 8007582:	cb04      	ldmia	r3!, {r2}
 8007584:	6032      	str	r2, [r6, #0]
		for (i = 0; i < L; i++) {
 8007586:	9a08      	ldr	r2, [sp, #32]
 8007588:	18b6      	adds	r6, r6, r2
 800758a:	e7f5      	b.n	8007578 <sr_ukf_state_estimation+0x112>
	free(dx);
 800758c:	0028      	movs	r0, r5
 800758e:	f003 ff3b 	bl	800b408 <free>
	free(x);
 8007592:	9804      	ldr	r0, [sp, #16]
 8007594:	f003 ff38 	bl	800b408 <free>
	multiply_sigma_point_matrix_to_weights(xhat, Xstar, Wm, L);
 8007598:	003b      	movs	r3, r7
 800759a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800759c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800759e:	9806      	ldr	r0, [sp, #24]
 80075a0:	f7ff fdfe 	bl	80071a0 <multiply_sigma_point_matrix_to_weights>
	create_state_estimation_error_covariance_matrix(S, Wc, Xstar, xhat, Rv, L);
 80075a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80075a8:	9907      	ldr	r1, [sp, #28]
 80075aa:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80075ac:	9300      	str	r3, [sp, #0]
 80075ae:	9701      	str	r7, [sp, #4]
 80075b0:	9b06      	ldr	r3, [sp, #24]
 80075b2:	f7ff fe26 	bl	8007202 <create_state_estimation_error_covariance_matrix>
	create_sigma_point_matrix(X, xhat, S, alpha, kappa, L);
 80075b6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80075b8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80075ba:	9906      	ldr	r1, [sp, #24]
 80075bc:	9803      	ldr	r0, [sp, #12]
 80075be:	9700      	str	r7, [sp, #0]
 80075c0:	f7ff fed4 	bl	800736c <create_sigma_point_matrix.constprop.0>
	float* Y = (float*)malloc(L * N * sizeof(float));
 80075c4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80075c6:	f003 ff15 	bl	800b3f4 <malloc>
static void H(float Y[], const float X[], const size_t L){
	/* Create the size N */
	const size_t N = 2 * L + 1;

	/* Compute Y = I*X where I is identity matrix */
	memcpy(Y, X, L * N * sizeof(float));
 80075ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075cc:	9903      	ldr	r1, [sp, #12]
	float* Y = (float*)malloc(L * N * sizeof(float));
 80075ce:	9004      	str	r0, [sp, #16]
	memcpy(Y, X, L * N * sizeof(float));
 80075d0:	f004 ffd4 	bl	800c57c <memcpy>
	float* yhat = (float*)malloc(L * sizeof(float));
 80075d4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80075d6:	f003 ff0d 	bl	800b3f4 <malloc>
	multiply_sigma_point_matrix_to_weights(yhat, Y, Wm, L);
 80075da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80075dc:	9904      	ldr	r1, [sp, #16]
 80075de:	003b      	movs	r3, r7
	float* yhat = (float*)malloc(L * sizeof(float));
 80075e0:	900b      	str	r0, [sp, #44]	@ 0x2c
	multiply_sigma_point_matrix_to_weights(yhat, Y, Wm, L);
 80075e2:	f7ff fddd 	bl	80071a0 <multiply_sigma_point_matrix_to_weights>
	float* Sy = (float*)malloc(L * L * sizeof(float));
 80075e6:	003b      	movs	r3, r7
 80075e8:	437b      	muls	r3, r7
 80075ea:	009b      	lsls	r3, r3, #2
 80075ec:	0018      	movs	r0, r3
 80075ee:	9305      	str	r3, [sp, #20]
 80075f0:	f003 ff00 	bl	800b3f4 <malloc>
	create_state_estimation_error_covariance_matrix(Sy, Wc, Y, yhat, Rn, L);
 80075f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80075f6:	9a04      	ldr	r2, [sp, #16]
 80075f8:	9907      	ldr	r1, [sp, #28]
 80075fa:	9300      	str	r3, [sp, #0]
 80075fc:	9701      	str	r7, [sp, #4]
 80075fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
	float* Sy = (float*)malloc(L * L * sizeof(float));
 8007600:	900c      	str	r0, [sp, #48]	@ 0x30
	create_state_estimation_error_covariance_matrix(Sy, Wc, Y, yhat, Rn, L);
 8007602:	f7ff fdfe 	bl	8007202 <create_state_estimation_error_covariance_matrix>
	float* Pxy = (float*)malloc(L * L * sizeof(float));
 8007606:	9805      	ldr	r0, [sp, #20]
 8007608:	f003 fef4 	bl	800b3f4 <malloc>
	/* Create the size N and K */
	const size_t N = 2 * L + 1;
	const size_t K = 2 * L;

	/* clear P */
	memset(P, 0, K * sizeof(float));
 800760c:	00fb      	lsls	r3, r7, #3
 800760e:	001a      	movs	r2, r3
 8007610:	2100      	movs	r1, #0
	float* Pxy = (float*)malloc(L * L * sizeof(float));
 8007612:	900f      	str	r0, [sp, #60]	@ 0x3c
	memset(P, 0, K * sizeof(float));
 8007614:	9310      	str	r3, [sp, #64]	@ 0x40

	/* Subtract the matrices */
	for(j = 0; j < N; j++){
 8007616:	2600      	movs	r6, #0
	memset(P, 0, K * sizeof(float));
 8007618:	f004 fea7 	bl	800c36a <memset>
	for(j = 0; j < N; j++){
 800761c:	9b02      	ldr	r3, [sp, #8]
 800761e:	42b3      	cmp	r3, r6
 8007620:	d91a      	bls.n	8007658 <sr_ukf_state_estimation+0x1f2>
 8007622:	2500      	movs	r5, #0
 8007624:	00b4      	lsls	r4, r6, #2
 8007626:	e012      	b.n	800764e <sr_ukf_state_estimation+0x1e8>
		for(i = 0; i < L; i++){
			X[i * N + j] -= x[i];
 8007628:	9b06      	ldr	r3, [sp, #24]
 800762a:	5959      	ldr	r1, [r3, r5]
 800762c:	9b03      	ldr	r3, [sp, #12]
 800762e:	5918      	ldr	r0, [r3, r4]
 8007630:	f7f9 fc2c 	bl	8000e8c <__aeabi_fsub>
 8007634:	9b03      	ldr	r3, [sp, #12]
 8007636:	5118      	str	r0, [r3, r4]
			Y[i * N + j] -= y[i];
 8007638:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800763a:	5959      	ldr	r1, [r3, r5]
 800763c:	9b04      	ldr	r3, [sp, #16]
 800763e:	3504      	adds	r5, #4
 8007640:	5918      	ldr	r0, [r3, r4]
 8007642:	f7f9 fc23 	bl	8000e8c <__aeabi_fsub>
 8007646:	9b04      	ldr	r3, [sp, #16]
 8007648:	5118      	str	r0, [r3, r4]
		for(i = 0; i < L; i++){
 800764a:	9b08      	ldr	r3, [sp, #32]
 800764c:	18e4      	adds	r4, r4, r3
 800764e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007650:	429d      	cmp	r5, r3
 8007652:	d1e9      	bne.n	8007628 <sr_ukf_state_estimation+0x1c2>
	for(j = 0; j < N; j++){
 8007654:	3601      	adds	r6, #1
 8007656:	e7e1      	b.n	800761c <sr_ukf_state_estimation+0x1b6>
		}
	}

	/* Create diagonal matrix */
	float* diagonal_W = (float*)malloc(N * N * sizeof(float));
 8007658:	9d02      	ldr	r5, [sp, #8]
 800765a:	436d      	muls	r5, r5
 800765c:	00ad      	lsls	r5, r5, #2
 800765e:	0028      	movs	r0, r5
 8007660:	f003 fec8 	bl	800b3f4 <malloc>
 8007664:	0004      	movs	r4, r0
	memset(diagonal_W, 0, N*N*sizeof(float));
 8007666:	002a      	movs	r2, r5
 8007668:	2100      	movs	r1, #0
 800766a:	f004 fe7e 	bl	800c36a <memset>
	for (i = 0; i < N; i++) {
 800766e:	0022      	movs	r2, r4
 8007670:	2300      	movs	r3, #0
 8007672:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8007674:	3008      	adds	r0, #8
 8007676:	9902      	ldr	r1, [sp, #8]
 8007678:	4299      	cmp	r1, r3
 800767a:	d900      	bls.n	800767e <sr_ukf_state_estimation+0x218>
 800767c:	e0a6      	b.n	80077cc <sr_ukf_state_estimation+0x366>
		diagonal_W[i * N + i] = W[i];
	}

	/* Do P = X*diagonal_W*Y' */
	tran(Y, L, N);
 800767e:	000a      	movs	r2, r1
 8007680:	9804      	ldr	r0, [sp, #16]
 8007682:	0039      	movs	r1, r7
 8007684:	f7ff fb1f 	bl	8006cc6 <tran>
	float* diagonal_WY = (float*)malloc(N * L * sizeof(float));
 8007688:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800768a:	f003 feb3 	bl	800b3f4 <malloc>
 800768e:	0005      	movs	r5, r0
	mul(diagonal_W, Y, diagonal_WY, N, N, L);
 8007690:	9b02      	ldr	r3, [sp, #8]
 8007692:	0002      	movs	r2, r0
 8007694:	9904      	ldr	r1, [sp, #16]
 8007696:	0020      	movs	r0, r4
 8007698:	9300      	str	r3, [sp, #0]
 800769a:	9701      	str	r7, [sp, #4]
 800769c:	f7fe f91c 	bl	80058d8 <mul>
	mul(X, diagonal_WY, P, L, N, L);
 80076a0:	9b02      	ldr	r3, [sp, #8]
 80076a2:	0029      	movs	r1, r5
 80076a4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80076a6:	9803      	ldr	r0, [sp, #12]
 80076a8:	9300      	str	r3, [sp, #0]
 80076aa:	9701      	str	r7, [sp, #4]
 80076ac:	003b      	movs	r3, r7
 80076ae:	f7fe f913 	bl	80058d8 <mul>

	/* Free */
	free(diagonal_W);
 80076b2:	0020      	movs	r0, r4
 80076b4:	f003 fea8 	bl	800b408 <free>
	free(diagonal_WY);
 80076b8:	0028      	movs	r0, r5
 80076ba:	f003 fea5 	bl	800b408 <free>
static void update_state_covarariance_matrix_and_state_estimation_vector(float S[], float xhat[], const float yhat[], const float y[], const float Sy[], const float Pxy[], const size_t L){
	/* Decleration */
	size_t i, j;
	
	/* Transpose of Sy */
	float* SyT = (float*)malloc(L * L * sizeof(float));
 80076be:	9805      	ldr	r0, [sp, #20]
 80076c0:	f003 fe98 	bl	800b3f4 <malloc>
	memcpy(SyT, Sy, L * L * sizeof(float));
 80076c4:	9a05      	ldr	r2, [sp, #20]
 80076c6:	990c      	ldr	r1, [sp, #48]	@ 0x30
	float* SyT = (float*)malloc(L * L * sizeof(float));
 80076c8:	9002      	str	r0, [sp, #8]
	memcpy(SyT, Sy, L * L * sizeof(float));
 80076ca:	f004 ff57 	bl	800c57c <memcpy>
	tran(SyT, L, L);
 80076ce:	003a      	movs	r2, r7
 80076d0:	0039      	movs	r1, r7
 80076d2:	9802      	ldr	r0, [sp, #8]
 80076d4:	f7ff faf7 	bl	8006cc6 <tran>

	/* Multiply Sy and Sy' to Sy'Sy */
	float* SyTSy = (float*)malloc(L * L * sizeof(float));
 80076d8:	9805      	ldr	r0, [sp, #20]
 80076da:	f003 fe8b 	bl	800b3f4 <malloc>
	mul(SyT, Sy, SyTSy, L, L, L);
 80076de:	003b      	movs	r3, r7
 80076e0:	0002      	movs	r2, r0
 80076e2:	990c      	ldr	r1, [sp, #48]	@ 0x30
	float* SyTSy = (float*)malloc(L * L * sizeof(float));
 80076e4:	9008      	str	r0, [sp, #32]
	mul(SyT, Sy, SyTSy, L, L, L);
 80076e6:	9701      	str	r7, [sp, #4]
 80076e8:	9802      	ldr	r0, [sp, #8]
 80076ea:	9700      	str	r7, [sp, #0]
 80076ec:	f7fe f8f4 	bl	80058d8 <mul>

	/* Take inverse of Sy'Sy - Inverse is using LUP-decomposition */
	inv(SyTSy, L);
 80076f0:	0039      	movs	r1, r7
 80076f2:	9808      	ldr	r0, [sp, #32]
 80076f4:	f7fd ff0c 	bl	8005510 <inv>

	/* Compute kalman gain K from Sy'Sy * K = Pxy => K = Pxy * inv(SyTSy) */
	float* K = (float*)malloc(L * L * sizeof(float));
 80076f8:	9805      	ldr	r0, [sp, #20]
 80076fa:	f003 fe7b 	bl	800b3f4 <malloc>
	mul(Pxy, SyTSy, K, L, L, L);
 80076fe:	003b      	movs	r3, r7
 8007700:	0002      	movs	r2, r0
 8007702:	9908      	ldr	r1, [sp, #32]
	float* K = (float*)malloc(L * L * sizeof(float));
 8007704:	0006      	movs	r6, r0
	mul(Pxy, SyTSy, K, L, L, L);
 8007706:	9701      	str	r7, [sp, #4]
 8007708:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 800770a:	9700      	str	r7, [sp, #0]
 800770c:	f7fe f8e4 	bl	80058d8 <mul>

	/* Compute xhat = xhat + K*(y - yhat) */
	float* yyhat = (float*)malloc(L * sizeof(float));
 8007710:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007712:	f003 fe6f 	bl	800b3f4 <malloc>
 8007716:	9009      	str	r0, [sp, #36]	@ 0x24
	float* Ky = (float*)malloc(L * sizeof(float));
 8007718:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800771a:	f003 fe6b 	bl	800b3f4 <malloc>
	for (i = 0; i < L; i++) {
 800771e:	2400      	movs	r4, #0
	float* Ky = (float*)malloc(L * sizeof(float));
 8007720:	9010      	str	r0, [sp, #64]	@ 0x40
	for (i = 0; i < L; i++) {
 8007722:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007724:	42a3      	cmp	r3, r4
 8007726:	d158      	bne.n	80077da <sr_ukf_state_estimation+0x374>
		yyhat[i] = y[i] - yhat[i];
	}
	mul(K, yyhat, Ky, L, L, 1);
 8007728:	2301      	movs	r3, #1
 800772a:	0030      	movs	r0, r6
 800772c:	9301      	str	r3, [sp, #4]
 800772e:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8007730:	003b      	movs	r3, r7
 8007732:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007734:	9700      	str	r7, [sp, #0]
 8007736:	f7fe f8cf 	bl	80058d8 <mul>
	for (i = 0; i < L; i++) {
 800773a:	2500      	movs	r5, #0
 800773c:	42a5      	cmp	r5, r4
 800773e:	d156      	bne.n	80077ee <sr_ukf_state_estimation+0x388>
		xhat[i] = xhat[i] + Ky[i];
	}

	/* Compute U = K*Sy */
	float* U = (float*)malloc(L * L * sizeof(float));
 8007740:	9805      	ldr	r0, [sp, #20]
 8007742:	f003 fe57 	bl	800b3f4 <malloc>
	mul(K, Sy, U, L, L, L);
 8007746:	003b      	movs	r3, r7
 8007748:	0002      	movs	r2, r0
 800774a:	990c      	ldr	r1, [sp, #48]	@ 0x30
	float* U = (float*)malloc(L * L * sizeof(float));
 800774c:	9006      	str	r0, [sp, #24]
	mul(K, Sy, U, L, L, L);
 800774e:	9701      	str	r7, [sp, #4]
 8007750:	0030      	movs	r0, r6
 8007752:	9700      	str	r7, [sp, #0]
 8007754:	f7fe f8c0 	bl	80058d8 <mul>

	/* Compute S = cholupdate(S, Uk, -1) because Uk is a vector and U is a matrix */
	float* Uk = (float*)malloc(L * sizeof(float));
 8007758:	0020      	movs	r0, r4
 800775a:	f003 fe4b 	bl	800b3f4 <malloc>
 800775e:	1903      	adds	r3, r0, r4
 8007760:	930d      	str	r3, [sp, #52]	@ 0x34
 8007762:	0005      	movs	r5, r0
	for(j = 0; j < L; j++){
 8007764:	2300      	movs	r3, #0
 8007766:	9305      	str	r3, [sp, #20]
 8007768:	9b05      	ldr	r3, [sp, #20]
 800776a:	429f      	cmp	r7, r3
 800776c:	d149      	bne.n	8007802 <sr_ukf_state_estimation+0x39c>
		}
		cholupdate(S, Uk, L, false);
	}

	/* Free */
	free(SyT);
 800776e:	9802      	ldr	r0, [sp, #8]
 8007770:	f003 fe4a 	bl	800b408 <free>
	free(SyTSy);
 8007774:	9808      	ldr	r0, [sp, #32]
 8007776:	f003 fe47 	bl	800b408 <free>
	free(K);
 800777a:	0030      	movs	r0, r6
 800777c:	f003 fe44 	bl	800b408 <free>
	free(yyhat);
 8007780:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007782:	f003 fe41 	bl	800b408 <free>
	free(Ky);
 8007786:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8007788:	f003 fe3e 	bl	800b408 <free>
	free(U);
 800778c:	9806      	ldr	r0, [sp, #24]
 800778e:	f003 fe3b 	bl	800b408 <free>
	free(Uk);
 8007792:	0028      	movs	r0, r5
 8007794:	f003 fe38 	bl	800b408 <free>
	free(Wc);
 8007798:	9807      	ldr	r0, [sp, #28]
 800779a:	f003 fe35 	bl	800b408 <free>
	free(Wm);
 800779e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80077a0:	f003 fe32 	bl	800b408 <free>
	free(X);
 80077a4:	9803      	ldr	r0, [sp, #12]
 80077a6:	f003 fe2f 	bl	800b408 <free>
	free(Xstar);
 80077aa:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80077ac:	f003 fe2c 	bl	800b408 <free>
	free(Y);
 80077b0:	9804      	ldr	r0, [sp, #16]
 80077b2:	f003 fe29 	bl	800b408 <free>
	free(yhat);
 80077b6:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80077b8:	f003 fe26 	bl	800b408 <free>
	free(Sy);
 80077bc:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80077be:	f003 fe23 	bl	800b408 <free>
	free(Pxy);
 80077c2:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 80077c4:	f003 fe20 	bl	800b408 <free>
}
 80077c8:	b013      	add	sp, #76	@ 0x4c
 80077ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
		diagonal_W[i * N + i] = W[i];
 80077cc:	9d07      	ldr	r5, [sp, #28]
 80077ce:	0099      	lsls	r1, r3, #2
 80077d0:	5869      	ldr	r1, [r5, r1]
	for (i = 0; i < N; i++) {
 80077d2:	3301      	adds	r3, #1
		diagonal_W[i * N + i] = W[i];
 80077d4:	6011      	str	r1, [r2, #0]
	for (i = 0; i < N; i++) {
 80077d6:	1812      	adds	r2, r2, r0
 80077d8:	e74d      	b.n	8007676 <sr_ukf_state_estimation+0x210>
		yyhat[i] = y[i] - yhat[i];
 80077da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077dc:	5919      	ldr	r1, [r3, r4]
 80077de:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80077e0:	5918      	ldr	r0, [r3, r4]
 80077e2:	f7f9 fb53 	bl	8000e8c <__aeabi_fsub>
 80077e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077e8:	5118      	str	r0, [r3, r4]
	for (i = 0; i < L; i++) {
 80077ea:	3404      	adds	r4, #4
 80077ec:	e799      	b.n	8007722 <sr_ukf_state_estimation+0x2bc>
		xhat[i] = xhat[i] + Ky[i];
 80077ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80077f0:	5959      	ldr	r1, [r3, r5]
 80077f2:	9b06      	ldr	r3, [sp, #24]
 80077f4:	5958      	ldr	r0, [r3, r5]
 80077f6:	f7f8 fe9b 	bl	8000530 <__aeabi_fadd>
 80077fa:	9b06      	ldr	r3, [sp, #24]
 80077fc:	5158      	str	r0, [r3, r5]
	for (i = 0; i < L; i++) {
 80077fe:	3504      	adds	r5, #4
 8007800:	e79c      	b.n	800773c <sr_ukf_state_estimation+0x2d6>
 8007802:	9b05      	ldr	r3, [sp, #20]
 8007804:	9a06      	ldr	r2, [sp, #24]
 8007806:	009b      	lsls	r3, r3, #2
 8007808:	18d3      	adds	r3, r2, r3
	for(j = 0; j < L; j++){
 800780a:	002a      	movs	r2, r5
			Uk[i] = U[i * L + j];
 800780c:	6819      	ldr	r1, [r3, #0]
		for (i = 0; i < L; i++) {
 800780e:	191b      	adds	r3, r3, r4
			Uk[i] = U[i * L + j];
 8007810:	c202      	stmia	r2!, {r1}
		for (i = 0; i < L; i++) {
 8007812:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007814:	428a      	cmp	r2, r1
 8007816:	d1f9      	bne.n	800780c <sr_ukf_state_estimation+0x3a6>
		cholupdate(S, Uk, L, false);
 8007818:	2300      	movs	r3, #0
 800781a:	003a      	movs	r2, r7
 800781c:	0029      	movs	r1, r5
 800781e:	981a      	ldr	r0, [sp, #104]	@ 0x68
 8007820:	f7fc fd92 	bl	8004348 <cholupdate>
	for(j = 0; j < L; j++){
 8007824:	9b05      	ldr	r3, [sp, #20]
 8007826:	3301      	adds	r3, #1
 8007828:	e79d      	b.n	8007766 <sr_ukf_state_estimation+0x300>
	...

0800782c <sr_ukf_parameter_estimation>:
 * w[L] = Parameter vector
 * Re[L * L] = Measurement noise covariance matrix
 * what[L] = Estimated parameter (our input)
 * d[L] = Measurement parameter (our output)
 */
void sr_ukf_parameter_estimation(const float d[], float what[], const float Re[], const float x[], void (*G)(float[], const float[], const float[]), const float lambda_rls, float Sw[], const float alpha, const float beta, const size_t L){
 800782c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800782e:	b09d      	sub	sp, #116	@ 0x74
 8007830:	930d      	str	r3, [sp, #52]	@ 0x34
	/* Create the size N */
	const size_t N = 2 * L + 1;
 8007832:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
void sr_ukf_parameter_estimation(const float d[], float what[], const float Re[], const float x[], void (*G)(float[], const float[], const float[]), const float lambda_rls, float Sw[], const float alpha, const float beta, const size_t L){
 8007834:	901a      	str	r0, [sp, #104]	@ 0x68
	const size_t N = 2 * L + 1;
 8007836:	005b      	lsls	r3, r3, #1
 8007838:	9314      	str	r3, [sp, #80]	@ 0x50
 800783a:	3301      	adds	r3, #1
 800783c:	9304      	str	r3, [sp, #16]

	/* Predict: Create the weights */
	float* Wc = (float*)malloc(N * sizeof(float));
 800783e:	009b      	lsls	r3, r3, #2
 8007840:	0018      	movs	r0, r3
void sr_ukf_parameter_estimation(const float d[], float what[], const float Re[], const float x[], void (*G)(float[], const float[], const float[]), const float lambda_rls, float Sw[], const float alpha, const float beta, const size_t L){
 8007842:	921b      	str	r2, [sp, #108]	@ 0x6c
	float* Wc = (float*)malloc(N * sizeof(float));
 8007844:	9305      	str	r3, [sp, #20]
void sr_ukf_parameter_estimation(const float d[], float what[], const float Re[], const float x[], void (*G)(float[], const float[], const float[]), const float lambda_rls, float Sw[], const float alpha, const float beta, const size_t L){
 8007846:	910a      	str	r1, [sp, #40]	@ 0x28
	float* Wc = (float*)malloc(N * sizeof(float));
 8007848:	f003 fdd4 	bl	800b3f4 <malloc>
 800784c:	900b      	str	r0, [sp, #44]	@ 0x2c
	float* Wm = (float*)malloc(N * sizeof(float));
 800784e:	9805      	ldr	r0, [sp, #20]
 8007850:	f003 fdd0 	bl	800b3f4 <malloc>
 8007854:	900f      	str	r0, [sp, #60]	@ 0x3c
	const float kappa = 3.0f - L; /* kappa is 3 - L for parameter estimation */
 8007856:	9827      	ldr	r0, [sp, #156]	@ 0x9c
 8007858:	f7f9 fcd2 	bl	8001200 <__aeabi_ui2f>
	
	/* Create the size N */
	const size_t N = 2 * L + 1;

	/* Compute lambda and gamma parameters */
	const float lambda = alpha * alpha * (L + kappa) - L;
 800785c:	9925      	ldr	r1, [sp, #148]	@ 0x94
	const float kappa = 3.0f - L; /* kappa is 3 - L for parameter estimation */
 800785e:	1c04      	adds	r4, r0, #0
	const float lambda = alpha * alpha * (L + kappa) - L;
 8007860:	1c08      	adds	r0, r1, #0
 8007862:	f7f9 f9d5 	bl	8000c10 <__aeabi_fmul>
	const float kappa = 3.0f - L; /* kappa is 3 - L for parameter estimation */
 8007866:	1c21      	adds	r1, r4, #0
	const float lambda = alpha * alpha * (L + kappa) - L;
 8007868:	1c05      	adds	r5, r0, #0
	const float kappa = 3.0f - L; /* kappa is 3 - L for parameter estimation */
 800786a:	48e1      	ldr	r0, [pc, #900]	@ (8007bf0 <sr_ukf_parameter_estimation+0x3c4>)
 800786c:	f7f9 fb0e 	bl	8000e8c <__aeabi_fsub>
	const float lambda = alpha * alpha * (L + kappa) - L;
 8007870:	1c21      	adds	r1, r4, #0
 8007872:	f7f8 fe5d 	bl	8000530 <__aeabi_fadd>
 8007876:	1c29      	adds	r1, r5, #0
 8007878:	f7f9 f9ca 	bl	8000c10 <__aeabi_fmul>
 800787c:	1c21      	adds	r1, r4, #0
 800787e:	f7f9 fb05 	bl	8000e8c <__aeabi_fsub>

	/* Insert at first index */
	Wm[0] = lambda/(L + lambda);
 8007882:	1c01      	adds	r1, r0, #0
	const float lambda = alpha * alpha * (L + kappa) - L;
 8007884:	1c06      	adds	r6, r0, #0
	Wm[0] = lambda/(L + lambda);
 8007886:	1c20      	adds	r0, r4, #0
 8007888:	f7f8 fe52 	bl	8000530 <__aeabi_fadd>
 800788c:	1c01      	adds	r1, r0, #0
 800788e:	1c04      	adds	r4, r0, #0
 8007890:	1c30      	adds	r0, r6, #0
 8007892:	f7f8 ffd7 	bl	8000844 <__aeabi_fdiv>
	Wc[0] = Wm[0] + 1 - alpha * alpha + beta;
 8007896:	21fe      	movs	r1, #254	@ 0xfe
	Wm[0] = lambda/(L + lambda);
 8007898:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
	Wc[0] = Wm[0] + 1 - alpha * alpha + beta;
 800789a:	0589      	lsls	r1, r1, #22
	Wm[0] = lambda/(L + lambda);
 800789c:	6018      	str	r0, [r3, #0]
	Wc[0] = Wm[0] + 1 - alpha * alpha + beta;
 800789e:	f7f8 fe47 	bl	8000530 <__aeabi_fadd>
 80078a2:	1c29      	adds	r1, r5, #0
 80078a4:	f7f9 faf2 	bl	8000e8c <__aeabi_fsub>
 80078a8:	9926      	ldr	r1, [sp, #152]	@ 0x98
 80078aa:	f7f8 fe41 	bl	8000530 <__aeabi_fadd>

	/* The rest of the indexes are the same */
	for(i = 1; i < N; i++){
 80078ae:	2501      	movs	r5, #1
	Wc[0] = Wm[0] + 1 - alpha * alpha + beta;
 80078b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80078b2:	6018      	str	r0, [r3, #0]
	for(i = 1; i < N; i++){
 80078b4:	9b04      	ldr	r3, [sp, #16]
 80078b6:	42ab      	cmp	r3, r5
 80078b8:	d837      	bhi.n	800792a <sr_ukf_parameter_estimation+0xfe>
 80078ba:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80078bc:	00db      	lsls	r3, r3, #3
 80078be:	9316      	str	r3, [sp, #88]	@ 0x58
 80078c0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80078c2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80078c4:	001d      	movs	r5, r3
 80078c6:	189e      	adds	r6, r3, r2
	
	/* Create the size M */
	const size_t M = 2 * L;

	/* Apply scalar factor to Sw */
	for (i = 0; i < M; i++) {
 80078c8:	42b5      	cmp	r5, r6
 80078ca:	d13a      	bne.n	8007942 <sr_ukf_parameter_estimation+0x116>
	float* W = (float*)malloc(L * N * sizeof(float));
 80078cc:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	9303      	str	r3, [sp, #12]
 80078d2:	9a03      	ldr	r2, [sp, #12]
 80078d4:	9b04      	ldr	r3, [sp, #16]
 80078d6:	4353      	muls	r3, r2
 80078d8:	0018      	movs	r0, r3
 80078da:	9310      	str	r3, [sp, #64]	@ 0x40
 80078dc:	f003 fd8a 	bl	800b3f4 <malloc>
	/* Decleration */
	size_t i, j;
	
	/* Create the size N and K */
	const size_t N = 2 * L + 1;
	const size_t K = L + 1;
 80078e0:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
	float* W = (float*)malloc(L * N * sizeof(float));
 80078e2:	9008      	str	r0, [sp, #32]
	const size_t K = L + 1;
 80078e4:	3301      	adds	r3, #1

	/* Compute lambda and gamma parameters */
	const float lambda = alpha * alpha * (L + kappa) - L;
	const float gamma = sqrtf(L + lambda);
 80078e6:	1c20      	adds	r0, r4, #0
	const size_t K = L + 1;
 80078e8:	9306      	str	r3, [sp, #24]
	const float gamma = sqrtf(L + lambda);
 80078ea:	f006 faff 	bl	800deec <sqrtf>
 80078ee:	9a03      	ldr	r2, [sp, #12]
 80078f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078f2:	4694      	mov	ip, r2
 80078f4:	4463      	add	r3, ip
 80078f6:	9309      	str	r3, [sp, #36]	@ 0x24

	/* Insert first column in W */
	for (i = 0; i < L; i++) {
 80078f8:	9a08      	ldr	r2, [sp, #32]
 80078fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
	const float gamma = sqrtf(L + lambda);
 80078fc:	900c      	str	r0, [sp, #48]	@ 0x30
	for (i = 0; i < L; i++) {
 80078fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007900:	428b      	cmp	r3, r1
 8007902:	d12c      	bne.n	800795e <sr_ukf_parameter_estimation+0x132>
		W[i * N] = what[i];
	}

	/* Insert in to the middle of the columns - Positive */
	for (j = 1; j < K; j++) {
 8007904:	2501      	movs	r5, #1
 8007906:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007908:	9307      	str	r3, [sp, #28]
 800790a:	9b06      	ldr	r3, [sp, #24]
 800790c:	42ab      	cmp	r3, r5
 800790e:	d82b      	bhi.n	8007968 <sr_ukf_parameter_estimation+0x13c>
 8007910:	2700      	movs	r7, #0
			W[i * N + j] = what[i] + gamma * Sw[i * L + j - 1];
		}
	}

	/* Insert in the rest of the columns - Negative */
	for (j = K; j < N; j++) {
 8007912:	9b04      	ldr	r3, [sp, #16]
 8007914:	9a06      	ldr	r2, [sp, #24]
 8007916:	4293      	cmp	r3, r2
 8007918:	d954      	bls.n	80079c4 <sr_ukf_parameter_estimation+0x198>
 800791a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800791c:	00bd      	lsls	r5, r7, #2
 800791e:	195d      	adds	r5, r3, r5
 8007920:	9b08      	ldr	r3, [sp, #32]
 8007922:	0094      	lsls	r4, r2, #2
 8007924:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007926:	191c      	adds	r4, r3, r4
 8007928:	e044      	b.n	80079b4 <sr_ukf_parameter_estimation+0x188>
		Wc[i] = 0.5f / (L + lambda);
 800792a:	20fc      	movs	r0, #252	@ 0xfc
 800792c:	1c21      	adds	r1, r4, #0
 800792e:	0580      	lsls	r0, r0, #22
 8007930:	f7f8 ff88 	bl	8000844 <__aeabi_fdiv>
 8007934:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007936:	00ab      	lsls	r3, r5, #2
 8007938:	50d0      	str	r0, [r2, r3]
		Wm[i] = Wc[i];
 800793a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
	for(i = 1; i < N; i++){
 800793c:	3501      	adds	r5, #1
		Wm[i] = Wc[i];
 800793e:	50d0      	str	r0, [r2, r3]
	for(i = 1; i < N; i++){
 8007940:	e7b8      	b.n	80078b4 <sr_ukf_parameter_estimation+0x88>
		Sw[i] *= 1.0f / sqrtf(lambda_rls);
 8007942:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8007944:	f006 fad2 	bl	800deec <sqrtf>
 8007948:	1c01      	adds	r1, r0, #0
 800794a:	20fe      	movs	r0, #254	@ 0xfe
 800794c:	0580      	lsls	r0, r0, #22
 800794e:	f7f8 ff79 	bl	8000844 <__aeabi_fdiv>
 8007952:	1c01      	adds	r1, r0, #0
 8007954:	6828      	ldr	r0, [r5, #0]
 8007956:	f7f9 f95b 	bl	8000c10 <__aeabi_fmul>
 800795a:	c501      	stmia	r5!, {r0}
	for (i = 0; i < M; i++) {
 800795c:	e7b4      	b.n	80078c8 <sr_ukf_parameter_estimation+0x9c>
		W[i * N] = what[i];
 800795e:	cb02      	ldmia	r3!, {r1}
 8007960:	6011      	str	r1, [r2, #0]
	for (i = 0; i < L; i++) {
 8007962:	9905      	ldr	r1, [sp, #20]
 8007964:	1852      	adds	r2, r2, r1
 8007966:	e7ca      	b.n	80078fe <sr_ukf_parameter_estimation+0xd2>
 8007968:	9b08      	ldr	r3, [sp, #32]
 800796a:	00ac      	lsls	r4, r5, #2
	for (j = 1; j < K; j++) {
 800796c:	9f07      	ldr	r7, [sp, #28]
 800796e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007970:	191c      	adds	r4, r3, r4
			W[i * N + j] = what[i] + gamma * Sw[i * L + j - 1];
 8007972:	6839      	ldr	r1, [r7, #0]
 8007974:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8007976:	f7f9 f94b 	bl	8000c10 <__aeabi_fmul>
 800797a:	ce02      	ldmia	r6!, {r1}
 800797c:	f7f8 fdd8 	bl	8000530 <__aeabi_fadd>
		for (i = 0; i < L; i++) {
 8007980:	9b03      	ldr	r3, [sp, #12]
			W[i * N + j] = what[i] + gamma * Sw[i * L + j - 1];
 8007982:	6020      	str	r0, [r4, #0]
		for (i = 0; i < L; i++) {
 8007984:	18ff      	adds	r7, r7, r3
 8007986:	9b05      	ldr	r3, [sp, #20]
 8007988:	18e4      	adds	r4, r4, r3
 800798a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800798c:	429e      	cmp	r6, r3
 800798e:	d1f0      	bne.n	8007972 <sr_ukf_parameter_estimation+0x146>
	for (j = 1; j < K; j++) {
 8007990:	9b07      	ldr	r3, [sp, #28]
 8007992:	3501      	adds	r5, #1
 8007994:	3304      	adds	r3, #4
 8007996:	9307      	str	r3, [sp, #28]
 8007998:	e7b7      	b.n	800790a <sr_ukf_parameter_estimation+0xde>
		for (i = 0; i < L; i++) {
			W[i * N + j] = what[i] - gamma * Sw[i * L + j - K];
 800799a:	6829      	ldr	r1, [r5, #0]
 800799c:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800799e:	f7f9 f937 	bl	8000c10 <__aeabi_fmul>
 80079a2:	1c01      	adds	r1, r0, #0
 80079a4:	ce01      	ldmia	r6!, {r0}
 80079a6:	f7f9 fa71 	bl	8000e8c <__aeabi_fsub>
 80079aa:	9b03      	ldr	r3, [sp, #12]
 80079ac:	6020      	str	r0, [r4, #0]
		for (i = 0; i < L; i++) {
 80079ae:	18ed      	adds	r5, r5, r3
 80079b0:	9b05      	ldr	r3, [sp, #20]
 80079b2:	18e4      	adds	r4, r4, r3
 80079b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079b6:	429e      	cmp	r6, r3
 80079b8:	d1ef      	bne.n	800799a <sr_ukf_parameter_estimation+0x16e>
	for (j = K; j < N; j++) {
 80079ba:	9b06      	ldr	r3, [sp, #24]
 80079bc:	3701      	adds	r7, #1
 80079be:	3301      	adds	r3, #1
 80079c0:	9306      	str	r3, [sp, #24]
 80079c2:	e7a6      	b.n	8007912 <sr_ukf_parameter_estimation+0xe6>
	float* D = (float*)malloc(L * N * sizeof(float));
 80079c4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80079c6:	f003 fd15 	bl	800b3f4 <malloc>
 80079ca:	9006      	str	r0, [sp, #24]
	
	/* Create the size N */
	const size_t N = 2 * L + 1;

	/* Create the derivative state and state vector */
	float* dw = (float*)malloc(L * sizeof(float));
 80079cc:	9803      	ldr	r0, [sp, #12]
 80079ce:	f003 fd11 	bl	800b3f4 <malloc>
 80079d2:	0005      	movs	r5, r0
	float* w = (float*)malloc(L * sizeof(float));
 80079d4:	9803      	ldr	r0, [sp, #12]
 80079d6:	f003 fd0d 	bl	800b3f4 <malloc>

	/* Call the F transition function with W matrix */
	for(j = 0; j < N; j++){
 80079da:	2700      	movs	r7, #0
	float* w = (float*)malloc(L * sizeof(float));
 80079dc:	0004      	movs	r4, r0
	for(j = 0; j < N; j++){
 80079de:	9b03      	ldr	r3, [sp, #12]
 80079e0:	181b      	adds	r3, r3, r0
 80079e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80079e4:	9b03      	ldr	r3, [sp, #12]
 80079e6:	195b      	adds	r3, r3, r5
 80079e8:	9307      	str	r3, [sp, #28]
 80079ea:	9b08      	ldr	r3, [sp, #32]
 80079ec:	00be      	lsls	r6, r7, #2
 80079ee:	199a      	adds	r2, r3, r6
 80079f0:	0023      	movs	r3, r4
 80079f2:	e003      	b.n	80079fc <sr_ukf_parameter_estimation+0x1d0>
		/* Fill the state vector w with every row from W */
		for (i = 0; i < L; i++) {
			w[i] = W[i * N + j];
 80079f4:	6811      	ldr	r1, [r2, #0]
 80079f6:	c302      	stmia	r3!, {r1}
		for (i = 0; i < L; i++) {
 80079f8:	9905      	ldr	r1, [sp, #20]
 80079fa:	1852      	adds	r2, r2, r1
 80079fc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80079fe:	428b      	cmp	r3, r1
 8007a00:	d1f8      	bne.n	80079f4 <sr_ukf_parameter_estimation+0x1c8>
		}

		/* Call the transition function */
		G(dw, x, w);
 8007a02:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007a04:	0022      	movs	r2, r4
 8007a06:	0028      	movs	r0, r5
 8007a08:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007a0a:	4798      	blx	r3

		/* Get dw into D */
		for (i = 0; i < L; i++) {
 8007a0c:	9b06      	ldr	r3, [sp, #24]
 8007a0e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007a10:	199e      	adds	r6, r3, r6
 8007a12:	002b      	movs	r3, r5
 8007a14:	9a07      	ldr	r2, [sp, #28]
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d11e      	bne.n	8007a58 <sr_ukf_parameter_estimation+0x22c>
	for(j = 0; j < N; j++){
 8007a1a:	9b04      	ldr	r3, [sp, #16]
 8007a1c:	3701      	adds	r7, #1
 8007a1e:	42bb      	cmp	r3, r7
 8007a20:	d8e3      	bhi.n	80079ea <sr_ukf_parameter_estimation+0x1be>
			D[i * N + j] = dw[i];
		}
	}

	free(dw);
 8007a22:	0028      	movs	r0, r5
 8007a24:	f003 fcf0 	bl	800b408 <free>
	free(w);
 8007a28:	0020      	movs	r0, r4
 8007a2a:	f003 fced 	bl	800b408 <free>
	float* dhat = (float*)malloc(L * sizeof(float));
 8007a2e:	9803      	ldr	r0, [sp, #12]
 8007a30:	f003 fce0 	bl	800b3f4 <malloc>
	
	/* Create the size N */
	const size_t N = 2 * L + 1;

	/* Clear dhat */
	memset(dhat, 0, L * sizeof(float));
 8007a34:	9a03      	ldr	r2, [sp, #12]
 8007a36:	2100      	movs	r1, #0
	float* dhat = (float*)malloc(L * sizeof(float));
 8007a38:	9009      	str	r0, [sp, #36]	@ 0x24
	memset(dhat, 0, L * sizeof(float));
 8007a3a:	f004 fc96 	bl	800c36a <memset>

	/* Multiply dhat = Wm*D */
	for (j = 0; j < N; j++) {
 8007a3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a40:	2500      	movs	r5, #0
 8007a42:	4694      	mov	ip, r2
 8007a44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a46:	9312      	str	r3, [sp, #72]	@ 0x48
 8007a48:	9b03      	ldr	r3, [sp, #12]
 8007a4a:	4463      	add	r3, ip
 8007a4c:	9315      	str	r3, [sp, #84]	@ 0x54
 8007a4e:	9b06      	ldr	r3, [sp, #24]
 8007a50:	00af      	lsls	r7, r5, #2
	for(j = 0; j < N; j++){
 8007a52:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8007a54:	19de      	adds	r6, r3, r7
 8007a56:	e010      	b.n	8007a7a <sr_ukf_parameter_estimation+0x24e>
			D[i * N + j] = dw[i];
 8007a58:	cb04      	ldmia	r3!, {r2}
 8007a5a:	6032      	str	r2, [r6, #0]
		for (i = 0; i < L; i++) {
 8007a5c:	9a05      	ldr	r2, [sp, #20]
 8007a5e:	18b6      	adds	r6, r6, r2
 8007a60:	e7d8      	b.n	8007a14 <sr_ukf_parameter_estimation+0x1e8>
		for (i = 0; i < L; i++) {
			dhat[i] += Wm[j] * D[i * N + j];
 8007a62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a64:	6831      	ldr	r1, [r6, #0]
 8007a66:	59d8      	ldr	r0, [r3, r7]
 8007a68:	f7f9 f8d2 	bl	8000c10 <__aeabi_fmul>
 8007a6c:	1c01      	adds	r1, r0, #0
 8007a6e:	6820      	ldr	r0, [r4, #0]
 8007a70:	f7f8 fd5e 	bl	8000530 <__aeabi_fadd>
 8007a74:	9b05      	ldr	r3, [sp, #20]
 8007a76:	c401      	stmia	r4!, {r0}
		for (i = 0; i < L; i++) {
 8007a78:	18f6      	adds	r6, r6, r3
 8007a7a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007a7c:	429c      	cmp	r4, r3
 8007a7e:	d1f0      	bne.n	8007a62 <sr_ukf_parameter_estimation+0x236>
	for (j = 0; j < N; j++) {
 8007a80:	9b04      	ldr	r3, [sp, #16]
 8007a82:	3501      	adds	r5, #1
 8007a84:	42ab      	cmp	r3, r5
 8007a86:	d8e2      	bhi.n	8007a4e <sr_ukf_parameter_estimation+0x222>
	float *Sd = (float*)malloc(L * L * sizeof(float));
 8007a88:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007a8a:	435b      	muls	r3, r3
 8007a8c:	009b      	lsls	r3, r3, #2
 8007a8e:	0018      	movs	r0, r3
 8007a90:	9307      	str	r3, [sp, #28]
 8007a92:	f003 fcaf 	bl	800b3f4 <malloc>
	/* Decleration */
	size_t i, j;
	
	/* Create the size N, M and K */
	const size_t N = 2 * L + 1;
	const size_t M = 2 * L + L;
 8007a96:	2303      	movs	r3, #3
 8007a98:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
	float *Sd = (float*)malloc(L * L * sizeof(float));
 8007a9a:	900c      	str	r0, [sp, #48]	@ 0x30
	const size_t M = 2 * L + L;
 8007a9c:	435a      	muls	r2, r3
	const size_t K = 2 * L;

	/* Square root parameter of index 1 */
	const float weight1 = sqrtf(fabsf(Wc[1]));
 8007a9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
	const size_t M = 2 * L + L;
 8007aa0:	920d      	str	r2, [sp, #52]	@ 0x34
	const float weight1 = sqrtf(fabsf(Wc[1]));
 8007aa2:	6858      	ldr	r0, [r3, #4]
 8007aa4:	0040      	lsls	r0, r0, #1
 8007aa6:	0840      	lsrs	r0, r0, #1
 8007aa8:	f006 fa20 	bl	800deec <sqrtf>

	/* Create [Q, R_] = qr(A') */
	float* AT = (float*)malloc(L * M * sizeof(float));
 8007aac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007aae:	9c03      	ldr	r4, [sp, #12]
	const float weight1 = sqrtf(fabsf(Wc[1]));
 8007ab0:	9019      	str	r0, [sp, #100]	@ 0x64
	float* AT = (float*)malloc(L * M * sizeof(float));
 8007ab2:	435c      	muls	r4, r3
 8007ab4:	0020      	movs	r0, r4
 8007ab6:	f003 fc9d 	bl	800b3f4 <malloc>
 8007aba:	900e      	str	r0, [sp, #56]	@ 0x38
	float* Q = (float*)malloc(M * M * sizeof(float));
 8007abc:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007abe:	4340      	muls	r0, r0
 8007ac0:	0080      	lsls	r0, r0, #2
 8007ac2:	f003 fc97 	bl	800b3f4 <malloc>
 8007ac6:	9017      	str	r0, [sp, #92]	@ 0x5c
	float* R = (float*)malloc(M * L * sizeof(float));
 8007ac8:	0020      	movs	r0, r4
 8007aca:	f003 fc93 	bl	800b3f4 <malloc>
 8007ace:	230c      	movs	r3, #12
	for(j = 0; j < K; j++){
 8007ad0:	2400      	movs	r4, #0
 8007ad2:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
	float* R = (float*)malloc(M * L * sizeof(float));
 8007ad4:	9011      	str	r0, [sp, #68]	@ 0x44
	for(j = 0; j < K; j++){
 8007ad6:	435a      	muls	r2, r3
 8007ad8:	9218      	str	r2, [sp, #96]	@ 0x60
 8007ada:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007adc:	42a3      	cmp	r3, r4
 8007ade:	d033      	beq.n	8007b48 <sr_ukf_parameter_estimation+0x31c>
 8007ae0:	9b06      	ldr	r3, [sp, #24]
 8007ae2:	00a5      	lsls	r5, r4, #2
 8007ae4:	195f      	adds	r7, r3, r5
 8007ae6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ae8:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8007aea:	195d      	adds	r5, r3, r5
 8007aec:	e00b      	b.n	8007b06 <sr_ukf_parameter_estimation+0x2da>
		for(i = 0; i < L; i++){
			AT[i*M + j] = weight1 * (D[i * N + j+1] - dhat[i]);
 8007aee:	ce02      	ldmia	r6!, {r1}
 8007af0:	6878      	ldr	r0, [r7, #4]
 8007af2:	f7f9 f9cb 	bl	8000e8c <__aeabi_fsub>
 8007af6:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8007af8:	f7f9 f88a 	bl	8000c10 <__aeabi_fmul>
 8007afc:	9b05      	ldr	r3, [sp, #20]
 8007afe:	6028      	str	r0, [r5, #0]
		for(i = 0; i < L; i++){
 8007b00:	18ff      	adds	r7, r7, r3
 8007b02:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8007b04:	18ed      	adds	r5, r5, r3
 8007b06:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007b08:	429e      	cmp	r6, r3
 8007b0a:	d1f0      	bne.n	8007aee <sr_ukf_parameter_estimation+0x2c2>
 8007b0c:	3401      	adds	r4, #1
 8007b0e:	e7e4      	b.n	8007ada <sr_ukf_parameter_estimation+0x2ae>
		}
	}
	for (j = K; j < M; j++) {
		for (i = 0; i < L; i++) {
			AT[i * M + j] = sqrtf(Re[i * L + j - K]);
 8007b10:	6830      	ldr	r0, [r6, #0]
 8007b12:	f006 f9eb 	bl	800deec <sqrtf>
 8007b16:	9b03      	ldr	r3, [sp, #12]
 8007b18:	6028      	str	r0, [r5, #0]
		for (i = 0; i < L; i++) {
 8007b1a:	18f6      	adds	r6, r6, r3
 8007b1c:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8007b1e:	3701      	adds	r7, #1
 8007b20:	18ed      	adds	r5, r5, r3
 8007b22:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007b24:	42bb      	cmp	r3, r7
 8007b26:	d1f3      	bne.n	8007b10 <sr_ukf_parameter_estimation+0x2e4>
	for (j = K; j < M; j++) {
 8007b28:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007b2a:	3401      	adds	r4, #1
 8007b2c:	3301      	adds	r3, #1
 8007b2e:	9314      	str	r3, [sp, #80]	@ 0x50
 8007b30:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b32:	42a3      	cmp	r3, r4
 8007b34:	d90a      	bls.n	8007b4c <sr_ukf_parameter_estimation+0x320>
 8007b36:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007b38:	00a5      	lsls	r5, r4, #2
 8007b3a:	009e      	lsls	r6, r3, #2
 8007b3c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
		for (i = 0; i < L; i++) {
 8007b3e:	2700      	movs	r7, #0
 8007b40:	199e      	adds	r6, r3, r6
 8007b42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b44:	195d      	adds	r5, r3, r5
 8007b46:	e7ec      	b.n	8007b22 <sr_ukf_parameter_estimation+0x2f6>
 8007b48:	2300      	movs	r3, #0
 8007b4a:	e7f0      	b.n	8007b2e <sr_ukf_parameter_estimation+0x302>
		}
	}

	/* We need to do transpose on A according to the SR-UKF paper */
	tran(AT, L, M);
 8007b4c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007b4e:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8007b50:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8007b52:	f7ff f8b8 	bl	8006cc6 <tran>

	/* Solve [Q, R] = qr(A') but we only need R matrix */
	qr(AT, Q, R, M, L, true);
 8007b56:	2301      	movs	r3, #1
 8007b58:	9301      	str	r3, [sp, #4]
 8007b5a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007b5c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007b5e:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8007b60:	9300      	str	r3, [sp, #0]
 8007b62:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8007b64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b66:	f7fd ffcd 	bl	8005b04 <qr>

	/* Get the upper triangular of R according to the SR-UKF paper */
	memcpy(Sd, R, L * L * sizeof(float));
 8007b6a:	9a07      	ldr	r2, [sp, #28]
 8007b6c:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8007b6e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8007b70:	f004 fd04 	bl	800c57c <memcpy>

	/* Perform cholesky update on Sd */
	float* b = (float*)malloc(L * sizeof(float));
 8007b74:	9803      	ldr	r0, [sp, #12]
 8007b76:	f003 fc3d 	bl	800b3f4 <malloc>
 8007b7a:	0004      	movs	r4, r0
	for (i = 0; i < L; i++) {
 8007b7c:	0005      	movs	r5, r0
 8007b7e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007b80:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d125      	bne.n	8007bd2 <sr_ukf_parameter_estimation+0x3a6>
		b[i] = D[i * N] - dhat[i];
	}
	const bool rank_one_update = Wc[0] < 0.0f ? false : true;
 8007b86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b88:	2100      	movs	r1, #0
 8007b8a:	6818      	ldr	r0, [r3, #0]
 8007b8c:	f7f8 fca8 	bl	80004e0 <__aeabi_fcmplt>
 8007b90:	1e43      	subs	r3, r0, #1
 8007b92:	4198      	sbcs	r0, r3
	cholupdate(Sd, b, L, rank_one_update);
 8007b94:	2301      	movs	r3, #1
 8007b96:	0021      	movs	r1, r4
 8007b98:	4043      	eors	r3, r0
 8007b9a:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8007b9c:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8007b9e:	f7fc fbd3 	bl	8004348 <cholupdate>

	/* Free */
	free(AT);
 8007ba2:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8007ba4:	f003 fc30 	bl	800b408 <free>
	free(Q);
 8007ba8:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8007baa:	f003 fc2d 	bl	800b408 <free>
	free(R);
 8007bae:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8007bb0:	f003 fc2a 	bl	800b408 <free>
	free(b);
 8007bb4:	0020      	movs	r0, r4
 8007bb6:	f003 fc27 	bl	800b408 <free>
	float* Pwd = (float*)malloc(L * L * sizeof(float));
 8007bba:	9807      	ldr	r0, [sp, #28]
 8007bbc:	f003 fc1a 	bl	800b3f4 <malloc>
	/* Create the size N and K */
	const size_t N = 2 * L + 1;
	const size_t K = 2 * L;

	/* clear P */
	memset(Pwd, 0, K * sizeof(float));
 8007bc0:	2100      	movs	r1, #0
 8007bc2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
	float* Pwd = (float*)malloc(L * L * sizeof(float));
 8007bc4:	900d      	str	r0, [sp, #52]	@ 0x34

	/* Subtract the matrices */
	for(j = 0; j < N; j++){
 8007bc6:	2600      	movs	r6, #0
	memset(Pwd, 0, K * sizeof(float));
 8007bc8:	f004 fbcf 	bl	800c36a <memset>
	for(j = 0; j < N; j++){
 8007bcc:	2500      	movs	r5, #0
 8007bce:	00b4      	lsls	r4, r6, #2
 8007bd0:	e023      	b.n	8007c1a <sr_ukf_parameter_estimation+0x3ee>
		b[i] = D[i * N] - dhat[i];
 8007bd2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007bd4:	cb02      	ldmia	r3!, {r1}
 8007bd6:	9312      	str	r3, [sp, #72]	@ 0x48
 8007bd8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007bda:	6818      	ldr	r0, [r3, #0]
 8007bdc:	f7f9 f956 	bl	8000e8c <__aeabi_fsub>
 8007be0:	9a05      	ldr	r2, [sp, #20]
 8007be2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007be4:	4694      	mov	ip, r2
 8007be6:	4463      	add	r3, ip
 8007be8:	c501      	stmia	r5!, {r0}
	for (i = 0; i < L; i++) {
 8007bea:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007bec:	e7c7      	b.n	8007b7e <sr_ukf_parameter_estimation+0x352>
 8007bee:	46c0      	nop			@ (mov r8, r8)
 8007bf0:	40400000 	.word	0x40400000
		for(i = 0; i < L; i++){
			W[i * N + j] -= what[i];
 8007bf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bf6:	5959      	ldr	r1, [r3, r5]
 8007bf8:	9b08      	ldr	r3, [sp, #32]
 8007bfa:	5918      	ldr	r0, [r3, r4]
 8007bfc:	f7f9 f946 	bl	8000e8c <__aeabi_fsub>
 8007c00:	9b08      	ldr	r3, [sp, #32]
 8007c02:	5118      	str	r0, [r3, r4]
			D[i * N + j] -= dhat[i];
 8007c04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c06:	5959      	ldr	r1, [r3, r5]
 8007c08:	9b06      	ldr	r3, [sp, #24]
 8007c0a:	3504      	adds	r5, #4
 8007c0c:	5918      	ldr	r0, [r3, r4]
 8007c0e:	f7f9 f93d 	bl	8000e8c <__aeabi_fsub>
 8007c12:	9b06      	ldr	r3, [sp, #24]
 8007c14:	5118      	str	r0, [r3, r4]
		for(i = 0; i < L; i++){
 8007c16:	9b05      	ldr	r3, [sp, #20]
 8007c18:	18e4      	adds	r4, r4, r3
 8007c1a:	9b03      	ldr	r3, [sp, #12]
 8007c1c:	429d      	cmp	r5, r3
 8007c1e:	d1e9      	bne.n	8007bf4 <sr_ukf_parameter_estimation+0x3c8>
	for(j = 0; j < N; j++){
 8007c20:	9b04      	ldr	r3, [sp, #16]
 8007c22:	3601      	adds	r6, #1
 8007c24:	42b3      	cmp	r3, r6
 8007c26:	d8d1      	bhi.n	8007bcc <sr_ukf_parameter_estimation+0x3a0>
		}
	}

	/* Create diagonal matrix */
	float* diagonal_W = (float*)malloc(N * N * sizeof(float));
 8007c28:	9d04      	ldr	r5, [sp, #16]
 8007c2a:	436d      	muls	r5, r5
 8007c2c:	00ad      	lsls	r5, r5, #2
 8007c2e:	0028      	movs	r0, r5
 8007c30:	f003 fbe0 	bl	800b3f4 <malloc>
 8007c34:	0004      	movs	r4, r0
	memset(diagonal_W, 0, N*N*sizeof(float));
 8007c36:	002a      	movs	r2, r5
 8007c38:	2100      	movs	r1, #0
 8007c3a:	f004 fb96 	bl	800c36a <memset>
	for (i = 0; i < N; i++) {
 8007c3e:	0021      	movs	r1, r4
 8007c40:	2200      	movs	r2, #0
 8007c42:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007c44:	3308      	adds	r3, #8
		diagonal_W[i * N + i] = Wc[i];
 8007c46:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007c48:	0090      	lsls	r0, r2, #2
 8007c4a:	5828      	ldr	r0, [r5, r0]
	for (i = 0; i < N; i++) {
 8007c4c:	3201      	adds	r2, #1
		diagonal_W[i * N + i] = Wc[i];
 8007c4e:	6008      	str	r0, [r1, #0]
	for (i = 0; i < N; i++) {
 8007c50:	9804      	ldr	r0, [sp, #16]
 8007c52:	18c9      	adds	r1, r1, r3
 8007c54:	4290      	cmp	r0, r2
 8007c56:	d8f6      	bhi.n	8007c46 <sr_ukf_parameter_estimation+0x41a>
	}

	/* Do Pwd = W*diagonal_W*D' */
	tran(D, L, N);
 8007c58:	0002      	movs	r2, r0
 8007c5a:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8007c5c:	9806      	ldr	r0, [sp, #24]
 8007c5e:	f7ff f832 	bl	8006cc6 <tran>
	float* diagonal_WD = (float*)malloc(N * L * sizeof(float));
 8007c62:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8007c64:	f003 fbc6 	bl	800b3f4 <malloc>
 8007c68:	0005      	movs	r5, r0
	mul(diagonal_W, D, diagonal_WD, N, N, L);
 8007c6a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007c6c:	0002      	movs	r2, r0
 8007c6e:	9301      	str	r3, [sp, #4]
 8007c70:	9b04      	ldr	r3, [sp, #16]
 8007c72:	0020      	movs	r0, r4
 8007c74:	9906      	ldr	r1, [sp, #24]
 8007c76:	9300      	str	r3, [sp, #0]
 8007c78:	f7fd fe2e 	bl	80058d8 <mul>
	mul(W, diagonal_WD, Pwd, L, N, L);
 8007c7c:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007c7e:	0029      	movs	r1, r5
 8007c80:	9301      	str	r3, [sp, #4]
 8007c82:	9b04      	ldr	r3, [sp, #16]
 8007c84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007c86:	9808      	ldr	r0, [sp, #32]
 8007c88:	9300      	str	r3, [sp, #0]
 8007c8a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007c8c:	f7fd fe24 	bl	80058d8 <mul>

	/* Free */
	free(diagonal_W);
 8007c90:	0020      	movs	r0, r4
 8007c92:	f003 fbb9 	bl	800b408 <free>
	free(diagonal_WD);
 8007c96:	0028      	movs	r0, r5
 8007c98:	f003 fbb6 	bl	800b408 <free>
static void update_state_covarariance_matrix_and_state_estimation_vector(float Sw[], float what[], float dhat[], const float d[], const float Sd[], const float Pwd[], const size_t L){
	/* Decleration */
	size_t i, j;
	
	/* Transpose of Sd */
	float* SdT = (float*)malloc(L * L * sizeof(float));
 8007c9c:	9807      	ldr	r0, [sp, #28]
 8007c9e:	f003 fba9 	bl	800b3f4 <malloc>
	memcpy(SdT, Sd, L * L * sizeof(float));
 8007ca2:	9a07      	ldr	r2, [sp, #28]
 8007ca4:	990c      	ldr	r1, [sp, #48]	@ 0x30
	float* SdT = (float*)malloc(L * L * sizeof(float));
 8007ca6:	9004      	str	r0, [sp, #16]
	memcpy(SdT, Sd, L * L * sizeof(float));
 8007ca8:	f004 fc68 	bl	800c57c <memcpy>
	tran(SdT, L, L);
 8007cac:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8007cae:	9804      	ldr	r0, [sp, #16]
 8007cb0:	0011      	movs	r1, r2
 8007cb2:	f7ff f808 	bl	8006cc6 <tran>

	/* Multiply Sd and Sd' to Sd'Sd */
	float* SdTSd = (float*)malloc(L * L * sizeof(float));
 8007cb6:	9807      	ldr	r0, [sp, #28]
 8007cb8:	f003 fb9c 	bl	800b3f4 <malloc>
	mul(SdT, Sd, SdTSd, L, L, L);
 8007cbc:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007cbe:	0002      	movs	r2, r0
 8007cc0:	9301      	str	r3, [sp, #4]
 8007cc2:	9300      	str	r3, [sp, #0]
 8007cc4:	990c      	ldr	r1, [sp, #48]	@ 0x30
	float* SdTSd = (float*)malloc(L * L * sizeof(float));
 8007cc6:	9005      	str	r0, [sp, #20]
	mul(SdT, Sd, SdTSd, L, L, L);
 8007cc8:	9804      	ldr	r0, [sp, #16]
 8007cca:	f7fd fe05 	bl	80058d8 <mul>

	/* Take inverse of Sd'Sd - Inverse is using LUP-decomposition */
	inv(SdTSd, L);
 8007cce:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8007cd0:	9805      	ldr	r0, [sp, #20]
 8007cd2:	f7fd fc1d 	bl	8005510 <inv>

	/* Compute kalman gain K from Sd'Sd * K = Pwd => K = Pwd * inv(SdTSd) */
	float* K = (float*)malloc(L * L * sizeof(float));
 8007cd6:	9807      	ldr	r0, [sp, #28]
 8007cd8:	f003 fb8c 	bl	800b3f4 <malloc>
	mul(Pwd, SdTSd, K, L, L, L);
 8007cdc:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007cde:	0002      	movs	r2, r0
 8007ce0:	9905      	ldr	r1, [sp, #20]
 8007ce2:	9301      	str	r3, [sp, #4]
 8007ce4:	9300      	str	r3, [sp, #0]
	float* K = (float*)malloc(L * L * sizeof(float));
 8007ce6:	0006      	movs	r6, r0
	mul(Pwd, SdTSd, K, L, L, L);
 8007ce8:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007cea:	f7fd fdf5 	bl	80058d8 <mul>

	/* Compute what = what + K*(d - dhat) */
	float* ddhat = (float*)malloc(L * sizeof(float));
 8007cee:	9803      	ldr	r0, [sp, #12]
 8007cf0:	f003 fb80 	bl	800b3f4 <malloc>
 8007cf4:	900e      	str	r0, [sp, #56]	@ 0x38
	float* Kd = (float*)malloc(L * sizeof(float));
 8007cf6:	9803      	ldr	r0, [sp, #12]
 8007cf8:	f003 fb7c 	bl	800b3f4 <malloc>
	for (i = 0; i < L; i++) {
 8007cfc:	2400      	movs	r4, #0
	float* Kd = (float*)malloc(L * sizeof(float));
 8007cfe:	9010      	str	r0, [sp, #64]	@ 0x40
	for (i = 0; i < L; i++) {
 8007d00:	9b03      	ldr	r3, [sp, #12]
 8007d02:	429c      	cmp	r4, r3
 8007d04:	d14e      	bne.n	8007da4 <sr_ukf_parameter_estimation+0x578>
		ddhat[i] = d[i] - dhat[i];
	}
	mul(K, ddhat, Kd, L, L, 1);
 8007d06:	2301      	movs	r3, #1
 8007d08:	9301      	str	r3, [sp, #4]
 8007d0a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007d0c:	0030      	movs	r0, r6
 8007d0e:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8007d10:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007d12:	9300      	str	r3, [sp, #0]
 8007d14:	f7fd fde0 	bl	80058d8 <mul>
	for (i = 0; i < L; i++) {
 8007d18:	2400      	movs	r4, #0
 8007d1a:	9b03      	ldr	r3, [sp, #12]
 8007d1c:	42a3      	cmp	r3, r4
 8007d1e:	d14b      	bne.n	8007db8 <sr_ukf_parameter_estimation+0x58c>
		what[i] = what[i] + Kd[i];
	}

	/* Compute U = K*Sd */
	float* U = (float*)malloc(L * L * sizeof(float));
 8007d20:	9807      	ldr	r0, [sp, #28]
 8007d22:	f003 fb67 	bl	800b3f4 <malloc>
	mul(K, Sd, U, L, L, L);
 8007d26:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007d28:	0002      	movs	r2, r0
 8007d2a:	9301      	str	r3, [sp, #4]
 8007d2c:	9300      	str	r3, [sp, #0]
 8007d2e:	990c      	ldr	r1, [sp, #48]	@ 0x30
	float* U = (float*)malloc(L * L * sizeof(float));
 8007d30:	9003      	str	r0, [sp, #12]
	mul(K, Sd, U, L, L, L);
 8007d32:	0030      	movs	r0, r6
 8007d34:	f7fd fdd0 	bl	80058d8 <mul>

	/* Compute Sw = cholupdate(Sw, Uk, -1) because Uk is a vector and U is a matrix */
	float *Uk = (float*)malloc(L * sizeof(float));
 8007d38:	0020      	movs	r0, r4
 8007d3a:	f003 fb5b 	bl	800b3f4 <malloc>
	for(j = 0; j < L; j++){
 8007d3e:	2700      	movs	r7, #0
	float *Uk = (float*)malloc(L * sizeof(float));
 8007d40:	0005      	movs	r5, r0
	for(j = 0; j < L; j++){
 8007d42:	1823      	adds	r3, r4, r0
 8007d44:	9307      	str	r3, [sp, #28]
 8007d46:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007d48:	42bb      	cmp	r3, r7
 8007d4a:	d13f      	bne.n	8007dcc <sr_ukf_parameter_estimation+0x5a0>
		}
		cholupdate(Sw, Uk, L, false);
	}

	/* Free */
	free(SdT);
 8007d4c:	9804      	ldr	r0, [sp, #16]
 8007d4e:	f003 fb5b 	bl	800b408 <free>
	free(SdTSd);
 8007d52:	9805      	ldr	r0, [sp, #20]
 8007d54:	f003 fb58 	bl	800b408 <free>
	free(K);
 8007d58:	0030      	movs	r0, r6
 8007d5a:	f003 fb55 	bl	800b408 <free>
	free(ddhat);
 8007d5e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8007d60:	f003 fb52 	bl	800b408 <free>
	free(Kd);
 8007d64:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8007d66:	f003 fb4f 	bl	800b408 <free>
	free(U);
 8007d6a:	9803      	ldr	r0, [sp, #12]
 8007d6c:	f003 fb4c 	bl	800b408 <free>
	free(Uk);
 8007d70:	0028      	movs	r0, r5
 8007d72:	f003 fb49 	bl	800b408 <free>
	free(Wc);
 8007d76:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8007d78:	f003 fb46 	bl	800b408 <free>
	free(Wm);
 8007d7c:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8007d7e:	f003 fb43 	bl	800b408 <free>
	free(W);
 8007d82:	9808      	ldr	r0, [sp, #32]
 8007d84:	f003 fb40 	bl	800b408 <free>
	free(D);
 8007d88:	9806      	ldr	r0, [sp, #24]
 8007d8a:	f003 fb3d 	bl	800b408 <free>
	free(dhat);
 8007d8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007d90:	f003 fb3a 	bl	800b408 <free>
	free(Sd);
 8007d94:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8007d96:	f003 fb37 	bl	800b408 <free>
	free(Pwd);
 8007d9a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007d9c:	f003 fb34 	bl	800b408 <free>
}
 8007da0:	b01d      	add	sp, #116	@ 0x74
 8007da2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ddhat[i] = d[i] - dhat[i];
 8007da4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007da6:	5919      	ldr	r1, [r3, r4]
 8007da8:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007daa:	5918      	ldr	r0, [r3, r4]
 8007dac:	f7f9 f86e 	bl	8000e8c <__aeabi_fsub>
 8007db0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007db2:	5118      	str	r0, [r3, r4]
	for (i = 0; i < L; i++) {
 8007db4:	3404      	adds	r4, #4
 8007db6:	e7a3      	b.n	8007d00 <sr_ukf_parameter_estimation+0x4d4>
		what[i] = what[i] + Kd[i];
 8007db8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007dba:	5919      	ldr	r1, [r3, r4]
 8007dbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007dbe:	5918      	ldr	r0, [r3, r4]
 8007dc0:	f7f8 fbb6 	bl	8000530 <__aeabi_fadd>
 8007dc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007dc6:	5118      	str	r0, [r3, r4]
	for (i = 0; i < L; i++) {
 8007dc8:	3404      	adds	r4, #4
 8007dca:	e7a6      	b.n	8007d1a <sr_ukf_parameter_estimation+0x4ee>
 8007dcc:	9a03      	ldr	r2, [sp, #12]
 8007dce:	00bb      	lsls	r3, r7, #2
 8007dd0:	18d3      	adds	r3, r2, r3
	for(j = 0; j < L; j++){
 8007dd2:	002a      	movs	r2, r5
			Uk[i] = U[i * L + j];
 8007dd4:	6819      	ldr	r1, [r3, #0]
		for (i = 0; i < L; i++) {
 8007dd6:	191b      	adds	r3, r3, r4
			Uk[i] = U[i * L + j];
 8007dd8:	c202      	stmia	r2!, {r1}
		for (i = 0; i < L; i++) {
 8007dda:	9907      	ldr	r1, [sp, #28]
 8007ddc:	4291      	cmp	r1, r2
 8007dde:	d1f9      	bne.n	8007dd4 <sr_ukf_parameter_estimation+0x5a8>
		cholupdate(Sw, Uk, L, false);
 8007de0:	2300      	movs	r3, #0
 8007de2:	0029      	movs	r1, r5
 8007de4:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8007de6:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8007de8:	f7fc faae 	bl	8004348 <cholupdate>
	for(j = 0; j < L; j++){
 8007dec:	3701      	adds	r7, #1
 8007dee:	e7aa      	b.n	8007d46 <sr_ukf_parameter_estimation+0x51a>

08007df0 <float_to_uint16>:
    data.i = (((uint32_t)msb) << 16) | lsb;
    return data.f;
}

void float_to_uint16(const float value, uint16_t* msb, uint16_t* lsb) {
    data.f = value;
 8007df0:	4b03      	ldr	r3, [pc, #12]	@ (8007e00 <float_to_uint16+0x10>)
 8007df2:	6018      	str	r0, [r3, #0]
    *msb = (data.i >> 16) & 0xFFFF;
 8007df4:	0003      	movs	r3, r0
 8007df6:	0c00      	lsrs	r0, r0, #16
 8007df8:	8008      	strh	r0, [r1, #0]
    *lsb = data.i & 0xFFFF;
 8007dfa:	8013      	strh	r3, [r2, #0]
}
 8007dfc:	4770      	bx	lr
 8007dfe:	46c0      	nop			@ (mov r8, r8)
 8007e00:	200003e0 	.word	0x200003e0

08007e04 <calibrate_value>:

float calibrate_value(const uint16_t raw, const uint16_t slope_msb, const uint16_t slope_lsb, const uint16_t bias_msb, const uint16_t bias_lsb){
 8007e04:	b570      	push	{r4, r5, r6, lr}
 8007e06:	ac04      	add	r4, sp, #16
 8007e08:	8825      	ldrh	r5, [r4, #0]
    data.i = (((uint32_t)msb) << 16) | lsb;
 8007e0a:	041c      	lsls	r4, r3, #16
 8007e0c:	4b06      	ldr	r3, [pc, #24]	@ (8007e28 <calibrate_value+0x24>)
 8007e0e:	432c      	orrs	r4, r5
 8007e10:	040d      	lsls	r5, r1, #16
 8007e12:	4315      	orrs	r5, r2
 8007e14:	601c      	str	r4, [r3, #0]
	  const float slope = uint16_to_float(slope_msb, slope_lsb);
	  const float bias = uint16_to_float(bias_msb, bias_lsb);
	  const float value = slope*((float)raw) + bias;
 8007e16:	f7f9 f9f3 	bl	8001200 <__aeabi_ui2f>
 8007e1a:	1c29      	adds	r1, r5, #0
 8007e1c:	f7f8 fef8 	bl	8000c10 <__aeabi_fmul>
 8007e20:	1c21      	adds	r1, r4, #0
 8007e22:	f7f8 fb85 	bl	8000530 <__aeabi_fadd>
	  return value;
}
 8007e26:	bd70      	pop	{r4, r5, r6, pc}
 8007e28:	200003e0 	.word	0x200003e0

08007e2c <read_serial>:
int32_t (*serial_read_function)(const char port[], uint8_t*, uint16_t, int32_t) = NULL;
int32_t (*serial_write_function)(const char port[], const uint8_t*, uint16_t, int32_t) = NULL;
const char* (*serial_port_function)() = NULL;

/* Read via serial */
int32_t read_serial(uint8_t* buf, uint16_t count, int32_t byte_timeout_ms, void* arg) {
 8007e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(serial_port_function){
 8007e2e:	4b09      	ldr	r3, [pc, #36]	@ (8007e54 <read_serial+0x28>)
int32_t read_serial(uint8_t* buf, uint16_t count, int32_t byte_timeout_ms, void* arg) {
 8007e30:	0004      	movs	r4, r0
	if(serial_port_function){
 8007e32:	681b      	ldr	r3, [r3, #0]
int32_t read_serial(uint8_t* buf, uint16_t count, int32_t byte_timeout_ms, void* arg) {
 8007e34:	000d      	movs	r5, r1
 8007e36:	0016      	movs	r6, r2
	if(serial_port_function){
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d101      	bne.n	8007e40 <read_serial+0x14>
		const char* port = serial_port_function();
		if (serial_read_function) {
			return serial_read_function(port, buf, count, byte_timeout_ms);
		}
	}
    return 0;
 8007e3c:	2000      	movs	r0, #0
}
 8007e3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		const char* port = serial_port_function();
 8007e40:	4798      	blx	r3
		if (serial_read_function) {
 8007e42:	4b05      	ldr	r3, [pc, #20]	@ (8007e58 <read_serial+0x2c>)
 8007e44:	681f      	ldr	r7, [r3, #0]
 8007e46:	2f00      	cmp	r7, #0
 8007e48:	d0f8      	beq.n	8007e3c <read_serial+0x10>
			return serial_read_function(port, buf, count, byte_timeout_ms);
 8007e4a:	0033      	movs	r3, r6
 8007e4c:	002a      	movs	r2, r5
 8007e4e:	0021      	movs	r1, r4
 8007e50:	47b8      	blx	r7
 8007e52:	e7f4      	b.n	8007e3e <read_serial+0x12>
 8007e54:	200003e4 	.word	0x200003e4
 8007e58:	200003ec 	.word	0x200003ec

08007e5c <write_serial>:

/* Write via serial */
int32_t write_serial(const uint8_t* buf, uint16_t count, int32_t byte_timeout_ms, void* arg) {
 8007e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (serial_port_function) {
 8007e5e:	4b09      	ldr	r3, [pc, #36]	@ (8007e84 <write_serial+0x28>)
int32_t write_serial(const uint8_t* buf, uint16_t count, int32_t byte_timeout_ms, void* arg) {
 8007e60:	0004      	movs	r4, r0
	if (serial_port_function) {
 8007e62:	681b      	ldr	r3, [r3, #0]
int32_t write_serial(const uint8_t* buf, uint16_t count, int32_t byte_timeout_ms, void* arg) {
 8007e64:	000d      	movs	r5, r1
 8007e66:	0016      	movs	r6, r2
	if (serial_port_function) {
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d101      	bne.n	8007e70 <write_serial+0x14>
		const char* port = serial_port_function();
		if (serial_write_function) {
			return serial_write_function(port, buf, count, byte_timeout_ms);
		}
	}
    return 0;
 8007e6c:	2000      	movs	r0, #0
}
 8007e6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		const char* port = serial_port_function();
 8007e70:	4798      	blx	r3
		if (serial_write_function) {
 8007e72:	4b05      	ldr	r3, [pc, #20]	@ (8007e88 <write_serial+0x2c>)
 8007e74:	681f      	ldr	r7, [r3, #0]
 8007e76:	2f00      	cmp	r7, #0
 8007e78:	d0f8      	beq.n	8007e6c <write_serial+0x10>
			return serial_write_function(port, buf, count, byte_timeout_ms);
 8007e7a:	0033      	movs	r3, r6
 8007e7c:	002a      	movs	r2, r5
 8007e7e:	0021      	movs	r1, r4
 8007e80:	47b8      	blx	r7
 8007e82:	e7f4      	b.n	8007e6e <write_serial+0x12>
 8007e84:	200003e4 	.word	0x200003e4
 8007e88:	200003e8 	.word	0x200003e8

08007e8c <modbus_set_serial_write>:

void modbus_set_serial_write(int32_t (*serial_write)(const char port[], const uint8_t*, uint16_t, int32_t)){
	serial_write_function = serial_write;
 8007e8c:	4b01      	ldr	r3, [pc, #4]	@ (8007e94 <modbus_set_serial_write+0x8>)
 8007e8e:	6018      	str	r0, [r3, #0]
}
 8007e90:	4770      	bx	lr
 8007e92:	46c0      	nop			@ (mov r8, r8)
 8007e94:	200003e8 	.word	0x200003e8

08007e98 <modbus_set_serial_read>:

void modbus_set_serial_read(int32_t (*serial_read)(const char port[], uint8_t*, uint16_t, int32_t)){
	serial_read_function = serial_read;
 8007e98:	4b01      	ldr	r3, [pc, #4]	@ (8007ea0 <modbus_set_serial_read+0x8>)
 8007e9a:	6018      	str	r0, [r3, #0]
}
 8007e9c:	4770      	bx	lr
 8007e9e:	46c0      	nop			@ (mov r8, r8)
 8007ea0:	200003ec 	.word	0x200003ec

08007ea4 <modbus_set_serial_port>:

void modbus_set_serial_port(const char* (*serial_port)()){
	serial_port_function = serial_port;
 8007ea4:	4b01      	ldr	r3, [pc, #4]	@ (8007eac <modbus_set_serial_port+0x8>)
 8007ea6:	6018      	str	r0, [r3, #0]
}
 8007ea8:	4770      	bx	lr
 8007eaa:	46c0      	nop			@ (mov r8, r8)
 8007eac:	200003e4 	.word	0x200003e4

08007eb0 <modbus_server_create_RTU>:

/* Server functions */
bool modbus_server_create_RTU(const uint8_t address) {
 8007eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007eb2:	b095      	sub	sp, #84	@ 0x54
 8007eb4:	0007      	movs	r7, r0

	/* Configuration */
	nmbs_platform_conf platform_conf;
	nmbs_platform_conf_create(&platform_conf);
 8007eb6:	4668      	mov	r0, sp
 8007eb8:	f000 fd4a 	bl	8008950 <nmbs_platform_conf_create>
	platform_conf.transport = NMBS_TRANSPORT_RTU;
 8007ebc:	2601      	movs	r6, #1
 8007ebe:	466b      	mov	r3, sp
	platform_conf.read = read_serial;
	platform_conf.write = write_serial;
	platform_conf.arg = NULL;
 8007ec0:	2400      	movs	r4, #0
	platform_conf.transport = NMBS_TRANSPORT_RTU;
 8007ec2:	701e      	strb	r6, [r3, #0]
	platform_conf.read = read_serial;
 8007ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8007f38 <modbus_server_create_RTU+0x88>)

	/* Callbacks */
	nmbs_callbacks callbacks;
	nmbs_callbacks_create(&callbacks);
 8007ec6:	a806      	add	r0, sp, #24
	platform_conf.read = read_serial;
 8007ec8:	9301      	str	r3, [sp, #4]
	platform_conf.write = write_serial;
 8007eca:	4b1c      	ldr	r3, [pc, #112]	@ (8007f3c <modbus_server_create_RTU+0x8c>)
	platform_conf.arg = NULL;
 8007ecc:	9404      	str	r4, [sp, #16]
	platform_conf.write = write_serial;
 8007ece:	9302      	str	r3, [sp, #8]
	nmbs_callbacks_create(&callbacks);
 8007ed0:	f000 fea8 	bl	8008c24 <nmbs_callbacks_create>
	callbacks.read_coils = handle_read_coils;
 8007ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8007f40 <modbus_server_create_RTU+0x90>)
	callbacks.write_file_record = handle_write_file_record;
	callbacks.read_device_identification_map = handle_read_device_identification_map;
	callbacks.read_device_identification = handle_read_device_identification;

	/* Create the modbus server */
	nmbs_error err = nmbs_server_create(&nmbs_server, address, &platform_conf, &callbacks);
 8007ed6:	4d1b      	ldr	r5, [pc, #108]	@ (8007f44 <modbus_server_create_RTU+0x94>)
	callbacks.read_coils = handle_read_coils;
 8007ed8:	9306      	str	r3, [sp, #24]
	callbacks.read_discrete_inputs = handle_read_discrete_inputs;
 8007eda:	4b1b      	ldr	r3, [pc, #108]	@ (8007f48 <modbus_server_create_RTU+0x98>)
	nmbs_error err = nmbs_server_create(&nmbs_server, address, &platform_conf, &callbacks);
 8007edc:	466a      	mov	r2, sp
	callbacks.read_discrete_inputs = handle_read_discrete_inputs;
 8007ede:	9307      	str	r3, [sp, #28]
	callbacks.read_holding_registers = handle_read_holding_registers;
 8007ee0:	4b1a      	ldr	r3, [pc, #104]	@ (8007f4c <modbus_server_create_RTU+0x9c>)
	nmbs_error err = nmbs_server_create(&nmbs_server, address, &platform_conf, &callbacks);
 8007ee2:	0039      	movs	r1, r7
	callbacks.read_holding_registers = handle_read_holding_registers;
 8007ee4:	9308      	str	r3, [sp, #32]
	callbacks.read_input_registers = handle_read_input_registers;
 8007ee6:	4b1a      	ldr	r3, [pc, #104]	@ (8007f50 <modbus_server_create_RTU+0xa0>)
	nmbs_error err = nmbs_server_create(&nmbs_server, address, &platform_conf, &callbacks);
 8007ee8:	0028      	movs	r0, r5
	callbacks.read_input_registers = handle_read_input_registers;
 8007eea:	9309      	str	r3, [sp, #36]	@ 0x24
	callbacks.write_single_coil = handle_write_single_coil;
 8007eec:	4b19      	ldr	r3, [pc, #100]	@ (8007f54 <modbus_server_create_RTU+0xa4>)
 8007eee:	930a      	str	r3, [sp, #40]	@ 0x28
	callbacks.write_single_register = handle_write_single_register;
 8007ef0:	4b19      	ldr	r3, [pc, #100]	@ (8007f58 <modbus_server_create_RTU+0xa8>)
 8007ef2:	930b      	str	r3, [sp, #44]	@ 0x2c
	callbacks.write_multiple_coils = handle_write_multiple_coils;
 8007ef4:	4b19      	ldr	r3, [pc, #100]	@ (8007f5c <modbus_server_create_RTU+0xac>)
 8007ef6:	930c      	str	r3, [sp, #48]	@ 0x30
	callbacks.write_multiple_registers = handle_write_multiple_registers;
 8007ef8:	4b19      	ldr	r3, [pc, #100]	@ (8007f60 <modbus_server_create_RTU+0xb0>)
 8007efa:	930d      	str	r3, [sp, #52]	@ 0x34
	callbacks.read_file_record = handle_read_file_record;
 8007efc:	4b19      	ldr	r3, [pc, #100]	@ (8007f64 <modbus_server_create_RTU+0xb4>)
 8007efe:	930e      	str	r3, [sp, #56]	@ 0x38
	callbacks.write_file_record = handle_write_file_record;
 8007f00:	4b19      	ldr	r3, [pc, #100]	@ (8007f68 <modbus_server_create_RTU+0xb8>)
 8007f02:	930f      	str	r3, [sp, #60]	@ 0x3c
	callbacks.read_device_identification_map = handle_read_device_identification_map;
 8007f04:	4b19      	ldr	r3, [pc, #100]	@ (8007f6c <modbus_server_create_RTU+0xbc>)
 8007f06:	9311      	str	r3, [sp, #68]	@ 0x44
	callbacks.read_device_identification = handle_read_device_identification;
 8007f08:	4b19      	ldr	r3, [pc, #100]	@ (8007f70 <modbus_server_create_RTU+0xc0>)
 8007f0a:	9310      	str	r3, [sp, #64]	@ 0x40
	nmbs_error err = nmbs_server_create(&nmbs_server, address, &platform_conf, &callbacks);
 8007f0c:	ab06      	add	r3, sp, #24
 8007f0e:	f000 fe95 	bl	8008c3c <nmbs_server_create>
	if (err != NMBS_ERROR_NONE) {
 8007f12:	42a0      	cmp	r0, r4
 8007f14:	d10c      	bne.n	8007f30 <modbus_server_create_RTU+0x80>
		return false;
	}

	/* Timeouts */
	nmbs_set_read_timeout(&nmbs_server, 1000);
 8007f16:	21fa      	movs	r1, #250	@ 0xfa
 8007f18:	0028      	movs	r0, r5
 8007f1a:	0089      	lsls	r1, r1, #2
 8007f1c:	f000 fd12 	bl	8008944 <nmbs_set_read_timeout>
	nmbs_set_byte_timeout(&nmbs_server, 100);
 8007f20:	2164      	movs	r1, #100	@ 0x64
 8007f22:	0028      	movs	r0, r5
 8007f24:	f000 fd11 	bl	800894a <nmbs_set_byte_timeout>

	/* Set handle */
    modbus_set_server_handle(&nmbs_server);
 8007f28:	0028      	movs	r0, r5
 8007f2a:	f000 f989 	bl	8008240 <modbus_set_server_handle>

	/* All went OK */
	return true;
 8007f2e:	0034      	movs	r4, r6
}
 8007f30:	0020      	movs	r0, r4
 8007f32:	b015      	add	sp, #84	@ 0x54
 8007f34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f36:	46c0      	nop			@ (mov r8, r8)
 8007f38:	08007e2d 	.word	0x08007e2d
 8007f3c:	08007e5d 	.word	0x08007e5d
 8007f40:	080081c1 	.word	0x080081c1
 8007f44:	200003f0 	.word	0x200003f0
 8007f48:	08008161 	.word	0x08008161
 8007f4c:	08008135 	.word	0x08008135
 8007f50:	08008111 	.word	0x08008111
 8007f54:	080080e9 	.word	0x080080e9
 8007f58:	080080d1 	.word	0x080080d1
 8007f5c:	08008075 	.word	0x08008075
 8007f60:	08008051 	.word	0x08008051
 8007f64:	08008029 	.word	0x08008029
 8007f68:	08008001 	.word	0x08008001
 8007f6c:	08007fe5 	.word	0x08007fe5
 8007f70:	08007f9d 	.word	0x08007f9d

08007f74 <modbus_server_polling>:

bool modbus_server_polling(){
 8007f74:	b510      	push	{r4, lr}
	return modbus_polling();
 8007f76:	f000 f953 	bl	8008220 <modbus_polling>
}
 8007f7a:	bd10      	pop	{r4, pc}

08007f7c <modbus_server_set_digital_outputs>:

bool modbus_server_set_digital_outputs(const uint8_t outputs[], const uint16_t address, const uint16_t quantity){
 8007f7c:	b510      	push	{r4, lr}
	return modbus_set_digital_outputs_on_server(outputs, address, quantity);
 8007f7e:	f000 f965 	bl	800824c <modbus_set_digital_outputs_on_server>
}
 8007f82:	bd10      	pop	{r4, pc}

08007f84 <modbus_server_set_digital_inputs>:

bool modbus_server_set_digital_inputs(const uint8_t inputs[], const uint16_t address, const uint16_t quantity){
 8007f84:	b510      	push	{r4, lr}
	return modbus_set_digital_inputs_on_server(inputs, address, quantity);
 8007f86:	f000 f98f 	bl	80082a8 <modbus_set_digital_inputs_on_server>
}
 8007f8a:	bd10      	pop	{r4, pc}

08007f8c <modbus_server_set_analog_inputs>:

bool modbus_server_set_analog_inputs(const uint16_t inputs[], const uint16_t address, const uint16_t quantity){
 8007f8c:	b510      	push	{r4, lr}
	return modbus_set_analog_inputs_on_server(inputs, address, quantity);
 8007f8e:	f000 f9b9 	bl	8008304 <modbus_set_analog_inputs_on_server>
}
 8007f92:	bd10      	pop	{r4, pc}

08007f94 <modbus_server_get_parameters>:

bool modbus_server_get_parameters(uint16_t parameters[], const uint16_t address, const uint16_t quantity){
 8007f94:	b510      	push	{r4, lr}
	return modbus_get_parameters_at_server(parameters, address, quantity);
 8007f96:	f000 f9cb 	bl	8008330 <modbus_get_parameters_at_server>
}
 8007f9a:	bd10      	pop	{r4, pc}

08007f9c <handle_read_device_identification>:

/* Server handle */
static nmbs_t* nmbs_server = NULL;

/* (0x0E) Read Device Identification */
nmbs_error handle_read_device_identification(uint8_t object_id, char buffer[NMBS_DEVICE_IDENTIFICATION_STRING_LENGTH]) {
 8007f9c:	0003      	movs	r3, r0
 8007f9e:	b510      	push	{r4, lr}
 8007fa0:	0008      	movs	r0, r1
    switch (object_id) {
 8007fa2:	2b02      	cmp	r3, #2
 8007fa4:	d00f      	beq.n	8007fc6 <handle_read_device_identification+0x2a>
 8007fa6:	d807      	bhi.n	8007fb8 <handle_read_device_identification+0x1c>
        case 0x00:
            strcpy(buffer, "VendorName");
            break;
        case 0x01:
            strcpy(buffer, "ProductCode");
 8007fa8:	4909      	ldr	r1, [pc, #36]	@ (8007fd0 <handle_read_device_identification+0x34>)
    switch (object_id) {
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d100      	bne.n	8007fb0 <handle_read_device_identification+0x14>
            strcpy(buffer, "VendorName");
 8007fae:	4909      	ldr	r1, [pc, #36]	@ (8007fd4 <handle_read_device_identification+0x38>)
 8007fb0:	f004 fad1 	bl	800c556 <strcpy>
            break;
        default:
            return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
    }

    return NMBS_ERROR_NONE;
 8007fb4:	2000      	movs	r0, #0
 8007fb6:	e005      	b.n	8007fc4 <handle_read_device_identification+0x28>
    switch (object_id) {
 8007fb8:	2b90      	cmp	r3, #144	@ 0x90
 8007fba:	d006      	beq.n	8007fca <handle_read_device_identification+0x2e>
            strcpy(buffer, "Extended 2");
 8007fbc:	4906      	ldr	r1, [pc, #24]	@ (8007fd8 <handle_read_device_identification+0x3c>)
    switch (object_id) {
 8007fbe:	2ba0      	cmp	r3, #160	@ 0xa0
 8007fc0:	d0f6      	beq.n	8007fb0 <handle_read_device_identification+0x14>
 8007fc2:	2002      	movs	r0, #2
}
 8007fc4:	bd10      	pop	{r4, pc}
            strcpy(buffer, "MajorMinorRevision");
 8007fc6:	4905      	ldr	r1, [pc, #20]	@ (8007fdc <handle_read_device_identification+0x40>)
 8007fc8:	e7f2      	b.n	8007fb0 <handle_read_device_identification+0x14>
            strcpy(buffer, "Extended 1");
 8007fca:	4905      	ldr	r1, [pc, #20]	@ (8007fe0 <handle_read_device_identification+0x44>)
 8007fcc:	e7f0      	b.n	8007fb0 <handle_read_device_identification+0x14>
 8007fce:	46c0      	nop			@ (mov r8, r8)
 8007fd0:	0800e1a8 	.word	0x0800e1a8
 8007fd4:	0800e19d 	.word	0x0800e19d
 8007fd8:	0800e1d2 	.word	0x0800e1d2
 8007fdc:	0800e1b4 	.word	0x0800e1b4
 8007fe0:	0800e1c7 	.word	0x0800e1c7

08007fe4 <handle_read_device_identification_map>:

/* (0x2B) Read device identification map */
nmbs_error handle_read_device_identification_map(nmbs_bitfield_256 map) {
    nmbs_bitfield_set(map, 0x00);
    nmbs_bitfield_set(map, 0x01);
    nmbs_bitfield_set(map, 0x02);
 8007fe4:	2307      	movs	r3, #7
 8007fe6:	7802      	ldrb	r2, [r0, #0]
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	7003      	strb	r3, [r0, #0]
    nmbs_bitfield_set(map, 0x90);
 8007fec:	2301      	movs	r3, #1
 8007fee:	7c82      	ldrb	r2, [r0, #18]
 8007ff0:	431a      	orrs	r2, r3
 8007ff2:	7482      	strb	r2, [r0, #18]
    nmbs_bitfield_set(map, 0xA0);
 8007ff4:	7d02      	ldrb	r2, [r0, #20]
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	7503      	strb	r3, [r0, #20]
    return NMBS_ERROR_NONE;
}
 8007ffa:	2000      	movs	r0, #0
 8007ffc:	4770      	bx	lr
	...

08008000 <handle_write_file_record>:

/* (0x15) Write File Record */
nmbs_error handle_write_file_record(uint16_t file_number, uint16_t record_number, const uint16_t* registers, uint16_t count, uint8_t unit_id, void* arg) {
 8008000:	b570      	push	{r4, r5, r6, lr}
 8008002:	0005      	movs	r5, r0
 8008004:	000c      	movs	r4, r1
    if (file_number != 1) {
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 8008006:	2002      	movs	r0, #2
nmbs_error handle_write_file_record(uint16_t file_number, uint16_t record_number, const uint16_t* registers, uint16_t count, uint8_t unit_id, void* arg) {
 8008008:	0011      	movs	r1, r2
    if (file_number != 1) {
 800800a:	2d01      	cmp	r5, #1
 800800c:	d109      	bne.n	8008022 <handle_write_file_record+0x22>
    }

    if ((record_number + count) > FILE_SIZE_MAX) {
 800800e:	18e2      	adds	r2, r4, r3
 8008010:	2a20      	cmp	r2, #32
 8008012:	dc06      	bgt.n	8008022 <handle_write_file_record+0x22>
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
    }

    memcpy(server_file + record_number, registers, count * sizeof(uint16_t));
 8008014:	4a03      	ldr	r2, [pc, #12]	@ (8008024 <handle_write_file_record+0x24>)
 8008016:	0060      	lsls	r0, r4, #1
 8008018:	1880      	adds	r0, r0, r2
 800801a:	005a      	lsls	r2, r3, #1
 800801c:	f004 faae 	bl	800c57c <memcpy>

    return NMBS_ERROR_NONE;
 8008020:	2000      	movs	r0, #0
}
 8008022:	bd70      	pop	{r4, r5, r6, pc}
 8008024:	2000055c 	.word	0x2000055c

08008028 <handle_read_file_record>:

/* (0x14) Read File Record */
nmbs_error handle_read_file_record(uint16_t file_number, uint16_t record_number, uint16_t* registers, uint16_t count, uint8_t unit_id, void* arg) {
 8008028:	b510      	push	{r4, lr}
 800802a:	0014      	movs	r4, r2
    if (file_number != 1) {
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 800802c:	2202      	movs	r2, #2
    if (file_number != 1) {
 800802e:	2801      	cmp	r0, #1
 8008030:	d10a      	bne.n	8008048 <handle_read_file_record+0x20>
    }

    if ((record_number + count) > FILE_SIZE_MAX) {
 8008032:	18c8      	adds	r0, r1, r3
 8008034:	2820      	cmp	r0, #32
 8008036:	dc07      	bgt.n	8008048 <handle_read_file_record+0x20>
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
    }

    memcpy(registers, server_file + record_number, count * sizeof(uint16_t));
 8008038:	005a      	lsls	r2, r3, #1
 800803a:	4b04      	ldr	r3, [pc, #16]	@ (800804c <handle_read_file_record+0x24>)
 800803c:	0049      	lsls	r1, r1, #1
 800803e:	0020      	movs	r0, r4
 8008040:	18c9      	adds	r1, r1, r3
 8008042:	f004 fa9b 	bl	800c57c <memcpy>

    return NMBS_ERROR_NONE;
 8008046:	2200      	movs	r2, #0
}
 8008048:	0010      	movs	r0, r2
 800804a:	bd10      	pop	{r4, pc}
 800804c:	2000055c 	.word	0x2000055c

08008050 <handle_write_multiple_registers>:

/* (0x10) Write Multiple registers */
nmbs_error handle_write_multiple_registers(uint16_t address, uint16_t quantity, const uint16_t* registers, uint8_t unit_id, void* arg) {
 8008050:	b510      	push	{r4, lr}
 8008052:	000c      	movs	r4, r1
 8008054:	0011      	movs	r1, r2
    if (address + quantity > HOLDING_REGISTERS_ADDR_MAX + 1)
 8008056:	1902      	adds	r2, r0, r4
nmbs_error handle_write_multiple_registers(uint16_t address, uint16_t quantity, const uint16_t* registers, uint8_t unit_id, void* arg) {
 8008058:	0003      	movs	r3, r0
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 800805a:	2002      	movs	r0, #2
    if (address + quantity > HOLDING_REGISTERS_ADDR_MAX + 1)
 800805c:	2a1a      	cmp	r2, #26
 800805e:	dc06      	bgt.n	800806e <handle_write_multiple_registers+0x1e>

    for (uint16_t i = 0; i < quantity; i++) {
        server_holding_registers[address + i] = registers[i];
 8008060:	0058      	lsls	r0, r3, #1
 8008062:	4b03      	ldr	r3, [pc, #12]	@ (8008070 <handle_write_multiple_registers+0x20>)
 8008064:	0062      	lsls	r2, r4, #1
 8008066:	18c0      	adds	r0, r0, r3
 8008068:	f004 fa88 	bl	800c57c <memcpy>
    }

    return NMBS_ERROR_NONE;
 800806c:	2000      	movs	r0, #0
}
 800806e:	bd10      	pop	{r4, pc}
 8008070:	200005d0 	.word	0x200005d0

08008074 <handle_write_multiple_coils>:

/* (0x0F) Write Multiple Coils */
nmbs_error handle_write_multiple_coils(uint16_t address, uint16_t quantity, const nmbs_bitfield coils, uint8_t unit_id, void* arg) {
 8008074:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (address + quantity > COILS_ADDR_MAX + 1) {
 8008076:	1843      	adds	r3, r0, r1
nmbs_error handle_write_multiple_coils(uint16_t address, uint16_t quantity, const nmbs_bitfield coils, uint8_t unit_id, void* arg) {
 8008078:	b085      	sub	sp, #20
 800807a:	0004      	movs	r4, r0
 800807c:	9101      	str	r1, [sp, #4]
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 800807e:	2002      	movs	r0, #2
nmbs_error handle_write_multiple_coils(uint16_t address, uint16_t quantity, const nmbs_bitfield coils, uint8_t unit_id, void* arg) {
 8008080:	9202      	str	r2, [sp, #8]
    if (address + quantity > COILS_ADDR_MAX + 1) {
 8008082:	2b06      	cmp	r3, #6
 8008084:	dc07      	bgt.n	8008096 <handle_write_multiple_coils+0x22>
 8008086:	2300      	movs	r3, #0
    }

    for (uint16_t i = 0; i < quantity; i++) {
        nmbs_bitfield_write(server_coils, address + i, nmbs_bitfield_read(coils, i));
 8008088:	2601      	movs	r6, #1
 800808a:	4d10      	ldr	r5, [pc, #64]	@ (80080cc <handle_write_multiple_coils+0x58>)
    for (uint16_t i = 0; i < quantity; i++) {
 800808c:	9a01      	ldr	r2, [sp, #4]
 800808e:	b298      	uxth	r0, r3
 8008090:	4290      	cmp	r0, r2
 8008092:	d302      	bcc.n	800809a <handle_write_multiple_coils+0x26>
    }

    return NMBS_ERROR_NONE;
 8008094:	2000      	movs	r0, #0
}
 8008096:	b005      	add	sp, #20
 8008098:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nmbs_bitfield_write(server_coils, address + i, nmbs_bitfield_read(coils, i));
 800809a:	2707      	movs	r7, #7
 800809c:	1900      	adds	r0, r0, r4
 800809e:	4038      	ands	r0, r7
 80080a0:	0037      	movs	r7, r6
 80080a2:	4087      	lsls	r7, r0
 80080a4:	9802      	ldr	r0, [sp, #8]
 80080a6:	46bc      	mov	ip, r7
 80080a8:	7800      	ldrb	r0, [r0, #0]
 80080aa:	18e2      	adds	r2, r4, r3
 80080ac:	4118      	asrs	r0, r3
 80080ae:	10d2      	asrs	r2, r2, #3
 80080b0:	5ca9      	ldrb	r1, [r5, r2]
 80080b2:	9003      	str	r0, [sp, #12]
 80080b4:	000f      	movs	r7, r1
 80080b6:	4660      	mov	r0, ip
 80080b8:	4387      	bics	r7, r0
 80080ba:	9803      	ldr	r0, [sp, #12]
 80080bc:	4230      	tst	r0, r6
 80080be:	d002      	beq.n	80080c6 <handle_write_multiple_coils+0x52>
 80080c0:	4660      	mov	r0, ip
 80080c2:	4301      	orrs	r1, r0
 80080c4:	b2cf      	uxtb	r7, r1
 80080c6:	54af      	strb	r7, [r5, r2]
    for (uint16_t i = 0; i < quantity; i++) {
 80080c8:	3301      	adds	r3, #1
 80080ca:	e7df      	b.n	800808c <handle_write_multiple_coils+0x18>
 80080cc:	200006fe 	.word	0x200006fe

080080d0 <handle_write_single_register>:

/* (0x06) Write Single Register */
nmbs_error handle_write_single_register(uint16_t address, uint16_t value, uint8_t unit_id, void* arg) {
 80080d0:	0003      	movs	r3, r0
	if (address > HOLDING_REGISTERS_ADDR_MAX + 1) {
		return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 80080d2:	2002      	movs	r0, #2
	if (address > HOLDING_REGISTERS_ADDR_MAX + 1) {
 80080d4:	2b1a      	cmp	r3, #26
 80080d6:	d803      	bhi.n	80080e0 <handle_write_single_register+0x10>
	}

	server_holding_registers[address] = value;

	return NMBS_ERROR_NONE;
 80080d8:	2000      	movs	r0, #0
	server_holding_registers[address] = value;
 80080da:	4a02      	ldr	r2, [pc, #8]	@ (80080e4 <handle_write_single_register+0x14>)
 80080dc:	005b      	lsls	r3, r3, #1
 80080de:	5299      	strh	r1, [r3, r2]
}
 80080e0:	4770      	bx	lr
 80080e2:	46c0      	nop			@ (mov r8, r8)
 80080e4:	200005d0 	.word	0x200005d0

080080e8 <handle_write_single_coil>:

/* (0x05) Write Single Coil */
nmbs_error handle_write_single_coil(uint16_t address, bool value, uint8_t unit_id, void* arg) {
 80080e8:	b510      	push	{r4, lr}
 80080ea:	0004      	movs	r4, r0
    if (address > COILS_ADDR_MAX + 1) {
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 80080ec:	2002      	movs	r0, #2
    if (address > COILS_ADDR_MAX + 1) {
 80080ee:	2c06      	cmp	r4, #6
 80080f0:	d80b      	bhi.n	800810a <handle_write_single_coil+0x22>
    }

	nmbs_bitfield_write(server_coils, address, nmbs_bitfield_read(&value, 0));
 80080f2:	2201      	movs	r2, #1
 80080f4:	4805      	ldr	r0, [pc, #20]	@ (800810c <handle_write_single_coil+0x24>)
 80080f6:	40a2      	lsls	r2, r4
 80080f8:	7803      	ldrb	r3, [r0, #0]
 80080fa:	001c      	movs	r4, r3
 80080fc:	4394      	bics	r4, r2
 80080fe:	2900      	cmp	r1, #0
 8008100:	d001      	beq.n	8008106 <handle_write_single_coil+0x1e>
 8008102:	4313      	orrs	r3, r2
 8008104:	b2dc      	uxtb	r4, r3
 8008106:	7004      	strb	r4, [r0, #0]

	return NMBS_ERROR_NONE;
 8008108:	2000      	movs	r0, #0
}
 800810a:	bd10      	pop	{r4, pc}
 800810c:	200006fe 	.word	0x200006fe

08008110 <handle_read_input_registers>:

/* (0x04) Read Input Registers */
nmbs_error handle_read_input_registers(uint16_t address, uint16_t quantity, uint16_t* registers_out, uint8_t unit_id, void* arg){
 8008110:	0003      	movs	r3, r0
 8008112:	b510      	push	{r4, lr}
    if (address + quantity > INPUT_REGISTERS_ADDR_MAX + 1) {
 8008114:	185c      	adds	r4, r3, r1
nmbs_error handle_read_input_registers(uint16_t address, uint16_t quantity, uint16_t* registers_out, uint8_t unit_id, void* arg){
 8008116:	0010      	movs	r0, r2
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 8008118:	2202      	movs	r2, #2
    if (address + quantity > INPUT_REGISTERS_ADDR_MAX + 1) {
 800811a:	2c1a      	cmp	r4, #26
 800811c:	dc06      	bgt.n	800812c <handle_read_input_registers+0x1c>
    }

    for (uint16_t i = 0; i < quantity; i++){
        registers_out[i] = server_input_registers[address + i];
 800811e:	004a      	lsls	r2, r1, #1
 8008120:	4903      	ldr	r1, [pc, #12]	@ (8008130 <handle_read_input_registers+0x20>)
 8008122:	005b      	lsls	r3, r3, #1
 8008124:	1859      	adds	r1, r3, r1
 8008126:	f004 fa29 	bl	800c57c <memcpy>
    }

    return NMBS_ERROR_NONE;
 800812a:	2200      	movs	r2, #0
}
 800812c:	0010      	movs	r0, r2
 800812e:	bd10      	pop	{r4, pc}
 8008130:	2000059c 	.word	0x2000059c

08008134 <handle_read_holding_registers>:

/* (0x03) Read Holding Registers */
nmbs_error handle_read_holding_registers(uint16_t address, uint16_t quantity, uint16_t* registers_out, uint8_t unit_id, void* arg) {
 8008134:	b510      	push	{r4, lr}
    if (address + quantity > HOLDING_REGISTERS_ADDR_MAX + 1) {
 8008136:	1844      	adds	r4, r0, r1
nmbs_error handle_read_holding_registers(uint16_t address, uint16_t quantity, uint16_t* registers_out, uint8_t unit_id, void* arg) {
 8008138:	0003      	movs	r3, r0
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 800813a:	2002      	movs	r0, #2
    if (address + quantity > HOLDING_REGISTERS_ADDR_MAX + 1) {
 800813c:	2c1a      	cmp	r4, #26
 800813e:	dc07      	bgt.n	8008150 <handle_read_holding_registers+0x1c>
 8008140:	4806      	ldr	r0, [pc, #24]	@ (800815c <handle_read_holding_registers+0x28>)
 8008142:	005b      	lsls	r3, r3, #1
 8008144:	181b      	adds	r3, r3, r0
 8008146:	2000      	movs	r0, #0
 8008148:	0049      	lsls	r1, r1, #1
    }

    for (uint16_t i = 0; i < quantity; i++){
 800814a:	4288      	cmp	r0, r1
 800814c:	d101      	bne.n	8008152 <handle_read_holding_registers+0x1e>
        registers_out[i] = server_holding_registers[address + i];
    }

    return NMBS_ERROR_NONE;
 800814e:	2000      	movs	r0, #0
}
 8008150:	bd10      	pop	{r4, pc}
        registers_out[i] = server_holding_registers[address + i];
 8008152:	5a1c      	ldrh	r4, [r3, r0]
 8008154:	5214      	strh	r4, [r2, r0]
    for (uint16_t i = 0; i < quantity; i++){
 8008156:	3002      	adds	r0, #2
 8008158:	e7f7      	b.n	800814a <handle_read_holding_registers+0x16>
 800815a:	46c0      	nop			@ (mov r8, r8)
 800815c:	200005d0 	.word	0x200005d0

08008160 <handle_read_discrete_inputs>:

/* (0x02) Read Discrete Inputs */
nmbs_error handle_read_discrete_inputs(uint16_t address, uint16_t quantity, nmbs_bitfield inputs_out, uint8_t unit_id, void* arg){
    if (address + quantity > INPUTS_ADDR_MAX + 1) {
 8008160:	1843      	adds	r3, r0, r1
nmbs_error handle_read_discrete_inputs(uint16_t address, uint16_t quantity, nmbs_bitfield inputs_out, uint8_t unit_id, void* arg){
 8008162:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008164:	0005      	movs	r5, r0
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 8008166:	2002      	movs	r0, #2
    if (address + quantity > INPUTS_ADDR_MAX + 1) {
 8008168:	2b06      	cmp	r3, #6
 800816a:	dc06      	bgt.n	800817a <handle_read_discrete_inputs+0x1a>
 800816c:	2400      	movs	r4, #0
    }

    for (uint16_t i = 0; i < quantity; i++) {
        bool value = nmbs_bitfield_read(server_inputs, address + i);
 800816e:	4b13      	ldr	r3, [pc, #76]	@ (80081bc <handle_read_discrete_inputs+0x5c>)
 8008170:	9301      	str	r3, [sp, #4]
    for (uint16_t i = 0; i < quantity; i++) {
 8008172:	b2a3      	uxth	r3, r4
 8008174:	428b      	cmp	r3, r1
 8008176:	d301      	bcc.n	800817c <handle_read_discrete_inputs+0x1c>
        nmbs_bitfield_write(inputs_out, i, value);
    }

    return NMBS_ERROR_NONE;
 8008178:	2000      	movs	r0, #0
}
 800817a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        nmbs_bitfield_write(inputs_out, i, value);
 800817c:	7810      	ldrb	r0, [r2, #0]
        bool value = nmbs_bitfield_read(server_inputs, address + i);
 800817e:	195b      	adds	r3, r3, r5
        nmbs_bitfield_write(inputs_out, i, value);
 8008180:	9000      	str	r0, [sp, #0]
        bool value = nmbs_bitfield_read(server_inputs, address + i);
 8008182:	1928      	adds	r0, r5, r4
 8008184:	10c0      	asrs	r0, r0, #3
 8008186:	4684      	mov	ip, r0
 8008188:	4666      	mov	r6, ip
 800818a:	9801      	ldr	r0, [sp, #4]
        nmbs_bitfield_write(inputs_out, i, value);
 800818c:	2701      	movs	r7, #1
        bool value = nmbs_bitfield_read(server_inputs, address + i);
 800818e:	5d80      	ldrb	r0, [r0, r6]
        nmbs_bitfield_write(inputs_out, i, value);
 8008190:	40a7      	lsls	r7, r4
        bool value = nmbs_bitfield_read(server_inputs, address + i);
 8008192:	4684      	mov	ip, r0
 8008194:	2007      	movs	r0, #7
 8008196:	4003      	ands	r3, r0
 8008198:	4660      	mov	r0, ip
 800819a:	4118      	asrs	r0, r3
 800819c:	0003      	movs	r3, r0
        nmbs_bitfield_write(inputs_out, i, value);
 800819e:	9800      	ldr	r0, [sp, #0]
 80081a0:	43b8      	bics	r0, r7
 80081a2:	4684      	mov	ip, r0
 80081a4:	2001      	movs	r0, #1
 80081a6:	4203      	tst	r3, r0
 80081a8:	d003      	beq.n	80081b2 <handle_read_discrete_inputs+0x52>
 80081aa:	9800      	ldr	r0, [sp, #0]
 80081ac:	4338      	orrs	r0, r7
 80081ae:	b2c3      	uxtb	r3, r0
 80081b0:	469c      	mov	ip, r3
 80081b2:	4663      	mov	r3, ip
 80081b4:	3401      	adds	r4, #1
 80081b6:	7013      	strb	r3, [r2, #0]
    for (uint16_t i = 0; i < quantity; i++) {
 80081b8:	e7db      	b.n	8008172 <handle_read_discrete_inputs+0x12>
 80081ba:	46c0      	nop			@ (mov r8, r8)
 80081bc:	20000604 	.word	0x20000604

080081c0 <handle_read_coils>:

/* (0x01) Read Coils */
nmbs_error handle_read_coils(uint16_t address, uint16_t quantity, nmbs_bitfield coils_out, uint8_t unit_id, void* arg) {
    if (address + quantity > COILS_ADDR_MAX + 1) {
 80081c0:	1843      	adds	r3, r0, r1
nmbs_error handle_read_coils(uint16_t address, uint16_t quantity, nmbs_bitfield coils_out, uint8_t unit_id, void* arg) {
 80081c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80081c4:	0005      	movs	r5, r0
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 80081c6:	2002      	movs	r0, #2
    if (address + quantity > COILS_ADDR_MAX + 1) {
 80081c8:	2b06      	cmp	r3, #6
 80081ca:	dc06      	bgt.n	80081da <handle_read_coils+0x1a>
 80081cc:	2400      	movs	r4, #0
    }

    for (uint16_t i = 0; i < quantity; i++) {
        bool value = nmbs_bitfield_read(server_coils, address + i);
 80081ce:	4b13      	ldr	r3, [pc, #76]	@ (800821c <handle_read_coils+0x5c>)
 80081d0:	9301      	str	r3, [sp, #4]
    for (uint16_t i = 0; i < quantity; i++) {
 80081d2:	b2a3      	uxth	r3, r4
 80081d4:	428b      	cmp	r3, r1
 80081d6:	d301      	bcc.n	80081dc <handle_read_coils+0x1c>
        nmbs_bitfield_write(coils_out, i, value);
    }

    return NMBS_ERROR_NONE;
 80081d8:	2000      	movs	r0, #0
}
 80081da:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        nmbs_bitfield_write(coils_out, i, value);
 80081dc:	7810      	ldrb	r0, [r2, #0]
        bool value = nmbs_bitfield_read(server_coils, address + i);
 80081de:	195b      	adds	r3, r3, r5
        nmbs_bitfield_write(coils_out, i, value);
 80081e0:	9000      	str	r0, [sp, #0]
        bool value = nmbs_bitfield_read(server_coils, address + i);
 80081e2:	1928      	adds	r0, r5, r4
 80081e4:	10c0      	asrs	r0, r0, #3
 80081e6:	4684      	mov	ip, r0
 80081e8:	4666      	mov	r6, ip
 80081ea:	9801      	ldr	r0, [sp, #4]
        nmbs_bitfield_write(coils_out, i, value);
 80081ec:	2701      	movs	r7, #1
        bool value = nmbs_bitfield_read(server_coils, address + i);
 80081ee:	5d80      	ldrb	r0, [r0, r6]
        nmbs_bitfield_write(coils_out, i, value);
 80081f0:	40a7      	lsls	r7, r4
        bool value = nmbs_bitfield_read(server_coils, address + i);
 80081f2:	4684      	mov	ip, r0
 80081f4:	2007      	movs	r0, #7
 80081f6:	4003      	ands	r3, r0
 80081f8:	4660      	mov	r0, ip
 80081fa:	4118      	asrs	r0, r3
 80081fc:	0003      	movs	r3, r0
        nmbs_bitfield_write(coils_out, i, value);
 80081fe:	9800      	ldr	r0, [sp, #0]
 8008200:	43b8      	bics	r0, r7
 8008202:	4684      	mov	ip, r0
 8008204:	2001      	movs	r0, #1
 8008206:	4203      	tst	r3, r0
 8008208:	d003      	beq.n	8008212 <handle_read_coils+0x52>
 800820a:	9800      	ldr	r0, [sp, #0]
 800820c:	4338      	orrs	r0, r7
 800820e:	b2c3      	uxtb	r3, r0
 8008210:	469c      	mov	ip, r3
 8008212:	4663      	mov	r3, ip
 8008214:	3401      	adds	r4, #1
 8008216:	7013      	strb	r3, [r2, #0]
    for (uint16_t i = 0; i < quantity; i++) {
 8008218:	e7db      	b.n	80081d2 <handle_read_coils+0x12>
 800821a:	46c0      	nop			@ (mov r8, r8)
 800821c:	200006fe 	.word	0x200006fe

08008220 <modbus_polling>:

bool modbus_polling(){
	if(nmbs_server){
		nmbs_error err = nmbs_server_poll(nmbs_server);
		if (err != NMBS_ERROR_NONE) {
			return false;
 8008220:	2000      	movs	r0, #0
	if(nmbs_server){
 8008222:	4b06      	ldr	r3, [pc, #24]	@ (800823c <modbus_polling+0x1c>)
bool modbus_polling(){
 8008224:	b510      	push	{r4, lr}
	if(nmbs_server){
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4283      	cmp	r3, r0
 800822a:	d005      	beq.n	8008238 <modbus_polling+0x18>
		nmbs_error err = nmbs_server_poll(nmbs_server);
 800822c:	0018      	movs	r0, r3
 800822e:	f000 fd2b 	bl	8008c88 <nmbs_server_poll>
		if (err != NMBS_ERROR_NONE) {
 8008232:	4243      	negs	r3, r0
 8008234:	4158      	adcs	r0, r3
 8008236:	b2c0      	uxtb	r0, r0
		}
		return true;
	}
	return false;
}
 8008238:	bd10      	pop	{r4, pc}
 800823a:	46c0      	nop			@ (mov r8, r8)
 800823c:	20000558 	.word	0x20000558

08008240 <modbus_set_server_handle>:

void modbus_set_server_handle(nmbs_t* handle){
	nmbs_server = handle;
 8008240:	4b01      	ldr	r3, [pc, #4]	@ (8008248 <modbus_set_server_handle+0x8>)
 8008242:	6018      	str	r0, [r3, #0]
}
 8008244:	4770      	bx	lr
 8008246:	46c0      	nop			@ (mov r8, r8)
 8008248:	20000558 	.word	0x20000558

0800824c <modbus_set_digital_outputs_on_server>:

bool modbus_set_digital_outputs_on_server(const uint8_t outputs[], const uint16_t address, const uint16_t quantity){
 800824c:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (address + quantity > COILS_ADDR_MAX + 1) {
 800824e:	188b      	adds	r3, r1, r2
bool modbus_set_digital_outputs_on_server(const uint8_t outputs[], const uint16_t address, const uint16_t quantity){
 8008250:	b085      	sub	sp, #20
 8008252:	9002      	str	r0, [sp, #8]
 8008254:	9201      	str	r2, [sp, #4]
        return false;
 8008256:	2000      	movs	r0, #0
    if (address + quantity > COILS_ADDR_MAX + 1) {
 8008258:	2b06      	cmp	r3, #6
 800825a:	dc07      	bgt.n	800826c <modbus_set_digital_outputs_on_server+0x20>
 800825c:	0003      	movs	r3, r0
    }

    for (uint16_t i = 0; i < quantity; i++) {
        bool value = nmbs_bitfield_read(outputs, i);
        nmbs_bitfield_write(server_coils, address + i, value);
 800825e:	2601      	movs	r6, #1
 8008260:	4d10      	ldr	r5, [pc, #64]	@ (80082a4 <modbus_set_digital_outputs_on_server+0x58>)
    for (uint16_t i = 0; i < quantity; i++) {
 8008262:	9a01      	ldr	r2, [sp, #4]
 8008264:	b29c      	uxth	r4, r3
 8008266:	4294      	cmp	r4, r2
 8008268:	d302      	bcc.n	8008270 <modbus_set_digital_outputs_on_server+0x24>
    }

    return true;
 800826a:	2001      	movs	r0, #1
}
 800826c:	b005      	add	sp, #20
 800826e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nmbs_bitfield_write(server_coils, address + i, value);
 8008270:	2707      	movs	r7, #7
 8008272:	1864      	adds	r4, r4, r1
 8008274:	403c      	ands	r4, r7
 8008276:	0037      	movs	r7, r6
 8008278:	40a7      	lsls	r7, r4
        bool value = nmbs_bitfield_read(outputs, i);
 800827a:	9c02      	ldr	r4, [sp, #8]
        nmbs_bitfield_write(server_coils, address + i, value);
 800827c:	46bc      	mov	ip, r7
        bool value = nmbs_bitfield_read(outputs, i);
 800827e:	7824      	ldrb	r4, [r4, #0]
        nmbs_bitfield_write(server_coils, address + i, value);
 8008280:	18ca      	adds	r2, r1, r3
        bool value = nmbs_bitfield_read(outputs, i);
 8008282:	411c      	asrs	r4, r3
        nmbs_bitfield_write(server_coils, address + i, value);
 8008284:	10d2      	asrs	r2, r2, #3
 8008286:	5ca8      	ldrb	r0, [r5, r2]
        bool value = nmbs_bitfield_read(outputs, i);
 8008288:	9403      	str	r4, [sp, #12]
        nmbs_bitfield_write(server_coils, address + i, value);
 800828a:	0007      	movs	r7, r0
 800828c:	4664      	mov	r4, ip
 800828e:	43a7      	bics	r7, r4
 8008290:	9c03      	ldr	r4, [sp, #12]
 8008292:	4234      	tst	r4, r6
 8008294:	d002      	beq.n	800829c <modbus_set_digital_outputs_on_server+0x50>
 8008296:	4664      	mov	r4, ip
 8008298:	4320      	orrs	r0, r4
 800829a:	b2c7      	uxtb	r7, r0
 800829c:	54af      	strb	r7, [r5, r2]
    for (uint16_t i = 0; i < quantity; i++) {
 800829e:	3301      	adds	r3, #1
 80082a0:	e7df      	b.n	8008262 <modbus_set_digital_outputs_on_server+0x16>
 80082a2:	46c0      	nop			@ (mov r8, r8)
 80082a4:	200006fe 	.word	0x200006fe

080082a8 <modbus_set_digital_inputs_on_server>:

bool modbus_set_digital_inputs_on_server(const uint8_t inputs[], const uint16_t address, const uint16_t quantity){
 80082a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (address + quantity > INPUTS_ADDR_MAX + 1) {
 80082aa:	188b      	adds	r3, r1, r2
bool modbus_set_digital_inputs_on_server(const uint8_t inputs[], const uint16_t address, const uint16_t quantity){
 80082ac:	b085      	sub	sp, #20
 80082ae:	9002      	str	r0, [sp, #8]
 80082b0:	9201      	str	r2, [sp, #4]
        return false;
 80082b2:	2000      	movs	r0, #0
    if (address + quantity > INPUTS_ADDR_MAX + 1) {
 80082b4:	2b06      	cmp	r3, #6
 80082b6:	dc07      	bgt.n	80082c8 <modbus_set_digital_inputs_on_server+0x20>
 80082b8:	0003      	movs	r3, r0
    }

    for (uint16_t i = 0; i < quantity; i++) {
        bool value = nmbs_bitfield_read(inputs, i);
        nmbs_bitfield_write(server_inputs, address + i, value);
 80082ba:	2601      	movs	r6, #1
 80082bc:	4d10      	ldr	r5, [pc, #64]	@ (8008300 <modbus_set_digital_inputs_on_server+0x58>)
    for (uint16_t i = 0; i < quantity; i++) {
 80082be:	9a01      	ldr	r2, [sp, #4]
 80082c0:	b29c      	uxth	r4, r3
 80082c2:	4294      	cmp	r4, r2
 80082c4:	d302      	bcc.n	80082cc <modbus_set_digital_inputs_on_server+0x24>
    }

    return true;
 80082c6:	2001      	movs	r0, #1
}
 80082c8:	b005      	add	sp, #20
 80082ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nmbs_bitfield_write(server_inputs, address + i, value);
 80082cc:	2707      	movs	r7, #7
 80082ce:	1864      	adds	r4, r4, r1
 80082d0:	403c      	ands	r4, r7
 80082d2:	0037      	movs	r7, r6
 80082d4:	40a7      	lsls	r7, r4
        bool value = nmbs_bitfield_read(inputs, i);
 80082d6:	9c02      	ldr	r4, [sp, #8]
        nmbs_bitfield_write(server_inputs, address + i, value);
 80082d8:	46bc      	mov	ip, r7
        bool value = nmbs_bitfield_read(inputs, i);
 80082da:	7824      	ldrb	r4, [r4, #0]
        nmbs_bitfield_write(server_inputs, address + i, value);
 80082dc:	18ca      	adds	r2, r1, r3
        bool value = nmbs_bitfield_read(inputs, i);
 80082de:	411c      	asrs	r4, r3
        nmbs_bitfield_write(server_inputs, address + i, value);
 80082e0:	10d2      	asrs	r2, r2, #3
 80082e2:	5ca8      	ldrb	r0, [r5, r2]
        bool value = nmbs_bitfield_read(inputs, i);
 80082e4:	9403      	str	r4, [sp, #12]
        nmbs_bitfield_write(server_inputs, address + i, value);
 80082e6:	0007      	movs	r7, r0
 80082e8:	4664      	mov	r4, ip
 80082ea:	43a7      	bics	r7, r4
 80082ec:	9c03      	ldr	r4, [sp, #12]
 80082ee:	4234      	tst	r4, r6
 80082f0:	d002      	beq.n	80082f8 <modbus_set_digital_inputs_on_server+0x50>
 80082f2:	4664      	mov	r4, ip
 80082f4:	4320      	orrs	r0, r4
 80082f6:	b2c7      	uxtb	r7, r0
 80082f8:	54af      	strb	r7, [r5, r2]
    for (uint16_t i = 0; i < quantity; i++) {
 80082fa:	3301      	adds	r3, #1
 80082fc:	e7df      	b.n	80082be <modbus_set_digital_inputs_on_server+0x16>
 80082fe:	46c0      	nop			@ (mov r8, r8)
 8008300:	20000604 	.word	0x20000604

08008304 <modbus_set_analog_inputs_on_server>:

bool modbus_set_analog_inputs_on_server(const uint16_t inputs[], const uint16_t address, const uint16_t quantity){
 8008304:	b510      	push	{r4, lr}
    if (address + quantity > INPUT_REGISTERS_ADDR_MAX + 1) {
 8008306:	188c      	adds	r4, r1, r2
bool modbus_set_analog_inputs_on_server(const uint16_t inputs[], const uint16_t address, const uint16_t quantity){
 8008308:	0003      	movs	r3, r0
        return false;
 800830a:	2000      	movs	r0, #0
    if (address + quantity > INPUT_REGISTERS_ADDR_MAX + 1) {
 800830c:	2c1a      	cmp	r4, #26
 800830e:	dc07      	bgt.n	8008320 <modbus_set_analog_inputs_on_server+0x1c>
 8008310:	4806      	ldr	r0, [pc, #24]	@ (800832c <modbus_set_analog_inputs_on_server+0x28>)
 8008312:	0049      	lsls	r1, r1, #1
 8008314:	1809      	adds	r1, r1, r0
 8008316:	2000      	movs	r0, #0
 8008318:	0052      	lsls	r2, r2, #1
    }

    for (uint16_t i = 0; i < quantity; i++){
 800831a:	4290      	cmp	r0, r2
 800831c:	d101      	bne.n	8008322 <modbus_set_analog_inputs_on_server+0x1e>
    	server_input_registers[address + i] = inputs[i];
    }

    return true;
 800831e:	2001      	movs	r0, #1
}
 8008320:	bd10      	pop	{r4, pc}
    	server_input_registers[address + i] = inputs[i];
 8008322:	5a1c      	ldrh	r4, [r3, r0]
 8008324:	520c      	strh	r4, [r1, r0]
    for (uint16_t i = 0; i < quantity; i++){
 8008326:	3002      	adds	r0, #2
 8008328:	e7f7      	b.n	800831a <modbus_set_analog_inputs_on_server+0x16>
 800832a:	46c0      	nop			@ (mov r8, r8)
 800832c:	2000059c 	.word	0x2000059c

08008330 <modbus_get_parameters_at_server>:

bool modbus_get_parameters_at_server(uint16_t parameters[], const uint16_t address, const uint16_t quantity){
 8008330:	b510      	push	{r4, lr}
    if (address + quantity > HOLDING_REGISTERS_ADDR_MAX + 1) {
 8008332:	188c      	adds	r4, r1, r2
bool modbus_get_parameters_at_server(uint16_t parameters[], const uint16_t address, const uint16_t quantity){
 8008334:	0003      	movs	r3, r0
        return false;
 8008336:	2000      	movs	r0, #0
    if (address + quantity > HOLDING_REGISTERS_ADDR_MAX + 1) {
 8008338:	2c1a      	cmp	r4, #26
 800833a:	dc07      	bgt.n	800834c <modbus_get_parameters_at_server+0x1c>
 800833c:	4806      	ldr	r0, [pc, #24]	@ (8008358 <modbus_get_parameters_at_server+0x28>)
 800833e:	0049      	lsls	r1, r1, #1
 8008340:	1809      	adds	r1, r1, r0
 8008342:	2000      	movs	r0, #0
 8008344:	0052      	lsls	r2, r2, #1
    }

    for (uint16_t i = 0; i < quantity; i++){
 8008346:	4290      	cmp	r0, r2
 8008348:	d101      	bne.n	800834e <modbus_get_parameters_at_server+0x1e>
    	parameters[i] = server_holding_registers[address + i];
    }

    return true;
 800834a:	2001      	movs	r0, #1
}
 800834c:	bd10      	pop	{r4, pc}
    	parameters[i] = server_holding_registers[address + i];
 800834e:	5a0c      	ldrh	r4, [r1, r0]
 8008350:	521c      	strh	r4, [r3, r0]
    for (uint16_t i = 0; i < quantity; i++){
 8008352:	3002      	adds	r0, #2
 8008354:	e7f7      	b.n	8008346 <modbus_get_parameters_at_server+0x16>
 8008356:	46c0      	nop			@ (mov r8, r8)
 8008358:	200005d0 	.word	0x200005d0

0800835c <get_1>:
#define NMBS_DEBUG_PRINT(...) (void) (0)
#endif


static uint8_t get_1(nmbs_t* nmbs) {
    uint8_t result = nmbs->msg.buf[nmbs->msg.buf_idx];
 800835c:	0002      	movs	r2, r0
 800835e:	32fe      	adds	r2, #254	@ 0xfe
 8008360:	88d3      	ldrh	r3, [r2, #6]
 8008362:	5cc0      	ldrb	r0, [r0, r3]
    nmbs->msg.buf_idx++;
 8008364:	3301      	adds	r3, #1
 8008366:	80d3      	strh	r3, [r2, #6]
    return result;
}
 8008368:	4770      	bx	lr

0800836a <put_1>:


static void put_1(nmbs_t* nmbs, uint8_t data) {
    nmbs->msg.buf[nmbs->msg.buf_idx] = data;
 800836a:	0002      	movs	r2, r0
 800836c:	32fe      	adds	r2, #254	@ 0xfe
 800836e:	88d3      	ldrh	r3, [r2, #6]
 8008370:	54c1      	strb	r1, [r0, r3]
    nmbs->msg.buf_idx++;
 8008372:	3301      	adds	r3, #1
 8008374:	80d3      	strh	r3, [r2, #6]
}
 8008376:	4770      	bx	lr

08008378 <get_2>:
}
#endif
#endif


static uint16_t get_2(nmbs_t* nmbs) {
 8008378:	b510      	push	{r4, lr}
    uint16_t result =
            ((uint16_t) nmbs->msg.buf[nmbs->msg.buf_idx]) << 8 | (uint16_t) nmbs->msg.buf[nmbs->msg.buf_idx + 1];
 800837a:	0004      	movs	r4, r0
 800837c:	34fe      	adds	r4, #254	@ 0xfe
 800837e:	88e2      	ldrh	r2, [r4, #6]
 8008380:	5c81      	ldrb	r1, [r0, r2]
 8008382:	1880      	adds	r0, r0, r2
 8008384:	7840      	ldrb	r0, [r0, #1]
 8008386:	0209      	lsls	r1, r1, #8
    nmbs->msg.buf_idx += 2;
 8008388:	3202      	adds	r2, #2
    uint16_t result =
 800838a:	4308      	orrs	r0, r1
    nmbs->msg.buf_idx += 2;
 800838c:	80e2      	strh	r2, [r4, #6]
    return result;
}
 800838e:	bd10      	pop	{r4, pc}

08008390 <put_2>:


static void put_2(nmbs_t* nmbs, uint16_t data) {
    nmbs->msg.buf[nmbs->msg.buf_idx] = (uint8_t) ((data >> 8) & 0xFFU);
 8008390:	0002      	movs	r2, r0
static void put_2(nmbs_t* nmbs, uint16_t data) {
 8008392:	b510      	push	{r4, lr}
    nmbs->msg.buf[nmbs->msg.buf_idx] = (uint8_t) ((data >> 8) & 0xFFU);
 8008394:	32fe      	adds	r2, #254	@ 0xfe
 8008396:	88d3      	ldrh	r3, [r2, #6]
 8008398:	0a0c      	lsrs	r4, r1, #8
 800839a:	54c4      	strb	r4, [r0, r3]
    nmbs->msg.buf[nmbs->msg.buf_idx + 1] = (uint8_t) data;
 800839c:	18c0      	adds	r0, r0, r3
    nmbs->msg.buf_idx += 2;
 800839e:	3302      	adds	r3, #2
    nmbs->msg.buf[nmbs->msg.buf_idx + 1] = (uint8_t) data;
 80083a0:	7041      	strb	r1, [r0, #1]
    nmbs->msg.buf_idx += 2;
 80083a2:	80d3      	strh	r3, [r2, #6]
}
 80083a4:	bd10      	pop	{r4, pc}
	...

080083a8 <swap_regs>:
    }
}
#endif


static void swap_regs(uint16_t* data, uint16_t n) {
 80083a8:	b510      	push	{r4, lr}
    while (n--) {
 80083aa:	4c05      	ldr	r4, [pc, #20]	@ (80083c0 <swap_regs+0x18>)
 80083ac:	3901      	subs	r1, #1
 80083ae:	b289      	uxth	r1, r1
 80083b0:	42a1      	cmp	r1, r4
 80083b2:	d100      	bne.n	80083b6 <swap_regs+0xe>
        data[n] = (data[n] << 8) | ((data[n] >> 8) & 0xFF);
    }
}
 80083b4:	bd10      	pop	{r4, pc}
        data[n] = (data[n] << 8) | ((data[n] >> 8) & 0xFF);
 80083b6:	004a      	lsls	r2, r1, #1
 80083b8:	5a83      	ldrh	r3, [r0, r2]
 80083ba:	ba5b      	rev16	r3, r3
 80083bc:	5283      	strh	r3, [r0, r2]
 80083be:	e7f5      	b.n	80083ac <swap_regs+0x4>
 80083c0:	0000ffff 	.word	0x0000ffff

080083c4 <nmbs_crc_calc>:
void nmbs_set_platform_arg(nmbs_t* nmbs, void* arg) {
    nmbs->platform.arg = arg;
}


uint16_t nmbs_crc_calc(const uint8_t* data, uint32_t length, void* arg) {
 80083c4:	b570      	push	{r4, r5, r6, lr}
 80083c6:	2401      	movs	r4, #1
    NMBS_UNUSED_PARAM(arg);
    uint16_t crc = 0xFFFF;
 80083c8:	4b0a      	ldr	r3, [pc, #40]	@ (80083f4 <nmbs_crc_calc+0x30>)
    for (uint32_t i = 0; i < length; i++) {
        crc ^= (uint16_t) data[i];
        for (int j = 8; j != 0; j--) {
            if ((crc & 0x0001) != 0) {
                crc >>= 1;
                crc ^= 0xA001;
 80083ca:	4d0b      	ldr	r5, [pc, #44]	@ (80083f8 <nmbs_crc_calc+0x34>)
 80083cc:	1841      	adds	r1, r0, r1
    for (uint32_t i = 0; i < length; i++) {
 80083ce:	4288      	cmp	r0, r1
 80083d0:	d102      	bne.n	80083d8 <nmbs_crc_calc+0x14>
            else
                crc >>= 1;
        }
    }

    return (uint16_t) (crc << 8) | (uint16_t) (crc >> 8);
 80083d2:	ba58      	rev16	r0, r3
 80083d4:	b280      	uxth	r0, r0
}
 80083d6:	bd70      	pop	{r4, r5, r6, pc}
        crc ^= (uint16_t) data[i];
 80083d8:	7802      	ldrb	r2, [r0, #0]
 80083da:	4053      	eors	r3, r2
 80083dc:	2208      	movs	r2, #8
            if ((crc & 0x0001) != 0) {
 80083de:	001e      	movs	r6, r3
                crc >>= 1;
 80083e0:	085b      	lsrs	r3, r3, #1
 80083e2:	4026      	ands	r6, r4
            if ((crc & 0x0001) != 0) {
 80083e4:	d001      	beq.n	80083ea <nmbs_crc_calc+0x26>
                crc ^= 0xA001;
 80083e6:	406b      	eors	r3, r5
 80083e8:	b29b      	uxth	r3, r3
        for (int j = 8; j != 0; j--) {
 80083ea:	3a01      	subs	r2, #1
 80083ec:	2a00      	cmp	r2, #0
 80083ee:	d1f6      	bne.n	80083de <nmbs_crc_calc+0x1a>
    for (uint32_t i = 0; i < length; i++) {
 80083f0:	3001      	adds	r0, #1
 80083f2:	e7ec      	b.n	80083ce <nmbs_crc_calc+0xa>
 80083f4:	0000ffff 	.word	0x0000ffff
 80083f8:	ffffa001 	.word	0xffffa001

080083fc <recv>:


static nmbs_error recv(nmbs_t* nmbs, uint16_t count) {
    int32_t ret =
            nmbs->platform.read(nmbs->msg.buf + nmbs->msg.buf_idx, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 80083fc:	0003      	movs	r3, r0
 80083fe:	0002      	movs	r2, r0
static nmbs_error recv(nmbs_t* nmbs, uint16_t count) {
 8008400:	b570      	push	{r4, r5, r6, lr}
            nmbs->platform.read(nmbs->msg.buf + nmbs->msg.buf_idx, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 8008402:	33fe      	adds	r3, #254	@ 0xfe
 8008404:	88db      	ldrh	r3, [r3, #6]
 8008406:	32fc      	adds	r2, #252	@ 0xfc
 8008408:	6d55      	ldr	r5, [r2, #84]	@ 0x54
 800840a:	18c0      	adds	r0, r0, r3
 800840c:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 800840e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
static nmbs_error recv(nmbs_t* nmbs, uint16_t count) {
 8008410:	000c      	movs	r4, r1
            nmbs->platform.read(nmbs->msg.buf + nmbs->msg.buf_idx, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 8008412:	47a8      	blx	r5
 8008414:	0003      	movs	r3, r0

    if (ret == count)
        return NMBS_ERROR_NONE;
 8008416:	2000      	movs	r0, #0
    if (ret == count)
 8008418:	429c      	cmp	r4, r3
 800841a:	d003      	beq.n	8008424 <recv+0x28>

    if (ret < count) {
        if (ret < 0)
            return NMBS_ERROR_TRANSPORT;
 800841c:	42a3      	cmp	r3, r4
 800841e:	419b      	sbcs	r3, r3
 8008420:	4258      	negs	r0, r3
 8008422:	3804      	subs	r0, #4

        return NMBS_ERROR_TIMEOUT;
    }

    return NMBS_ERROR_TRANSPORT;
}
 8008424:	bd70      	pop	{r4, r5, r6, pc}

08008426 <recv_msg_footer>:


static nmbs_error recv_msg_footer(nmbs_t* nmbs) {
    NMBS_DEBUG_PRINT("\n");

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8008426:	23a6      	movs	r3, #166	@ 0xa6
static nmbs_error recv_msg_footer(nmbs_t* nmbs) {
 8008428:	b570      	push	{r4, r5, r6, lr}
    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 800842a:	005b      	lsls	r3, r3, #1
 800842c:	5cc3      	ldrb	r3, [r0, r3]
static nmbs_error recv_msg_footer(nmbs_t* nmbs) {
 800842e:	0004      	movs	r4, r0
    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8008430:	2b01      	cmp	r3, #1
 8008432:	d112      	bne.n	800845a <recv_msg_footer+0x34>
        uint16_t crc = nmbs->platform.crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx, nmbs->platform.arg);
 8008434:	0003      	movs	r3, r0
 8008436:	33fe      	adds	r3, #254	@ 0xfe
 8008438:	88d9      	ldrh	r1, [r3, #6]
 800843a:	3b02      	subs	r3, #2
 800843c:	6ddd      	ldr	r5, [r3, #92]	@ 0x5c
 800843e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008440:	47a8      	blx	r5

        nmbs_error err = recv(nmbs, 2);
 8008442:	2102      	movs	r1, #2
        uint16_t crc = nmbs->platform.crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx, nmbs->platform.arg);
 8008444:	0005      	movs	r5, r0
        nmbs_error err = recv(nmbs, 2);
 8008446:	0020      	movs	r0, r4
 8008448:	f7ff ffd8 	bl	80083fc <recv>
        if (err != NMBS_ERROR_NONE)
 800844c:	2800      	cmp	r0, #0
 800844e:	d105      	bne.n	800845c <recv_msg_footer+0x36>
            return err;

        uint16_t recv_crc = get_2(nmbs);
 8008450:	0020      	movs	r0, r4
 8008452:	f7ff ff91 	bl	8008378 <get_2>

        if (recv_crc != crc)
 8008456:	4285      	cmp	r5, r0
 8008458:	d101      	bne.n	800845e <recv_msg_footer+0x38>
            return NMBS_ERROR_CRC;
    }

    return NMBS_ERROR_NONE;
 800845a:	2000      	movs	r0, #0
}
 800845c:	bd70      	pop	{r4, r5, r6, pc}
            return NMBS_ERROR_CRC;
 800845e:	2005      	movs	r0, #5
 8008460:	4240      	negs	r0, r0
 8008462:	e7fb      	b.n	800845c <recv_msg_footer+0x36>

08008464 <recv_msg_header>:


static nmbs_error recv_msg_header(nmbs_t* nmbs, bool* first_byte_received) {
 8008464:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    // We wait for the read timeout here, just for the first message byte
    int32_t old_byte_timeout = nmbs->byte_timeout_ms;
 8008466:	0005      	movs	r5, r0
 8008468:	35fc      	adds	r5, #252	@ 0xfc
 800846a:	6cab      	ldr	r3, [r5, #72]	@ 0x48
static nmbs_error recv_msg_header(nmbs_t* nmbs, bool* first_byte_received) {
 800846c:	0004      	movs	r4, r0
    int32_t old_byte_timeout = nmbs->byte_timeout_ms;
 800846e:	9301      	str	r3, [sp, #4]
    nmbs->byte_timeout_ms = nmbs->read_timeout_ms;
 8008470:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
static nmbs_error recv_msg_header(nmbs_t* nmbs, bool* first_byte_received) {
 8008472:	000e      	movs	r6, r1
    nmbs->byte_timeout_ms = nmbs->read_timeout_ms;
 8008474:	64ab      	str	r3, [r5, #72]	@ 0x48
    nmbs->msg.buf_idx = 0;
 8008476:	2300      	movs	r3, #0
 8008478:	60ab      	str	r3, [r5, #8]
    nmbs->msg.transaction_id = 0;
 800847a:	60eb      	str	r3, [r5, #12]

    msg_state_reset(nmbs);

    *first_byte_received = false;
 800847c:	700b      	strb	r3, [r1, #0]

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 800847e:	334d      	adds	r3, #77	@ 0x4d
 8008480:	33ff      	adds	r3, #255	@ 0xff
 8008482:	5cc7      	ldrb	r7, [r0, r3]
 8008484:	2f01      	cmp	r7, #1
 8008486:	d118      	bne.n	80084ba <recv_msg_header+0x56>
        nmbs_error err = recv(nmbs, 1);
 8008488:	0039      	movs	r1, r7
 800848a:	f7ff ffb7 	bl	80083fc <recv>

        nmbs->byte_timeout_ms = old_byte_timeout;
 800848e:	9b01      	ldr	r3, [sp, #4]
 8008490:	64ab      	str	r3, [r5, #72]	@ 0x48

        if (err != NMBS_ERROR_NONE)
 8008492:	2800      	cmp	r0, #0
 8008494:	d110      	bne.n	80084b8 <recv_msg_header+0x54>
            return err;

        *first_byte_received = true;

        nmbs->msg.unit_id = get_1(nmbs);
 8008496:	0020      	movs	r0, r4
        *first_byte_received = true;
 8008498:	7037      	strb	r7, [r6, #0]
        nmbs->msg.unit_id = get_1(nmbs);
 800849a:	f7ff ff5f 	bl	800835c <get_1>

        err = recv(nmbs, 1);
 800849e:	0039      	movs	r1, r7
        nmbs->msg.unit_id = get_1(nmbs);
 80084a0:	72a8      	strb	r0, [r5, #10]
        err = recv(nmbs, 1);
 80084a2:	0020      	movs	r0, r4
        nmbs->msg.unit_id = get_1(nmbs);
 80084a4:	3503      	adds	r5, #3
        err = recv(nmbs, 1);
 80084a6:	f7ff ffa9 	bl	80083fc <recv>
        if (err != NMBS_ERROR_NONE)
 80084aa:	2800      	cmp	r0, #0
 80084ac:	d104      	bne.n	80084b8 <recv_msg_header+0x54>
            return err;

        nmbs->msg.fc = get_1(nmbs);
 80084ae:	0020      	movs	r0, r4
 80084b0:	f7ff ff54 	bl	800835c <get_1>
 80084b4:	7228      	strb	r0, [r5, #8]

        if (length > 255)
            return NMBS_ERROR_INVALID_TCP_MBAP;
    }

    return NMBS_ERROR_NONE;
 80084b6:	2000      	movs	r0, #0
}
 80084b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    else if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 80084ba:	2f02      	cmp	r7, #2
 80084bc:	d1fb      	bne.n	80084b6 <recv_msg_header+0x52>
        nmbs_error err = recv(nmbs, 1);
 80084be:	2101      	movs	r1, #1
 80084c0:	f7ff ff9c 	bl	80083fc <recv>
        nmbs->byte_timeout_ms = old_byte_timeout;
 80084c4:	9b01      	ldr	r3, [sp, #4]
 80084c6:	64ab      	str	r3, [r5, #72]	@ 0x48
        if (err != NMBS_ERROR_NONE)
 80084c8:	2800      	cmp	r0, #0
 80084ca:	d1f5      	bne.n	80084b8 <recv_msg_header+0x54>
        *first_byte_received = true;
 80084cc:	2301      	movs	r3, #1
    nmbs->msg.buf_idx++;
 80084ce:	0025      	movs	r5, r4
        *first_byte_received = true;
 80084d0:	7033      	strb	r3, [r6, #0]
    nmbs->msg.buf_idx++;
 80084d2:	35fe      	adds	r5, #254	@ 0xfe
 80084d4:	88eb      	ldrh	r3, [r5, #6]
        err = recv(nmbs, 7);
 80084d6:	2107      	movs	r1, #7
    nmbs->msg.buf_idx++;
 80084d8:	3301      	adds	r3, #1
        err = recv(nmbs, 7);
 80084da:	0020      	movs	r0, r4
    nmbs->msg.buf_idx++;
 80084dc:	80eb      	strh	r3, [r5, #6]
        err = recv(nmbs, 7);
 80084de:	f7ff ff8d 	bl	80083fc <recv>
        if (err != NMBS_ERROR_NONE)
 80084e2:	2800      	cmp	r0, #0
 80084e4:	d1e8      	bne.n	80084b8 <recv_msg_header+0x54>
    nmbs->msg.buf_idx = 0;
 80084e6:	80e8      	strh	r0, [r5, #6]
        nmbs->msg.transaction_id = get_2(nmbs);
 80084e8:	0020      	movs	r0, r4
 80084ea:	f7ff ff45 	bl	8008378 <get_2>
 80084ee:	8168      	strh	r0, [r5, #10]
        uint16_t protocol_id = get_2(nmbs);
 80084f0:	0020      	movs	r0, r4
 80084f2:	f7ff ff41 	bl	8008378 <get_2>
 80084f6:	0006      	movs	r6, r0
        uint16_t length = get_2(nmbs);    // We should actually check the length of the request against this value
 80084f8:	0020      	movs	r0, r4
 80084fa:	f7ff ff3d 	bl	8008378 <get_2>
        nmbs->msg.unit_id = get_1(nmbs);
 80084fe:	0027      	movs	r7, r4
        uint16_t length = get_2(nmbs);    // We should actually check the length of the request against this value
 8008500:	0005      	movs	r5, r0
        nmbs->msg.unit_id = get_1(nmbs);
 8008502:	0020      	movs	r0, r4
 8008504:	f7ff ff2a 	bl	800835c <get_1>
 8008508:	37ff      	adds	r7, #255	@ 0xff
 800850a:	71f8      	strb	r0, [r7, #7]
        nmbs->msg.fc = get_1(nmbs);
 800850c:	0020      	movs	r0, r4
 800850e:	f7ff ff25 	bl	800835c <get_1>
 8008512:	7238      	strb	r0, [r7, #8]
        if (protocol_id != 0)
 8008514:	2e00      	cmp	r6, #0
 8008516:	d101      	bne.n	800851c <recv_msg_header+0xb8>
        if (length > 255)
 8008518:	2dff      	cmp	r5, #255	@ 0xff
 800851a:	d9cc      	bls.n	80084b6 <recv_msg_header+0x52>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 800851c:	2006      	movs	r0, #6
 800851e:	4240      	negs	r0, r0
 8008520:	e7ca      	b.n	80084b8 <recv_msg_header+0x54>

08008522 <send_msg>:
}
#endif
#endif


static nmbs_error send_msg(nmbs_t* nmbs) {
 8008522:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    NMBS_DEBUG_PRINT("\n");

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8008524:	23a6      	movs	r3, #166	@ 0xa6
 8008526:	0006      	movs	r6, r0
 8008528:	0005      	movs	r5, r0
 800852a:	005b      	lsls	r3, r3, #1
 800852c:	5cc3      	ldrb	r3, [r0, r3]
static nmbs_error send_msg(nmbs_t* nmbs) {
 800852e:	0004      	movs	r4, r0
 8008530:	36fc      	adds	r6, #252	@ 0xfc
 8008532:	35fe      	adds	r5, #254	@ 0xfe
    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8008534:	2b01      	cmp	r3, #1
 8008536:	d107      	bne.n	8008548 <send_msg+0x26>
        uint16_t crc = nmbs->platform.crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx, nmbs->platform.arg);
 8008538:	88e9      	ldrh	r1, [r5, #6]
 800853a:	6df3      	ldr	r3, [r6, #92]	@ 0x5c
 800853c:	6e32      	ldr	r2, [r6, #96]	@ 0x60
 800853e:	4798      	blx	r3
 8008540:	0001      	movs	r1, r0
        put_2(nmbs, crc);
 8008542:	0020      	movs	r0, r4
 8008544:	f7ff ff24 	bl	8008390 <put_2>
    }

    nmbs_error err = send(nmbs, nmbs->msg.buf_idx);
 8008548:	88ed      	ldrh	r5, [r5, #6]
    int32_t ret = nmbs->platform.write(nmbs->msg.buf, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 800854a:	6e33      	ldr	r3, [r6, #96]	@ 0x60
 800854c:	0029      	movs	r1, r5
 800854e:	0020      	movs	r0, r4
 8008550:	6db7      	ldr	r7, [r6, #88]	@ 0x58
 8008552:	6cb2      	ldr	r2, [r6, #72]	@ 0x48
 8008554:	47b8      	blx	r7
 8008556:	0003      	movs	r3, r0
        return NMBS_ERROR_NONE;
 8008558:	2000      	movs	r0, #0
    if (ret == count)
 800855a:	42ab      	cmp	r3, r5
 800855c:	d003      	beq.n	8008566 <send_msg+0x44>
            return NMBS_ERROR_TRANSPORT;
 800855e:	42ab      	cmp	r3, r5
 8008560:	419b      	sbcs	r3, r3
 8008562:	4258      	negs	r0, r3
 8008564:	3804      	subs	r0, #4

    return err;
}
 8008566:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008568 <recv_res_header>:
    return send_msg(nmbs);
}
#endif


static nmbs_error recv_res_header(nmbs_t* nmbs) {
 8008568:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint16_t req_transaction_id = nmbs->msg.transaction_id;
 800856a:	0007      	movs	r7, r0
    uint8_t req_unit_id = nmbs->msg.unit_id;
 800856c:	0005      	movs	r5, r0
    uint16_t req_transaction_id = nmbs->msg.transaction_id;
 800856e:	37fe      	adds	r7, #254	@ 0xfe
 8008570:	897b      	ldrh	r3, [r7, #10]
static nmbs_error recv_res_header(nmbs_t* nmbs) {
 8008572:	b085      	sub	sp, #20
    uint16_t req_transaction_id = nmbs->msg.transaction_id;
 8008574:	9300      	str	r3, [sp, #0]
    uint8_t req_unit_id = nmbs->msg.unit_id;
 8008576:	35ff      	adds	r5, #255	@ 0xff
 8008578:	79eb      	ldrb	r3, [r5, #7]
static nmbs_error recv_res_header(nmbs_t* nmbs) {
 800857a:	0004      	movs	r4, r0
    uint8_t req_unit_id = nmbs->msg.unit_id;
 800857c:	9301      	str	r3, [sp, #4]
    uint8_t req_fc = nmbs->msg.fc;

    bool first_byte_received = false;
    nmbs_error err = recv_msg_header(nmbs, &first_byte_received);
 800857e:	ab02      	add	r3, sp, #8
 8008580:	1dd9      	adds	r1, r3, #7
    uint8_t req_fc = nmbs->msg.fc;
 8008582:	7a2e      	ldrb	r6, [r5, #8]
    nmbs_error err = recv_msg_header(nmbs, &first_byte_received);
 8008584:	f7ff ff6e 	bl	8008464 <recv_msg_header>
    if (err != NMBS_ERROR_NONE)
 8008588:	2800      	cmp	r0, #0
 800858a:	d12d      	bne.n	80085e8 <recv_res_header+0x80>
        return err;

    if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 800858c:	23a6      	movs	r3, #166	@ 0xa6
 800858e:	005b      	lsls	r3, r3, #1
 8008590:	5ce3      	ldrb	r3, [r4, r3]
 8008592:	2b02      	cmp	r3, #2
 8008594:	d105      	bne.n	80085a2 <recv_res_header+0x3a>
        if (nmbs->msg.transaction_id != req_transaction_id)
 8008596:	897b      	ldrh	r3, [r7, #10]
 8008598:	9a00      	ldr	r2, [sp, #0]
 800859a:	4293      	cmp	r3, r2
 800859c:	d007      	beq.n	80085ae <recv_res_header+0x46>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 800859e:	2006      	movs	r0, #6
 80085a0:	e00c      	b.n	80085bc <recv_res_header+0x54>
    }

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU && nmbs->msg.unit_id != req_unit_id)
 80085a2:	2b01      	cmp	r3, #1
 80085a4:	d103      	bne.n	80085ae <recv_res_header+0x46>
 80085a6:	79eb      	ldrb	r3, [r5, #7]
 80085a8:	9a01      	ldr	r2, [sp, #4]
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d11e      	bne.n	80085ec <recv_res_header+0x84>
        return NMBS_ERROR_INVALID_UNIT_ID;

    if (nmbs->msg.fc != req_fc) {
 80085ae:	7a2b      	ldrb	r3, [r5, #8]
 80085b0:	42b3      	cmp	r3, r6
 80085b2:	d019      	beq.n	80085e8 <recv_res_header+0x80>
        if (nmbs->msg.fc - 0x80 == req_fc) {
 80085b4:	3b80      	subs	r3, #128	@ 0x80
 80085b6:	42b3      	cmp	r3, r6
 80085b8:	d002      	beq.n	80085c0 <recv_res_header+0x58>
            err = recv_msg_footer(nmbs);
            if (err != NMBS_ERROR_NONE)
                return err;

            if (exception < 1 || exception > 4)
                return NMBS_ERROR_INVALID_RESPONSE;
 80085ba:	2002      	movs	r0, #2
        return NMBS_ERROR_INVALID_UNIT_ID;
 80085bc:	4240      	negs	r0, r0
 80085be:	e013      	b.n	80085e8 <recv_res_header+0x80>
            err = recv(nmbs, 1);
 80085c0:	2101      	movs	r1, #1
 80085c2:	0020      	movs	r0, r4
 80085c4:	f7ff ff1a 	bl	80083fc <recv>
            if (err != NMBS_ERROR_NONE)
 80085c8:	2800      	cmp	r0, #0
 80085ca:	d10d      	bne.n	80085e8 <recv_res_header+0x80>
            uint8_t exception = get_1(nmbs);
 80085cc:	0020      	movs	r0, r4
 80085ce:	f7ff fec5 	bl	800835c <get_1>
 80085d2:	0005      	movs	r5, r0
            err = recv_msg_footer(nmbs);
 80085d4:	0020      	movs	r0, r4
 80085d6:	f7ff ff26 	bl	8008426 <recv_msg_footer>
            if (err != NMBS_ERROR_NONE)
 80085da:	2800      	cmp	r0, #0
 80085dc:	d104      	bne.n	80085e8 <recv_res_header+0x80>
            if (exception < 1 || exception > 4)
 80085de:	1e6b      	subs	r3, r5, #1
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	2b03      	cmp	r3, #3
 80085e4:	d8e9      	bhi.n	80085ba <recv_res_header+0x52>

            NMBS_DEBUG_PRINT("%d NMBS res <- address_rtu %d\texception %d\n", nmbs->address_rtu, nmbs->msg.unit_id,
                             exception);
            return (nmbs_error) exception;
 80085e6:	b268      	sxtb	r0, r5
    }

    NMBS_DEBUG_PRINT("%d NMBS res <- address_rtu %d\tfc %d\t", nmbs->address_rtu, nmbs->msg.unit_id, nmbs->msg.fc);

    return NMBS_ERROR_NONE;
}
 80085e8:	b005      	add	sp, #20
 80085ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return NMBS_ERROR_INVALID_UNIT_ID;
 80085ec:	2007      	movs	r0, #7
 80085ee:	e7e5      	b.n	80085bc <recv_res_header+0x54>

080085f0 <recv_read_discrete_res>:


#if !defined(NMBS_CLIENT_DISABLED) ||                                                                                  \
        (!defined(NMBS_SERVER_DISABLED) &&                                                                             \
         (!defined(NMBS_SERVER_READ_COILS_DISABLED) || !defined(NMBS_SERVER_READ_DISCRETE_INPUTS_DISABLED)))
static nmbs_error recv_read_discrete_res(nmbs_t* nmbs, nmbs_bitfield values) {
 80085f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085f2:	0004      	movs	r4, r0
 80085f4:	000e      	movs	r6, r1
    nmbs_error err = recv_res_header(nmbs);
 80085f6:	f7ff ffb7 	bl	8008568 <recv_res_header>
    if (err != NMBS_ERROR_NONE)
 80085fa:	2800      	cmp	r0, #0
 80085fc:	d111      	bne.n	8008622 <recv_read_discrete_res+0x32>
        return err;

    err = recv(nmbs, 1);
 80085fe:	2101      	movs	r1, #1
 8008600:	0020      	movs	r0, r4
 8008602:	f7ff fefb 	bl	80083fc <recv>
    if (err != NMBS_ERROR_NONE)
 8008606:	2800      	cmp	r0, #0
 8008608:	d10b      	bne.n	8008622 <recv_read_discrete_res+0x32>
        return err;

    uint8_t coils_bytes = get_1(nmbs);
 800860a:	0020      	movs	r0, r4
 800860c:	f7ff fea6 	bl	800835c <get_1>
 8008610:	0005      	movs	r5, r0
    NMBS_DEBUG_PRINT("b %d\t", coils_bytes);

    if (coils_bytes > 250) {
 8008612:	28fa      	cmp	r0, #250	@ 0xfa
 8008614:	d812      	bhi.n	800863c <recv_read_discrete_res+0x4c>
        return NMBS_ERROR_INVALID_RESPONSE;
    }

    err = recv(nmbs, coils_bytes);
 8008616:	0001      	movs	r1, r0
 8008618:	0020      	movs	r0, r4
 800861a:	f7ff feef 	bl	80083fc <recv>
    if (err != NMBS_ERROR_NONE)
        return err;

    NMBS_DEBUG_PRINT("coils ");
    for (int i = 0; i < coils_bytes; i++) {
 800861e:	1e07      	subs	r7, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008620:	d006      	beq.n	8008630 <recv_read_discrete_res+0x40>
    err = recv_msg_footer(nmbs);
    if (err != NMBS_ERROR_NONE)
        return err;

    return NMBS_ERROR_NONE;
}
 8008622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        uint8_t coil = get_1(nmbs);
 8008624:	f7ff fe9a 	bl	800835c <get_1>
        if (values)
 8008628:	2e00      	cmp	r6, #0
 800862a:	d000      	beq.n	800862e <recv_read_discrete_res+0x3e>
            values[i] = coil;
 800862c:	55f0      	strb	r0, [r6, r7]
    for (int i = 0; i < coils_bytes; i++) {
 800862e:	3701      	adds	r7, #1
        uint8_t coil = get_1(nmbs);
 8008630:	0020      	movs	r0, r4
    for (int i = 0; i < coils_bytes; i++) {
 8008632:	42af      	cmp	r7, r5
 8008634:	dbf6      	blt.n	8008624 <recv_read_discrete_res+0x34>
    err = recv_msg_footer(nmbs);
 8008636:	f7ff fef6 	bl	8008426 <recv_msg_footer>
    if (err != NMBS_ERROR_NONE)
 800863a:	e7f2      	b.n	8008622 <recv_read_discrete_res+0x32>
        return NMBS_ERROR_INVALID_RESPONSE;
 800863c:	2002      	movs	r0, #2
 800863e:	4240      	negs	r0, r0
 8008640:	e7ef      	b.n	8008622 <recv_read_discrete_res+0x32>

08008642 <recv_read_registers_res>:


#if !defined(NMBS_CLIENT_DISABLED) ||                                                                                  \
        (!defined(NMBS_SERVER_DISABLED) && (!defined(NMBS_SERVER_READ_HOLDING_REGISTERS_DISABLED) ||                   \
                                            !defined(NMBS_SERVER_READ_INPUT_REGISTERS_DISABLED)))
static nmbs_error recv_read_registers_res(nmbs_t* nmbs, uint16_t quantity, uint16_t* registers) {
 8008642:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008644:	0005      	movs	r5, r0
 8008646:	0017      	movs	r7, r2
 8008648:	9101      	str	r1, [sp, #4]
    nmbs_error err = recv_res_header(nmbs);
 800864a:	f7ff ff8d 	bl	8008568 <recv_res_header>
    if (err != NMBS_ERROR_NONE)
 800864e:	2800      	cmp	r0, #0
 8008650:	d10d      	bne.n	800866e <recv_read_registers_res+0x2c>
        return err;

    err = recv(nmbs, 1);
 8008652:	2101      	movs	r1, #1
 8008654:	0028      	movs	r0, r5
 8008656:	f7ff fed1 	bl	80083fc <recv>
    if (err != NMBS_ERROR_NONE)
 800865a:	2800      	cmp	r0, #0
 800865c:	d107      	bne.n	800866e <recv_read_registers_res+0x2c>
        return err;

    uint8_t registers_bytes = get_1(nmbs);
 800865e:	0028      	movs	r0, r5
 8008660:	f7ff fe7c 	bl	800835c <get_1>
 8008664:	0006      	movs	r6, r0
    NMBS_DEBUG_PRINT("b %d\t", registers_bytes);

    if (registers_bytes > 250)
 8008666:	28fa      	cmp	r0, #250	@ 0xfa
 8008668:	d902      	bls.n	8008670 <recv_read_registers_res+0x2e>
        return NMBS_ERROR_INVALID_RESPONSE;
 800866a:	2002      	movs	r0, #2
 800866c:	4240      	negs	r0, r0

    if (registers_bytes != quantity * 2)
        return NMBS_ERROR_INVALID_RESPONSE;

    return NMBS_ERROR_NONE;
}
 800866e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    err = recv(nmbs, registers_bytes);
 8008670:	0001      	movs	r1, r0
 8008672:	0028      	movs	r0, r5
 8008674:	f7ff fec2 	bl	80083fc <recv>
    if (err != NMBS_ERROR_NONE)
 8008678:	2800      	cmp	r0, #0
 800867a:	d1f8      	bne.n	800866e <recv_read_registers_res+0x2c>
    for (int i = 0; i < registers_bytes / 2; i++) {
 800867c:	0004      	movs	r4, r0
 800867e:	0873      	lsrs	r3, r6, #1
 8008680:	b2db      	uxtb	r3, r3
 8008682:	9300      	str	r3, [sp, #0]
 8008684:	9b00      	ldr	r3, [sp, #0]
        uint16_t reg = get_2(nmbs);
 8008686:	0028      	movs	r0, r5
    for (int i = 0; i < registers_bytes / 2; i++) {
 8008688:	429c      	cmp	r4, r3
 800868a:	db08      	blt.n	800869e <recv_read_registers_res+0x5c>
    err = recv_msg_footer(nmbs);
 800868c:	f7ff fecb 	bl	8008426 <recv_msg_footer>
    if (err != NMBS_ERROR_NONE)
 8008690:	2800      	cmp	r0, #0
 8008692:	d1ec      	bne.n	800866e <recv_read_registers_res+0x2c>
    if (registers_bytes != quantity * 2)
 8008694:	9b01      	ldr	r3, [sp, #4]
 8008696:	005b      	lsls	r3, r3, #1
 8008698:	429e      	cmp	r6, r3
 800869a:	d0e8      	beq.n	800866e <recv_read_registers_res+0x2c>
 800869c:	e7e5      	b.n	800866a <recv_read_registers_res+0x28>
        uint16_t reg = get_2(nmbs);
 800869e:	f7ff fe6b 	bl	8008378 <get_2>
        if (registers)
 80086a2:	2f00      	cmp	r7, #0
 80086a4:	d001      	beq.n	80086aa <recv_read_registers_res+0x68>
            registers[i] = reg;
 80086a6:	0063      	lsls	r3, r4, #1
 80086a8:	52f8      	strh	r0, [r7, r3]
    for (int i = 0; i < registers_bytes / 2; i++) {
 80086aa:	3401      	adds	r4, #1
 80086ac:	e7ea      	b.n	8008684 <recv_read_registers_res+0x42>

080086ae <put_msg_header>:
    nmbs->msg.buf_idx = 0;
 80086ae:	0003      	movs	r3, r0
static void put_msg_header(nmbs_t* nmbs, uint16_t data_length) {
 80086b0:	b570      	push	{r4, r5, r6, lr}
    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 80086b2:	22a6      	movs	r2, #166	@ 0xa6
static void put_msg_header(nmbs_t* nmbs, uint16_t data_length) {
 80086b4:	000d      	movs	r5, r1
    nmbs->msg.buf_idx = 0;
 80086b6:	2100      	movs	r1, #0
 80086b8:	0006      	movs	r6, r0
 80086ba:	33fe      	adds	r3, #254	@ 0xfe
 80086bc:	80d9      	strh	r1, [r3, #6]
    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 80086be:	0052      	lsls	r2, r2, #1
 80086c0:	5c82      	ldrb	r2, [r0, r2]
static void put_msg_header(nmbs_t* nmbs, uint16_t data_length) {
 80086c2:	0004      	movs	r4, r0
 80086c4:	36ff      	adds	r6, #255	@ 0xff
    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 80086c6:	2a01      	cmp	r2, #1
 80086c8:	d107      	bne.n	80086da <put_msg_header+0x2c>
    nmbs->msg.buf[nmbs->msg.buf_idx] = data;
 80086ca:	79f1      	ldrb	r1, [r6, #7]
 80086cc:	7001      	strb	r1, [r0, #0]
    nmbs->msg.buf_idx++;
 80086ce:	80da      	strh	r2, [r3, #6]
    put_1(nmbs, nmbs->msg.fc);
 80086d0:	7a31      	ldrb	r1, [r6, #8]
 80086d2:	0020      	movs	r0, r4
 80086d4:	f7ff fe49 	bl	800836a <put_1>
}
 80086d8:	bd70      	pop	{r4, r5, r6, pc}
    else if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 80086da:	2a02      	cmp	r2, #2
 80086dc:	d1f8      	bne.n	80086d0 <put_msg_header+0x22>
    nmbs->msg.buf[nmbs->msg.buf_idx] = (uint8_t) ((data >> 8) & 0xFFU);
 80086de:	8958      	ldrh	r0, [r3, #10]
        put_2(nmbs, (uint16_t) (1 + 1 + data_length));
 80086e0:	3502      	adds	r5, #2
    nmbs->msg.buf[nmbs->msg.buf_idx] = (uint8_t) ((data >> 8) & 0xFFU);
 80086e2:	ba40      	rev16	r0, r0
 80086e4:	8020      	strh	r0, [r4, #0]
        put_2(nmbs, 0);
 80086e6:	0020      	movs	r0, r4
    nmbs->msg.buf_idx += 2;
 80086e8:	80da      	strh	r2, [r3, #6]
        put_2(nmbs, 0);
 80086ea:	f7ff fe51 	bl	8008390 <put_2>
        put_2(nmbs, (uint16_t) (1 + 1 + data_length));
 80086ee:	0020      	movs	r0, r4
 80086f0:	b2a9      	uxth	r1, r5
 80086f2:	f7ff fe4d 	bl	8008390 <put_2>
        put_1(nmbs, nmbs->msg.unit_id);
 80086f6:	0020      	movs	r0, r4
 80086f8:	79f1      	ldrb	r1, [r6, #7]
 80086fa:	f7ff fe36 	bl	800836a <put_1>
 80086fe:	e7e7      	b.n	80086d0 <put_msg_header+0x22>

08008700 <send_exception_msg>:
    nmbs->msg.fc += 0x80;
 8008700:	0002      	movs	r2, r0
static nmbs_error send_exception_msg(nmbs_t* nmbs, uint8_t exception) {
 8008702:	b570      	push	{r4, r5, r6, lr}
 8008704:	0004      	movs	r4, r0
 8008706:	000d      	movs	r5, r1
    nmbs->msg.fc += 0x80;
 8008708:	32ff      	adds	r2, #255	@ 0xff
 800870a:	7a13      	ldrb	r3, [r2, #8]
    put_msg_header(nmbs, 1);
 800870c:	2101      	movs	r1, #1
    nmbs->msg.fc += 0x80;
 800870e:	3b80      	subs	r3, #128	@ 0x80
 8008710:	7213      	strb	r3, [r2, #8]
    put_msg_header(nmbs, 1);
 8008712:	f7ff ffcc 	bl	80086ae <put_msg_header>
    put_1(nmbs, exception);
 8008716:	0029      	movs	r1, r5
 8008718:	0020      	movs	r0, r4
 800871a:	f7ff fe26 	bl	800836a <put_1>
    return send_msg(nmbs);
 800871e:	0020      	movs	r0, r4
 8008720:	f7ff feff 	bl	8008522 <send_msg>
}
 8008724:	bd70      	pop	{r4, r5, r6, pc}

08008726 <handle_read_discrete>:


#ifndef NMBS_SERVER_DISABLED
#if !defined(NMBS_SERVER_READ_COILS_DISABLED) || !defined(NMBS_SERVER_READ_DISCRETE_INPUTS_DISABLED)
static nmbs_error handle_read_discrete(nmbs_t* nmbs,
                                       nmbs_error (*callback)(uint16_t, uint16_t, nmbs_bitfield, uint8_t, void*)) {
 8008726:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008728:	b0c5      	sub	sp, #276	@ 0x114
 800872a:	9102      	str	r1, [sp, #8]
    nmbs_error err = recv(nmbs, 4);
 800872c:	2104      	movs	r1, #4
                                       nmbs_error (*callback)(uint16_t, uint16_t, nmbs_bitfield, uint8_t, void*)) {
 800872e:	0005      	movs	r5, r0
    nmbs_error err = recv(nmbs, 4);
 8008730:	f7ff fe64 	bl	80083fc <recv>
 8008734:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008736:	d15d      	bne.n	80087f4 <handle_read_discrete+0xce>
        return err;

    uint16_t address = get_2(nmbs);
 8008738:	0028      	movs	r0, r5
 800873a:	f7ff fe1d 	bl	8008378 <get_2>
 800873e:	9003      	str	r0, [sp, #12]
    uint16_t quantity = get_2(nmbs);
 8008740:	0028      	movs	r0, r5
 8008742:	f7ff fe19 	bl	8008378 <get_2>
 8008746:	0006      	movs	r6, r0

    NMBS_DEBUG_PRINT("a %d\tq %d", address, quantity);

    err = recv_msg_footer(nmbs);
 8008748:	0028      	movs	r0, r5
 800874a:	f7ff fe6c 	bl	8008426 <recv_msg_footer>
 800874e:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008750:	d150      	bne.n	80087f4 <handle_read_discrete+0xce>
        return err;

    if (!nmbs->msg.ignored) {
 8008752:	002f      	movs	r7, r5
 8008754:	37ff      	adds	r7, #255	@ 0xff
 8008756:	7b39      	ldrb	r1, [r7, #12]
 8008758:	2900      	cmp	r1, #0
 800875a:	d150      	bne.n	80087fe <handle_read_discrete+0xd8>
        if (quantity < 1 || quantity > 2000)
 800875c:	22fa      	movs	r2, #250	@ 0xfa
 800875e:	1e73      	subs	r3, r6, #1
 8008760:	b29b      	uxth	r3, r3
 8008762:	00d2      	lsls	r2, r2, #3
 8008764:	4293      	cmp	r3, r2
 8008766:	d305      	bcc.n	8008774 <handle_read_discrete+0x4e>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8008768:	3103      	adds	r1, #3
            err = callback(address, quantity, bitfield, nmbs->msg.unit_id, nmbs->callbacks.arg);
            if (err != NMBS_ERROR_NONE) {
                if (nmbs_error_is_exception(err))
                    return send_exception_msg(nmbs, err);

                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 800876a:	0028      	movs	r0, r5
 800876c:	f7ff ffc8 	bl	8008700 <send_exception_msg>
        else {
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
        }
    }
    else {
        return recv_read_discrete_res(nmbs, NULL);
 8008770:	0004      	movs	r4, r0
 8008772:	e03f      	b.n	80087f4 <handle_read_discrete+0xce>
        if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 8008774:	2280      	movs	r2, #128	@ 0x80
 8008776:	9b03      	ldr	r3, [sp, #12]
 8008778:	0252      	lsls	r2, r2, #9
 800877a:	199b      	adds	r3, r3, r6
 800877c:	4293      	cmp	r3, r2
 800877e:	d901      	bls.n	8008784 <handle_read_discrete+0x5e>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8008780:	2102      	movs	r1, #2
 8008782:	e7f2      	b.n	800876a <handle_read_discrete+0x44>
        if (callback) {
 8008784:	9b02      	ldr	r3, [sp, #8]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d037      	beq.n	80087fa <handle_read_discrete+0xd4>
            nmbs_bitfield bitfield = {0};
 800878a:	22f6      	movs	r2, #246	@ 0xf6
 800878c:	a806      	add	r0, sp, #24
 800878e:	9105      	str	r1, [sp, #20]
 8008790:	f003 fdeb 	bl	800c36a <memset>
            err = callback(address, quantity, bitfield, nmbs->msg.unit_id, nmbs->callbacks.arg);
 8008794:	002a      	movs	r2, r5
 8008796:	32fc      	adds	r2, #252	@ 0xfc
 8008798:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800879a:	79fb      	ldrb	r3, [r7, #7]
 800879c:	9c02      	ldr	r4, [sp, #8]
 800879e:	9200      	str	r2, [sp, #0]
 80087a0:	0031      	movs	r1, r6
 80087a2:	9803      	ldr	r0, [sp, #12]
 80087a4:	aa05      	add	r2, sp, #20
 80087a6:	47a0      	blx	r4
 80087a8:	1e04      	subs	r4, r0, #0
            if (err != NMBS_ERROR_NONE) {
 80087aa:	d005      	beq.n	80087b8 <handle_read_discrete+0x92>
                if (nmbs_error_is_exception(err))
 80087ac:	b2c1      	uxtb	r1, r0
 80087ae:	1e4b      	subs	r3, r1, #1
 80087b0:	2b03      	cmp	r3, #3
 80087b2:	d9da      	bls.n	800876a <handle_read_discrete+0x44>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 80087b4:	2104      	movs	r1, #4
 80087b6:	e7d8      	b.n	800876a <handle_read_discrete+0x44>
            if (!nmbs->msg.broadcast) {
 80087b8:	7afb      	ldrb	r3, [r7, #11]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d11a      	bne.n	80087f4 <handle_read_discrete+0xce>
                uint8_t discrete_bytes = (quantity + 7) / 8;
 80087be:	3607      	adds	r6, #7
 80087c0:	b2b6      	uxth	r6, r6
 80087c2:	10f6      	asrs	r6, r6, #3
    put_msg_header(nmbs, data_length);
 80087c4:	0028      	movs	r0, r5
 80087c6:	1c71      	adds	r1, r6, #1
 80087c8:	f7ff ff71 	bl	80086ae <put_msg_header>
                put_1(nmbs, discrete_bytes);
 80087cc:	0028      	movs	r0, r5
 80087ce:	b2f1      	uxtb	r1, r6
 80087d0:	f7ff fdcb 	bl	800836a <put_1>
                for (int i = 0; i < discrete_bytes; i++) {
 80087d4:	0027      	movs	r7, r4
                    put_1(nmbs, bitfield[i]);
 80087d6:	220c      	movs	r2, #12
 80087d8:	ab02      	add	r3, sp, #8
 80087da:	189b      	adds	r3, r3, r2
 80087dc:	5dd9      	ldrb	r1, [r3, r7]
 80087de:	0028      	movs	r0, r5
                for (int i = 0; i < discrete_bytes; i++) {
 80087e0:	3701      	adds	r7, #1
                    put_1(nmbs, bitfield[i]);
 80087e2:	f7ff fdc2 	bl	800836a <put_1>
                for (int i = 0; i < discrete_bytes; i++) {
 80087e6:	42be      	cmp	r6, r7
 80087e8:	d1f5      	bne.n	80087d6 <handle_read_discrete+0xb0>
                err = send_msg(nmbs);
 80087ea:	0028      	movs	r0, r5
 80087ec:	f7ff fe99 	bl	8008522 <send_msg>
                if (err != NMBS_ERROR_NONE)
 80087f0:	2800      	cmp	r0, #0
 80087f2:	d1bd      	bne.n	8008770 <handle_read_discrete+0x4a>
    }

    return NMBS_ERROR_NONE;
}
 80087f4:	0020      	movs	r0, r4
 80087f6:	b045      	add	sp, #276	@ 0x114
 80087f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 80087fa:	2101      	movs	r1, #1
 80087fc:	e7b5      	b.n	800876a <handle_read_discrete+0x44>
        return recv_read_discrete_res(nmbs, NULL);
 80087fe:	0001      	movs	r1, r0
 8008800:	0028      	movs	r0, r5
 8008802:	f7ff fef5 	bl	80085f0 <recv_read_discrete_res>
 8008806:	e7b3      	b.n	8008770 <handle_read_discrete+0x4a>

08008808 <handle_read_registers>:
#endif


#if !defined(NMBS_SERVER_READ_HOLDING_REGISTERS_DISABLED) || !defined(NMBS_SERVER_READ_INPUT_REGISTERS_DISABLED)
static nmbs_error handle_read_registers(nmbs_t* nmbs,
                                        nmbs_error (*callback)(uint16_t, uint16_t, uint16_t*, uint8_t, void*)) {
 8008808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800880a:	b0c5      	sub	sp, #276	@ 0x114
 800880c:	9102      	str	r1, [sp, #8]
    nmbs_error err = recv(nmbs, 4);
 800880e:	2104      	movs	r1, #4
                                        nmbs_error (*callback)(uint16_t, uint16_t, uint16_t*, uint8_t, void*)) {
 8008810:	0005      	movs	r5, r0
    nmbs_error err = recv(nmbs, 4);
 8008812:	f7ff fdf3 	bl	80083fc <recv>
 8008816:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008818:	d15b      	bne.n	80088d2 <handle_read_registers+0xca>
        return err;

    uint16_t address = get_2(nmbs);
 800881a:	0028      	movs	r0, r5
 800881c:	f7ff fdac 	bl	8008378 <get_2>
 8008820:	9003      	str	r0, [sp, #12]
    uint16_t quantity = get_2(nmbs);
 8008822:	0028      	movs	r0, r5
 8008824:	f7ff fda8 	bl	8008378 <get_2>
 8008828:	0006      	movs	r6, r0

    NMBS_DEBUG_PRINT("a %d\tq %d", address, quantity);

    err = recv_msg_footer(nmbs);
 800882a:	0028      	movs	r0, r5
 800882c:	f7ff fdfb 	bl	8008426 <recv_msg_footer>
 8008830:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008832:	d14e      	bne.n	80088d2 <handle_read_registers+0xca>
        return err;

    if (!nmbs->msg.ignored) {
 8008834:	002f      	movs	r7, r5
 8008836:	37ff      	adds	r7, #255	@ 0xff
 8008838:	7b39      	ldrb	r1, [r7, #12]
 800883a:	2900      	cmp	r1, #0
 800883c:	d14e      	bne.n	80088dc <handle_read_registers+0xd4>
        if (quantity < 1 || quantity > 125)
 800883e:	1e73      	subs	r3, r6, #1
 8008840:	b29b      	uxth	r3, r3
 8008842:	2b7c      	cmp	r3, #124	@ 0x7c
 8008844:	d905      	bls.n	8008852 <handle_read_registers+0x4a>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8008846:	3103      	adds	r1, #3
            err = callback(address, quantity, regs, nmbs->msg.unit_id, nmbs->callbacks.arg);
            if (err != NMBS_ERROR_NONE) {
                if (nmbs_error_is_exception(err))
                    return send_exception_msg(nmbs, err);

                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 8008848:	0028      	movs	r0, r5
 800884a:	f7ff ff59 	bl	8008700 <send_exception_msg>
        else {
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
        }
    }
    else {
        return recv_read_registers_res(nmbs, quantity, NULL);
 800884e:	0004      	movs	r4, r0
 8008850:	e03f      	b.n	80088d2 <handle_read_registers+0xca>
        if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 8008852:	2280      	movs	r2, #128	@ 0x80
 8008854:	9b03      	ldr	r3, [sp, #12]
 8008856:	0252      	lsls	r2, r2, #9
 8008858:	199b      	adds	r3, r3, r6
 800885a:	4293      	cmp	r3, r2
 800885c:	d901      	bls.n	8008862 <handle_read_registers+0x5a>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800885e:	2102      	movs	r1, #2
 8008860:	e7f2      	b.n	8008848 <handle_read_registers+0x40>
        if (callback) {
 8008862:	9b02      	ldr	r3, [sp, #8]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d037      	beq.n	80088d8 <handle_read_registers+0xd0>
            uint16_t regs[125] = {0};
 8008868:	22fa      	movs	r2, #250	@ 0xfa
 800886a:	a805      	add	r0, sp, #20
 800886c:	f003 fd7d 	bl	800c36a <memset>
            err = callback(address, quantity, regs, nmbs->msg.unit_id, nmbs->callbacks.arg);
 8008870:	002a      	movs	r2, r5
 8008872:	32fc      	adds	r2, #252	@ 0xfc
 8008874:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8008876:	79fb      	ldrb	r3, [r7, #7]
 8008878:	9c02      	ldr	r4, [sp, #8]
 800887a:	9200      	str	r2, [sp, #0]
 800887c:	0031      	movs	r1, r6
 800887e:	9803      	ldr	r0, [sp, #12]
 8008880:	aa05      	add	r2, sp, #20
 8008882:	47a0      	blx	r4
 8008884:	1e04      	subs	r4, r0, #0
            if (err != NMBS_ERROR_NONE) {
 8008886:	d005      	beq.n	8008894 <handle_read_registers+0x8c>
                if (nmbs_error_is_exception(err))
 8008888:	b2c1      	uxtb	r1, r0
 800888a:	1e4b      	subs	r3, r1, #1
 800888c:	2b03      	cmp	r3, #3
 800888e:	d9db      	bls.n	8008848 <handle_read_registers+0x40>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 8008890:	2104      	movs	r1, #4
 8008892:	e7d9      	b.n	8008848 <handle_read_registers+0x40>
            if (!nmbs->msg.broadcast) {
 8008894:	7afb      	ldrb	r3, [r7, #11]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d11b      	bne.n	80088d2 <handle_read_registers+0xca>
                uint8_t regs_bytes = quantity * 2;
 800889a:	0077      	lsls	r7, r6, #1
 800889c:	b2ff      	uxtb	r7, r7
                put_res_header(nmbs, 1 + regs_bytes);
 800889e:	1c79      	adds	r1, r7, #1
    put_msg_header(nmbs, data_length);
 80088a0:	0028      	movs	r0, r5
 80088a2:	b2c9      	uxtb	r1, r1
 80088a4:	f7ff ff03 	bl	80086ae <put_msg_header>
                put_1(nmbs, regs_bytes);
 80088a8:	0039      	movs	r1, r7
 80088aa:	0028      	movs	r0, r5
 80088ac:	f7ff fd5d 	bl	800836a <put_1>
                for (int i = 0; i < quantity; i++) {
 80088b0:	0027      	movs	r7, r4
                    put_2(nmbs, regs[i]);
 80088b2:	210c      	movs	r1, #12
 80088b4:	aa02      	add	r2, sp, #8
 80088b6:	007b      	lsls	r3, r7, #1
 80088b8:	1852      	adds	r2, r2, r1
 80088ba:	0028      	movs	r0, r5
 80088bc:	5ad1      	ldrh	r1, [r2, r3]
                for (int i = 0; i < quantity; i++) {
 80088be:	3701      	adds	r7, #1
                    put_2(nmbs, regs[i]);
 80088c0:	f7ff fd66 	bl	8008390 <put_2>
                for (int i = 0; i < quantity; i++) {
 80088c4:	42b7      	cmp	r7, r6
 80088c6:	dbf4      	blt.n	80088b2 <handle_read_registers+0xaa>
                err = send_msg(nmbs);
 80088c8:	0028      	movs	r0, r5
 80088ca:	f7ff fe2a 	bl	8008522 <send_msg>
                if (err != NMBS_ERROR_NONE)
 80088ce:	2800      	cmp	r0, #0
 80088d0:	d1bd      	bne.n	800884e <handle_read_registers+0x46>
    }

    return NMBS_ERROR_NONE;
}
 80088d2:	0020      	movs	r0, r4
 80088d4:	b045      	add	sp, #276	@ 0x114
 80088d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 80088d8:	2101      	movs	r1, #1
 80088da:	e7b5      	b.n	8008848 <handle_read_registers+0x40>
        return recv_read_registers_res(nmbs, quantity, NULL);
 80088dc:	0002      	movs	r2, r0
 80088de:	0031      	movs	r1, r6
 80088e0:	0028      	movs	r0, r5
 80088e2:	f7ff feae 	bl	8008642 <recv_read_registers_res>
 80088e6:	e7b2      	b.n	800884e <handle_read_registers+0x46>

080088e8 <nmbs_create>:
nmbs_error nmbs_create(nmbs_t* nmbs, const nmbs_platform_conf* platform_conf) {
 80088e8:	b570      	push	{r4, r5, r6, lr}
 80088ea:	0004      	movs	r4, r0
 80088ec:	000d      	movs	r5, r1
    if (!nmbs)
 80088ee:	2800      	cmp	r0, #0
 80088f0:	d102      	bne.n	80088f8 <nmbs_create+0x10>
        return NMBS_ERROR_INVALID_ARGUMENT;
 80088f2:	2001      	movs	r0, #1
 80088f4:	4240      	negs	r0, r0
}
 80088f6:	bd70      	pop	{r4, r5, r6, pc}
    memset(nmbs, 0, sizeof(nmbs_t));
 80088f8:	22b4      	movs	r2, #180	@ 0xb4
 80088fa:	2100      	movs	r1, #0
 80088fc:	0052      	lsls	r2, r2, #1
 80088fe:	f003 fd34 	bl	800c36a <memset>
    nmbs->byte_timeout_ms = -1;
 8008902:	2201      	movs	r2, #1
 8008904:	0023      	movs	r3, r4
 8008906:	4252      	negs	r2, r2
 8008908:	33fc      	adds	r3, #252	@ 0xfc
 800890a:	649a      	str	r2, [r3, #72]	@ 0x48
    nmbs->read_timeout_ms = -1;
 800890c:	64da      	str	r2, [r3, #76]	@ 0x4c
    if (!platform_conf || platform_conf->initialized != 0xFFFFDEBE)
 800890e:	2d00      	cmp	r5, #0
 8008910:	d0ef      	beq.n	80088f2 <nmbs_create+0xa>
 8008912:	4b0b      	ldr	r3, [pc, #44]	@ (8008940 <nmbs_create+0x58>)
 8008914:	696a      	ldr	r2, [r5, #20]
 8008916:	429a      	cmp	r2, r3
 8008918:	d1eb      	bne.n	80088f2 <nmbs_create+0xa>
    if (platform_conf->transport != NMBS_TRANSPORT_RTU && platform_conf->transport != NMBS_TRANSPORT_TCP)
 800891a:	782b      	ldrb	r3, [r5, #0]
 800891c:	3b01      	subs	r3, #1
 800891e:	2b01      	cmp	r3, #1
 8008920:	d8e7      	bhi.n	80088f2 <nmbs_create+0xa>
    if (!platform_conf->read || !platform_conf->write)
 8008922:	686b      	ldr	r3, [r5, #4]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d0e4      	beq.n	80088f2 <nmbs_create+0xa>
 8008928:	68ab      	ldr	r3, [r5, #8]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d0e1      	beq.n	80088f2 <nmbs_create+0xa>
    nmbs->platform = *platform_conf;
 800892e:	344d      	adds	r4, #77	@ 0x4d
 8008930:	34ff      	adds	r4, #255	@ 0xff
 8008932:	cd0e      	ldmia	r5!, {r1, r2, r3}
 8008934:	c40e      	stmia	r4!, {r1, r2, r3}
    return NMBS_ERROR_NONE;
 8008936:	2000      	movs	r0, #0
    nmbs->platform = *platform_conf;
 8008938:	cd0e      	ldmia	r5!, {r1, r2, r3}
 800893a:	c40e      	stmia	r4!, {r1, r2, r3}
    return NMBS_ERROR_NONE;
 800893c:	e7db      	b.n	80088f6 <nmbs_create+0xe>
 800893e:	46c0      	nop			@ (mov r8, r8)
 8008940:	ffffdebe 	.word	0xffffdebe

08008944 <nmbs_set_read_timeout>:
    nmbs->read_timeout_ms = timeout_ms;
 8008944:	30fc      	adds	r0, #252	@ 0xfc
 8008946:	64c1      	str	r1, [r0, #76]	@ 0x4c
}
 8008948:	4770      	bx	lr

0800894a <nmbs_set_byte_timeout>:
    nmbs->byte_timeout_ms = timeout_ms;
 800894a:	30fc      	adds	r0, #252	@ 0xfc
 800894c:	6481      	str	r1, [r0, #72]	@ 0x48
}
 800894e:	4770      	bx	lr

08008950 <nmbs_platform_conf_create>:
void nmbs_platform_conf_create(nmbs_platform_conf* platform_conf) {
 8008950:	b510      	push	{r4, lr}
 8008952:	0004      	movs	r4, r0
    memset(platform_conf, 0, sizeof(nmbs_platform_conf));
 8008954:	2218      	movs	r2, #24
 8008956:	2100      	movs	r1, #0
 8008958:	f003 fd07 	bl	800c36a <memset>
    platform_conf->crc_calc = nmbs_crc_calc;
 800895c:	4b02      	ldr	r3, [pc, #8]	@ (8008968 <nmbs_platform_conf_create+0x18>)
 800895e:	60e3      	str	r3, [r4, #12]
    platform_conf->initialized = 0xFFFFDEBE;
 8008960:	4b02      	ldr	r3, [pc, #8]	@ (800896c <nmbs_platform_conf_create+0x1c>)
 8008962:	6163      	str	r3, [r4, #20]
}
 8008964:	bd10      	pop	{r4, pc}
 8008966:	46c0      	nop			@ (mov r8, r8)
 8008968:	080083c5 	.word	0x080083c5
 800896c:	ffffdebe 	.word	0xffffdebe

08008970 <recv_write_single_coil_res>:
nmbs_error recv_write_single_coil_res(nmbs_t* nmbs, uint16_t address, uint16_t value_req) {
 8008970:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008972:	0004      	movs	r4, r0
 8008974:	000f      	movs	r7, r1
 8008976:	0015      	movs	r5, r2
    nmbs_error err = recv_res_header(nmbs);
 8008978:	f7ff fdf6 	bl	8008568 <recv_res_header>
    if (err != NMBS_ERROR_NONE)
 800897c:	2800      	cmp	r0, #0
 800897e:	d118      	bne.n	80089b2 <recv_write_single_coil_res+0x42>
    err = recv(nmbs, 4);
 8008980:	2104      	movs	r1, #4
 8008982:	0020      	movs	r0, r4
 8008984:	f7ff fd3a 	bl	80083fc <recv>
    if (err != NMBS_ERROR_NONE)
 8008988:	2800      	cmp	r0, #0
 800898a:	d112      	bne.n	80089b2 <recv_write_single_coil_res+0x42>
    uint16_t address_res = get_2(nmbs);
 800898c:	0020      	movs	r0, r4
 800898e:	f7ff fcf3 	bl	8008378 <get_2>
 8008992:	0006      	movs	r6, r0
    uint16_t value_res = get_2(nmbs);
 8008994:	0020      	movs	r0, r4
 8008996:	f7ff fcef 	bl	8008378 <get_2>
 800899a:	9001      	str	r0, [sp, #4]
    err = recv_msg_footer(nmbs);
 800899c:	0020      	movs	r0, r4
 800899e:	f7ff fd42 	bl	8008426 <recv_msg_footer>
    if (err != NMBS_ERROR_NONE)
 80089a2:	2800      	cmp	r0, #0
 80089a4:	d105      	bne.n	80089b2 <recv_write_single_coil_res+0x42>
    if (address_res != address)
 80089a6:	42b7      	cmp	r7, r6
 80089a8:	d104      	bne.n	80089b4 <recv_write_single_coil_res+0x44>
    if (value_res != value_req)
 80089aa:	9b01      	ldr	r3, [sp, #4]
 80089ac:	429d      	cmp	r5, r3
 80089ae:	d000      	beq.n	80089b2 <recv_write_single_coil_res+0x42>
        return NMBS_ERROR_INVALID_RESPONSE;
 80089b0:	3802      	subs	r0, #2
}
 80089b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        return NMBS_ERROR_INVALID_RESPONSE;
 80089b4:	2002      	movs	r0, #2
 80089b6:	4240      	negs	r0, r0
 80089b8:	e7fb      	b.n	80089b2 <recv_write_single_coil_res+0x42>

080089ba <recv_read_file_record_res>:
nmbs_error recv_read_file_record_res(nmbs_t* nmbs, uint16_t* registers, uint16_t count) {
 80089ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089bc:	b085      	sub	sp, #20
 80089be:	0005      	movs	r5, r0
 80089c0:	9101      	str	r1, [sp, #4]
 80089c2:	9202      	str	r2, [sp, #8]
    nmbs_error err = recv_res_header(nmbs);
 80089c4:	f7ff fdd0 	bl	8008568 <recv_res_header>
 80089c8:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 80089ca:	d10d      	bne.n	80089e8 <recv_read_file_record_res+0x2e>
    err = recv(nmbs, 1);
 80089cc:	2101      	movs	r1, #1
 80089ce:	0028      	movs	r0, r5
 80089d0:	f7ff fd14 	bl	80083fc <recv>
 80089d4:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 80089d6:	d107      	bne.n	80089e8 <recv_read_file_record_res+0x2e>
    uint8_t response_size = get_1(nmbs);
 80089d8:	0028      	movs	r0, r5
 80089da:	f7ff fcbf 	bl	800835c <get_1>
 80089de:	0001      	movs	r1, r0
    if (response_size > 250) {
 80089e0:	28fa      	cmp	r0, #250	@ 0xfa
 80089e2:	d904      	bls.n	80089ee <recv_read_file_record_res+0x34>
        return NMBS_ERROR_INVALID_RESPONSE;
 80089e4:	2402      	movs	r4, #2
 80089e6:	4264      	negs	r4, r4
}
 80089e8:	0020      	movs	r0, r4
 80089ea:	b005      	add	sp, #20
 80089ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    err = recv(nmbs, response_size);
 80089ee:	0028      	movs	r0, r5
 80089f0:	f7ff fd04 	bl	80083fc <recv>
 80089f4:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 80089f6:	d1f7      	bne.n	80089e8 <recv_read_file_record_res+0x2e>
    uint8_t subreq_data_size = get_1(nmbs) - 1;
 80089f8:	0028      	movs	r0, r5
 80089fa:	f7ff fcaf 	bl	800835c <get_1>
 80089fe:	3801      	subs	r0, #1
 8008a00:	b2c6      	uxtb	r6, r0
    uint8_t subreq_reference_type = get_1(nmbs);
 8008a02:	0028      	movs	r0, r5
 8008a04:	f7ff fcaa 	bl	800835c <get_1>
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 8008a08:	002b      	movs	r3, r5
    uint8_t subreq_reference_type = get_1(nmbs);
 8008a0a:	9003      	str	r0, [sp, #12]
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 8008a0c:	33fe      	adds	r3, #254	@ 0xfe
 8008a0e:	88df      	ldrh	r7, [r3, #6]
    err = recv_msg_footer(nmbs);
 8008a10:	0028      	movs	r0, r5
    nmbs->msg.buf_idx += n;
 8008a12:	19f2      	adds	r2, r6, r7
 8008a14:	80da      	strh	r2, [r3, #6]
    err = recv_msg_footer(nmbs);
 8008a16:	f7ff fd06 	bl	8008426 <recv_msg_footer>
 8008a1a:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008a1c:	d1e4      	bne.n	80089e8 <recv_read_file_record_res+0x2e>
    if (registers) {
 8008a1e:	9b01      	ldr	r3, [sp, #4]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d0e1      	beq.n	80089e8 <recv_read_file_record_res+0x2e>
        if (subreq_reference_type != 6)
 8008a24:	9b03      	ldr	r3, [sp, #12]
 8008a26:	2b06      	cmp	r3, #6
 8008a28:	d1dc      	bne.n	80089e4 <recv_read_file_record_res+0x2a>
        if (count != (subreq_data_size / 2))
 8008a2a:	9a02      	ldr	r2, [sp, #8]
 8008a2c:	0873      	lsrs	r3, r6, #1
 8008a2e:	429a      	cmp	r2, r3
 8008a30:	d1d8      	bne.n	80089e4 <recv_read_file_record_res+0x2a>
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 8008a32:	19ed      	adds	r5, r5, r7
        swap_regs(subreq_record_data, subreq_data_size / 2);
 8008a34:	0011      	movs	r1, r2
 8008a36:	0028      	movs	r0, r5
 8008a38:	f7ff fcb6 	bl	80083a8 <swap_regs>
        memcpy(registers, subreq_record_data, subreq_data_size);
 8008a3c:	0032      	movs	r2, r6
 8008a3e:	0029      	movs	r1, r5
 8008a40:	9801      	ldr	r0, [sp, #4]
 8008a42:	f003 fd9b 	bl	800c57c <memcpy>
 8008a46:	e7cf      	b.n	80089e8 <recv_read_file_record_res+0x2e>

08008a48 <recv_write_file_record_res>:
                                      const uint16_t* registers, uint16_t count) {
 8008a48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a4a:	b089      	sub	sp, #36	@ 0x24
 8008a4c:	9301      	str	r3, [sp, #4]
 8008a4e:	ab0e      	add	r3, sp, #56	@ 0x38
 8008a50:	881b      	ldrh	r3, [r3, #0]
 8008a52:	0005      	movs	r5, r0
 8008a54:	9102      	str	r1, [sp, #8]
 8008a56:	9203      	str	r2, [sp, #12]
 8008a58:	9304      	str	r3, [sp, #16]
    nmbs_error err = recv_res_header(nmbs);
 8008a5a:	f7ff fd85 	bl	8008568 <recv_res_header>
 8008a5e:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008a60:	d10d      	bne.n	8008a7e <recv_write_file_record_res+0x36>
    err = recv(nmbs, 1);
 8008a62:	2101      	movs	r1, #1
 8008a64:	0028      	movs	r0, r5
 8008a66:	f7ff fcc9 	bl	80083fc <recv>
 8008a6a:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008a6c:	d107      	bne.n	8008a7e <recv_write_file_record_res+0x36>
    uint8_t response_size = get_1(nmbs);
 8008a6e:	0028      	movs	r0, r5
 8008a70:	f7ff fc74 	bl	800835c <get_1>
 8008a74:	0001      	movs	r1, r0
    if (response_size > 251)
 8008a76:	28fb      	cmp	r0, #251	@ 0xfb
 8008a78:	d904      	bls.n	8008a84 <recv_write_file_record_res+0x3c>
        return NMBS_ERROR_INVALID_RESPONSE;
 8008a7a:	2402      	movs	r4, #2
 8008a7c:	4264      	negs	r4, r4
}
 8008a7e:	0020      	movs	r0, r4
 8008a80:	b009      	add	sp, #36	@ 0x24
 8008a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    err = recv(nmbs, response_size);
 8008a84:	0028      	movs	r0, r5
 8008a86:	f7ff fcb9 	bl	80083fc <recv>
 8008a8a:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008a8c:	d1f7      	bne.n	8008a7e <recv_write_file_record_res+0x36>
    uint8_t subreq_reference_type = get_1(nmbs);
 8008a8e:	0028      	movs	r0, r5
 8008a90:	f7ff fc64 	bl	800835c <get_1>
 8008a94:	9005      	str	r0, [sp, #20]
    uint16_t subreq_file_number = get_2(nmbs);
 8008a96:	0028      	movs	r0, r5
 8008a98:	f7ff fc6e 	bl	8008378 <get_2>
 8008a9c:	9006      	str	r0, [sp, #24]
    uint16_t subreq_record_number = get_2(nmbs);
 8008a9e:	0028      	movs	r0, r5
 8008aa0:	f7ff fc6a 	bl	8008378 <get_2>
 8008aa4:	9007      	str	r0, [sp, #28]
    uint16_t subreq_record_length = get_2(nmbs);
 8008aa6:	0028      	movs	r0, r5
 8008aa8:	f7ff fc66 	bl	8008378 <get_2>
    uint16_t subreq_data_size = subreq_record_length * 2;
 8008aac:	0043      	lsls	r3, r0, #1
 8008aae:	b29b      	uxth	r3, r3
 8008ab0:	9300      	str	r3, [sp, #0]
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 8008ab2:	002b      	movs	r3, r5
 8008ab4:	33fe      	adds	r3, #254	@ 0xfe
 8008ab6:	88df      	ldrh	r7, [r3, #6]
    nmbs->msg.buf_idx += n;
 8008ab8:	9a00      	ldr	r2, [sp, #0]
    uint16_t subreq_record_length = get_2(nmbs);
 8008aba:	0006      	movs	r6, r0
    nmbs->msg.buf_idx += n;
 8008abc:	19d2      	adds	r2, r2, r7
    err = recv_msg_footer(nmbs);
 8008abe:	0028      	movs	r0, r5
    nmbs->msg.buf_idx += n;
 8008ac0:	80da      	strh	r2, [r3, #6]
    err = recv_msg_footer(nmbs);
 8008ac2:	f7ff fcb0 	bl	8008426 <recv_msg_footer>
 8008ac6:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008ac8:	d1d9      	bne.n	8008a7e <recv_write_file_record_res+0x36>
    if (registers) {
 8008aca:	9b01      	ldr	r3, [sp, #4]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d0d6      	beq.n	8008a7e <recv_write_file_record_res+0x36>
        if (subreq_reference_type != 6)
 8008ad0:	9b05      	ldr	r3, [sp, #20]
 8008ad2:	2b06      	cmp	r3, #6
 8008ad4:	d1d1      	bne.n	8008a7a <recv_write_file_record_res+0x32>
        if (subreq_file_number != file_number)
 8008ad6:	9b02      	ldr	r3, [sp, #8]
 8008ad8:	9a06      	ldr	r2, [sp, #24]
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d1cd      	bne.n	8008a7a <recv_write_file_record_res+0x32>
        if (subreq_record_number != record_number)
 8008ade:	9b03      	ldr	r3, [sp, #12]
 8008ae0:	9a07      	ldr	r2, [sp, #28]
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d1c9      	bne.n	8008a7a <recv_write_file_record_res+0x32>
        if (subreq_record_length != count)
 8008ae6:	9b04      	ldr	r3, [sp, #16]
 8008ae8:	42b3      	cmp	r3, r6
 8008aea:	d1c6      	bne.n	8008a7a <recv_write_file_record_res+0x32>
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 8008aec:	19ed      	adds	r5, r5, r7
        swap_regs(subreq_record_data, subreq_record_length);
 8008aee:	0031      	movs	r1, r6
 8008af0:	0028      	movs	r0, r5
 8008af2:	f7ff fc59 	bl	80083a8 <swap_regs>
        if (memcmp(registers, subreq_record_data, subreq_data_size) != 0)
 8008af6:	0029      	movs	r1, r5
 8008af8:	9a00      	ldr	r2, [sp, #0]
 8008afa:	9801      	ldr	r0, [sp, #4]
 8008afc:	f003 fc14 	bl	800c328 <memcmp>
 8008b00:	2800      	cmp	r0, #0
 8008b02:	d0bc      	beq.n	8008a7e <recv_write_file_record_res+0x36>
 8008b04:	e7b9      	b.n	8008a7a <recv_write_file_record_res+0x32>

08008b06 <recv_read_device_identification_res>:
                                               uint8_t* next_object_id_out, uint8_t* objects_count_out) {
 8008b06:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b08:	b085      	sub	sp, #20
 8008b0a:	0004      	movs	r4, r0
 8008b0c:	000f      	movs	r7, r1
 8008b0e:	9200      	str	r2, [sp, #0]
 8008b10:	9303      	str	r3, [sp, #12]
    nmbs_error err = recv_res_header(nmbs);
 8008b12:	f7ff fd29 	bl	8008568 <recv_res_header>
    if (err != NMBS_ERROR_NONE)
 8008b16:	2800      	cmp	r0, #0
 8008b18:	d149      	bne.n	8008bae <recv_read_device_identification_res+0xa8>
    err = recv(nmbs, 6);
 8008b1a:	2106      	movs	r1, #6
 8008b1c:	0020      	movs	r0, r4
 8008b1e:	f7ff fc6d 	bl	80083fc <recv>
    if (err != NMBS_ERROR_NONE)
 8008b22:	2800      	cmp	r0, #0
 8008b24:	d143      	bne.n	8008bae <recv_read_device_identification_res+0xa8>
    uint8_t mei_type = get_1(nmbs);
 8008b26:	0020      	movs	r0, r4
 8008b28:	f7ff fc18 	bl	800835c <get_1>
    if (mei_type != 0x0E)
 8008b2c:	280e      	cmp	r0, #14
 8008b2e:	d002      	beq.n	8008b36 <recv_read_device_identification_res+0x30>
        return NMBS_ERROR_INVALID_RESPONSE;
 8008b30:	2002      	movs	r0, #2
        return NMBS_ERROR_INVALID_ARGUMENT;
 8008b32:	4240      	negs	r0, r0
 8008b34:	e03b      	b.n	8008bae <recv_read_device_identification_res+0xa8>
    uint8_t read_device_id_code = get_1(nmbs);
 8008b36:	0020      	movs	r0, r4
 8008b38:	f7ff fc10 	bl	800835c <get_1>
    if (read_device_id_code < 1 || read_device_id_code > 4)
 8008b3c:	3801      	subs	r0, #1
 8008b3e:	b2c0      	uxtb	r0, r0
 8008b40:	2803      	cmp	r0, #3
 8008b42:	d8f5      	bhi.n	8008b30 <recv_read_device_identification_res+0x2a>
    uint8_t conformity_level = get_1(nmbs);
 8008b44:	0020      	movs	r0, r4
 8008b46:	f7ff fc09 	bl	800835c <get_1>
    if (conformity_level < 1 || (conformity_level > 3 && conformity_level < 0x81) || conformity_level > 0x83)
 8008b4a:	1e43      	subs	r3, r0, #1
 8008b4c:	b2db      	uxtb	r3, r3
 8008b4e:	2b82      	cmp	r3, #130	@ 0x82
 8008b50:	d8ee      	bhi.n	8008b30 <recv_read_device_identification_res+0x2a>
 8008b52:	3804      	subs	r0, #4
 8008b54:	b2c0      	uxtb	r0, r0
 8008b56:	287c      	cmp	r0, #124	@ 0x7c
 8008b58:	d9ea      	bls.n	8008b30 <recv_read_device_identification_res+0x2a>
    uint8_t more_follows = get_1(nmbs);
 8008b5a:	0020      	movs	r0, r4
 8008b5c:	f7ff fbfe 	bl	800835c <get_1>
    if (more_follows != 0 && more_follows != 0xFF)
 8008b60:	1e43      	subs	r3, r0, #1
 8008b62:	b2db      	uxtb	r3, r3
    uint8_t more_follows = get_1(nmbs);
 8008b64:	0006      	movs	r6, r0
    if (more_follows != 0 && more_follows != 0xFF)
 8008b66:	2bfd      	cmp	r3, #253	@ 0xfd
 8008b68:	d9e2      	bls.n	8008b30 <recv_read_device_identification_res+0x2a>
    uint8_t next_object_id = get_1(nmbs);
 8008b6a:	0020      	movs	r0, r4
 8008b6c:	f7ff fbf6 	bl	800835c <get_1>
 8008b70:	0005      	movs	r5, r0
    uint8_t objects_count = get_1(nmbs);
 8008b72:	0020      	movs	r0, r4
 8008b74:	f7ff fbf2 	bl	800835c <get_1>
    if (objects_count_out)
 8008b78:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
    uint8_t objects_count = get_1(nmbs);
 8008b7a:	9001      	str	r0, [sp, #4]
    if (objects_count_out)
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d000      	beq.n	8008b82 <recv_read_device_identification_res+0x7c>
        *objects_count_out = objects_count;
 8008b80:	7018      	strb	r0, [r3, #0]
    if (buffers_count == 0) {
 8008b82:	2f00      	cmp	r7, #0
 8008b84:	d004      	beq.n	8008b90 <recv_read_device_identification_res+0x8a>
    else if (objects_count > buffers_count)
 8008b86:	9b01      	ldr	r3, [sp, #4]
 8008b88:	429f      	cmp	r7, r3
 8008b8a:	d202      	bcs.n	8008b92 <recv_read_device_identification_res+0x8c>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8008b8c:	2001      	movs	r0, #1
 8008b8e:	e7d0      	b.n	8008b32 <recv_read_device_identification_res+0x2c>
        buffers_out = NULL;
 8008b90:	9700      	str	r7, [sp, #0]
    if (more_follows == 0)
 8008b92:	2e00      	cmp	r6, #0
 8008b94:	d100      	bne.n	8008b98 <recv_read_device_identification_res+0x92>
        next_object_id = 0x7F;    // This value is reserved in the spec, we use it to signal stream is finished
 8008b96:	257f      	movs	r5, #127	@ 0x7f
    if (next_object_id_out)
 8008b98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d000      	beq.n	8008ba0 <recv_read_device_identification_res+0x9a>
        *next_object_id_out = next_object_id;
 8008b9e:	701d      	strb	r5, [r3, #0]
        next_object_id = 0x7F;    // This value is reserved in the spec, we use it to signal stream is finished
 8008ba0:	2700      	movs	r7, #0
    for (int i = 0; i < objects_count; i++) {
 8008ba2:	9b01      	ldr	r3, [sp, #4]
 8008ba4:	429f      	cmp	r7, r3
 8008ba6:	db04      	blt.n	8008bb2 <recv_read_device_identification_res+0xac>
    return recv_msg_footer(nmbs);
 8008ba8:	0020      	movs	r0, r4
 8008baa:	f7ff fc3c 	bl	8008426 <recv_msg_footer>
}
 8008bae:	b005      	add	sp, #20
 8008bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        err = recv(nmbs, 2);
 8008bb2:	2102      	movs	r1, #2
 8008bb4:	0020      	movs	r0, r4
 8008bb6:	f7ff fc21 	bl	80083fc <recv>
        if (err != NMBS_ERROR_NONE)
 8008bba:	2800      	cmp	r0, #0
 8008bbc:	d1f7      	bne.n	8008bae <recv_read_device_identification_res+0xa8>
        uint8_t object_id = get_1(nmbs);
 8008bbe:	0020      	movs	r0, r4
 8008bc0:	f7ff fbcc 	bl	800835c <get_1>
 8008bc4:	9002      	str	r0, [sp, #8]
        uint8_t object_length = get_1(nmbs);
 8008bc6:	0020      	movs	r0, r4
 8008bc8:	f7ff fbc8 	bl	800835c <get_1>
 8008bcc:	b2fd      	uxtb	r5, r7
        if (object_length > res_size_left)
 8008bce:	006b      	lsls	r3, r5, #1
 8008bd0:	425b      	negs	r3, r3
 8008bd2:	3b0c      	subs	r3, #12
 8008bd4:	b2db      	uxtb	r3, r3
        uint8_t object_length = get_1(nmbs);
 8008bd6:	0006      	movs	r6, r0
        if (object_length > res_size_left)
 8008bd8:	4298      	cmp	r0, r3
 8008bda:	d8a9      	bhi.n	8008b30 <recv_read_device_identification_res+0x2a>
        err = recv(nmbs, object_length);
 8008bdc:	0001      	movs	r1, r0
 8008bde:	0020      	movs	r0, r4
 8008be0:	f7ff fc0c 	bl	80083fc <recv>
        if (err != NMBS_ERROR_NONE)
 8008be4:	2800      	cmp	r0, #0
 8008be6:	d1e2      	bne.n	8008bae <recv_read_device_identification_res+0xa8>
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 8008be8:	0023      	movs	r3, r4
 8008bea:	33fe      	adds	r3, #254	@ 0xfe
 8008bec:	88d9      	ldrh	r1, [r3, #6]
    nmbs->msg.buf_idx += n;
 8008bee:	1872      	adds	r2, r6, r1
 8008bf0:	80da      	strh	r2, [r3, #6]
        if (ids_out)
 8008bf2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d001      	beq.n	8008bfc <recv_read_device_identification_res+0xf6>
            ids_out[i] = object_id;
 8008bf8:	9a02      	ldr	r2, [sp, #8]
 8008bfa:	55da      	strb	r2, [r3, r7]
        if (order)
 8008bfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d001      	beq.n	8008c06 <recv_read_device_identification_res+0x100>
            buf_index = order[object_id];
 8008c02:	9a02      	ldr	r2, [sp, #8]
 8008c04:	5c9d      	ldrb	r5, [r3, r2]
        if (buffers_out) {
 8008c06:	9b00      	ldr	r3, [sp, #0]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d009      	beq.n	8008c20 <recv_read_device_identification_res+0x11a>
            strncpy(buffers_out[buf_index], str, buffers_length);
 8008c0c:	00ad      	lsls	r5, r5, #2
 8008c0e:	195d      	adds	r5, r3, r5
 8008c10:	9a03      	ldr	r2, [sp, #12]
 8008c12:	6828      	ldr	r0, [r5, #0]
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 8008c14:	1861      	adds	r1, r4, r1
            strncpy(buffers_out[buf_index], str, buffers_length);
 8008c16:	f003 fbb0 	bl	800c37a <strncpy>
            buffers_out[buf_index][object_length] = 0;
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	682b      	ldr	r3, [r5, #0]
 8008c1e:	559a      	strb	r2, [r3, r6]
    for (int i = 0; i < objects_count; i++) {
 8008c20:	3701      	adds	r7, #1
 8008c22:	e7be      	b.n	8008ba2 <recv_read_device_identification_res+0x9c>

08008c24 <nmbs_callbacks_create>:

    return err;
}


void nmbs_callbacks_create(nmbs_callbacks* callbacks) {
 8008c24:	b510      	push	{r4, lr}
 8008c26:	0004      	movs	r4, r0
    memset(callbacks, 0, sizeof(nmbs_callbacks));
 8008c28:	2238      	movs	r2, #56	@ 0x38
 8008c2a:	2100      	movs	r1, #0
 8008c2c:	f003 fb9d 	bl	800c36a <memset>
    callbacks->initialized = 0xFFFFDEBE;
 8008c30:	4b01      	ldr	r3, [pc, #4]	@ (8008c38 <nmbs_callbacks_create+0x14>)
 8008c32:	6363      	str	r3, [r4, #52]	@ 0x34
}
 8008c34:	bd10      	pop	{r4, pc}
 8008c36:	46c0      	nop			@ (mov r8, r8)
 8008c38:	ffffdebe 	.word	0xffffdebe

08008c3c <nmbs_server_create>:


nmbs_error nmbs_server_create(nmbs_t* nmbs, uint8_t address_rtu, const nmbs_platform_conf* platform_conf,
                              const nmbs_callbacks* callbacks) {
 8008c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c3e:	001e      	movs	r6, r3
    if (platform_conf->transport == NMBS_TRANSPORT_RTU && address_rtu == 0)
 8008c40:	7813      	ldrb	r3, [r2, #0]
                              const nmbs_callbacks* callbacks) {
 8008c42:	000f      	movs	r7, r1
 8008c44:	0005      	movs	r5, r0
 8008c46:	0011      	movs	r1, r2
    if (platform_conf->transport == NMBS_TRANSPORT_RTU && address_rtu == 0)
 8008c48:	2b01      	cmp	r3, #1
 8008c4a:	d101      	bne.n	8008c50 <nmbs_server_create+0x14>
 8008c4c:	2f00      	cmp	r7, #0
 8008c4e:	d016      	beq.n	8008c7e <nmbs_server_create+0x42>
        return NMBS_ERROR_INVALID_ARGUMENT;

    if (!callbacks || callbacks->initialized != 0xFFFFDEBE)
 8008c50:	2e00      	cmp	r6, #0
 8008c52:	d014      	beq.n	8008c7e <nmbs_server_create+0x42>
 8008c54:	4b0b      	ldr	r3, [pc, #44]	@ (8008c84 <nmbs_server_create+0x48>)
 8008c56:	6b72      	ldr	r2, [r6, #52]	@ 0x34
 8008c58:	429a      	cmp	r2, r3
 8008c5a:	d110      	bne.n	8008c7e <nmbs_server_create+0x42>
        return NMBS_ERROR_INVALID_ARGUMENT;

    nmbs_error ret = nmbs_create(nmbs, platform_conf);
 8008c5c:	0028      	movs	r0, r5
 8008c5e:	f7ff fe43 	bl	80088e8 <nmbs_create>
 8008c62:	1e04      	subs	r4, r0, #0
    if (ret != NMBS_ERROR_NONE)
 8008c64:	d109      	bne.n	8008c7a <nmbs_server_create+0x3e>
        return ret;

    nmbs->address_rtu = address_rtu;
 8008c66:	23b2      	movs	r3, #178	@ 0xb2
    nmbs->callbacks = *callbacks;
 8008c68:	0028      	movs	r0, r5
    nmbs->address_rtu = address_rtu;
 8008c6a:	005b      	lsls	r3, r3, #1
    nmbs->callbacks = *callbacks;
 8008c6c:	300d      	adds	r0, #13
 8008c6e:	2238      	movs	r2, #56	@ 0x38
 8008c70:	0031      	movs	r1, r6
    nmbs->address_rtu = address_rtu;
 8008c72:	54ef      	strb	r7, [r5, r3]
    nmbs->callbacks = *callbacks;
 8008c74:	30ff      	adds	r0, #255	@ 0xff
 8008c76:	f003 fc81 	bl	800c57c <memcpy>

    return NMBS_ERROR_NONE;
}
 8008c7a:	0020      	movs	r0, r4
 8008c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return NMBS_ERROR_INVALID_ARGUMENT;
 8008c7e:	2401      	movs	r4, #1
 8008c80:	4264      	negs	r4, r4
 8008c82:	e7fa      	b.n	8008c7a <nmbs_server_create+0x3e>
 8008c84:	ffffdebe 	.word	0xffffdebe

08008c88 <nmbs_server_poll>:


nmbs_error nmbs_server_poll(nmbs_t* nmbs) {
 8008c88:	b5f0      	push	{r4, r5, r6, r7, lr}
    nmbs->msg.buf_idx = 0;
 8008c8a:	0004      	movs	r4, r0
 8008c8c:	2300      	movs	r3, #0
nmbs_error nmbs_server_poll(nmbs_t* nmbs) {
 8008c8e:	b0d7      	sub	sp, #348	@ 0x15c
    nmbs->msg.buf_idx = 0;
 8008c90:	34fc      	adds	r4, #252	@ 0xfc
nmbs_error nmbs_server_poll(nmbs_t* nmbs) {
 8008c92:	af04      	add	r7, sp, #16
    nmbs->msg.buf_idx = 0;
 8008c94:	60a3      	str	r3, [r4, #8]
    nmbs->msg.transaction_id = 0;
 8008c96:	60e3      	str	r3, [r4, #12]
    nmbs_error err = recv_msg_header(nmbs, first_byte_received);
 8008c98:	332b      	adds	r3, #43	@ 0x2b
 8008c9a:	18f9      	adds	r1, r7, r3
nmbs_error nmbs_server_poll(nmbs_t* nmbs) {
 8008c9c:	0006      	movs	r6, r0
    nmbs_error err = recv_msg_header(nmbs, first_byte_received);
 8008c9e:	f7ff fbe1 	bl	8008464 <recv_msg_header>
 8008ca2:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008ca4:	d008      	beq.n	8008cb8 <nmbs_server_poll+0x30>
    msg_state_reset(nmbs);

    bool first_byte_received = false;
    nmbs_error err = recv_req_header(nmbs, &first_byte_received);
    if (err != NMBS_ERROR_NONE) {
        if (!first_byte_received && err == NMBS_ERROR_TIMEOUT)
 8008ca6:	232b      	movs	r3, #43	@ 0x2b
 8008ca8:	18fb      	adds	r3, r7, r3
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d03d      	beq.n	8008d2c <nmbs_server_poll+0xa4>

        return err;
    }

    return NMBS_ERROR_NONE;
}
 8008cb0:	0028      	movs	r0, r5
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	b053      	add	sp, #332	@ 0x14c
 8008cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8008cb8:	23a6      	movs	r3, #166	@ 0xa6
 8008cba:	0032      	movs	r2, r6
 8008cbc:	005b      	lsls	r3, r3, #1
 8008cbe:	5cf3      	ldrb	r3, [r6, r3]
 8008cc0:	32ff      	adds	r2, #255	@ 0xff
 8008cc2:	627a      	str	r2, [r7, #36]	@ 0x24
 8008cc4:	2b01      	cmp	r3, #1
 8008cc6:	d104      	bne.n	8008cd2 <nmbs_server_poll+0x4a>
        if (nmbs->msg.unit_id == NMBS_BROADCAST_ADDRESS)
 8008cc8:	79d2      	ldrb	r2, [r2, #7]
 8008cca:	2a00      	cmp	r2, #0
 8008ccc:	d123      	bne.n	8008d16 <nmbs_server_poll+0x8e>
            nmbs->msg.broadcast = true;
 8008cce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cd0:	72d3      	strb	r3, [r2, #11]
    switch (nmbs->msg.fc) {
 8008cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cd4:	7a18      	ldrb	r0, [r3, #8]
 8008cd6:	2817      	cmp	r0, #23
 8008cd8:	d82c      	bhi.n	8008d34 <nmbs_server_poll+0xac>
 8008cda:	2800      	cmp	r0, #0
 8008cdc:	d02e      	beq.n	8008d3c <nmbs_server_poll+0xb4>
 8008cde:	3801      	subs	r0, #1
 8008ce0:	2816      	cmp	r0, #22
 8008ce2:	d82b      	bhi.n	8008d3c <nmbs_server_poll+0xb4>
 8008ce4:	f7f7 fa2c 	bl	8000140 <__gnu_thumb1_case_uhi>
 8008ce8:	0032002c 	.word	0x0032002c
 8008cec:	00390034 	.word	0x00390034
 8008cf0:	0084003b 	.word	0x0084003b
 8008cf4:	002a002a 	.word	0x002a002a
 8008cf8:	002a002a 	.word	0x002a002a
 8008cfc:	002a002a 	.word	0x002a002a
 8008d00:	002a002a 	.word	0x002a002a
 8008d04:	013d00c5 	.word	0x013d00c5
 8008d08:	002a002a 	.word	0x002a002a
 8008d0c:	01b0002a 	.word	0x01b0002a
 8008d10:	002a0294 	.word	0x002a0294
 8008d14:	0352      	.short	0x0352
        else if (nmbs->msg.unit_id != nmbs->address_rtu)
 8008d16:	20b2      	movs	r0, #178	@ 0xb2
 8008d18:	0040      	lsls	r0, r0, #1
 8008d1a:	5c30      	ldrb	r0, [r6, r0]
 8008d1c:	4290      	cmp	r0, r2
 8008d1e:	d002      	beq.n	8008d26 <nmbs_server_poll+0x9e>
            nmbs->msg.ignored = true;
 8008d20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d22:	7313      	strb	r3, [r2, #12]
    if (err != NMBS_ERROR_NONE) {
 8008d24:	e7d5      	b.n	8008cd2 <nmbs_server_poll+0x4a>
            nmbs->msg.ignored = false;
 8008d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d28:	731d      	strb	r5, [r3, #12]
    if (err != NMBS_ERROR_NONE) {
 8008d2a:	e7d2      	b.n	8008cd2 <nmbs_server_poll+0x4a>
        if (!first_byte_received && err == NMBS_ERROR_TIMEOUT)
 8008d2c:	1cc3      	adds	r3, r0, #3
 8008d2e:	d1bf      	bne.n	8008cb0 <nmbs_server_poll+0x28>
            return NMBS_ERROR_NONE;
 8008d30:	2500      	movs	r5, #0
 8008d32:	e7bd      	b.n	8008cb0 <nmbs_server_poll+0x28>
    switch (nmbs->msg.fc) {
 8008d34:	282b      	cmp	r0, #43	@ 0x2b
 8008d36:	d101      	bne.n	8008d3c <nmbs_server_poll+0xb4>
 8008d38:	f000 fc1a 	bl	8009570 <nmbs_server_poll+0x8e8>
            err = send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 8008d3c:	2101      	movs	r1, #1
 8008d3e:	e031      	b.n	8008da4 <nmbs_server_poll+0x11c>
    return handle_read_discrete(nmbs, nmbs->callbacks.read_coils);
 8008d40:	6921      	ldr	r1, [r4, #16]
    return handle_read_discrete(nmbs, nmbs->callbacks.read_discrete_inputs);
 8008d42:	0030      	movs	r0, r6
 8008d44:	f7ff fcef 	bl	8008726 <handle_read_discrete>
            err = send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 8008d48:	0005      	movs	r5, r0
 8008d4a:	e08a      	b.n	8008e62 <nmbs_server_poll+0x1da>
    return handle_read_discrete(nmbs, nmbs->callbacks.read_discrete_inputs);
 8008d4c:	6961      	ldr	r1, [r4, #20]
 8008d4e:	e7f8      	b.n	8008d42 <nmbs_server_poll+0xba>
    return handle_read_registers(nmbs, nmbs->callbacks.read_holding_registers);
 8008d50:	69a1      	ldr	r1, [r4, #24]
    return handle_read_registers(nmbs, nmbs->callbacks.read_input_registers);
 8008d52:	0030      	movs	r0, r6
 8008d54:	f7ff fd58 	bl	8008808 <handle_read_registers>
 8008d58:	e7f6      	b.n	8008d48 <nmbs_server_poll+0xc0>
 8008d5a:	69e1      	ldr	r1, [r4, #28]
 8008d5c:	e7f9      	b.n	8008d52 <nmbs_server_poll+0xca>
    nmbs_error err = recv(nmbs, 4);
 8008d5e:	2104      	movs	r1, #4
 8008d60:	0030      	movs	r0, r6
 8008d62:	f7ff fb4b 	bl	80083fc <recv>
 8008d66:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008d68:	d17b      	bne.n	8008e62 <nmbs_server_poll+0x1da>
    uint16_t address = get_2(nmbs);
 8008d6a:	0030      	movs	r0, r6
 8008d6c:	f7ff fb04 	bl	8008378 <get_2>
 8008d70:	61f8      	str	r0, [r7, #28]
    uint16_t value = get_2(nmbs);
 8008d72:	0030      	movs	r0, r6
 8008d74:	f7ff fb00 	bl	8008378 <get_2>
 8008d78:	6238      	str	r0, [r7, #32]
    err = recv_msg_footer(nmbs);
 8008d7a:	0030      	movs	r0, r6
 8008d7c:	f7ff fb53 	bl	8008426 <recv_msg_footer>
 8008d80:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008d82:	d16e      	bne.n	8008e62 <nmbs_server_poll+0x1da>
    if (!nmbs->msg.ignored) {
 8008d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d86:	7b1b      	ldrb	r3, [r3, #12]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d12b      	bne.n	8008de4 <nmbs_server_poll+0x15c>
        if (nmbs->callbacks.write_single_coil) {
 8008d8c:	6a25      	ldr	r5, [r4, #32]
 8008d8e:	2d00      	cmp	r5, #0
 8008d90:	d0d4      	beq.n	8008d3c <nmbs_server_poll+0xb4>
            if (value != 0 && value != 0xFF00)
 8008d92:	6a3b      	ldr	r3, [r7, #32]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d009      	beq.n	8008dac <nmbs_server_poll+0x124>
 8008d98:	23ff      	movs	r3, #255	@ 0xff
 8008d9a:	6a3a      	ldr	r2, [r7, #32]
 8008d9c:	021b      	lsls	r3, r3, #8
 8008d9e:	429a      	cmp	r2, r3
 8008da0:	d004      	beq.n	8008dac <nmbs_server_poll+0x124>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8008da2:	2103      	movs	r1, #3
            err = send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 8008da4:	0030      	movs	r0, r6
 8008da6:	f7ff fcab 	bl	8008700 <send_exception_msg>
 8008daa:	e7cd      	b.n	8008d48 <nmbs_server_poll+0xc0>
            err = nmbs->callbacks.write_single_coil(address, value == 0 ? false : true, nmbs->msg.unit_id,
 8008dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dae:	6a39      	ldr	r1, [r7, #32]
 8008db0:	79da      	ldrb	r2, [r3, #7]
 8008db2:	1e4b      	subs	r3, r1, #1
 8008db4:	4199      	sbcs	r1, r3
 8008db6:	69f8      	ldr	r0, [r7, #28]
 8008db8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008dba:	b2c9      	uxtb	r1, r1
 8008dbc:	47a8      	blx	r5
            if (err != NMBS_ERROR_NONE) {
 8008dbe:	2800      	cmp	r0, #0
 8008dc0:	d002      	beq.n	8008dc8 <nmbs_server_poll+0x140>
                    if (nmbs_error_is_exception(err))
 8008dc2:	b2c1      	uxtb	r1, r0
 8008dc4:	f000 fc24 	bl	8009610 <nmbs_server_poll+0x988>
            if (!nmbs->msg.broadcast) {
 8008dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dca:	7adb      	ldrb	r3, [r3, #11]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d1af      	bne.n	8008d30 <nmbs_server_poll+0xa8>
    put_msg_header(nmbs, data_length);
 8008dd0:	2104      	movs	r1, #4
 8008dd2:	0030      	movs	r0, r6
 8008dd4:	f7ff fc6b 	bl	80086ae <put_msg_header>
                put_2(nmbs, address);
 8008dd8:	69f9      	ldr	r1, [r7, #28]
                put_2(nmbs, address);
 8008dda:	0030      	movs	r0, r6
 8008ddc:	f7ff fad8 	bl	8008390 <put_2>
                put_2(nmbs, quantity);
 8008de0:	6a39      	ldr	r1, [r7, #32]
 8008de2:	e035      	b.n	8008e50 <nmbs_server_poll+0x1c8>
        return recv_write_single_coil_res(nmbs, address, value);
 8008de4:	6a3a      	ldr	r2, [r7, #32]
 8008de6:	69f9      	ldr	r1, [r7, #28]
        return recv_write_multiple_coils_res(nmbs, address, quantity);
 8008de8:	0030      	movs	r0, r6
 8008dea:	f7ff fdc1 	bl	8008970 <recv_write_single_coil_res>
 8008dee:	e7ab      	b.n	8008d48 <nmbs_server_poll+0xc0>
    nmbs_error err = recv(nmbs, 4);
 8008df0:	2104      	movs	r1, #4
 8008df2:	0030      	movs	r0, r6
 8008df4:	f7ff fb02 	bl	80083fc <recv>
 8008df8:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008dfa:	d132      	bne.n	8008e62 <nmbs_server_poll+0x1da>
    uint16_t address = get_2(nmbs);
 8008dfc:	0030      	movs	r0, r6
 8008dfe:	f7ff fabb 	bl	8008378 <get_2>
 8008e02:	6238      	str	r0, [r7, #32]
    uint16_t value = get_2(nmbs);
 8008e04:	0030      	movs	r0, r6
 8008e06:	f7ff fab7 	bl	8008378 <get_2>
 8008e0a:	61f8      	str	r0, [r7, #28]
    err = recv_msg_footer(nmbs);
 8008e0c:	0030      	movs	r0, r6
 8008e0e:	f7ff fb0a 	bl	8008426 <recv_msg_footer>
 8008e12:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008e14:	d125      	bne.n	8008e62 <nmbs_server_poll+0x1da>
    if (!nmbs->msg.ignored) {
 8008e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e18:	7b1b      	ldrb	r3, [r3, #12]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d126      	bne.n	8008e6c <nmbs_server_poll+0x1e4>
        if (nmbs->callbacks.write_single_register) {
 8008e1e:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8008e20:	2d00      	cmp	r5, #0
 8008e22:	d08b      	beq.n	8008d3c <nmbs_server_poll+0xb4>
            err = nmbs->callbacks.write_single_register(address, value, nmbs->msg.unit_id, nmbs->callbacks.arg);
 8008e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e26:	69f9      	ldr	r1, [r7, #28]
 8008e28:	79da      	ldrb	r2, [r3, #7]
 8008e2a:	6a38      	ldr	r0, [r7, #32]
 8008e2c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008e2e:	47a8      	blx	r5
            if (err != NMBS_ERROR_NONE) {
 8008e30:	2800      	cmp	r0, #0
 8008e32:	d1c6      	bne.n	8008dc2 <nmbs_server_poll+0x13a>
            if (!nmbs->msg.broadcast) {
 8008e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e36:	7adb      	ldrb	r3, [r3, #11]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d000      	beq.n	8008e3e <nmbs_server_poll+0x1b6>
 8008e3c:	e778      	b.n	8008d30 <nmbs_server_poll+0xa8>
    put_msg_header(nmbs, data_length);
 8008e3e:	2104      	movs	r1, #4
 8008e40:	0030      	movs	r0, r6
 8008e42:	f7ff fc34 	bl	80086ae <put_msg_header>
                put_2(nmbs, address);
 8008e46:	6a39      	ldr	r1, [r7, #32]
 8008e48:	0030      	movs	r0, r6
 8008e4a:	f7ff faa1 	bl	8008390 <put_2>
                put_2(nmbs, value);
 8008e4e:	69f9      	ldr	r1, [r7, #28]
                put_2(nmbs, quantity);
 8008e50:	0030      	movs	r0, r6
 8008e52:	f7ff fa9d 	bl	8008390 <put_2>
            err = send_msg(nmbs);
 8008e56:	0030      	movs	r0, r6
 8008e58:	f7ff fb63 	bl	8008522 <send_msg>
 8008e5c:	1e05      	subs	r5, r0, #0
            if (err != NMBS_ERROR_NONE)
 8008e5e:	d100      	bne.n	8008e62 <nmbs_server_poll+0x1da>
 8008e60:	e766      	b.n	8008d30 <nmbs_server_poll+0xa8>
    if (err != NMBS_ERROR_NONE && !nmbs_error_is_exception(err)) {
 8008e62:	b2eb      	uxtb	r3, r5
 8008e64:	2b04      	cmp	r3, #4
 8008e66:	d800      	bhi.n	8008e6a <nmbs_server_poll+0x1e2>
 8008e68:	e762      	b.n	8008d30 <nmbs_server_poll+0xa8>
 8008e6a:	e2b0      	b.n	80093ce <nmbs_server_poll+0x746>
        return recv_write_single_register_res(nmbs, address, value);
 8008e6c:	69fa      	ldr	r2, [r7, #28]
        return recv_write_multiple_registers_res(nmbs, address, quantity);
 8008e6e:	6a39      	ldr	r1, [r7, #32]
 8008e70:	e7ba      	b.n	8008de8 <nmbs_server_poll+0x160>
    nmbs_error err = recv(nmbs, 5);
 8008e72:	2105      	movs	r1, #5
 8008e74:	0030      	movs	r0, r6
 8008e76:	f7ff fac1 	bl	80083fc <recv>
 8008e7a:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008e7c:	d1f1      	bne.n	8008e62 <nmbs_server_poll+0x1da>
    uint16_t address = get_2(nmbs);
 8008e7e:	0030      	movs	r0, r6
 8008e80:	f7ff fa7a 	bl	8008378 <get_2>
 8008e84:	6178      	str	r0, [r7, #20]
    uint16_t quantity = get_2(nmbs);
 8008e86:	0030      	movs	r0, r6
 8008e88:	f7ff fa76 	bl	8008378 <get_2>
 8008e8c:	6238      	str	r0, [r7, #32]
    uint8_t coils_bytes = get_1(nmbs);
 8008e8e:	0030      	movs	r0, r6
 8008e90:	f7ff fa64 	bl	800835c <get_1>
 8008e94:	61f8      	str	r0, [r7, #28]
    if (coils_bytes > 246)
 8008e96:	28f6      	cmp	r0, #246	@ 0xf6
 8008e98:	d900      	bls.n	8008e9c <nmbs_server_poll+0x214>
 8008e9a:	e296      	b.n	80093ca <nmbs_server_poll+0x742>
    err = recv(nmbs, coils_bytes);
 8008e9c:	0001      	movs	r1, r0
 8008e9e:	0030      	movs	r0, r6
 8008ea0:	f7ff faac 	bl	80083fc <recv>
 8008ea4:	0005      	movs	r5, r0
    if (err != NMBS_ERROR_NONE)
 8008ea6:	1e03      	subs	r3, r0, #0
    err = recv(nmbs, coils_bytes);
 8008ea8:	61b8      	str	r0, [r7, #24]
    if (err != NMBS_ERROR_NONE)
 8008eaa:	d1da      	bne.n	8008e62 <nmbs_server_poll+0x1da>
    nmbs_bitfield coils = {0};
 8008eac:	3328      	adds	r3, #40	@ 0x28
 8008eae:	18db      	adds	r3, r3, r3
 8008eb0:	0001      	movs	r1, r0
 8008eb2:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8008eb4:	22f6      	movs	r2, #246	@ 0xf6
 8008eb6:	19d8      	adds	r0, r3, r7
 8008eb8:	f003 fa57 	bl	800c36a <memset>
    for (int i = 0; i < coils_bytes; i++) {
 8008ebc:	69bd      	ldr	r5, [r7, #24]
 8008ebe:	69fb      	ldr	r3, [r7, #28]
        coils[i] = get_1(nmbs);
 8008ec0:	0030      	movs	r0, r6
    for (int i = 0; i < coils_bytes; i++) {
 8008ec2:	429d      	cmp	r5, r3
 8008ec4:	db18      	blt.n	8008ef8 <nmbs_server_poll+0x270>
    err = recv_msg_footer(nmbs);
 8008ec6:	f7ff faae 	bl	8008426 <recv_msg_footer>
 8008eca:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008ecc:	d1c9      	bne.n	8008e62 <nmbs_server_poll+0x1da>
    if (!nmbs->msg.ignored) {
 8008ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ed0:	7b1b      	ldrb	r3, [r3, #12]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d142      	bne.n	8008f5c <nmbs_server_poll+0x2d4>
        if (quantity < 1 || quantity > 0x07B0)
 8008ed6:	22f6      	movs	r2, #246	@ 0xf6
 8008ed8:	6a3b      	ldr	r3, [r7, #32]
 8008eda:	00d2      	lsls	r2, r2, #3
 8008edc:	3b01      	subs	r3, #1
 8008ede:	b29b      	uxth	r3, r3
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d300      	bcc.n	8008ee6 <nmbs_server_poll+0x25e>
 8008ee4:	e75d      	b.n	8008da2 <nmbs_server_poll+0x11a>
        if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 8008ee6:	6a3a      	ldr	r2, [r7, #32]
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	189b      	adds	r3, r3, r2
 8008eec:	2280      	movs	r2, #128	@ 0x80
 8008eee:	0252      	lsls	r2, r2, #9
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d90a      	bls.n	8008f0a <nmbs_server_poll+0x282>
                        return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8008ef4:	2102      	movs	r1, #2
 8008ef6:	e755      	b.n	8008da4 <nmbs_server_poll+0x11c>
        coils[i] = get_1(nmbs);
 8008ef8:	f7ff fa30 	bl	800835c <get_1>
 8008efc:	2324      	movs	r3, #36	@ 0x24
 8008efe:	2228      	movs	r2, #40	@ 0x28
 8008f00:	189b      	adds	r3, r3, r2
 8008f02:	19db      	adds	r3, r3, r7
 8008f04:	5558      	strb	r0, [r3, r5]
    for (int i = 0; i < coils_bytes; i++) {
 8008f06:	3501      	adds	r5, #1
 8008f08:	e7d9      	b.n	8008ebe <nmbs_server_poll+0x236>
        if (coils_bytes == 0)
 8008f0a:	69fb      	ldr	r3, [r7, #28]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d100      	bne.n	8008f12 <nmbs_server_poll+0x28a>
 8008f10:	e747      	b.n	8008da2 <nmbs_server_poll+0x11a>
        if ((quantity + 7) / 8 != coils_bytes)
 8008f12:	6a3b      	ldr	r3, [r7, #32]
 8008f14:	69fa      	ldr	r2, [r7, #28]
 8008f16:	3307      	adds	r3, #7
 8008f18:	b29b      	uxth	r3, r3
 8008f1a:	10db      	asrs	r3, r3, #3
 8008f1c:	429a      	cmp	r2, r3
 8008f1e:	d000      	beq.n	8008f22 <nmbs_server_poll+0x29a>
 8008f20:	e73f      	b.n	8008da2 <nmbs_server_poll+0x11a>
        if (nmbs->callbacks.write_multiple_coils) {
 8008f22:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8008f24:	2d00      	cmp	r5, #0
 8008f26:	d100      	bne.n	8008f2a <nmbs_server_poll+0x2a2>
 8008f28:	e708      	b.n	8008d3c <nmbs_server_poll+0xb4>
            err = nmbs->callbacks.write_multiple_coils(address, quantity, coils, nmbs->msg.unit_id,
 8008f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f2c:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8008f2e:	2128      	movs	r1, #40	@ 0x28
 8008f30:	79db      	ldrb	r3, [r3, #7]
 8008f32:	9200      	str	r2, [sp, #0]
 8008f34:	2224      	movs	r2, #36	@ 0x24
 8008f36:	1852      	adds	r2, r2, r1
 8008f38:	6978      	ldr	r0, [r7, #20]
 8008f3a:	6a39      	ldr	r1, [r7, #32]
 8008f3c:	19d2      	adds	r2, r2, r7
 8008f3e:	47a8      	blx	r5
            if (err != NMBS_ERROR_NONE) {
 8008f40:	2800      	cmp	r0, #0
 8008f42:	d000      	beq.n	8008f46 <nmbs_server_poll+0x2be>
 8008f44:	e73d      	b.n	8008dc2 <nmbs_server_poll+0x13a>
            if (!nmbs->msg.broadcast) {
 8008f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f48:	7adb      	ldrb	r3, [r3, #11]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d000      	beq.n	8008f50 <nmbs_server_poll+0x2c8>
 8008f4e:	e6ef      	b.n	8008d30 <nmbs_server_poll+0xa8>
    put_msg_header(nmbs, data_length);
 8008f50:	2104      	movs	r1, #4
 8008f52:	0030      	movs	r0, r6
 8008f54:	f7ff fbab 	bl	80086ae <put_msg_header>
                put_2(nmbs, address);
 8008f58:	6979      	ldr	r1, [r7, #20]
 8008f5a:	e73e      	b.n	8008dda <nmbs_server_poll+0x152>
        return recv_write_multiple_coils_res(nmbs, address, quantity);
 8008f5c:	6a3a      	ldr	r2, [r7, #32]
 8008f5e:	6979      	ldr	r1, [r7, #20]
 8008f60:	e742      	b.n	8008de8 <nmbs_server_poll+0x160>
    nmbs_error err = recv(nmbs, 5);
 8008f62:	2105      	movs	r1, #5
 8008f64:	0030      	movs	r0, r6
 8008f66:	f7ff fa49 	bl	80083fc <recv>
 8008f6a:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008f6c:	d000      	beq.n	8008f70 <nmbs_server_poll+0x2e8>
 8008f6e:	e778      	b.n	8008e62 <nmbs_server_poll+0x1da>
    uint16_t address = get_2(nmbs);
 8008f70:	0030      	movs	r0, r6
 8008f72:	f7ff fa01 	bl	8008378 <get_2>
 8008f76:	6238      	str	r0, [r7, #32]
    uint16_t quantity = get_2(nmbs);
 8008f78:	0030      	movs	r0, r6
 8008f7a:	f7ff f9fd 	bl	8008378 <get_2>
 8008f7e:	0004      	movs	r4, r0
    uint8_t registers_bytes = get_1(nmbs);
 8008f80:	0030      	movs	r0, r6
 8008f82:	f7ff f9eb 	bl	800835c <get_1>
    err = recv(nmbs, registers_bytes);
 8008f86:	0001      	movs	r1, r0
    uint8_t registers_bytes = get_1(nmbs);
 8008f88:	6278      	str	r0, [r7, #36]	@ 0x24
    err = recv(nmbs, registers_bytes);
 8008f8a:	0030      	movs	r0, r6
 8008f8c:	f7ff fa36 	bl	80083fc <recv>
 8008f90:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008f92:	d000      	beq.n	8008f96 <nmbs_server_poll+0x30e>
 8008f94:	e765      	b.n	8008e62 <nmbs_server_poll+0x1da>
    if (registers_bytes > 246)
 8008f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f98:	2bf6      	cmp	r3, #246	@ 0xf6
 8008f9a:	d900      	bls.n	8008f9e <nmbs_server_poll+0x316>
 8008f9c:	e215      	b.n	80093ca <nmbs_server_poll+0x742>
    for (int i = 0; i < registers_bytes / 2; i++) {
 8008f9e:	085b      	lsrs	r3, r3, #1
 8008fa0:	b2db      	uxtb	r3, r3
 8008fa2:	61fb      	str	r3, [r7, #28]
 8008fa4:	69fb      	ldr	r3, [r7, #28]
        registers[i] = get_2(nmbs);
 8008fa6:	0030      	movs	r0, r6
    for (int i = 0; i < registers_bytes / 2; i++) {
 8008fa8:	429d      	cmp	r5, r3
 8008faa:	db41      	blt.n	8009030 <nmbs_server_poll+0x3a8>
    err = recv_msg_footer(nmbs);
 8008fac:	f7ff fa3b 	bl	8008426 <recv_msg_footer>
 8008fb0:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008fb2:	d000      	beq.n	8008fb6 <nmbs_server_poll+0x32e>
 8008fb4:	e755      	b.n	8008e62 <nmbs_server_poll+0x1da>
    if (!nmbs->msg.ignored) {
 8008fb6:	0035      	movs	r5, r6
 8008fb8:	35ff      	adds	r5, #255	@ 0xff
 8008fba:	61fd      	str	r5, [r7, #28]
 8008fbc:	7b2b      	ldrb	r3, [r5, #12]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d140      	bne.n	8009044 <nmbs_server_poll+0x3bc>
        if (quantity < 1 || quantity > 0x007B)
 8008fc2:	1e63      	subs	r3, r4, #1
 8008fc4:	b29b      	uxth	r3, r3
 8008fc6:	2b7a      	cmp	r3, #122	@ 0x7a
 8008fc8:	d900      	bls.n	8008fcc <nmbs_server_poll+0x344>
 8008fca:	e6ea      	b.n	8008da2 <nmbs_server_poll+0x11a>
        if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 8008fcc:	2280      	movs	r2, #128	@ 0x80
 8008fce:	6a3b      	ldr	r3, [r7, #32]
 8008fd0:	0252      	lsls	r2, r2, #9
 8008fd2:	191b      	adds	r3, r3, r4
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d88d      	bhi.n	8008ef4 <nmbs_server_poll+0x26c>
        if (registers_bytes == 0)
 8008fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d100      	bne.n	8008fe0 <nmbs_server_poll+0x358>
 8008fde:	e6e0      	b.n	8008da2 <nmbs_server_poll+0x11a>
        if (registers_bytes != quantity * 2)
 8008fe0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fe2:	0063      	lsls	r3, r4, #1
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d000      	beq.n	8008fea <nmbs_server_poll+0x362>
 8008fe8:	e6db      	b.n	8008da2 <nmbs_server_poll+0x11a>
        if (nmbs->callbacks.write_multiple_registers) {
 8008fea:	0032      	movs	r2, r6
 8008fec:	32fc      	adds	r2, #252	@ 0xfc
 8008fee:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8008ff0:	1e1d      	subs	r5, r3, #0
 8008ff2:	d100      	bne.n	8008ff6 <nmbs_server_poll+0x36e>
 8008ff4:	e6a2      	b.n	8008d3c <nmbs_server_poll+0xb4>
            err = nmbs->callbacks.write_multiple_registers(address, quantity, registers, nmbs->msg.unit_id,
 8008ff6:	69fb      	ldr	r3, [r7, #28]
 8008ff8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8008ffa:	2128      	movs	r1, #40	@ 0x28
 8008ffc:	79db      	ldrb	r3, [r3, #7]
 8008ffe:	9200      	str	r2, [sp, #0]
 8009000:	2224      	movs	r2, #36	@ 0x24
 8009002:	1852      	adds	r2, r2, r1
 8009004:	6a38      	ldr	r0, [r7, #32]
 8009006:	0021      	movs	r1, r4
 8009008:	19d2      	adds	r2, r2, r7
 800900a:	47a8      	blx	r5
            if (err != NMBS_ERROR_NONE) {
 800900c:	2800      	cmp	r0, #0
 800900e:	d000      	beq.n	8009012 <nmbs_server_poll+0x38a>
 8009010:	e6d7      	b.n	8008dc2 <nmbs_server_poll+0x13a>
            if (!nmbs->msg.broadcast) {
 8009012:	69fb      	ldr	r3, [r7, #28]
 8009014:	7adb      	ldrb	r3, [r3, #11]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d000      	beq.n	800901c <nmbs_server_poll+0x394>
 800901a:	e689      	b.n	8008d30 <nmbs_server_poll+0xa8>
    put_msg_header(nmbs, data_length);
 800901c:	2104      	movs	r1, #4
 800901e:	0030      	movs	r0, r6
 8009020:	f7ff fb45 	bl	80086ae <put_msg_header>
                put_2(nmbs, address);
 8009024:	6a39      	ldr	r1, [r7, #32]
 8009026:	0030      	movs	r0, r6
 8009028:	f7ff f9b2 	bl	8008390 <put_2>
                put_2(nmbs, quantity);
 800902c:	0021      	movs	r1, r4
 800902e:	e70f      	b.n	8008e50 <nmbs_server_poll+0x1c8>
        registers[i] = get_2(nmbs);
 8009030:	f7ff f9a2 	bl	8008378 <get_2>
 8009034:	2224      	movs	r2, #36	@ 0x24
 8009036:	2128      	movs	r1, #40	@ 0x28
 8009038:	1852      	adds	r2, r2, r1
 800903a:	006b      	lsls	r3, r5, #1
 800903c:	19d2      	adds	r2, r2, r7
 800903e:	52d0      	strh	r0, [r2, r3]
    for (int i = 0; i < registers_bytes / 2; i++) {
 8009040:	3501      	adds	r5, #1
 8009042:	e7af      	b.n	8008fa4 <nmbs_server_poll+0x31c>
        return recv_write_multiple_registers_res(nmbs, address, quantity);
 8009044:	0022      	movs	r2, r4
 8009046:	e712      	b.n	8008e6e <nmbs_server_poll+0x1e6>
static nmbs_error handle_read_file_record(nmbs_t* nmbs) {
 8009048:	466b      	mov	r3, sp
    nmbs_error err = recv(nmbs, 1);
 800904a:	2101      	movs	r1, #1
 800904c:	0030      	movs	r0, r6
static nmbs_error handle_read_file_record(nmbs_t* nmbs) {
 800904e:	613b      	str	r3, [r7, #16]
    nmbs_error err = recv(nmbs, 1);
 8009050:	f7ff f9d4 	bl	80083fc <recv>
 8009054:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 8009056:	d000      	beq.n	800905a <nmbs_server_poll+0x3d2>
 8009058:	e0d1      	b.n	80091fe <nmbs_server_poll+0x576>
    uint8_t request_size = get_1(nmbs);
 800905a:	0030      	movs	r0, r6
 800905c:	f7ff f97e 	bl	800835c <get_1>
 8009060:	6238      	str	r0, [r7, #32]
    if (request_size > 245)
 8009062:	28f5      	cmp	r0, #245	@ 0xf5
 8009064:	d900      	bls.n	8009068 <nmbs_server_poll+0x3e0>
 8009066:	e1b0      	b.n	80093ca <nmbs_server_poll+0x742>
    err = recv(nmbs, request_size);
 8009068:	0001      	movs	r1, r0
 800906a:	0030      	movs	r0, r6
 800906c:	f7ff f9c6 	bl	80083fc <recv>
 8009070:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 8009072:	d000      	beq.n	8009076 <nmbs_server_poll+0x3ee>
 8009074:	e0c3      	b.n	80091fe <nmbs_server_poll+0x576>
    const uint8_t subreq_count = request_size / subreq_header_size;
 8009076:	2107      	movs	r1, #7
 8009078:	6a38      	ldr	r0, [r7, #32]
 800907a:	f7f7 f86b 	bl	8000154 <__udivsi3>
    subreq[subreq_count];
 800907e:	4669      	mov	r1, sp
    const uint8_t subreq_count = request_size / subreq_header_size;
 8009080:	b2c3      	uxtb	r3, r0
 8009082:	61fb      	str	r3, [r7, #28]
    subreq[subreq_count];
 8009084:	00db      	lsls	r3, r3, #3
 8009086:	1aca      	subs	r2, r1, r3
 8009088:	4695      	mov	sp, r2
 800908a:	aa04      	add	r2, sp, #16
    for (uint8_t i = 0; i < subreq_count; i++) {
 800908c:	0014      	movs	r4, r2
 800908e:	189b      	adds	r3, r3, r2
    subreq[subreq_count];
 8009090:	61ba      	str	r2, [r7, #24]
    for (uint8_t i = 0; i < subreq_count; i++) {
 8009092:	627a      	str	r2, [r7, #36]	@ 0x24
 8009094:	60fb      	str	r3, [r7, #12]
    uint8_t response_data_size = 0;
 8009096:	617d      	str	r5, [r7, #20]
    for (uint8_t i = 0; i < subreq_count; i++) {
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	429c      	cmp	r4, r3
 800909c:	d11d      	bne.n	80090da <nmbs_server_poll+0x452>
    discard_n(nmbs, request_size % subreq_header_size);
 800909e:	6a38      	ldr	r0, [r7, #32]
 80090a0:	2107      	movs	r1, #7
 80090a2:	f7f7 f8dd 	bl	8000260 <__aeabi_uidivmod>
    nmbs->msg.buf_idx += n;
 80090a6:	0032      	movs	r2, r6
 80090a8:	32fe      	adds	r2, #254	@ 0xfe
 80090aa:	88d3      	ldrh	r3, [r2, #6]
    discard_n(nmbs, request_size % subreq_header_size);
 80090ac:	b2cc      	uxtb	r4, r1
    nmbs->msg.buf_idx += n;
 80090ae:	18e3      	adds	r3, r4, r3
    err = recv_msg_footer(nmbs);
 80090b0:	0030      	movs	r0, r6
    nmbs->msg.buf_idx += n;
 80090b2:	80d3      	strh	r3, [r2, #6]
    err = recv_msg_footer(nmbs);
 80090b4:	f7ff f9b7 	bl	8008426 <recv_msg_footer>
 80090b8:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 80090ba:	d000      	beq.n	80090be <nmbs_server_poll+0x436>
 80090bc:	e09f      	b.n	80091fe <nmbs_server_poll+0x576>
    if (!nmbs->msg.ignored) {
 80090be:	0033      	movs	r3, r6
 80090c0:	33ff      	adds	r3, #255	@ 0xff
 80090c2:	7b1b      	ldrb	r3, [r3, #12]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d000      	beq.n	80090ca <nmbs_server_poll+0x442>
 80090c8:	e09c      	b.n	8009204 <nmbs_server_poll+0x57c>
        if (request_size % subreq_header_size)
 80090ca:	2c00      	cmp	r4, #0
 80090cc:	d01d      	beq.n	800910a <nmbs_server_poll+0x482>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80090ce:	2103      	movs	r1, #3
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 80090d0:	0030      	movs	r0, r6
 80090d2:	f7ff fb15 	bl	8008700 <send_exception_msg>
        return recv_read_file_record_res(nmbs, NULL, 0);
 80090d6:	0005      	movs	r5, r0
 80090d8:	e091      	b.n	80091fe <nmbs_server_poll+0x576>
        subreq[i].reference_type = get_1(nmbs);
 80090da:	0030      	movs	r0, r6
 80090dc:	f7ff f93e 	bl	800835c <get_1>
 80090e0:	7020      	strb	r0, [r4, #0]
        subreq[i].file_number = get_2(nmbs);
 80090e2:	0030      	movs	r0, r6
 80090e4:	f7ff f948 	bl	8008378 <get_2>
 80090e8:	8060      	strh	r0, [r4, #2]
        subreq[i].record_number = get_2(nmbs);
 80090ea:	0030      	movs	r0, r6
 80090ec:	f7ff f944 	bl	8008378 <get_2>
 80090f0:	80a0      	strh	r0, [r4, #4]
        subreq[i].record_length = get_2(nmbs);
 80090f2:	0030      	movs	r0, r6
 80090f4:	f7ff f940 	bl	8008378 <get_2>
        response_data_size += 2 + subreq[i].record_length * 2;
 80090f8:	697b      	ldr	r3, [r7, #20]
        subreq[i].record_length = get_2(nmbs);
 80090fa:	80e0      	strh	r0, [r4, #6]
        response_data_size += 2 + subreq[i].record_length * 2;
 80090fc:	3001      	adds	r0, #1
 80090fe:	0040      	lsls	r0, r0, #1
 8009100:	1818      	adds	r0, r3, r0
 8009102:	b2c3      	uxtb	r3, r0
 8009104:	617b      	str	r3, [r7, #20]
    for (uint8_t i = 0; i < subreq_count; i++) {
 8009106:	3408      	adds	r4, #8
 8009108:	e7c6      	b.n	8009098 <nmbs_server_poll+0x410>
        if (request_size < 0x07 || request_size > 0xF5)
 800910a:	6a3b      	ldr	r3, [r7, #32]
 800910c:	3b07      	subs	r3, #7
 800910e:	b2db      	uxtb	r3, r3
 8009110:	2bee      	cmp	r3, #238	@ 0xee
 8009112:	d8dc      	bhi.n	80090ce <nmbs_server_poll+0x446>
        for (uint8_t i = 0; i < subreq_count; i++) {
 8009114:	0023      	movs	r3, r4
            if (subreq[i].record_number > 0x270F)
 8009116:	4ad1      	ldr	r2, [pc, #836]	@ (800945c <nmbs_server_poll+0x7d4>)
            if (subreq[i].reference_type != 0x06)
 8009118:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800911a:	7809      	ldrb	r1, [r1, #0]
 800911c:	2906      	cmp	r1, #6
 800911e:	d001      	beq.n	8009124 <nmbs_server_poll+0x49c>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8009120:	2102      	movs	r1, #2
 8009122:	e7d5      	b.n	80090d0 <nmbs_server_poll+0x448>
            if (subreq[i].file_number == 0x0000)
 8009124:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009126:	8849      	ldrh	r1, [r1, #2]
 8009128:	2900      	cmp	r1, #0
 800912a:	d0f9      	beq.n	8009120 <nmbs_server_poll+0x498>
            if (subreq[i].record_number > 0x270F)
 800912c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800912e:	8889      	ldrh	r1, [r1, #4]
 8009130:	4291      	cmp	r1, r2
 8009132:	d8f5      	bhi.n	8009120 <nmbs_server_poll+0x498>
            if (subreq[i].record_length > 124)
 8009134:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009136:	88c9      	ldrh	r1, [r1, #6]
 8009138:	297c      	cmp	r1, #124	@ 0x7c
 800913a:	d8f1      	bhi.n	8009120 <nmbs_server_poll+0x498>
        for (uint8_t i = 0; i < subreq_count; i++) {
 800913c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800913e:	3301      	adds	r3, #1
 8009140:	3108      	adds	r1, #8
 8009142:	6279      	str	r1, [r7, #36]	@ 0x24
 8009144:	69f9      	ldr	r1, [r7, #28]
 8009146:	b2db      	uxtb	r3, r3
 8009148:	4299      	cmp	r1, r3
 800914a:	d8e5      	bhi.n	8009118 <nmbs_server_poll+0x490>
    put_msg_header(nmbs, data_length);
 800914c:	0030      	movs	r0, r6
 800914e:	6979      	ldr	r1, [r7, #20]
 8009150:	f7ff faad 	bl	80086ae <put_msg_header>
        put_1(nmbs, response_data_size);
 8009154:	0030      	movs	r0, r6
 8009156:	6979      	ldr	r1, [r7, #20]
 8009158:	f7ff f907 	bl	800836a <put_1>
        if (nmbs->callbacks.read_file_record) {
 800915c:	0033      	movs	r3, r6
 800915e:	33fc      	adds	r3, #252	@ 0xfc
 8009160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009162:	2b00      	cmp	r3, #0
 8009164:	d044      	beq.n	80091f0 <nmbs_server_poll+0x568>
 8009166:	69bb      	ldr	r3, [r7, #24]
 8009168:	3302      	adds	r3, #2
 800916a:	627b      	str	r3, [r7, #36]	@ 0x24
                uint16_t subreq_data_size = subreq[i].record_length * 2;
 800916c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                put_1(nmbs, subreq_data_size + 1);
 800916e:	0030      	movs	r0, r6
                uint16_t subreq_data_size = subreq[i].record_length * 2;
 8009170:	889b      	ldrh	r3, [r3, #4]
 8009172:	005d      	lsls	r5, r3, #1
 8009174:	b2ad      	uxth	r5, r5
                put_1(nmbs, subreq_data_size + 1);
 8009176:	1c69      	adds	r1, r5, #1
 8009178:	b2c9      	uxtb	r1, r1
                uint16_t subreq_data_size = subreq[i].record_length * 2;
 800917a:	623b      	str	r3, [r7, #32]
                put_1(nmbs, subreq_data_size + 1);
 800917c:	f7ff f8f5 	bl	800836a <put_1>
                put_1(nmbs, 0x06);    // add Reference Type const
 8009180:	2106      	movs	r1, #6
 8009182:	0030      	movs	r0, r6
 8009184:	f7ff f8f1 	bl	800836a <put_1>
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 8009188:	0033      	movs	r3, r6
 800918a:	33fe      	adds	r3, #254	@ 0xfe
 800918c:	88da      	ldrh	r2, [r3, #6]
    nmbs->msg.buf_idx += n;
 800918e:	18ad      	adds	r5, r5, r2
 8009190:	80dd      	strh	r5, [r3, #6]
                err = nmbs->callbacks.read_file_record(subreq[i].file_number, subreq[i].record_number, subreq_data,
 8009192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 8009194:	18b1      	adds	r1, r6, r2
 8009196:	61b9      	str	r1, [r7, #24]
                err = nmbs->callbacks.read_file_record(subreq[i].file_number, subreq[i].record_number, subreq_data,
 8009198:	8818      	ldrh	r0, [r3, #0]
 800919a:	8859      	ldrh	r1, [r3, #2]
 800919c:	0033      	movs	r3, r6
 800919e:	0035      	movs	r5, r6
 80091a0:	33fc      	adds	r3, #252	@ 0xfc
 80091a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80091a4:	35ff      	adds	r5, #255	@ 0xff
 80091a6:	9201      	str	r2, [sp, #4]
 80091a8:	617d      	str	r5, [r7, #20]
 80091aa:	79ea      	ldrb	r2, [r5, #7]
 80091ac:	9200      	str	r2, [sp, #0]
 80091ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091b0:	69ba      	ldr	r2, [r7, #24]
 80091b2:	001d      	movs	r5, r3
 80091b4:	6a3b      	ldr	r3, [r7, #32]
 80091b6:	47a8      	blx	r5
                if (err != NMBS_ERROR_NONE) {
 80091b8:	2800      	cmp	r0, #0
 80091ba:	d006      	beq.n	80091ca <nmbs_server_poll+0x542>
                    if (nmbs_error_is_exception(err))
 80091bc:	b2c1      	uxtb	r1, r0
 80091be:	1e4b      	subs	r3, r1, #1
 80091c0:	2b03      	cmp	r3, #3
 80091c2:	d800      	bhi.n	80091c6 <nmbs_server_poll+0x53e>
 80091c4:	e784      	b.n	80090d0 <nmbs_server_poll+0x448>
                    return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 80091c6:	2104      	movs	r1, #4
 80091c8:	e782      	b.n	80090d0 <nmbs_server_poll+0x448>
                swap_regs(subreq_data, subreq[i].record_length);
 80091ca:	6a39      	ldr	r1, [r7, #32]
 80091cc:	69b8      	ldr	r0, [r7, #24]
 80091ce:	f7ff f8eb 	bl	80083a8 <swap_regs>
            for (uint8_t i = 0; i < subreq_count; i++) {
 80091d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091d4:	3401      	adds	r4, #1
 80091d6:	3308      	adds	r3, #8
 80091d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80091da:	69fb      	ldr	r3, [r7, #28]
 80091dc:	b2e4      	uxtb	r4, r4
 80091de:	42a3      	cmp	r3, r4
 80091e0:	d8c4      	bhi.n	800916c <nmbs_server_poll+0x4e4>
        if (!nmbs->msg.broadcast) {
 80091e2:	697b      	ldr	r3, [r7, #20]
 80091e4:	7adb      	ldrb	r3, [r3, #11]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d004      	beq.n	80091f4 <nmbs_server_poll+0x56c>
 80091ea:	693b      	ldr	r3, [r7, #16]
 80091ec:	469d      	mov	sp, r3
    if (err != NMBS_ERROR_NONE && !nmbs_error_is_exception(err)) {
 80091ee:	e59f      	b.n	8008d30 <nmbs_server_poll+0xa8>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 80091f0:	2101      	movs	r1, #1
 80091f2:	e76d      	b.n	80090d0 <nmbs_server_poll+0x448>
            err = send_msg(nmbs);
 80091f4:	0030      	movs	r0, r6
 80091f6:	f7ff f994 	bl	8008522 <send_msg>
 80091fa:	1e05      	subs	r5, r0, #0
            if (err != NMBS_ERROR_NONE)
 80091fc:	d0f5      	beq.n	80091ea <nmbs_server_poll+0x562>
 80091fe:	693b      	ldr	r3, [r7, #16]
 8009200:	469d      	mov	sp, r3
            break;
 8009202:	e62e      	b.n	8008e62 <nmbs_server_poll+0x1da>
        return recv_read_file_record_res(nmbs, NULL, 0);
 8009204:	0002      	movs	r2, r0
 8009206:	0001      	movs	r1, r0
 8009208:	0030      	movs	r0, r6
 800920a:	f7ff fbd6 	bl	80089ba <recv_read_file_record_res>
 800920e:	e762      	b.n	80090d6 <nmbs_server_poll+0x44e>
    nmbs_error err = recv(nmbs, 1);
 8009210:	2101      	movs	r1, #1
 8009212:	0030      	movs	r0, r6
 8009214:	f7ff f8f2 	bl	80083fc <recv>
 8009218:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 800921a:	d000      	beq.n	800921e <nmbs_server_poll+0x596>
 800921c:	e621      	b.n	8008e62 <nmbs_server_poll+0x1da>
    uint8_t request_size = get_1(nmbs);
 800921e:	0030      	movs	r0, r6
 8009220:	f7ff f89c 	bl	800835c <get_1>
 8009224:	0004      	movs	r4, r0
    if (request_size > 251) {
 8009226:	28fb      	cmp	r0, #251	@ 0xfb
 8009228:	d900      	bls.n	800922c <nmbs_server_poll+0x5a4>
 800922a:	e0ce      	b.n	80093ca <nmbs_server_poll+0x742>
    err = recv(nmbs, request_size);
 800922c:	0001      	movs	r1, r0
 800922e:	61f8      	str	r0, [r7, #28]
 8009230:	0030      	movs	r0, r6
 8009232:	f7ff f8e3 	bl	80083fc <recv>
 8009236:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 8009238:	d000      	beq.n	800923c <nmbs_server_poll+0x5b4>
 800923a:	e612      	b.n	8008e62 <nmbs_server_poll+0x1da>
    uint16_t msg_buf_idx = nmbs->msg.buf_idx;
 800923c:	0033      	movs	r3, r6
 800923e:	33fe      	adds	r3, #254	@ 0xfe
 8009240:	61bb      	str	r3, [r7, #24]
 8009242:	88db      	ldrh	r3, [r3, #6]
    err = recv_msg_footer(nmbs);
 8009244:	0030      	movs	r0, r6
    uint16_t msg_buf_idx = nmbs->msg.buf_idx;
 8009246:	623b      	str	r3, [r7, #32]
    nmbs->msg.buf_idx += n;
 8009248:	18e3      	adds	r3, r4, r3
 800924a:	b29b      	uxth	r3, r3
 800924c:	617b      	str	r3, [r7, #20]
 800924e:	697a      	ldr	r2, [r7, #20]
 8009250:	69bb      	ldr	r3, [r7, #24]
 8009252:	80da      	strh	r2, [r3, #6]
    err = recv_msg_footer(nmbs);
 8009254:	f7ff f8e7 	bl	8008426 <recv_msg_footer>
 8009258:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 800925a:	d000      	beq.n	800925e <nmbs_server_poll+0x5d6>
 800925c:	e601      	b.n	8008e62 <nmbs_server_poll+0x1da>
    if (!nmbs->msg.ignored) {
 800925e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009260:	7b1b      	ldrb	r3, [r3, #12]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d000      	beq.n	8009268 <nmbs_server_poll+0x5e0>
 8009266:	e089      	b.n	800937c <nmbs_server_poll+0x6f4>
        nmbs->msg.buf_idx = msg_buf_idx;    // restore context
 8009268:	69bb      	ldr	r3, [r7, #24]
 800926a:	6a3a      	ldr	r2, [r7, #32]
 800926c:	80da      	strh	r2, [r3, #6]
        if (request_size < 0x07 || request_size > 0xFB)
 800926e:	1fe3      	subs	r3, r4, #7
 8009270:	b2db      	uxtb	r3, r3
 8009272:	2bf4      	cmp	r3, #244	@ 0xf4
 8009274:	d900      	bls.n	8009278 <nmbs_server_poll+0x5f0>
 8009276:	e594      	b.n	8008da2 <nmbs_server_poll+0x11a>
            uint8_t subreq_reference_type = get_1(nmbs);
 8009278:	0030      	movs	r0, r6
 800927a:	f7ff f86f 	bl	800835c <get_1>
 800927e:	0005      	movs	r5, r0
            uint16_t subreq_file_number_c = get_2(nmbs);
 8009280:	0030      	movs	r0, r6
 8009282:	f7ff f879 	bl	8008378 <get_2>
 8009286:	6278      	str	r0, [r7, #36]	@ 0x24
            uint16_t subreq_record_number_c = get_2(nmbs);
 8009288:	0030      	movs	r0, r6
 800928a:	f7ff f875 	bl	8008378 <get_2>
 800928e:	61b8      	str	r0, [r7, #24]
            uint16_t subreq_record_length_c = get_2(nmbs);
 8009290:	0030      	movs	r0, r6
 8009292:	f7ff f871 	bl	8008378 <get_2>
    nmbs->msg.buf_idx += n;
 8009296:	0032      	movs	r2, r6
 8009298:	32fe      	adds	r2, #254	@ 0xfe
 800929a:	88d1      	ldrh	r1, [r2, #6]
            discard_n(nmbs, subreq_record_length_c * 2);
 800929c:	0043      	lsls	r3, r0, #1
 800929e:	b29b      	uxth	r3, r3
    nmbs->msg.buf_idx += n;
 80092a0:	1859      	adds	r1, r3, r1
 80092a2:	80d1      	strh	r1, [r2, #6]
            if (subreq_reference_type != 0x06)
 80092a4:	2d06      	cmp	r5, #6
 80092a6:	d000      	beq.n	80092aa <nmbs_server_poll+0x622>
 80092a8:	e624      	b.n	8008ef4 <nmbs_server_poll+0x26c>
            if (subreq_file_number_c == 0x0000)
 80092aa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80092ac:	2900      	cmp	r1, #0
 80092ae:	d100      	bne.n	80092b2 <nmbs_server_poll+0x62a>
 80092b0:	e620      	b.n	8008ef4 <nmbs_server_poll+0x26c>
            if (subreq_record_number_c > 0x270F)
 80092b2:	496a      	ldr	r1, [pc, #424]	@ (800945c <nmbs_server_poll+0x7d4>)
 80092b4:	69bd      	ldr	r5, [r7, #24]
 80092b6:	428d      	cmp	r5, r1
 80092b8:	d900      	bls.n	80092bc <nmbs_server_poll+0x634>
 80092ba:	e61b      	b.n	8008ef4 <nmbs_server_poll+0x26c>
            if (subreq_record_length_c > 122)
 80092bc:	287a      	cmp	r0, #122	@ 0x7a
 80092be:	d900      	bls.n	80092c2 <nmbs_server_poll+0x63a>
 80092c0:	e618      	b.n	8008ef4 <nmbs_server_poll+0x26c>
            size -= (subreq_header_size + subreq_record_length_c * 2);
 80092c2:	2107      	movs	r1, #7
 80092c4:	4249      	negs	r1, r1
 80092c6:	1acb      	subs	r3, r1, r3
 80092c8:	18e4      	adds	r4, r4, r3
 80092ca:	b2a4      	uxth	r4, r4
        } while (size >= subreq_header_size);
 80092cc:	2c06      	cmp	r4, #6
 80092ce:	d8d3      	bhi.n	8009278 <nmbs_server_poll+0x5f0>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80092d0:	310a      	adds	r1, #10
        if (size)
 80092d2:	2c00      	cmp	r4, #0
 80092d4:	d000      	beq.n	80092d8 <nmbs_server_poll+0x650>
 80092d6:	e565      	b.n	8008da4 <nmbs_server_poll+0x11c>
        nmbs->msg.buf_idx = msg_buf_idx;    // restore context
 80092d8:	6a3b      	ldr	r3, [r7, #32]
 80092da:	80d3      	strh	r3, [r2, #6]
    nmbs->msg.buf_idx++;
 80092dc:	0034      	movs	r4, r6
 80092de:	34fe      	adds	r4, #254	@ 0xfe
 80092e0:	88e3      	ldrh	r3, [r4, #6]
            uint16_t subreq_file_number = get_2(nmbs);
 80092e2:	0030      	movs	r0, r6
    nmbs->msg.buf_idx++;
 80092e4:	3301      	adds	r3, #1
 80092e6:	80e3      	strh	r3, [r4, #6]
            uint16_t subreq_file_number = get_2(nmbs);
 80092e8:	f7ff f846 	bl	8008378 <get_2>
 80092ec:	6138      	str	r0, [r7, #16]
            uint16_t subreq_record_number = get_2(nmbs);
 80092ee:	0030      	movs	r0, r6
 80092f0:	f7ff f842 	bl	8008378 <get_2>
 80092f4:	60f8      	str	r0, [r7, #12]
            uint16_t subreq_record_length = get_2(nmbs);
 80092f6:	0030      	movs	r0, r6
 80092f8:	f7ff f83e 	bl	8008378 <get_2>
 80092fc:	6278      	str	r0, [r7, #36]	@ 0x24
    uint16_t* msg_buf_ptr = (uint16_t*) (nmbs->msg.buf + nmbs->msg.buf_idx);
 80092fe:	88e3      	ldrh	r3, [r4, #6]
    nmbs->msg.buf_idx += n * 2;
 8009300:	0042      	lsls	r2, r0, #1
 8009302:	b292      	uxth	r2, r2
    uint16_t* msg_buf_ptr = (uint16_t*) (nmbs->msg.buf + nmbs->msg.buf_idx);
 8009304:	18f5      	adds	r5, r6, r3
    nmbs->msg.buf_idx += n * 2;
 8009306:	189b      	adds	r3, r3, r2
 8009308:	80e3      	strh	r3, [r4, #6]
    while (n--) {
 800930a:	0003      	movs	r3, r0
 800930c:	4954      	ldr	r1, [pc, #336]	@ (8009460 <nmbs_server_poll+0x7d8>)
    nmbs->msg.buf_idx += n * 2;
 800930e:	623a      	str	r2, [r7, #32]
    while (n--) {
 8009310:	3b01      	subs	r3, #1
 8009312:	b29b      	uxth	r3, r3
 8009314:	428b      	cmp	r3, r1
 8009316:	d12c      	bne.n	8009372 <nmbs_server_poll+0x6ea>
            if (nmbs->callbacks.write_file_record) {
 8009318:	0033      	movs	r3, r6
 800931a:	33fc      	adds	r3, #252	@ 0xfc
 800931c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800931e:	4694      	mov	ip, r2
 8009320:	2a00      	cmp	r2, #0
 8009322:	d100      	bne.n	8009326 <nmbs_server_poll+0x69e>
 8009324:	e50a      	b.n	8008d3c <nmbs_server_poll+0xb4>
                err = nmbs->callbacks.write_file_record(subreq_file_number, subreq_record_number, subreq_data,
 8009326:	0034      	movs	r4, r6
 8009328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800932a:	34ff      	adds	r4, #255	@ 0xff
 800932c:	9301      	str	r3, [sp, #4]
 800932e:	61bc      	str	r4, [r7, #24]
 8009330:	79e3      	ldrb	r3, [r4, #7]
 8009332:	002a      	movs	r2, r5
 8009334:	9300      	str	r3, [sp, #0]
 8009336:	4664      	mov	r4, ip
 8009338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800933a:	68f9      	ldr	r1, [r7, #12]
 800933c:	6938      	ldr	r0, [r7, #16]
 800933e:	47a0      	blx	r4
                if (err != NMBS_ERROR_NONE) {
 8009340:	2800      	cmp	r0, #0
 8009342:	d000      	beq.n	8009346 <nmbs_server_poll+0x6be>
 8009344:	e53d      	b.n	8008dc2 <nmbs_server_poll+0x13a>
                swap_regs(subreq_data, subreq_record_length);    // restore swapping
 8009346:	0028      	movs	r0, r5
 8009348:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800934a:	f7ff f82d 	bl	80083a8 <swap_regs>
            size -= (subreq_header_size + subreq_record_length * 2);
 800934e:	69fb      	ldr	r3, [r7, #28]
 8009350:	6a3a      	ldr	r2, [r7, #32]
 8009352:	3b07      	subs	r3, #7
 8009354:	1a9b      	subs	r3, r3, r2
 8009356:	b29b      	uxth	r3, r3
 8009358:	61fb      	str	r3, [r7, #28]
        } while (size >= subreq_header_size);
 800935a:	2b06      	cmp	r3, #6
 800935c:	d8be      	bhi.n	80092dc <nmbs_server_poll+0x654>
        if (!nmbs->msg.broadcast) {
 800935e:	69bb      	ldr	r3, [r7, #24]
 8009360:	7adb      	ldrb	r3, [r3, #11]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d000      	beq.n	8009368 <nmbs_server_poll+0x6e0>
 8009366:	e4e3      	b.n	8008d30 <nmbs_server_poll+0xa8>
    nmbs->msg.buf_idx += n;
 8009368:	0033      	movs	r3, r6
 800936a:	697a      	ldr	r2, [r7, #20]
 800936c:	33fe      	adds	r3, #254	@ 0xfe
 800936e:	80da      	strh	r2, [r3, #6]
 8009370:	e571      	b.n	8008e56 <nmbs_server_poll+0x1ce>
        msg_buf_ptr[n] = (msg_buf_ptr[n] << 8) | ((msg_buf_ptr[n] >> 8) & 0xFF);
 8009372:	0058      	lsls	r0, r3, #1
 8009374:	5a2a      	ldrh	r2, [r5, r0]
 8009376:	ba52      	rev16	r2, r2
 8009378:	522a      	strh	r2, [r5, r0]
 800937a:	e7c9      	b.n	8009310 <nmbs_server_poll+0x688>
        return recv_write_file_record_res(nmbs, 0, 0, NULL, 0);
 800937c:	0003      	movs	r3, r0
 800937e:	0002      	movs	r2, r0
 8009380:	0001      	movs	r1, r0
 8009382:	9000      	str	r0, [sp, #0]
 8009384:	0030      	movs	r0, r6
 8009386:	f7ff fb5f 	bl	8008a48 <recv_write_file_record_res>
 800938a:	e4dd      	b.n	8008d48 <nmbs_server_poll+0xc0>
static nmbs_error handle_read_write_registers(nmbs_t* nmbs) {
 800938c:	466b      	mov	r3, sp
    nmbs_error err = recv(nmbs, 9);
 800938e:	2109      	movs	r1, #9
 8009390:	0030      	movs	r0, r6
static nmbs_error handle_read_write_registers(nmbs_t* nmbs) {
 8009392:	61bb      	str	r3, [r7, #24]
    nmbs_error err = recv(nmbs, 9);
 8009394:	f7ff f832 	bl	80083fc <recv>
 8009398:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 800939a:	d000      	beq.n	800939e <nmbs_server_poll+0x716>
 800939c:	e0c4      	b.n	8009528 <nmbs_server_poll+0x8a0>
    uint16_t read_address = get_2(nmbs);
 800939e:	0030      	movs	r0, r6
 80093a0:	f7fe ffea 	bl	8008378 <get_2>
 80093a4:	60f8      	str	r0, [r7, #12]
    uint16_t read_quantity = get_2(nmbs);
 80093a6:	0030      	movs	r0, r6
 80093a8:	f7fe ffe6 	bl	8008378 <get_2>
 80093ac:	6278      	str	r0, [r7, #36]	@ 0x24
    uint16_t write_address = get_2(nmbs);
 80093ae:	0030      	movs	r0, r6
 80093b0:	f7fe ffe2 	bl	8008378 <get_2>
 80093b4:	6138      	str	r0, [r7, #16]
    uint16_t write_quantity = get_2(nmbs);
 80093b6:	0030      	movs	r0, r6
 80093b8:	f7fe ffde 	bl	8008378 <get_2>
 80093bc:	6238      	str	r0, [r7, #32]
    uint8_t byte_count_write = get_1(nmbs);
 80093be:	0030      	movs	r0, r6
 80093c0:	f7fe ffcc 	bl	800835c <get_1>
 80093c4:	61f8      	str	r0, [r7, #28]
    if (byte_count_write > 242)
 80093c6:	28f2      	cmp	r0, #242	@ 0xf2
 80093c8:	d91a      	bls.n	8009400 <nmbs_server_poll+0x778>
        return NMBS_ERROR_INVALID_REQUEST;
 80093ca:	2508      	movs	r5, #8
 80093cc:	426d      	negs	r5, r5
        if (nmbs->platform.transport == NMBS_TRANSPORT_RTU && err != NMBS_ERROR_TIMEOUT && nmbs->msg.ignored) {
 80093ce:	23a6      	movs	r3, #166	@ 0xa6
 80093d0:	005b      	lsls	r3, r3, #1
 80093d2:	5cf3      	ldrb	r3, [r6, r3]
 80093d4:	2b01      	cmp	r3, #1
 80093d6:	d000      	beq.n	80093da <nmbs_server_poll+0x752>
 80093d8:	e46a      	b.n	8008cb0 <nmbs_server_poll+0x28>
 80093da:	1ceb      	adds	r3, r5, #3
 80093dc:	d100      	bne.n	80093e0 <nmbs_server_poll+0x758>
 80093de:	e467      	b.n	8008cb0 <nmbs_server_poll+0x28>
 80093e0:	0033      	movs	r3, r6
 80093e2:	33ff      	adds	r3, #255	@ 0xff
 80093e4:	7b1b      	ldrb	r3, [r3, #12]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d100      	bne.n	80093ec <nmbs_server_poll+0x764>
 80093ea:	e461      	b.n	8008cb0 <nmbs_server_poll+0x28>
            nmbs->platform.read(nmbs->msg.buf, sizeof(nmbs->msg.buf), 0, nmbs->platform.arg);
 80093ec:	0033      	movs	r3, r6
 80093ee:	2182      	movs	r1, #130	@ 0x82
 80093f0:	33fc      	adds	r3, #252	@ 0xfc
 80093f2:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 80093f4:	2200      	movs	r2, #0
 80093f6:	0030      	movs	r0, r6
 80093f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093fa:	0049      	lsls	r1, r1, #1
 80093fc:	47a0      	blx	r4
 80093fe:	e457      	b.n	8008cb0 <nmbs_server_poll+0x28>
    err = recv(nmbs, byte_count_write);
 8009400:	0030      	movs	r0, r6
 8009402:	69f9      	ldr	r1, [r7, #28]
 8009404:	f7fe fffa 	bl	80083fc <recv>
 8009408:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 800940a:	d000      	beq.n	800940e <nmbs_server_poll+0x786>
 800940c:	e08c      	b.n	8009528 <nmbs_server_poll+0x8a0>
    uint16_t registers[byte_count_write / 2];
 800940e:	466a      	mov	r2, sp
 8009410:	69fb      	ldr	r3, [r7, #28]
 8009412:	085c      	lsrs	r4, r3, #1
 8009414:	b2e4      	uxtb	r4, r4
 8009416:	0064      	lsls	r4, r4, #1
 8009418:	1de3      	adds	r3, r4, #7
 800941a:	08db      	lsrs	r3, r3, #3
 800941c:	00db      	lsls	r3, r3, #3
 800941e:	1ad3      	subs	r3, r2, r3
 8009420:	469d      	mov	sp, r3
 8009422:	ab04      	add	r3, sp, #16
 8009424:	001d      	movs	r5, r3
 8009426:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < byte_count_write / 2; i++) {
 8009428:	18e4      	adds	r4, r4, r3
        registers[i] = get_2(nmbs);
 800942a:	0030      	movs	r0, r6
    for (int i = 0; i < byte_count_write / 2; i++) {
 800942c:	42a5      	cmp	r5, r4
 800942e:	d119      	bne.n	8009464 <nmbs_server_poll+0x7dc>
    err = recv_msg_footer(nmbs);
 8009430:	f7fe fff9 	bl	8008426 <recv_msg_footer>
 8009434:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 8009436:	d177      	bne.n	8009528 <nmbs_server_poll+0x8a0>
    if (!nmbs->msg.ignored) {
 8009438:	0033      	movs	r3, r6
 800943a:	33ff      	adds	r3, #255	@ 0xff
 800943c:	7b1b      	ldrb	r3, [r3, #12]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d000      	beq.n	8009444 <nmbs_server_poll+0x7bc>
 8009442:	e08f      	b.n	8009564 <nmbs_server_poll+0x8dc>
        if (read_quantity < 1 || read_quantity > 0x007D)
 8009444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009446:	3b01      	subs	r3, #1
 8009448:	b29b      	uxth	r3, r3
 800944a:	2b7c      	cmp	r3, #124	@ 0x7c
 800944c:	d90f      	bls.n	800946e <nmbs_server_poll+0x7e6>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800944e:	2103      	movs	r1, #3
            return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 8009450:	0030      	movs	r0, r6
 8009452:	f7ff f955 	bl	8008700 <send_exception_msg>
        return recv_write_multiple_registers_res(nmbs, write_address, write_quantity);
 8009456:	0005      	movs	r5, r0
 8009458:	e066      	b.n	8009528 <nmbs_server_poll+0x8a0>
 800945a:	46c0      	nop			@ (mov r8, r8)
 800945c:	0000270f 	.word	0x0000270f
 8009460:	0000ffff 	.word	0x0000ffff
        registers[i] = get_2(nmbs);
 8009464:	f7fe ff88 	bl	8008378 <get_2>
 8009468:	8028      	strh	r0, [r5, #0]
    for (int i = 0; i < byte_count_write / 2; i++) {
 800946a:	3502      	adds	r5, #2
 800946c:	e7dd      	b.n	800942a <nmbs_server_poll+0x7a2>
        if (write_quantity < 1 || write_quantity > 0x007B)
 800946e:	6a3b      	ldr	r3, [r7, #32]
 8009470:	3b01      	subs	r3, #1
 8009472:	b29b      	uxth	r3, r3
 8009474:	2b7a      	cmp	r3, #122	@ 0x7a
 8009476:	d8ea      	bhi.n	800944e <nmbs_server_poll+0x7c6>
        if (byte_count_write != write_quantity * 2)
 8009478:	6a3b      	ldr	r3, [r7, #32]
 800947a:	69fa      	ldr	r2, [r7, #28]
 800947c:	005b      	lsls	r3, r3, #1
 800947e:	429a      	cmp	r2, r3
 8009480:	d1e5      	bne.n	800944e <nmbs_server_poll+0x7c6>
        if ((uint32_t) read_address + (uint32_t) read_quantity > ((uint32_t) 0xFFFF) + 1)
 8009482:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	189b      	adds	r3, r3, r2
 8009488:	2280      	movs	r2, #128	@ 0x80
 800948a:	0252      	lsls	r2, r2, #9
 800948c:	4293      	cmp	r3, r2
 800948e:	d901      	bls.n	8009494 <nmbs_server_poll+0x80c>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8009490:	2102      	movs	r1, #2
 8009492:	e7dd      	b.n	8009450 <nmbs_server_poll+0x7c8>
        if ((uint32_t) write_address + (uint32_t) write_quantity > ((uint32_t) 0xFFFF) + 1)
 8009494:	693b      	ldr	r3, [r7, #16]
 8009496:	6a39      	ldr	r1, [r7, #32]
 8009498:	185b      	adds	r3, r3, r1
 800949a:	4293      	cmp	r3, r2
 800949c:	d8f8      	bhi.n	8009490 <nmbs_server_poll+0x808>
        if (!nmbs->callbacks.write_multiple_registers || !nmbs->callbacks.read_holding_registers)
 800949e:	0033      	movs	r3, r6
 80094a0:	33fc      	adds	r3, #252	@ 0xfc
 80094a2:	6add      	ldr	r5, [r3, #44]	@ 0x2c
 80094a4:	2d00      	cmp	r5, #0
 80094a6:	d002      	beq.n	80094ae <nmbs_server_poll+0x826>
 80094a8:	699b      	ldr	r3, [r3, #24]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d101      	bne.n	80094b2 <nmbs_server_poll+0x82a>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 80094ae:	2101      	movs	r1, #1
 80094b0:	e7ce      	b.n	8009450 <nmbs_server_poll+0x7c8>
        err = nmbs->callbacks.write_multiple_registers(write_address, write_quantity, registers, nmbs->msg.unit_id,
 80094b2:	0034      	movs	r4, r6
 80094b4:	0033      	movs	r3, r6
 80094b6:	34fc      	adds	r4, #252	@ 0xfc
 80094b8:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80094ba:	33ff      	adds	r3, #255	@ 0xff
 80094bc:	61fb      	str	r3, [r7, #28]
 80094be:	79db      	ldrb	r3, [r3, #7]
 80094c0:	9200      	str	r2, [sp, #0]
 80094c2:	697a      	ldr	r2, [r7, #20]
 80094c4:	6a39      	ldr	r1, [r7, #32]
 80094c6:	6938      	ldr	r0, [r7, #16]
 80094c8:	47a8      	blx	r5
        if (err != NMBS_ERROR_NONE) {
 80094ca:	2800      	cmp	r0, #0
 80094cc:	d005      	beq.n	80094da <nmbs_server_poll+0x852>
            if (nmbs_error_is_exception(err))
 80094ce:	b2c1      	uxtb	r1, r0
 80094d0:	1e4b      	subs	r3, r1, #1
 80094d2:	2b03      	cmp	r3, #3
 80094d4:	d9bc      	bls.n	8009450 <nmbs_server_poll+0x7c8>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 80094d6:	2104      	movs	r1, #4
 80094d8:	e7ba      	b.n	8009450 <nmbs_server_poll+0x7c8>
        if (!nmbs->msg.broadcast) {
 80094da:	69fb      	ldr	r3, [r7, #28]
 80094dc:	7adb      	ldrb	r3, [r3, #11]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d001      	beq.n	80094e6 <nmbs_server_poll+0x85e>
 80094e2:	69bb      	ldr	r3, [r7, #24]
 80094e4:	e682      	b.n	80091ec <nmbs_server_poll+0x564>
 80094e6:	466b      	mov	r3, sp
            uint16_t regs[read_quantity];
 80094e8:	466a      	mov	r2, sp
        if (!nmbs->msg.broadcast) {
 80094ea:	617b      	str	r3, [r7, #20]
            uint16_t regs[read_quantity];
 80094ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ee:	005d      	lsls	r5, r3, #1
 80094f0:	1deb      	adds	r3, r5, #7
 80094f2:	08db      	lsrs	r3, r3, #3
 80094f4:	00db      	lsls	r3, r3, #3
 80094f6:	1ad3      	subs	r3, r2, r3
 80094f8:	469d      	mov	sp, r3
 80094fa:	ab04      	add	r3, sp, #16
 80094fc:	623b      	str	r3, [r7, #32]
            err = nmbs->callbacks.read_holding_registers(read_address, read_quantity, regs, nmbs->msg.unit_id,
 80094fe:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8009500:	69fb      	ldr	r3, [r7, #28]
 8009502:	79db      	ldrb	r3, [r3, #7]
 8009504:	9200      	str	r2, [sp, #0]
 8009506:	69a4      	ldr	r4, [r4, #24]
 8009508:	6a3a      	ldr	r2, [r7, #32]
 800950a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800950c:	68f8      	ldr	r0, [r7, #12]
 800950e:	47a0      	blx	r4
 8009510:	1e04      	subs	r4, r0, #0
            if (err != NMBS_ERROR_NONE) {
 8009512:	d00d      	beq.n	8009530 <nmbs_server_poll+0x8a8>
                if (nmbs_error_is_exception(err))
 8009514:	b2c1      	uxtb	r1, r0
 8009516:	1e4b      	subs	r3, r1, #1
 8009518:	2b03      	cmp	r3, #3
 800951a:	d807      	bhi.n	800952c <nmbs_server_poll+0x8a4>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 800951c:	0030      	movs	r0, r6
 800951e:	f7ff f8ef 	bl	8008700 <send_exception_msg>
 8009522:	0005      	movs	r5, r0
                    return send_exception_msg(nmbs, err);
 8009524:	697b      	ldr	r3, [r7, #20]
 8009526:	469d      	mov	sp, r3
 8009528:	69bb      	ldr	r3, [r7, #24]
 800952a:	e669      	b.n	8009200 <nmbs_server_poll+0x578>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 800952c:	2104      	movs	r1, #4
 800952e:	e7f5      	b.n	800951c <nmbs_server_poll+0x894>
            uint8_t regs_bytes = read_quantity * 2;
 8009530:	b2ed      	uxtb	r5, r5
            put_res_header(nmbs, 1 + regs_bytes);
 8009532:	1c69      	adds	r1, r5, #1
    put_msg_header(nmbs, data_length);
 8009534:	0030      	movs	r0, r6
 8009536:	b2c9      	uxtb	r1, r1
 8009538:	f7ff f8b9 	bl	80086ae <put_msg_header>
            put_1(nmbs, regs_bytes);
 800953c:	0029      	movs	r1, r5
 800953e:	0030      	movs	r0, r6
 8009540:	f7fe ff13 	bl	800836a <put_1>
                put_2(nmbs, regs[i]);
 8009544:	6a3a      	ldr	r2, [r7, #32]
 8009546:	0063      	lsls	r3, r4, #1
 8009548:	5ad1      	ldrh	r1, [r2, r3]
 800954a:	0030      	movs	r0, r6
 800954c:	f7fe ff20 	bl	8008390 <put_2>
            for (int i = 0; i < read_quantity; i++) {
 8009550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009552:	3401      	adds	r4, #1
 8009554:	42a3      	cmp	r3, r4
 8009556:	dcf5      	bgt.n	8009544 <nmbs_server_poll+0x8bc>
            err = send_msg(nmbs);
 8009558:	0030      	movs	r0, r6
 800955a:	f7fe ffe2 	bl	8008522 <send_msg>
 800955e:	1e05      	subs	r5, r0, #0
            if (err != NMBS_ERROR_NONE)
 8009560:	d0bf      	beq.n	80094e2 <nmbs_server_poll+0x85a>
 8009562:	e7df      	b.n	8009524 <nmbs_server_poll+0x89c>
        return recv_write_multiple_registers_res(nmbs, write_address, write_quantity);
 8009564:	0030      	movs	r0, r6
 8009566:	6a3a      	ldr	r2, [r7, #32]
 8009568:	6939      	ldr	r1, [r7, #16]
 800956a:	f7ff fa01 	bl	8008970 <recv_write_single_coil_res>
 800956e:	e772      	b.n	8009456 <nmbs_server_poll+0x7ce>
    nmbs_error err = recv(nmbs, 3);
 8009570:	2103      	movs	r1, #3
 8009572:	0030      	movs	r0, r6
 8009574:	f7fe ff42 	bl	80083fc <recv>
 8009578:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 800957a:	d000      	beq.n	800957e <nmbs_server_poll+0x8f6>
 800957c:	e471      	b.n	8008e62 <nmbs_server_poll+0x1da>
    uint8_t mei_type = get_1(nmbs);
 800957e:	0030      	movs	r0, r6
 8009580:	f7fe feec 	bl	800835c <get_1>
 8009584:	6178      	str	r0, [r7, #20]
    uint8_t read_device_id_code = get_1(nmbs);
 8009586:	0030      	movs	r0, r6
 8009588:	f7fe fee8 	bl	800835c <get_1>
 800958c:	61f8      	str	r0, [r7, #28]
    uint8_t object_id = get_1(nmbs);
 800958e:	0030      	movs	r0, r6
 8009590:	f7fe fee4 	bl	800835c <get_1>
 8009594:	6238      	str	r0, [r7, #32]
    err = recv_msg_footer(nmbs);
 8009596:	0030      	movs	r0, r6
 8009598:	f7fe ff45 	bl	8008426 <recv_msg_footer>
 800959c:	1e05      	subs	r5, r0, #0
    if (err != NMBS_ERROR_NONE)
 800959e:	d000      	beq.n	80095a2 <nmbs_server_poll+0x91a>
 80095a0:	e45f      	b.n	8008e62 <nmbs_server_poll+0x1da>
    if (!nmbs->msg.ignored) {
 80095a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095a4:	7b1b      	ldrb	r3, [r3, #12]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d000      	beq.n	80095ac <nmbs_server_poll+0x924>
 80095aa:	e146      	b.n	800983a <nmbs_server_poll+0xbb2>
        if (!nmbs->callbacks.read_device_identification_map || !nmbs->callbacks.read_device_identification)
 80095ac:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80095ae:	61bb      	str	r3, [r7, #24]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d101      	bne.n	80095b8 <nmbs_server_poll+0x930>
 80095b4:	f7ff fbc2 	bl	8008d3c <nmbs_server_poll+0xb4>
 80095b8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d101      	bne.n	80095c2 <nmbs_server_poll+0x93a>
 80095be:	f7ff fbbd 	bl	8008d3c <nmbs_server_poll+0xb4>
        if (mei_type != 0x0E)
 80095c2:	697b      	ldr	r3, [r7, #20]
 80095c4:	2b0e      	cmp	r3, #14
 80095c6:	d001      	beq.n	80095cc <nmbs_server_poll+0x944>
 80095c8:	f7ff fbb8 	bl	8008d3c <nmbs_server_poll+0xb4>
        if (read_device_id_code < 1 || read_device_id_code > 4)
 80095cc:	69fb      	ldr	r3, [r7, #28]
 80095ce:	3b01      	subs	r3, #1
 80095d0:	b2db      	uxtb	r3, r3
 80095d2:	2b03      	cmp	r3, #3
 80095d4:	d901      	bls.n	80095da <nmbs_server_poll+0x952>
 80095d6:	f7ff fbe4 	bl	8008da2 <nmbs_server_poll+0x11a>
        if (object_id > 6 && object_id < 0x80)
 80095da:	6a3b      	ldr	r3, [r7, #32]
 80095dc:	3b07      	subs	r3, #7
 80095de:	b2db      	uxtb	r3, r3
 80095e0:	2b78      	cmp	r3, #120	@ 0x78
 80095e2:	d800      	bhi.n	80095e6 <nmbs_server_poll+0x95e>
 80095e4:	e486      	b.n	8008ef4 <nmbs_server_poll+0x26c>
        if (!nmbs->msg.broadcast) {
 80095e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095e8:	7ad9      	ldrb	r1, [r3, #11]
 80095ea:	2900      	cmp	r1, #0
 80095ec:	d001      	beq.n	80095f2 <nmbs_server_poll+0x96a>
 80095ee:	f7ff fb9f 	bl	8008d30 <nmbs_server_poll+0xa8>
            nmbs_bitfield_reset(map);
 80095f2:	232c      	movs	r3, #44	@ 0x2c
 80095f4:	18fd      	adds	r5, r7, r3
 80095f6:	2220      	movs	r2, #32
 80095f8:	0028      	movs	r0, r5
 80095fa:	f002 feb6 	bl	800c36a <memset>
            err = nmbs->callbacks.read_device_identification_map(map);
 80095fe:	0028      	movs	r0, r5
 8009600:	69bb      	ldr	r3, [r7, #24]
 8009602:	4798      	blx	r3
 8009604:	6278      	str	r0, [r7, #36]	@ 0x24
            if (err != NMBS_ERROR_NONE) {
 8009606:	2800      	cmp	r0, #0
 8009608:	d008      	beq.n	800961c <nmbs_server_poll+0x994>
                if (nmbs_error_is_exception(err))
 800960a:	2324      	movs	r3, #36	@ 0x24
 800960c:	18fb      	adds	r3, r7, r3
 800960e:	7819      	ldrb	r1, [r3, #0]
                    if (nmbs_error_is_exception(err))
 8009610:	1e4b      	subs	r3, r1, #1
 8009612:	2b03      	cmp	r3, #3
 8009614:	d900      	bls.n	8009618 <nmbs_server_poll+0x990>
 8009616:	e0c0      	b.n	800979a <nmbs_server_poll+0xb12>
 8009618:	f7ff fbc4 	bl	8008da4 <nmbs_server_poll+0x11c>
    put_msg_header(nmbs, data_length);
 800961c:	0030      	movs	r0, r6
 800961e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009620:	f7ff f845 	bl	80086ae <put_msg_header>
            put_1(nmbs, 0x0E);
 8009624:	210e      	movs	r1, #14
 8009626:	0030      	movs	r0, r6
 8009628:	f7fe fe9f 	bl	800836a <put_1>
            put_1(nmbs, read_device_id_code);
 800962c:	0030      	movs	r0, r6
 800962e:	69f9      	ldr	r1, [r7, #28]
 8009630:	f7fe fe9b 	bl	800836a <put_1>
            put_1(nmbs, 0x83);
 8009634:	2183      	movs	r1, #131	@ 0x83
 8009636:	0030      	movs	r0, r6
 8009638:	f7fe fe97 	bl	800836a <put_1>
            if (read_device_id_code == 4) {
 800963c:	69fb      	ldr	r3, [r7, #28]
 800963e:	2b04      	cmp	r3, #4
 8009640:	d14f      	bne.n	80096e2 <nmbs_server_poll+0xa5a>
                if (!nmbs_bitfield_read(map, object_id))
 8009642:	2207      	movs	r2, #7
 8009644:	6a3b      	ldr	r3, [r7, #32]
 8009646:	6a39      	ldr	r1, [r7, #32]
 8009648:	08db      	lsrs	r3, r3, #3
 800964a:	b2db      	uxtb	r3, r3
 800964c:	5ceb      	ldrb	r3, [r5, r3]
 800964e:	400a      	ands	r2, r1
 8009650:	4113      	asrs	r3, r2
 8009652:	2501      	movs	r5, #1
 8009654:	422b      	tst	r3, r5
 8009656:	d100      	bne.n	800965a <nmbs_server_poll+0x9d2>
 8009658:	e44c      	b.n	8008ef4 <nmbs_server_poll+0x26c>
                put_1(nmbs, 0);    // More follows
 800965a:	0030      	movs	r0, r6
 800965c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800965e:	f7fe fe84 	bl	800836a <put_1>
                put_1(nmbs, 0);    // Next Object Id
 8009662:	0030      	movs	r0, r6
 8009664:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009666:	f7fe fe80 	bl	800836a <put_1>
                put_1(nmbs, 1);    // Number of objects
 800966a:	0029      	movs	r1, r5
 800966c:	0030      	movs	r0, r6
 800966e:	f7fe fe7c 	bl	800836a <put_1>
                str[0] = 0;
 8009672:	2228      	movs	r2, #40	@ 0x28
 8009674:	2324      	movs	r3, #36	@ 0x24
 8009676:	189b      	adds	r3, r3, r2
 8009678:	19dd      	adds	r5, r3, r7
 800967a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                err = nmbs->callbacks.read_device_identification(object_id, str);
 800967c:	0029      	movs	r1, r5
                str[0] = 0;
 800967e:	702b      	strb	r3, [r5, #0]
                err = nmbs->callbacks.read_device_identification(object_id, str);
 8009680:	6a38      	ldr	r0, [r7, #32]
 8009682:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8009684:	4798      	blx	r3
 8009686:	0004      	movs	r4, r0
                    if (nmbs_error_is_exception(err))
 8009688:	b2c1      	uxtb	r1, r0
                if (err != NMBS_ERROR_NONE) {
 800968a:	2800      	cmp	r0, #0
 800968c:	d1c0      	bne.n	8009610 <nmbs_server_poll+0x988>
                size_t str_len = strlen(str);
 800968e:	0028      	movs	r0, r5
 8009690:	f7f6 fd3a 	bl	8000108 <strlen>
                put_1(nmbs, object_id);    // Object id
 8009694:	6a39      	ldr	r1, [r7, #32]
                size_t str_len = strlen(str);
 8009696:	6278      	str	r0, [r7, #36]	@ 0x24
                put_1(nmbs, object_id);    // Object id
 8009698:	0030      	movs	r0, r6
 800969a:	f7fe fe66 	bl	800836a <put_1>
                put_1(nmbs, str_len);      // Object length
 800969e:	2324      	movs	r3, #36	@ 0x24
 80096a0:	18fb      	adds	r3, r7, r3
 80096a2:	7819      	ldrb	r1, [r3, #0]
 80096a4:	0030      	movs	r0, r6
 80096a6:	f7fe fe60 	bl	800836a <put_1>
    memcpy(&nmbs->msg.buf[nmbs->msg.buf_idx], data, size);
 80096aa:	0033      	movs	r3, r6
 80096ac:	33fe      	adds	r3, #254	@ 0xfe
 80096ae:	623b      	str	r3, [r7, #32]
 80096b0:	88d8      	ldrh	r0, [r3, #6]
 80096b2:	0029      	movs	r1, r5
 80096b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096b6:	1830      	adds	r0, r6, r0
 80096b8:	f002 ff60 	bl	800c57c <memcpy>
    nmbs->msg.buf_idx += size;
 80096bc:	6a3a      	ldr	r2, [r7, #32]
 80096be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80096c0:	88d2      	ldrh	r2, [r2, #6]
 80096c2:	6a39      	ldr	r1, [r7, #32]
 80096c4:	189a      	adds	r2, r3, r2
 80096c6:	80ca      	strh	r2, [r1, #6]
    if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 80096c8:	22a6      	movs	r2, #166	@ 0xa6
 80096ca:	0052      	lsls	r2, r2, #1
 80096cc:	5cb2      	ldrb	r2, [r6, r2]
 80096ce:	2a02      	cmp	r2, #2
 80096d0:	d102      	bne.n	80096d8 <nmbs_server_poll+0xa50>
        data_length += 2;
 80096d2:	330a      	adds	r3, #10
    nmbs->msg.buf[index] = (uint8_t) ((data >> 8) & 0xFFU);
 80096d4:	7134      	strb	r4, [r6, #4]
    nmbs->msg.buf[index + 1] = (uint8_t) data;
 80096d6:	7173      	strb	r3, [r6, #5]
            return send_msg(nmbs);
 80096d8:	0030      	movs	r0, r6
 80096da:	f7fe ff22 	bl	8008522 <send_msg>
 80096de:	f7ff fb33 	bl	8008d48 <nmbs_server_poll+0xc0>
            uint8_t more_follows_idx = nmbs->msg.buf_idx;
 80096e2:	0034      	movs	r4, r6
 80096e4:	34fe      	adds	r4, #254	@ 0xfe
 80096e6:	88e3      	ldrh	r3, [r4, #6]
            put_1(nmbs, 0);
 80096e8:	0030      	movs	r0, r6
 80096ea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
            uint8_t more_follows_idx = nmbs->msg.buf_idx;
 80096ec:	60bb      	str	r3, [r7, #8]
            put_1(nmbs, 0);
 80096ee:	f7fe fe3c 	bl	800836a <put_1>
            uint8_t next_object_id_idx = nmbs->msg.buf_idx;
 80096f2:	88e3      	ldrh	r3, [r4, #6]
            put_1(nmbs, 0);
 80096f4:	0030      	movs	r0, r6
 80096f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
            uint8_t next_object_id_idx = nmbs->msg.buf_idx;
 80096f8:	607b      	str	r3, [r7, #4]
            put_1(nmbs, 0);
 80096fa:	f7fe fe36 	bl	800836a <put_1>
            uint8_t number_of_objects_idx = nmbs->msg.buf_idx;
 80096fe:	88e3      	ldrh	r3, [r4, #6]
            put_1(nmbs, 0);
 8009700:	0030      	movs	r0, r6
 8009702:	6a79      	ldr	r1, [r7, #36]	@ 0x24
            uint8_t number_of_objects_idx = nmbs->msg.buf_idx;
 8009704:	603b      	str	r3, [r7, #0]
            put_1(nmbs, 0);
 8009706:	f7fe fe30 	bl	800836a <put_1>
            switch (read_device_id_code) {
 800970a:	69fb      	ldr	r3, [r7, #28]
 800970c:	2b02      	cmp	r3, #2
 800970e:	d026      	beq.n	800975e <nmbs_server_poll+0xad6>
 8009710:	2b03      	cmp	r3, #3
 8009712:	d02e      	beq.n	8009772 <nmbs_server_poll+0xaea>
                    last_id = 0x02;
 8009714:	2302      	movs	r3, #2
 8009716:	61fb      	str	r3, [r7, #28]
                    if (object_id > 0x02)
 8009718:	6a3b      	ldr	r3, [r7, #32]
 800971a:	2b02      	cmp	r3, #2
 800971c:	d901      	bls.n	8009722 <nmbs_server_poll+0xa9a>
 800971e:	f7ff fbe9 	bl	8008ef4 <nmbs_server_poll+0x26c>
            uint8_t res_number_of_objects = 0;
 8009722:	2300      	movs	r3, #0
            for (uint16_t id = object_id; id <= last_id; id++) {
 8009724:	6a3c      	ldr	r4, [r7, #32]
            uint8_t res_number_of_objects = 0;
 8009726:	623b      	str	r3, [r7, #32]
            uint8_t msg_size = 6;
 8009728:	3306      	adds	r3, #6
 800972a:	627b      	str	r3, [r7, #36]	@ 0x24
            int16_t res_size_left = 253 - 7;
 800972c:	33f0      	adds	r3, #240	@ 0xf0
 800972e:	617b      	str	r3, [r7, #20]
            for (uint16_t id = object_id; id <= last_id; id++) {
 8009730:	69fb      	ldr	r3, [r7, #28]
 8009732:	429c      	cmp	r4, r3
 8009734:	d924      	bls.n	8009780 <nmbs_server_poll+0xaf8>
            uint8_t res_next_object_id = 0;
 8009736:	2500      	movs	r5, #0
            uint8_t res_more_follows = 0;
 8009738:	002a      	movs	r2, r5
    nmbs->msg.buf[index] = data;
 800973a:	7a3b      	ldrb	r3, [r7, #8]
 800973c:	54f2      	strb	r2, [r6, r3]
 800973e:	793b      	ldrb	r3, [r7, #4]
 8009740:	6a3a      	ldr	r2, [r7, #32]
 8009742:	54f5      	strb	r5, [r6, r3]
 8009744:	783b      	ldrb	r3, [r7, #0]
 8009746:	54f2      	strb	r2, [r6, r3]
    if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 8009748:	23a6      	movs	r3, #166	@ 0xa6
 800974a:	005b      	lsls	r3, r3, #1
 800974c:	5cf3      	ldrb	r3, [r6, r3]
 800974e:	2b02      	cmp	r3, #2
 8009750:	d1c2      	bne.n	80096d8 <nmbs_server_poll+0xa50>
        data_length += 2;
 8009752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009754:	1c9a      	adds	r2, r3, #2
    nmbs->msg.buf[index] = (uint8_t) ((data >> 8) & 0xFFU);
 8009756:	0a13      	lsrs	r3, r2, #8
 8009758:	7133      	strb	r3, [r6, #4]
    nmbs->msg.buf[index + 1] = (uint8_t) data;
 800975a:	7172      	strb	r2, [r6, #5]
}
 800975c:	e7bc      	b.n	80096d8 <nmbs_server_poll+0xa50>
                    if (object_id < 0x03 || object_id > 0x07)
 800975e:	6a3b      	ldr	r3, [r7, #32]
 8009760:	3b03      	subs	r3, #3
 8009762:	b2db      	uxtb	r3, r3
 8009764:	2b04      	cmp	r3, #4
 8009766:	d901      	bls.n	800976c <nmbs_server_poll+0xae4>
 8009768:	f7ff fbc4 	bl	8008ef4 <nmbs_server_poll+0x26c>
                    last_id = 0x07;
 800976c:	2307      	movs	r3, #7
                    last_id = 0xFF;
 800976e:	61fb      	str	r3, [r7, #28]
 8009770:	e7d7      	b.n	8009722 <nmbs_server_poll+0xa9a>
                    if (object_id < 0x80)
 8009772:	6a3b      	ldr	r3, [r7, #32]
 8009774:	061b      	lsls	r3, r3, #24
 8009776:	d401      	bmi.n	800977c <nmbs_server_poll+0xaf4>
 8009778:	f7ff fbbc 	bl	8008ef4 <nmbs_server_poll+0x26c>
                    last_id = 0xFF;
 800977c:	23ff      	movs	r3, #255	@ 0xff
 800977e:	e7f6      	b.n	800976e <nmbs_server_poll+0xae6>
                if (!nmbs_bitfield_read(map, id)) {
 8009780:	222c      	movs	r2, #44	@ 0x2c
 8009782:	08e3      	lsrs	r3, r4, #3
 8009784:	18ba      	adds	r2, r7, r2
 8009786:	b29b      	uxth	r3, r3
 8009788:	5cd3      	ldrb	r3, [r2, r3]
 800978a:	2207      	movs	r2, #7
 800978c:	4022      	ands	r2, r4
 800978e:	4113      	asrs	r3, r2
 8009790:	2201      	movs	r2, #1
 8009792:	4213      	tst	r3, r2
 8009794:	d104      	bne.n	80097a0 <nmbs_server_poll+0xb18>
                    if (id < 0x03)
 8009796:	2c02      	cmp	r4, #2
 8009798:	d84a      	bhi.n	8009830 <nmbs_server_poll+0xba8>
                    return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 800979a:	2104      	movs	r1, #4
 800979c:	f7ff fb02 	bl	8008da4 <nmbs_server_poll+0x11c>
                str[0] = 0;
 80097a0:	2224      	movs	r2, #36	@ 0x24
 80097a2:	2128      	movs	r1, #40	@ 0x28
 80097a4:	2300      	movs	r3, #0
 80097a6:	1851      	adds	r1, r2, r1
 80097a8:	19c9      	adds	r1, r1, r7
 80097aa:	700b      	strb	r3, [r1, #0]
                err = nmbs->callbacks.read_device_identification((uint8_t) id, str);
 80097ac:	2128      	movs	r1, #40	@ 0x28
 80097ae:	0033      	movs	r3, r6
 80097b0:	b2e5      	uxtb	r5, r4
 80097b2:	33fc      	adds	r3, #252	@ 0xfc
 80097b4:	1852      	adds	r2, r2, r1
 80097b6:	0028      	movs	r0, r5
 80097b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097ba:	19d1      	adds	r1, r2, r7
 80097bc:	4798      	blx	r3
                if (err != NMBS_ERROR_NONE) {
 80097be:	2800      	cmp	r0, #0
 80097c0:	d001      	beq.n	80097c6 <nmbs_server_poll+0xb3e>
 80097c2:	f7ff fafe 	bl	8008dc2 <nmbs_server_poll+0x13a>
                int16_t str_len = (int16_t) strlen(str);
 80097c6:	2228      	movs	r2, #40	@ 0x28
 80097c8:	2324      	movs	r3, #36	@ 0x24
 80097ca:	189b      	adds	r3, r3, r2
 80097cc:	19d8      	adds	r0, r3, r7
 80097ce:	f7f6 fc9b 	bl	8000108 <strlen>
 80097d2:	61b8      	str	r0, [r7, #24]
                res_size_left = (int16_t) (res_size_left - 2 - str_len);
 80097d4:	8b3a      	ldrh	r2, [r7, #24]
 80097d6:	613a      	str	r2, [r7, #16]
 80097d8:	697a      	ldr	r2, [r7, #20]
 80097da:	3a02      	subs	r2, #2
 80097dc:	0013      	movs	r3, r2
 80097de:	693a      	ldr	r2, [r7, #16]
 80097e0:	1a9b      	subs	r3, r3, r2
 80097e2:	b21a      	sxth	r2, r3
 80097e4:	617a      	str	r2, [r7, #20]
                if (res_size_left < 0) {
 80097e6:	041b      	lsls	r3, r3, #16
 80097e8:	d425      	bmi.n	8009836 <nmbs_server_poll+0xbae>
                put_1(nmbs, (uint8_t) id);    // Object id
 80097ea:	0029      	movs	r1, r5
 80097ec:	0030      	movs	r0, r6
 80097ee:	f7fe fdbc 	bl	800836a <put_1>
                put_1(nmbs, str_len);         // Object length
 80097f2:	7e3a      	ldrb	r2, [r7, #24]
    memcpy(&nmbs->msg.buf[nmbs->msg.buf_idx], data, size);
 80097f4:	0035      	movs	r5, r6
                put_1(nmbs, str_len);         // Object length
 80097f6:	0011      	movs	r1, r2
 80097f8:	0030      	movs	r0, r6
 80097fa:	60fa      	str	r2, [r7, #12]
 80097fc:	f7fe fdb5 	bl	800836a <put_1>
    memcpy(&nmbs->msg.buf[nmbs->msg.buf_idx], data, size);
 8009800:	2128      	movs	r1, #40	@ 0x28
 8009802:	2324      	movs	r3, #36	@ 0x24
 8009804:	35fe      	adds	r5, #254	@ 0xfe
 8009806:	88e8      	ldrh	r0, [r5, #6]
 8009808:	185b      	adds	r3, r3, r1
 800980a:	69ba      	ldr	r2, [r7, #24]
 800980c:	19d9      	adds	r1, r3, r7
 800980e:	1830      	adds	r0, r6, r0
 8009810:	f002 feb4 	bl	800c57c <memcpy>
    nmbs->msg.buf_idx += size;
 8009814:	88eb      	ldrh	r3, [r5, #6]
 8009816:	693a      	ldr	r2, [r7, #16]
 8009818:	18d3      	adds	r3, r2, r3
 800981a:	80eb      	strh	r3, [r5, #6]
                msg_size += (2 + str_len);
 800981c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800981e:	68fa      	ldr	r2, [r7, #12]
 8009820:	3302      	adds	r3, #2
 8009822:	189b      	adds	r3, r3, r2
 8009824:	b2db      	uxtb	r3, r3
 8009826:	627b      	str	r3, [r7, #36]	@ 0x24
                res_number_of_objects++;
 8009828:	6a3b      	ldr	r3, [r7, #32]
 800982a:	3301      	adds	r3, #1
 800982c:	b2db      	uxtb	r3, r3
 800982e:	623b      	str	r3, [r7, #32]
            for (uint16_t id = object_id; id <= last_id; id++) {
 8009830:	3401      	adds	r4, #1
 8009832:	b2a4      	uxth	r4, r4
 8009834:	e77c      	b.n	8009730 <nmbs_server_poll+0xaa8>
                    res_more_follows = 0xFF;
 8009836:	22ff      	movs	r2, #255	@ 0xff
 8009838:	e77f      	b.n	800973a <nmbs_server_poll+0xab2>
        return recv_read_device_identification_res(nmbs, 0, NULL, 0, NULL, NULL, NULL, NULL);
 800983a:	0003      	movs	r3, r0
 800983c:	0002      	movs	r2, r0
 800983e:	0001      	movs	r1, r0
 8009840:	9003      	str	r0, [sp, #12]
 8009842:	9002      	str	r0, [sp, #8]
 8009844:	9001      	str	r0, [sp, #4]
 8009846:	9000      	str	r0, [sp, #0]
 8009848:	0030      	movs	r0, r6
 800984a:	f7ff f95c 	bl	8008b06 <recv_read_device_identification_res>
 800984e:	f7ff fa7b 	bl	8008d48 <nmbs_server_poll+0xc0>
 8009852:	46c0      	nop			@ (mov r8, r8)

08009854 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8009854:	480d      	ldr	r0, [pc, #52]	@ (800988c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8009856:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8009858:	f7fa f8ea 	bl	8003a30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800985c:	480c      	ldr	r0, [pc, #48]	@ (8009890 <LoopForever+0x6>)
  ldr r1, =_edata
 800985e:	490d      	ldr	r1, [pc, #52]	@ (8009894 <LoopForever+0xa>)
  ldr r2, =_sidata
 8009860:	4a0d      	ldr	r2, [pc, #52]	@ (8009898 <LoopForever+0xe>)
  movs r3, #0
 8009862:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8009864:	e002      	b.n	800986c <LoopCopyDataInit>

08009866 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8009866:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009868:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800986a:	3304      	adds	r3, #4

0800986c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800986c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800986e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009870:	d3f9      	bcc.n	8009866 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8009872:	4a0a      	ldr	r2, [pc, #40]	@ (800989c <LoopForever+0x12>)
  ldr r4, =_ebss
 8009874:	4c0a      	ldr	r4, [pc, #40]	@ (80098a0 <LoopForever+0x16>)
  movs r3, #0
 8009876:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009878:	e001      	b.n	800987e <LoopFillZerobss>

0800987a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800987a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800987c:	3204      	adds	r2, #4

0800987e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800987e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009880:	d3fb      	bcc.n	800987a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8009882:	f002 fe41 	bl	800c508 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8009886:	f7f9 fc75 	bl	8003174 <main>

0800988a <LoopForever>:

LoopForever:
    b LoopForever
 800988a:	e7fe      	b.n	800988a <LoopForever>
  ldr   r0, =_estack
 800988c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8009890:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009894:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8009898:	0800e57c 	.word	0x0800e57c
  ldr r2, =_sbss
 800989c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80098a0:	20000948 	.word	0x20000948

080098a4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80098a4:	e7fe      	b.n	80098a4 <ADC1_COMP_IRQHandler>
	...

080098a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80098a8:	b570      	push	{r4, r5, r6, lr}
 80098aa:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80098ac:	20fa      	movs	r0, #250	@ 0xfa
 80098ae:	4b0d      	ldr	r3, [pc, #52]	@ (80098e4 <HAL_InitTick+0x3c>)
 80098b0:	0080      	lsls	r0, r0, #2
 80098b2:	7819      	ldrb	r1, [r3, #0]
 80098b4:	f7f6 fc4e 	bl	8000154 <__udivsi3>
 80098b8:	4c0b      	ldr	r4, [pc, #44]	@ (80098e8 <HAL_InitTick+0x40>)
 80098ba:	0001      	movs	r1, r0
 80098bc:	6820      	ldr	r0, [r4, #0]
 80098be:	f7f6 fc49 	bl	8000154 <__udivsi3>
 80098c2:	f000 fac3 	bl	8009e4c <HAL_SYSTICK_Config>
 80098c6:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 80098c8:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80098ca:	2c00      	cmp	r4, #0
 80098cc:	d109      	bne.n	80098e2 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80098ce:	2d03      	cmp	r5, #3
 80098d0:	d807      	bhi.n	80098e2 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80098d2:	3802      	subs	r0, #2
 80098d4:	0022      	movs	r2, r4
 80098d6:	0029      	movs	r1, r5
 80098d8:	f000 fa82 	bl	8009de0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80098dc:	0020      	movs	r0, r4
 80098de:	4b03      	ldr	r3, [pc, #12]	@ (80098ec <HAL_InitTick+0x44>)
 80098e0:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 80098e2:	bd70      	pop	{r4, r5, r6, pc}
 80098e4:	20000004 	.word	0x20000004
 80098e8:	20000000 	.word	0x20000000
 80098ec:	20000008 	.word	0x20000008

080098f0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80098f0:	2310      	movs	r3, #16
 80098f2:	4a06      	ldr	r2, [pc, #24]	@ (800990c <HAL_Init+0x1c>)
{
 80098f4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80098f6:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 80098f8:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80098fa:	430b      	orrs	r3, r1
 80098fc:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 80098fe:	f7ff ffd3 	bl	80098a8 <HAL_InitTick>
  HAL_MspInit();
 8009902:	f7f9 ff19 	bl	8003738 <HAL_MspInit>
}
 8009906:	2000      	movs	r0, #0
 8009908:	bd10      	pop	{r4, pc}
 800990a:	46c0      	nop			@ (mov r8, r8)
 800990c:	40022000 	.word	0x40022000

08009910 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8009910:	4a03      	ldr	r2, [pc, #12]	@ (8009920 <HAL_IncTick+0x10>)
 8009912:	4b04      	ldr	r3, [pc, #16]	@ (8009924 <HAL_IncTick+0x14>)
 8009914:	6811      	ldr	r1, [r2, #0]
 8009916:	781b      	ldrb	r3, [r3, #0]
 8009918:	185b      	adds	r3, r3, r1
 800991a:	6013      	str	r3, [r2, #0]
}
 800991c:	4770      	bx	lr
 800991e:	46c0      	nop			@ (mov r8, r8)
 8009920:	200007f8 	.word	0x200007f8
 8009924:	20000004 	.word	0x20000004

08009928 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8009928:	4b01      	ldr	r3, [pc, #4]	@ (8009930 <HAL_GetTick+0x8>)
 800992a:	6818      	ldr	r0, [r3, #0]
}
 800992c:	4770      	bx	lr
 800992e:	46c0      	nop			@ (mov r8, r8)
 8009930:	200007f8 	.word	0x200007f8

08009934 <ADC_Enable.constprop.0>:
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8009934:	2300      	movs	r3, #0
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 8009936:	b573      	push	{r0, r1, r4, r5, r6, lr}
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8009938:	2103      	movs	r1, #3
  __IO uint32_t wait_loop_index = 0U;
 800993a:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 800993c:	6803      	ldr	r3, [r0, #0]
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 800993e:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8009940:	689a      	ldr	r2, [r3, #8]
 8009942:	400a      	ands	r2, r1
 8009944:	2a01      	cmp	r2, #1
 8009946:	d107      	bne.n	8009958 <ADC_Enable.constprop.0+0x24>
 8009948:	6819      	ldr	r1, [r3, #0]
 800994a:	4211      	tst	r1, r2
 800994c:	d001      	beq.n	8009952 <ADC_Enable.constprop.0+0x1e>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800994e:	2000      	movs	r0, #0
}
 8009950:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8009952:	68da      	ldr	r2, [r3, #12]
 8009954:	0412      	lsls	r2, r2, #16
 8009956:	d4fa      	bmi.n	800994e <ADC_Enable.constprop.0+0x1a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8009958:	6899      	ldr	r1, [r3, #8]
 800995a:	4a1b      	ldr	r2, [pc, #108]	@ (80099c8 <ADC_Enable.constprop.0+0x94>)
 800995c:	4211      	tst	r1, r2
 800995e:	d009      	beq.n	8009974 <ADC_Enable.constprop.0+0x40>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009960:	2310      	movs	r3, #16
 8009962:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8009964:	4313      	orrs	r3, r2
 8009966:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009968:	2301      	movs	r3, #1
 800996a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800996c:	4313      	orrs	r3, r2
      return HAL_ERROR;
 800996e:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009970:	63e3      	str	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8009972:	e7ed      	b.n	8009950 <ADC_Enable.constprop.0+0x1c>
    __HAL_ADC_ENABLE(hadc);
 8009974:	2201      	movs	r2, #1
 8009976:	6899      	ldr	r1, [r3, #8]
 8009978:	430a      	orrs	r2, r1
 800997a:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800997c:	4b13      	ldr	r3, [pc, #76]	@ (80099cc <ADC_Enable.constprop.0+0x98>)
 800997e:	4914      	ldr	r1, [pc, #80]	@ (80099d0 <ADC_Enable.constprop.0+0x9c>)
 8009980:	6818      	ldr	r0, [r3, #0]
 8009982:	f7f6 fbe7 	bl	8000154 <__udivsi3>
 8009986:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 8009988:	9b01      	ldr	r3, [sp, #4]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d117      	bne.n	80099be <ADC_Enable.constprop.0+0x8a>
    tickstart = HAL_GetTick();
 800998e:	f7ff ffcb 	bl	8009928 <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8009992:	2501      	movs	r5, #1
    tickstart = HAL_GetTick();
 8009994:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8009996:	6823      	ldr	r3, [r4, #0]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	422b      	tst	r3, r5
 800999c:	d1d7      	bne.n	800994e <ADC_Enable.constprop.0+0x1a>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800999e:	f7ff ffc3 	bl	8009928 <HAL_GetTick>
 80099a2:	1b80      	subs	r0, r0, r6
 80099a4:	2802      	cmp	r0, #2
 80099a6:	d9f6      	bls.n	8009996 <ADC_Enable.constprop.0+0x62>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80099a8:	6823      	ldr	r3, [r4, #0]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	422b      	tst	r3, r5
 80099ae:	d1f2      	bne.n	8009996 <ADC_Enable.constprop.0+0x62>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80099b0:	2310      	movs	r3, #16
 80099b2:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80099b4:	4313      	orrs	r3, r2
 80099b6:	63a3      	str	r3, [r4, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80099b8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80099ba:	432b      	orrs	r3, r5
 80099bc:	e7d7      	b.n	800996e <ADC_Enable.constprop.0+0x3a>
      wait_loop_index--;
 80099be:	9b01      	ldr	r3, [sp, #4]
 80099c0:	3b01      	subs	r3, #1
 80099c2:	9301      	str	r3, [sp, #4]
 80099c4:	e7e0      	b.n	8009988 <ADC_Enable.constprop.0+0x54>
 80099c6:	46c0      	nop			@ (mov r8, r8)
 80099c8:	80000017 	.word	0x80000017
 80099cc:	20000000 	.word	0x20000000
 80099d0:	000f4240 	.word	0x000f4240

080099d4 <HAL_ADC_Init>:
{
 80099d4:	b570      	push	{r4, r5, r6, lr}
 80099d6:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 80099d8:	d100      	bne.n	80099dc <HAL_ADC_Init+0x8>
 80099da:	e090      	b.n	8009afe <HAL_ADC_Init+0x12a>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80099dc:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d105      	bne.n	80099ee <HAL_ADC_Init+0x1a>
    hadc->Lock = HAL_UNLOCKED;
 80099e2:	0002      	movs	r2, r0
 80099e4:	3234      	adds	r2, #52	@ 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 80099e6:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hadc->Lock = HAL_UNLOCKED;
 80099e8:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 80099ea:	f7f9 febd 	bl	8003768 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80099ee:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80099f0:	06db      	lsls	r3, r3, #27
 80099f2:	d500      	bpl.n	80099f6 <HAL_ADC_Init+0x22>
 80099f4:	e085      	b.n	8009b02 <HAL_ADC_Init+0x12e>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80099f6:	6822      	ldr	r2, [r4, #0]
 80099f8:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 80099fa:	075b      	lsls	r3, r3, #29
 80099fc:	d500      	bpl.n	8009a00 <HAL_ADC_Init+0x2c>
 80099fe:	e080      	b.n	8009b02 <HAL_ADC_Init+0x12e>
    ADC_STATE_CLR_SET(hadc->State,
 8009a00:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009a02:	4b42      	ldr	r3, [pc, #264]	@ (8009b0c <HAL_ADC_Init+0x138>)
 8009a04:	4019      	ands	r1, r3
 8009a06:	3306      	adds	r3, #6
 8009a08:	33ff      	adds	r3, #255	@ 0xff
 8009a0a:	430b      	orrs	r3, r1
    if (ADC_IS_ENABLE(hadc) == RESET)
 8009a0c:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 8009a0e:	63a3      	str	r3, [r4, #56]	@ 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 8009a10:	6893      	ldr	r3, [r2, #8]
 8009a12:	400b      	ands	r3, r1
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	d105      	bne.n	8009a24 <HAL_ADC_Init+0x50>
 8009a18:	6811      	ldr	r1, [r2, #0]
 8009a1a:	4219      	tst	r1, r3
 8009a1c:	d10e      	bne.n	8009a3c <HAL_ADC_Init+0x68>
 8009a1e:	68d3      	ldr	r3, [r2, #12]
 8009a20:	041b      	lsls	r3, r3, #16
 8009a22:	d40b      	bmi.n	8009a3c <HAL_ADC_Init+0x68>
      MODIFY_REG(hadc->Instance->CFGR1,
 8009a24:	2118      	movs	r1, #24
 8009a26:	68d3      	ldr	r3, [r2, #12]
 8009a28:	438b      	bics	r3, r1
 8009a2a:	68a1      	ldr	r1, [r4, #8]
 8009a2c:	430b      	orrs	r3, r1
 8009a2e:	60d3      	str	r3, [r2, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8009a30:	6913      	ldr	r3, [r2, #16]
 8009a32:	6861      	ldr	r1, [r4, #4]
 8009a34:	009b      	lsls	r3, r3, #2
 8009a36:	089b      	lsrs	r3, r3, #2
 8009a38:	430b      	orrs	r3, r1
 8009a3a:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8009a3c:	68d3      	ldr	r3, [r2, #12]
 8009a3e:	4934      	ldr	r1, [pc, #208]	@ (8009b10 <HAL_ADC_Init+0x13c>)
 8009a40:	400b      	ands	r3, r1
 8009a42:	60d3      	str	r3, [r2, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8009a44:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8009a46:	7e60      	ldrb	r0, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8009a48:	039b      	lsls	r3, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8009a4a:	03c0      	lsls	r0, r0, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8009a4c:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8009a4e:	7ea1      	ldrb	r1, [r4, #26]
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8009a50:	68e0      	ldr	r0, [r4, #12]
 8009a52:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8009a54:	0348      	lsls	r0, r1, #13
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8009a56:	4303      	orrs	r3, r0
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8009a58:	1d60      	adds	r0, r4, #5
 8009a5a:	7fc0      	ldrb	r0, [r0, #31]
 8009a5c:	0040      	lsls	r0, r0, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8009a5e:	4303      	orrs	r3, r0
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8009a60:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8009a62:	3801      	subs	r0, #1
 8009a64:	1e45      	subs	r5, r0, #1
 8009a66:	41a8      	sbcs	r0, r5
 8009a68:	0300      	lsls	r0, r0, #12
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8009a6a:	4303      	orrs	r3, r0
 8009a6c:	6920      	ldr	r0, [r4, #16]
 8009a6e:	3802      	subs	r0, #2
 8009a70:	4245      	negs	r5, r0
 8009a72:	4168      	adcs	r0, r5
 8009a74:	0080      	lsls	r0, r0, #2
 8009a76:	4303      	orrs	r3, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8009a78:	7ee0      	ldrb	r0, [r4, #27]
 8009a7a:	2801      	cmp	r0, #1
 8009a7c:	d104      	bne.n	8009a88 <HAL_ADC_Init+0xb4>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8009a7e:	2900      	cmp	r1, #0
 8009a80:	d12b      	bne.n	8009ada <HAL_ADC_Init+0x106>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8009a82:	2180      	movs	r1, #128	@ 0x80
 8009a84:	0249      	lsls	r1, r1, #9
 8009a86:	430b      	orrs	r3, r1
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009a88:	20c2      	movs	r0, #194	@ 0xc2
 8009a8a:	69e1      	ldr	r1, [r4, #28]
 8009a8c:	30ff      	adds	r0, #255	@ 0xff
 8009a8e:	4281      	cmp	r1, r0
 8009a90:	d002      	beq.n	8009a98 <HAL_ADC_Init+0xc4>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8009a92:	6a20      	ldr	r0, [r4, #32]
 8009a94:	4301      	orrs	r1, r0
 8009a96:	430b      	orrs	r3, r1
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8009a98:	2080      	movs	r0, #128	@ 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8009a9a:	68d1      	ldr	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8009a9c:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8009a9e:	4319      	orrs	r1, r3
 8009aa0:	60d1      	str	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8009aa2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009aa4:	4281      	cmp	r1, r0
 8009aa6:	d002      	beq.n	8009aae <HAL_ADC_Init+0xda>
 8009aa8:	1e48      	subs	r0, r1, #1
 8009aaa:	2806      	cmp	r0, #6
 8009aac:	d807      	bhi.n	8009abe <HAL_ADC_Init+0xea>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8009aae:	2507      	movs	r5, #7
 8009ab0:	6950      	ldr	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8009ab2:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8009ab4:	43a8      	bics	r0, r5
 8009ab6:	6150      	str	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8009ab8:	6950      	ldr	r0, [r2, #20]
 8009aba:	4301      	orrs	r1, r0
 8009abc:	6151      	str	r1, [r2, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8009abe:	68d2      	ldr	r2, [r2, #12]
 8009ac0:	4914      	ldr	r1, [pc, #80]	@ (8009b14 <HAL_ADC_Init+0x140>)
 8009ac2:	400a      	ands	r2, r1
 8009ac4:	429a      	cmp	r2, r3
 8009ac6:	d110      	bne.n	8009aea <HAL_ADC_Init+0x116>
      ADC_CLEAR_ERRORCODE(hadc);
 8009ac8:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8009aca:	2303      	movs	r3, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8009acc:	63e0      	str	r0, [r4, #60]	@ 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8009ace:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8009ad0:	439a      	bics	r2, r3
 8009ad2:	3b02      	subs	r3, #2
 8009ad4:	4313      	orrs	r3, r2
 8009ad6:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 8009ad8:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009ada:	2120      	movs	r1, #32
 8009adc:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8009ade:	4329      	orrs	r1, r5
 8009ae0:	63a1      	str	r1, [r4, #56]	@ 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009ae2:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8009ae4:	4308      	orrs	r0, r1
 8009ae6:	63e0      	str	r0, [r4, #60]	@ 0x3c
 8009ae8:	e7ce      	b.n	8009a88 <HAL_ADC_Init+0xb4>
      ADC_STATE_CLR_SET(hadc->State,
 8009aea:	2312      	movs	r3, #18
 8009aec:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8009aee:	439a      	bics	r2, r3
 8009af0:	3b02      	subs	r3, #2
 8009af2:	4313      	orrs	r3, r2
 8009af4:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009af6:	2301      	movs	r3, #1
 8009af8:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8009afa:	4313      	orrs	r3, r2
 8009afc:	63e3      	str	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 8009afe:	2001      	movs	r0, #1
 8009b00:	e7ea      	b.n	8009ad8 <HAL_ADC_Init+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009b02:	2310      	movs	r3, #16
 8009b04:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8009b06:	4313      	orrs	r3, r2
 8009b08:	63a3      	str	r3, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 8009b0a:	e7f8      	b.n	8009afe <HAL_ADC_Init+0x12a>
 8009b0c:	fffffefd 	.word	0xfffffefd
 8009b10:	fffe0219 	.word	0xfffe0219
 8009b14:	833fffe7 	.word	0x833fffe7

08009b18 <HAL_ADC_Start_DMA>:
{
 8009b18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8009b1a:	6803      	ldr	r3, [r0, #0]
{
 8009b1c:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8009b1e:	689b      	ldr	r3, [r3, #8]
{
 8009b20:	000e      	movs	r6, r1
    __HAL_LOCK(hadc);
 8009b22:	2002      	movs	r0, #2
{
 8009b24:	9201      	str	r2, [sp, #4]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8009b26:	075b      	lsls	r3, r3, #29
 8009b28:	d430      	bmi.n	8009b8c <HAL_ADC_Start_DMA+0x74>
    __HAL_LOCK(hadc);
 8009b2a:	0027      	movs	r7, r4
 8009b2c:	3734      	adds	r7, #52	@ 0x34
 8009b2e:	783b      	ldrb	r3, [r7, #0]
 8009b30:	2b01      	cmp	r3, #1
 8009b32:	d02b      	beq.n	8009b8c <HAL_ADC_Start_DMA+0x74>
 8009b34:	2301      	movs	r3, #1
 8009b36:	703b      	strb	r3, [r7, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8009b38:	7e63      	ldrb	r3, [r4, #25]
 8009b3a:	2b01      	cmp	r3, #1
 8009b3c:	d127      	bne.n	8009b8e <HAL_ADC_Start_DMA+0x76>
      ADC_STATE_CLR_SET(hadc->State,
 8009b3e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8009b40:	4b16      	ldr	r3, [pc, #88]	@ (8009b9c <HAL_ADC_Start_DMA+0x84>)
      ADC_CLEAR_ERRORCODE(hadc);
 8009b42:	2500      	movs	r5, #0
      ADC_STATE_CLR_SET(hadc->State,
 8009b44:	401a      	ands	r2, r3
 8009b46:	2380      	movs	r3, #128	@ 0x80
 8009b48:	005b      	lsls	r3, r3, #1
 8009b4a:	4313      	orrs	r3, r2
 8009b4c:	63a3      	str	r3, [r4, #56]	@ 0x38
      ADC_CLEAR_ERRORCODE(hadc);
 8009b4e:	63e5      	str	r5, [r4, #60]	@ 0x3c
      __HAL_UNLOCK(hadc);
 8009b50:	703d      	strb	r5, [r7, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009b52:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8009b54:	4b12      	ldr	r3, [pc, #72]	@ (8009ba0 <HAL_ADC_Start_DMA+0x88>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009b56:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009b58:	6283      	str	r3, [r0, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8009b5a:	4b12      	ldr	r3, [pc, #72]	@ (8009ba4 <HAL_ADC_Start_DMA+0x8c>)
 8009b5c:	62c3      	str	r3, [r0, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009b5e:	4b12      	ldr	r3, [pc, #72]	@ (8009ba8 <HAL_ADC_Start_DMA+0x90>)
 8009b60:	6303      	str	r3, [r0, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009b62:	231c      	movs	r3, #28
 8009b64:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009b66:	684a      	ldr	r2, [r1, #4]
 8009b68:	3b0c      	subs	r3, #12
 8009b6a:	4313      	orrs	r3, r2
 8009b6c:	604b      	str	r3, [r1, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8009b6e:	2301      	movs	r3, #1
 8009b70:	68ca      	ldr	r2, [r1, #12]
 8009b72:	4313      	orrs	r3, r2
 8009b74:	60cb      	str	r3, [r1, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009b76:	0032      	movs	r2, r6
 8009b78:	9b01      	ldr	r3, [sp, #4]
 8009b7a:	3140      	adds	r1, #64	@ 0x40
 8009b7c:	f000 f9b2 	bl	8009ee4 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8009b80:	2304      	movs	r3, #4
 8009b82:	0028      	movs	r0, r5
 8009b84:	6822      	ldr	r2, [r4, #0]
 8009b86:	6891      	ldr	r1, [r2, #8]
 8009b88:	430b      	orrs	r3, r1
 8009b8a:	6093      	str	r3, [r2, #8]
}
 8009b8c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8009b8e:	0020      	movs	r0, r4
 8009b90:	f7ff fed0 	bl	8009934 <ADC_Enable.constprop.0>
    if (tmp_hal_status == HAL_OK)
 8009b94:	2800      	cmp	r0, #0
 8009b96:	d0d2      	beq.n	8009b3e <HAL_ADC_Start_DMA+0x26>
 8009b98:	e7f8      	b.n	8009b8c <HAL_ADC_Start_DMA+0x74>
 8009b9a:	46c0      	nop			@ (mov r8, r8)
 8009b9c:	fffff0fe 	.word	0xfffff0fe
 8009ba0:	08009bb1 	.word	0x08009bb1
 8009ba4:	08009c23 	.word	0x08009c23
 8009ba8:	08009c2f 	.word	0x08009c2f

08009bac <HAL_ADC_ConvCpltCallback>:
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
 8009bac:	4770      	bx	lr
	...

08009bb0 <ADC_DMAConvCplt>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8009bb0:	2250      	movs	r2, #80	@ 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009bb2:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 8009bb4:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8009bb6:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8009bb8:	4211      	tst	r1, r2
 8009bba:	d12b      	bne.n	8009c14 <ADC_DMAConvCplt+0x64>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8009bbc:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8009bbe:	32b1      	adds	r2, #177	@ 0xb1
 8009bc0:	32ff      	adds	r2, #255	@ 0xff
 8009bc2:	430a      	orrs	r2, r1
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8009bc4:	21c0      	movs	r1, #192	@ 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8009bc6:	639a      	str	r2, [r3, #56]	@ 0x38
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8009bc8:	681a      	ldr	r2, [r3, #0]
 8009bca:	0109      	lsls	r1, r1, #4
 8009bcc:	68d0      	ldr	r0, [r2, #12]
 8009bce:	4208      	tst	r0, r1
 8009bd0:	d113      	bne.n	8009bfa <ADC_DMAConvCplt+0x4a>
 8009bd2:	7e99      	ldrb	r1, [r3, #26]
 8009bd4:	2900      	cmp	r1, #0
 8009bd6:	d110      	bne.n	8009bfa <ADC_DMAConvCplt+0x4a>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8009bd8:	6811      	ldr	r1, [r2, #0]
 8009bda:	0709      	lsls	r1, r1, #28
 8009bdc:	d50d      	bpl.n	8009bfa <ADC_DMAConvCplt+0x4a>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8009bde:	6891      	ldr	r1, [r2, #8]
 8009be0:	0749      	lsls	r1, r1, #29
 8009be2:	d40e      	bmi.n	8009c02 <ADC_DMAConvCplt+0x52>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8009be4:	200c      	movs	r0, #12
 8009be6:	6851      	ldr	r1, [r2, #4]
 8009be8:	4381      	bics	r1, r0
 8009bea:	6051      	str	r1, [r2, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8009bec:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8009bee:	4a0b      	ldr	r2, [pc, #44]	@ (8009c1c <ADC_DMAConvCplt+0x6c>)
 8009bf0:	4011      	ands	r1, r2
 8009bf2:	3204      	adds	r2, #4
 8009bf4:	32ff      	adds	r2, #255	@ 0xff
 8009bf6:	430a      	orrs	r2, r1
 8009bf8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8009bfa:	0018      	movs	r0, r3
 8009bfc:	f7ff ffd6 	bl	8009bac <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8009c00:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009c02:	2220      	movs	r2, #32
 8009c04:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8009c06:	430a      	orrs	r2, r1
 8009c08:	639a      	str	r2, [r3, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009c0a:	2201      	movs	r2, #1
 8009c0c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8009c0e:	430a      	orrs	r2, r1
 8009c10:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009c12:	e7f2      	b.n	8009bfa <ADC_DMAConvCplt+0x4a>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8009c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c18:	4798      	blx	r3
}
 8009c1a:	e7f1      	b.n	8009c00 <ADC_DMAConvCplt+0x50>
 8009c1c:	fffffefe 	.word	0xfffffefe

08009c20 <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
 8009c20:	4770      	bx	lr

08009c22 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8009c22:	b510      	push	{r4, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8009c24:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8009c26:	f7ff fffb 	bl	8009c20 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009c2a:	bd10      	pop	{r4, pc}

08009c2c <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8009c2c:	4770      	bx	lr

08009c2e <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8009c2e:	2340      	movs	r3, #64	@ 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009c30:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 8009c32:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8009c34:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 8009c36:	4313      	orrs	r3, r2
 8009c38:	6383      	str	r3, [r0, #56]	@ 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8009c3a:	2304      	movs	r3, #4
 8009c3c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009c3e:	4313      	orrs	r3, r2
 8009c40:	63c3      	str	r3, [r0, #60]	@ 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8009c42:	f7ff fff3 	bl	8009c2c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009c46:	bd10      	pop	{r4, pc}

08009c48 <HAL_ADC_ConfigChannel>:
{
 8009c48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0U;
 8009c4a:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8009c4c:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 8009c4e:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8009c50:	3434      	adds	r4, #52	@ 0x34
 8009c52:	7822      	ldrb	r2, [r4, #0]
{
 8009c54:	0003      	movs	r3, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8009c56:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
  __HAL_LOCK(hadc);
 8009c58:	2002      	movs	r0, #2
 8009c5a:	2a01      	cmp	r2, #1
 8009c5c:	d02a      	beq.n	8009cb4 <HAL_ADC_ConfigChannel+0x6c>
 8009c5e:	3801      	subs	r0, #1
 8009c60:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8009c62:	681a      	ldr	r2, [r3, #0]
 8009c64:	6896      	ldr	r6, [r2, #8]
 8009c66:	0776      	lsls	r6, r6, #29
 8009c68:	d45e      	bmi.n	8009d28 <HAL_ADC_ConfigChannel+0xe0>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8009c6a:	680b      	ldr	r3, [r1, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 8009c6c:	684f      	ldr	r7, [r1, #4]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8009c6e:	001e      	movs	r6, r3
    if (sConfig->Rank != ADC_RANK_NONE)
 8009c70:	46bc      	mov	ip, r7
 8009c72:	4f30      	ldr	r7, [pc, #192]	@ (8009d34 <HAL_ADC_ConfigChannel+0xec>)
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8009c74:	4098      	lsls	r0, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8009c76:	3e10      	subs	r6, #16
    if (sConfig->Rank != ADC_RANK_NONE)
 8009c78:	45bc      	cmp	ip, r7
 8009c7a:	d03f      	beq.n	8009cfc <HAL_ADC_ConfigChannel+0xb4>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8009c7c:	6a97      	ldr	r7, [r2, #40]	@ 0x28
 8009c7e:	4338      	orrs	r0, r7
 8009c80:	6290      	str	r0, [r2, #40]	@ 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8009c82:	2080      	movs	r0, #128	@ 0x80
 8009c84:	0540      	lsls	r0, r0, #21
 8009c86:	4285      	cmp	r5, r0
 8009c88:	d00f      	beq.n	8009caa <HAL_ADC_ConfigChannel+0x62>
 8009c8a:	3d01      	subs	r5, #1
 8009c8c:	2d06      	cmp	r5, #6
 8009c8e:	d90c      	bls.n	8009caa <HAL_ADC_ConfigChannel+0x62>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8009c90:	2007      	movs	r0, #7
 8009c92:	6955      	ldr	r5, [r2, #20]
 8009c94:	6889      	ldr	r1, [r1, #8]
 8009c96:	4005      	ands	r5, r0
 8009c98:	42a9      	cmp	r1, r5
 8009c9a:	d006      	beq.n	8009caa <HAL_ADC_ConfigChannel+0x62>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8009c9c:	6955      	ldr	r5, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8009c9e:	4001      	ands	r1, r0
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8009ca0:	4385      	bics	r5, r0
 8009ca2:	6155      	str	r5, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8009ca4:	6955      	ldr	r5, [r2, #20]
 8009ca6:	4329      	orrs	r1, r5
 8009ca8:	6151      	str	r1, [r2, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8009caa:	2e02      	cmp	r6, #2
 8009cac:	d903      	bls.n	8009cb6 <HAL_ADC_ConfigChannel+0x6e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009cae:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	7023      	strb	r3, [r4, #0]
}
 8009cb4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8009cb6:	4820      	ldr	r0, [pc, #128]	@ (8009d38 <HAL_ADC_ConfigChannel+0xf0>)
 8009cb8:	6801      	ldr	r1, [r0, #0]
 8009cba:	2b10      	cmp	r3, #16
 8009cbc:	d01b      	beq.n	8009cf6 <HAL_ADC_ConfigChannel+0xae>
 8009cbe:	001a      	movs	r2, r3
 8009cc0:	3a11      	subs	r2, #17
 8009cc2:	4255      	negs	r5, r2
 8009cc4:	416a      	adcs	r2, r5
 8009cc6:	4d1d      	ldr	r5, [pc, #116]	@ (8009d3c <HAL_ADC_ConfigChannel+0xf4>)
 8009cc8:	4252      	negs	r2, r2
 8009cca:	402a      	ands	r2, r5
 8009ccc:	2580      	movs	r5, #128	@ 0x80
 8009cce:	046d      	lsls	r5, r5, #17
 8009cd0:	1952      	adds	r2, r2, r5
 8009cd2:	430a      	orrs	r2, r1
 8009cd4:	6002      	str	r2, [r0, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8009cd6:	2b10      	cmp	r3, #16
 8009cd8:	d1e9      	bne.n	8009cae <HAL_ADC_ConfigChannel+0x66>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8009cda:	4b19      	ldr	r3, [pc, #100]	@ (8009d40 <HAL_ADC_ConfigChannel+0xf8>)
 8009cdc:	4919      	ldr	r1, [pc, #100]	@ (8009d44 <HAL_ADC_ConfigChannel+0xfc>)
 8009cde:	6818      	ldr	r0, [r3, #0]
 8009ce0:	f7f6 fa38 	bl	8000154 <__udivsi3>
 8009ce4:	230a      	movs	r3, #10
 8009ce6:	4343      	muls	r3, r0
            wait_loop_index--;
 8009ce8:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8009cea:	9b01      	ldr	r3, [sp, #4]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d0de      	beq.n	8009cae <HAL_ADC_ConfigChannel+0x66>
            wait_loop_index--;
 8009cf0:	9b01      	ldr	r3, [sp, #4]
 8009cf2:	3b01      	subs	r3, #1
 8009cf4:	e7f8      	b.n	8009ce8 <HAL_ADC_ConfigChannel+0xa0>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8009cf6:	2280      	movs	r2, #128	@ 0x80
 8009cf8:	0412      	lsls	r2, r2, #16
 8009cfa:	e7ea      	b.n	8009cd2 <HAL_ADC_ConfigChannel+0x8a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8009cfc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8009cfe:	4381      	bics	r1, r0
 8009d00:	6291      	str	r1, [r2, #40]	@ 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8009d02:	2e02      	cmp	r6, #2
 8009d04:	d8d3      	bhi.n	8009cae <HAL_ADC_ConfigChannel+0x66>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8009d06:	4a0c      	ldr	r2, [pc, #48]	@ (8009d38 <HAL_ADC_ConfigChannel+0xf0>)
 8009d08:	6811      	ldr	r1, [r2, #0]
 8009d0a:	2b10      	cmp	r3, #16
 8009d0c:	d00a      	beq.n	8009d24 <HAL_ADC_ConfigChannel+0xdc>
 8009d0e:	3b11      	subs	r3, #17
 8009d10:	1e58      	subs	r0, r3, #1
 8009d12:	4183      	sbcs	r3, r0
 8009d14:	4809      	ldr	r0, [pc, #36]	@ (8009d3c <HAL_ADC_ConfigChannel+0xf4>)
 8009d16:	425b      	negs	r3, r3
 8009d18:	4003      	ands	r3, r0
 8009d1a:	480b      	ldr	r0, [pc, #44]	@ (8009d48 <HAL_ADC_ConfigChannel+0x100>)
 8009d1c:	181b      	adds	r3, r3, r0
 8009d1e:	400b      	ands	r3, r1
 8009d20:	6013      	str	r3, [r2, #0]
 8009d22:	e7c4      	b.n	8009cae <HAL_ADC_ConfigChannel+0x66>
 8009d24:	4b09      	ldr	r3, [pc, #36]	@ (8009d4c <HAL_ADC_ConfigChannel+0x104>)
 8009d26:	e7fa      	b.n	8009d1e <HAL_ADC_ConfigChannel+0xd6>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009d28:	2220      	movs	r2, #32
 8009d2a:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8009d2c:	430a      	orrs	r2, r1
 8009d2e:	639a      	str	r2, [r3, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 8009d30:	e7be      	b.n	8009cb0 <HAL_ADC_ConfigChannel+0x68>
 8009d32:	46c0      	nop			@ (mov r8, r8)
 8009d34:	00001001 	.word	0x00001001
 8009d38:	40012708 	.word	0x40012708
 8009d3c:	ff400000 	.word	0xff400000
 8009d40:	20000000 	.word	0x20000000
 8009d44:	000f4240 	.word	0x000f4240
 8009d48:	ffbfffff 	.word	0xffbfffff
 8009d4c:	ff7fffff 	.word	0xff7fffff

08009d50 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8009d50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009d52:	0004      	movs	r4, r0
  uint32_t regshift = COMP_CSR_COMP1_SHIFT;
  
  /* Check the COMP handle allocation and lock status */
  if((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
  {
    status = HAL_ERROR;
 8009d54:	2001      	movs	r0, #1
  if((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 8009d56:	2c00      	cmp	r4, #0
 8009d58:	d038      	beq.n	8009dcc <HAL_COMP_Init+0x7c>
 8009d5a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009d5c:	06db      	lsls	r3, r3, #27
 8009d5e:	d435      	bmi.n	8009dcc <HAL_COMP_Init+0x7c>
    {
      assert_param(IS_COMP_WINDOWMODE_INSTANCE(hcomp->Instance));
    }

    /* Init SYSCFG and the low level hardware to access comparators */
    __HAL_RCC_SYSCFG_CLK_ENABLE();  
 8009d60:	4b1b      	ldr	r3, [pc, #108]	@ (8009dd0 <HAL_COMP_Init+0x80>)
 8009d62:	6999      	ldr	r1, [r3, #24]
 8009d64:	4301      	orrs	r1, r0
 8009d66:	6199      	str	r1, [r3, #24]
 8009d68:	699b      	ldr	r3, [r3, #24]
 8009d6a:	4003      	ands	r3, r0
 8009d6c:	9301      	str	r3, [sp, #4]

    /* Init the low level hardware */
    hcomp->MspInitCallback(hcomp);
#else
    /* Init the low level hardware : SYSCFG to access comparators */
    HAL_COMP_MspInit(hcomp);
 8009d6e:	0020      	movs	r0, r4
    __HAL_RCC_SYSCFG_CLK_ENABLE();  
 8009d70:	9b01      	ldr	r3, [sp, #4]
    HAL_COMP_MspInit(hcomp);
 8009d72:	f7f9 fd45 	bl	8003800 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8009d76:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d101      	bne.n	8009d80 <HAL_COMP_Init+0x30>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8009d7c:	1d62      	adds	r2, r4, #5
 8009d7e:	77d3      	strb	r3, [r2, #31]
    }

    /* Change COMP peripheral state */
    hcomp->State = HAL_COMP_STATE_BUSY;
 8009d80:	2302      	movs	r3, #2
    /*     Set COMPxINSEL bits according to hcomp->Init.InvertingInput value        */
    /*     Set COMPxOUTSEL bits according to hcomp->Init.Output value               */
    /*     Set COMPxPOL bit according to hcomp->Init.OutputPol value                */
    /*     Set COMPxHYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set COMPxMODE bits according to hcomp->Init.Mode value                   */
    if(hcomp->Instance == COMP2)
 8009d82:	6822      	ldr	r2, [r4, #0]
    hcomp->State = HAL_COMP_STATE_BUSY;
 8009d84:	62a3      	str	r3, [r4, #40]	@ 0x28
    if(hcomp->Instance == COMP2)
 8009d86:	4b13      	ldr	r3, [pc, #76]	@ (8009dd4 <HAL_COMP_Init+0x84>)
    {
      regshift = COMP_CSR_COMP2_SHIFT;
    }
    MODIFY_REG(COMP->CSR, 
 8009d88:	68a5      	ldr	r5, [r4, #8]
    if(hcomp->Instance == COMP2)
 8009d8a:	18d2      	adds	r2, r2, r3
 8009d8c:	4253      	negs	r3, r2
 8009d8e:	415a      	adcs	r2, r3
    MODIFY_REG(COMP->CSR, 
 8009d90:	6863      	ldr	r3, [r4, #4]
    if(hcomp->Instance == COMP2)
 8009d92:	0112      	lsls	r2, r2, #4
    MODIFY_REG(COMP->CSR, 
 8009d94:	432b      	orrs	r3, r5
 8009d96:	68e5      	ldr	r5, [r4, #12]
 8009d98:	490f      	ldr	r1, [pc, #60]	@ (8009dd8 <HAL_COMP_Init+0x88>)
 8009d9a:	432b      	orrs	r3, r5
 8009d9c:	6925      	ldr	r5, [r4, #16]
 8009d9e:	6808      	ldr	r0, [r1, #0]
 8009da0:	432b      	orrs	r3, r5
 8009da2:	6965      	ldr	r5, [r4, #20]
 8009da4:	432b      	orrs	r3, r5
 8009da6:	69a5      	ldr	r5, [r4, #24]
 8009da8:	432b      	orrs	r3, r5
 8009daa:	4d0c      	ldr	r5, [pc, #48]	@ (8009ddc <HAL_COMP_Init+0x8c>)
 8009dac:	4093      	lsls	r3, r2
 8009dae:	4095      	lsls	r5, r2
 8009db0:	43a8      	bics	r0, r5
 8009db2:	4303      	orrs	r3, r0
 8009db4:	600b      	str	r3, [r1, #0]
                hcomp->Init.Output            | \
                hcomp->Init.OutputPol         | \
                hcomp->Init.Hysteresis        | \
                hcomp->Init.Mode) << regshift);   
    
    if(hcomp->Init.WindowMode != COMP_WINDOWMODE_DISABLE)
 8009db6:	69e3      	ldr	r3, [r4, #28]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d004      	beq.n	8009dc6 <HAL_COMP_Init+0x76>
    {
      COMP->CSR |= COMP_CSR_WNDWEN;
 8009dbc:	2380      	movs	r3, #128	@ 0x80
 8009dbe:	680a      	ldr	r2, [r1, #0]
 8009dc0:	041b      	lsls	r3, r3, #16
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	600b      	str	r3, [r1, #0]
    }

    /* Initialize the COMP state*/
    hcomp->State = HAL_COMP_STATE_READY;
 8009dc6:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8009dc8:	2000      	movs	r0, #0
    hcomp->State = HAL_COMP_STATE_READY;
 8009dca:	62a3      	str	r3, [r4, #40]	@ 0x28
  }
  
  return status;
}
 8009dcc:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8009dce:	46c0      	nop			@ (mov r8, r8)
 8009dd0:	40021000 	.word	0x40021000
 8009dd4:	bffeffe2 	.word	0xbffeffe2
 8009dd8:	4001001c 	.word	0x4001001c
 8009ddc:	00003f7e 	.word	0x00003f7e

08009de0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009de0:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009de2:	24ff      	movs	r4, #255	@ 0xff
 8009de4:	2203      	movs	r2, #3
 8009de6:	000b      	movs	r3, r1
 8009de8:	0021      	movs	r1, r4
 8009dea:	4002      	ands	r2, r0
 8009dec:	00d2      	lsls	r2, r2, #3
 8009dee:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8009df0:	019b      	lsls	r3, r3, #6
 8009df2:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009df4:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8009df6:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8009df8:	2800      	cmp	r0, #0
 8009dfa:	db0a      	blt.n	8009e12 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009dfc:	24c0      	movs	r4, #192	@ 0xc0
 8009dfe:	4a0b      	ldr	r2, [pc, #44]	@ (8009e2c <HAL_NVIC_SetPriority+0x4c>)
 8009e00:	0880      	lsrs	r0, r0, #2
 8009e02:	0080      	lsls	r0, r0, #2
 8009e04:	1880      	adds	r0, r0, r2
 8009e06:	00a4      	lsls	r4, r4, #2
 8009e08:	5902      	ldr	r2, [r0, r4]
 8009e0a:	400a      	ands	r2, r1
 8009e0c:	4313      	orrs	r3, r2
 8009e0e:	5103      	str	r3, [r0, r4]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8009e10:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009e12:	220f      	movs	r2, #15
 8009e14:	4010      	ands	r0, r2
 8009e16:	3808      	subs	r0, #8
 8009e18:	4a05      	ldr	r2, [pc, #20]	@ (8009e30 <HAL_NVIC_SetPriority+0x50>)
 8009e1a:	0880      	lsrs	r0, r0, #2
 8009e1c:	0080      	lsls	r0, r0, #2
 8009e1e:	1880      	adds	r0, r0, r2
 8009e20:	69c2      	ldr	r2, [r0, #28]
 8009e22:	4011      	ands	r1, r2
 8009e24:	4319      	orrs	r1, r3
 8009e26:	61c1      	str	r1, [r0, #28]
 8009e28:	e7f2      	b.n	8009e10 <HAL_NVIC_SetPriority+0x30>
 8009e2a:	46c0      	nop			@ (mov r8, r8)
 8009e2c:	e000e100 	.word	0xe000e100
 8009e30:	e000ed00 	.word	0xe000ed00

08009e34 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8009e34:	2800      	cmp	r0, #0
 8009e36:	db05      	blt.n	8009e44 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009e38:	231f      	movs	r3, #31
 8009e3a:	4018      	ands	r0, r3
 8009e3c:	3b1e      	subs	r3, #30
 8009e3e:	4083      	lsls	r3, r0
 8009e40:	4a01      	ldr	r2, [pc, #4]	@ (8009e48 <HAL_NVIC_EnableIRQ+0x14>)
 8009e42:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8009e44:	4770      	bx	lr
 8009e46:	46c0      	nop			@ (mov r8, r8)
 8009e48:	e000e100 	.word	0xe000e100

08009e4c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009e4c:	2280      	movs	r2, #128	@ 0x80
 8009e4e:	1e43      	subs	r3, r0, #1
 8009e50:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8009e52:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009e54:	4293      	cmp	r3, r2
 8009e56:	d20d      	bcs.n	8009e74 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009e58:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009e5a:	4a07      	ldr	r2, [pc, #28]	@ (8009e78 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009e5c:	4807      	ldr	r0, [pc, #28]	@ (8009e7c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009e5e:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009e60:	6a03      	ldr	r3, [r0, #32]
 8009e62:	0609      	lsls	r1, r1, #24
 8009e64:	021b      	lsls	r3, r3, #8
 8009e66:	0a1b      	lsrs	r3, r3, #8
 8009e68:	430b      	orrs	r3, r1
 8009e6a:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009e6c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009e6e:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009e70:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009e72:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8009e74:	4770      	bx	lr
 8009e76:	46c0      	nop			@ (mov r8, r8)
 8009e78:	e000e010 	.word	0xe000e010
 8009e7c:	e000ed00 	.word	0xe000ed00

08009e80 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009e80:	b570      	push	{r4, r5, r6, lr}
 8009e82:	0004      	movs	r4, r0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
  {
    return HAL_ERROR;
 8009e84:	2001      	movs	r0, #1
  if (NULL == hdma)
 8009e86:	2c00      	cmp	r4, #0
 8009e88:	d024      	beq.n	8009ed4 <HAL_DMA_Init+0x54>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009e8a:	2302      	movs	r3, #2
 8009e8c:	1ca5      	adds	r5, r4, #2
 8009e8e:	77eb      	strb	r3, [r5, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8009e90:	6820      	ldr	r0, [r4, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8009e92:	4b11      	ldr	r3, [pc, #68]	@ (8009ed8 <HAL_DMA_Init+0x58>)
  tmp = hdma->Instance->CCR;
 8009e94:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8009e96:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8009e98:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8009e9a:	6863      	ldr	r3, [r4, #4]
 8009e9c:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009e9e:	68e1      	ldr	r1, [r4, #12]
 8009ea0:	430b      	orrs	r3, r1
 8009ea2:	6921      	ldr	r1, [r4, #16]
 8009ea4:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009ea6:	6961      	ldr	r1, [r4, #20]
 8009ea8:	430b      	orrs	r3, r1
 8009eaa:	69a1      	ldr	r1, [r4, #24]
 8009eac:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8009eae:	69e1      	ldr	r1, [r4, #28]
 8009eb0:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8009eb2:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8009eb4:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8009eb6:	4b09      	ldr	r3, [pc, #36]	@ (8009edc <HAL_DMA_Init+0x5c>)
 8009eb8:	2114      	movs	r1, #20
 8009eba:	18c0      	adds	r0, r0, r3
 8009ebc:	f7f6 f94a 	bl	8000154 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8009ec0:	4b07      	ldr	r3, [pc, #28]	@ (8009ee0 <HAL_DMA_Init+0x60>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8009ec2:	0080      	lsls	r0, r0, #2
 8009ec4:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8009ec6:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009ec8:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8009eca:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009ecc:	63a0      	str	r0, [r4, #56]	@ 0x38
  hdma->Lock = HAL_UNLOCKED;
 8009ece:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 8009ed0:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 8009ed2:	77e0      	strb	r0, [r4, #31]
}
 8009ed4:	bd70      	pop	{r4, r5, r6, pc}
 8009ed6:	46c0      	nop			@ (mov r8, r8)
 8009ed8:	ffffc00f 	.word	0xffffc00f
 8009edc:	bffdfff8 	.word	0xbffdfff8
 8009ee0:	40020000 	.word	0x40020000

08009ee4 <HAL_DMA_Start_IT>:
{
 8009ee4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8009ee6:	1c44      	adds	r4, r0, #1
{
 8009ee8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 8009eea:	7fe5      	ldrb	r5, [r4, #31]
 8009eec:	2d01      	cmp	r5, #1
 8009eee:	d033      	beq.n	8009f58 <HAL_DMA_Start_IT+0x74>
 8009ef0:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8009ef2:	1c87      	adds	r7, r0, #2
  __HAL_LOCK(hdma);
 8009ef4:	77e5      	strb	r5, [r4, #31]
  if (HAL_DMA_STATE_READY == hdma->State)
 8009ef6:	7ffd      	ldrb	r5, [r7, #31]
 8009ef8:	2600      	movs	r6, #0
 8009efa:	46ac      	mov	ip, r5
 8009efc:	4663      	mov	r3, ip
 8009efe:	b2ed      	uxtb	r5, r5
 8009f00:	2b01      	cmp	r3, #1
 8009f02:	d128      	bne.n	8009f56 <HAL_DMA_Start_IT+0x72>
    hdma->State = HAL_DMA_STATE_BUSY;
 8009f04:	2402      	movs	r4, #2
 8009f06:	77fc      	strb	r4, [r7, #31]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8009f08:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009f0a:	6386      	str	r6, [r0, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8009f0c:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8009f0e:	6c07      	ldr	r7, [r0, #64]	@ 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8009f10:	43ae      	bics	r6, r5
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8009f12:	40bd      	lsls	r5, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8009f14:	6026      	str	r6, [r4, #0]
  hdma->Instance->CNDTR = DataLength;
 8009f16:	9b01      	ldr	r3, [sp, #4]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8009f18:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
 8009f1a:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8009f1c:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009f1e:	6843      	ldr	r3, [r0, #4]
 8009f20:	2b10      	cmp	r3, #16
 8009f22:	d10e      	bne.n	8009f42 <HAL_DMA_Start_IT+0x5e>
    hdma->Instance->CPAR = DstAddress;
 8009f24:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8009f26:	60e1      	str	r1, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8009f28:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8009f2a:	6822      	ldr	r2, [r4, #0]
    if (NULL != hdma->XferHalfCpltCallback)
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d00b      	beq.n	8009f48 <HAL_DMA_Start_IT+0x64>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8009f30:	230e      	movs	r3, #14
 8009f32:	4313      	orrs	r3, r2
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8009f34:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8009f36:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8009f38:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 8009f3a:	6822      	ldr	r2, [r4, #0]
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	6023      	str	r3, [r4, #0]
}
 8009f40:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 8009f42:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8009f44:	60e2      	str	r2, [r4, #12]
 8009f46:	e7ef      	b.n	8009f28 <HAL_DMA_Start_IT+0x44>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8009f48:	230a      	movs	r3, #10
 8009f4a:	4313      	orrs	r3, r2
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8009f4c:	2204      	movs	r2, #4
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8009f4e:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8009f50:	6823      	ldr	r3, [r4, #0]
 8009f52:	4393      	bics	r3, r2
 8009f54:	e7ee      	b.n	8009f34 <HAL_DMA_Start_IT+0x50>
    __HAL_UNLOCK(hdma);
 8009f56:	77e6      	strb	r6, [r4, #31]
  __HAL_LOCK(hdma);
 8009f58:	2002      	movs	r0, #2
 8009f5a:	e7f1      	b.n	8009f40 <HAL_DMA_Start_IT+0x5c>

08009f5c <HAL_DMA_IRQHandler>:
{
 8009f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8009f5e:	2704      	movs	r7, #4
 8009f60:	003e      	movs	r6, r7
 8009f62:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009f64:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8009f66:	408e      	lsls	r6, r1
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009f68:	6815      	ldr	r5, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8009f6a:	6803      	ldr	r3, [r0, #0]
 8009f6c:	681c      	ldr	r4, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8009f6e:	4235      	tst	r5, r6
 8009f70:	d00d      	beq.n	8009f8e <HAL_DMA_IRQHandler+0x32>
 8009f72:	423c      	tst	r4, r7
 8009f74:	d00b      	beq.n	8009f8e <HAL_DMA_IRQHandler+0x32>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009f76:	6819      	ldr	r1, [r3, #0]
 8009f78:	0689      	lsls	r1, r1, #26
 8009f7a:	d402      	bmi.n	8009f82 <HAL_DMA_IRQHandler+0x26>
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8009f7c:	6819      	ldr	r1, [r3, #0]
 8009f7e:	43b9      	bics	r1, r7
 8009f80:	6019      	str	r1, [r3, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8009f82:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8009f84:	6056      	str	r6, [r2, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d019      	beq.n	8009fbe <HAL_DMA_IRQHandler+0x62>
      hdma->XferErrorCallback(hdma);
 8009f8a:	4798      	blx	r3
}
 8009f8c:	e017      	b.n	8009fbe <HAL_DMA_IRQHandler+0x62>
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8009f8e:	2702      	movs	r7, #2
 8009f90:	003e      	movs	r6, r7
 8009f92:	408e      	lsls	r6, r1
 8009f94:	4235      	tst	r5, r6
 8009f96:	d013      	beq.n	8009fc0 <HAL_DMA_IRQHandler+0x64>
 8009f98:	423c      	tst	r4, r7
 8009f9a:	d011      	beq.n	8009fc0 <HAL_DMA_IRQHandler+0x64>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009f9c:	6819      	ldr	r1, [r3, #0]
 8009f9e:	0689      	lsls	r1, r1, #26
 8009fa0:	d406      	bmi.n	8009fb0 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8009fa2:	240a      	movs	r4, #10
 8009fa4:	6819      	ldr	r1, [r3, #0]
 8009fa6:	43a1      	bics	r1, r4
 8009fa8:	6019      	str	r1, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8009faa:	2101      	movs	r1, #1
 8009fac:	19c3      	adds	r3, r0, r7
 8009fae:	77d9      	strb	r1, [r3, #31]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8009fb0:	6056      	str	r6, [r2, #4]
    __HAL_UNLOCK(hdma);
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	1c43      	adds	r3, r0, #1
 8009fb6:	77da      	strb	r2, [r3, #31]
    if (hdma->XferCpltCallback != NULL)
 8009fb8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
    if (hdma->XferErrorCallback != NULL)
 8009fba:	4293      	cmp	r3, r2
 8009fbc:	d1e5      	bne.n	8009f8a <HAL_DMA_IRQHandler+0x2e>
}
 8009fbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8009fc0:	2608      	movs	r6, #8
 8009fc2:	0037      	movs	r7, r6
 8009fc4:	408f      	lsls	r7, r1
 8009fc6:	423d      	tst	r5, r7
 8009fc8:	d0f9      	beq.n	8009fbe <HAL_DMA_IRQHandler+0x62>
 8009fca:	4234      	tst	r4, r6
 8009fcc:	d0f7      	beq.n	8009fbe <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8009fce:	250e      	movs	r5, #14
 8009fd0:	681c      	ldr	r4, [r3, #0]
 8009fd2:	43ac      	bics	r4, r5
 8009fd4:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8009fd6:	2301      	movs	r3, #1
 8009fd8:	001c      	movs	r4, r3
 8009fda:	408c      	lsls	r4, r1
 8009fdc:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8009fde:	1c82      	adds	r2, r0, #2
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009fe0:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8009fe2:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	18c3      	adds	r3, r0, r3
 8009fe8:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8009fea:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8009fec:	e7e5      	b.n	8009fba <HAL_DMA_IRQHandler+0x5e>
	...

08009ff0 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8009ff0:	2300      	movs	r3, #0
{
 8009ff2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ff4:	b087      	sub	sp, #28
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009ff6:	680a      	ldr	r2, [r1, #0]
 8009ff8:	0014      	movs	r4, r2
 8009ffa:	40dc      	lsrs	r4, r3
 8009ffc:	d101      	bne.n	800a002 <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  } 
}
 8009ffe:	b007      	add	sp, #28
 800a000:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800a002:	2501      	movs	r5, #1
 800a004:	0014      	movs	r4, r2
 800a006:	409d      	lsls	r5, r3
 800a008:	402c      	ands	r4, r5
 800a00a:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 800a00c:	422a      	tst	r2, r5
 800a00e:	d100      	bne.n	800a012 <HAL_GPIO_Init+0x22>
 800a010:	e098      	b.n	800a144 <HAL_GPIO_Init+0x154>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a012:	684a      	ldr	r2, [r1, #4]
 800a014:	005f      	lsls	r7, r3, #1
 800a016:	4694      	mov	ip, r2
 800a018:	2203      	movs	r2, #3
 800a01a:	4664      	mov	r4, ip
 800a01c:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800a01e:	2403      	movs	r4, #3
 800a020:	40bc      	lsls	r4, r7
 800a022:	43e4      	mvns	r4, r4
 800a024:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a026:	1e54      	subs	r4, r2, #1
 800a028:	2c01      	cmp	r4, #1
 800a02a:	d82e      	bhi.n	800a08a <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 800a02c:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800a02e:	9c01      	ldr	r4, [sp, #4]
 800a030:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800a032:	68cc      	ldr	r4, [r1, #12]
 800a034:	40bc      	lsls	r4, r7
 800a036:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 800a038:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 800a03a:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a03c:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800a03e:	43ac      	bics	r4, r5
 800a040:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a042:	4664      	mov	r4, ip
 800a044:	0924      	lsrs	r4, r4, #4
 800a046:	4034      	ands	r4, r6
 800a048:	409c      	lsls	r4, r3
 800a04a:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 800a04c:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 800a04e:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800a050:	9c01      	ldr	r4, [sp, #4]
 800a052:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800a054:	688c      	ldr	r4, [r1, #8]
 800a056:	40bc      	lsls	r4, r7
 800a058:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 800a05a:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a05c:	2a02      	cmp	r2, #2
 800a05e:	d116      	bne.n	800a08e <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800a060:	2507      	movs	r5, #7
 800a062:	260f      	movs	r6, #15
 800a064:	401d      	ands	r5, r3
 800a066:	00ad      	lsls	r5, r5, #2
 800a068:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 800a06a:	08dc      	lsrs	r4, r3, #3
 800a06c:	00a4      	lsls	r4, r4, #2
 800a06e:	1904      	adds	r4, r0, r4
 800a070:	9402      	str	r4, [sp, #8]
 800a072:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800a074:	9603      	str	r6, [sp, #12]
 800a076:	0026      	movs	r6, r4
 800a078:	9c03      	ldr	r4, [sp, #12]
 800a07a:	43a6      	bics	r6, r4
 800a07c:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800a07e:	690e      	ldr	r6, [r1, #16]
 800a080:	40ae      	lsls	r6, r5
 800a082:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 800a084:	9c02      	ldr	r4, [sp, #8]
 800a086:	6226      	str	r6, [r4, #32]
 800a088:	e001      	b.n	800a08e <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a08a:	2a03      	cmp	r2, #3
 800a08c:	d1df      	bne.n	800a04e <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800a08e:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 800a090:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800a092:	9d01      	ldr	r5, [sp, #4]
 800a094:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800a096:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a098:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 800a09a:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a09c:	4662      	mov	r2, ip
 800a09e:	02a4      	lsls	r4, r4, #10
 800a0a0:	4222      	tst	r2, r4
 800a0a2:	d04f      	beq.n	800a144 <HAL_GPIO_Init+0x154>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a0a4:	2501      	movs	r5, #1
 800a0a6:	4a28      	ldr	r2, [pc, #160]	@ (800a148 <HAL_GPIO_Init+0x158>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800a0a8:	2790      	movs	r7, #144	@ 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a0aa:	6994      	ldr	r4, [r2, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800a0ac:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a0ae:	432c      	orrs	r4, r5
 800a0b0:	6194      	str	r4, [r2, #24]
 800a0b2:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 800a0b4:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a0b6:	402a      	ands	r2, r5
 800a0b8:	9205      	str	r2, [sp, #20]
 800a0ba:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 800a0bc:	4a23      	ldr	r2, [pc, #140]	@ (800a14c <HAL_GPIO_Init+0x15c>)
 800a0be:	00a4      	lsls	r4, r4, #2
 800a0c0:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800a0c2:	220f      	movs	r2, #15
 800a0c4:	3502      	adds	r5, #2
 800a0c6:	401d      	ands	r5, r3
 800a0c8:	00ad      	lsls	r5, r5, #2
 800a0ca:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2u];
 800a0cc:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800a0ce:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	42b8      	cmp	r0, r7
 800a0d4:	d00c      	beq.n	800a0f0 <HAL_GPIO_Init+0x100>
 800a0d6:	4f1e      	ldr	r7, [pc, #120]	@ (800a150 <HAL_GPIO_Init+0x160>)
 800a0d8:	3201      	adds	r2, #1
 800a0da:	42b8      	cmp	r0, r7
 800a0dc:	d008      	beq.n	800a0f0 <HAL_GPIO_Init+0x100>
 800a0de:	4f1d      	ldr	r7, [pc, #116]	@ (800a154 <HAL_GPIO_Init+0x164>)
 800a0e0:	3201      	adds	r2, #1
 800a0e2:	42b8      	cmp	r0, r7
 800a0e4:	d004      	beq.n	800a0f0 <HAL_GPIO_Init+0x100>
 800a0e6:	4f1c      	ldr	r7, [pc, #112]	@ (800a158 <HAL_GPIO_Init+0x168>)
 800a0e8:	3203      	adds	r2, #3
 800a0ea:	42b8      	cmp	r0, r7
 800a0ec:	d100      	bne.n	800a0f0 <HAL_GPIO_Init+0x100>
 800a0ee:	3a02      	subs	r2, #2
 800a0f0:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800a0f2:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800a0f4:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 800a0f6:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 800a0f8:	4a18      	ldr	r2, [pc, #96]	@ (800a15c <HAL_GPIO_Init+0x16c>)
        temp &= ~(iocurrent);
 800a0fa:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 800a0fc:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 800a0fe:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 800a100:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 800a102:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800a104:	02ff      	lsls	r7, r7, #11
 800a106:	d401      	bmi.n	800a10c <HAL_GPIO_Init+0x11c>
        temp &= ~(iocurrent);
 800a108:	0035      	movs	r5, r6
 800a10a:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800a10c:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 800a10e:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 800a110:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 800a112:	9d00      	ldr	r5, [sp, #0]
 800a114:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800a116:	02bf      	lsls	r7, r7, #10
 800a118:	d401      	bmi.n	800a11e <HAL_GPIO_Init+0x12e>
        temp &= ~(iocurrent);
 800a11a:	0035      	movs	r5, r6
 800a11c:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800a11e:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 800a120:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 800a122:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 800a124:	9d00      	ldr	r5, [sp, #0]
 800a126:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800a128:	03bf      	lsls	r7, r7, #14
 800a12a:	d401      	bmi.n	800a130 <HAL_GPIO_Init+0x140>
        temp &= ~(iocurrent);
 800a12c:	0035      	movs	r5, r6
 800a12e:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800a130:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 800a132:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 800a134:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 800a136:	9e00      	ldr	r6, [sp, #0]
 800a138:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800a13a:	03ff      	lsls	r7, r7, #15
 800a13c:	d401      	bmi.n	800a142 <HAL_GPIO_Init+0x152>
        temp &= ~(iocurrent);
 800a13e:	4025      	ands	r5, r4
 800a140:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 800a142:	6016      	str	r6, [r2, #0]
    position++;
 800a144:	3301      	adds	r3, #1
 800a146:	e756      	b.n	8009ff6 <HAL_GPIO_Init+0x6>
 800a148:	40021000 	.word	0x40021000
 800a14c:	40010000 	.word	0x40010000
 800a150:	48000400 	.word	0x48000400
 800a154:	48000800 	.word	0x48000800
 800a158:	48000c00 	.word	0x48000c00
 800a15c:	40010400 	.word	0x40010400

0800a160 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800a160:	6900      	ldr	r0, [r0, #16]
 800a162:	4008      	ands	r0, r1
 800a164:	1e43      	subs	r3, r0, #1
 800a166:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 800a168:	b2c0      	uxtb	r0, r0
  }
 800a16a:	4770      	bx	lr

0800a16c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a16c:	2a00      	cmp	r2, #0
 800a16e:	d001      	beq.n	800a174 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a170:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a172:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a174:	6281      	str	r1, [r0, #40]	@ 0x28
}
 800a176:	e7fc      	b.n	800a172 <HAL_GPIO_WritePin+0x6>

0800a178 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a178:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a17a:	0004      	movs	r4, r0
 800a17c:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a17e:	2800      	cmp	r0, #0
 800a180:	d045      	beq.n	800a20e <HAL_RCC_OscConfig+0x96>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a182:	6803      	ldr	r3, [r0, #0]
 800a184:	07db      	lsls	r3, r3, #31
 800a186:	d42f      	bmi.n	800a1e8 <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a188:	6823      	ldr	r3, [r4, #0]
 800a18a:	079b      	lsls	r3, r3, #30
 800a18c:	d500      	bpl.n	800a190 <HAL_RCC_OscConfig+0x18>
 800a18e:	e081      	b.n	800a294 <HAL_RCC_OscConfig+0x11c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a190:	6823      	ldr	r3, [r4, #0]
 800a192:	071b      	lsls	r3, r3, #28
 800a194:	d500      	bpl.n	800a198 <HAL_RCC_OscConfig+0x20>
 800a196:	e0bc      	b.n	800a312 <HAL_RCC_OscConfig+0x19a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a198:	6823      	ldr	r3, [r4, #0]
 800a19a:	075b      	lsls	r3, r3, #29
 800a19c:	d500      	bpl.n	800a1a0 <HAL_RCC_OscConfig+0x28>
 800a19e:	e0df      	b.n	800a360 <HAL_RCC_OscConfig+0x1e8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800a1a0:	6823      	ldr	r3, [r4, #0]
 800a1a2:	06db      	lsls	r3, r3, #27
 800a1a4:	d51a      	bpl.n	800a1dc <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800a1a6:	6962      	ldr	r2, [r4, #20]
 800a1a8:	2304      	movs	r3, #4
 800a1aa:	4db4      	ldr	r5, [pc, #720]	@ (800a47c <HAL_RCC_OscConfig+0x304>)
 800a1ac:	2a01      	cmp	r2, #1
 800a1ae:	d000      	beq.n	800a1b2 <HAL_RCC_OscConfig+0x3a>
 800a1b0:	e148      	b.n	800a444 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800a1b2:	6b69      	ldr	r1, [r5, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800a1b4:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800a1b6:	430b      	orrs	r3, r1
 800a1b8:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_ENABLE();
 800a1ba:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800a1bc:	431a      	orrs	r2, r3
 800a1be:	636a      	str	r2, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 800a1c0:	f7ff fbb2 	bl	8009928 <HAL_GetTick>
 800a1c4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800a1c6:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800a1c8:	423b      	tst	r3, r7
 800a1ca:	d100      	bne.n	800a1ce <HAL_RCC_OscConfig+0x56>
 800a1cc:	e133      	b.n	800a436 <HAL_RCC_OscConfig+0x2be>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800a1ce:	21f8      	movs	r1, #248	@ 0xf8
 800a1d0:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 800a1d2:	69a3      	ldr	r3, [r4, #24]
 800a1d4:	438a      	bics	r2, r1
 800a1d6:	00db      	lsls	r3, r3, #3
 800a1d8:	4313      	orrs	r3, r2
 800a1da:	636b      	str	r3, [r5, #52]	@ 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a1dc:	6a23      	ldr	r3, [r4, #32]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d000      	beq.n	800a1e4 <HAL_RCC_OscConfig+0x6c>
 800a1e2:	e157      	b.n	800a494 <HAL_RCC_OscConfig+0x31c>
        }
      }
    }
  }

  return HAL_OK;
 800a1e4:	2000      	movs	r0, #0
 800a1e6:	e02a      	b.n	800a23e <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800a1e8:	220c      	movs	r2, #12
 800a1ea:	4da4      	ldr	r5, [pc, #656]	@ (800a47c <HAL_RCC_OscConfig+0x304>)
 800a1ec:	686b      	ldr	r3, [r5, #4]
 800a1ee:	4013      	ands	r3, r2
 800a1f0:	2b04      	cmp	r3, #4
 800a1f2:	d006      	beq.n	800a202 <HAL_RCC_OscConfig+0x8a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800a1f4:	686b      	ldr	r3, [r5, #4]
 800a1f6:	4013      	ands	r3, r2
 800a1f8:	2b08      	cmp	r3, #8
 800a1fa:	d10a      	bne.n	800a212 <HAL_RCC_OscConfig+0x9a>
 800a1fc:	686b      	ldr	r3, [r5, #4]
 800a1fe:	03db      	lsls	r3, r3, #15
 800a200:	d507      	bpl.n	800a212 <HAL_RCC_OscConfig+0x9a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a202:	682b      	ldr	r3, [r5, #0]
 800a204:	039b      	lsls	r3, r3, #14
 800a206:	d5bf      	bpl.n	800a188 <HAL_RCC_OscConfig+0x10>
 800a208:	6863      	ldr	r3, [r4, #4]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d1bc      	bne.n	800a188 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 800a20e:	2001      	movs	r0, #1
 800a210:	e015      	b.n	800a23e <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a212:	6863      	ldr	r3, [r4, #4]
 800a214:	2b01      	cmp	r3, #1
 800a216:	d114      	bne.n	800a242 <HAL_RCC_OscConfig+0xca>
 800a218:	2380      	movs	r3, #128	@ 0x80
 800a21a:	682a      	ldr	r2, [r5, #0]
 800a21c:	025b      	lsls	r3, r3, #9
 800a21e:	4313      	orrs	r3, r2
 800a220:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a222:	f7ff fb81 	bl	8009928 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a226:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 800a228:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a22a:	02bf      	lsls	r7, r7, #10
 800a22c:	682b      	ldr	r3, [r5, #0]
 800a22e:	423b      	tst	r3, r7
 800a230:	d1aa      	bne.n	800a188 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a232:	f7ff fb79 	bl	8009928 <HAL_GetTick>
 800a236:	1b80      	subs	r0, r0, r6
 800a238:	2864      	cmp	r0, #100	@ 0x64
 800a23a:	d9f7      	bls.n	800a22c <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
 800a23c:	2003      	movs	r0, #3
}
 800a23e:	b005      	add	sp, #20
 800a240:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a242:	2b00      	cmp	r3, #0
 800a244:	d116      	bne.n	800a274 <HAL_RCC_OscConfig+0xfc>
 800a246:	682b      	ldr	r3, [r5, #0]
 800a248:	4a8d      	ldr	r2, [pc, #564]	@ (800a480 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a24a:	2780      	movs	r7, #128	@ 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a24c:	4013      	ands	r3, r2
 800a24e:	602b      	str	r3, [r5, #0]
 800a250:	682b      	ldr	r3, [r5, #0]
 800a252:	4a8c      	ldr	r2, [pc, #560]	@ (800a484 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a254:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a256:	4013      	ands	r3, r2
 800a258:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a25a:	f7ff fb65 	bl	8009928 <HAL_GetTick>
 800a25e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a260:	682b      	ldr	r3, [r5, #0]
 800a262:	423b      	tst	r3, r7
 800a264:	d100      	bne.n	800a268 <HAL_RCC_OscConfig+0xf0>
 800a266:	e78f      	b.n	800a188 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a268:	f7ff fb5e 	bl	8009928 <HAL_GetTick>
 800a26c:	1b80      	subs	r0, r0, r6
 800a26e:	2864      	cmp	r0, #100	@ 0x64
 800a270:	d9f6      	bls.n	800a260 <HAL_RCC_OscConfig+0xe8>
 800a272:	e7e3      	b.n	800a23c <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a274:	2b05      	cmp	r3, #5
 800a276:	d105      	bne.n	800a284 <HAL_RCC_OscConfig+0x10c>
 800a278:	2380      	movs	r3, #128	@ 0x80
 800a27a:	682a      	ldr	r2, [r5, #0]
 800a27c:	02db      	lsls	r3, r3, #11
 800a27e:	4313      	orrs	r3, r2
 800a280:	602b      	str	r3, [r5, #0]
 800a282:	e7c9      	b.n	800a218 <HAL_RCC_OscConfig+0xa0>
 800a284:	682b      	ldr	r3, [r5, #0]
 800a286:	4a7e      	ldr	r2, [pc, #504]	@ (800a480 <HAL_RCC_OscConfig+0x308>)
 800a288:	4013      	ands	r3, r2
 800a28a:	602b      	str	r3, [r5, #0]
 800a28c:	682b      	ldr	r3, [r5, #0]
 800a28e:	4a7d      	ldr	r2, [pc, #500]	@ (800a484 <HAL_RCC_OscConfig+0x30c>)
 800a290:	4013      	ands	r3, r2
 800a292:	e7c5      	b.n	800a220 <HAL_RCC_OscConfig+0xa8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800a294:	220c      	movs	r2, #12
 800a296:	4d79      	ldr	r5, [pc, #484]	@ (800a47c <HAL_RCC_OscConfig+0x304>)
 800a298:	686b      	ldr	r3, [r5, #4]
 800a29a:	4213      	tst	r3, r2
 800a29c:	d006      	beq.n	800a2ac <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800a29e:	686b      	ldr	r3, [r5, #4]
 800a2a0:	4013      	ands	r3, r2
 800a2a2:	2b08      	cmp	r3, #8
 800a2a4:	d110      	bne.n	800a2c8 <HAL_RCC_OscConfig+0x150>
 800a2a6:	686b      	ldr	r3, [r5, #4]
 800a2a8:	03db      	lsls	r3, r3, #15
 800a2aa:	d40d      	bmi.n	800a2c8 <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a2ac:	682b      	ldr	r3, [r5, #0]
 800a2ae:	079b      	lsls	r3, r3, #30
 800a2b0:	d502      	bpl.n	800a2b8 <HAL_RCC_OscConfig+0x140>
 800a2b2:	68e3      	ldr	r3, [r4, #12]
 800a2b4:	2b01      	cmp	r3, #1
 800a2b6:	d1aa      	bne.n	800a20e <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a2b8:	21f8      	movs	r1, #248	@ 0xf8
 800a2ba:	682a      	ldr	r2, [r5, #0]
 800a2bc:	6923      	ldr	r3, [r4, #16]
 800a2be:	438a      	bics	r2, r1
 800a2c0:	00db      	lsls	r3, r3, #3
 800a2c2:	4313      	orrs	r3, r2
 800a2c4:	602b      	str	r3, [r5, #0]
 800a2c6:	e763      	b.n	800a190 <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a2c8:	68e2      	ldr	r2, [r4, #12]
 800a2ca:	2301      	movs	r3, #1
 800a2cc:	2a00      	cmp	r2, #0
 800a2ce:	d00f      	beq.n	800a2f0 <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 800a2d0:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a2d2:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 800a2d4:	4313      	orrs	r3, r2
 800a2d6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a2d8:	f7ff fb26 	bl	8009928 <HAL_GetTick>
 800a2dc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a2de:	682b      	ldr	r3, [r5, #0]
 800a2e0:	423b      	tst	r3, r7
 800a2e2:	d1e9      	bne.n	800a2b8 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a2e4:	f7ff fb20 	bl	8009928 <HAL_GetTick>
 800a2e8:	1b80      	subs	r0, r0, r6
 800a2ea:	2802      	cmp	r0, #2
 800a2ec:	d9f7      	bls.n	800a2de <HAL_RCC_OscConfig+0x166>
 800a2ee:	e7a5      	b.n	800a23c <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_HSI_DISABLE();
 800a2f0:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a2f2:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 800a2f4:	439a      	bics	r2, r3
 800a2f6:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 800a2f8:	f7ff fb16 	bl	8009928 <HAL_GetTick>
 800a2fc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a2fe:	682b      	ldr	r3, [r5, #0]
 800a300:	423b      	tst	r3, r7
 800a302:	d100      	bne.n	800a306 <HAL_RCC_OscConfig+0x18e>
 800a304:	e744      	b.n	800a190 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a306:	f7ff fb0f 	bl	8009928 <HAL_GetTick>
 800a30a:	1b80      	subs	r0, r0, r6
 800a30c:	2802      	cmp	r0, #2
 800a30e:	d9f6      	bls.n	800a2fe <HAL_RCC_OscConfig+0x186>
 800a310:	e794      	b.n	800a23c <HAL_RCC_OscConfig+0xc4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a312:	69e2      	ldr	r2, [r4, #28]
 800a314:	2301      	movs	r3, #1
 800a316:	4d59      	ldr	r5, [pc, #356]	@ (800a47c <HAL_RCC_OscConfig+0x304>)
 800a318:	2a00      	cmp	r2, #0
 800a31a:	d010      	beq.n	800a33e <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 800a31c:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a31e:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 800a320:	4313      	orrs	r3, r2
 800a322:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 800a324:	f7ff fb00 	bl	8009928 <HAL_GetTick>
 800a328:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a32a:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800a32c:	423b      	tst	r3, r7
 800a32e:	d000      	beq.n	800a332 <HAL_RCC_OscConfig+0x1ba>
 800a330:	e732      	b.n	800a198 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a332:	f7ff faf9 	bl	8009928 <HAL_GetTick>
 800a336:	1b80      	subs	r0, r0, r6
 800a338:	2802      	cmp	r0, #2
 800a33a:	d9f6      	bls.n	800a32a <HAL_RCC_OscConfig+0x1b2>
 800a33c:	e77e      	b.n	800a23c <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_LSI_DISABLE();
 800a33e:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a340:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 800a342:	439a      	bics	r2, r3
 800a344:	626a      	str	r2, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 800a346:	f7ff faef 	bl	8009928 <HAL_GetTick>
 800a34a:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a34c:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800a34e:	423b      	tst	r3, r7
 800a350:	d100      	bne.n	800a354 <HAL_RCC_OscConfig+0x1dc>
 800a352:	e721      	b.n	800a198 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a354:	f7ff fae8 	bl	8009928 <HAL_GetTick>
 800a358:	1b80      	subs	r0, r0, r6
 800a35a:	2802      	cmp	r0, #2
 800a35c:	d9f6      	bls.n	800a34c <HAL_RCC_OscConfig+0x1d4>
 800a35e:	e76d      	b.n	800a23c <HAL_RCC_OscConfig+0xc4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a360:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 800a362:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a364:	4d45      	ldr	r5, [pc, #276]	@ (800a47c <HAL_RCC_OscConfig+0x304>)
 800a366:	0552      	lsls	r2, r2, #21
 800a368:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 800a36a:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a36c:	4213      	tst	r3, r2
 800a36e:	d108      	bne.n	800a382 <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 800a370:	69eb      	ldr	r3, [r5, #28]
 800a372:	4313      	orrs	r3, r2
 800a374:	61eb      	str	r3, [r5, #28]
 800a376:	69eb      	ldr	r3, [r5, #28]
 800a378:	4013      	ands	r3, r2
 800a37a:	9303      	str	r3, [sp, #12]
 800a37c:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800a37e:	2301      	movs	r3, #1
 800a380:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a382:	2780      	movs	r7, #128	@ 0x80
 800a384:	4e40      	ldr	r6, [pc, #256]	@ (800a488 <HAL_RCC_OscConfig+0x310>)
 800a386:	007f      	lsls	r7, r7, #1
 800a388:	6833      	ldr	r3, [r6, #0]
 800a38a:	423b      	tst	r3, r7
 800a38c:	d015      	beq.n	800a3ba <HAL_RCC_OscConfig+0x242>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a38e:	68a3      	ldr	r3, [r4, #8]
 800a390:	2b01      	cmp	r3, #1
 800a392:	d122      	bne.n	800a3da <HAL_RCC_OscConfig+0x262>
 800a394:	6a2a      	ldr	r2, [r5, #32]
 800a396:	4313      	orrs	r3, r2
 800a398:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800a39a:	f7ff fac5 	bl	8009928 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a39e:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 800a3a0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a3a2:	6a2b      	ldr	r3, [r5, #32]
 800a3a4:	423b      	tst	r3, r7
 800a3a6:	d03f      	beq.n	800a428 <HAL_RCC_OscConfig+0x2b0>
    if(pwrclkchanged == SET)
 800a3a8:	9b00      	ldr	r3, [sp, #0]
 800a3aa:	2b01      	cmp	r3, #1
 800a3ac:	d000      	beq.n	800a3b0 <HAL_RCC_OscConfig+0x238>
 800a3ae:	e6f7      	b.n	800a1a0 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 800a3b0:	69eb      	ldr	r3, [r5, #28]
 800a3b2:	4a36      	ldr	r2, [pc, #216]	@ (800a48c <HAL_RCC_OscConfig+0x314>)
 800a3b4:	4013      	ands	r3, r2
 800a3b6:	61eb      	str	r3, [r5, #28]
 800a3b8:	e6f2      	b.n	800a1a0 <HAL_RCC_OscConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a3ba:	6833      	ldr	r3, [r6, #0]
 800a3bc:	433b      	orrs	r3, r7
 800a3be:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800a3c0:	f7ff fab2 	bl	8009928 <HAL_GetTick>
 800a3c4:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a3c6:	6833      	ldr	r3, [r6, #0]
 800a3c8:	423b      	tst	r3, r7
 800a3ca:	d1e0      	bne.n	800a38e <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a3cc:	f7ff faac 	bl	8009928 <HAL_GetTick>
 800a3d0:	9b01      	ldr	r3, [sp, #4]
 800a3d2:	1ac0      	subs	r0, r0, r3
 800a3d4:	2864      	cmp	r0, #100	@ 0x64
 800a3d6:	d9f6      	bls.n	800a3c6 <HAL_RCC_OscConfig+0x24e>
 800a3d8:	e730      	b.n	800a23c <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a3da:	2201      	movs	r2, #1
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d114      	bne.n	800a40a <HAL_RCC_OscConfig+0x292>
 800a3e0:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a3e2:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a3e4:	4393      	bics	r3, r2
 800a3e6:	622b      	str	r3, [r5, #32]
 800a3e8:	6a2b      	ldr	r3, [r5, #32]
 800a3ea:	3203      	adds	r2, #3
 800a3ec:	4393      	bics	r3, r2
 800a3ee:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800a3f0:	f7ff fa9a 	bl	8009928 <HAL_GetTick>
 800a3f4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a3f6:	6a2b      	ldr	r3, [r5, #32]
 800a3f8:	423b      	tst	r3, r7
 800a3fa:	d0d5      	beq.n	800a3a8 <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a3fc:	f7ff fa94 	bl	8009928 <HAL_GetTick>
 800a400:	4b23      	ldr	r3, [pc, #140]	@ (800a490 <HAL_RCC_OscConfig+0x318>)
 800a402:	1b80      	subs	r0, r0, r6
 800a404:	4298      	cmp	r0, r3
 800a406:	d9f6      	bls.n	800a3f6 <HAL_RCC_OscConfig+0x27e>
 800a408:	e718      	b.n	800a23c <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a40a:	2b05      	cmp	r3, #5
 800a40c:	d105      	bne.n	800a41a <HAL_RCC_OscConfig+0x2a2>
 800a40e:	6a29      	ldr	r1, [r5, #32]
 800a410:	3b01      	subs	r3, #1
 800a412:	430b      	orrs	r3, r1
 800a414:	622b      	str	r3, [r5, #32]
 800a416:	6a2b      	ldr	r3, [r5, #32]
 800a418:	e7bd      	b.n	800a396 <HAL_RCC_OscConfig+0x21e>
 800a41a:	6a2b      	ldr	r3, [r5, #32]
 800a41c:	4393      	bics	r3, r2
 800a41e:	2204      	movs	r2, #4
 800a420:	622b      	str	r3, [r5, #32]
 800a422:	6a2b      	ldr	r3, [r5, #32]
 800a424:	4393      	bics	r3, r2
 800a426:	e7b7      	b.n	800a398 <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a428:	f7ff fa7e 	bl	8009928 <HAL_GetTick>
 800a42c:	4b18      	ldr	r3, [pc, #96]	@ (800a490 <HAL_RCC_OscConfig+0x318>)
 800a42e:	1b80      	subs	r0, r0, r6
 800a430:	4298      	cmp	r0, r3
 800a432:	d9b6      	bls.n	800a3a2 <HAL_RCC_OscConfig+0x22a>
 800a434:	e702      	b.n	800a23c <HAL_RCC_OscConfig+0xc4>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800a436:	f7ff fa77 	bl	8009928 <HAL_GetTick>
 800a43a:	1b80      	subs	r0, r0, r6
 800a43c:	2802      	cmp	r0, #2
 800a43e:	d800      	bhi.n	800a442 <HAL_RCC_OscConfig+0x2ca>
 800a440:	e6c1      	b.n	800a1c6 <HAL_RCC_OscConfig+0x4e>
 800a442:	e6fb      	b.n	800a23c <HAL_RCC_OscConfig+0xc4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800a444:	3205      	adds	r2, #5
 800a446:	d103      	bne.n	800a450 <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_HSI14ADC_ENABLE();
 800a448:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 800a44a:	439a      	bics	r2, r3
 800a44c:	636a      	str	r2, [r5, #52]	@ 0x34
 800a44e:	e6be      	b.n	800a1ce <HAL_RCC_OscConfig+0x56>
      __HAL_RCC_HSI14ADC_DISABLE();
 800a450:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800a452:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800a454:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 800a456:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 800a458:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_DISABLE();
 800a45a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800a45c:	4393      	bics	r3, r2
 800a45e:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 800a460:	f7ff fa62 	bl	8009928 <HAL_GetTick>
 800a464:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800a466:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800a468:	423b      	tst	r3, r7
 800a46a:	d100      	bne.n	800a46e <HAL_RCC_OscConfig+0x2f6>
 800a46c:	e6b6      	b.n	800a1dc <HAL_RCC_OscConfig+0x64>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800a46e:	f7ff fa5b 	bl	8009928 <HAL_GetTick>
 800a472:	1b80      	subs	r0, r0, r6
 800a474:	2802      	cmp	r0, #2
 800a476:	d9f6      	bls.n	800a466 <HAL_RCC_OscConfig+0x2ee>
 800a478:	e6e0      	b.n	800a23c <HAL_RCC_OscConfig+0xc4>
 800a47a:	46c0      	nop			@ (mov r8, r8)
 800a47c:	40021000 	.word	0x40021000
 800a480:	fffeffff 	.word	0xfffeffff
 800a484:	fffbffff 	.word	0xfffbffff
 800a488:	40007000 	.word	0x40007000
 800a48c:	efffffff 	.word	0xefffffff
 800a490:	00001388 	.word	0x00001388
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a494:	210c      	movs	r1, #12
 800a496:	4d34      	ldr	r5, [pc, #208]	@ (800a568 <HAL_RCC_OscConfig+0x3f0>)
 800a498:	686a      	ldr	r2, [r5, #4]
 800a49a:	400a      	ands	r2, r1
 800a49c:	2a08      	cmp	r2, #8
 800a49e:	d047      	beq.n	800a530 <HAL_RCC_OscConfig+0x3b8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a4a0:	4a32      	ldr	r2, [pc, #200]	@ (800a56c <HAL_RCC_OscConfig+0x3f4>)
 800a4a2:	2b02      	cmp	r3, #2
 800a4a4:	d132      	bne.n	800a50c <HAL_RCC_OscConfig+0x394>
        __HAL_RCC_PLL_DISABLE();
 800a4a6:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800a4a8:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 800a4aa:	4013      	ands	r3, r2
 800a4ac:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a4ae:	f7ff fa3b 	bl	8009928 <HAL_GetTick>
 800a4b2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800a4b4:	04bf      	lsls	r7, r7, #18
 800a4b6:	682b      	ldr	r3, [r5, #0]
 800a4b8:	423b      	tst	r3, r7
 800a4ba:	d121      	bne.n	800a500 <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a4bc:	220f      	movs	r2, #15
 800a4be:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800a4c0:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a4c2:	4393      	bics	r3, r2
 800a4c4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800a4c6:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a4c8:	4313      	orrs	r3, r2
 800a4ca:	62eb      	str	r3, [r5, #44]	@ 0x2c
 800a4cc:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800a4ce:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800a4d0:	686a      	ldr	r2, [r5, #4]
 800a4d2:	430b      	orrs	r3, r1
 800a4d4:	4926      	ldr	r1, [pc, #152]	@ (800a570 <HAL_RCC_OscConfig+0x3f8>)
 800a4d6:	400a      	ands	r2, r1
 800a4d8:	4313      	orrs	r3, r2
 800a4da:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800a4dc:	2380      	movs	r3, #128	@ 0x80
 800a4de:	682a      	ldr	r2, [r5, #0]
 800a4e0:	045b      	lsls	r3, r3, #17
 800a4e2:	4313      	orrs	r3, r2
 800a4e4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a4e6:	f7ff fa1f 	bl	8009928 <HAL_GetTick>
 800a4ea:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800a4ec:	682b      	ldr	r3, [r5, #0]
 800a4ee:	4233      	tst	r3, r6
 800a4f0:	d000      	beq.n	800a4f4 <HAL_RCC_OscConfig+0x37c>
 800a4f2:	e677      	b.n	800a1e4 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a4f4:	f7ff fa18 	bl	8009928 <HAL_GetTick>
 800a4f8:	1b00      	subs	r0, r0, r4
 800a4fa:	2802      	cmp	r0, #2
 800a4fc:	d9f6      	bls.n	800a4ec <HAL_RCC_OscConfig+0x374>
 800a4fe:	e69d      	b.n	800a23c <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a500:	f7ff fa12 	bl	8009928 <HAL_GetTick>
 800a504:	1b80      	subs	r0, r0, r6
 800a506:	2802      	cmp	r0, #2
 800a508:	d9d5      	bls.n	800a4b6 <HAL_RCC_OscConfig+0x33e>
 800a50a:	e697      	b.n	800a23c <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_PLL_DISABLE();
 800a50c:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800a50e:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 800a510:	4013      	ands	r3, r2
 800a512:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a514:	f7ff fa08 	bl	8009928 <HAL_GetTick>
 800a518:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800a51a:	04b6      	lsls	r6, r6, #18
 800a51c:	682b      	ldr	r3, [r5, #0]
 800a51e:	4233      	tst	r3, r6
 800a520:	d100      	bne.n	800a524 <HAL_RCC_OscConfig+0x3ac>
 800a522:	e65f      	b.n	800a1e4 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a524:	f7ff fa00 	bl	8009928 <HAL_GetTick>
 800a528:	1b00      	subs	r0, r0, r4
 800a52a:	2802      	cmp	r0, #2
 800a52c:	d9f6      	bls.n	800a51c <HAL_RCC_OscConfig+0x3a4>
 800a52e:	e685      	b.n	800a23c <HAL_RCC_OscConfig+0xc4>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a530:	2b01      	cmp	r3, #1
 800a532:	d100      	bne.n	800a536 <HAL_RCC_OscConfig+0x3be>
 800a534:	e66b      	b.n	800a20e <HAL_RCC_OscConfig+0x96>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a536:	2280      	movs	r2, #128	@ 0x80
        pll_config  = RCC->CFGR;
 800a538:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a53a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800a53c:	0252      	lsls	r2, r2, #9
        pll_config2 = RCC->CFGR2;
 800a53e:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a540:	4002      	ands	r2, r0
 800a542:	428a      	cmp	r2, r1
 800a544:	d000      	beq.n	800a548 <HAL_RCC_OscConfig+0x3d0>
 800a546:	e662      	b.n	800a20e <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800a548:	220f      	movs	r2, #15
 800a54a:	4013      	ands	r3, r2
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a54c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800a54e:	4293      	cmp	r3, r2
 800a550:	d000      	beq.n	800a554 <HAL_RCC_OscConfig+0x3dc>
 800a552:	e65c      	b.n	800a20e <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800a554:	23f0      	movs	r3, #240	@ 0xf0
 800a556:	039b      	lsls	r3, r3, #14
 800a558:	4018      	ands	r0, r3
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800a55a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800a55c:	1ac0      	subs	r0, r0, r3
 800a55e:	1e43      	subs	r3, r0, #1
 800a560:	4198      	sbcs	r0, r3
 800a562:	b2c0      	uxtb	r0, r0
 800a564:	e66b      	b.n	800a23e <HAL_RCC_OscConfig+0xc6>
 800a566:	46c0      	nop			@ (mov r8, r8)
 800a568:	40021000 	.word	0x40021000
 800a56c:	feffffff 	.word	0xfeffffff
 800a570:	ffc2ffff 	.word	0xffc2ffff

0800a574 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800a574:	220c      	movs	r2, #12
{
 800a576:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 800a578:	4d0c      	ldr	r5, [pc, #48]	@ (800a5ac <HAL_RCC_GetSysClockFreq+0x38>)
 800a57a:	686b      	ldr	r3, [r5, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800a57c:	401a      	ands	r2, r3
 800a57e:	2a08      	cmp	r2, #8
 800a580:	d111      	bne.n	800a5a6 <HAL_RCC_GetSysClockFreq+0x32>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800a582:	200f      	movs	r0, #15
 800a584:	490a      	ldr	r1, [pc, #40]	@ (800a5b0 <HAL_RCC_GetSysClockFreq+0x3c>)
 800a586:	0c9a      	lsrs	r2, r3, #18
 800a588:	4002      	ands	r2, r0
 800a58a:	5c8c      	ldrb	r4, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800a58c:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800a58e:	03db      	lsls	r3, r3, #15
 800a590:	d507      	bpl.n	800a5a2 <HAL_RCC_GetSysClockFreq+0x2e>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800a592:	4908      	ldr	r1, [pc, #32]	@ (800a5b4 <HAL_RCC_GetSysClockFreq+0x40>)
 800a594:	4002      	ands	r2, r0
 800a596:	5c89      	ldrb	r1, [r1, r2]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800a598:	4807      	ldr	r0, [pc, #28]	@ (800a5b8 <HAL_RCC_GetSysClockFreq+0x44>)
 800a59a:	f7f5 fddb 	bl	8000154 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800a59e:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800a5a0:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800a5a2:	4806      	ldr	r0, [pc, #24]	@ (800a5bc <HAL_RCC_GetSysClockFreq+0x48>)
 800a5a4:	e7fb      	b.n	800a59e <HAL_RCC_GetSysClockFreq+0x2a>
      sysclockfreq = HSE_VALUE;
 800a5a6:	4804      	ldr	r0, [pc, #16]	@ (800a5b8 <HAL_RCC_GetSysClockFreq+0x44>)
  return sysclockfreq;
 800a5a8:	e7fa      	b.n	800a5a0 <HAL_RCC_GetSysClockFreq+0x2c>
 800a5aa:	46c0      	nop			@ (mov r8, r8)
 800a5ac:	40021000 	.word	0x40021000
 800a5b0:	0800e1ed 	.word	0x0800e1ed
 800a5b4:	0800e1dd 	.word	0x0800e1dd
 800a5b8:	007a1200 	.word	0x007a1200
 800a5bc:	003d0900 	.word	0x003d0900

0800a5c0 <HAL_RCC_ClockConfig>:
{
 800a5c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5c2:	0004      	movs	r4, r0
 800a5c4:	000e      	movs	r6, r1
  if(RCC_ClkInitStruct == NULL)
 800a5c6:	2800      	cmp	r0, #0
 800a5c8:	d101      	bne.n	800a5ce <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 800a5ca:	2001      	movs	r0, #1
}
 800a5cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a5ce:	2201      	movs	r2, #1
 800a5d0:	4d37      	ldr	r5, [pc, #220]	@ (800a6b0 <HAL_RCC_ClockConfig+0xf0>)
 800a5d2:	682b      	ldr	r3, [r5, #0]
 800a5d4:	4013      	ands	r3, r2
 800a5d6:	428b      	cmp	r3, r1
 800a5d8:	d31c      	bcc.n	800a614 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a5da:	6822      	ldr	r2, [r4, #0]
 800a5dc:	0793      	lsls	r3, r2, #30
 800a5de:	d422      	bmi.n	800a626 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a5e0:	07d2      	lsls	r2, r2, #31
 800a5e2:	d42f      	bmi.n	800a644 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	682a      	ldr	r2, [r5, #0]
 800a5e8:	401a      	ands	r2, r3
 800a5ea:	42b2      	cmp	r2, r6
 800a5ec:	d851      	bhi.n	800a692 <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a5ee:	6823      	ldr	r3, [r4, #0]
 800a5f0:	4d30      	ldr	r5, [pc, #192]	@ (800a6b4 <HAL_RCC_ClockConfig+0xf4>)
 800a5f2:	075b      	lsls	r3, r3, #29
 800a5f4:	d454      	bmi.n	800a6a0 <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800a5f6:	f7ff ffbd 	bl	800a574 <HAL_RCC_GetSysClockFreq>
 800a5fa:	686b      	ldr	r3, [r5, #4]
 800a5fc:	4a2e      	ldr	r2, [pc, #184]	@ (800a6b8 <HAL_RCC_ClockConfig+0xf8>)
 800a5fe:	061b      	lsls	r3, r3, #24
 800a600:	0f1b      	lsrs	r3, r3, #28
 800a602:	5cd3      	ldrb	r3, [r2, r3]
 800a604:	492d      	ldr	r1, [pc, #180]	@ (800a6bc <HAL_RCC_ClockConfig+0xfc>)
 800a606:	40d8      	lsrs	r0, r3
 800a608:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800a60a:	2003      	movs	r0, #3
 800a60c:	f7ff f94c 	bl	80098a8 <HAL_InitTick>
  return HAL_OK;
 800a610:	2000      	movs	r0, #0
 800a612:	e7db      	b.n	800a5cc <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a614:	682b      	ldr	r3, [r5, #0]
 800a616:	4393      	bics	r3, r2
 800a618:	430b      	orrs	r3, r1
 800a61a:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a61c:	682b      	ldr	r3, [r5, #0]
 800a61e:	4013      	ands	r3, r2
 800a620:	428b      	cmp	r3, r1
 800a622:	d1d2      	bne.n	800a5ca <HAL_RCC_ClockConfig+0xa>
 800a624:	e7d9      	b.n	800a5da <HAL_RCC_ClockConfig+0x1a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a626:	4923      	ldr	r1, [pc, #140]	@ (800a6b4 <HAL_RCC_ClockConfig+0xf4>)
 800a628:	0753      	lsls	r3, r2, #29
 800a62a:	d504      	bpl.n	800a636 <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800a62c:	23e0      	movs	r3, #224	@ 0xe0
 800a62e:	6848      	ldr	r0, [r1, #4]
 800a630:	00db      	lsls	r3, r3, #3
 800a632:	4303      	orrs	r3, r0
 800a634:	604b      	str	r3, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a636:	20f0      	movs	r0, #240	@ 0xf0
 800a638:	684b      	ldr	r3, [r1, #4]
 800a63a:	4383      	bics	r3, r0
 800a63c:	68a0      	ldr	r0, [r4, #8]
 800a63e:	4303      	orrs	r3, r0
 800a640:	604b      	str	r3, [r1, #4]
 800a642:	e7cd      	b.n	800a5e0 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a644:	4f1b      	ldr	r7, [pc, #108]	@ (800a6b4 <HAL_RCC_ClockConfig+0xf4>)
 800a646:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a648:	683b      	ldr	r3, [r7, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a64a:	2a01      	cmp	r2, #1
 800a64c:	d119      	bne.n	800a682 <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a64e:	039b      	lsls	r3, r3, #14
 800a650:	d5bb      	bpl.n	800a5ca <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a652:	2103      	movs	r1, #3
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	438b      	bics	r3, r1
 800a658:	4313      	orrs	r3, r2
 800a65a:	607b      	str	r3, [r7, #4]
    tickstart = HAL_GetTick();
 800a65c:	f7ff f964 	bl	8009928 <HAL_GetTick>
 800a660:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a662:	230c      	movs	r3, #12
 800a664:	687a      	ldr	r2, [r7, #4]
 800a666:	401a      	ands	r2, r3
 800a668:	6863      	ldr	r3, [r4, #4]
 800a66a:	009b      	lsls	r3, r3, #2
 800a66c:	429a      	cmp	r2, r3
 800a66e:	d0b9      	beq.n	800a5e4 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a670:	f7ff f95a 	bl	8009928 <HAL_GetTick>
 800a674:	9b01      	ldr	r3, [sp, #4]
 800a676:	1ac0      	subs	r0, r0, r3
 800a678:	4b11      	ldr	r3, [pc, #68]	@ (800a6c0 <HAL_RCC_ClockConfig+0x100>)
 800a67a:	4298      	cmp	r0, r3
 800a67c:	d9f1      	bls.n	800a662 <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 800a67e:	2003      	movs	r0, #3
 800a680:	e7a4      	b.n	800a5cc <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a682:	2a02      	cmp	r2, #2
 800a684:	d102      	bne.n	800a68c <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a686:	019b      	lsls	r3, r3, #6
 800a688:	d4e3      	bmi.n	800a652 <HAL_RCC_ClockConfig+0x92>
 800a68a:	e79e      	b.n	800a5ca <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a68c:	079b      	lsls	r3, r3, #30
 800a68e:	d4e0      	bmi.n	800a652 <HAL_RCC_ClockConfig+0x92>
 800a690:	e79b      	b.n	800a5ca <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a692:	682a      	ldr	r2, [r5, #0]
 800a694:	439a      	bics	r2, r3
 800a696:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a698:	682a      	ldr	r2, [r5, #0]
 800a69a:	421a      	tst	r2, r3
 800a69c:	d0a7      	beq.n	800a5ee <HAL_RCC_ClockConfig+0x2e>
 800a69e:	e794      	b.n	800a5ca <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800a6a0:	686b      	ldr	r3, [r5, #4]
 800a6a2:	4a08      	ldr	r2, [pc, #32]	@ (800a6c4 <HAL_RCC_ClockConfig+0x104>)
 800a6a4:	4013      	ands	r3, r2
 800a6a6:	68e2      	ldr	r2, [r4, #12]
 800a6a8:	4313      	orrs	r3, r2
 800a6aa:	606b      	str	r3, [r5, #4]
 800a6ac:	e7a3      	b.n	800a5f6 <HAL_RCC_ClockConfig+0x36>
 800a6ae:	46c0      	nop			@ (mov r8, r8)
 800a6b0:	40022000 	.word	0x40022000
 800a6b4:	40021000 	.word	0x40021000
 800a6b8:	0800e18d 	.word	0x0800e18d
 800a6bc:	20000000 	.word	0x20000000
 800a6c0:	00001388 	.word	0x00001388
 800a6c4:	fffff8ff 	.word	0xfffff8ff

0800a6c8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800a6c8:	4b04      	ldr	r3, [pc, #16]	@ (800a6dc <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 800a6ca:	4a05      	ldr	r2, [pc, #20]	@ (800a6e0 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800a6cc:	685b      	ldr	r3, [r3, #4]
 800a6ce:	4905      	ldr	r1, [pc, #20]	@ (800a6e4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800a6d0:	055b      	lsls	r3, r3, #21
 800a6d2:	0f5b      	lsrs	r3, r3, #29
 800a6d4:	5ccb      	ldrb	r3, [r1, r3]
 800a6d6:	6810      	ldr	r0, [r2, #0]
 800a6d8:	40d8      	lsrs	r0, r3
}    
 800a6da:	4770      	bx	lr
 800a6dc:	40021000 	.word	0x40021000
 800a6e0:	20000000 	.word	0x20000000
 800a6e4:	0800e185 	.word	0x0800e185

0800a6e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a6e8:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a6ea:	6803      	ldr	r3, [r0, #0]
{
 800a6ec:	0005      	movs	r5, r0
 800a6ee:	b085      	sub	sp, #20
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a6f0:	03db      	lsls	r3, r3, #15
 800a6f2:	d52b      	bpl.n	800a74c <HAL_RCCEx_PeriphCLKConfig+0x64>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a6f4:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 800a6f6:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a6f8:	4c3d      	ldr	r4, [pc, #244]	@ (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800a6fa:	0552      	lsls	r2, r2, #21
 800a6fc:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 800a6fe:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a700:	4213      	tst	r3, r2
 800a702:	d108      	bne.n	800a716 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800a704:	69e3      	ldr	r3, [r4, #28]
 800a706:	4313      	orrs	r3, r2
 800a708:	61e3      	str	r3, [r4, #28]
 800a70a:	69e3      	ldr	r3, [r4, #28]
 800a70c:	4013      	ands	r3, r2
 800a70e:	9303      	str	r3, [sp, #12]
 800a710:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800a712:	2301      	movs	r3, #1
 800a714:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a716:	2780      	movs	r7, #128	@ 0x80
 800a718:	4e36      	ldr	r6, [pc, #216]	@ (800a7f4 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800a71a:	007f      	lsls	r7, r7, #1
 800a71c:	6833      	ldr	r3, [r6, #0]
 800a71e:	423b      	tst	r3, r7
 800a720:	d02b      	beq.n	800a77a <HAL_RCCEx_PeriphCLKConfig+0x92>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a722:	6a21      	ldr	r1, [r4, #32]
 800a724:	22c0      	movs	r2, #192	@ 0xc0
 800a726:	0008      	movs	r0, r1
 800a728:	0092      	lsls	r2, r2, #2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a72a:	686b      	ldr	r3, [r5, #4]
 800a72c:	4e32      	ldr	r6, [pc, #200]	@ (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x110>)
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a72e:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a730:	4211      	tst	r1, r2
 800a732:	d134      	bne.n	800a79e <HAL_RCCEx_PeriphCLKConfig+0xb6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a734:	6a23      	ldr	r3, [r4, #32]
 800a736:	686a      	ldr	r2, [r5, #4]
 800a738:	4033      	ands	r3, r6
 800a73a:	4313      	orrs	r3, r2
 800a73c:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800a73e:	9b00      	ldr	r3, [sp, #0]
 800a740:	2b01      	cmp	r3, #1
 800a742:	d103      	bne.n	800a74c <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a744:	69e3      	ldr	r3, [r4, #28]
 800a746:	4a2d      	ldr	r2, [pc, #180]	@ (800a7fc <HAL_RCCEx_PeriphCLKConfig+0x114>)
 800a748:	4013      	ands	r3, r2
 800a74a:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a74c:	682a      	ldr	r2, [r5, #0]
 800a74e:	07d3      	lsls	r3, r2, #31
 800a750:	d506      	bpl.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a752:	2003      	movs	r0, #3
 800a754:	4926      	ldr	r1, [pc, #152]	@ (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800a756:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 800a758:	4383      	bics	r3, r0
 800a75a:	68a8      	ldr	r0, [r5, #8]
 800a75c:	4303      	orrs	r3, r0
 800a75e:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a760:	0693      	lsls	r3, r2, #26
 800a762:	d506      	bpl.n	800a772 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a764:	2010      	movs	r0, #16
 800a766:	4922      	ldr	r1, [pc, #136]	@ (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800a768:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 800a76a:	4383      	bics	r3, r0
 800a76c:	68e8      	ldr	r0, [r5, #12]
 800a76e:	4303      	orrs	r3, r0
 800a770:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a772:	0552      	lsls	r2, r2, #21
 800a774:	d433      	bmi.n	800a7de <HAL_RCCEx_PeriphCLKConfig+0xf6>
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800a776:	2000      	movs	r0, #0
 800a778:	e00f      	b.n	800a79a <HAL_RCCEx_PeriphCLKConfig+0xb2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a77a:	6833      	ldr	r3, [r6, #0]
 800a77c:	433b      	orrs	r3, r7
 800a77e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800a780:	f7ff f8d2 	bl	8009928 <HAL_GetTick>
 800a784:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a786:	6833      	ldr	r3, [r6, #0]
 800a788:	423b      	tst	r3, r7
 800a78a:	d1ca      	bne.n	800a722 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a78c:	f7ff f8cc 	bl	8009928 <HAL_GetTick>
 800a790:	9b01      	ldr	r3, [sp, #4]
 800a792:	1ac0      	subs	r0, r0, r3
 800a794:	2864      	cmp	r0, #100	@ 0x64
 800a796:	d9f6      	bls.n	800a786 <HAL_RCCEx_PeriphCLKConfig+0x9e>
          return HAL_TIMEOUT;
 800a798:	2003      	movs	r0, #3
}
 800a79a:	b005      	add	sp, #20
 800a79c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a79e:	4013      	ands	r3, r2
 800a7a0:	4283      	cmp	r3, r0
 800a7a2:	d0c7      	beq.n	800a734 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      __HAL_RCC_BACKUPRESET_FORCE();
 800a7a4:	2280      	movs	r2, #128	@ 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a7a6:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800a7a8:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a7aa:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 800a7ac:	0252      	lsls	r2, r2, #9
 800a7ae:	4302      	orrs	r2, r0
 800a7b0:	6222      	str	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a7b2:	6a22      	ldr	r2, [r4, #32]
 800a7b4:	4812      	ldr	r0, [pc, #72]	@ (800a800 <HAL_RCCEx_PeriphCLKConfig+0x118>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a7b6:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a7b8:	4002      	ands	r2, r0
 800a7ba:	6222      	str	r2, [r4, #32]
      RCC->BDCR = temp_reg;
 800a7bc:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800a7be:	07db      	lsls	r3, r3, #31
 800a7c0:	d5b8      	bpl.n	800a734 <HAL_RCCEx_PeriphCLKConfig+0x4c>
        tickstart = HAL_GetTick();
 800a7c2:	f7ff f8b1 	bl	8009928 <HAL_GetTick>
 800a7c6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a7c8:	2202      	movs	r2, #2
 800a7ca:	6a23      	ldr	r3, [r4, #32]
 800a7cc:	4213      	tst	r3, r2
 800a7ce:	d1b1      	bne.n	800a734 <HAL_RCCEx_PeriphCLKConfig+0x4c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a7d0:	f7ff f8aa 	bl	8009928 <HAL_GetTick>
 800a7d4:	4b0b      	ldr	r3, [pc, #44]	@ (800a804 <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 800a7d6:	1bc0      	subs	r0, r0, r7
 800a7d8:	4298      	cmp	r0, r3
 800a7da:	d9f5      	bls.n	800a7c8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
 800a7dc:	e7dc      	b.n	800a798 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a7de:	2140      	movs	r1, #64	@ 0x40
 800a7e0:	4a03      	ldr	r2, [pc, #12]	@ (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800a7e2:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800a7e4:	438b      	bics	r3, r1
 800a7e6:	6929      	ldr	r1, [r5, #16]
 800a7e8:	430b      	orrs	r3, r1
 800a7ea:	6313      	str	r3, [r2, #48]	@ 0x30
 800a7ec:	e7c3      	b.n	800a776 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 800a7ee:	46c0      	nop			@ (mov r8, r8)
 800a7f0:	40021000 	.word	0x40021000
 800a7f4:	40007000 	.word	0x40007000
 800a7f8:	fffffcff 	.word	0xfffffcff
 800a7fc:	efffffff 	.word	0xefffffff
 800a800:	fffeffff 	.word	0xfffeffff
 800a804:	00001388 	.word	0x00001388

0800a808 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a808:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a80a:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 800a80c:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a80e:	6a02      	ldr	r2, [r0, #32]
 800a810:	43a2      	bics	r2, r4
 800a812:	6202      	str	r2, [r0, #32]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a814:	2273      	movs	r2, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 800a816:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800a818:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a81a:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a81c:	680a      	ldr	r2, [r1, #0]
 800a81e:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a820:	2202      	movs	r2, #2
 800a822:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a824:	688a      	ldr	r2, [r1, #8]
 800a826:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a828:	4a14      	ldr	r2, [pc, #80]	@ (800a87c <TIM_OC1_SetConfig+0x74>)
 800a82a:	4290      	cmp	r0, r2
 800a82c:	d008      	beq.n	800a840 <TIM_OC1_SetConfig+0x38>
 800a82e:	4e14      	ldr	r6, [pc, #80]	@ (800a880 <TIM_OC1_SetConfig+0x78>)
 800a830:	42b0      	cmp	r0, r6
 800a832:	d005      	beq.n	800a840 <TIM_OC1_SetConfig+0x38>
 800a834:	4e13      	ldr	r6, [pc, #76]	@ (800a884 <TIM_OC1_SetConfig+0x7c>)
 800a836:	42b0      	cmp	r0, r6
 800a838:	d002      	beq.n	800a840 <TIM_OC1_SetConfig+0x38>
 800a83a:	4e13      	ldr	r6, [pc, #76]	@ (800a888 <TIM_OC1_SetConfig+0x80>)
 800a83c:	42b0      	cmp	r0, r6
 800a83e:	d116      	bne.n	800a86e <TIM_OC1_SetConfig+0x66>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a840:	2608      	movs	r6, #8
 800a842:	43b3      	bics	r3, r6
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a844:	68ce      	ldr	r6, [r1, #12]
 800a846:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a848:	2604      	movs	r6, #4
 800a84a:	43b3      	bics	r3, r6
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a84c:	4290      	cmp	r0, r2
 800a84e:	d008      	beq.n	800a862 <TIM_OC1_SetConfig+0x5a>
 800a850:	4a0b      	ldr	r2, [pc, #44]	@ (800a880 <TIM_OC1_SetConfig+0x78>)
 800a852:	4290      	cmp	r0, r2
 800a854:	d005      	beq.n	800a862 <TIM_OC1_SetConfig+0x5a>
 800a856:	4a0b      	ldr	r2, [pc, #44]	@ (800a884 <TIM_OC1_SetConfig+0x7c>)
 800a858:	4290      	cmp	r0, r2
 800a85a:	d002      	beq.n	800a862 <TIM_OC1_SetConfig+0x5a>
 800a85c:	4a0a      	ldr	r2, [pc, #40]	@ (800a888 <TIM_OC1_SetConfig+0x80>)
 800a85e:	4290      	cmp	r0, r2
 800a860:	d105      	bne.n	800a86e <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a862:	4a0a      	ldr	r2, [pc, #40]	@ (800a88c <TIM_OC1_SetConfig+0x84>)
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a864:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a866:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 800a868:	694c      	ldr	r4, [r1, #20]
 800a86a:	4334      	orrs	r4, r6
 800a86c:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a86e:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800a870:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800a872:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800a874:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a876:	6203      	str	r3, [r0, #32]
}
 800a878:	bd70      	pop	{r4, r5, r6, pc}
 800a87a:	46c0      	nop			@ (mov r8, r8)
 800a87c:	40012c00 	.word	0x40012c00
 800a880:	40014000 	.word	0x40014000
 800a884:	40014400 	.word	0x40014400
 800a888:	40014800 	.word	0x40014800
 800a88c:	fffffcff 	.word	0xfffffcff

0800a890 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a890:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a892:	4a18      	ldr	r2, [pc, #96]	@ (800a8f4 <TIM_OC3_SetConfig+0x64>)
  tmpccer = TIMx->CCER;
 800a894:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a896:	6a03      	ldr	r3, [r0, #32]
 800a898:	4013      	ands	r3, r2
 800a89a:	6203      	str	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a89c:	2373      	movs	r3, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 800a89e:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 800a8a0:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a8a2:	439c      	bics	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a8a4:	680b      	ldr	r3, [r1, #0]
 800a8a6:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a8a8:	4b13      	ldr	r3, [pc, #76]	@ (800a8f8 <TIM_OC3_SetConfig+0x68>)
 800a8aa:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a8ac:	688b      	ldr	r3, [r1, #8]
 800a8ae:	021b      	lsls	r3, r3, #8
 800a8b0:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a8b2:	4d12      	ldr	r5, [pc, #72]	@ (800a8fc <TIM_OC3_SetConfig+0x6c>)
 800a8b4:	42a8      	cmp	r0, r5
 800a8b6:	d10e      	bne.n	800a8d6 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a8b8:	4d11      	ldr	r5, [pc, #68]	@ (800a900 <TIM_OC3_SetConfig+0x70>)
 800a8ba:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a8bc:	68cb      	ldr	r3, [r1, #12]
 800a8be:	021b      	lsls	r3, r3, #8
 800a8c0:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a8c2:	4d10      	ldr	r5, [pc, #64]	@ (800a904 <TIM_OC3_SetConfig+0x74>)
 800a8c4:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a8c6:	4d10      	ldr	r5, [pc, #64]	@ (800a908 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a8c8:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a8ca:	4015      	ands	r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a8cc:	698a      	ldr	r2, [r1, #24]
 800a8ce:	4332      	orrs	r2, r6
 800a8d0:	0112      	lsls	r2, r2, #4
 800a8d2:	432a      	orrs	r2, r5
 800a8d4:	e008      	b.n	800a8e8 <TIM_OC3_SetConfig+0x58>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a8d6:	4d0d      	ldr	r5, [pc, #52]	@ (800a90c <TIM_OC3_SetConfig+0x7c>)
 800a8d8:	42a8      	cmp	r0, r5
 800a8da:	d0f4      	beq.n	800a8c6 <TIM_OC3_SetConfig+0x36>
 800a8dc:	4d0c      	ldr	r5, [pc, #48]	@ (800a910 <TIM_OC3_SetConfig+0x80>)
 800a8de:	42a8      	cmp	r0, r5
 800a8e0:	d0f1      	beq.n	800a8c6 <TIM_OC3_SetConfig+0x36>
 800a8e2:	4d0c      	ldr	r5, [pc, #48]	@ (800a914 <TIM_OC3_SetConfig+0x84>)
 800a8e4:	42a8      	cmp	r0, r5
 800a8e6:	d0ee      	beq.n	800a8c6 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a8e8:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a8ea:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800a8ec:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800a8ee:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a8f0:	6203      	str	r3, [r0, #32]
}
 800a8f2:	bd70      	pop	{r4, r5, r6, pc}
 800a8f4:	fffffeff 	.word	0xfffffeff
 800a8f8:	fffffdff 	.word	0xfffffdff
 800a8fc:	40012c00 	.word	0x40012c00
 800a900:	fffff7ff 	.word	0xfffff7ff
 800a904:	fffffbff 	.word	0xfffffbff
 800a908:	ffffcfff 	.word	0xffffcfff
 800a90c:	40014000 	.word	0x40014000
 800a910:	40014400 	.word	0x40014400
 800a914:	40014800 	.word	0x40014800

0800a918 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a918:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a91a:	4a14      	ldr	r2, [pc, #80]	@ (800a96c <TIM_OC4_SetConfig+0x54>)
  tmpccer = TIMx->CCER;
 800a91c:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a91e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a920:	4d13      	ldr	r5, [pc, #76]	@ (800a970 <TIM_OC4_SetConfig+0x58>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a922:	4013      	ands	r3, r2
 800a924:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800a926:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 800a928:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a92a:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a92c:	680d      	ldr	r5, [r1, #0]
 800a92e:	022d      	lsls	r5, r5, #8
 800a930:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a932:	4a10      	ldr	r2, [pc, #64]	@ (800a974 <TIM_OC4_SetConfig+0x5c>)
 800a934:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a936:	688a      	ldr	r2, [r1, #8]
 800a938:	0312      	lsls	r2, r2, #12
 800a93a:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a93c:	4c0e      	ldr	r4, [pc, #56]	@ (800a978 <TIM_OC4_SetConfig+0x60>)
 800a93e:	42a0      	cmp	r0, r4
 800a940:	d008      	beq.n	800a954 <TIM_OC4_SetConfig+0x3c>
 800a942:	4c0e      	ldr	r4, [pc, #56]	@ (800a97c <TIM_OC4_SetConfig+0x64>)
 800a944:	42a0      	cmp	r0, r4
 800a946:	d005      	beq.n	800a954 <TIM_OC4_SetConfig+0x3c>
 800a948:	4c0d      	ldr	r4, [pc, #52]	@ (800a980 <TIM_OC4_SetConfig+0x68>)
 800a94a:	42a0      	cmp	r0, r4
 800a94c:	d002      	beq.n	800a954 <TIM_OC4_SetConfig+0x3c>
 800a94e:	4c0d      	ldr	r4, [pc, #52]	@ (800a984 <TIM_OC4_SetConfig+0x6c>)
 800a950:	42a0      	cmp	r0, r4
 800a952:	d104      	bne.n	800a95e <TIM_OC4_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a954:	4c0c      	ldr	r4, [pc, #48]	@ (800a988 <TIM_OC4_SetConfig+0x70>)
 800a956:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a958:	694b      	ldr	r3, [r1, #20]
 800a95a:	019b      	lsls	r3, r3, #6
 800a95c:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a95e:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a960:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800a962:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800a964:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a966:	6202      	str	r2, [r0, #32]
}
 800a968:	bd30      	pop	{r4, r5, pc}
 800a96a:	46c0      	nop			@ (mov r8, r8)
 800a96c:	ffffefff 	.word	0xffffefff
 800a970:	ffff8cff 	.word	0xffff8cff
 800a974:	ffffdfff 	.word	0xffffdfff
 800a978:	40012c00 	.word	0x40012c00
 800a97c:	40014000 	.word	0x40014000
 800a980:	40014400 	.word	0x40014400
 800a984:	40014800 	.word	0x40014800
 800a988:	ffffbfff 	.word	0xffffbfff

0800a98c <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 800a98c:	0001      	movs	r1, r0
{
 800a98e:	0003      	movs	r3, r0
    return HAL_ERROR;
 800a990:	2001      	movs	r0, #1
{
 800a992:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 800a994:	313d      	adds	r1, #61	@ 0x3d
 800a996:	780c      	ldrb	r4, [r1, #0]
 800a998:	b2e2      	uxtb	r2, r4
 800a99a:	4284      	cmp	r4, r0
 800a99c:	d119      	bne.n	800a9d2 <HAL_TIM_Base_Start+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 800a99e:	1800      	adds	r0, r0, r0
 800a9a0:	7008      	strb	r0, [r1, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	490c      	ldr	r1, [pc, #48]	@ (800a9d8 <HAL_TIM_Base_Start+0x4c>)
 800a9a6:	428b      	cmp	r3, r1
 800a9a8:	d009      	beq.n	800a9be <HAL_TIM_Base_Start+0x32>
 800a9aa:	2180      	movs	r1, #128	@ 0x80
 800a9ac:	05c9      	lsls	r1, r1, #23
 800a9ae:	428b      	cmp	r3, r1
 800a9b0:	d005      	beq.n	800a9be <HAL_TIM_Base_Start+0x32>
 800a9b2:	490a      	ldr	r1, [pc, #40]	@ (800a9dc <HAL_TIM_Base_Start+0x50>)
 800a9b4:	428b      	cmp	r3, r1
 800a9b6:	d002      	beq.n	800a9be <HAL_TIM_Base_Start+0x32>
 800a9b8:	4909      	ldr	r1, [pc, #36]	@ (800a9e0 <HAL_TIM_Base_Start+0x54>)
 800a9ba:	428b      	cmp	r3, r1
 800a9bc:	d10a      	bne.n	800a9d4 <HAL_TIM_Base_Start+0x48>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a9be:	2107      	movs	r1, #7
 800a9c0:	689a      	ldr	r2, [r3, #8]
 800a9c2:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a9c4:	2a06      	cmp	r2, #6
 800a9c6:	d003      	beq.n	800a9d0 <HAL_TIM_Base_Start+0x44>
      __HAL_TIM_ENABLE(htim);
 800a9c8:	2201      	movs	r2, #1
 800a9ca:	6819      	ldr	r1, [r3, #0]
 800a9cc:	430a      	orrs	r2, r1
 800a9ce:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800a9d0:	2000      	movs	r0, #0
}
 800a9d2:	bd10      	pop	{r4, pc}
    __HAL_TIM_ENABLE(htim);
 800a9d4:	6819      	ldr	r1, [r3, #0]
 800a9d6:	e7f9      	b.n	800a9cc <HAL_TIM_Base_Start+0x40>
 800a9d8:	40012c00 	.word	0x40012c00
 800a9dc:	40000400 	.word	0x40000400
 800a9e0:	40014000 	.word	0x40014000

0800a9e4 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 800a9e4:	4770      	bx	lr
	...

0800a9e8 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a9e8:	4a23      	ldr	r2, [pc, #140]	@ (800aa78 <TIM_Base_SetConfig+0x90>)
{
 800a9ea:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 800a9ec:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a9ee:	4290      	cmp	r0, r2
 800a9f0:	d006      	beq.n	800aa00 <TIM_Base_SetConfig+0x18>
 800a9f2:	2480      	movs	r4, #128	@ 0x80
 800a9f4:	05e4      	lsls	r4, r4, #23
 800a9f6:	42a0      	cmp	r0, r4
 800a9f8:	d002      	beq.n	800aa00 <TIM_Base_SetConfig+0x18>
 800a9fa:	4c20      	ldr	r4, [pc, #128]	@ (800aa7c <TIM_Base_SetConfig+0x94>)
 800a9fc:	42a0      	cmp	r0, r4
 800a9fe:	d10c      	bne.n	800aa1a <TIM_Base_SetConfig+0x32>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800aa00:	2470      	movs	r4, #112	@ 0x70
 800aa02:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 800aa04:	684c      	ldr	r4, [r1, #4]
 800aa06:	4323      	orrs	r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800aa08:	4290      	cmp	r0, r2
 800aa0a:	d012      	beq.n	800aa32 <TIM_Base_SetConfig+0x4a>
 800aa0c:	2480      	movs	r4, #128	@ 0x80
 800aa0e:	05e4      	lsls	r4, r4, #23
 800aa10:	42a0      	cmp	r0, r4
 800aa12:	d00e      	beq.n	800aa32 <TIM_Base_SetConfig+0x4a>
 800aa14:	4c19      	ldr	r4, [pc, #100]	@ (800aa7c <TIM_Base_SetConfig+0x94>)
 800aa16:	42a0      	cmp	r0, r4
 800aa18:	d00b      	beq.n	800aa32 <TIM_Base_SetConfig+0x4a>
 800aa1a:	4c19      	ldr	r4, [pc, #100]	@ (800aa80 <TIM_Base_SetConfig+0x98>)
 800aa1c:	42a0      	cmp	r0, r4
 800aa1e:	d008      	beq.n	800aa32 <TIM_Base_SetConfig+0x4a>
 800aa20:	4c18      	ldr	r4, [pc, #96]	@ (800aa84 <TIM_Base_SetConfig+0x9c>)
 800aa22:	42a0      	cmp	r0, r4
 800aa24:	d005      	beq.n	800aa32 <TIM_Base_SetConfig+0x4a>
 800aa26:	4c18      	ldr	r4, [pc, #96]	@ (800aa88 <TIM_Base_SetConfig+0xa0>)
 800aa28:	42a0      	cmp	r0, r4
 800aa2a:	d002      	beq.n	800aa32 <TIM_Base_SetConfig+0x4a>
 800aa2c:	4c17      	ldr	r4, [pc, #92]	@ (800aa8c <TIM_Base_SetConfig+0xa4>)
 800aa2e:	42a0      	cmp	r0, r4
 800aa30:	d103      	bne.n	800aa3a <TIM_Base_SetConfig+0x52>
    tmpcr1 &= ~TIM_CR1_CKD;
 800aa32:	4c17      	ldr	r4, [pc, #92]	@ (800aa90 <TIM_Base_SetConfig+0xa8>)
 800aa34:	401c      	ands	r4, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800aa36:	68cb      	ldr	r3, [r1, #12]
 800aa38:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aa3a:	2480      	movs	r4, #128	@ 0x80
 800aa3c:	43a3      	bics	r3, r4
 800aa3e:	694c      	ldr	r4, [r1, #20]
 800aa40:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 800aa42:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aa44:	688b      	ldr	r3, [r1, #8]
 800aa46:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800aa48:	680b      	ldr	r3, [r1, #0]
 800aa4a:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aa4c:	4290      	cmp	r0, r2
 800aa4e:	d008      	beq.n	800aa62 <TIM_Base_SetConfig+0x7a>
 800aa50:	4b0c      	ldr	r3, [pc, #48]	@ (800aa84 <TIM_Base_SetConfig+0x9c>)
 800aa52:	4298      	cmp	r0, r3
 800aa54:	d005      	beq.n	800aa62 <TIM_Base_SetConfig+0x7a>
 800aa56:	4b0c      	ldr	r3, [pc, #48]	@ (800aa88 <TIM_Base_SetConfig+0xa0>)
 800aa58:	4298      	cmp	r0, r3
 800aa5a:	d002      	beq.n	800aa62 <TIM_Base_SetConfig+0x7a>
 800aa5c:	4b0b      	ldr	r3, [pc, #44]	@ (800aa8c <TIM_Base_SetConfig+0xa4>)
 800aa5e:	4298      	cmp	r0, r3
 800aa60:	d101      	bne.n	800aa66 <TIM_Base_SetConfig+0x7e>
    TIMx->RCR = Structure->RepetitionCounter;
 800aa62:	690b      	ldr	r3, [r1, #16]
 800aa64:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 800aa66:	2201      	movs	r2, #1
 800aa68:	6142      	str	r2, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800aa6a:	6903      	ldr	r3, [r0, #16]
 800aa6c:	4213      	tst	r3, r2
 800aa6e:	d002      	beq.n	800aa76 <TIM_Base_SetConfig+0x8e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800aa70:	6903      	ldr	r3, [r0, #16]
 800aa72:	4393      	bics	r3, r2
 800aa74:	6103      	str	r3, [r0, #16]
}
 800aa76:	bd10      	pop	{r4, pc}
 800aa78:	40012c00 	.word	0x40012c00
 800aa7c:	40000400 	.word	0x40000400
 800aa80:	40002000 	.word	0x40002000
 800aa84:	40014000 	.word	0x40014000
 800aa88:	40014400 	.word	0x40014400
 800aa8c:	40014800 	.word	0x40014800
 800aa90:	fffffcff 	.word	0xfffffcff

0800aa94 <HAL_TIM_Base_Init>:
{
 800aa94:	b570      	push	{r4, r5, r6, lr}
 800aa96:	0004      	movs	r4, r0
    return HAL_ERROR;
 800aa98:	2001      	movs	r0, #1
  if (htim == NULL)
 800aa9a:	2c00      	cmp	r4, #0
 800aa9c:	d021      	beq.n	800aae2 <HAL_TIM_Base_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 800aa9e:	0025      	movs	r5, r4
 800aaa0:	353d      	adds	r5, #61	@ 0x3d
 800aaa2:	782b      	ldrb	r3, [r5, #0]
 800aaa4:	b2da      	uxtb	r2, r3
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d105      	bne.n	800aab6 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800aaaa:	0023      	movs	r3, r4
 800aaac:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800aaae:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 800aab0:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 800aab2:	f7f8 fed9 	bl	8003868 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800aab6:	2302      	movs	r3, #2
 800aab8:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aaba:	6820      	ldr	r0, [r4, #0]
 800aabc:	1d21      	adds	r1, r4, #4
 800aabe:	f7ff ff93 	bl	800a9e8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aac2:	0022      	movs	r2, r4
 800aac4:	2301      	movs	r3, #1
  return HAL_OK;
 800aac6:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aac8:	3246      	adds	r2, #70	@ 0x46
 800aaca:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aacc:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aace:	3a08      	subs	r2, #8
 800aad0:	7013      	strb	r3, [r2, #0]
 800aad2:	7053      	strb	r3, [r2, #1]
 800aad4:	7093      	strb	r3, [r2, #2]
 800aad6:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aad8:	7113      	strb	r3, [r2, #4]
 800aada:	7153      	strb	r3, [r2, #5]
 800aadc:	7193      	strb	r3, [r2, #6]
 800aade:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 800aae0:	702b      	strb	r3, [r5, #0]
}
 800aae2:	bd70      	pop	{r4, r5, r6, pc}

0800aae4 <HAL_TIM_PWM_Init>:
{
 800aae4:	b570      	push	{r4, r5, r6, lr}
 800aae6:	0004      	movs	r4, r0
    return HAL_ERROR;
 800aae8:	2001      	movs	r0, #1
  if (htim == NULL)
 800aaea:	2c00      	cmp	r4, #0
 800aaec:	d021      	beq.n	800ab32 <HAL_TIM_PWM_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 800aaee:	0025      	movs	r5, r4
 800aaf0:	353d      	adds	r5, #61	@ 0x3d
 800aaf2:	782b      	ldrb	r3, [r5, #0]
 800aaf4:	b2da      	uxtb	r2, r3
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d105      	bne.n	800ab06 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800aafa:	0023      	movs	r3, r4
 800aafc:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800aafe:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 800ab00:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 800ab02:	f7ff ff6f 	bl	800a9e4 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800ab06:	2302      	movs	r3, #2
 800ab08:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ab0a:	6820      	ldr	r0, [r4, #0]
 800ab0c:	1d21      	adds	r1, r4, #4
 800ab0e:	f7ff ff6b 	bl	800a9e8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ab12:	0022      	movs	r2, r4
 800ab14:	2301      	movs	r3, #1
  return HAL_OK;
 800ab16:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ab18:	3246      	adds	r2, #70	@ 0x46
 800ab1a:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab1c:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab1e:	3a08      	subs	r2, #8
 800ab20:	7013      	strb	r3, [r2, #0]
 800ab22:	7053      	strb	r3, [r2, #1]
 800ab24:	7093      	strb	r3, [r2, #2]
 800ab26:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab28:	7113      	strb	r3, [r2, #4]
 800ab2a:	7153      	strb	r3, [r2, #5]
 800ab2c:	7193      	strb	r3, [r2, #6]
 800ab2e:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 800ab30:	702b      	strb	r3, [r5, #0]
}
 800ab32:	bd70      	pop	{r4, r5, r6, pc}

0800ab34 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ab34:	2210      	movs	r2, #16
{
 800ab36:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 800ab38:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ab3a:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ab3c:	4c17      	ldr	r4, [pc, #92]	@ (800ab9c <TIM_OC2_SetConfig+0x68>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ab3e:	4393      	bics	r3, r2
 800ab40:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800ab42:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800ab44:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ab46:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ab48:	680c      	ldr	r4, [r1, #0]
 800ab4a:	0224      	lsls	r4, r4, #8
 800ab4c:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 800ab4e:	2320      	movs	r3, #32
 800ab50:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ab52:	688b      	ldr	r3, [r1, #8]
 800ab54:	011b      	lsls	r3, r3, #4
 800ab56:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ab58:	4d11      	ldr	r5, [pc, #68]	@ (800aba0 <TIM_OC2_SetConfig+0x6c>)
 800ab5a:	42a8      	cmp	r0, r5
 800ab5c:	d10f      	bne.n	800ab7e <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 800ab5e:	2580      	movs	r5, #128	@ 0x80
 800ab60:	43ab      	bics	r3, r5
 800ab62:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ab64:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 800ab66:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ab68:	011b      	lsls	r3, r3, #4
 800ab6a:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800ab6c:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ab6e:	4d0d      	ldr	r5, [pc, #52]	@ (800aba4 <TIM_OC2_SetConfig+0x70>)
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ab70:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ab72:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ab74:	698a      	ldr	r2, [r1, #24]
 800ab76:	4332      	orrs	r2, r6
 800ab78:	0092      	lsls	r2, r2, #2
 800ab7a:	432a      	orrs	r2, r5
 800ab7c:	e008      	b.n	800ab90 <TIM_OC2_SetConfig+0x5c>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab7e:	4d0a      	ldr	r5, [pc, #40]	@ (800aba8 <TIM_OC2_SetConfig+0x74>)
 800ab80:	42a8      	cmp	r0, r5
 800ab82:	d0f4      	beq.n	800ab6e <TIM_OC2_SetConfig+0x3a>
 800ab84:	4d09      	ldr	r5, [pc, #36]	@ (800abac <TIM_OC2_SetConfig+0x78>)
 800ab86:	42a8      	cmp	r0, r5
 800ab88:	d0f1      	beq.n	800ab6e <TIM_OC2_SetConfig+0x3a>
 800ab8a:	4d09      	ldr	r5, [pc, #36]	@ (800abb0 <TIM_OC2_SetConfig+0x7c>)
 800ab8c:	42a8      	cmp	r0, r5
 800ab8e:	d0ee      	beq.n	800ab6e <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 800ab90:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 800ab92:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800ab94:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800ab96:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800ab98:	6203      	str	r3, [r0, #32]
}
 800ab9a:	bd70      	pop	{r4, r5, r6, pc}
 800ab9c:	ffff8cff 	.word	0xffff8cff
 800aba0:	40012c00 	.word	0x40012c00
 800aba4:	fffff3ff 	.word	0xfffff3ff
 800aba8:	40014000 	.word	0x40014000
 800abac:	40014400 	.word	0x40014400
 800abb0:	40014800 	.word	0x40014800

0800abb4 <HAL_TIM_PWM_ConfigChannel>:
{
 800abb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800abb6:	0006      	movs	r6, r0
 800abb8:	363c      	adds	r6, #60	@ 0x3c
{
 800abba:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 800abbc:	7832      	ldrb	r2, [r6, #0]
{
 800abbe:	0003      	movs	r3, r0
 800abc0:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 800abc2:	2002      	movs	r0, #2
 800abc4:	2a01      	cmp	r2, #1
 800abc6:	d00a      	beq.n	800abde <HAL_TIM_PWM_ConfigChannel+0x2a>
 800abc8:	3801      	subs	r0, #1
 800abca:	7030      	strb	r0, [r6, #0]
  switch (Channel)
 800abcc:	2d08      	cmp	r5, #8
 800abce:	d03f      	beq.n	800ac50 <HAL_TIM_PWM_ConfigChannel+0x9c>
 800abd0:	d806      	bhi.n	800abe0 <HAL_TIM_PWM_ConfigChannel+0x2c>
 800abd2:	2d00      	cmp	r5, #0
 800abd4:	d019      	beq.n	800ac0a <HAL_TIM_PWM_ConfigChannel+0x56>
 800abd6:	2d04      	cmp	r5, #4
 800abd8:	d029      	beq.n	800ac2e <HAL_TIM_PWM_ConfigChannel+0x7a>
  __HAL_UNLOCK(htim);
 800abda:	2300      	movs	r3, #0
 800abdc:	7033      	strb	r3, [r6, #0]
}
 800abde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 800abe0:	2d0c      	cmp	r5, #12
 800abe2:	d1fa      	bne.n	800abda <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800abe4:	681d      	ldr	r5, [r3, #0]
 800abe6:	0028      	movs	r0, r5
 800abe8:	f7ff fe96 	bl	800a918 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800abec:	2380      	movs	r3, #128	@ 0x80
 800abee:	69ea      	ldr	r2, [r5, #28]
 800abf0:	011b      	lsls	r3, r3, #4
 800abf2:	4313      	orrs	r3, r2
 800abf4:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800abf6:	69eb      	ldr	r3, [r5, #28]
 800abf8:	4a1d      	ldr	r2, [pc, #116]	@ (800ac70 <HAL_TIM_PWM_ConfigChannel+0xbc>)
 800abfa:	4013      	ands	r3, r2
 800abfc:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800abfe:	6923      	ldr	r3, [r4, #16]
 800ac00:	69ea      	ldr	r2, [r5, #28]
 800ac02:	021b      	lsls	r3, r3, #8
 800ac04:	4313      	orrs	r3, r2
 800ac06:	61eb      	str	r3, [r5, #28]
      break;
 800ac08:	e00f      	b.n	800ac2a <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ac0a:	681d      	ldr	r5, [r3, #0]
 800ac0c:	0028      	movs	r0, r5
 800ac0e:	f7ff fdfb 	bl	800a808 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ac12:	2308      	movs	r3, #8
 800ac14:	69aa      	ldr	r2, [r5, #24]
 800ac16:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ac18:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ac1a:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ac1c:	69ab      	ldr	r3, [r5, #24]
 800ac1e:	4393      	bics	r3, r2
 800ac20:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ac22:	69ab      	ldr	r3, [r5, #24]
 800ac24:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ac26:	4313      	orrs	r3, r2
 800ac28:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800ac2a:	2000      	movs	r0, #0
 800ac2c:	e7d5      	b.n	800abda <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ac2e:	681d      	ldr	r5, [r3, #0]
 800ac30:	0028      	movs	r0, r5
 800ac32:	f7ff ff7f 	bl	800ab34 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ac36:	2380      	movs	r3, #128	@ 0x80
 800ac38:	69aa      	ldr	r2, [r5, #24]
 800ac3a:	011b      	lsls	r3, r3, #4
 800ac3c:	4313      	orrs	r3, r2
 800ac3e:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ac40:	69ab      	ldr	r3, [r5, #24]
 800ac42:	4a0b      	ldr	r2, [pc, #44]	@ (800ac70 <HAL_TIM_PWM_ConfigChannel+0xbc>)
 800ac44:	4013      	ands	r3, r2
 800ac46:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ac48:	6923      	ldr	r3, [r4, #16]
 800ac4a:	69aa      	ldr	r2, [r5, #24]
 800ac4c:	021b      	lsls	r3, r3, #8
 800ac4e:	e7ea      	b.n	800ac26 <HAL_TIM_PWM_ConfigChannel+0x72>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ac50:	681f      	ldr	r7, [r3, #0]
 800ac52:	0038      	movs	r0, r7
 800ac54:	f7ff fe1c 	bl	800a890 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ac58:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ac5a:	69fb      	ldr	r3, [r7, #28]
 800ac5c:	431d      	orrs	r5, r3
 800ac5e:	61fd      	str	r5, [r7, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ac60:	69fb      	ldr	r3, [r7, #28]
 800ac62:	4393      	bics	r3, r2
 800ac64:	61fb      	str	r3, [r7, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ac66:	69fb      	ldr	r3, [r7, #28]
 800ac68:	6922      	ldr	r2, [r4, #16]
 800ac6a:	4313      	orrs	r3, r2
 800ac6c:	61fb      	str	r3, [r7, #28]
      break;
 800ac6e:	e7dc      	b.n	800ac2a <HAL_TIM_PWM_ConfigChannel+0x76>
 800ac70:	fffffbff 	.word	0xfffffbff

0800ac74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ac74:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ac76:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ac78:	4d03      	ldr	r5, [pc, #12]	@ (800ac88 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ac7a:	430a      	orrs	r2, r1
 800ac7c:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ac7e:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ac80:	4313      	orrs	r3, r2
 800ac82:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ac84:	6083      	str	r3, [r0, #8]
}
 800ac86:	bd30      	pop	{r4, r5, pc}
 800ac88:	ffff00ff 	.word	0xffff00ff

0800ac8c <HAL_TIM_ConfigClockSource>:
{
 800ac8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800ac8e:	0005      	movs	r5, r0
 800ac90:	2202      	movs	r2, #2
 800ac92:	353c      	adds	r5, #60	@ 0x3c
 800ac94:	782c      	ldrb	r4, [r5, #0]
{
 800ac96:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 800ac98:	0010      	movs	r0, r2
 800ac9a:	2c01      	cmp	r4, #1
 800ac9c:	d01b      	beq.n	800acd6 <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 800ac9e:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 800aca0:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800aca2:	363d      	adds	r6, #61	@ 0x3d
  __HAL_LOCK(htim);
 800aca4:	7028      	strb	r0, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800aca6:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 800aca8:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800acaa:	4a41      	ldr	r2, [pc, #260]	@ (800adb0 <HAL_TIM_ConfigClockSource+0x124>)
  tmpsmcr = htim->Instance->SMCR;
 800acac:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800acae:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 800acb0:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800acb2:	680b      	ldr	r3, [r1, #0]
 800acb4:	2b60      	cmp	r3, #96	@ 0x60
 800acb6:	d04e      	beq.n	800ad56 <HAL_TIM_ConfigClockSource+0xca>
 800acb8:	d82d      	bhi.n	800ad16 <HAL_TIM_ConfigClockSource+0x8a>
 800acba:	2b40      	cmp	r3, #64	@ 0x40
 800acbc:	d062      	beq.n	800ad84 <HAL_TIM_ConfigClockSource+0xf8>
 800acbe:	d813      	bhi.n	800ace8 <HAL_TIM_ConfigClockSource+0x5c>
 800acc0:	2b20      	cmp	r3, #32
 800acc2:	d00b      	beq.n	800acdc <HAL_TIM_ConfigClockSource+0x50>
 800acc4:	d808      	bhi.n	800acd8 <HAL_TIM_ConfigClockSource+0x4c>
 800acc6:	2210      	movs	r2, #16
 800acc8:	0019      	movs	r1, r3
 800acca:	4391      	bics	r1, r2
 800accc:	d006      	beq.n	800acdc <HAL_TIM_ConfigClockSource+0x50>
  htim->State = HAL_TIM_STATE_READY;
 800acce:	2301      	movs	r3, #1
 800acd0:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 800acd2:	2300      	movs	r3, #0
 800acd4:	702b      	strb	r3, [r5, #0]
}
 800acd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 800acd8:	2b30      	cmp	r3, #48	@ 0x30
 800acda:	d1f8      	bne.n	800acce <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr &= ~TIM_SMCR_TS;
 800acdc:	2170      	movs	r1, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 800acde:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800ace0:	438a      	bics	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ace2:	4313      	orrs	r3, r2
 800ace4:	2207      	movs	r2, #7
 800ace6:	e028      	b.n	800ad3a <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 800ace8:	2b50      	cmp	r3, #80	@ 0x50
 800acea:	d1f0      	bne.n	800acce <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 800acec:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800acee:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 800acf0:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800acf2:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800acf4:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800acf6:	4387      	bics	r7, r0
 800acf8:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800acfa:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 800acfc:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800acfe:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ad00:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ad02:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 800ad04:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 800ad06:	2370      	movs	r3, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ad08:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 800ad0a:	430a      	orrs	r2, r1
  TIMx->CCER = tmpccer;
 800ad0c:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800ad0e:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800ad10:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ad12:	3b19      	subs	r3, #25
 800ad14:	e011      	b.n	800ad3a <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 800ad16:	2280      	movs	r2, #128	@ 0x80
 800ad18:	0152      	lsls	r2, r2, #5
 800ad1a:	4293      	cmp	r3, r2
 800ad1c:	d00f      	beq.n	800ad3e <HAL_TIM_ConfigClockSource+0xb2>
 800ad1e:	2280      	movs	r2, #128	@ 0x80
 800ad20:	0192      	lsls	r2, r2, #6
 800ad22:	4293      	cmp	r3, r2
 800ad24:	d00d      	beq.n	800ad42 <HAL_TIM_ConfigClockSource+0xb6>
 800ad26:	2b70      	cmp	r3, #112	@ 0x70
 800ad28:	d1d1      	bne.n	800acce <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 800ad2a:	68cb      	ldr	r3, [r1, #12]
 800ad2c:	684a      	ldr	r2, [r1, #4]
 800ad2e:	0020      	movs	r0, r4
 800ad30:	6889      	ldr	r1, [r1, #8]
 800ad32:	f7ff ff9f 	bl	800ac74 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ad36:	2377      	movs	r3, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 800ad38:	68a2      	ldr	r2, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ad3a:	4313      	orrs	r3, r2
      htim->Instance->SMCR = tmpsmcr;
 800ad3c:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800ad3e:	2000      	movs	r0, #0
 800ad40:	e7c5      	b.n	800acce <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 800ad42:	68cb      	ldr	r3, [r1, #12]
 800ad44:	684a      	ldr	r2, [r1, #4]
 800ad46:	0020      	movs	r0, r4
 800ad48:	6889      	ldr	r1, [r1, #8]
 800ad4a:	f7ff ff93 	bl	800ac74 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ad4e:	2380      	movs	r3, #128	@ 0x80
 800ad50:	68a2      	ldr	r2, [r4, #8]
 800ad52:	01db      	lsls	r3, r3, #7
 800ad54:	e7f1      	b.n	800ad3a <HAL_TIM_ConfigClockSource+0xae>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ad56:	2710      	movs	r7, #16
                               sClockSourceConfig->ClockPolarity,
 800ad58:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800ad5a:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 800ad5c:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ad5e:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ad60:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ad62:	43b8      	bics	r0, r7
 800ad64:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ad66:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ad68:	4f12      	ldr	r7, [pc, #72]	@ (800adb4 <HAL_TIM_ConfigClockSource+0x128>)
  tmpccer |= (TIM_ICPolarity << 4U);
 800ad6a:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ad6c:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ad6e:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ad70:	20a0      	movs	r0, #160	@ 0xa0
 800ad72:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 800ad74:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 800ad76:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 800ad78:	6223      	str	r3, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 800ad7a:	2370      	movs	r3, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 800ad7c:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800ad7e:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ad80:	3b09      	subs	r3, #9
 800ad82:	e7da      	b.n	800ad3a <HAL_TIM_ConfigClockSource+0xae>
                               sClockSourceConfig->ClockPolarity,
 800ad84:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800ad86:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 800ad88:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ad8a:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ad8c:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ad8e:	4387      	bics	r7, r0
 800ad90:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ad92:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 800ad94:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ad96:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ad98:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ad9a:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 800ad9c:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 800ad9e:	2370      	movs	r3, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ada0:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 800ada2:	430a      	orrs	r2, r1
  TIMx->CCER = tmpccer;
 800ada4:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800ada6:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800ada8:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800adaa:	3b29      	subs	r3, #41	@ 0x29
 800adac:	e7c5      	b.n	800ad3a <HAL_TIM_ConfigClockSource+0xae>
 800adae:	46c0      	nop			@ (mov r8, r8)
 800adb0:	ffff0088 	.word	0xffff0088
 800adb4:	ffff0fff 	.word	0xffff0fff

0800adb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800adb8:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800adba:	0004      	movs	r4, r0
 800adbc:	2202      	movs	r2, #2
 800adbe:	343c      	adds	r4, #60	@ 0x3c
 800adc0:	7825      	ldrb	r5, [r4, #0]
{
 800adc2:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 800adc4:	0010      	movs	r0, r2
 800adc6:	2d01      	cmp	r5, #1
 800adc8:	d020      	beq.n	800ae0c <HAL_TIMEx_MasterConfigSynchronization+0x54>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800adca:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800adcc:	2670      	movs	r6, #112	@ 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 800adce:	353d      	adds	r5, #61	@ 0x3d
 800add0:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800add6:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800add8:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800adda:	680e      	ldr	r6, [r1, #0]
 800addc:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800adde:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ade0:	480b      	ldr	r0, [pc, #44]	@ (800ae10 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 800ade2:	4283      	cmp	r3, r0
 800ade4:	d009      	beq.n	800adfa <HAL_TIMEx_MasterConfigSynchronization+0x42>
 800ade6:	2080      	movs	r0, #128	@ 0x80
 800ade8:	05c0      	lsls	r0, r0, #23
 800adea:	4283      	cmp	r3, r0
 800adec:	d005      	beq.n	800adfa <HAL_TIMEx_MasterConfigSynchronization+0x42>
 800adee:	4809      	ldr	r0, [pc, #36]	@ (800ae14 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 800adf0:	4283      	cmp	r3, r0
 800adf2:	d002      	beq.n	800adfa <HAL_TIMEx_MasterConfigSynchronization+0x42>
 800adf4:	4808      	ldr	r0, [pc, #32]	@ (800ae18 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 800adf6:	4283      	cmp	r3, r0
 800adf8:	d104      	bne.n	800ae04 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800adfa:	2080      	movs	r0, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800adfc:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800adfe:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ae00:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ae02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ae04:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 800ae06:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800ae08:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 800ae0a:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 800ae0c:	bd70      	pop	{r4, r5, r6, pc}
 800ae0e:	46c0      	nop			@ (mov r8, r8)
 800ae10:	40012c00 	.word	0x40012c00
 800ae14:	40000400 	.word	0x40000400
 800ae18:	40014000 	.word	0x40014000

0800ae1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ae1c:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ae1e:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ae22:	2201      	movs	r2, #1
 800ae24:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ae28:	6801      	ldr	r1, [r0, #0]
 800ae2a:	4d12      	ldr	r5, [pc, #72]	@ (800ae74 <UART_EndRxTransfer+0x58>)
 800ae2c:	680b      	ldr	r3, [r1, #0]
 800ae2e:	402b      	ands	r3, r5
 800ae30:	600b      	str	r3, [r1, #0]
 800ae32:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ae36:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ae3a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae3e:	6801      	ldr	r1, [r0, #0]
 800ae40:	688b      	ldr	r3, [r1, #8]
 800ae42:	4393      	bics	r3, r2
 800ae44:	608b      	str	r3, [r1, #8]
 800ae46:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae4a:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800ae4c:	4293      	cmp	r3, r2
 800ae4e:	d10a      	bne.n	800ae66 <UART_EndRxTransfer+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ae50:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ae54:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae58:	2410      	movs	r4, #16
 800ae5a:	6802      	ldr	r2, [r0, #0]
 800ae5c:	6813      	ldr	r3, [r2, #0]
 800ae5e:	43a3      	bics	r3, r4
 800ae60:	6013      	str	r3, [r2, #0]
 800ae62:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ae66:	2220      	movs	r2, #32
 800ae68:	1d03      	adds	r3, r0, #4
 800ae6a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ae70:	6683      	str	r3, [r0, #104]	@ 0x68
}
 800ae72:	bd30      	pop	{r4, r5, pc}
 800ae74:	fffffedf 	.word	0xfffffedf

0800ae78 <UART_SetConfig>:
{
 800ae78:	b570      	push	{r4, r5, r6, lr}
 800ae7a:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ae7c:	6925      	ldr	r5, [r4, #16]
 800ae7e:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ae80:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ae82:	4329      	orrs	r1, r5
 800ae84:	6965      	ldr	r5, [r4, #20]
 800ae86:	69c2      	ldr	r2, [r0, #28]
 800ae88:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ae8a:	6818      	ldr	r0, [r3, #0]
 800ae8c:	4d3d      	ldr	r5, [pc, #244]	@ (800af84 <UART_SetConfig+0x10c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ae8e:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ae90:	4028      	ands	r0, r5
 800ae92:	4301      	orrs	r1, r0
 800ae94:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ae96:	6859      	ldr	r1, [r3, #4]
 800ae98:	483b      	ldr	r0, [pc, #236]	@ (800af88 <UART_SetConfig+0x110>)
  tmpreg |= huart->Init.OneBitSampling;
 800ae9a:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ae9c:	4001      	ands	r1, r0
 800ae9e:	68e0      	ldr	r0, [r4, #12]
 800aea0:	4301      	orrs	r1, r0
 800aea2:	6059      	str	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800aea4:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aea6:	6898      	ldr	r0, [r3, #8]
  tmpreg |= huart->Init.OneBitSampling;
 800aea8:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aeaa:	4d38      	ldr	r5, [pc, #224]	@ (800af8c <UART_SetConfig+0x114>)
 800aeac:	4028      	ands	r0, r5
 800aeae:	4301      	orrs	r1, r0
 800aeb0:	6099      	str	r1, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aeb2:	4937      	ldr	r1, [pc, #220]	@ (800af90 <UART_SetConfig+0x118>)
 800aeb4:	428b      	cmp	r3, r1
 800aeb6:	d115      	bne.n	800aee4 <UART_SetConfig+0x6c>
 800aeb8:	2103      	movs	r1, #3
 800aeba:	4b36      	ldr	r3, [pc, #216]	@ (800af94 <UART_SetConfig+0x11c>)
 800aebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aebe:	400b      	ands	r3, r1
 800aec0:	3b01      	subs	r3, #1
 800aec2:	2b02      	cmp	r3, #2
 800aec4:	d851      	bhi.n	800af6a <UART_SetConfig+0xf2>
 800aec6:	4934      	ldr	r1, [pc, #208]	@ (800af98 <UART_SetConfig+0x120>)
 800aec8:	5cc8      	ldrb	r0, [r1, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aeca:	2380      	movs	r3, #128	@ 0x80
 800aecc:	021b      	lsls	r3, r3, #8
 800aece:	429a      	cmp	r2, r3
 800aed0:	d127      	bne.n	800af22 <UART_SetConfig+0xaa>
    switch (clocksource)
 800aed2:	2808      	cmp	r0, #8
 800aed4:	d847      	bhi.n	800af66 <UART_SetConfig+0xee>
 800aed6:	f7f5 f91f 	bl	8000118 <__gnu_thumb1_case_uqi>
 800aeda:	464c      	.short	0x464c
 800aedc:	460b460e 	.word	0x460b460e
 800aee0:	4646      	.short	0x4646
 800aee2:	0f          	.byte	0x0f
 800aee3:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aee4:	492d      	ldr	r1, [pc, #180]	@ (800af9c <UART_SetConfig+0x124>)
 800aee6:	185b      	adds	r3, r3, r1
 800aee8:	1e59      	subs	r1, r3, #1
 800aeea:	418b      	sbcs	r3, r1
 800aeec:	0118      	lsls	r0, r3, #4
 800aeee:	e7ec      	b.n	800aeca <UART_SetConfig+0x52>
        pclk = HAL_RCC_GetSysClockFreq();
 800aef0:	f7ff fb40 	bl	800a574 <HAL_RCC_GetSysClockFreq>
 800aef4:	e03f      	b.n	800af76 <UART_SetConfig+0xfe>
    switch (clocksource)
 800aef6:	4a2a      	ldr	r2, [pc, #168]	@ (800afa0 <UART_SetConfig+0x128>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800aef8:	6861      	ldr	r1, [r4, #4]
 800aefa:	0052      	lsls	r2, r2, #1
 800aefc:	0848      	lsrs	r0, r1, #1
 800aefe:	1810      	adds	r0, r2, r0
 800af00:	f7f5 f928 	bl	8000154 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800af04:	0002      	movs	r2, r0
 800af06:	4b27      	ldr	r3, [pc, #156]	@ (800afa4 <UART_SetConfig+0x12c>)
 800af08:	3a10      	subs	r2, #16
 800af0a:	429a      	cmp	r2, r3
 800af0c:	d82b      	bhi.n	800af66 <UART_SetConfig+0xee>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800af0e:	230f      	movs	r3, #15
 800af10:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800af12:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800af14:	439a      	bics	r2, r3
 800af16:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800af18:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 800af1a:	6822      	ldr	r2, [r4, #0]
 800af1c:	4303      	orrs	r3, r0
 800af1e:	60d3      	str	r3, [r2, #12]
 800af20:	e02b      	b.n	800af7a <UART_SetConfig+0x102>
    switch (clocksource)
 800af22:	2808      	cmp	r0, #8
 800af24:	d81f      	bhi.n	800af66 <UART_SetConfig+0xee>
 800af26:	f7f5 f8f7 	bl	8000118 <__gnu_thumb1_case_uqi>
 800af2a:	1e13      	.short	0x1e13
 800af2c:	1e181e05 	.word	0x1e181e05
 800af30:	1e1e      	.short	0x1e1e
 800af32:	1b          	.byte	0x1b
 800af33:	00          	.byte	0x00
        pclk = (uint32_t) HSI_VALUE;
 800af34:	481a      	ldr	r0, [pc, #104]	@ (800afa0 <UART_SetConfig+0x128>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800af36:	6861      	ldr	r1, [r4, #4]
 800af38:	084b      	lsrs	r3, r1, #1
 800af3a:	1818      	adds	r0, r3, r0
 800af3c:	f7f5 f90a 	bl	8000154 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800af40:	0002      	movs	r2, r0
 800af42:	4b18      	ldr	r3, [pc, #96]	@ (800afa4 <UART_SetConfig+0x12c>)
 800af44:	3a10      	subs	r2, #16
 800af46:	429a      	cmp	r2, r3
 800af48:	d80d      	bhi.n	800af66 <UART_SetConfig+0xee>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800af4a:	6823      	ldr	r3, [r4, #0]
 800af4c:	60d8      	str	r0, [r3, #12]
 800af4e:	e014      	b.n	800af7a <UART_SetConfig+0x102>
        pclk = HAL_RCC_GetPCLK1Freq();
 800af50:	f7ff fbba 	bl	800a6c8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800af54:	2800      	cmp	r0, #0
 800af56:	d010      	beq.n	800af7a <UART_SetConfig+0x102>
 800af58:	e7ed      	b.n	800af36 <UART_SetConfig+0xbe>
        pclk = HAL_RCC_GetSysClockFreq();
 800af5a:	f7ff fb0b 	bl	800a574 <HAL_RCC_GetSysClockFreq>
        break;
 800af5e:	e7f9      	b.n	800af54 <UART_SetConfig+0xdc>
    switch (clocksource)
 800af60:	2080      	movs	r0, #128	@ 0x80
 800af62:	0200      	lsls	r0, r0, #8
 800af64:	e7e7      	b.n	800af36 <UART_SetConfig+0xbe>
        ret = HAL_ERROR;
 800af66:	2001      	movs	r0, #1
 800af68:	e008      	b.n	800af7c <UART_SetConfig+0x104>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800af6a:	2380      	movs	r3, #128	@ 0x80
 800af6c:	021b      	lsls	r3, r3, #8
 800af6e:	429a      	cmp	r2, r3
 800af70:	d1ee      	bne.n	800af50 <UART_SetConfig+0xd8>
        pclk = HAL_RCC_GetPCLK1Freq();
 800af72:	f7ff fba9 	bl	800a6c8 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 800af76:	1e02      	subs	r2, r0, #0
    if (pclk != 0U)
 800af78:	d1be      	bne.n	800aef8 <UART_SetConfig+0x80>
        pclk = (uint32_t) HSI_VALUE;
 800af7a:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 800af7c:	2300      	movs	r3, #0
 800af7e:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 800af80:	66e3      	str	r3, [r4, #108]	@ 0x6c
}
 800af82:	bd70      	pop	{r4, r5, r6, pc}
 800af84:	ffff69f3 	.word	0xffff69f3
 800af88:	ffffcfff 	.word	0xffffcfff
 800af8c:	fffff4ff 	.word	0xfffff4ff
 800af90:	40013800 	.word	0x40013800
 800af94:	40021000 	.word	0x40021000
 800af98:	0800e1fd 	.word	0x0800e1fd
 800af9c:	bfffbc00 	.word	0xbfffbc00
 800afa0:	007a1200 	.word	0x007a1200
 800afa4:	0000ffef 	.word	0x0000ffef

0800afa8 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800afa8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 800afaa:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800afac:	071a      	lsls	r2, r3, #28
 800afae:	d506      	bpl.n	800afbe <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800afb0:	6801      	ldr	r1, [r0, #0]
 800afb2:	4c28      	ldr	r4, [pc, #160]	@ (800b054 <UART_AdvFeatureConfig+0xac>)
 800afb4:	684a      	ldr	r2, [r1, #4]
 800afb6:	4022      	ands	r2, r4
 800afb8:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 800afba:	4322      	orrs	r2, r4
 800afbc:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800afbe:	07da      	lsls	r2, r3, #31
 800afc0:	d506      	bpl.n	800afd0 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800afc2:	6801      	ldr	r1, [r0, #0]
 800afc4:	4c24      	ldr	r4, [pc, #144]	@ (800b058 <UART_AdvFeatureConfig+0xb0>)
 800afc6:	684a      	ldr	r2, [r1, #4]
 800afc8:	4022      	ands	r2, r4
 800afca:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 800afcc:	4322      	orrs	r2, r4
 800afce:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800afd0:	079a      	lsls	r2, r3, #30
 800afd2:	d506      	bpl.n	800afe2 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800afd4:	6801      	ldr	r1, [r0, #0]
 800afd6:	4c21      	ldr	r4, [pc, #132]	@ (800b05c <UART_AdvFeatureConfig+0xb4>)
 800afd8:	684a      	ldr	r2, [r1, #4]
 800afda:	4022      	ands	r2, r4
 800afdc:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 800afde:	4322      	orrs	r2, r4
 800afe0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800afe2:	075a      	lsls	r2, r3, #29
 800afe4:	d506      	bpl.n	800aff4 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800afe6:	6801      	ldr	r1, [r0, #0]
 800afe8:	4c1d      	ldr	r4, [pc, #116]	@ (800b060 <UART_AdvFeatureConfig+0xb8>)
 800afea:	684a      	ldr	r2, [r1, #4]
 800afec:	4022      	ands	r2, r4
 800afee:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 800aff0:	4322      	orrs	r2, r4
 800aff2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800aff4:	06da      	lsls	r2, r3, #27
 800aff6:	d506      	bpl.n	800b006 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800aff8:	6801      	ldr	r1, [r0, #0]
 800affa:	4c1a      	ldr	r4, [pc, #104]	@ (800b064 <UART_AdvFeatureConfig+0xbc>)
 800affc:	688a      	ldr	r2, [r1, #8]
 800affe:	4022      	ands	r2, r4
 800b000:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800b002:	4322      	orrs	r2, r4
 800b004:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b006:	069a      	lsls	r2, r3, #26
 800b008:	d506      	bpl.n	800b018 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b00a:	6801      	ldr	r1, [r0, #0]
 800b00c:	4c16      	ldr	r4, [pc, #88]	@ (800b068 <UART_AdvFeatureConfig+0xc0>)
 800b00e:	688a      	ldr	r2, [r1, #8]
 800b010:	4022      	ands	r2, r4
 800b012:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 800b014:	4322      	orrs	r2, r4
 800b016:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b018:	065a      	lsls	r2, r3, #25
 800b01a:	d510      	bpl.n	800b03e <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b01c:	6801      	ldr	r1, [r0, #0]
 800b01e:	4d13      	ldr	r5, [pc, #76]	@ (800b06c <UART_AdvFeatureConfig+0xc4>)
 800b020:	684a      	ldr	r2, [r1, #4]
 800b022:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 800b024:	402a      	ands	r2, r5
 800b026:	4322      	orrs	r2, r4
 800b028:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b02a:	2280      	movs	r2, #128	@ 0x80
 800b02c:	0352      	lsls	r2, r2, #13
 800b02e:	4294      	cmp	r4, r2
 800b030:	d105      	bne.n	800b03e <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b032:	684a      	ldr	r2, [r1, #4]
 800b034:	4c0e      	ldr	r4, [pc, #56]	@ (800b070 <UART_AdvFeatureConfig+0xc8>)
 800b036:	4022      	ands	r2, r4
 800b038:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 800b03a:	4322      	orrs	r2, r4
 800b03c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b03e:	061b      	lsls	r3, r3, #24
 800b040:	d506      	bpl.n	800b050 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b042:	6802      	ldr	r2, [r0, #0]
 800b044:	490b      	ldr	r1, [pc, #44]	@ (800b074 <UART_AdvFeatureConfig+0xcc>)
 800b046:	6853      	ldr	r3, [r2, #4]
 800b048:	400b      	ands	r3, r1
 800b04a:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800b04c:	430b      	orrs	r3, r1
 800b04e:	6053      	str	r3, [r2, #4]
}
 800b050:	bd30      	pop	{r4, r5, pc}
 800b052:	46c0      	nop			@ (mov r8, r8)
 800b054:	ffff7fff 	.word	0xffff7fff
 800b058:	fffdffff 	.word	0xfffdffff
 800b05c:	fffeffff 	.word	0xfffeffff
 800b060:	fffbffff 	.word	0xfffbffff
 800b064:	ffffefff 	.word	0xffffefff
 800b068:	ffffdfff 	.word	0xffffdfff
 800b06c:	ffefffff 	.word	0xffefffff
 800b070:	ff9fffff 	.word	0xff9fffff
 800b074:	fff7ffff 	.word	0xfff7ffff

0800b078 <UART_WaitOnFlagUntilTimeout>:
{
 800b078:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b07a:	0004      	movs	r4, r0
 800b07c:	000d      	movs	r5, r1
 800b07e:	0017      	movs	r7, r2
 800b080:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b082:	6822      	ldr	r2, [r4, #0]
 800b084:	69d3      	ldr	r3, [r2, #28]
 800b086:	402b      	ands	r3, r5
 800b088:	1b5b      	subs	r3, r3, r5
 800b08a:	4259      	negs	r1, r3
 800b08c:	414b      	adcs	r3, r1
 800b08e:	42bb      	cmp	r3, r7
 800b090:	d001      	beq.n	800b096 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 800b092:	2000      	movs	r0, #0
 800b094:	e025      	b.n	800b0e2 <UART_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 800b096:	9b08      	ldr	r3, [sp, #32]
 800b098:	3301      	adds	r3, #1
 800b09a:	d0f3      	beq.n	800b084 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b09c:	f7fe fc44 	bl	8009928 <HAL_GetTick>
 800b0a0:	9b00      	ldr	r3, [sp, #0]
 800b0a2:	1ac0      	subs	r0, r0, r3
 800b0a4:	9b08      	ldr	r3, [sp, #32]
 800b0a6:	4298      	cmp	r0, r3
 800b0a8:	d82c      	bhi.n	800b104 <UART_WaitOnFlagUntilTimeout+0x8c>
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d02a      	beq.n	800b104 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b0ae:	6823      	ldr	r3, [r4, #0]
 800b0b0:	681a      	ldr	r2, [r3, #0]
 800b0b2:	0752      	lsls	r2, r2, #29
 800b0b4:	d5e5      	bpl.n	800b082 <UART_WaitOnFlagUntilTimeout+0xa>
 800b0b6:	002a      	movs	r2, r5
 800b0b8:	2140      	movs	r1, #64	@ 0x40
 800b0ba:	3a40      	subs	r2, #64	@ 0x40
 800b0bc:	438a      	bics	r2, r1
 800b0be:	d0e0      	beq.n	800b082 <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b0c0:	69da      	ldr	r2, [r3, #28]
 800b0c2:	2608      	movs	r6, #8
 800b0c4:	0011      	movs	r1, r2
 800b0c6:	4031      	ands	r1, r6
 800b0c8:	9101      	str	r1, [sp, #4]
 800b0ca:	4232      	tst	r2, r6
 800b0cc:	d00a      	beq.n	800b0e4 <UART_WaitOnFlagUntilTimeout+0x6c>
          UART_EndRxTransfer(huart);
 800b0ce:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b0d0:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 800b0d2:	f7ff fea3 	bl	800ae1c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b0d6:	19a3      	adds	r3, r4, r6
 800b0d8:	67de      	str	r6, [r3, #124]	@ 0x7c
          __HAL_UNLOCK(huart);
 800b0da:	2300      	movs	r3, #0
          return HAL_ERROR;
 800b0dc:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 800b0de:	3478      	adds	r4, #120	@ 0x78
 800b0e0:	7023      	strb	r3, [r4, #0]
}
 800b0e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b0e4:	2280      	movs	r2, #128	@ 0x80
 800b0e6:	69d9      	ldr	r1, [r3, #28]
 800b0e8:	0112      	lsls	r2, r2, #4
 800b0ea:	4211      	tst	r1, r2
 800b0ec:	d0c9      	beq.n	800b082 <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b0ee:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 800b0f0:	0020      	movs	r0, r4
 800b0f2:	f7ff fe93 	bl	800ae1c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b0f6:	0023      	movs	r3, r4
 800b0f8:	2220      	movs	r2, #32
 800b0fa:	3308      	adds	r3, #8
 800b0fc:	67da      	str	r2, [r3, #124]	@ 0x7c
          __HAL_UNLOCK(huart);
 800b0fe:	9b01      	ldr	r3, [sp, #4]
 800b100:	3478      	adds	r4, #120	@ 0x78
 800b102:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 800b104:	2003      	movs	r0, #3
 800b106:	e7ec      	b.n	800b0e2 <UART_WaitOnFlagUntilTimeout+0x6a>

0800b108 <HAL_UART_Transmit>:
{
 800b108:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b10a:	b087      	sub	sp, #28
 800b10c:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 800b10e:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
{
 800b110:	0004      	movs	r4, r0
 800b112:	000d      	movs	r5, r1
 800b114:	0017      	movs	r7, r2
    return HAL_BUSY;
 800b116:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 800b118:	2b20      	cmp	r3, #32
 800b11a:	d138      	bne.n	800b18e <HAL_UART_Transmit+0x86>
      return  HAL_ERROR;
 800b11c:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 800b11e:	2900      	cmp	r1, #0
 800b120:	d035      	beq.n	800b18e <HAL_UART_Transmit+0x86>
 800b122:	2a00      	cmp	r2, #0
 800b124:	d033      	beq.n	800b18e <HAL_UART_Transmit+0x86>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b126:	2380      	movs	r3, #128	@ 0x80
 800b128:	68a2      	ldr	r2, [r4, #8]
 800b12a:	015b      	lsls	r3, r3, #5
 800b12c:	429a      	cmp	r2, r3
 800b12e:	d104      	bne.n	800b13a <HAL_UART_Transmit+0x32>
 800b130:	6923      	ldr	r3, [r4, #16]
 800b132:	2b00      	cmp	r3, #0
 800b134:	d101      	bne.n	800b13a <HAL_UART_Transmit+0x32>
      if ((((uint32_t)pData) & 1U) != 0U)
 800b136:	4201      	tst	r1, r0
 800b138:	d129      	bne.n	800b18e <HAL_UART_Transmit+0x86>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b13a:	0023      	movs	r3, r4
 800b13c:	2600      	movs	r6, #0
 800b13e:	3308      	adds	r3, #8
 800b140:	67de      	str	r6, [r3, #124]	@ 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b142:	2321      	movs	r3, #33	@ 0x21
 800b144:	67e3      	str	r3, [r4, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 800b146:	f7fe fbef 	bl	8009928 <HAL_GetTick>
    huart->TxXferSize  = Size;
 800b14a:	0023      	movs	r3, r4
 800b14c:	3350      	adds	r3, #80	@ 0x50
 800b14e:	801f      	strh	r7, [r3, #0]
    huart->TxXferCount = Size;
 800b150:	3302      	adds	r3, #2
 800b152:	9303      	str	r3, [sp, #12]
 800b154:	801f      	strh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b156:	2380      	movs	r3, #128	@ 0x80
 800b158:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 800b15a:	9004      	str	r0, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b15c:	015b      	lsls	r3, r3, #5
 800b15e:	429a      	cmp	r2, r3
 800b160:	d104      	bne.n	800b16c <HAL_UART_Transmit+0x64>
 800b162:	6923      	ldr	r3, [r4, #16]
 800b164:	42b3      	cmp	r3, r6
 800b166:	d101      	bne.n	800b16c <HAL_UART_Transmit+0x64>
 800b168:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 800b16a:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 800b16c:	0023      	movs	r3, r4
 800b16e:	3352      	adds	r3, #82	@ 0x52
 800b170:	881b      	ldrh	r3, [r3, #0]
 800b172:	b29a      	uxth	r2, r3
 800b174:	2b00      	cmp	r3, #0
 800b176:	d10c      	bne.n	800b192 <HAL_UART_Transmit+0x8a>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b178:	9b05      	ldr	r3, [sp, #20]
 800b17a:	2140      	movs	r1, #64	@ 0x40
 800b17c:	9300      	str	r3, [sp, #0]
 800b17e:	0020      	movs	r0, r4
 800b180:	9b04      	ldr	r3, [sp, #16]
 800b182:	f7ff ff79 	bl	800b078 <UART_WaitOnFlagUntilTimeout>
 800b186:	2320      	movs	r3, #32
      huart->gState = HAL_UART_STATE_READY;
 800b188:	67e3      	str	r3, [r4, #124]	@ 0x7c
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b18a:	2800      	cmp	r0, #0
 800b18c:	d10d      	bne.n	800b1aa <HAL_UART_Transmit+0xa2>
}
 800b18e:	b007      	add	sp, #28
 800b190:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b192:	9b05      	ldr	r3, [sp, #20]
 800b194:	2200      	movs	r2, #0
 800b196:	9300      	str	r3, [sp, #0]
 800b198:	2180      	movs	r1, #128	@ 0x80
 800b19a:	0020      	movs	r0, r4
 800b19c:	9b04      	ldr	r3, [sp, #16]
 800b19e:	f7ff ff6b 	bl	800b078 <UART_WaitOnFlagUntilTimeout>
 800b1a2:	2800      	cmp	r0, #0
 800b1a4:	d003      	beq.n	800b1ae <HAL_UART_Transmit+0xa6>
        huart->gState = HAL_UART_STATE_READY;
 800b1a6:	2320      	movs	r3, #32
 800b1a8:	67e3      	str	r3, [r4, #124]	@ 0x7c
        return HAL_TIMEOUT;
 800b1aa:	2003      	movs	r0, #3
 800b1ac:	e7ef      	b.n	800b18e <HAL_UART_Transmit+0x86>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b1ae:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 800b1b0:	2d00      	cmp	r5, #0
 800b1b2:	d10b      	bne.n	800b1cc <HAL_UART_Transmit+0xc4>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b1b4:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 800b1b6:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b1b8:	05db      	lsls	r3, r3, #23
 800b1ba:	0ddb      	lsrs	r3, r3, #23
 800b1bc:	8513      	strh	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 800b1be:	9b03      	ldr	r3, [sp, #12]
 800b1c0:	9a03      	ldr	r2, [sp, #12]
 800b1c2:	881b      	ldrh	r3, [r3, #0]
 800b1c4:	3b01      	subs	r3, #1
 800b1c6:	b29b      	uxth	r3, r3
 800b1c8:	8013      	strh	r3, [r2, #0]
 800b1ca:	e7cf      	b.n	800b16c <HAL_UART_Transmit+0x64>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b1cc:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 800b1ce:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b1d0:	8513      	strh	r3, [r2, #40]	@ 0x28
        pdata8bits++;
 800b1d2:	e7f4      	b.n	800b1be <HAL_UART_Transmit+0xb6>

0800b1d4 <HAL_UART_Receive>:
{
 800b1d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1d6:	0017      	movs	r7, r2
 800b1d8:	b087      	sub	sp, #28
  if (huart->RxState == HAL_UART_STATE_READY)
 800b1da:	1d02      	adds	r2, r0, #4
{
 800b1dc:	9305      	str	r3, [sp, #20]
  if (huart->RxState == HAL_UART_STATE_READY)
 800b1de:	6fd3      	ldr	r3, [r2, #124]	@ 0x7c
{
 800b1e0:	0004      	movs	r4, r0
 800b1e2:	000e      	movs	r6, r1
    return HAL_BUSY;
 800b1e4:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 800b1e6:	2b20      	cmp	r3, #32
 800b1e8:	d156      	bne.n	800b298 <HAL_UART_Receive+0xc4>
      return  HAL_ERROR;
 800b1ea:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 800b1ec:	2900      	cmp	r1, #0
 800b1ee:	d053      	beq.n	800b298 <HAL_UART_Receive+0xc4>
 800b1f0:	2f00      	cmp	r7, #0
 800b1f2:	d051      	beq.n	800b298 <HAL_UART_Receive+0xc4>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b1f4:	2380      	movs	r3, #128	@ 0x80
 800b1f6:	68a1      	ldr	r1, [r4, #8]
 800b1f8:	015b      	lsls	r3, r3, #5
 800b1fa:	4299      	cmp	r1, r3
 800b1fc:	d104      	bne.n	800b208 <HAL_UART_Receive+0x34>
 800b1fe:	6923      	ldr	r3, [r4, #16]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d101      	bne.n	800b208 <HAL_UART_Receive+0x34>
      if ((((uint32_t)pData) & 1U) != 0U)
 800b204:	4206      	tst	r6, r0
 800b206:	d147      	bne.n	800b298 <HAL_UART_Receive+0xc4>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b208:	0023      	movs	r3, r4
 800b20a:	2500      	movs	r5, #0
 800b20c:	3308      	adds	r3, #8
 800b20e:	67dd      	str	r5, [r3, #124]	@ 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b210:	2322      	movs	r3, #34	@ 0x22
 800b212:	67d3      	str	r3, [r2, #124]	@ 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b214:	6625      	str	r5, [r4, #96]	@ 0x60
    tickstart = HAL_GetTick();
 800b216:	f7fe fb87 	bl	8009928 <HAL_GetTick>
    huart->RxXferSize  = Size;
 800b21a:	0023      	movs	r3, r4
 800b21c:	3358      	adds	r3, #88	@ 0x58
 800b21e:	801f      	strh	r7, [r3, #0]
    huart->RxXferCount = Size;
 800b220:	3302      	adds	r3, #2
 800b222:	9303      	str	r3, [sp, #12]
 800b224:	801f      	strh	r7, [r3, #0]
    UART_MASK_COMPUTATION(huart);
 800b226:	2380      	movs	r3, #128	@ 0x80
 800b228:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 800b22a:	9004      	str	r0, [sp, #16]
    UART_MASK_COMPUTATION(huart);
 800b22c:	015b      	lsls	r3, r3, #5
 800b22e:	429a      	cmp	r2, r3
 800b230:	d111      	bne.n	800b256 <HAL_UART_Receive+0x82>
 800b232:	6923      	ldr	r3, [r4, #16]
 800b234:	42ab      	cmp	r3, r5
 800b236:	d018      	beq.n	800b26a <HAL_UART_Receive+0x96>
    uhMask = huart->Mask;
 800b238:	27ff      	movs	r7, #255	@ 0xff
 800b23a:	003b      	movs	r3, r7
    UART_MASK_COMPUTATION(huart);
 800b23c:	0022      	movs	r2, r4
 800b23e:	325c      	adds	r2, #92	@ 0x5c
      huart->RxXferCount--;
 800b240:	8013      	strh	r3, [r2, #0]
    while (huart->RxXferCount > 0U)
 800b242:	0023      	movs	r3, r4
 800b244:	335a      	adds	r3, #90	@ 0x5a
 800b246:	881b      	ldrh	r3, [r3, #0]
 800b248:	b298      	uxth	r0, r3
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d116      	bne.n	800b27c <HAL_UART_Receive+0xa8>
    huart->RxState = HAL_UART_STATE_READY;
 800b24e:	3404      	adds	r4, #4
 800b250:	3320      	adds	r3, #32
 800b252:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 800b254:	e020      	b.n	800b298 <HAL_UART_Receive+0xc4>
    UART_MASK_COMPUTATION(huart);
 800b256:	002b      	movs	r3, r5
    uhMask = huart->Mask;
 800b258:	002f      	movs	r7, r5
    UART_MASK_COMPUTATION(huart);
 800b25a:	2a00      	cmp	r2, #0
 800b25c:	d1ee      	bne.n	800b23c <HAL_UART_Receive+0x68>
 800b25e:	6925      	ldr	r5, [r4, #16]
 800b260:	2d00      	cmp	r5, #0
 800b262:	d107      	bne.n	800b274 <HAL_UART_Receive+0xa0>
 800b264:	23ff      	movs	r3, #255	@ 0xff
    uhMask = huart->Mask;
 800b266:	001f      	movs	r7, r3
 800b268:	e7e8      	b.n	800b23c <HAL_UART_Receive+0x68>
 800b26a:	4f14      	ldr	r7, [pc, #80]	@ (800b2bc <HAL_UART_Receive+0xe8>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b26c:	0035      	movs	r5, r6
 800b26e:	003b      	movs	r3, r7
      pdata8bits  = NULL;
 800b270:	2600      	movs	r6, #0
 800b272:	e7e3      	b.n	800b23c <HAL_UART_Receive+0x68>
 800b274:	237f      	movs	r3, #127	@ 0x7f
      pdata16bits = NULL;
 800b276:	0015      	movs	r5, r2
    uhMask = huart->Mask;
 800b278:	001f      	movs	r7, r3
 800b27a:	e7df      	b.n	800b23c <HAL_UART_Receive+0x68>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800b27c:	9b05      	ldr	r3, [sp, #20]
 800b27e:	2200      	movs	r2, #0
 800b280:	9300      	str	r3, [sp, #0]
 800b282:	2120      	movs	r1, #32
 800b284:	0020      	movs	r0, r4
 800b286:	9b04      	ldr	r3, [sp, #16]
 800b288:	f7ff fef6 	bl	800b078 <UART_WaitOnFlagUntilTimeout>
 800b28c:	2800      	cmp	r0, #0
 800b28e:	d005      	beq.n	800b29c <HAL_UART_Receive+0xc8>
        huart->RxState = HAL_UART_STATE_READY;
 800b290:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 800b292:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 800b294:	3404      	adds	r4, #4
 800b296:	67e3      	str	r3, [r4, #124]	@ 0x7c
}
 800b298:	b007      	add	sp, #28
 800b29a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800b29c:	6823      	ldr	r3, [r4, #0]
 800b29e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800b2a0:	403b      	ands	r3, r7
      if (pdata8bits == NULL)
 800b2a2:	2e00      	cmp	r6, #0
 800b2a4:	d107      	bne.n	800b2b6 <HAL_UART_Receive+0xe2>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800b2a6:	802b      	strh	r3, [r5, #0]
        pdata16bits++;
 800b2a8:	3502      	adds	r5, #2
      huart->RxXferCount--;
 800b2aa:	9b03      	ldr	r3, [sp, #12]
 800b2ac:	9a03      	ldr	r2, [sp, #12]
 800b2ae:	881b      	ldrh	r3, [r3, #0]
 800b2b0:	3b01      	subs	r3, #1
 800b2b2:	b29b      	uxth	r3, r3
 800b2b4:	e7c4      	b.n	800b240 <HAL_UART_Receive+0x6c>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800b2b6:	7033      	strb	r3, [r6, #0]
        pdata8bits++;
 800b2b8:	3601      	adds	r6, #1
 800b2ba:	e7f6      	b.n	800b2aa <HAL_UART_Receive+0xd6>
 800b2bc:	000001ff 	.word	0x000001ff

0800b2c0 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2c0:	0003      	movs	r3, r0
{
 800b2c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2c4:	2500      	movs	r5, #0
{
 800b2c6:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2c8:	3308      	adds	r3, #8
 800b2ca:	67dd      	str	r5, [r3, #124]	@ 0x7c
  tickstart = HAL_GetTick();
 800b2cc:	f7fe fb2c 	bl	8009928 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b2d0:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800b2d2:	0006      	movs	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	071b      	lsls	r3, r3, #28
 800b2d8:	d51d      	bpl.n	800b316 <UART_CheckIdleState+0x56>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b2da:	2180      	movs	r1, #128	@ 0x80
 800b2dc:	4b26      	ldr	r3, [pc, #152]	@ (800b378 <UART_CheckIdleState+0xb8>)
 800b2de:	002a      	movs	r2, r5
 800b2e0:	9300      	str	r3, [sp, #0]
 800b2e2:	0389      	lsls	r1, r1, #14
 800b2e4:	0003      	movs	r3, r0
 800b2e6:	0020      	movs	r0, r4
 800b2e8:	f7ff fec6 	bl	800b078 <UART_WaitOnFlagUntilTimeout>
 800b2ec:	42a8      	cmp	r0, r5
 800b2ee:	d012      	beq.n	800b316 <UART_CheckIdleState+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b2f0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b2f4:	2301      	movs	r3, #1
 800b2f6:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800b2fa:	2080      	movs	r0, #128	@ 0x80
 800b2fc:	6822      	ldr	r2, [r4, #0]
 800b2fe:	6813      	ldr	r3, [r2, #0]
 800b300:	4383      	bics	r3, r0
 800b302:	6013      	str	r3, [r2, #0]
 800b304:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 800b308:	2320      	movs	r3, #32
 800b30a:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 800b30c:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800b30e:	2300      	movs	r3, #0
 800b310:	3478      	adds	r4, #120	@ 0x78
 800b312:	7023      	strb	r3, [r4, #0]
}
 800b314:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b316:	0025      	movs	r5, r4
 800b318:	cd08      	ldmia	r5!, {r3}
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	075b      	lsls	r3, r3, #29
 800b31e:	d523      	bpl.n	800b368 <UART_CheckIdleState+0xa8>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b320:	2180      	movs	r1, #128	@ 0x80
 800b322:	4b15      	ldr	r3, [pc, #84]	@ (800b378 <UART_CheckIdleState+0xb8>)
 800b324:	2200      	movs	r2, #0
 800b326:	9300      	str	r3, [sp, #0]
 800b328:	0020      	movs	r0, r4
 800b32a:	0033      	movs	r3, r6
 800b32c:	03c9      	lsls	r1, r1, #15
 800b32e:	f7ff fea3 	bl	800b078 <UART_WaitOnFlagUntilTimeout>
 800b332:	2800      	cmp	r0, #0
 800b334:	d018      	beq.n	800b368 <UART_CheckIdleState+0xa8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b336:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b33a:	2201      	movs	r2, #1
 800b33c:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b340:	6821      	ldr	r1, [r4, #0]
 800b342:	4e0e      	ldr	r6, [pc, #56]	@ (800b37c <UART_CheckIdleState+0xbc>)
 800b344:	680b      	ldr	r3, [r1, #0]
 800b346:	4033      	ands	r3, r6
 800b348:	600b      	str	r3, [r1, #0]
 800b34a:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b34e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b352:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b356:	6821      	ldr	r1, [r4, #0]
 800b358:	688b      	ldr	r3, [r1, #8]
 800b35a:	4393      	bics	r3, r2
 800b35c:	608b      	str	r3, [r1, #8]
 800b35e:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 800b362:	2320      	movs	r3, #32
 800b364:	67eb      	str	r3, [r5, #124]	@ 0x7c
      return HAL_TIMEOUT;
 800b366:	e7d1      	b.n	800b30c <UART_CheckIdleState+0x4c>
  huart->gState = HAL_UART_STATE_READY;
 800b368:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b36a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800b36c:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800b36e:	67eb      	str	r3, [r5, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b370:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b372:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 800b374:	e7cb      	b.n	800b30e <UART_CheckIdleState+0x4e>
 800b376:	46c0      	nop			@ (mov r8, r8)
 800b378:	01ffffff 	.word	0x01ffffff
 800b37c:	fffffedf 	.word	0xfffffedf

0800b380 <HAL_UART_Init>:
{
 800b380:	b510      	push	{r4, lr}
 800b382:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 800b384:	d101      	bne.n	800b38a <HAL_UART_Init+0xa>
    return HAL_ERROR;
 800b386:	2001      	movs	r0, #1
}
 800b388:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 800b38a:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d104      	bne.n	800b39a <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 800b390:	0002      	movs	r2, r0
 800b392:	3278      	adds	r2, #120	@ 0x78
 800b394:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 800b396:	f7f8 fab1 	bl	80038fc <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800b39a:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 800b39c:	2101      	movs	r1, #1
 800b39e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800b3a0:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 800b3a2:	6813      	ldr	r3, [r2, #0]
 800b3a4:	438b      	bics	r3, r1
 800b3a6:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b3a8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d002      	beq.n	800b3b4 <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 800b3ae:	0020      	movs	r0, r4
 800b3b0:	f7ff fdfa 	bl	800afa8 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b3b4:	0020      	movs	r0, r4
 800b3b6:	f7ff fd5f 	bl	800ae78 <UART_SetConfig>
 800b3ba:	2801      	cmp	r0, #1
 800b3bc:	d0e3      	beq.n	800b386 <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b3be:	6823      	ldr	r3, [r4, #0]
 800b3c0:	4907      	ldr	r1, [pc, #28]	@ (800b3e0 <HAL_UART_Init+0x60>)
 800b3c2:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800b3c4:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b3c6:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b3c8:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b3ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b3cc:	689a      	ldr	r2, [r3, #8]
 800b3ce:	438a      	bics	r2, r1
 800b3d0:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800b3d2:	2201      	movs	r2, #1
 800b3d4:	6819      	ldr	r1, [r3, #0]
 800b3d6:	430a      	orrs	r2, r1
 800b3d8:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800b3da:	f7ff ff71 	bl	800b2c0 <UART_CheckIdleState>
 800b3de:	e7d3      	b.n	800b388 <HAL_UART_Init+0x8>
 800b3e0:	ffffb7ff 	.word	0xffffb7ff

0800b3e4 <abort>:
 800b3e4:	2006      	movs	r0, #6
 800b3e6:	b510      	push	{r4, lr}
 800b3e8:	f001 f804 	bl	800c3f4 <raise>
 800b3ec:	2001      	movs	r0, #1
 800b3ee:	f7f8 fad3 	bl	8003998 <_exit>
	...

0800b3f4 <malloc>:
 800b3f4:	b510      	push	{r4, lr}
 800b3f6:	4b03      	ldr	r3, [pc, #12]	@ (800b404 <malloc+0x10>)
 800b3f8:	0001      	movs	r1, r0
 800b3fa:	6818      	ldr	r0, [r3, #0]
 800b3fc:	f000 f830 	bl	800b460 <_malloc_r>
 800b400:	bd10      	pop	{r4, pc}
 800b402:	46c0      	nop			@ (mov r8, r8)
 800b404:	20000018 	.word	0x20000018

0800b408 <free>:
 800b408:	b510      	push	{r4, lr}
 800b40a:	4b03      	ldr	r3, [pc, #12]	@ (800b418 <free+0x10>)
 800b40c:	0001      	movs	r1, r0
 800b40e:	6818      	ldr	r0, [r3, #0]
 800b410:	f001 ff5e 	bl	800d2d0 <_free_r>
 800b414:	bd10      	pop	{r4, pc}
 800b416:	46c0      	nop			@ (mov r8, r8)
 800b418:	20000018 	.word	0x20000018

0800b41c <sbrk_aligned>:
 800b41c:	b570      	push	{r4, r5, r6, lr}
 800b41e:	4e0f      	ldr	r6, [pc, #60]	@ (800b45c <sbrk_aligned+0x40>)
 800b420:	000d      	movs	r5, r1
 800b422:	6831      	ldr	r1, [r6, #0]
 800b424:	0004      	movs	r4, r0
 800b426:	2900      	cmp	r1, #0
 800b428:	d102      	bne.n	800b430 <sbrk_aligned+0x14>
 800b42a:	f001 f841 	bl	800c4b0 <_sbrk_r>
 800b42e:	6030      	str	r0, [r6, #0]
 800b430:	0029      	movs	r1, r5
 800b432:	0020      	movs	r0, r4
 800b434:	f001 f83c 	bl	800c4b0 <_sbrk_r>
 800b438:	1c43      	adds	r3, r0, #1
 800b43a:	d103      	bne.n	800b444 <sbrk_aligned+0x28>
 800b43c:	2501      	movs	r5, #1
 800b43e:	426d      	negs	r5, r5
 800b440:	0028      	movs	r0, r5
 800b442:	bd70      	pop	{r4, r5, r6, pc}
 800b444:	2303      	movs	r3, #3
 800b446:	1cc5      	adds	r5, r0, #3
 800b448:	439d      	bics	r5, r3
 800b44a:	42a8      	cmp	r0, r5
 800b44c:	d0f8      	beq.n	800b440 <sbrk_aligned+0x24>
 800b44e:	1a29      	subs	r1, r5, r0
 800b450:	0020      	movs	r0, r4
 800b452:	f001 f82d 	bl	800c4b0 <_sbrk_r>
 800b456:	3001      	adds	r0, #1
 800b458:	d1f2      	bne.n	800b440 <sbrk_aligned+0x24>
 800b45a:	e7ef      	b.n	800b43c <sbrk_aligned+0x20>
 800b45c:	200007fc 	.word	0x200007fc

0800b460 <_malloc_r>:
 800b460:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b462:	2203      	movs	r2, #3
 800b464:	1ccb      	adds	r3, r1, #3
 800b466:	4393      	bics	r3, r2
 800b468:	3308      	adds	r3, #8
 800b46a:	0005      	movs	r5, r0
 800b46c:	001f      	movs	r7, r3
 800b46e:	2b0c      	cmp	r3, #12
 800b470:	d234      	bcs.n	800b4dc <_malloc_r+0x7c>
 800b472:	270c      	movs	r7, #12
 800b474:	42b9      	cmp	r1, r7
 800b476:	d833      	bhi.n	800b4e0 <_malloc_r+0x80>
 800b478:	0028      	movs	r0, r5
 800b47a:	f000 f871 	bl	800b560 <__malloc_lock>
 800b47e:	4e37      	ldr	r6, [pc, #220]	@ (800b55c <_malloc_r+0xfc>)
 800b480:	6833      	ldr	r3, [r6, #0]
 800b482:	001c      	movs	r4, r3
 800b484:	2c00      	cmp	r4, #0
 800b486:	d12f      	bne.n	800b4e8 <_malloc_r+0x88>
 800b488:	0039      	movs	r1, r7
 800b48a:	0028      	movs	r0, r5
 800b48c:	f7ff ffc6 	bl	800b41c <sbrk_aligned>
 800b490:	0004      	movs	r4, r0
 800b492:	1c43      	adds	r3, r0, #1
 800b494:	d15f      	bne.n	800b556 <_malloc_r+0xf6>
 800b496:	6834      	ldr	r4, [r6, #0]
 800b498:	9400      	str	r4, [sp, #0]
 800b49a:	9b00      	ldr	r3, [sp, #0]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d14a      	bne.n	800b536 <_malloc_r+0xd6>
 800b4a0:	2c00      	cmp	r4, #0
 800b4a2:	d052      	beq.n	800b54a <_malloc_r+0xea>
 800b4a4:	6823      	ldr	r3, [r4, #0]
 800b4a6:	0028      	movs	r0, r5
 800b4a8:	18e3      	adds	r3, r4, r3
 800b4aa:	9900      	ldr	r1, [sp, #0]
 800b4ac:	9301      	str	r3, [sp, #4]
 800b4ae:	f000 ffff 	bl	800c4b0 <_sbrk_r>
 800b4b2:	9b01      	ldr	r3, [sp, #4]
 800b4b4:	4283      	cmp	r3, r0
 800b4b6:	d148      	bne.n	800b54a <_malloc_r+0xea>
 800b4b8:	6823      	ldr	r3, [r4, #0]
 800b4ba:	0028      	movs	r0, r5
 800b4bc:	1aff      	subs	r7, r7, r3
 800b4be:	0039      	movs	r1, r7
 800b4c0:	f7ff ffac 	bl	800b41c <sbrk_aligned>
 800b4c4:	3001      	adds	r0, #1
 800b4c6:	d040      	beq.n	800b54a <_malloc_r+0xea>
 800b4c8:	6823      	ldr	r3, [r4, #0]
 800b4ca:	19db      	adds	r3, r3, r7
 800b4cc:	6023      	str	r3, [r4, #0]
 800b4ce:	6833      	ldr	r3, [r6, #0]
 800b4d0:	685a      	ldr	r2, [r3, #4]
 800b4d2:	2a00      	cmp	r2, #0
 800b4d4:	d133      	bne.n	800b53e <_malloc_r+0xde>
 800b4d6:	9b00      	ldr	r3, [sp, #0]
 800b4d8:	6033      	str	r3, [r6, #0]
 800b4da:	e019      	b.n	800b510 <_malloc_r+0xb0>
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	dac9      	bge.n	800b474 <_malloc_r+0x14>
 800b4e0:	230c      	movs	r3, #12
 800b4e2:	602b      	str	r3, [r5, #0]
 800b4e4:	2000      	movs	r0, #0
 800b4e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b4e8:	6821      	ldr	r1, [r4, #0]
 800b4ea:	1bc9      	subs	r1, r1, r7
 800b4ec:	d420      	bmi.n	800b530 <_malloc_r+0xd0>
 800b4ee:	290b      	cmp	r1, #11
 800b4f0:	d90a      	bls.n	800b508 <_malloc_r+0xa8>
 800b4f2:	19e2      	adds	r2, r4, r7
 800b4f4:	6027      	str	r7, [r4, #0]
 800b4f6:	42a3      	cmp	r3, r4
 800b4f8:	d104      	bne.n	800b504 <_malloc_r+0xa4>
 800b4fa:	6032      	str	r2, [r6, #0]
 800b4fc:	6863      	ldr	r3, [r4, #4]
 800b4fe:	6011      	str	r1, [r2, #0]
 800b500:	6053      	str	r3, [r2, #4]
 800b502:	e005      	b.n	800b510 <_malloc_r+0xb0>
 800b504:	605a      	str	r2, [r3, #4]
 800b506:	e7f9      	b.n	800b4fc <_malloc_r+0x9c>
 800b508:	6862      	ldr	r2, [r4, #4]
 800b50a:	42a3      	cmp	r3, r4
 800b50c:	d10e      	bne.n	800b52c <_malloc_r+0xcc>
 800b50e:	6032      	str	r2, [r6, #0]
 800b510:	0028      	movs	r0, r5
 800b512:	f000 f82d 	bl	800b570 <__malloc_unlock>
 800b516:	0020      	movs	r0, r4
 800b518:	2207      	movs	r2, #7
 800b51a:	300b      	adds	r0, #11
 800b51c:	1d23      	adds	r3, r4, #4
 800b51e:	4390      	bics	r0, r2
 800b520:	1ac2      	subs	r2, r0, r3
 800b522:	4298      	cmp	r0, r3
 800b524:	d0df      	beq.n	800b4e6 <_malloc_r+0x86>
 800b526:	1a1b      	subs	r3, r3, r0
 800b528:	50a3      	str	r3, [r4, r2]
 800b52a:	e7dc      	b.n	800b4e6 <_malloc_r+0x86>
 800b52c:	605a      	str	r2, [r3, #4]
 800b52e:	e7ef      	b.n	800b510 <_malloc_r+0xb0>
 800b530:	0023      	movs	r3, r4
 800b532:	6864      	ldr	r4, [r4, #4]
 800b534:	e7a6      	b.n	800b484 <_malloc_r+0x24>
 800b536:	9c00      	ldr	r4, [sp, #0]
 800b538:	6863      	ldr	r3, [r4, #4]
 800b53a:	9300      	str	r3, [sp, #0]
 800b53c:	e7ad      	b.n	800b49a <_malloc_r+0x3a>
 800b53e:	001a      	movs	r2, r3
 800b540:	685b      	ldr	r3, [r3, #4]
 800b542:	42a3      	cmp	r3, r4
 800b544:	d1fb      	bne.n	800b53e <_malloc_r+0xde>
 800b546:	2300      	movs	r3, #0
 800b548:	e7da      	b.n	800b500 <_malloc_r+0xa0>
 800b54a:	230c      	movs	r3, #12
 800b54c:	0028      	movs	r0, r5
 800b54e:	602b      	str	r3, [r5, #0]
 800b550:	f000 f80e 	bl	800b570 <__malloc_unlock>
 800b554:	e7c6      	b.n	800b4e4 <_malloc_r+0x84>
 800b556:	6007      	str	r7, [r0, #0]
 800b558:	e7da      	b.n	800b510 <_malloc_r+0xb0>
 800b55a:	46c0      	nop			@ (mov r8, r8)
 800b55c:	20000800 	.word	0x20000800

0800b560 <__malloc_lock>:
 800b560:	b510      	push	{r4, lr}
 800b562:	4802      	ldr	r0, [pc, #8]	@ (800b56c <__malloc_lock+0xc>)
 800b564:	f000 fff5 	bl	800c552 <__retarget_lock_acquire_recursive>
 800b568:	bd10      	pop	{r4, pc}
 800b56a:	46c0      	nop			@ (mov r8, r8)
 800b56c:	20000944 	.word	0x20000944

0800b570 <__malloc_unlock>:
 800b570:	b510      	push	{r4, lr}
 800b572:	4802      	ldr	r0, [pc, #8]	@ (800b57c <__malloc_unlock+0xc>)
 800b574:	f000 ffee 	bl	800c554 <__retarget_lock_release_recursive>
 800b578:	bd10      	pop	{r4, pc}
 800b57a:	46c0      	nop			@ (mov r8, r8)
 800b57c:	20000944 	.word	0x20000944

0800b580 <__cvt>:
 800b580:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b582:	001f      	movs	r7, r3
 800b584:	2300      	movs	r3, #0
 800b586:	0016      	movs	r6, r2
 800b588:	b08b      	sub	sp, #44	@ 0x2c
 800b58a:	429f      	cmp	r7, r3
 800b58c:	da04      	bge.n	800b598 <__cvt+0x18>
 800b58e:	2180      	movs	r1, #128	@ 0x80
 800b590:	0609      	lsls	r1, r1, #24
 800b592:	187b      	adds	r3, r7, r1
 800b594:	001f      	movs	r7, r3
 800b596:	232d      	movs	r3, #45	@ 0x2d
 800b598:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b59a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800b59c:	7013      	strb	r3, [r2, #0]
 800b59e:	2320      	movs	r3, #32
 800b5a0:	2203      	movs	r2, #3
 800b5a2:	439d      	bics	r5, r3
 800b5a4:	2d46      	cmp	r5, #70	@ 0x46
 800b5a6:	d007      	beq.n	800b5b8 <__cvt+0x38>
 800b5a8:	002b      	movs	r3, r5
 800b5aa:	3b45      	subs	r3, #69	@ 0x45
 800b5ac:	4259      	negs	r1, r3
 800b5ae:	414b      	adcs	r3, r1
 800b5b0:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800b5b2:	3a01      	subs	r2, #1
 800b5b4:	18cb      	adds	r3, r1, r3
 800b5b6:	9310      	str	r3, [sp, #64]	@ 0x40
 800b5b8:	ab09      	add	r3, sp, #36	@ 0x24
 800b5ba:	9304      	str	r3, [sp, #16]
 800b5bc:	ab08      	add	r3, sp, #32
 800b5be:	9303      	str	r3, [sp, #12]
 800b5c0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b5c2:	9200      	str	r2, [sp, #0]
 800b5c4:	9302      	str	r3, [sp, #8]
 800b5c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b5c8:	0032      	movs	r2, r6
 800b5ca:	9301      	str	r3, [sp, #4]
 800b5cc:	003b      	movs	r3, r7
 800b5ce:	f001 f88b 	bl	800c6e8 <_dtoa_r>
 800b5d2:	0004      	movs	r4, r0
 800b5d4:	2d47      	cmp	r5, #71	@ 0x47
 800b5d6:	d11b      	bne.n	800b610 <__cvt+0x90>
 800b5d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b5da:	07db      	lsls	r3, r3, #31
 800b5dc:	d511      	bpl.n	800b602 <__cvt+0x82>
 800b5de:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b5e0:	18c3      	adds	r3, r0, r3
 800b5e2:	9307      	str	r3, [sp, #28]
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	0030      	movs	r0, r6
 800b5ea:	0039      	movs	r1, r7
 800b5ec:	f7f4 ff38 	bl	8000460 <__aeabi_dcmpeq>
 800b5f0:	2800      	cmp	r0, #0
 800b5f2:	d001      	beq.n	800b5f8 <__cvt+0x78>
 800b5f4:	9b07      	ldr	r3, [sp, #28]
 800b5f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5f8:	2230      	movs	r2, #48	@ 0x30
 800b5fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5fc:	9907      	ldr	r1, [sp, #28]
 800b5fe:	428b      	cmp	r3, r1
 800b600:	d320      	bcc.n	800b644 <__cvt+0xc4>
 800b602:	0020      	movs	r0, r4
 800b604:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b606:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b608:	1b1b      	subs	r3, r3, r4
 800b60a:	6013      	str	r3, [r2, #0]
 800b60c:	b00b      	add	sp, #44	@ 0x2c
 800b60e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b610:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b612:	18c3      	adds	r3, r0, r3
 800b614:	9307      	str	r3, [sp, #28]
 800b616:	2d46      	cmp	r5, #70	@ 0x46
 800b618:	d1e4      	bne.n	800b5e4 <__cvt+0x64>
 800b61a:	7803      	ldrb	r3, [r0, #0]
 800b61c:	2b30      	cmp	r3, #48	@ 0x30
 800b61e:	d10c      	bne.n	800b63a <__cvt+0xba>
 800b620:	2200      	movs	r2, #0
 800b622:	2300      	movs	r3, #0
 800b624:	0030      	movs	r0, r6
 800b626:	0039      	movs	r1, r7
 800b628:	f7f4 ff1a 	bl	8000460 <__aeabi_dcmpeq>
 800b62c:	2800      	cmp	r0, #0
 800b62e:	d104      	bne.n	800b63a <__cvt+0xba>
 800b630:	2301      	movs	r3, #1
 800b632:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800b634:	1a9b      	subs	r3, r3, r2
 800b636:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b638:	6013      	str	r3, [r2, #0]
 800b63a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b63c:	9a07      	ldr	r2, [sp, #28]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	18d3      	adds	r3, r2, r3
 800b642:	e7ce      	b.n	800b5e2 <__cvt+0x62>
 800b644:	1c59      	adds	r1, r3, #1
 800b646:	9109      	str	r1, [sp, #36]	@ 0x24
 800b648:	701a      	strb	r2, [r3, #0]
 800b64a:	e7d6      	b.n	800b5fa <__cvt+0x7a>

0800b64c <__exponent>:
 800b64c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b64e:	232b      	movs	r3, #43	@ 0x2b
 800b650:	0005      	movs	r5, r0
 800b652:	000c      	movs	r4, r1
 800b654:	b085      	sub	sp, #20
 800b656:	7002      	strb	r2, [r0, #0]
 800b658:	2900      	cmp	r1, #0
 800b65a:	da01      	bge.n	800b660 <__exponent+0x14>
 800b65c:	424c      	negs	r4, r1
 800b65e:	3302      	adds	r3, #2
 800b660:	706b      	strb	r3, [r5, #1]
 800b662:	2c09      	cmp	r4, #9
 800b664:	dd2c      	ble.n	800b6c0 <__exponent+0x74>
 800b666:	ab02      	add	r3, sp, #8
 800b668:	1dde      	adds	r6, r3, #7
 800b66a:	0020      	movs	r0, r4
 800b66c:	210a      	movs	r1, #10
 800b66e:	f7f4 fee1 	bl	8000434 <__aeabi_idivmod>
 800b672:	0037      	movs	r7, r6
 800b674:	3130      	adds	r1, #48	@ 0x30
 800b676:	3e01      	subs	r6, #1
 800b678:	0020      	movs	r0, r4
 800b67a:	7031      	strb	r1, [r6, #0]
 800b67c:	210a      	movs	r1, #10
 800b67e:	9401      	str	r4, [sp, #4]
 800b680:	f7f4 fdf2 	bl	8000268 <__divsi3>
 800b684:	9b01      	ldr	r3, [sp, #4]
 800b686:	0004      	movs	r4, r0
 800b688:	2b63      	cmp	r3, #99	@ 0x63
 800b68a:	dcee      	bgt.n	800b66a <__exponent+0x1e>
 800b68c:	1eba      	subs	r2, r7, #2
 800b68e:	1ca8      	adds	r0, r5, #2
 800b690:	0001      	movs	r1, r0
 800b692:	0013      	movs	r3, r2
 800b694:	3430      	adds	r4, #48	@ 0x30
 800b696:	7014      	strb	r4, [r2, #0]
 800b698:	ac02      	add	r4, sp, #8
 800b69a:	3407      	adds	r4, #7
 800b69c:	429c      	cmp	r4, r3
 800b69e:	d80a      	bhi.n	800b6b6 <__exponent+0x6a>
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	42a2      	cmp	r2, r4
 800b6a4:	d803      	bhi.n	800b6ae <__exponent+0x62>
 800b6a6:	3309      	adds	r3, #9
 800b6a8:	aa02      	add	r2, sp, #8
 800b6aa:	189b      	adds	r3, r3, r2
 800b6ac:	1bdb      	subs	r3, r3, r7
 800b6ae:	18c0      	adds	r0, r0, r3
 800b6b0:	1b40      	subs	r0, r0, r5
 800b6b2:	b005      	add	sp, #20
 800b6b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b6b6:	781c      	ldrb	r4, [r3, #0]
 800b6b8:	3301      	adds	r3, #1
 800b6ba:	700c      	strb	r4, [r1, #0]
 800b6bc:	3101      	adds	r1, #1
 800b6be:	e7eb      	b.n	800b698 <__exponent+0x4c>
 800b6c0:	2330      	movs	r3, #48	@ 0x30
 800b6c2:	18e4      	adds	r4, r4, r3
 800b6c4:	70ab      	strb	r3, [r5, #2]
 800b6c6:	1d28      	adds	r0, r5, #4
 800b6c8:	70ec      	strb	r4, [r5, #3]
 800b6ca:	e7f1      	b.n	800b6b0 <__exponent+0x64>

0800b6cc <_printf_float>:
 800b6cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6ce:	b097      	sub	sp, #92	@ 0x5c
 800b6d0:	000d      	movs	r5, r1
 800b6d2:	920a      	str	r2, [sp, #40]	@ 0x28
 800b6d4:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800b6d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b6d8:	9009      	str	r0, [sp, #36]	@ 0x24
 800b6da:	f000 fe95 	bl	800c408 <_localeconv_r>
 800b6de:	6803      	ldr	r3, [r0, #0]
 800b6e0:	0018      	movs	r0, r3
 800b6e2:	930d      	str	r3, [sp, #52]	@ 0x34
 800b6e4:	f7f4 fd10 	bl	8000108 <strlen>
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	900f      	str	r0, [sp, #60]	@ 0x3c
 800b6ec:	9314      	str	r3, [sp, #80]	@ 0x50
 800b6ee:	7e2b      	ldrb	r3, [r5, #24]
 800b6f0:	2207      	movs	r2, #7
 800b6f2:	930c      	str	r3, [sp, #48]	@ 0x30
 800b6f4:	682b      	ldr	r3, [r5, #0]
 800b6f6:	930e      	str	r3, [sp, #56]	@ 0x38
 800b6f8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b6fa:	6823      	ldr	r3, [r4, #0]
 800b6fc:	05c9      	lsls	r1, r1, #23
 800b6fe:	d545      	bpl.n	800b78c <_printf_float+0xc0>
 800b700:	189b      	adds	r3, r3, r2
 800b702:	4393      	bics	r3, r2
 800b704:	001a      	movs	r2, r3
 800b706:	3208      	adds	r2, #8
 800b708:	6022      	str	r2, [r4, #0]
 800b70a:	2201      	movs	r2, #1
 800b70c:	681e      	ldr	r6, [r3, #0]
 800b70e:	685f      	ldr	r7, [r3, #4]
 800b710:	007b      	lsls	r3, r7, #1
 800b712:	085b      	lsrs	r3, r3, #1
 800b714:	9311      	str	r3, [sp, #68]	@ 0x44
 800b716:	9610      	str	r6, [sp, #64]	@ 0x40
 800b718:	64ae      	str	r6, [r5, #72]	@ 0x48
 800b71a:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800b71c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800b71e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b720:	4ba7      	ldr	r3, [pc, #668]	@ (800b9c0 <_printf_float+0x2f4>)
 800b722:	4252      	negs	r2, r2
 800b724:	f7f7 fbba 	bl	8002e9c <__aeabi_dcmpun>
 800b728:	2800      	cmp	r0, #0
 800b72a:	d131      	bne.n	800b790 <_printf_float+0xc4>
 800b72c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800b72e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b730:	2201      	movs	r2, #1
 800b732:	4ba3      	ldr	r3, [pc, #652]	@ (800b9c0 <_printf_float+0x2f4>)
 800b734:	4252      	negs	r2, r2
 800b736:	f7f4 fea3 	bl	8000480 <__aeabi_dcmple>
 800b73a:	2800      	cmp	r0, #0
 800b73c:	d128      	bne.n	800b790 <_printf_float+0xc4>
 800b73e:	2200      	movs	r2, #0
 800b740:	2300      	movs	r3, #0
 800b742:	0030      	movs	r0, r6
 800b744:	0039      	movs	r1, r7
 800b746:	f7f4 fe91 	bl	800046c <__aeabi_dcmplt>
 800b74a:	2800      	cmp	r0, #0
 800b74c:	d003      	beq.n	800b756 <_printf_float+0x8a>
 800b74e:	002b      	movs	r3, r5
 800b750:	222d      	movs	r2, #45	@ 0x2d
 800b752:	3343      	adds	r3, #67	@ 0x43
 800b754:	701a      	strb	r2, [r3, #0]
 800b756:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b758:	4f9a      	ldr	r7, [pc, #616]	@ (800b9c4 <_printf_float+0x2f8>)
 800b75a:	2b47      	cmp	r3, #71	@ 0x47
 800b75c:	d900      	bls.n	800b760 <_printf_float+0x94>
 800b75e:	4f9a      	ldr	r7, [pc, #616]	@ (800b9c8 <_printf_float+0x2fc>)
 800b760:	2303      	movs	r3, #3
 800b762:	2400      	movs	r4, #0
 800b764:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b766:	612b      	str	r3, [r5, #16]
 800b768:	3301      	adds	r3, #1
 800b76a:	439a      	bics	r2, r3
 800b76c:	602a      	str	r2, [r5, #0]
 800b76e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b770:	0029      	movs	r1, r5
 800b772:	9300      	str	r3, [sp, #0]
 800b774:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b776:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b778:	aa15      	add	r2, sp, #84	@ 0x54
 800b77a:	f000 f9e5 	bl	800bb48 <_printf_common>
 800b77e:	3001      	adds	r0, #1
 800b780:	d000      	beq.n	800b784 <_printf_float+0xb8>
 800b782:	e09f      	b.n	800b8c4 <_printf_float+0x1f8>
 800b784:	2001      	movs	r0, #1
 800b786:	4240      	negs	r0, r0
 800b788:	b017      	add	sp, #92	@ 0x5c
 800b78a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b78c:	3307      	adds	r3, #7
 800b78e:	e7b8      	b.n	800b702 <_printf_float+0x36>
 800b790:	0032      	movs	r2, r6
 800b792:	003b      	movs	r3, r7
 800b794:	0030      	movs	r0, r6
 800b796:	0039      	movs	r1, r7
 800b798:	f7f7 fb80 	bl	8002e9c <__aeabi_dcmpun>
 800b79c:	2800      	cmp	r0, #0
 800b79e:	d00b      	beq.n	800b7b8 <_printf_float+0xec>
 800b7a0:	2f00      	cmp	r7, #0
 800b7a2:	da03      	bge.n	800b7ac <_printf_float+0xe0>
 800b7a4:	002b      	movs	r3, r5
 800b7a6:	222d      	movs	r2, #45	@ 0x2d
 800b7a8:	3343      	adds	r3, #67	@ 0x43
 800b7aa:	701a      	strb	r2, [r3, #0]
 800b7ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b7ae:	4f87      	ldr	r7, [pc, #540]	@ (800b9cc <_printf_float+0x300>)
 800b7b0:	2b47      	cmp	r3, #71	@ 0x47
 800b7b2:	d9d5      	bls.n	800b760 <_printf_float+0x94>
 800b7b4:	4f86      	ldr	r7, [pc, #536]	@ (800b9d0 <_printf_float+0x304>)
 800b7b6:	e7d3      	b.n	800b760 <_printf_float+0x94>
 800b7b8:	2220      	movs	r2, #32
 800b7ba:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800b7bc:	686b      	ldr	r3, [r5, #4]
 800b7be:	4394      	bics	r4, r2
 800b7c0:	1c5a      	adds	r2, r3, #1
 800b7c2:	d146      	bne.n	800b852 <_printf_float+0x186>
 800b7c4:	3307      	adds	r3, #7
 800b7c6:	606b      	str	r3, [r5, #4]
 800b7c8:	2380      	movs	r3, #128	@ 0x80
 800b7ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b7cc:	00db      	lsls	r3, r3, #3
 800b7ce:	4313      	orrs	r3, r2
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	602b      	str	r3, [r5, #0]
 800b7d4:	9206      	str	r2, [sp, #24]
 800b7d6:	aa14      	add	r2, sp, #80	@ 0x50
 800b7d8:	9205      	str	r2, [sp, #20]
 800b7da:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b7dc:	a90a      	add	r1, sp, #40	@ 0x28
 800b7de:	9204      	str	r2, [sp, #16]
 800b7e0:	aa13      	add	r2, sp, #76	@ 0x4c
 800b7e2:	9203      	str	r2, [sp, #12]
 800b7e4:	2223      	movs	r2, #35	@ 0x23
 800b7e6:	1852      	adds	r2, r2, r1
 800b7e8:	9202      	str	r2, [sp, #8]
 800b7ea:	9301      	str	r3, [sp, #4]
 800b7ec:	686b      	ldr	r3, [r5, #4]
 800b7ee:	0032      	movs	r2, r6
 800b7f0:	9300      	str	r3, [sp, #0]
 800b7f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b7f4:	003b      	movs	r3, r7
 800b7f6:	f7ff fec3 	bl	800b580 <__cvt>
 800b7fa:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b7fc:	0007      	movs	r7, r0
 800b7fe:	2c47      	cmp	r4, #71	@ 0x47
 800b800:	d12d      	bne.n	800b85e <_printf_float+0x192>
 800b802:	1cd3      	adds	r3, r2, #3
 800b804:	db02      	blt.n	800b80c <_printf_float+0x140>
 800b806:	686b      	ldr	r3, [r5, #4]
 800b808:	429a      	cmp	r2, r3
 800b80a:	dd48      	ble.n	800b89e <_printf_float+0x1d2>
 800b80c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b80e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b810:	3b02      	subs	r3, #2
 800b812:	b2db      	uxtb	r3, r3
 800b814:	930c      	str	r3, [sp, #48]	@ 0x30
 800b816:	0028      	movs	r0, r5
 800b818:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b81a:	3901      	subs	r1, #1
 800b81c:	3050      	adds	r0, #80	@ 0x50
 800b81e:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b820:	f7ff ff14 	bl	800b64c <__exponent>
 800b824:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b826:	0004      	movs	r4, r0
 800b828:	1813      	adds	r3, r2, r0
 800b82a:	612b      	str	r3, [r5, #16]
 800b82c:	2a01      	cmp	r2, #1
 800b82e:	dc02      	bgt.n	800b836 <_printf_float+0x16a>
 800b830:	682a      	ldr	r2, [r5, #0]
 800b832:	07d2      	lsls	r2, r2, #31
 800b834:	d501      	bpl.n	800b83a <_printf_float+0x16e>
 800b836:	3301      	adds	r3, #1
 800b838:	612b      	str	r3, [r5, #16]
 800b83a:	2323      	movs	r3, #35	@ 0x23
 800b83c:	aa0a      	add	r2, sp, #40	@ 0x28
 800b83e:	189b      	adds	r3, r3, r2
 800b840:	781b      	ldrb	r3, [r3, #0]
 800b842:	2b00      	cmp	r3, #0
 800b844:	d100      	bne.n	800b848 <_printf_float+0x17c>
 800b846:	e792      	b.n	800b76e <_printf_float+0xa2>
 800b848:	002b      	movs	r3, r5
 800b84a:	222d      	movs	r2, #45	@ 0x2d
 800b84c:	3343      	adds	r3, #67	@ 0x43
 800b84e:	701a      	strb	r2, [r3, #0]
 800b850:	e78d      	b.n	800b76e <_printf_float+0xa2>
 800b852:	2c47      	cmp	r4, #71	@ 0x47
 800b854:	d1b8      	bne.n	800b7c8 <_printf_float+0xfc>
 800b856:	2b00      	cmp	r3, #0
 800b858:	d1b6      	bne.n	800b7c8 <_printf_float+0xfc>
 800b85a:	3301      	adds	r3, #1
 800b85c:	e7b3      	b.n	800b7c6 <_printf_float+0xfa>
 800b85e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b860:	0011      	movs	r1, r2
 800b862:	2b65      	cmp	r3, #101	@ 0x65
 800b864:	d9d7      	bls.n	800b816 <_printf_float+0x14a>
 800b866:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b868:	2b66      	cmp	r3, #102	@ 0x66
 800b86a:	d11a      	bne.n	800b8a2 <_printf_float+0x1d6>
 800b86c:	686b      	ldr	r3, [r5, #4]
 800b86e:	2a00      	cmp	r2, #0
 800b870:	dd09      	ble.n	800b886 <_printf_float+0x1ba>
 800b872:	612a      	str	r2, [r5, #16]
 800b874:	2b00      	cmp	r3, #0
 800b876:	d102      	bne.n	800b87e <_printf_float+0x1b2>
 800b878:	6829      	ldr	r1, [r5, #0]
 800b87a:	07c9      	lsls	r1, r1, #31
 800b87c:	d50b      	bpl.n	800b896 <_printf_float+0x1ca>
 800b87e:	3301      	adds	r3, #1
 800b880:	189b      	adds	r3, r3, r2
 800b882:	612b      	str	r3, [r5, #16]
 800b884:	e007      	b.n	800b896 <_printf_float+0x1ca>
 800b886:	2b00      	cmp	r3, #0
 800b888:	d103      	bne.n	800b892 <_printf_float+0x1c6>
 800b88a:	2201      	movs	r2, #1
 800b88c:	6829      	ldr	r1, [r5, #0]
 800b88e:	4211      	tst	r1, r2
 800b890:	d000      	beq.n	800b894 <_printf_float+0x1c8>
 800b892:	1c9a      	adds	r2, r3, #2
 800b894:	612a      	str	r2, [r5, #16]
 800b896:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b898:	2400      	movs	r4, #0
 800b89a:	65ab      	str	r3, [r5, #88]	@ 0x58
 800b89c:	e7cd      	b.n	800b83a <_printf_float+0x16e>
 800b89e:	2367      	movs	r3, #103	@ 0x67
 800b8a0:	930c      	str	r3, [sp, #48]	@ 0x30
 800b8a2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b8a4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b8a6:	4299      	cmp	r1, r3
 800b8a8:	db06      	blt.n	800b8b8 <_printf_float+0x1ec>
 800b8aa:	682b      	ldr	r3, [r5, #0]
 800b8ac:	6129      	str	r1, [r5, #16]
 800b8ae:	07db      	lsls	r3, r3, #31
 800b8b0:	d5f1      	bpl.n	800b896 <_printf_float+0x1ca>
 800b8b2:	3101      	adds	r1, #1
 800b8b4:	6129      	str	r1, [r5, #16]
 800b8b6:	e7ee      	b.n	800b896 <_printf_float+0x1ca>
 800b8b8:	2201      	movs	r2, #1
 800b8ba:	2900      	cmp	r1, #0
 800b8bc:	dce0      	bgt.n	800b880 <_printf_float+0x1b4>
 800b8be:	1892      	adds	r2, r2, r2
 800b8c0:	1a52      	subs	r2, r2, r1
 800b8c2:	e7dd      	b.n	800b880 <_printf_float+0x1b4>
 800b8c4:	682a      	ldr	r2, [r5, #0]
 800b8c6:	0553      	lsls	r3, r2, #21
 800b8c8:	d408      	bmi.n	800b8dc <_printf_float+0x210>
 800b8ca:	692b      	ldr	r3, [r5, #16]
 800b8cc:	003a      	movs	r2, r7
 800b8ce:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b8d0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b8d2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b8d4:	47a0      	blx	r4
 800b8d6:	3001      	adds	r0, #1
 800b8d8:	d129      	bne.n	800b92e <_printf_float+0x262>
 800b8da:	e753      	b.n	800b784 <_printf_float+0xb8>
 800b8dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b8de:	2b65      	cmp	r3, #101	@ 0x65
 800b8e0:	d800      	bhi.n	800b8e4 <_printf_float+0x218>
 800b8e2:	e0da      	b.n	800ba9a <_printf_float+0x3ce>
 800b8e4:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800b8e6:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	f7f4 fdb8 	bl	8000460 <__aeabi_dcmpeq>
 800b8f0:	2800      	cmp	r0, #0
 800b8f2:	d033      	beq.n	800b95c <_printf_float+0x290>
 800b8f4:	2301      	movs	r3, #1
 800b8f6:	4a37      	ldr	r2, [pc, #220]	@ (800b9d4 <_printf_float+0x308>)
 800b8f8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b8fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b8fc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b8fe:	47a0      	blx	r4
 800b900:	3001      	adds	r0, #1
 800b902:	d100      	bne.n	800b906 <_printf_float+0x23a>
 800b904:	e73e      	b.n	800b784 <_printf_float+0xb8>
 800b906:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800b908:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b90a:	42b3      	cmp	r3, r6
 800b90c:	db02      	blt.n	800b914 <_printf_float+0x248>
 800b90e:	682b      	ldr	r3, [r5, #0]
 800b910:	07db      	lsls	r3, r3, #31
 800b912:	d50c      	bpl.n	800b92e <_printf_float+0x262>
 800b914:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b916:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b918:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b91a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b91c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b91e:	47a0      	blx	r4
 800b920:	2400      	movs	r4, #0
 800b922:	3001      	adds	r0, #1
 800b924:	d100      	bne.n	800b928 <_printf_float+0x25c>
 800b926:	e72d      	b.n	800b784 <_printf_float+0xb8>
 800b928:	1e73      	subs	r3, r6, #1
 800b92a:	42a3      	cmp	r3, r4
 800b92c:	dc0a      	bgt.n	800b944 <_printf_float+0x278>
 800b92e:	682b      	ldr	r3, [r5, #0]
 800b930:	079b      	lsls	r3, r3, #30
 800b932:	d500      	bpl.n	800b936 <_printf_float+0x26a>
 800b934:	e105      	b.n	800bb42 <_printf_float+0x476>
 800b936:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b938:	68e8      	ldr	r0, [r5, #12]
 800b93a:	4298      	cmp	r0, r3
 800b93c:	db00      	blt.n	800b940 <_printf_float+0x274>
 800b93e:	e723      	b.n	800b788 <_printf_float+0xbc>
 800b940:	0018      	movs	r0, r3
 800b942:	e721      	b.n	800b788 <_printf_float+0xbc>
 800b944:	002a      	movs	r2, r5
 800b946:	2301      	movs	r3, #1
 800b948:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b94a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b94c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b94e:	321a      	adds	r2, #26
 800b950:	47b8      	blx	r7
 800b952:	3001      	adds	r0, #1
 800b954:	d100      	bne.n	800b958 <_printf_float+0x28c>
 800b956:	e715      	b.n	800b784 <_printf_float+0xb8>
 800b958:	3401      	adds	r4, #1
 800b95a:	e7e5      	b.n	800b928 <_printf_float+0x25c>
 800b95c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b95e:	2b00      	cmp	r3, #0
 800b960:	dc3a      	bgt.n	800b9d8 <_printf_float+0x30c>
 800b962:	2301      	movs	r3, #1
 800b964:	4a1b      	ldr	r2, [pc, #108]	@ (800b9d4 <_printf_float+0x308>)
 800b966:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b968:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b96a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b96c:	47a0      	blx	r4
 800b96e:	3001      	adds	r0, #1
 800b970:	d100      	bne.n	800b974 <_printf_float+0x2a8>
 800b972:	e707      	b.n	800b784 <_printf_float+0xb8>
 800b974:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800b976:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b978:	4333      	orrs	r3, r6
 800b97a:	d102      	bne.n	800b982 <_printf_float+0x2b6>
 800b97c:	682b      	ldr	r3, [r5, #0]
 800b97e:	07db      	lsls	r3, r3, #31
 800b980:	d5d5      	bpl.n	800b92e <_printf_float+0x262>
 800b982:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b984:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b986:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b988:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b98a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b98c:	47a0      	blx	r4
 800b98e:	2300      	movs	r3, #0
 800b990:	3001      	adds	r0, #1
 800b992:	d100      	bne.n	800b996 <_printf_float+0x2ca>
 800b994:	e6f6      	b.n	800b784 <_printf_float+0xb8>
 800b996:	930c      	str	r3, [sp, #48]	@ 0x30
 800b998:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b99a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b99c:	425b      	negs	r3, r3
 800b99e:	4293      	cmp	r3, r2
 800b9a0:	dc01      	bgt.n	800b9a6 <_printf_float+0x2da>
 800b9a2:	0033      	movs	r3, r6
 800b9a4:	e792      	b.n	800b8cc <_printf_float+0x200>
 800b9a6:	002a      	movs	r2, r5
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b9ac:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b9ae:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b9b0:	321a      	adds	r2, #26
 800b9b2:	47a0      	blx	r4
 800b9b4:	3001      	adds	r0, #1
 800b9b6:	d100      	bne.n	800b9ba <_printf_float+0x2ee>
 800b9b8:	e6e4      	b.n	800b784 <_printf_float+0xb8>
 800b9ba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b9bc:	3301      	adds	r3, #1
 800b9be:	e7ea      	b.n	800b996 <_printf_float+0x2ca>
 800b9c0:	7fefffff 	.word	0x7fefffff
 800b9c4:	0800e301 	.word	0x0800e301
 800b9c8:	0800e305 	.word	0x0800e305
 800b9cc:	0800e309 	.word	0x0800e309
 800b9d0:	0800e30d 	.word	0x0800e30d
 800b9d4:	0800e311 	.word	0x0800e311
 800b9d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b9da:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800b9dc:	930c      	str	r3, [sp, #48]	@ 0x30
 800b9de:	429e      	cmp	r6, r3
 800b9e0:	dd00      	ble.n	800b9e4 <_printf_float+0x318>
 800b9e2:	001e      	movs	r6, r3
 800b9e4:	2e00      	cmp	r6, #0
 800b9e6:	dc31      	bgt.n	800ba4c <_printf_float+0x380>
 800b9e8:	43f3      	mvns	r3, r6
 800b9ea:	2400      	movs	r4, #0
 800b9ec:	17db      	asrs	r3, r3, #31
 800b9ee:	4033      	ands	r3, r6
 800b9f0:	930e      	str	r3, [sp, #56]	@ 0x38
 800b9f2:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800b9f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b9f6:	1af3      	subs	r3, r6, r3
 800b9f8:	42a3      	cmp	r3, r4
 800b9fa:	dc30      	bgt.n	800ba5e <_printf_float+0x392>
 800b9fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b9fe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ba00:	429a      	cmp	r2, r3
 800ba02:	dc38      	bgt.n	800ba76 <_printf_float+0x3aa>
 800ba04:	682b      	ldr	r3, [r5, #0]
 800ba06:	07db      	lsls	r3, r3, #31
 800ba08:	d435      	bmi.n	800ba76 <_printf_float+0x3aa>
 800ba0a:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800ba0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ba0e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ba10:	1b9b      	subs	r3, r3, r6
 800ba12:	1b14      	subs	r4, r2, r4
 800ba14:	429c      	cmp	r4, r3
 800ba16:	dd00      	ble.n	800ba1a <_printf_float+0x34e>
 800ba18:	001c      	movs	r4, r3
 800ba1a:	2c00      	cmp	r4, #0
 800ba1c:	dc34      	bgt.n	800ba88 <_printf_float+0x3bc>
 800ba1e:	43e3      	mvns	r3, r4
 800ba20:	2600      	movs	r6, #0
 800ba22:	17db      	asrs	r3, r3, #31
 800ba24:	401c      	ands	r4, r3
 800ba26:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ba28:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ba2a:	1ad3      	subs	r3, r2, r3
 800ba2c:	1b1b      	subs	r3, r3, r4
 800ba2e:	42b3      	cmp	r3, r6
 800ba30:	dc00      	bgt.n	800ba34 <_printf_float+0x368>
 800ba32:	e77c      	b.n	800b92e <_printf_float+0x262>
 800ba34:	002a      	movs	r2, r5
 800ba36:	2301      	movs	r3, #1
 800ba38:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ba3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ba3c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800ba3e:	321a      	adds	r2, #26
 800ba40:	47b8      	blx	r7
 800ba42:	3001      	adds	r0, #1
 800ba44:	d100      	bne.n	800ba48 <_printf_float+0x37c>
 800ba46:	e69d      	b.n	800b784 <_printf_float+0xb8>
 800ba48:	3601      	adds	r6, #1
 800ba4a:	e7ec      	b.n	800ba26 <_printf_float+0x35a>
 800ba4c:	0033      	movs	r3, r6
 800ba4e:	003a      	movs	r2, r7
 800ba50:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ba52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ba54:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800ba56:	47a0      	blx	r4
 800ba58:	3001      	adds	r0, #1
 800ba5a:	d1c5      	bne.n	800b9e8 <_printf_float+0x31c>
 800ba5c:	e692      	b.n	800b784 <_printf_float+0xb8>
 800ba5e:	002a      	movs	r2, r5
 800ba60:	2301      	movs	r3, #1
 800ba62:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ba64:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ba66:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ba68:	321a      	adds	r2, #26
 800ba6a:	47b0      	blx	r6
 800ba6c:	3001      	adds	r0, #1
 800ba6e:	d100      	bne.n	800ba72 <_printf_float+0x3a6>
 800ba70:	e688      	b.n	800b784 <_printf_float+0xb8>
 800ba72:	3401      	adds	r4, #1
 800ba74:	e7bd      	b.n	800b9f2 <_printf_float+0x326>
 800ba76:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba78:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ba7a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ba7c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ba7e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800ba80:	47a0      	blx	r4
 800ba82:	3001      	adds	r0, #1
 800ba84:	d1c1      	bne.n	800ba0a <_printf_float+0x33e>
 800ba86:	e67d      	b.n	800b784 <_printf_float+0xb8>
 800ba88:	19ba      	adds	r2, r7, r6
 800ba8a:	0023      	movs	r3, r4
 800ba8c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ba8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ba90:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ba92:	47b0      	blx	r6
 800ba94:	3001      	adds	r0, #1
 800ba96:	d1c2      	bne.n	800ba1e <_printf_float+0x352>
 800ba98:	e674      	b.n	800b784 <_printf_float+0xb8>
 800ba9a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ba9c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ba9e:	2b01      	cmp	r3, #1
 800baa0:	dc02      	bgt.n	800baa8 <_printf_float+0x3dc>
 800baa2:	2301      	movs	r3, #1
 800baa4:	421a      	tst	r2, r3
 800baa6:	d039      	beq.n	800bb1c <_printf_float+0x450>
 800baa8:	2301      	movs	r3, #1
 800baaa:	003a      	movs	r2, r7
 800baac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800baae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bab0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800bab2:	47b0      	blx	r6
 800bab4:	3001      	adds	r0, #1
 800bab6:	d100      	bne.n	800baba <_printf_float+0x3ee>
 800bab8:	e664      	b.n	800b784 <_printf_float+0xb8>
 800baba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800babc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800babe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bac0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bac2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800bac4:	47b0      	blx	r6
 800bac6:	3001      	adds	r0, #1
 800bac8:	d100      	bne.n	800bacc <_printf_float+0x400>
 800baca:	e65b      	b.n	800b784 <_printf_float+0xb8>
 800bacc:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800bace:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800bad0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bad2:	2200      	movs	r2, #0
 800bad4:	3b01      	subs	r3, #1
 800bad6:	930c      	str	r3, [sp, #48]	@ 0x30
 800bad8:	2300      	movs	r3, #0
 800bada:	f7f4 fcc1 	bl	8000460 <__aeabi_dcmpeq>
 800bade:	2800      	cmp	r0, #0
 800bae0:	d11a      	bne.n	800bb18 <_printf_float+0x44c>
 800bae2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bae4:	1c7a      	adds	r2, r7, #1
 800bae6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bae8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800baea:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800baec:	47b0      	blx	r6
 800baee:	3001      	adds	r0, #1
 800baf0:	d10e      	bne.n	800bb10 <_printf_float+0x444>
 800baf2:	e647      	b.n	800b784 <_printf_float+0xb8>
 800baf4:	002a      	movs	r2, r5
 800baf6:	2301      	movs	r3, #1
 800baf8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bafa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bafc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800bafe:	321a      	adds	r2, #26
 800bb00:	47b8      	blx	r7
 800bb02:	3001      	adds	r0, #1
 800bb04:	d100      	bne.n	800bb08 <_printf_float+0x43c>
 800bb06:	e63d      	b.n	800b784 <_printf_float+0xb8>
 800bb08:	3601      	adds	r6, #1
 800bb0a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bb0c:	429e      	cmp	r6, r3
 800bb0e:	dbf1      	blt.n	800baf4 <_printf_float+0x428>
 800bb10:	002a      	movs	r2, r5
 800bb12:	0023      	movs	r3, r4
 800bb14:	3250      	adds	r2, #80	@ 0x50
 800bb16:	e6da      	b.n	800b8ce <_printf_float+0x202>
 800bb18:	2600      	movs	r6, #0
 800bb1a:	e7f6      	b.n	800bb0a <_printf_float+0x43e>
 800bb1c:	003a      	movs	r2, r7
 800bb1e:	e7e2      	b.n	800bae6 <_printf_float+0x41a>
 800bb20:	002a      	movs	r2, r5
 800bb22:	2301      	movs	r3, #1
 800bb24:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bb26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bb28:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800bb2a:	3219      	adds	r2, #25
 800bb2c:	47b0      	blx	r6
 800bb2e:	3001      	adds	r0, #1
 800bb30:	d100      	bne.n	800bb34 <_printf_float+0x468>
 800bb32:	e627      	b.n	800b784 <_printf_float+0xb8>
 800bb34:	3401      	adds	r4, #1
 800bb36:	68eb      	ldr	r3, [r5, #12]
 800bb38:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800bb3a:	1a9b      	subs	r3, r3, r2
 800bb3c:	42a3      	cmp	r3, r4
 800bb3e:	dcef      	bgt.n	800bb20 <_printf_float+0x454>
 800bb40:	e6f9      	b.n	800b936 <_printf_float+0x26a>
 800bb42:	2400      	movs	r4, #0
 800bb44:	e7f7      	b.n	800bb36 <_printf_float+0x46a>
 800bb46:	46c0      	nop			@ (mov r8, r8)

0800bb48 <_printf_common>:
 800bb48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb4a:	0016      	movs	r6, r2
 800bb4c:	9301      	str	r3, [sp, #4]
 800bb4e:	688a      	ldr	r2, [r1, #8]
 800bb50:	690b      	ldr	r3, [r1, #16]
 800bb52:	000c      	movs	r4, r1
 800bb54:	9000      	str	r0, [sp, #0]
 800bb56:	4293      	cmp	r3, r2
 800bb58:	da00      	bge.n	800bb5c <_printf_common+0x14>
 800bb5a:	0013      	movs	r3, r2
 800bb5c:	0022      	movs	r2, r4
 800bb5e:	6033      	str	r3, [r6, #0]
 800bb60:	3243      	adds	r2, #67	@ 0x43
 800bb62:	7812      	ldrb	r2, [r2, #0]
 800bb64:	2a00      	cmp	r2, #0
 800bb66:	d001      	beq.n	800bb6c <_printf_common+0x24>
 800bb68:	3301      	adds	r3, #1
 800bb6a:	6033      	str	r3, [r6, #0]
 800bb6c:	6823      	ldr	r3, [r4, #0]
 800bb6e:	069b      	lsls	r3, r3, #26
 800bb70:	d502      	bpl.n	800bb78 <_printf_common+0x30>
 800bb72:	6833      	ldr	r3, [r6, #0]
 800bb74:	3302      	adds	r3, #2
 800bb76:	6033      	str	r3, [r6, #0]
 800bb78:	6822      	ldr	r2, [r4, #0]
 800bb7a:	2306      	movs	r3, #6
 800bb7c:	0015      	movs	r5, r2
 800bb7e:	401d      	ands	r5, r3
 800bb80:	421a      	tst	r2, r3
 800bb82:	d027      	beq.n	800bbd4 <_printf_common+0x8c>
 800bb84:	0023      	movs	r3, r4
 800bb86:	3343      	adds	r3, #67	@ 0x43
 800bb88:	781b      	ldrb	r3, [r3, #0]
 800bb8a:	1e5a      	subs	r2, r3, #1
 800bb8c:	4193      	sbcs	r3, r2
 800bb8e:	6822      	ldr	r2, [r4, #0]
 800bb90:	0692      	lsls	r2, r2, #26
 800bb92:	d430      	bmi.n	800bbf6 <_printf_common+0xae>
 800bb94:	0022      	movs	r2, r4
 800bb96:	9901      	ldr	r1, [sp, #4]
 800bb98:	9800      	ldr	r0, [sp, #0]
 800bb9a:	9d08      	ldr	r5, [sp, #32]
 800bb9c:	3243      	adds	r2, #67	@ 0x43
 800bb9e:	47a8      	blx	r5
 800bba0:	3001      	adds	r0, #1
 800bba2:	d025      	beq.n	800bbf0 <_printf_common+0xa8>
 800bba4:	2206      	movs	r2, #6
 800bba6:	6823      	ldr	r3, [r4, #0]
 800bba8:	2500      	movs	r5, #0
 800bbaa:	4013      	ands	r3, r2
 800bbac:	2b04      	cmp	r3, #4
 800bbae:	d105      	bne.n	800bbbc <_printf_common+0x74>
 800bbb0:	6833      	ldr	r3, [r6, #0]
 800bbb2:	68e5      	ldr	r5, [r4, #12]
 800bbb4:	1aed      	subs	r5, r5, r3
 800bbb6:	43eb      	mvns	r3, r5
 800bbb8:	17db      	asrs	r3, r3, #31
 800bbba:	401d      	ands	r5, r3
 800bbbc:	68a3      	ldr	r3, [r4, #8]
 800bbbe:	6922      	ldr	r2, [r4, #16]
 800bbc0:	4293      	cmp	r3, r2
 800bbc2:	dd01      	ble.n	800bbc8 <_printf_common+0x80>
 800bbc4:	1a9b      	subs	r3, r3, r2
 800bbc6:	18ed      	adds	r5, r5, r3
 800bbc8:	2600      	movs	r6, #0
 800bbca:	42b5      	cmp	r5, r6
 800bbcc:	d120      	bne.n	800bc10 <_printf_common+0xc8>
 800bbce:	2000      	movs	r0, #0
 800bbd0:	e010      	b.n	800bbf4 <_printf_common+0xac>
 800bbd2:	3501      	adds	r5, #1
 800bbd4:	68e3      	ldr	r3, [r4, #12]
 800bbd6:	6832      	ldr	r2, [r6, #0]
 800bbd8:	1a9b      	subs	r3, r3, r2
 800bbda:	42ab      	cmp	r3, r5
 800bbdc:	ddd2      	ble.n	800bb84 <_printf_common+0x3c>
 800bbde:	0022      	movs	r2, r4
 800bbe0:	2301      	movs	r3, #1
 800bbe2:	9901      	ldr	r1, [sp, #4]
 800bbe4:	9800      	ldr	r0, [sp, #0]
 800bbe6:	9f08      	ldr	r7, [sp, #32]
 800bbe8:	3219      	adds	r2, #25
 800bbea:	47b8      	blx	r7
 800bbec:	3001      	adds	r0, #1
 800bbee:	d1f0      	bne.n	800bbd2 <_printf_common+0x8a>
 800bbf0:	2001      	movs	r0, #1
 800bbf2:	4240      	negs	r0, r0
 800bbf4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bbf6:	2030      	movs	r0, #48	@ 0x30
 800bbf8:	18e1      	adds	r1, r4, r3
 800bbfa:	3143      	adds	r1, #67	@ 0x43
 800bbfc:	7008      	strb	r0, [r1, #0]
 800bbfe:	0021      	movs	r1, r4
 800bc00:	1c5a      	adds	r2, r3, #1
 800bc02:	3145      	adds	r1, #69	@ 0x45
 800bc04:	7809      	ldrb	r1, [r1, #0]
 800bc06:	18a2      	adds	r2, r4, r2
 800bc08:	3243      	adds	r2, #67	@ 0x43
 800bc0a:	3302      	adds	r3, #2
 800bc0c:	7011      	strb	r1, [r2, #0]
 800bc0e:	e7c1      	b.n	800bb94 <_printf_common+0x4c>
 800bc10:	0022      	movs	r2, r4
 800bc12:	2301      	movs	r3, #1
 800bc14:	9901      	ldr	r1, [sp, #4]
 800bc16:	9800      	ldr	r0, [sp, #0]
 800bc18:	9f08      	ldr	r7, [sp, #32]
 800bc1a:	321a      	adds	r2, #26
 800bc1c:	47b8      	blx	r7
 800bc1e:	3001      	adds	r0, #1
 800bc20:	d0e6      	beq.n	800bbf0 <_printf_common+0xa8>
 800bc22:	3601      	adds	r6, #1
 800bc24:	e7d1      	b.n	800bbca <_printf_common+0x82>
	...

0800bc28 <_printf_i>:
 800bc28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc2a:	b08b      	sub	sp, #44	@ 0x2c
 800bc2c:	9206      	str	r2, [sp, #24]
 800bc2e:	000a      	movs	r2, r1
 800bc30:	3243      	adds	r2, #67	@ 0x43
 800bc32:	9307      	str	r3, [sp, #28]
 800bc34:	9005      	str	r0, [sp, #20]
 800bc36:	9203      	str	r2, [sp, #12]
 800bc38:	7e0a      	ldrb	r2, [r1, #24]
 800bc3a:	000c      	movs	r4, r1
 800bc3c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bc3e:	2a78      	cmp	r2, #120	@ 0x78
 800bc40:	d809      	bhi.n	800bc56 <_printf_i+0x2e>
 800bc42:	2a62      	cmp	r2, #98	@ 0x62
 800bc44:	d80b      	bhi.n	800bc5e <_printf_i+0x36>
 800bc46:	2a00      	cmp	r2, #0
 800bc48:	d100      	bne.n	800bc4c <_printf_i+0x24>
 800bc4a:	e0bc      	b.n	800bdc6 <_printf_i+0x19e>
 800bc4c:	497b      	ldr	r1, [pc, #492]	@ (800be3c <_printf_i+0x214>)
 800bc4e:	9104      	str	r1, [sp, #16]
 800bc50:	2a58      	cmp	r2, #88	@ 0x58
 800bc52:	d100      	bne.n	800bc56 <_printf_i+0x2e>
 800bc54:	e090      	b.n	800bd78 <_printf_i+0x150>
 800bc56:	0025      	movs	r5, r4
 800bc58:	3542      	adds	r5, #66	@ 0x42
 800bc5a:	702a      	strb	r2, [r5, #0]
 800bc5c:	e022      	b.n	800bca4 <_printf_i+0x7c>
 800bc5e:	0010      	movs	r0, r2
 800bc60:	3863      	subs	r0, #99	@ 0x63
 800bc62:	2815      	cmp	r0, #21
 800bc64:	d8f7      	bhi.n	800bc56 <_printf_i+0x2e>
 800bc66:	f7f4 fa61 	bl	800012c <__gnu_thumb1_case_shi>
 800bc6a:	0016      	.short	0x0016
 800bc6c:	fff6001f 	.word	0xfff6001f
 800bc70:	fff6fff6 	.word	0xfff6fff6
 800bc74:	001ffff6 	.word	0x001ffff6
 800bc78:	fff6fff6 	.word	0xfff6fff6
 800bc7c:	fff6fff6 	.word	0xfff6fff6
 800bc80:	003600a1 	.word	0x003600a1
 800bc84:	fff60080 	.word	0xfff60080
 800bc88:	00b2fff6 	.word	0x00b2fff6
 800bc8c:	0036fff6 	.word	0x0036fff6
 800bc90:	fff6fff6 	.word	0xfff6fff6
 800bc94:	0084      	.short	0x0084
 800bc96:	0025      	movs	r5, r4
 800bc98:	681a      	ldr	r2, [r3, #0]
 800bc9a:	3542      	adds	r5, #66	@ 0x42
 800bc9c:	1d11      	adds	r1, r2, #4
 800bc9e:	6019      	str	r1, [r3, #0]
 800bca0:	6813      	ldr	r3, [r2, #0]
 800bca2:	702b      	strb	r3, [r5, #0]
 800bca4:	2301      	movs	r3, #1
 800bca6:	e0a0      	b.n	800bdea <_printf_i+0x1c2>
 800bca8:	6818      	ldr	r0, [r3, #0]
 800bcaa:	6809      	ldr	r1, [r1, #0]
 800bcac:	1d02      	adds	r2, r0, #4
 800bcae:	060d      	lsls	r5, r1, #24
 800bcb0:	d50b      	bpl.n	800bcca <_printf_i+0xa2>
 800bcb2:	6806      	ldr	r6, [r0, #0]
 800bcb4:	601a      	str	r2, [r3, #0]
 800bcb6:	2e00      	cmp	r6, #0
 800bcb8:	da03      	bge.n	800bcc2 <_printf_i+0x9a>
 800bcba:	232d      	movs	r3, #45	@ 0x2d
 800bcbc:	9a03      	ldr	r2, [sp, #12]
 800bcbe:	4276      	negs	r6, r6
 800bcc0:	7013      	strb	r3, [r2, #0]
 800bcc2:	4b5e      	ldr	r3, [pc, #376]	@ (800be3c <_printf_i+0x214>)
 800bcc4:	270a      	movs	r7, #10
 800bcc6:	9304      	str	r3, [sp, #16]
 800bcc8:	e018      	b.n	800bcfc <_printf_i+0xd4>
 800bcca:	6806      	ldr	r6, [r0, #0]
 800bccc:	601a      	str	r2, [r3, #0]
 800bcce:	0649      	lsls	r1, r1, #25
 800bcd0:	d5f1      	bpl.n	800bcb6 <_printf_i+0x8e>
 800bcd2:	b236      	sxth	r6, r6
 800bcd4:	e7ef      	b.n	800bcb6 <_printf_i+0x8e>
 800bcd6:	6808      	ldr	r0, [r1, #0]
 800bcd8:	6819      	ldr	r1, [r3, #0]
 800bcda:	c940      	ldmia	r1!, {r6}
 800bcdc:	0605      	lsls	r5, r0, #24
 800bcde:	d402      	bmi.n	800bce6 <_printf_i+0xbe>
 800bce0:	0640      	lsls	r0, r0, #25
 800bce2:	d500      	bpl.n	800bce6 <_printf_i+0xbe>
 800bce4:	b2b6      	uxth	r6, r6
 800bce6:	6019      	str	r1, [r3, #0]
 800bce8:	4b54      	ldr	r3, [pc, #336]	@ (800be3c <_printf_i+0x214>)
 800bcea:	270a      	movs	r7, #10
 800bcec:	9304      	str	r3, [sp, #16]
 800bcee:	2a6f      	cmp	r2, #111	@ 0x6f
 800bcf0:	d100      	bne.n	800bcf4 <_printf_i+0xcc>
 800bcf2:	3f02      	subs	r7, #2
 800bcf4:	0023      	movs	r3, r4
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	3343      	adds	r3, #67	@ 0x43
 800bcfa:	701a      	strb	r2, [r3, #0]
 800bcfc:	6863      	ldr	r3, [r4, #4]
 800bcfe:	60a3      	str	r3, [r4, #8]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	db03      	blt.n	800bd0c <_printf_i+0xe4>
 800bd04:	2104      	movs	r1, #4
 800bd06:	6822      	ldr	r2, [r4, #0]
 800bd08:	438a      	bics	r2, r1
 800bd0a:	6022      	str	r2, [r4, #0]
 800bd0c:	2e00      	cmp	r6, #0
 800bd0e:	d102      	bne.n	800bd16 <_printf_i+0xee>
 800bd10:	9d03      	ldr	r5, [sp, #12]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d00c      	beq.n	800bd30 <_printf_i+0x108>
 800bd16:	9d03      	ldr	r5, [sp, #12]
 800bd18:	0030      	movs	r0, r6
 800bd1a:	0039      	movs	r1, r7
 800bd1c:	f7f4 faa0 	bl	8000260 <__aeabi_uidivmod>
 800bd20:	9b04      	ldr	r3, [sp, #16]
 800bd22:	3d01      	subs	r5, #1
 800bd24:	5c5b      	ldrb	r3, [r3, r1]
 800bd26:	702b      	strb	r3, [r5, #0]
 800bd28:	0033      	movs	r3, r6
 800bd2a:	0006      	movs	r6, r0
 800bd2c:	429f      	cmp	r7, r3
 800bd2e:	d9f3      	bls.n	800bd18 <_printf_i+0xf0>
 800bd30:	2f08      	cmp	r7, #8
 800bd32:	d109      	bne.n	800bd48 <_printf_i+0x120>
 800bd34:	6823      	ldr	r3, [r4, #0]
 800bd36:	07db      	lsls	r3, r3, #31
 800bd38:	d506      	bpl.n	800bd48 <_printf_i+0x120>
 800bd3a:	6862      	ldr	r2, [r4, #4]
 800bd3c:	6923      	ldr	r3, [r4, #16]
 800bd3e:	429a      	cmp	r2, r3
 800bd40:	dc02      	bgt.n	800bd48 <_printf_i+0x120>
 800bd42:	2330      	movs	r3, #48	@ 0x30
 800bd44:	3d01      	subs	r5, #1
 800bd46:	702b      	strb	r3, [r5, #0]
 800bd48:	9b03      	ldr	r3, [sp, #12]
 800bd4a:	1b5b      	subs	r3, r3, r5
 800bd4c:	6123      	str	r3, [r4, #16]
 800bd4e:	9b07      	ldr	r3, [sp, #28]
 800bd50:	0021      	movs	r1, r4
 800bd52:	9300      	str	r3, [sp, #0]
 800bd54:	9805      	ldr	r0, [sp, #20]
 800bd56:	9b06      	ldr	r3, [sp, #24]
 800bd58:	aa09      	add	r2, sp, #36	@ 0x24
 800bd5a:	f7ff fef5 	bl	800bb48 <_printf_common>
 800bd5e:	3001      	adds	r0, #1
 800bd60:	d148      	bne.n	800bdf4 <_printf_i+0x1cc>
 800bd62:	2001      	movs	r0, #1
 800bd64:	4240      	negs	r0, r0
 800bd66:	b00b      	add	sp, #44	@ 0x2c
 800bd68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd6a:	2220      	movs	r2, #32
 800bd6c:	6809      	ldr	r1, [r1, #0]
 800bd6e:	430a      	orrs	r2, r1
 800bd70:	6022      	str	r2, [r4, #0]
 800bd72:	2278      	movs	r2, #120	@ 0x78
 800bd74:	4932      	ldr	r1, [pc, #200]	@ (800be40 <_printf_i+0x218>)
 800bd76:	9104      	str	r1, [sp, #16]
 800bd78:	0021      	movs	r1, r4
 800bd7a:	3145      	adds	r1, #69	@ 0x45
 800bd7c:	700a      	strb	r2, [r1, #0]
 800bd7e:	6819      	ldr	r1, [r3, #0]
 800bd80:	6822      	ldr	r2, [r4, #0]
 800bd82:	c940      	ldmia	r1!, {r6}
 800bd84:	0610      	lsls	r0, r2, #24
 800bd86:	d402      	bmi.n	800bd8e <_printf_i+0x166>
 800bd88:	0650      	lsls	r0, r2, #25
 800bd8a:	d500      	bpl.n	800bd8e <_printf_i+0x166>
 800bd8c:	b2b6      	uxth	r6, r6
 800bd8e:	6019      	str	r1, [r3, #0]
 800bd90:	07d3      	lsls	r3, r2, #31
 800bd92:	d502      	bpl.n	800bd9a <_printf_i+0x172>
 800bd94:	2320      	movs	r3, #32
 800bd96:	4313      	orrs	r3, r2
 800bd98:	6023      	str	r3, [r4, #0]
 800bd9a:	2e00      	cmp	r6, #0
 800bd9c:	d001      	beq.n	800bda2 <_printf_i+0x17a>
 800bd9e:	2710      	movs	r7, #16
 800bda0:	e7a8      	b.n	800bcf4 <_printf_i+0xcc>
 800bda2:	2220      	movs	r2, #32
 800bda4:	6823      	ldr	r3, [r4, #0]
 800bda6:	4393      	bics	r3, r2
 800bda8:	6023      	str	r3, [r4, #0]
 800bdaa:	e7f8      	b.n	800bd9e <_printf_i+0x176>
 800bdac:	681a      	ldr	r2, [r3, #0]
 800bdae:	680d      	ldr	r5, [r1, #0]
 800bdb0:	1d10      	adds	r0, r2, #4
 800bdb2:	6949      	ldr	r1, [r1, #20]
 800bdb4:	6018      	str	r0, [r3, #0]
 800bdb6:	6813      	ldr	r3, [r2, #0]
 800bdb8:	062e      	lsls	r6, r5, #24
 800bdba:	d501      	bpl.n	800bdc0 <_printf_i+0x198>
 800bdbc:	6019      	str	r1, [r3, #0]
 800bdbe:	e002      	b.n	800bdc6 <_printf_i+0x19e>
 800bdc0:	066d      	lsls	r5, r5, #25
 800bdc2:	d5fb      	bpl.n	800bdbc <_printf_i+0x194>
 800bdc4:	8019      	strh	r1, [r3, #0]
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	9d03      	ldr	r5, [sp, #12]
 800bdca:	6123      	str	r3, [r4, #16]
 800bdcc:	e7bf      	b.n	800bd4e <_printf_i+0x126>
 800bdce:	681a      	ldr	r2, [r3, #0]
 800bdd0:	1d11      	adds	r1, r2, #4
 800bdd2:	6019      	str	r1, [r3, #0]
 800bdd4:	6815      	ldr	r5, [r2, #0]
 800bdd6:	2100      	movs	r1, #0
 800bdd8:	0028      	movs	r0, r5
 800bdda:	6862      	ldr	r2, [r4, #4]
 800bddc:	f000 fbc3 	bl	800c566 <memchr>
 800bde0:	2800      	cmp	r0, #0
 800bde2:	d001      	beq.n	800bde8 <_printf_i+0x1c0>
 800bde4:	1b40      	subs	r0, r0, r5
 800bde6:	6060      	str	r0, [r4, #4]
 800bde8:	6863      	ldr	r3, [r4, #4]
 800bdea:	6123      	str	r3, [r4, #16]
 800bdec:	2300      	movs	r3, #0
 800bdee:	9a03      	ldr	r2, [sp, #12]
 800bdf0:	7013      	strb	r3, [r2, #0]
 800bdf2:	e7ac      	b.n	800bd4e <_printf_i+0x126>
 800bdf4:	002a      	movs	r2, r5
 800bdf6:	6923      	ldr	r3, [r4, #16]
 800bdf8:	9906      	ldr	r1, [sp, #24]
 800bdfa:	9805      	ldr	r0, [sp, #20]
 800bdfc:	9d07      	ldr	r5, [sp, #28]
 800bdfe:	47a8      	blx	r5
 800be00:	3001      	adds	r0, #1
 800be02:	d0ae      	beq.n	800bd62 <_printf_i+0x13a>
 800be04:	6823      	ldr	r3, [r4, #0]
 800be06:	079b      	lsls	r3, r3, #30
 800be08:	d415      	bmi.n	800be36 <_printf_i+0x20e>
 800be0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be0c:	68e0      	ldr	r0, [r4, #12]
 800be0e:	4298      	cmp	r0, r3
 800be10:	daa9      	bge.n	800bd66 <_printf_i+0x13e>
 800be12:	0018      	movs	r0, r3
 800be14:	e7a7      	b.n	800bd66 <_printf_i+0x13e>
 800be16:	0022      	movs	r2, r4
 800be18:	2301      	movs	r3, #1
 800be1a:	9906      	ldr	r1, [sp, #24]
 800be1c:	9805      	ldr	r0, [sp, #20]
 800be1e:	9e07      	ldr	r6, [sp, #28]
 800be20:	3219      	adds	r2, #25
 800be22:	47b0      	blx	r6
 800be24:	3001      	adds	r0, #1
 800be26:	d09c      	beq.n	800bd62 <_printf_i+0x13a>
 800be28:	3501      	adds	r5, #1
 800be2a:	68e3      	ldr	r3, [r4, #12]
 800be2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be2e:	1a9b      	subs	r3, r3, r2
 800be30:	42ab      	cmp	r3, r5
 800be32:	dcf0      	bgt.n	800be16 <_printf_i+0x1ee>
 800be34:	e7e9      	b.n	800be0a <_printf_i+0x1e2>
 800be36:	2500      	movs	r5, #0
 800be38:	e7f7      	b.n	800be2a <_printf_i+0x202>
 800be3a:	46c0      	nop			@ (mov r8, r8)
 800be3c:	0800e313 	.word	0x0800e313
 800be40:	0800e324 	.word	0x0800e324

0800be44 <__sflush_r>:
 800be44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be46:	220c      	movs	r2, #12
 800be48:	5e8b      	ldrsh	r3, [r1, r2]
 800be4a:	0005      	movs	r5, r0
 800be4c:	000c      	movs	r4, r1
 800be4e:	071a      	lsls	r2, r3, #28
 800be50:	d456      	bmi.n	800bf00 <__sflush_r+0xbc>
 800be52:	684a      	ldr	r2, [r1, #4]
 800be54:	2a00      	cmp	r2, #0
 800be56:	dc02      	bgt.n	800be5e <__sflush_r+0x1a>
 800be58:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800be5a:	2a00      	cmp	r2, #0
 800be5c:	dd4e      	ble.n	800befc <__sflush_r+0xb8>
 800be5e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800be60:	2f00      	cmp	r7, #0
 800be62:	d04b      	beq.n	800befc <__sflush_r+0xb8>
 800be64:	2200      	movs	r2, #0
 800be66:	2080      	movs	r0, #128	@ 0x80
 800be68:	682e      	ldr	r6, [r5, #0]
 800be6a:	602a      	str	r2, [r5, #0]
 800be6c:	001a      	movs	r2, r3
 800be6e:	0140      	lsls	r0, r0, #5
 800be70:	6a21      	ldr	r1, [r4, #32]
 800be72:	4002      	ands	r2, r0
 800be74:	4203      	tst	r3, r0
 800be76:	d033      	beq.n	800bee0 <__sflush_r+0x9c>
 800be78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800be7a:	89a3      	ldrh	r3, [r4, #12]
 800be7c:	075b      	lsls	r3, r3, #29
 800be7e:	d506      	bpl.n	800be8e <__sflush_r+0x4a>
 800be80:	6863      	ldr	r3, [r4, #4]
 800be82:	1ad2      	subs	r2, r2, r3
 800be84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800be86:	2b00      	cmp	r3, #0
 800be88:	d001      	beq.n	800be8e <__sflush_r+0x4a>
 800be8a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800be8c:	1ad2      	subs	r2, r2, r3
 800be8e:	2300      	movs	r3, #0
 800be90:	0028      	movs	r0, r5
 800be92:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800be94:	6a21      	ldr	r1, [r4, #32]
 800be96:	47b8      	blx	r7
 800be98:	89a2      	ldrh	r2, [r4, #12]
 800be9a:	1c43      	adds	r3, r0, #1
 800be9c:	d106      	bne.n	800beac <__sflush_r+0x68>
 800be9e:	6829      	ldr	r1, [r5, #0]
 800bea0:	291d      	cmp	r1, #29
 800bea2:	d846      	bhi.n	800bf32 <__sflush_r+0xee>
 800bea4:	4b29      	ldr	r3, [pc, #164]	@ (800bf4c <__sflush_r+0x108>)
 800bea6:	410b      	asrs	r3, r1
 800bea8:	07db      	lsls	r3, r3, #31
 800beaa:	d442      	bmi.n	800bf32 <__sflush_r+0xee>
 800beac:	2300      	movs	r3, #0
 800beae:	6063      	str	r3, [r4, #4]
 800beb0:	6923      	ldr	r3, [r4, #16]
 800beb2:	6023      	str	r3, [r4, #0]
 800beb4:	04d2      	lsls	r2, r2, #19
 800beb6:	d505      	bpl.n	800bec4 <__sflush_r+0x80>
 800beb8:	1c43      	adds	r3, r0, #1
 800beba:	d102      	bne.n	800bec2 <__sflush_r+0x7e>
 800bebc:	682b      	ldr	r3, [r5, #0]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d100      	bne.n	800bec4 <__sflush_r+0x80>
 800bec2:	6560      	str	r0, [r4, #84]	@ 0x54
 800bec4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bec6:	602e      	str	r6, [r5, #0]
 800bec8:	2900      	cmp	r1, #0
 800beca:	d017      	beq.n	800befc <__sflush_r+0xb8>
 800becc:	0023      	movs	r3, r4
 800bece:	3344      	adds	r3, #68	@ 0x44
 800bed0:	4299      	cmp	r1, r3
 800bed2:	d002      	beq.n	800beda <__sflush_r+0x96>
 800bed4:	0028      	movs	r0, r5
 800bed6:	f001 f9fb 	bl	800d2d0 <_free_r>
 800beda:	2300      	movs	r3, #0
 800bedc:	6363      	str	r3, [r4, #52]	@ 0x34
 800bede:	e00d      	b.n	800befc <__sflush_r+0xb8>
 800bee0:	2301      	movs	r3, #1
 800bee2:	0028      	movs	r0, r5
 800bee4:	47b8      	blx	r7
 800bee6:	0002      	movs	r2, r0
 800bee8:	1c43      	adds	r3, r0, #1
 800beea:	d1c6      	bne.n	800be7a <__sflush_r+0x36>
 800beec:	682b      	ldr	r3, [r5, #0]
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d0c3      	beq.n	800be7a <__sflush_r+0x36>
 800bef2:	2b1d      	cmp	r3, #29
 800bef4:	d001      	beq.n	800befa <__sflush_r+0xb6>
 800bef6:	2b16      	cmp	r3, #22
 800bef8:	d11a      	bne.n	800bf30 <__sflush_r+0xec>
 800befa:	602e      	str	r6, [r5, #0]
 800befc:	2000      	movs	r0, #0
 800befe:	e01e      	b.n	800bf3e <__sflush_r+0xfa>
 800bf00:	690e      	ldr	r6, [r1, #16]
 800bf02:	2e00      	cmp	r6, #0
 800bf04:	d0fa      	beq.n	800befc <__sflush_r+0xb8>
 800bf06:	680f      	ldr	r7, [r1, #0]
 800bf08:	600e      	str	r6, [r1, #0]
 800bf0a:	1bba      	subs	r2, r7, r6
 800bf0c:	9201      	str	r2, [sp, #4]
 800bf0e:	2200      	movs	r2, #0
 800bf10:	079b      	lsls	r3, r3, #30
 800bf12:	d100      	bne.n	800bf16 <__sflush_r+0xd2>
 800bf14:	694a      	ldr	r2, [r1, #20]
 800bf16:	60a2      	str	r2, [r4, #8]
 800bf18:	9b01      	ldr	r3, [sp, #4]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	ddee      	ble.n	800befc <__sflush_r+0xb8>
 800bf1e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800bf20:	0032      	movs	r2, r6
 800bf22:	001f      	movs	r7, r3
 800bf24:	0028      	movs	r0, r5
 800bf26:	9b01      	ldr	r3, [sp, #4]
 800bf28:	6a21      	ldr	r1, [r4, #32]
 800bf2a:	47b8      	blx	r7
 800bf2c:	2800      	cmp	r0, #0
 800bf2e:	dc07      	bgt.n	800bf40 <__sflush_r+0xfc>
 800bf30:	89a2      	ldrh	r2, [r4, #12]
 800bf32:	2340      	movs	r3, #64	@ 0x40
 800bf34:	2001      	movs	r0, #1
 800bf36:	4313      	orrs	r3, r2
 800bf38:	b21b      	sxth	r3, r3
 800bf3a:	81a3      	strh	r3, [r4, #12]
 800bf3c:	4240      	negs	r0, r0
 800bf3e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bf40:	9b01      	ldr	r3, [sp, #4]
 800bf42:	1836      	adds	r6, r6, r0
 800bf44:	1a1b      	subs	r3, r3, r0
 800bf46:	9301      	str	r3, [sp, #4]
 800bf48:	e7e6      	b.n	800bf18 <__sflush_r+0xd4>
 800bf4a:	46c0      	nop			@ (mov r8, r8)
 800bf4c:	dfbffffe 	.word	0xdfbffffe

0800bf50 <_fflush_r>:
 800bf50:	690b      	ldr	r3, [r1, #16]
 800bf52:	b570      	push	{r4, r5, r6, lr}
 800bf54:	0005      	movs	r5, r0
 800bf56:	000c      	movs	r4, r1
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d102      	bne.n	800bf62 <_fflush_r+0x12>
 800bf5c:	2500      	movs	r5, #0
 800bf5e:	0028      	movs	r0, r5
 800bf60:	bd70      	pop	{r4, r5, r6, pc}
 800bf62:	2800      	cmp	r0, #0
 800bf64:	d004      	beq.n	800bf70 <_fflush_r+0x20>
 800bf66:	6a03      	ldr	r3, [r0, #32]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d101      	bne.n	800bf70 <_fflush_r+0x20>
 800bf6c:	f000 f8ac 	bl	800c0c8 <__sinit>
 800bf70:	220c      	movs	r2, #12
 800bf72:	5ea3      	ldrsh	r3, [r4, r2]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d0f1      	beq.n	800bf5c <_fflush_r+0xc>
 800bf78:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bf7a:	07d2      	lsls	r2, r2, #31
 800bf7c:	d404      	bmi.n	800bf88 <_fflush_r+0x38>
 800bf7e:	059b      	lsls	r3, r3, #22
 800bf80:	d402      	bmi.n	800bf88 <_fflush_r+0x38>
 800bf82:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf84:	f000 fae5 	bl	800c552 <__retarget_lock_acquire_recursive>
 800bf88:	0028      	movs	r0, r5
 800bf8a:	0021      	movs	r1, r4
 800bf8c:	f7ff ff5a 	bl	800be44 <__sflush_r>
 800bf90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bf92:	0005      	movs	r5, r0
 800bf94:	07db      	lsls	r3, r3, #31
 800bf96:	d4e2      	bmi.n	800bf5e <_fflush_r+0xe>
 800bf98:	89a3      	ldrh	r3, [r4, #12]
 800bf9a:	059b      	lsls	r3, r3, #22
 800bf9c:	d4df      	bmi.n	800bf5e <_fflush_r+0xe>
 800bf9e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bfa0:	f000 fad8 	bl	800c554 <__retarget_lock_release_recursive>
 800bfa4:	e7db      	b.n	800bf5e <_fflush_r+0xe>
	...

0800bfa8 <std>:
 800bfa8:	2300      	movs	r3, #0
 800bfaa:	b510      	push	{r4, lr}
 800bfac:	0004      	movs	r4, r0
 800bfae:	6003      	str	r3, [r0, #0]
 800bfb0:	6043      	str	r3, [r0, #4]
 800bfb2:	6083      	str	r3, [r0, #8]
 800bfb4:	8181      	strh	r1, [r0, #12]
 800bfb6:	6643      	str	r3, [r0, #100]	@ 0x64
 800bfb8:	81c2      	strh	r2, [r0, #14]
 800bfba:	6103      	str	r3, [r0, #16]
 800bfbc:	6143      	str	r3, [r0, #20]
 800bfbe:	6183      	str	r3, [r0, #24]
 800bfc0:	0019      	movs	r1, r3
 800bfc2:	2208      	movs	r2, #8
 800bfc4:	305c      	adds	r0, #92	@ 0x5c
 800bfc6:	f000 f9d0 	bl	800c36a <memset>
 800bfca:	4b0b      	ldr	r3, [pc, #44]	@ (800bff8 <std+0x50>)
 800bfcc:	6224      	str	r4, [r4, #32]
 800bfce:	6263      	str	r3, [r4, #36]	@ 0x24
 800bfd0:	4b0a      	ldr	r3, [pc, #40]	@ (800bffc <std+0x54>)
 800bfd2:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bfd4:	4b0a      	ldr	r3, [pc, #40]	@ (800c000 <std+0x58>)
 800bfd6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bfd8:	4b0a      	ldr	r3, [pc, #40]	@ (800c004 <std+0x5c>)
 800bfda:	6323      	str	r3, [r4, #48]	@ 0x30
 800bfdc:	4b0a      	ldr	r3, [pc, #40]	@ (800c008 <std+0x60>)
 800bfde:	429c      	cmp	r4, r3
 800bfe0:	d005      	beq.n	800bfee <std+0x46>
 800bfe2:	4b0a      	ldr	r3, [pc, #40]	@ (800c00c <std+0x64>)
 800bfe4:	429c      	cmp	r4, r3
 800bfe6:	d002      	beq.n	800bfee <std+0x46>
 800bfe8:	4b09      	ldr	r3, [pc, #36]	@ (800c010 <std+0x68>)
 800bfea:	429c      	cmp	r4, r3
 800bfec:	d103      	bne.n	800bff6 <std+0x4e>
 800bfee:	0020      	movs	r0, r4
 800bff0:	3058      	adds	r0, #88	@ 0x58
 800bff2:	f000 faad 	bl	800c550 <__retarget_lock_init_recursive>
 800bff6:	bd10      	pop	{r4, pc}
 800bff8:	0800c151 	.word	0x0800c151
 800bffc:	0800c179 	.word	0x0800c179
 800c000:	0800c1b1 	.word	0x0800c1b1
 800c004:	0800c1dd 	.word	0x0800c1dd
 800c008:	20000804 	.word	0x20000804
 800c00c:	2000086c 	.word	0x2000086c
 800c010:	200008d4 	.word	0x200008d4

0800c014 <stdio_exit_handler>:
 800c014:	b510      	push	{r4, lr}
 800c016:	4a03      	ldr	r2, [pc, #12]	@ (800c024 <stdio_exit_handler+0x10>)
 800c018:	4903      	ldr	r1, [pc, #12]	@ (800c028 <stdio_exit_handler+0x14>)
 800c01a:	4804      	ldr	r0, [pc, #16]	@ (800c02c <stdio_exit_handler+0x18>)
 800c01c:	f000 f87c 	bl	800c118 <_fwalk_sglue>
 800c020:	bd10      	pop	{r4, pc}
 800c022:	46c0      	nop			@ (mov r8, r8)
 800c024:	2000000c 	.word	0x2000000c
 800c028:	0800bf51 	.word	0x0800bf51
 800c02c:	2000001c 	.word	0x2000001c

0800c030 <cleanup_stdio>:
 800c030:	6841      	ldr	r1, [r0, #4]
 800c032:	4b0b      	ldr	r3, [pc, #44]	@ (800c060 <cleanup_stdio+0x30>)
 800c034:	b510      	push	{r4, lr}
 800c036:	0004      	movs	r4, r0
 800c038:	4299      	cmp	r1, r3
 800c03a:	d001      	beq.n	800c040 <cleanup_stdio+0x10>
 800c03c:	f7ff ff88 	bl	800bf50 <_fflush_r>
 800c040:	68a1      	ldr	r1, [r4, #8]
 800c042:	4b08      	ldr	r3, [pc, #32]	@ (800c064 <cleanup_stdio+0x34>)
 800c044:	4299      	cmp	r1, r3
 800c046:	d002      	beq.n	800c04e <cleanup_stdio+0x1e>
 800c048:	0020      	movs	r0, r4
 800c04a:	f7ff ff81 	bl	800bf50 <_fflush_r>
 800c04e:	68e1      	ldr	r1, [r4, #12]
 800c050:	4b05      	ldr	r3, [pc, #20]	@ (800c068 <cleanup_stdio+0x38>)
 800c052:	4299      	cmp	r1, r3
 800c054:	d002      	beq.n	800c05c <cleanup_stdio+0x2c>
 800c056:	0020      	movs	r0, r4
 800c058:	f7ff ff7a 	bl	800bf50 <_fflush_r>
 800c05c:	bd10      	pop	{r4, pc}
 800c05e:	46c0      	nop			@ (mov r8, r8)
 800c060:	20000804 	.word	0x20000804
 800c064:	2000086c 	.word	0x2000086c
 800c068:	200008d4 	.word	0x200008d4

0800c06c <global_stdio_init.part.0>:
 800c06c:	b510      	push	{r4, lr}
 800c06e:	4b09      	ldr	r3, [pc, #36]	@ (800c094 <global_stdio_init.part.0+0x28>)
 800c070:	4a09      	ldr	r2, [pc, #36]	@ (800c098 <global_stdio_init.part.0+0x2c>)
 800c072:	2104      	movs	r1, #4
 800c074:	601a      	str	r2, [r3, #0]
 800c076:	4809      	ldr	r0, [pc, #36]	@ (800c09c <global_stdio_init.part.0+0x30>)
 800c078:	2200      	movs	r2, #0
 800c07a:	f7ff ff95 	bl	800bfa8 <std>
 800c07e:	2201      	movs	r2, #1
 800c080:	2109      	movs	r1, #9
 800c082:	4807      	ldr	r0, [pc, #28]	@ (800c0a0 <global_stdio_init.part.0+0x34>)
 800c084:	f7ff ff90 	bl	800bfa8 <std>
 800c088:	2202      	movs	r2, #2
 800c08a:	2112      	movs	r1, #18
 800c08c:	4805      	ldr	r0, [pc, #20]	@ (800c0a4 <global_stdio_init.part.0+0x38>)
 800c08e:	f7ff ff8b 	bl	800bfa8 <std>
 800c092:	bd10      	pop	{r4, pc}
 800c094:	2000093c 	.word	0x2000093c
 800c098:	0800c015 	.word	0x0800c015
 800c09c:	20000804 	.word	0x20000804
 800c0a0:	2000086c 	.word	0x2000086c
 800c0a4:	200008d4 	.word	0x200008d4

0800c0a8 <__sfp_lock_acquire>:
 800c0a8:	b510      	push	{r4, lr}
 800c0aa:	4802      	ldr	r0, [pc, #8]	@ (800c0b4 <__sfp_lock_acquire+0xc>)
 800c0ac:	f000 fa51 	bl	800c552 <__retarget_lock_acquire_recursive>
 800c0b0:	bd10      	pop	{r4, pc}
 800c0b2:	46c0      	nop			@ (mov r8, r8)
 800c0b4:	20000945 	.word	0x20000945

0800c0b8 <__sfp_lock_release>:
 800c0b8:	b510      	push	{r4, lr}
 800c0ba:	4802      	ldr	r0, [pc, #8]	@ (800c0c4 <__sfp_lock_release+0xc>)
 800c0bc:	f000 fa4a 	bl	800c554 <__retarget_lock_release_recursive>
 800c0c0:	bd10      	pop	{r4, pc}
 800c0c2:	46c0      	nop			@ (mov r8, r8)
 800c0c4:	20000945 	.word	0x20000945

0800c0c8 <__sinit>:
 800c0c8:	b510      	push	{r4, lr}
 800c0ca:	0004      	movs	r4, r0
 800c0cc:	f7ff ffec 	bl	800c0a8 <__sfp_lock_acquire>
 800c0d0:	6a23      	ldr	r3, [r4, #32]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d002      	beq.n	800c0dc <__sinit+0x14>
 800c0d6:	f7ff ffef 	bl	800c0b8 <__sfp_lock_release>
 800c0da:	bd10      	pop	{r4, pc}
 800c0dc:	4b04      	ldr	r3, [pc, #16]	@ (800c0f0 <__sinit+0x28>)
 800c0de:	6223      	str	r3, [r4, #32]
 800c0e0:	4b04      	ldr	r3, [pc, #16]	@ (800c0f4 <__sinit+0x2c>)
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d1f6      	bne.n	800c0d6 <__sinit+0xe>
 800c0e8:	f7ff ffc0 	bl	800c06c <global_stdio_init.part.0>
 800c0ec:	e7f3      	b.n	800c0d6 <__sinit+0xe>
 800c0ee:	46c0      	nop			@ (mov r8, r8)
 800c0f0:	0800c031 	.word	0x0800c031
 800c0f4:	2000093c 	.word	0x2000093c

0800c0f8 <fiprintf>:
 800c0f8:	b40e      	push	{r1, r2, r3}
 800c0fa:	b517      	push	{r0, r1, r2, r4, lr}
 800c0fc:	4c05      	ldr	r4, [pc, #20]	@ (800c114 <fiprintf+0x1c>)
 800c0fe:	ab05      	add	r3, sp, #20
 800c100:	cb04      	ldmia	r3!, {r2}
 800c102:	0001      	movs	r1, r0
 800c104:	6820      	ldr	r0, [r4, #0]
 800c106:	9301      	str	r3, [sp, #4]
 800c108:	f001 fcf8 	bl	800dafc <_vfiprintf_r>
 800c10c:	bc1e      	pop	{r1, r2, r3, r4}
 800c10e:	bc08      	pop	{r3}
 800c110:	b003      	add	sp, #12
 800c112:	4718      	bx	r3
 800c114:	20000018 	.word	0x20000018

0800c118 <_fwalk_sglue>:
 800c118:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c11a:	0014      	movs	r4, r2
 800c11c:	2600      	movs	r6, #0
 800c11e:	9000      	str	r0, [sp, #0]
 800c120:	9101      	str	r1, [sp, #4]
 800c122:	68a5      	ldr	r5, [r4, #8]
 800c124:	6867      	ldr	r7, [r4, #4]
 800c126:	3f01      	subs	r7, #1
 800c128:	d504      	bpl.n	800c134 <_fwalk_sglue+0x1c>
 800c12a:	6824      	ldr	r4, [r4, #0]
 800c12c:	2c00      	cmp	r4, #0
 800c12e:	d1f8      	bne.n	800c122 <_fwalk_sglue+0xa>
 800c130:	0030      	movs	r0, r6
 800c132:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c134:	89ab      	ldrh	r3, [r5, #12]
 800c136:	2b01      	cmp	r3, #1
 800c138:	d908      	bls.n	800c14c <_fwalk_sglue+0x34>
 800c13a:	220e      	movs	r2, #14
 800c13c:	5eab      	ldrsh	r3, [r5, r2]
 800c13e:	3301      	adds	r3, #1
 800c140:	d004      	beq.n	800c14c <_fwalk_sglue+0x34>
 800c142:	0029      	movs	r1, r5
 800c144:	9800      	ldr	r0, [sp, #0]
 800c146:	9b01      	ldr	r3, [sp, #4]
 800c148:	4798      	blx	r3
 800c14a:	4306      	orrs	r6, r0
 800c14c:	3568      	adds	r5, #104	@ 0x68
 800c14e:	e7ea      	b.n	800c126 <_fwalk_sglue+0xe>

0800c150 <__sread>:
 800c150:	b570      	push	{r4, r5, r6, lr}
 800c152:	000c      	movs	r4, r1
 800c154:	250e      	movs	r5, #14
 800c156:	5f49      	ldrsh	r1, [r1, r5]
 800c158:	f000 f980 	bl	800c45c <_read_r>
 800c15c:	2800      	cmp	r0, #0
 800c15e:	db03      	blt.n	800c168 <__sread+0x18>
 800c160:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800c162:	181b      	adds	r3, r3, r0
 800c164:	6563      	str	r3, [r4, #84]	@ 0x54
 800c166:	bd70      	pop	{r4, r5, r6, pc}
 800c168:	89a3      	ldrh	r3, [r4, #12]
 800c16a:	4a02      	ldr	r2, [pc, #8]	@ (800c174 <__sread+0x24>)
 800c16c:	4013      	ands	r3, r2
 800c16e:	81a3      	strh	r3, [r4, #12]
 800c170:	e7f9      	b.n	800c166 <__sread+0x16>
 800c172:	46c0      	nop			@ (mov r8, r8)
 800c174:	ffffefff 	.word	0xffffefff

0800c178 <__swrite>:
 800c178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c17a:	001f      	movs	r7, r3
 800c17c:	898b      	ldrh	r3, [r1, #12]
 800c17e:	0005      	movs	r5, r0
 800c180:	000c      	movs	r4, r1
 800c182:	0016      	movs	r6, r2
 800c184:	05db      	lsls	r3, r3, #23
 800c186:	d505      	bpl.n	800c194 <__swrite+0x1c>
 800c188:	230e      	movs	r3, #14
 800c18a:	5ec9      	ldrsh	r1, [r1, r3]
 800c18c:	2200      	movs	r2, #0
 800c18e:	2302      	movs	r3, #2
 800c190:	f000 f950 	bl	800c434 <_lseek_r>
 800c194:	89a3      	ldrh	r3, [r4, #12]
 800c196:	4a05      	ldr	r2, [pc, #20]	@ (800c1ac <__swrite+0x34>)
 800c198:	0028      	movs	r0, r5
 800c19a:	4013      	ands	r3, r2
 800c19c:	81a3      	strh	r3, [r4, #12]
 800c19e:	0032      	movs	r2, r6
 800c1a0:	230e      	movs	r3, #14
 800c1a2:	5ee1      	ldrsh	r1, [r4, r3]
 800c1a4:	003b      	movs	r3, r7
 800c1a6:	f000 f995 	bl	800c4d4 <_write_r>
 800c1aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c1ac:	ffffefff 	.word	0xffffefff

0800c1b0 <__sseek>:
 800c1b0:	b570      	push	{r4, r5, r6, lr}
 800c1b2:	000c      	movs	r4, r1
 800c1b4:	250e      	movs	r5, #14
 800c1b6:	5f49      	ldrsh	r1, [r1, r5]
 800c1b8:	f000 f93c 	bl	800c434 <_lseek_r>
 800c1bc:	89a3      	ldrh	r3, [r4, #12]
 800c1be:	1c42      	adds	r2, r0, #1
 800c1c0:	d103      	bne.n	800c1ca <__sseek+0x1a>
 800c1c2:	4a05      	ldr	r2, [pc, #20]	@ (800c1d8 <__sseek+0x28>)
 800c1c4:	4013      	ands	r3, r2
 800c1c6:	81a3      	strh	r3, [r4, #12]
 800c1c8:	bd70      	pop	{r4, r5, r6, pc}
 800c1ca:	2280      	movs	r2, #128	@ 0x80
 800c1cc:	0152      	lsls	r2, r2, #5
 800c1ce:	4313      	orrs	r3, r2
 800c1d0:	81a3      	strh	r3, [r4, #12]
 800c1d2:	6560      	str	r0, [r4, #84]	@ 0x54
 800c1d4:	e7f8      	b.n	800c1c8 <__sseek+0x18>
 800c1d6:	46c0      	nop			@ (mov r8, r8)
 800c1d8:	ffffefff 	.word	0xffffefff

0800c1dc <__sclose>:
 800c1dc:	b510      	push	{r4, lr}
 800c1de:	230e      	movs	r3, #14
 800c1e0:	5ec9      	ldrsh	r1, [r1, r3]
 800c1e2:	f000 f915 	bl	800c410 <_close_r>
 800c1e6:	bd10      	pop	{r4, pc}

0800c1e8 <__swbuf_r>:
 800c1e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1ea:	0006      	movs	r6, r0
 800c1ec:	000d      	movs	r5, r1
 800c1ee:	0014      	movs	r4, r2
 800c1f0:	2800      	cmp	r0, #0
 800c1f2:	d004      	beq.n	800c1fe <__swbuf_r+0x16>
 800c1f4:	6a03      	ldr	r3, [r0, #32]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d101      	bne.n	800c1fe <__swbuf_r+0x16>
 800c1fa:	f7ff ff65 	bl	800c0c8 <__sinit>
 800c1fe:	69a3      	ldr	r3, [r4, #24]
 800c200:	60a3      	str	r3, [r4, #8]
 800c202:	89a3      	ldrh	r3, [r4, #12]
 800c204:	071b      	lsls	r3, r3, #28
 800c206:	d502      	bpl.n	800c20e <__swbuf_r+0x26>
 800c208:	6923      	ldr	r3, [r4, #16]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d109      	bne.n	800c222 <__swbuf_r+0x3a>
 800c20e:	0021      	movs	r1, r4
 800c210:	0030      	movs	r0, r6
 800c212:	f000 f82b 	bl	800c26c <__swsetup_r>
 800c216:	2800      	cmp	r0, #0
 800c218:	d003      	beq.n	800c222 <__swbuf_r+0x3a>
 800c21a:	2501      	movs	r5, #1
 800c21c:	426d      	negs	r5, r5
 800c21e:	0028      	movs	r0, r5
 800c220:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c222:	6923      	ldr	r3, [r4, #16]
 800c224:	6820      	ldr	r0, [r4, #0]
 800c226:	b2ef      	uxtb	r7, r5
 800c228:	1ac0      	subs	r0, r0, r3
 800c22a:	6963      	ldr	r3, [r4, #20]
 800c22c:	b2ed      	uxtb	r5, r5
 800c22e:	4283      	cmp	r3, r0
 800c230:	dc05      	bgt.n	800c23e <__swbuf_r+0x56>
 800c232:	0021      	movs	r1, r4
 800c234:	0030      	movs	r0, r6
 800c236:	f7ff fe8b 	bl	800bf50 <_fflush_r>
 800c23a:	2800      	cmp	r0, #0
 800c23c:	d1ed      	bne.n	800c21a <__swbuf_r+0x32>
 800c23e:	68a3      	ldr	r3, [r4, #8]
 800c240:	3001      	adds	r0, #1
 800c242:	3b01      	subs	r3, #1
 800c244:	60a3      	str	r3, [r4, #8]
 800c246:	6823      	ldr	r3, [r4, #0]
 800c248:	1c5a      	adds	r2, r3, #1
 800c24a:	6022      	str	r2, [r4, #0]
 800c24c:	701f      	strb	r7, [r3, #0]
 800c24e:	6963      	ldr	r3, [r4, #20]
 800c250:	4283      	cmp	r3, r0
 800c252:	d004      	beq.n	800c25e <__swbuf_r+0x76>
 800c254:	89a3      	ldrh	r3, [r4, #12]
 800c256:	07db      	lsls	r3, r3, #31
 800c258:	d5e1      	bpl.n	800c21e <__swbuf_r+0x36>
 800c25a:	2d0a      	cmp	r5, #10
 800c25c:	d1df      	bne.n	800c21e <__swbuf_r+0x36>
 800c25e:	0021      	movs	r1, r4
 800c260:	0030      	movs	r0, r6
 800c262:	f7ff fe75 	bl	800bf50 <_fflush_r>
 800c266:	2800      	cmp	r0, #0
 800c268:	d0d9      	beq.n	800c21e <__swbuf_r+0x36>
 800c26a:	e7d6      	b.n	800c21a <__swbuf_r+0x32>

0800c26c <__swsetup_r>:
 800c26c:	4b2d      	ldr	r3, [pc, #180]	@ (800c324 <__swsetup_r+0xb8>)
 800c26e:	b570      	push	{r4, r5, r6, lr}
 800c270:	0005      	movs	r5, r0
 800c272:	6818      	ldr	r0, [r3, #0]
 800c274:	000c      	movs	r4, r1
 800c276:	2800      	cmp	r0, #0
 800c278:	d004      	beq.n	800c284 <__swsetup_r+0x18>
 800c27a:	6a03      	ldr	r3, [r0, #32]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d101      	bne.n	800c284 <__swsetup_r+0x18>
 800c280:	f7ff ff22 	bl	800c0c8 <__sinit>
 800c284:	230c      	movs	r3, #12
 800c286:	5ee2      	ldrsh	r2, [r4, r3]
 800c288:	0713      	lsls	r3, r2, #28
 800c28a:	d423      	bmi.n	800c2d4 <__swsetup_r+0x68>
 800c28c:	06d3      	lsls	r3, r2, #27
 800c28e:	d407      	bmi.n	800c2a0 <__swsetup_r+0x34>
 800c290:	2309      	movs	r3, #9
 800c292:	602b      	str	r3, [r5, #0]
 800c294:	2340      	movs	r3, #64	@ 0x40
 800c296:	2001      	movs	r0, #1
 800c298:	4313      	orrs	r3, r2
 800c29a:	81a3      	strh	r3, [r4, #12]
 800c29c:	4240      	negs	r0, r0
 800c29e:	e03a      	b.n	800c316 <__swsetup_r+0xaa>
 800c2a0:	0752      	lsls	r2, r2, #29
 800c2a2:	d513      	bpl.n	800c2cc <__swsetup_r+0x60>
 800c2a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c2a6:	2900      	cmp	r1, #0
 800c2a8:	d008      	beq.n	800c2bc <__swsetup_r+0x50>
 800c2aa:	0023      	movs	r3, r4
 800c2ac:	3344      	adds	r3, #68	@ 0x44
 800c2ae:	4299      	cmp	r1, r3
 800c2b0:	d002      	beq.n	800c2b8 <__swsetup_r+0x4c>
 800c2b2:	0028      	movs	r0, r5
 800c2b4:	f001 f80c 	bl	800d2d0 <_free_r>
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	6363      	str	r3, [r4, #52]	@ 0x34
 800c2bc:	2224      	movs	r2, #36	@ 0x24
 800c2be:	89a3      	ldrh	r3, [r4, #12]
 800c2c0:	4393      	bics	r3, r2
 800c2c2:	81a3      	strh	r3, [r4, #12]
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	6063      	str	r3, [r4, #4]
 800c2c8:	6923      	ldr	r3, [r4, #16]
 800c2ca:	6023      	str	r3, [r4, #0]
 800c2cc:	2308      	movs	r3, #8
 800c2ce:	89a2      	ldrh	r2, [r4, #12]
 800c2d0:	4313      	orrs	r3, r2
 800c2d2:	81a3      	strh	r3, [r4, #12]
 800c2d4:	6923      	ldr	r3, [r4, #16]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d10b      	bne.n	800c2f2 <__swsetup_r+0x86>
 800c2da:	21a0      	movs	r1, #160	@ 0xa0
 800c2dc:	2280      	movs	r2, #128	@ 0x80
 800c2de:	89a3      	ldrh	r3, [r4, #12]
 800c2e0:	0089      	lsls	r1, r1, #2
 800c2e2:	0092      	lsls	r2, r2, #2
 800c2e4:	400b      	ands	r3, r1
 800c2e6:	4293      	cmp	r3, r2
 800c2e8:	d003      	beq.n	800c2f2 <__swsetup_r+0x86>
 800c2ea:	0021      	movs	r1, r4
 800c2ec:	0028      	movs	r0, r5
 800c2ee:	f001 fd4b 	bl	800dd88 <__smakebuf_r>
 800c2f2:	230c      	movs	r3, #12
 800c2f4:	5ee2      	ldrsh	r2, [r4, r3]
 800c2f6:	2101      	movs	r1, #1
 800c2f8:	0013      	movs	r3, r2
 800c2fa:	400b      	ands	r3, r1
 800c2fc:	420a      	tst	r2, r1
 800c2fe:	d00b      	beq.n	800c318 <__swsetup_r+0xac>
 800c300:	2300      	movs	r3, #0
 800c302:	60a3      	str	r3, [r4, #8]
 800c304:	6963      	ldr	r3, [r4, #20]
 800c306:	425b      	negs	r3, r3
 800c308:	61a3      	str	r3, [r4, #24]
 800c30a:	2000      	movs	r0, #0
 800c30c:	6923      	ldr	r3, [r4, #16]
 800c30e:	4283      	cmp	r3, r0
 800c310:	d101      	bne.n	800c316 <__swsetup_r+0xaa>
 800c312:	0613      	lsls	r3, r2, #24
 800c314:	d4be      	bmi.n	800c294 <__swsetup_r+0x28>
 800c316:	bd70      	pop	{r4, r5, r6, pc}
 800c318:	0791      	lsls	r1, r2, #30
 800c31a:	d400      	bmi.n	800c31e <__swsetup_r+0xb2>
 800c31c:	6963      	ldr	r3, [r4, #20]
 800c31e:	60a3      	str	r3, [r4, #8]
 800c320:	e7f3      	b.n	800c30a <__swsetup_r+0x9e>
 800c322:	46c0      	nop			@ (mov r8, r8)
 800c324:	20000018 	.word	0x20000018

0800c328 <memcmp>:
 800c328:	b530      	push	{r4, r5, lr}
 800c32a:	2400      	movs	r4, #0
 800c32c:	3901      	subs	r1, #1
 800c32e:	42a2      	cmp	r2, r4
 800c330:	d101      	bne.n	800c336 <memcmp+0xe>
 800c332:	2000      	movs	r0, #0
 800c334:	e005      	b.n	800c342 <memcmp+0x1a>
 800c336:	5d03      	ldrb	r3, [r0, r4]
 800c338:	3401      	adds	r4, #1
 800c33a:	5d0d      	ldrb	r5, [r1, r4]
 800c33c:	42ab      	cmp	r3, r5
 800c33e:	d0f6      	beq.n	800c32e <memcmp+0x6>
 800c340:	1b58      	subs	r0, r3, r5
 800c342:	bd30      	pop	{r4, r5, pc}

0800c344 <memmove>:
 800c344:	b510      	push	{r4, lr}
 800c346:	4288      	cmp	r0, r1
 800c348:	d806      	bhi.n	800c358 <memmove+0x14>
 800c34a:	2300      	movs	r3, #0
 800c34c:	429a      	cmp	r2, r3
 800c34e:	d008      	beq.n	800c362 <memmove+0x1e>
 800c350:	5ccc      	ldrb	r4, [r1, r3]
 800c352:	54c4      	strb	r4, [r0, r3]
 800c354:	3301      	adds	r3, #1
 800c356:	e7f9      	b.n	800c34c <memmove+0x8>
 800c358:	188b      	adds	r3, r1, r2
 800c35a:	4298      	cmp	r0, r3
 800c35c:	d2f5      	bcs.n	800c34a <memmove+0x6>
 800c35e:	3a01      	subs	r2, #1
 800c360:	d200      	bcs.n	800c364 <memmove+0x20>
 800c362:	bd10      	pop	{r4, pc}
 800c364:	5c8b      	ldrb	r3, [r1, r2]
 800c366:	5483      	strb	r3, [r0, r2]
 800c368:	e7f9      	b.n	800c35e <memmove+0x1a>

0800c36a <memset>:
 800c36a:	0003      	movs	r3, r0
 800c36c:	1882      	adds	r2, r0, r2
 800c36e:	4293      	cmp	r3, r2
 800c370:	d100      	bne.n	800c374 <memset+0xa>
 800c372:	4770      	bx	lr
 800c374:	7019      	strb	r1, [r3, #0]
 800c376:	3301      	adds	r3, #1
 800c378:	e7f9      	b.n	800c36e <memset+0x4>

0800c37a <strncpy>:
 800c37a:	0003      	movs	r3, r0
 800c37c:	b530      	push	{r4, r5, lr}
 800c37e:	001d      	movs	r5, r3
 800c380:	2a00      	cmp	r2, #0
 800c382:	d006      	beq.n	800c392 <strncpy+0x18>
 800c384:	780c      	ldrb	r4, [r1, #0]
 800c386:	3a01      	subs	r2, #1
 800c388:	3301      	adds	r3, #1
 800c38a:	702c      	strb	r4, [r5, #0]
 800c38c:	3101      	adds	r1, #1
 800c38e:	2c00      	cmp	r4, #0
 800c390:	d1f5      	bne.n	800c37e <strncpy+0x4>
 800c392:	2100      	movs	r1, #0
 800c394:	189a      	adds	r2, r3, r2
 800c396:	4293      	cmp	r3, r2
 800c398:	d100      	bne.n	800c39c <strncpy+0x22>
 800c39a:	bd30      	pop	{r4, r5, pc}
 800c39c:	7019      	strb	r1, [r3, #0]
 800c39e:	3301      	adds	r3, #1
 800c3a0:	e7f9      	b.n	800c396 <strncpy+0x1c>

0800c3a2 <_raise_r>:
 800c3a2:	b570      	push	{r4, r5, r6, lr}
 800c3a4:	0004      	movs	r4, r0
 800c3a6:	000d      	movs	r5, r1
 800c3a8:	291f      	cmp	r1, #31
 800c3aa:	d904      	bls.n	800c3b6 <_raise_r+0x14>
 800c3ac:	2316      	movs	r3, #22
 800c3ae:	6003      	str	r3, [r0, #0]
 800c3b0:	2001      	movs	r0, #1
 800c3b2:	4240      	negs	r0, r0
 800c3b4:	bd70      	pop	{r4, r5, r6, pc}
 800c3b6:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d004      	beq.n	800c3c6 <_raise_r+0x24>
 800c3bc:	008a      	lsls	r2, r1, #2
 800c3be:	189b      	adds	r3, r3, r2
 800c3c0:	681a      	ldr	r2, [r3, #0]
 800c3c2:	2a00      	cmp	r2, #0
 800c3c4:	d108      	bne.n	800c3d8 <_raise_r+0x36>
 800c3c6:	0020      	movs	r0, r4
 800c3c8:	f000 f86e 	bl	800c4a8 <_getpid_r>
 800c3cc:	002a      	movs	r2, r5
 800c3ce:	0001      	movs	r1, r0
 800c3d0:	0020      	movs	r0, r4
 800c3d2:	f000 f857 	bl	800c484 <_kill_r>
 800c3d6:	e7ed      	b.n	800c3b4 <_raise_r+0x12>
 800c3d8:	2a01      	cmp	r2, #1
 800c3da:	d009      	beq.n	800c3f0 <_raise_r+0x4e>
 800c3dc:	1c51      	adds	r1, r2, #1
 800c3de:	d103      	bne.n	800c3e8 <_raise_r+0x46>
 800c3e0:	2316      	movs	r3, #22
 800c3e2:	6003      	str	r3, [r0, #0]
 800c3e4:	2001      	movs	r0, #1
 800c3e6:	e7e5      	b.n	800c3b4 <_raise_r+0x12>
 800c3e8:	2100      	movs	r1, #0
 800c3ea:	0028      	movs	r0, r5
 800c3ec:	6019      	str	r1, [r3, #0]
 800c3ee:	4790      	blx	r2
 800c3f0:	2000      	movs	r0, #0
 800c3f2:	e7df      	b.n	800c3b4 <_raise_r+0x12>

0800c3f4 <raise>:
 800c3f4:	b510      	push	{r4, lr}
 800c3f6:	4b03      	ldr	r3, [pc, #12]	@ (800c404 <raise+0x10>)
 800c3f8:	0001      	movs	r1, r0
 800c3fa:	6818      	ldr	r0, [r3, #0]
 800c3fc:	f7ff ffd1 	bl	800c3a2 <_raise_r>
 800c400:	bd10      	pop	{r4, pc}
 800c402:	46c0      	nop			@ (mov r8, r8)
 800c404:	20000018 	.word	0x20000018

0800c408 <_localeconv_r>:
 800c408:	4800      	ldr	r0, [pc, #0]	@ (800c40c <_localeconv_r+0x4>)
 800c40a:	4770      	bx	lr
 800c40c:	20000158 	.word	0x20000158

0800c410 <_close_r>:
 800c410:	2300      	movs	r3, #0
 800c412:	b570      	push	{r4, r5, r6, lr}
 800c414:	4d06      	ldr	r5, [pc, #24]	@ (800c430 <_close_r+0x20>)
 800c416:	0004      	movs	r4, r0
 800c418:	0008      	movs	r0, r1
 800c41a:	602b      	str	r3, [r5, #0]
 800c41c:	f7f7 fadc 	bl	80039d8 <_close>
 800c420:	1c43      	adds	r3, r0, #1
 800c422:	d103      	bne.n	800c42c <_close_r+0x1c>
 800c424:	682b      	ldr	r3, [r5, #0]
 800c426:	2b00      	cmp	r3, #0
 800c428:	d000      	beq.n	800c42c <_close_r+0x1c>
 800c42a:	6023      	str	r3, [r4, #0]
 800c42c:	bd70      	pop	{r4, r5, r6, pc}
 800c42e:	46c0      	nop			@ (mov r8, r8)
 800c430:	20000940 	.word	0x20000940

0800c434 <_lseek_r>:
 800c434:	b570      	push	{r4, r5, r6, lr}
 800c436:	0004      	movs	r4, r0
 800c438:	0008      	movs	r0, r1
 800c43a:	0011      	movs	r1, r2
 800c43c:	001a      	movs	r2, r3
 800c43e:	2300      	movs	r3, #0
 800c440:	4d05      	ldr	r5, [pc, #20]	@ (800c458 <_lseek_r+0x24>)
 800c442:	602b      	str	r3, [r5, #0]
 800c444:	f7f7 fad2 	bl	80039ec <_lseek>
 800c448:	1c43      	adds	r3, r0, #1
 800c44a:	d103      	bne.n	800c454 <_lseek_r+0x20>
 800c44c:	682b      	ldr	r3, [r5, #0]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d000      	beq.n	800c454 <_lseek_r+0x20>
 800c452:	6023      	str	r3, [r4, #0]
 800c454:	bd70      	pop	{r4, r5, r6, pc}
 800c456:	46c0      	nop			@ (mov r8, r8)
 800c458:	20000940 	.word	0x20000940

0800c45c <_read_r>:
 800c45c:	b570      	push	{r4, r5, r6, lr}
 800c45e:	0004      	movs	r4, r0
 800c460:	0008      	movs	r0, r1
 800c462:	0011      	movs	r1, r2
 800c464:	001a      	movs	r2, r3
 800c466:	2300      	movs	r3, #0
 800c468:	4d05      	ldr	r5, [pc, #20]	@ (800c480 <_read_r+0x24>)
 800c46a:	602b      	str	r3, [r5, #0]
 800c46c:	f7f7 fa9a 	bl	80039a4 <_read>
 800c470:	1c43      	adds	r3, r0, #1
 800c472:	d103      	bne.n	800c47c <_read_r+0x20>
 800c474:	682b      	ldr	r3, [r5, #0]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d000      	beq.n	800c47c <_read_r+0x20>
 800c47a:	6023      	str	r3, [r4, #0]
 800c47c:	bd70      	pop	{r4, r5, r6, pc}
 800c47e:	46c0      	nop			@ (mov r8, r8)
 800c480:	20000940 	.word	0x20000940

0800c484 <_kill_r>:
 800c484:	2300      	movs	r3, #0
 800c486:	b570      	push	{r4, r5, r6, lr}
 800c488:	4d06      	ldr	r5, [pc, #24]	@ (800c4a4 <_kill_r+0x20>)
 800c48a:	0004      	movs	r4, r0
 800c48c:	0008      	movs	r0, r1
 800c48e:	0011      	movs	r1, r2
 800c490:	602b      	str	r3, [r5, #0]
 800c492:	f7f7 fa79 	bl	8003988 <_kill>
 800c496:	1c43      	adds	r3, r0, #1
 800c498:	d103      	bne.n	800c4a2 <_kill_r+0x1e>
 800c49a:	682b      	ldr	r3, [r5, #0]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d000      	beq.n	800c4a2 <_kill_r+0x1e>
 800c4a0:	6023      	str	r3, [r4, #0]
 800c4a2:	bd70      	pop	{r4, r5, r6, pc}
 800c4a4:	20000940 	.word	0x20000940

0800c4a8 <_getpid_r>:
 800c4a8:	b510      	push	{r4, lr}
 800c4aa:	f7f7 fa6b 	bl	8003984 <_getpid>
 800c4ae:	bd10      	pop	{r4, pc}

0800c4b0 <_sbrk_r>:
 800c4b0:	2300      	movs	r3, #0
 800c4b2:	b570      	push	{r4, r5, r6, lr}
 800c4b4:	4d06      	ldr	r5, [pc, #24]	@ (800c4d0 <_sbrk_r+0x20>)
 800c4b6:	0004      	movs	r4, r0
 800c4b8:	0008      	movs	r0, r1
 800c4ba:	602b      	str	r3, [r5, #0]
 800c4bc:	f7f7 fa98 	bl	80039f0 <_sbrk>
 800c4c0:	1c43      	adds	r3, r0, #1
 800c4c2:	d103      	bne.n	800c4cc <_sbrk_r+0x1c>
 800c4c4:	682b      	ldr	r3, [r5, #0]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d000      	beq.n	800c4cc <_sbrk_r+0x1c>
 800c4ca:	6023      	str	r3, [r4, #0]
 800c4cc:	bd70      	pop	{r4, r5, r6, pc}
 800c4ce:	46c0      	nop			@ (mov r8, r8)
 800c4d0:	20000940 	.word	0x20000940

0800c4d4 <_write_r>:
 800c4d4:	b570      	push	{r4, r5, r6, lr}
 800c4d6:	0004      	movs	r4, r0
 800c4d8:	0008      	movs	r0, r1
 800c4da:	0011      	movs	r1, r2
 800c4dc:	001a      	movs	r2, r3
 800c4de:	2300      	movs	r3, #0
 800c4e0:	4d05      	ldr	r5, [pc, #20]	@ (800c4f8 <_write_r+0x24>)
 800c4e2:	602b      	str	r3, [r5, #0]
 800c4e4:	f7f7 fa6b 	bl	80039be <_write>
 800c4e8:	1c43      	adds	r3, r0, #1
 800c4ea:	d103      	bne.n	800c4f4 <_write_r+0x20>
 800c4ec:	682b      	ldr	r3, [r5, #0]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d000      	beq.n	800c4f4 <_write_r+0x20>
 800c4f2:	6023      	str	r3, [r4, #0]
 800c4f4:	bd70      	pop	{r4, r5, r6, pc}
 800c4f6:	46c0      	nop			@ (mov r8, r8)
 800c4f8:	20000940 	.word	0x20000940

0800c4fc <__errno>:
 800c4fc:	4b01      	ldr	r3, [pc, #4]	@ (800c504 <__errno+0x8>)
 800c4fe:	6818      	ldr	r0, [r3, #0]
 800c500:	4770      	bx	lr
 800c502:	46c0      	nop			@ (mov r8, r8)
 800c504:	20000018 	.word	0x20000018

0800c508 <__libc_init_array>:
 800c508:	b570      	push	{r4, r5, r6, lr}
 800c50a:	2600      	movs	r6, #0
 800c50c:	4c0c      	ldr	r4, [pc, #48]	@ (800c540 <__libc_init_array+0x38>)
 800c50e:	4d0d      	ldr	r5, [pc, #52]	@ (800c544 <__libc_init_array+0x3c>)
 800c510:	1b64      	subs	r4, r4, r5
 800c512:	10a4      	asrs	r4, r4, #2
 800c514:	42a6      	cmp	r6, r4
 800c516:	d109      	bne.n	800c52c <__libc_init_array+0x24>
 800c518:	2600      	movs	r6, #0
 800c51a:	f001 fd7b 	bl	800e014 <_init>
 800c51e:	4c0a      	ldr	r4, [pc, #40]	@ (800c548 <__libc_init_array+0x40>)
 800c520:	4d0a      	ldr	r5, [pc, #40]	@ (800c54c <__libc_init_array+0x44>)
 800c522:	1b64      	subs	r4, r4, r5
 800c524:	10a4      	asrs	r4, r4, #2
 800c526:	42a6      	cmp	r6, r4
 800c528:	d105      	bne.n	800c536 <__libc_init_array+0x2e>
 800c52a:	bd70      	pop	{r4, r5, r6, pc}
 800c52c:	00b3      	lsls	r3, r6, #2
 800c52e:	58eb      	ldr	r3, [r5, r3]
 800c530:	4798      	blx	r3
 800c532:	3601      	adds	r6, #1
 800c534:	e7ee      	b.n	800c514 <__libc_init_array+0xc>
 800c536:	00b3      	lsls	r3, r6, #2
 800c538:	58eb      	ldr	r3, [r5, r3]
 800c53a:	4798      	blx	r3
 800c53c:	3601      	adds	r6, #1
 800c53e:	e7f2      	b.n	800c526 <__libc_init_array+0x1e>
 800c540:	0800e574 	.word	0x0800e574
 800c544:	0800e574 	.word	0x0800e574
 800c548:	0800e578 	.word	0x0800e578
 800c54c:	0800e574 	.word	0x0800e574

0800c550 <__retarget_lock_init_recursive>:
 800c550:	4770      	bx	lr

0800c552 <__retarget_lock_acquire_recursive>:
 800c552:	4770      	bx	lr

0800c554 <__retarget_lock_release_recursive>:
 800c554:	4770      	bx	lr

0800c556 <strcpy>:
 800c556:	0003      	movs	r3, r0
 800c558:	780a      	ldrb	r2, [r1, #0]
 800c55a:	3101      	adds	r1, #1
 800c55c:	701a      	strb	r2, [r3, #0]
 800c55e:	3301      	adds	r3, #1
 800c560:	2a00      	cmp	r2, #0
 800c562:	d1f9      	bne.n	800c558 <strcpy+0x2>
 800c564:	4770      	bx	lr

0800c566 <memchr>:
 800c566:	b2c9      	uxtb	r1, r1
 800c568:	1882      	adds	r2, r0, r2
 800c56a:	4290      	cmp	r0, r2
 800c56c:	d101      	bne.n	800c572 <memchr+0xc>
 800c56e:	2000      	movs	r0, #0
 800c570:	4770      	bx	lr
 800c572:	7803      	ldrb	r3, [r0, #0]
 800c574:	428b      	cmp	r3, r1
 800c576:	d0fb      	beq.n	800c570 <memchr+0xa>
 800c578:	3001      	adds	r0, #1
 800c57a:	e7f6      	b.n	800c56a <memchr+0x4>

0800c57c <memcpy>:
 800c57c:	2300      	movs	r3, #0
 800c57e:	b510      	push	{r4, lr}
 800c580:	429a      	cmp	r2, r3
 800c582:	d100      	bne.n	800c586 <memcpy+0xa>
 800c584:	bd10      	pop	{r4, pc}
 800c586:	5ccc      	ldrb	r4, [r1, r3]
 800c588:	54c4      	strb	r4, [r0, r3]
 800c58a:	3301      	adds	r3, #1
 800c58c:	e7f8      	b.n	800c580 <memcpy+0x4>
	...

0800c590 <__assert_func>:
 800c590:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800c592:	0014      	movs	r4, r2
 800c594:	001a      	movs	r2, r3
 800c596:	4b09      	ldr	r3, [pc, #36]	@ (800c5bc <__assert_func+0x2c>)
 800c598:	0005      	movs	r5, r0
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	000e      	movs	r6, r1
 800c59e:	68d8      	ldr	r0, [r3, #12]
 800c5a0:	4b07      	ldr	r3, [pc, #28]	@ (800c5c0 <__assert_func+0x30>)
 800c5a2:	2c00      	cmp	r4, #0
 800c5a4:	d101      	bne.n	800c5aa <__assert_func+0x1a>
 800c5a6:	4b07      	ldr	r3, [pc, #28]	@ (800c5c4 <__assert_func+0x34>)
 800c5a8:	001c      	movs	r4, r3
 800c5aa:	4907      	ldr	r1, [pc, #28]	@ (800c5c8 <__assert_func+0x38>)
 800c5ac:	9301      	str	r3, [sp, #4]
 800c5ae:	9402      	str	r4, [sp, #8]
 800c5b0:	002b      	movs	r3, r5
 800c5b2:	9600      	str	r6, [sp, #0]
 800c5b4:	f7ff fda0 	bl	800c0f8 <fiprintf>
 800c5b8:	f7fe ff14 	bl	800b3e4 <abort>
 800c5bc:	20000018 	.word	0x20000018
 800c5c0:	0800e335 	.word	0x0800e335
 800c5c4:	0800e370 	.word	0x0800e370
 800c5c8:	0800e342 	.word	0x0800e342

0800c5cc <quorem>:
 800c5cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c5ce:	6902      	ldr	r2, [r0, #16]
 800c5d0:	690f      	ldr	r7, [r1, #16]
 800c5d2:	b087      	sub	sp, #28
 800c5d4:	0006      	movs	r6, r0
 800c5d6:	000b      	movs	r3, r1
 800c5d8:	2000      	movs	r0, #0
 800c5da:	9102      	str	r1, [sp, #8]
 800c5dc:	42ba      	cmp	r2, r7
 800c5de:	db6d      	blt.n	800c6bc <quorem+0xf0>
 800c5e0:	3f01      	subs	r7, #1
 800c5e2:	00bc      	lsls	r4, r7, #2
 800c5e4:	3314      	adds	r3, #20
 800c5e6:	9305      	str	r3, [sp, #20]
 800c5e8:	191b      	adds	r3, r3, r4
 800c5ea:	9303      	str	r3, [sp, #12]
 800c5ec:	0033      	movs	r3, r6
 800c5ee:	3314      	adds	r3, #20
 800c5f0:	191c      	adds	r4, r3, r4
 800c5f2:	9301      	str	r3, [sp, #4]
 800c5f4:	6823      	ldr	r3, [r4, #0]
 800c5f6:	9304      	str	r3, [sp, #16]
 800c5f8:	9b03      	ldr	r3, [sp, #12]
 800c5fa:	9804      	ldr	r0, [sp, #16]
 800c5fc:	681d      	ldr	r5, [r3, #0]
 800c5fe:	3501      	adds	r5, #1
 800c600:	0029      	movs	r1, r5
 800c602:	f7f3 fda7 	bl	8000154 <__udivsi3>
 800c606:	9b04      	ldr	r3, [sp, #16]
 800c608:	9000      	str	r0, [sp, #0]
 800c60a:	42ab      	cmp	r3, r5
 800c60c:	d32b      	bcc.n	800c666 <quorem+0x9a>
 800c60e:	9b05      	ldr	r3, [sp, #20]
 800c610:	9d01      	ldr	r5, [sp, #4]
 800c612:	469c      	mov	ip, r3
 800c614:	2300      	movs	r3, #0
 800c616:	9305      	str	r3, [sp, #20]
 800c618:	9304      	str	r3, [sp, #16]
 800c61a:	4662      	mov	r2, ip
 800c61c:	ca08      	ldmia	r2!, {r3}
 800c61e:	6828      	ldr	r0, [r5, #0]
 800c620:	4694      	mov	ip, r2
 800c622:	9a00      	ldr	r2, [sp, #0]
 800c624:	b299      	uxth	r1, r3
 800c626:	4351      	muls	r1, r2
 800c628:	9a05      	ldr	r2, [sp, #20]
 800c62a:	0c1b      	lsrs	r3, r3, #16
 800c62c:	1889      	adds	r1, r1, r2
 800c62e:	9a00      	ldr	r2, [sp, #0]
 800c630:	4353      	muls	r3, r2
 800c632:	0c0a      	lsrs	r2, r1, #16
 800c634:	189b      	adds	r3, r3, r2
 800c636:	0c1a      	lsrs	r2, r3, #16
 800c638:	b289      	uxth	r1, r1
 800c63a:	9205      	str	r2, [sp, #20]
 800c63c:	b282      	uxth	r2, r0
 800c63e:	1a52      	subs	r2, r2, r1
 800c640:	9904      	ldr	r1, [sp, #16]
 800c642:	0c00      	lsrs	r0, r0, #16
 800c644:	1852      	adds	r2, r2, r1
 800c646:	b29b      	uxth	r3, r3
 800c648:	1411      	asrs	r1, r2, #16
 800c64a:	1ac3      	subs	r3, r0, r3
 800c64c:	185b      	adds	r3, r3, r1
 800c64e:	1419      	asrs	r1, r3, #16
 800c650:	b292      	uxth	r2, r2
 800c652:	041b      	lsls	r3, r3, #16
 800c654:	431a      	orrs	r2, r3
 800c656:	9b03      	ldr	r3, [sp, #12]
 800c658:	9104      	str	r1, [sp, #16]
 800c65a:	c504      	stmia	r5!, {r2}
 800c65c:	4563      	cmp	r3, ip
 800c65e:	d2dc      	bcs.n	800c61a <quorem+0x4e>
 800c660:	6823      	ldr	r3, [r4, #0]
 800c662:	2b00      	cmp	r3, #0
 800c664:	d030      	beq.n	800c6c8 <quorem+0xfc>
 800c666:	0030      	movs	r0, r6
 800c668:	9902      	ldr	r1, [sp, #8]
 800c66a:	f001 f909 	bl	800d880 <__mcmp>
 800c66e:	2800      	cmp	r0, #0
 800c670:	db23      	blt.n	800c6ba <quorem+0xee>
 800c672:	0034      	movs	r4, r6
 800c674:	2500      	movs	r5, #0
 800c676:	9902      	ldr	r1, [sp, #8]
 800c678:	3414      	adds	r4, #20
 800c67a:	3114      	adds	r1, #20
 800c67c:	6823      	ldr	r3, [r4, #0]
 800c67e:	c901      	ldmia	r1!, {r0}
 800c680:	9302      	str	r3, [sp, #8]
 800c682:	466b      	mov	r3, sp
 800c684:	891b      	ldrh	r3, [r3, #8]
 800c686:	b282      	uxth	r2, r0
 800c688:	1a9a      	subs	r2, r3, r2
 800c68a:	9b02      	ldr	r3, [sp, #8]
 800c68c:	1952      	adds	r2, r2, r5
 800c68e:	0c00      	lsrs	r0, r0, #16
 800c690:	0c1b      	lsrs	r3, r3, #16
 800c692:	1a1b      	subs	r3, r3, r0
 800c694:	1410      	asrs	r0, r2, #16
 800c696:	181b      	adds	r3, r3, r0
 800c698:	141d      	asrs	r5, r3, #16
 800c69a:	b292      	uxth	r2, r2
 800c69c:	041b      	lsls	r3, r3, #16
 800c69e:	431a      	orrs	r2, r3
 800c6a0:	9b03      	ldr	r3, [sp, #12]
 800c6a2:	c404      	stmia	r4!, {r2}
 800c6a4:	428b      	cmp	r3, r1
 800c6a6:	d2e9      	bcs.n	800c67c <quorem+0xb0>
 800c6a8:	9a01      	ldr	r2, [sp, #4]
 800c6aa:	00bb      	lsls	r3, r7, #2
 800c6ac:	18d3      	adds	r3, r2, r3
 800c6ae:	681a      	ldr	r2, [r3, #0]
 800c6b0:	2a00      	cmp	r2, #0
 800c6b2:	d013      	beq.n	800c6dc <quorem+0x110>
 800c6b4:	9b00      	ldr	r3, [sp, #0]
 800c6b6:	3301      	adds	r3, #1
 800c6b8:	9300      	str	r3, [sp, #0]
 800c6ba:	9800      	ldr	r0, [sp, #0]
 800c6bc:	b007      	add	sp, #28
 800c6be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c6c0:	6823      	ldr	r3, [r4, #0]
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d104      	bne.n	800c6d0 <quorem+0x104>
 800c6c6:	3f01      	subs	r7, #1
 800c6c8:	9b01      	ldr	r3, [sp, #4]
 800c6ca:	3c04      	subs	r4, #4
 800c6cc:	42a3      	cmp	r3, r4
 800c6ce:	d3f7      	bcc.n	800c6c0 <quorem+0xf4>
 800c6d0:	6137      	str	r7, [r6, #16]
 800c6d2:	e7c8      	b.n	800c666 <quorem+0x9a>
 800c6d4:	681a      	ldr	r2, [r3, #0]
 800c6d6:	2a00      	cmp	r2, #0
 800c6d8:	d104      	bne.n	800c6e4 <quorem+0x118>
 800c6da:	3f01      	subs	r7, #1
 800c6dc:	9a01      	ldr	r2, [sp, #4]
 800c6de:	3b04      	subs	r3, #4
 800c6e0:	429a      	cmp	r2, r3
 800c6e2:	d3f7      	bcc.n	800c6d4 <quorem+0x108>
 800c6e4:	6137      	str	r7, [r6, #16]
 800c6e6:	e7e5      	b.n	800c6b4 <quorem+0xe8>

0800c6e8 <_dtoa_r>:
 800c6e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c6ea:	0014      	movs	r4, r2
 800c6ec:	001d      	movs	r5, r3
 800c6ee:	69c6      	ldr	r6, [r0, #28]
 800c6f0:	b09d      	sub	sp, #116	@ 0x74
 800c6f2:	940a      	str	r4, [sp, #40]	@ 0x28
 800c6f4:	950b      	str	r5, [sp, #44]	@ 0x2c
 800c6f6:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800c6f8:	9003      	str	r0, [sp, #12]
 800c6fa:	2e00      	cmp	r6, #0
 800c6fc:	d10f      	bne.n	800c71e <_dtoa_r+0x36>
 800c6fe:	2010      	movs	r0, #16
 800c700:	f7fe fe78 	bl	800b3f4 <malloc>
 800c704:	9b03      	ldr	r3, [sp, #12]
 800c706:	1e02      	subs	r2, r0, #0
 800c708:	61d8      	str	r0, [r3, #28]
 800c70a:	d104      	bne.n	800c716 <_dtoa_r+0x2e>
 800c70c:	21ef      	movs	r1, #239	@ 0xef
 800c70e:	4bc7      	ldr	r3, [pc, #796]	@ (800ca2c <_dtoa_r+0x344>)
 800c710:	48c7      	ldr	r0, [pc, #796]	@ (800ca30 <_dtoa_r+0x348>)
 800c712:	f7ff ff3d 	bl	800c590 <__assert_func>
 800c716:	6046      	str	r6, [r0, #4]
 800c718:	6086      	str	r6, [r0, #8]
 800c71a:	6006      	str	r6, [r0, #0]
 800c71c:	60c6      	str	r6, [r0, #12]
 800c71e:	9b03      	ldr	r3, [sp, #12]
 800c720:	69db      	ldr	r3, [r3, #28]
 800c722:	6819      	ldr	r1, [r3, #0]
 800c724:	2900      	cmp	r1, #0
 800c726:	d00b      	beq.n	800c740 <_dtoa_r+0x58>
 800c728:	685a      	ldr	r2, [r3, #4]
 800c72a:	2301      	movs	r3, #1
 800c72c:	4093      	lsls	r3, r2
 800c72e:	604a      	str	r2, [r1, #4]
 800c730:	608b      	str	r3, [r1, #8]
 800c732:	9803      	ldr	r0, [sp, #12]
 800c734:	f000 fe5a 	bl	800d3ec <_Bfree>
 800c738:	2200      	movs	r2, #0
 800c73a:	9b03      	ldr	r3, [sp, #12]
 800c73c:	69db      	ldr	r3, [r3, #28]
 800c73e:	601a      	str	r2, [r3, #0]
 800c740:	2d00      	cmp	r5, #0
 800c742:	da1e      	bge.n	800c782 <_dtoa_r+0x9a>
 800c744:	2301      	movs	r3, #1
 800c746:	603b      	str	r3, [r7, #0]
 800c748:	006b      	lsls	r3, r5, #1
 800c74a:	085b      	lsrs	r3, r3, #1
 800c74c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c74e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800c750:	4bb8      	ldr	r3, [pc, #736]	@ (800ca34 <_dtoa_r+0x34c>)
 800c752:	4ab8      	ldr	r2, [pc, #736]	@ (800ca34 <_dtoa_r+0x34c>)
 800c754:	403b      	ands	r3, r7
 800c756:	4293      	cmp	r3, r2
 800c758:	d116      	bne.n	800c788 <_dtoa_r+0xa0>
 800c75a:	4bb7      	ldr	r3, [pc, #732]	@ (800ca38 <_dtoa_r+0x350>)
 800c75c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c75e:	6013      	str	r3, [r2, #0]
 800c760:	033b      	lsls	r3, r7, #12
 800c762:	0b1b      	lsrs	r3, r3, #12
 800c764:	4323      	orrs	r3, r4
 800c766:	d101      	bne.n	800c76c <_dtoa_r+0x84>
 800c768:	f000 fd83 	bl	800d272 <_dtoa_r+0xb8a>
 800c76c:	4bb3      	ldr	r3, [pc, #716]	@ (800ca3c <_dtoa_r+0x354>)
 800c76e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c770:	9308      	str	r3, [sp, #32]
 800c772:	2a00      	cmp	r2, #0
 800c774:	d002      	beq.n	800c77c <_dtoa_r+0x94>
 800c776:	4bb2      	ldr	r3, [pc, #712]	@ (800ca40 <_dtoa_r+0x358>)
 800c778:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c77a:	6013      	str	r3, [r2, #0]
 800c77c:	9808      	ldr	r0, [sp, #32]
 800c77e:	b01d      	add	sp, #116	@ 0x74
 800c780:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c782:	2300      	movs	r3, #0
 800c784:	603b      	str	r3, [r7, #0]
 800c786:	e7e2      	b.n	800c74e <_dtoa_r+0x66>
 800c788:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c78a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c78c:	9212      	str	r2, [sp, #72]	@ 0x48
 800c78e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c790:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c792:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c794:	2200      	movs	r2, #0
 800c796:	2300      	movs	r3, #0
 800c798:	f7f3 fe62 	bl	8000460 <__aeabi_dcmpeq>
 800c79c:	1e06      	subs	r6, r0, #0
 800c79e:	d00b      	beq.n	800c7b8 <_dtoa_r+0xd0>
 800c7a0:	2301      	movs	r3, #1
 800c7a2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c7a4:	6013      	str	r3, [r2, #0]
 800c7a6:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d002      	beq.n	800c7b2 <_dtoa_r+0xca>
 800c7ac:	4ba5      	ldr	r3, [pc, #660]	@ (800ca44 <_dtoa_r+0x35c>)
 800c7ae:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c7b0:	6013      	str	r3, [r2, #0]
 800c7b2:	4ba5      	ldr	r3, [pc, #660]	@ (800ca48 <_dtoa_r+0x360>)
 800c7b4:	9308      	str	r3, [sp, #32]
 800c7b6:	e7e1      	b.n	800c77c <_dtoa_r+0x94>
 800c7b8:	ab1a      	add	r3, sp, #104	@ 0x68
 800c7ba:	9301      	str	r3, [sp, #4]
 800c7bc:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c7be:	9300      	str	r3, [sp, #0]
 800c7c0:	9803      	ldr	r0, [sp, #12]
 800c7c2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c7c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c7c6:	f001 f911 	bl	800d9ec <__d2b>
 800c7ca:	007a      	lsls	r2, r7, #1
 800c7cc:	9005      	str	r0, [sp, #20]
 800c7ce:	0d52      	lsrs	r2, r2, #21
 800c7d0:	d100      	bne.n	800c7d4 <_dtoa_r+0xec>
 800c7d2:	e07b      	b.n	800c8cc <_dtoa_r+0x1e4>
 800c7d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c7d6:	9618      	str	r6, [sp, #96]	@ 0x60
 800c7d8:	0319      	lsls	r1, r3, #12
 800c7da:	4b9c      	ldr	r3, [pc, #624]	@ (800ca4c <_dtoa_r+0x364>)
 800c7dc:	0b09      	lsrs	r1, r1, #12
 800c7de:	430b      	orrs	r3, r1
 800c7e0:	499b      	ldr	r1, [pc, #620]	@ (800ca50 <_dtoa_r+0x368>)
 800c7e2:	1857      	adds	r7, r2, r1
 800c7e4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c7e6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c7e8:	0019      	movs	r1, r3
 800c7ea:	2200      	movs	r2, #0
 800c7ec:	4b99      	ldr	r3, [pc, #612]	@ (800ca54 <_dtoa_r+0x36c>)
 800c7ee:	f7f5 ffb9 	bl	8002764 <__aeabi_dsub>
 800c7f2:	4a99      	ldr	r2, [pc, #612]	@ (800ca58 <_dtoa_r+0x370>)
 800c7f4:	4b99      	ldr	r3, [pc, #612]	@ (800ca5c <_dtoa_r+0x374>)
 800c7f6:	f7f5 fced 	bl	80021d4 <__aeabi_dmul>
 800c7fa:	4a99      	ldr	r2, [pc, #612]	@ (800ca60 <_dtoa_r+0x378>)
 800c7fc:	4b99      	ldr	r3, [pc, #612]	@ (800ca64 <_dtoa_r+0x37c>)
 800c7fe:	f7f4 fd41 	bl	8001284 <__aeabi_dadd>
 800c802:	0004      	movs	r4, r0
 800c804:	0038      	movs	r0, r7
 800c806:	000d      	movs	r5, r1
 800c808:	f7f6 fba6 	bl	8002f58 <__aeabi_i2d>
 800c80c:	4a96      	ldr	r2, [pc, #600]	@ (800ca68 <_dtoa_r+0x380>)
 800c80e:	4b97      	ldr	r3, [pc, #604]	@ (800ca6c <_dtoa_r+0x384>)
 800c810:	f7f5 fce0 	bl	80021d4 <__aeabi_dmul>
 800c814:	0002      	movs	r2, r0
 800c816:	000b      	movs	r3, r1
 800c818:	0020      	movs	r0, r4
 800c81a:	0029      	movs	r1, r5
 800c81c:	f7f4 fd32 	bl	8001284 <__aeabi_dadd>
 800c820:	0004      	movs	r4, r0
 800c822:	000d      	movs	r5, r1
 800c824:	f7f6 fb5c 	bl	8002ee0 <__aeabi_d2iz>
 800c828:	2200      	movs	r2, #0
 800c82a:	9004      	str	r0, [sp, #16]
 800c82c:	2300      	movs	r3, #0
 800c82e:	0020      	movs	r0, r4
 800c830:	0029      	movs	r1, r5
 800c832:	f7f3 fe1b 	bl	800046c <__aeabi_dcmplt>
 800c836:	2800      	cmp	r0, #0
 800c838:	d00b      	beq.n	800c852 <_dtoa_r+0x16a>
 800c83a:	9804      	ldr	r0, [sp, #16]
 800c83c:	f7f6 fb8c 	bl	8002f58 <__aeabi_i2d>
 800c840:	002b      	movs	r3, r5
 800c842:	0022      	movs	r2, r4
 800c844:	f7f3 fe0c 	bl	8000460 <__aeabi_dcmpeq>
 800c848:	4243      	negs	r3, r0
 800c84a:	4158      	adcs	r0, r3
 800c84c:	9b04      	ldr	r3, [sp, #16]
 800c84e:	1a1b      	subs	r3, r3, r0
 800c850:	9304      	str	r3, [sp, #16]
 800c852:	2301      	movs	r3, #1
 800c854:	9315      	str	r3, [sp, #84]	@ 0x54
 800c856:	9b04      	ldr	r3, [sp, #16]
 800c858:	2b16      	cmp	r3, #22
 800c85a:	d810      	bhi.n	800c87e <_dtoa_r+0x196>
 800c85c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c85e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c860:	9a04      	ldr	r2, [sp, #16]
 800c862:	4b83      	ldr	r3, [pc, #524]	@ (800ca70 <_dtoa_r+0x388>)
 800c864:	00d2      	lsls	r2, r2, #3
 800c866:	189b      	adds	r3, r3, r2
 800c868:	681a      	ldr	r2, [r3, #0]
 800c86a:	685b      	ldr	r3, [r3, #4]
 800c86c:	f7f3 fdfe 	bl	800046c <__aeabi_dcmplt>
 800c870:	2800      	cmp	r0, #0
 800c872:	d047      	beq.n	800c904 <_dtoa_r+0x21c>
 800c874:	9b04      	ldr	r3, [sp, #16]
 800c876:	3b01      	subs	r3, #1
 800c878:	9304      	str	r3, [sp, #16]
 800c87a:	2300      	movs	r3, #0
 800c87c:	9315      	str	r3, [sp, #84]	@ 0x54
 800c87e:	2200      	movs	r2, #0
 800c880:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800c882:	9206      	str	r2, [sp, #24]
 800c884:	1bdb      	subs	r3, r3, r7
 800c886:	1e5a      	subs	r2, r3, #1
 800c888:	d53e      	bpl.n	800c908 <_dtoa_r+0x220>
 800c88a:	2201      	movs	r2, #1
 800c88c:	1ad3      	subs	r3, r2, r3
 800c88e:	9306      	str	r3, [sp, #24]
 800c890:	2300      	movs	r3, #0
 800c892:	930d      	str	r3, [sp, #52]	@ 0x34
 800c894:	9b04      	ldr	r3, [sp, #16]
 800c896:	2b00      	cmp	r3, #0
 800c898:	db38      	blt.n	800c90c <_dtoa_r+0x224>
 800c89a:	9a04      	ldr	r2, [sp, #16]
 800c89c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c89e:	4694      	mov	ip, r2
 800c8a0:	4463      	add	r3, ip
 800c8a2:	930d      	str	r3, [sp, #52]	@ 0x34
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	9214      	str	r2, [sp, #80]	@ 0x50
 800c8a8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c8aa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c8ac:	2401      	movs	r4, #1
 800c8ae:	2b09      	cmp	r3, #9
 800c8b0:	d867      	bhi.n	800c982 <_dtoa_r+0x29a>
 800c8b2:	2b05      	cmp	r3, #5
 800c8b4:	dd02      	ble.n	800c8bc <_dtoa_r+0x1d4>
 800c8b6:	2400      	movs	r4, #0
 800c8b8:	3b04      	subs	r3, #4
 800c8ba:	9322      	str	r3, [sp, #136]	@ 0x88
 800c8bc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c8be:	1e98      	subs	r0, r3, #2
 800c8c0:	2803      	cmp	r0, #3
 800c8c2:	d867      	bhi.n	800c994 <_dtoa_r+0x2ac>
 800c8c4:	f7f3 fc28 	bl	8000118 <__gnu_thumb1_case_uqi>
 800c8c8:	5b383a2b 	.word	0x5b383a2b
 800c8cc:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800c8ce:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800c8d0:	18f6      	adds	r6, r6, r3
 800c8d2:	4b68      	ldr	r3, [pc, #416]	@ (800ca74 <_dtoa_r+0x38c>)
 800c8d4:	18f2      	adds	r2, r6, r3
 800c8d6:	2a20      	cmp	r2, #32
 800c8d8:	dd0f      	ble.n	800c8fa <_dtoa_r+0x212>
 800c8da:	2340      	movs	r3, #64	@ 0x40
 800c8dc:	1a9b      	subs	r3, r3, r2
 800c8de:	409f      	lsls	r7, r3
 800c8e0:	4b65      	ldr	r3, [pc, #404]	@ (800ca78 <_dtoa_r+0x390>)
 800c8e2:	0038      	movs	r0, r7
 800c8e4:	18f3      	adds	r3, r6, r3
 800c8e6:	40dc      	lsrs	r4, r3
 800c8e8:	4320      	orrs	r0, r4
 800c8ea:	f7f6 fb63 	bl	8002fb4 <__aeabi_ui2d>
 800c8ee:	2201      	movs	r2, #1
 800c8f0:	4b62      	ldr	r3, [pc, #392]	@ (800ca7c <_dtoa_r+0x394>)
 800c8f2:	1e77      	subs	r7, r6, #1
 800c8f4:	18cb      	adds	r3, r1, r3
 800c8f6:	9218      	str	r2, [sp, #96]	@ 0x60
 800c8f8:	e776      	b.n	800c7e8 <_dtoa_r+0x100>
 800c8fa:	2320      	movs	r3, #32
 800c8fc:	0020      	movs	r0, r4
 800c8fe:	1a9b      	subs	r3, r3, r2
 800c900:	4098      	lsls	r0, r3
 800c902:	e7f2      	b.n	800c8ea <_dtoa_r+0x202>
 800c904:	9015      	str	r0, [sp, #84]	@ 0x54
 800c906:	e7ba      	b.n	800c87e <_dtoa_r+0x196>
 800c908:	920d      	str	r2, [sp, #52]	@ 0x34
 800c90a:	e7c3      	b.n	800c894 <_dtoa_r+0x1ac>
 800c90c:	9b06      	ldr	r3, [sp, #24]
 800c90e:	9a04      	ldr	r2, [sp, #16]
 800c910:	1a9b      	subs	r3, r3, r2
 800c912:	9306      	str	r3, [sp, #24]
 800c914:	4253      	negs	r3, r2
 800c916:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c918:	2300      	movs	r3, #0
 800c91a:	9314      	str	r3, [sp, #80]	@ 0x50
 800c91c:	e7c5      	b.n	800c8aa <_dtoa_r+0x1c2>
 800c91e:	2300      	movs	r3, #0
 800c920:	9310      	str	r3, [sp, #64]	@ 0x40
 800c922:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c924:	930e      	str	r3, [sp, #56]	@ 0x38
 800c926:	9309      	str	r3, [sp, #36]	@ 0x24
 800c928:	2b00      	cmp	r3, #0
 800c92a:	dc13      	bgt.n	800c954 <_dtoa_r+0x26c>
 800c92c:	2301      	movs	r3, #1
 800c92e:	001a      	movs	r2, r3
 800c930:	930e      	str	r3, [sp, #56]	@ 0x38
 800c932:	9309      	str	r3, [sp, #36]	@ 0x24
 800c934:	9223      	str	r2, [sp, #140]	@ 0x8c
 800c936:	e00d      	b.n	800c954 <_dtoa_r+0x26c>
 800c938:	2301      	movs	r3, #1
 800c93a:	e7f1      	b.n	800c920 <_dtoa_r+0x238>
 800c93c:	2300      	movs	r3, #0
 800c93e:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c940:	9310      	str	r3, [sp, #64]	@ 0x40
 800c942:	4694      	mov	ip, r2
 800c944:	9b04      	ldr	r3, [sp, #16]
 800c946:	4463      	add	r3, ip
 800c948:	930e      	str	r3, [sp, #56]	@ 0x38
 800c94a:	3301      	adds	r3, #1
 800c94c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c94e:	2b00      	cmp	r3, #0
 800c950:	dc00      	bgt.n	800c954 <_dtoa_r+0x26c>
 800c952:	2301      	movs	r3, #1
 800c954:	9a03      	ldr	r2, [sp, #12]
 800c956:	2100      	movs	r1, #0
 800c958:	69d0      	ldr	r0, [r2, #28]
 800c95a:	2204      	movs	r2, #4
 800c95c:	0015      	movs	r5, r2
 800c95e:	3514      	adds	r5, #20
 800c960:	429d      	cmp	r5, r3
 800c962:	d91b      	bls.n	800c99c <_dtoa_r+0x2b4>
 800c964:	6041      	str	r1, [r0, #4]
 800c966:	9803      	ldr	r0, [sp, #12]
 800c968:	f000 fcfc 	bl	800d364 <_Balloc>
 800c96c:	9008      	str	r0, [sp, #32]
 800c96e:	2800      	cmp	r0, #0
 800c970:	d117      	bne.n	800c9a2 <_dtoa_r+0x2ba>
 800c972:	21b0      	movs	r1, #176	@ 0xb0
 800c974:	4b42      	ldr	r3, [pc, #264]	@ (800ca80 <_dtoa_r+0x398>)
 800c976:	482e      	ldr	r0, [pc, #184]	@ (800ca30 <_dtoa_r+0x348>)
 800c978:	9a08      	ldr	r2, [sp, #32]
 800c97a:	31ff      	adds	r1, #255	@ 0xff
 800c97c:	e6c9      	b.n	800c712 <_dtoa_r+0x2a>
 800c97e:	2301      	movs	r3, #1
 800c980:	e7dd      	b.n	800c93e <_dtoa_r+0x256>
 800c982:	2300      	movs	r3, #0
 800c984:	9410      	str	r4, [sp, #64]	@ 0x40
 800c986:	9322      	str	r3, [sp, #136]	@ 0x88
 800c988:	3b01      	subs	r3, #1
 800c98a:	930e      	str	r3, [sp, #56]	@ 0x38
 800c98c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c98e:	2200      	movs	r2, #0
 800c990:	3313      	adds	r3, #19
 800c992:	e7cf      	b.n	800c934 <_dtoa_r+0x24c>
 800c994:	2301      	movs	r3, #1
 800c996:	9310      	str	r3, [sp, #64]	@ 0x40
 800c998:	3b02      	subs	r3, #2
 800c99a:	e7f6      	b.n	800c98a <_dtoa_r+0x2a2>
 800c99c:	3101      	adds	r1, #1
 800c99e:	0052      	lsls	r2, r2, #1
 800c9a0:	e7dc      	b.n	800c95c <_dtoa_r+0x274>
 800c9a2:	9b03      	ldr	r3, [sp, #12]
 800c9a4:	9a08      	ldr	r2, [sp, #32]
 800c9a6:	69db      	ldr	r3, [r3, #28]
 800c9a8:	601a      	str	r2, [r3, #0]
 800c9aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9ac:	2b0e      	cmp	r3, #14
 800c9ae:	d900      	bls.n	800c9b2 <_dtoa_r+0x2ca>
 800c9b0:	e0d9      	b.n	800cb66 <_dtoa_r+0x47e>
 800c9b2:	2c00      	cmp	r4, #0
 800c9b4:	d100      	bne.n	800c9b8 <_dtoa_r+0x2d0>
 800c9b6:	e0d6      	b.n	800cb66 <_dtoa_r+0x47e>
 800c9b8:	9b04      	ldr	r3, [sp, #16]
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	dd64      	ble.n	800ca88 <_dtoa_r+0x3a0>
 800c9be:	210f      	movs	r1, #15
 800c9c0:	9a04      	ldr	r2, [sp, #16]
 800c9c2:	4b2b      	ldr	r3, [pc, #172]	@ (800ca70 <_dtoa_r+0x388>)
 800c9c4:	400a      	ands	r2, r1
 800c9c6:	00d2      	lsls	r2, r2, #3
 800c9c8:	189b      	adds	r3, r3, r2
 800c9ca:	681e      	ldr	r6, [r3, #0]
 800c9cc:	685f      	ldr	r7, [r3, #4]
 800c9ce:	9b04      	ldr	r3, [sp, #16]
 800c9d0:	2402      	movs	r4, #2
 800c9d2:	111d      	asrs	r5, r3, #4
 800c9d4:	05db      	lsls	r3, r3, #23
 800c9d6:	d50a      	bpl.n	800c9ee <_dtoa_r+0x306>
 800c9d8:	4b2a      	ldr	r3, [pc, #168]	@ (800ca84 <_dtoa_r+0x39c>)
 800c9da:	400d      	ands	r5, r1
 800c9dc:	6a1a      	ldr	r2, [r3, #32]
 800c9de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9e0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c9e2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c9e4:	f7f4 ffb2 	bl	800194c <__aeabi_ddiv>
 800c9e8:	900a      	str	r0, [sp, #40]	@ 0x28
 800c9ea:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c9ec:	3401      	adds	r4, #1
 800c9ee:	4b25      	ldr	r3, [pc, #148]	@ (800ca84 <_dtoa_r+0x39c>)
 800c9f0:	930c      	str	r3, [sp, #48]	@ 0x30
 800c9f2:	2d00      	cmp	r5, #0
 800c9f4:	d108      	bne.n	800ca08 <_dtoa_r+0x320>
 800c9f6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c9f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c9fa:	0032      	movs	r2, r6
 800c9fc:	003b      	movs	r3, r7
 800c9fe:	f7f4 ffa5 	bl	800194c <__aeabi_ddiv>
 800ca02:	900a      	str	r0, [sp, #40]	@ 0x28
 800ca04:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ca06:	e05a      	b.n	800cabe <_dtoa_r+0x3d6>
 800ca08:	2301      	movs	r3, #1
 800ca0a:	421d      	tst	r5, r3
 800ca0c:	d009      	beq.n	800ca22 <_dtoa_r+0x33a>
 800ca0e:	18e4      	adds	r4, r4, r3
 800ca10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca12:	0030      	movs	r0, r6
 800ca14:	681a      	ldr	r2, [r3, #0]
 800ca16:	685b      	ldr	r3, [r3, #4]
 800ca18:	0039      	movs	r1, r7
 800ca1a:	f7f5 fbdb 	bl	80021d4 <__aeabi_dmul>
 800ca1e:	0006      	movs	r6, r0
 800ca20:	000f      	movs	r7, r1
 800ca22:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca24:	106d      	asrs	r5, r5, #1
 800ca26:	3308      	adds	r3, #8
 800ca28:	e7e2      	b.n	800c9f0 <_dtoa_r+0x308>
 800ca2a:	46c0      	nop			@ (mov r8, r8)
 800ca2c:	0800e37e 	.word	0x0800e37e
 800ca30:	0800e395 	.word	0x0800e395
 800ca34:	7ff00000 	.word	0x7ff00000
 800ca38:	0000270f 	.word	0x0000270f
 800ca3c:	0800e37a 	.word	0x0800e37a
 800ca40:	0800e37d 	.word	0x0800e37d
 800ca44:	0800e312 	.word	0x0800e312
 800ca48:	0800e311 	.word	0x0800e311
 800ca4c:	3ff00000 	.word	0x3ff00000
 800ca50:	fffffc01 	.word	0xfffffc01
 800ca54:	3ff80000 	.word	0x3ff80000
 800ca58:	636f4361 	.word	0x636f4361
 800ca5c:	3fd287a7 	.word	0x3fd287a7
 800ca60:	8b60c8b3 	.word	0x8b60c8b3
 800ca64:	3fc68a28 	.word	0x3fc68a28
 800ca68:	509f79fb 	.word	0x509f79fb
 800ca6c:	3fd34413 	.word	0x3fd34413
 800ca70:	0800e490 	.word	0x0800e490
 800ca74:	00000432 	.word	0x00000432
 800ca78:	00000412 	.word	0x00000412
 800ca7c:	fe100000 	.word	0xfe100000
 800ca80:	0800e3ed 	.word	0x0800e3ed
 800ca84:	0800e468 	.word	0x0800e468
 800ca88:	9b04      	ldr	r3, [sp, #16]
 800ca8a:	2402      	movs	r4, #2
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d016      	beq.n	800cabe <_dtoa_r+0x3d6>
 800ca90:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ca92:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ca94:	220f      	movs	r2, #15
 800ca96:	425d      	negs	r5, r3
 800ca98:	402a      	ands	r2, r5
 800ca9a:	4bd7      	ldr	r3, [pc, #860]	@ (800cdf8 <_dtoa_r+0x710>)
 800ca9c:	00d2      	lsls	r2, r2, #3
 800ca9e:	189b      	adds	r3, r3, r2
 800caa0:	681a      	ldr	r2, [r3, #0]
 800caa2:	685b      	ldr	r3, [r3, #4]
 800caa4:	f7f5 fb96 	bl	80021d4 <__aeabi_dmul>
 800caa8:	2701      	movs	r7, #1
 800caaa:	2300      	movs	r3, #0
 800caac:	900a      	str	r0, [sp, #40]	@ 0x28
 800caae:	910b      	str	r1, [sp, #44]	@ 0x2c
 800cab0:	4ed2      	ldr	r6, [pc, #840]	@ (800cdfc <_dtoa_r+0x714>)
 800cab2:	112d      	asrs	r5, r5, #4
 800cab4:	2d00      	cmp	r5, #0
 800cab6:	d000      	beq.n	800caba <_dtoa_r+0x3d2>
 800cab8:	e0ba      	b.n	800cc30 <_dtoa_r+0x548>
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d1a1      	bne.n	800ca02 <_dtoa_r+0x31a>
 800cabe:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800cac0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800cac2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d100      	bne.n	800caca <_dtoa_r+0x3e2>
 800cac8:	e0bd      	b.n	800cc46 <_dtoa_r+0x55e>
 800caca:	2200      	movs	r2, #0
 800cacc:	0030      	movs	r0, r6
 800cace:	0039      	movs	r1, r7
 800cad0:	4bcb      	ldr	r3, [pc, #812]	@ (800ce00 <_dtoa_r+0x718>)
 800cad2:	f7f3 fccb 	bl	800046c <__aeabi_dcmplt>
 800cad6:	2800      	cmp	r0, #0
 800cad8:	d100      	bne.n	800cadc <_dtoa_r+0x3f4>
 800cada:	e0b4      	b.n	800cc46 <_dtoa_r+0x55e>
 800cadc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d100      	bne.n	800cae4 <_dtoa_r+0x3fc>
 800cae2:	e0b0      	b.n	800cc46 <_dtoa_r+0x55e>
 800cae4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	dd39      	ble.n	800cb5e <_dtoa_r+0x476>
 800caea:	9b04      	ldr	r3, [sp, #16]
 800caec:	2200      	movs	r2, #0
 800caee:	3b01      	subs	r3, #1
 800caf0:	930c      	str	r3, [sp, #48]	@ 0x30
 800caf2:	0030      	movs	r0, r6
 800caf4:	4bc3      	ldr	r3, [pc, #780]	@ (800ce04 <_dtoa_r+0x71c>)
 800caf6:	0039      	movs	r1, r7
 800caf8:	f7f5 fb6c 	bl	80021d4 <__aeabi_dmul>
 800cafc:	900a      	str	r0, [sp, #40]	@ 0x28
 800cafe:	910b      	str	r1, [sp, #44]	@ 0x2c
 800cb00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb02:	3401      	adds	r4, #1
 800cb04:	0020      	movs	r0, r4
 800cb06:	9311      	str	r3, [sp, #68]	@ 0x44
 800cb08:	f7f6 fa26 	bl	8002f58 <__aeabi_i2d>
 800cb0c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cb0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb10:	f7f5 fb60 	bl	80021d4 <__aeabi_dmul>
 800cb14:	4bbc      	ldr	r3, [pc, #752]	@ (800ce08 <_dtoa_r+0x720>)
 800cb16:	2200      	movs	r2, #0
 800cb18:	f7f4 fbb4 	bl	8001284 <__aeabi_dadd>
 800cb1c:	4bbb      	ldr	r3, [pc, #748]	@ (800ce0c <_dtoa_r+0x724>)
 800cb1e:	0006      	movs	r6, r0
 800cb20:	18cf      	adds	r7, r1, r3
 800cb22:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d000      	beq.n	800cb2a <_dtoa_r+0x442>
 800cb28:	e091      	b.n	800cc4e <_dtoa_r+0x566>
 800cb2a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cb2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cb2e:	2200      	movs	r2, #0
 800cb30:	4bb7      	ldr	r3, [pc, #732]	@ (800ce10 <_dtoa_r+0x728>)
 800cb32:	f7f5 fe17 	bl	8002764 <__aeabi_dsub>
 800cb36:	0032      	movs	r2, r6
 800cb38:	003b      	movs	r3, r7
 800cb3a:	0004      	movs	r4, r0
 800cb3c:	000d      	movs	r5, r1
 800cb3e:	f7f3 fca9 	bl	8000494 <__aeabi_dcmpgt>
 800cb42:	2800      	cmp	r0, #0
 800cb44:	d000      	beq.n	800cb48 <_dtoa_r+0x460>
 800cb46:	e29d      	b.n	800d084 <_dtoa_r+0x99c>
 800cb48:	2180      	movs	r1, #128	@ 0x80
 800cb4a:	0609      	lsls	r1, r1, #24
 800cb4c:	187b      	adds	r3, r7, r1
 800cb4e:	0032      	movs	r2, r6
 800cb50:	0020      	movs	r0, r4
 800cb52:	0029      	movs	r1, r5
 800cb54:	f7f3 fc8a 	bl	800046c <__aeabi_dcmplt>
 800cb58:	2800      	cmp	r0, #0
 800cb5a:	d000      	beq.n	800cb5e <_dtoa_r+0x476>
 800cb5c:	e130      	b.n	800cdc0 <_dtoa_r+0x6d8>
 800cb5e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cb60:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800cb62:	930a      	str	r3, [sp, #40]	@ 0x28
 800cb64:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cb66:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	da00      	bge.n	800cb6e <_dtoa_r+0x486>
 800cb6c:	e177      	b.n	800ce5e <_dtoa_r+0x776>
 800cb6e:	9a04      	ldr	r2, [sp, #16]
 800cb70:	2a0e      	cmp	r2, #14
 800cb72:	dd00      	ble.n	800cb76 <_dtoa_r+0x48e>
 800cb74:	e173      	b.n	800ce5e <_dtoa_r+0x776>
 800cb76:	4ba0      	ldr	r3, [pc, #640]	@ (800cdf8 <_dtoa_r+0x710>)
 800cb78:	00d2      	lsls	r2, r2, #3
 800cb7a:	189b      	adds	r3, r3, r2
 800cb7c:	685c      	ldr	r4, [r3, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	9306      	str	r3, [sp, #24]
 800cb82:	9407      	str	r4, [sp, #28]
 800cb84:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	da03      	bge.n	800cb92 <_dtoa_r+0x4aa>
 800cb8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	dc00      	bgt.n	800cb92 <_dtoa_r+0x4aa>
 800cb90:	e106      	b.n	800cda0 <_dtoa_r+0x6b8>
 800cb92:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800cb94:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800cb96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb98:	9d08      	ldr	r5, [sp, #32]
 800cb9a:	3b01      	subs	r3, #1
 800cb9c:	195b      	adds	r3, r3, r5
 800cb9e:	930a      	str	r3, [sp, #40]	@ 0x28
 800cba0:	9a06      	ldr	r2, [sp, #24]
 800cba2:	9b07      	ldr	r3, [sp, #28]
 800cba4:	0030      	movs	r0, r6
 800cba6:	0039      	movs	r1, r7
 800cba8:	f7f4 fed0 	bl	800194c <__aeabi_ddiv>
 800cbac:	f7f6 f998 	bl	8002ee0 <__aeabi_d2iz>
 800cbb0:	9009      	str	r0, [sp, #36]	@ 0x24
 800cbb2:	f7f6 f9d1 	bl	8002f58 <__aeabi_i2d>
 800cbb6:	9a06      	ldr	r2, [sp, #24]
 800cbb8:	9b07      	ldr	r3, [sp, #28]
 800cbba:	f7f5 fb0b 	bl	80021d4 <__aeabi_dmul>
 800cbbe:	0002      	movs	r2, r0
 800cbc0:	000b      	movs	r3, r1
 800cbc2:	0030      	movs	r0, r6
 800cbc4:	0039      	movs	r1, r7
 800cbc6:	f7f5 fdcd 	bl	8002764 <__aeabi_dsub>
 800cbca:	002b      	movs	r3, r5
 800cbcc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cbce:	3501      	adds	r5, #1
 800cbd0:	3230      	adds	r2, #48	@ 0x30
 800cbd2:	701a      	strb	r2, [r3, #0]
 800cbd4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cbd6:	002c      	movs	r4, r5
 800cbd8:	429a      	cmp	r2, r3
 800cbda:	d000      	beq.n	800cbde <_dtoa_r+0x4f6>
 800cbdc:	e131      	b.n	800ce42 <_dtoa_r+0x75a>
 800cbde:	0002      	movs	r2, r0
 800cbe0:	000b      	movs	r3, r1
 800cbe2:	f7f4 fb4f 	bl	8001284 <__aeabi_dadd>
 800cbe6:	9a06      	ldr	r2, [sp, #24]
 800cbe8:	9b07      	ldr	r3, [sp, #28]
 800cbea:	0006      	movs	r6, r0
 800cbec:	000f      	movs	r7, r1
 800cbee:	f7f3 fc51 	bl	8000494 <__aeabi_dcmpgt>
 800cbf2:	2800      	cmp	r0, #0
 800cbf4:	d000      	beq.n	800cbf8 <_dtoa_r+0x510>
 800cbf6:	e10f      	b.n	800ce18 <_dtoa_r+0x730>
 800cbf8:	9a06      	ldr	r2, [sp, #24]
 800cbfa:	9b07      	ldr	r3, [sp, #28]
 800cbfc:	0030      	movs	r0, r6
 800cbfe:	0039      	movs	r1, r7
 800cc00:	f7f3 fc2e 	bl	8000460 <__aeabi_dcmpeq>
 800cc04:	2800      	cmp	r0, #0
 800cc06:	d003      	beq.n	800cc10 <_dtoa_r+0x528>
 800cc08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc0a:	07dd      	lsls	r5, r3, #31
 800cc0c:	d500      	bpl.n	800cc10 <_dtoa_r+0x528>
 800cc0e:	e103      	b.n	800ce18 <_dtoa_r+0x730>
 800cc10:	9905      	ldr	r1, [sp, #20]
 800cc12:	9803      	ldr	r0, [sp, #12]
 800cc14:	f000 fbea 	bl	800d3ec <_Bfree>
 800cc18:	2300      	movs	r3, #0
 800cc1a:	7023      	strb	r3, [r4, #0]
 800cc1c:	9b04      	ldr	r3, [sp, #16]
 800cc1e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800cc20:	3301      	adds	r3, #1
 800cc22:	6013      	str	r3, [r2, #0]
 800cc24:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d100      	bne.n	800cc2c <_dtoa_r+0x544>
 800cc2a:	e5a7      	b.n	800c77c <_dtoa_r+0x94>
 800cc2c:	601c      	str	r4, [r3, #0]
 800cc2e:	e5a5      	b.n	800c77c <_dtoa_r+0x94>
 800cc30:	423d      	tst	r5, r7
 800cc32:	d005      	beq.n	800cc40 <_dtoa_r+0x558>
 800cc34:	6832      	ldr	r2, [r6, #0]
 800cc36:	6873      	ldr	r3, [r6, #4]
 800cc38:	f7f5 facc 	bl	80021d4 <__aeabi_dmul>
 800cc3c:	003b      	movs	r3, r7
 800cc3e:	3401      	adds	r4, #1
 800cc40:	106d      	asrs	r5, r5, #1
 800cc42:	3608      	adds	r6, #8
 800cc44:	e736      	b.n	800cab4 <_dtoa_r+0x3cc>
 800cc46:	9b04      	ldr	r3, [sp, #16]
 800cc48:	930c      	str	r3, [sp, #48]	@ 0x30
 800cc4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc4c:	e75a      	b.n	800cb04 <_dtoa_r+0x41c>
 800cc4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cc50:	4b69      	ldr	r3, [pc, #420]	@ (800cdf8 <_dtoa_r+0x710>)
 800cc52:	3a01      	subs	r2, #1
 800cc54:	00d2      	lsls	r2, r2, #3
 800cc56:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800cc58:	189b      	adds	r3, r3, r2
 800cc5a:	681a      	ldr	r2, [r3, #0]
 800cc5c:	685b      	ldr	r3, [r3, #4]
 800cc5e:	2900      	cmp	r1, #0
 800cc60:	d04c      	beq.n	800ccfc <_dtoa_r+0x614>
 800cc62:	2000      	movs	r0, #0
 800cc64:	496b      	ldr	r1, [pc, #428]	@ (800ce14 <_dtoa_r+0x72c>)
 800cc66:	f7f4 fe71 	bl	800194c <__aeabi_ddiv>
 800cc6a:	0032      	movs	r2, r6
 800cc6c:	003b      	movs	r3, r7
 800cc6e:	f7f5 fd79 	bl	8002764 <__aeabi_dsub>
 800cc72:	9a08      	ldr	r2, [sp, #32]
 800cc74:	0006      	movs	r6, r0
 800cc76:	4694      	mov	ip, r2
 800cc78:	000f      	movs	r7, r1
 800cc7a:	9b08      	ldr	r3, [sp, #32]
 800cc7c:	9316      	str	r3, [sp, #88]	@ 0x58
 800cc7e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cc80:	4463      	add	r3, ip
 800cc82:	9311      	str	r3, [sp, #68]	@ 0x44
 800cc84:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cc86:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cc88:	f7f6 f92a 	bl	8002ee0 <__aeabi_d2iz>
 800cc8c:	0005      	movs	r5, r0
 800cc8e:	f7f6 f963 	bl	8002f58 <__aeabi_i2d>
 800cc92:	0002      	movs	r2, r0
 800cc94:	000b      	movs	r3, r1
 800cc96:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cc98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cc9a:	f7f5 fd63 	bl	8002764 <__aeabi_dsub>
 800cc9e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cca0:	3530      	adds	r5, #48	@ 0x30
 800cca2:	1c5c      	adds	r4, r3, #1
 800cca4:	701d      	strb	r5, [r3, #0]
 800cca6:	0032      	movs	r2, r6
 800cca8:	003b      	movs	r3, r7
 800ccaa:	900a      	str	r0, [sp, #40]	@ 0x28
 800ccac:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ccae:	f7f3 fbdd 	bl	800046c <__aeabi_dcmplt>
 800ccb2:	2800      	cmp	r0, #0
 800ccb4:	d16a      	bne.n	800cd8c <_dtoa_r+0x6a4>
 800ccb6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ccb8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ccba:	2000      	movs	r0, #0
 800ccbc:	4950      	ldr	r1, [pc, #320]	@ (800ce00 <_dtoa_r+0x718>)
 800ccbe:	f7f5 fd51 	bl	8002764 <__aeabi_dsub>
 800ccc2:	0032      	movs	r2, r6
 800ccc4:	003b      	movs	r3, r7
 800ccc6:	f7f3 fbd1 	bl	800046c <__aeabi_dcmplt>
 800ccca:	2800      	cmp	r0, #0
 800cccc:	d000      	beq.n	800ccd0 <_dtoa_r+0x5e8>
 800ccce:	e0a5      	b.n	800ce1c <_dtoa_r+0x734>
 800ccd0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ccd2:	42a3      	cmp	r3, r4
 800ccd4:	d100      	bne.n	800ccd8 <_dtoa_r+0x5f0>
 800ccd6:	e742      	b.n	800cb5e <_dtoa_r+0x476>
 800ccd8:	2200      	movs	r2, #0
 800ccda:	0030      	movs	r0, r6
 800ccdc:	0039      	movs	r1, r7
 800ccde:	4b49      	ldr	r3, [pc, #292]	@ (800ce04 <_dtoa_r+0x71c>)
 800cce0:	f7f5 fa78 	bl	80021d4 <__aeabi_dmul>
 800cce4:	2200      	movs	r2, #0
 800cce6:	0006      	movs	r6, r0
 800cce8:	000f      	movs	r7, r1
 800ccea:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ccec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ccee:	4b45      	ldr	r3, [pc, #276]	@ (800ce04 <_dtoa_r+0x71c>)
 800ccf0:	f7f5 fa70 	bl	80021d4 <__aeabi_dmul>
 800ccf4:	9416      	str	r4, [sp, #88]	@ 0x58
 800ccf6:	900a      	str	r0, [sp, #40]	@ 0x28
 800ccf8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ccfa:	e7c3      	b.n	800cc84 <_dtoa_r+0x59c>
 800ccfc:	0030      	movs	r0, r6
 800ccfe:	0039      	movs	r1, r7
 800cd00:	f7f5 fa68 	bl	80021d4 <__aeabi_dmul>
 800cd04:	9d08      	ldr	r5, [sp, #32]
 800cd06:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cd08:	002b      	movs	r3, r5
 800cd0a:	4694      	mov	ip, r2
 800cd0c:	9016      	str	r0, [sp, #88]	@ 0x58
 800cd0e:	9117      	str	r1, [sp, #92]	@ 0x5c
 800cd10:	4463      	add	r3, ip
 800cd12:	9319      	str	r3, [sp, #100]	@ 0x64
 800cd14:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cd16:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cd18:	f7f6 f8e2 	bl	8002ee0 <__aeabi_d2iz>
 800cd1c:	0004      	movs	r4, r0
 800cd1e:	f7f6 f91b 	bl	8002f58 <__aeabi_i2d>
 800cd22:	000b      	movs	r3, r1
 800cd24:	0002      	movs	r2, r0
 800cd26:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cd28:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cd2a:	f7f5 fd1b 	bl	8002764 <__aeabi_dsub>
 800cd2e:	3430      	adds	r4, #48	@ 0x30
 800cd30:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cd32:	702c      	strb	r4, [r5, #0]
 800cd34:	3501      	adds	r5, #1
 800cd36:	0006      	movs	r6, r0
 800cd38:	000f      	movs	r7, r1
 800cd3a:	42ab      	cmp	r3, r5
 800cd3c:	d129      	bne.n	800cd92 <_dtoa_r+0x6aa>
 800cd3e:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800cd40:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800cd42:	9b08      	ldr	r3, [sp, #32]
 800cd44:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800cd46:	469c      	mov	ip, r3
 800cd48:	2200      	movs	r2, #0
 800cd4a:	4b32      	ldr	r3, [pc, #200]	@ (800ce14 <_dtoa_r+0x72c>)
 800cd4c:	4464      	add	r4, ip
 800cd4e:	f7f4 fa99 	bl	8001284 <__aeabi_dadd>
 800cd52:	0002      	movs	r2, r0
 800cd54:	000b      	movs	r3, r1
 800cd56:	0030      	movs	r0, r6
 800cd58:	0039      	movs	r1, r7
 800cd5a:	f7f3 fb9b 	bl	8000494 <__aeabi_dcmpgt>
 800cd5e:	2800      	cmp	r0, #0
 800cd60:	d15c      	bne.n	800ce1c <_dtoa_r+0x734>
 800cd62:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800cd64:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cd66:	2000      	movs	r0, #0
 800cd68:	492a      	ldr	r1, [pc, #168]	@ (800ce14 <_dtoa_r+0x72c>)
 800cd6a:	f7f5 fcfb 	bl	8002764 <__aeabi_dsub>
 800cd6e:	0002      	movs	r2, r0
 800cd70:	000b      	movs	r3, r1
 800cd72:	0030      	movs	r0, r6
 800cd74:	0039      	movs	r1, r7
 800cd76:	f7f3 fb79 	bl	800046c <__aeabi_dcmplt>
 800cd7a:	2800      	cmp	r0, #0
 800cd7c:	d100      	bne.n	800cd80 <_dtoa_r+0x698>
 800cd7e:	e6ee      	b.n	800cb5e <_dtoa_r+0x476>
 800cd80:	0023      	movs	r3, r4
 800cd82:	3c01      	subs	r4, #1
 800cd84:	7822      	ldrb	r2, [r4, #0]
 800cd86:	2a30      	cmp	r2, #48	@ 0x30
 800cd88:	d0fa      	beq.n	800cd80 <_dtoa_r+0x698>
 800cd8a:	001c      	movs	r4, r3
 800cd8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cd8e:	9304      	str	r3, [sp, #16]
 800cd90:	e73e      	b.n	800cc10 <_dtoa_r+0x528>
 800cd92:	2200      	movs	r2, #0
 800cd94:	4b1b      	ldr	r3, [pc, #108]	@ (800ce04 <_dtoa_r+0x71c>)
 800cd96:	f7f5 fa1d 	bl	80021d4 <__aeabi_dmul>
 800cd9a:	900a      	str	r0, [sp, #40]	@ 0x28
 800cd9c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800cd9e:	e7b9      	b.n	800cd14 <_dtoa_r+0x62c>
 800cda0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d10c      	bne.n	800cdc0 <_dtoa_r+0x6d8>
 800cda6:	9806      	ldr	r0, [sp, #24]
 800cda8:	9907      	ldr	r1, [sp, #28]
 800cdaa:	2200      	movs	r2, #0
 800cdac:	4b18      	ldr	r3, [pc, #96]	@ (800ce10 <_dtoa_r+0x728>)
 800cdae:	f7f5 fa11 	bl	80021d4 <__aeabi_dmul>
 800cdb2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cdb4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cdb6:	f7f3 fb77 	bl	80004a8 <__aeabi_dcmpge>
 800cdba:	2800      	cmp	r0, #0
 800cdbc:	d100      	bne.n	800cdc0 <_dtoa_r+0x6d8>
 800cdbe:	e164      	b.n	800d08a <_dtoa_r+0x9a2>
 800cdc0:	2600      	movs	r6, #0
 800cdc2:	0037      	movs	r7, r6
 800cdc4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cdc6:	9c08      	ldr	r4, [sp, #32]
 800cdc8:	43db      	mvns	r3, r3
 800cdca:	930c      	str	r3, [sp, #48]	@ 0x30
 800cdcc:	2300      	movs	r3, #0
 800cdce:	9304      	str	r3, [sp, #16]
 800cdd0:	0031      	movs	r1, r6
 800cdd2:	9803      	ldr	r0, [sp, #12]
 800cdd4:	f000 fb0a 	bl	800d3ec <_Bfree>
 800cdd8:	2f00      	cmp	r7, #0
 800cdda:	d0d7      	beq.n	800cd8c <_dtoa_r+0x6a4>
 800cddc:	9b04      	ldr	r3, [sp, #16]
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d005      	beq.n	800cdee <_dtoa_r+0x706>
 800cde2:	42bb      	cmp	r3, r7
 800cde4:	d003      	beq.n	800cdee <_dtoa_r+0x706>
 800cde6:	0019      	movs	r1, r3
 800cde8:	9803      	ldr	r0, [sp, #12]
 800cdea:	f000 faff 	bl	800d3ec <_Bfree>
 800cdee:	0039      	movs	r1, r7
 800cdf0:	9803      	ldr	r0, [sp, #12]
 800cdf2:	f000 fafb 	bl	800d3ec <_Bfree>
 800cdf6:	e7c9      	b.n	800cd8c <_dtoa_r+0x6a4>
 800cdf8:	0800e490 	.word	0x0800e490
 800cdfc:	0800e468 	.word	0x0800e468
 800ce00:	3ff00000 	.word	0x3ff00000
 800ce04:	40240000 	.word	0x40240000
 800ce08:	401c0000 	.word	0x401c0000
 800ce0c:	fcc00000 	.word	0xfcc00000
 800ce10:	40140000 	.word	0x40140000
 800ce14:	3fe00000 	.word	0x3fe00000
 800ce18:	9b04      	ldr	r3, [sp, #16]
 800ce1a:	930c      	str	r3, [sp, #48]	@ 0x30
 800ce1c:	0023      	movs	r3, r4
 800ce1e:	001c      	movs	r4, r3
 800ce20:	3b01      	subs	r3, #1
 800ce22:	781a      	ldrb	r2, [r3, #0]
 800ce24:	2a39      	cmp	r2, #57	@ 0x39
 800ce26:	d108      	bne.n	800ce3a <_dtoa_r+0x752>
 800ce28:	9a08      	ldr	r2, [sp, #32]
 800ce2a:	429a      	cmp	r2, r3
 800ce2c:	d1f7      	bne.n	800ce1e <_dtoa_r+0x736>
 800ce2e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ce30:	9908      	ldr	r1, [sp, #32]
 800ce32:	3201      	adds	r2, #1
 800ce34:	920c      	str	r2, [sp, #48]	@ 0x30
 800ce36:	2230      	movs	r2, #48	@ 0x30
 800ce38:	700a      	strb	r2, [r1, #0]
 800ce3a:	781a      	ldrb	r2, [r3, #0]
 800ce3c:	3201      	adds	r2, #1
 800ce3e:	701a      	strb	r2, [r3, #0]
 800ce40:	e7a4      	b.n	800cd8c <_dtoa_r+0x6a4>
 800ce42:	2200      	movs	r2, #0
 800ce44:	4bc6      	ldr	r3, [pc, #792]	@ (800d160 <_dtoa_r+0xa78>)
 800ce46:	f7f5 f9c5 	bl	80021d4 <__aeabi_dmul>
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	0006      	movs	r6, r0
 800ce50:	000f      	movs	r7, r1
 800ce52:	f7f3 fb05 	bl	8000460 <__aeabi_dcmpeq>
 800ce56:	2800      	cmp	r0, #0
 800ce58:	d100      	bne.n	800ce5c <_dtoa_r+0x774>
 800ce5a:	e6a1      	b.n	800cba0 <_dtoa_r+0x4b8>
 800ce5c:	e6d8      	b.n	800cc10 <_dtoa_r+0x528>
 800ce5e:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800ce60:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800ce62:	9c06      	ldr	r4, [sp, #24]
 800ce64:	2f00      	cmp	r7, #0
 800ce66:	d014      	beq.n	800ce92 <_dtoa_r+0x7aa>
 800ce68:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ce6a:	2a01      	cmp	r2, #1
 800ce6c:	dd00      	ble.n	800ce70 <_dtoa_r+0x788>
 800ce6e:	e0c8      	b.n	800d002 <_dtoa_r+0x91a>
 800ce70:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800ce72:	2a00      	cmp	r2, #0
 800ce74:	d100      	bne.n	800ce78 <_dtoa_r+0x790>
 800ce76:	e0be      	b.n	800cff6 <_dtoa_r+0x90e>
 800ce78:	4aba      	ldr	r2, [pc, #744]	@ (800d164 <_dtoa_r+0xa7c>)
 800ce7a:	189b      	adds	r3, r3, r2
 800ce7c:	9a06      	ldr	r2, [sp, #24]
 800ce7e:	2101      	movs	r1, #1
 800ce80:	18d2      	adds	r2, r2, r3
 800ce82:	9206      	str	r2, [sp, #24]
 800ce84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ce86:	9803      	ldr	r0, [sp, #12]
 800ce88:	18d3      	adds	r3, r2, r3
 800ce8a:	930d      	str	r3, [sp, #52]	@ 0x34
 800ce8c:	f000 fb66 	bl	800d55c <__i2b>
 800ce90:	0007      	movs	r7, r0
 800ce92:	2c00      	cmp	r4, #0
 800ce94:	d00e      	beq.n	800ceb4 <_dtoa_r+0x7cc>
 800ce96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	dd0b      	ble.n	800ceb4 <_dtoa_r+0x7cc>
 800ce9c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ce9e:	0023      	movs	r3, r4
 800cea0:	4294      	cmp	r4, r2
 800cea2:	dd00      	ble.n	800cea6 <_dtoa_r+0x7be>
 800cea4:	0013      	movs	r3, r2
 800cea6:	9a06      	ldr	r2, [sp, #24]
 800cea8:	1ae4      	subs	r4, r4, r3
 800ceaa:	1ad2      	subs	r2, r2, r3
 800ceac:	9206      	str	r2, [sp, #24]
 800ceae:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ceb0:	1ad3      	subs	r3, r2, r3
 800ceb2:	930d      	str	r3, [sp, #52]	@ 0x34
 800ceb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d01f      	beq.n	800cefa <_dtoa_r+0x812>
 800ceba:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d100      	bne.n	800cec2 <_dtoa_r+0x7da>
 800cec0:	e0b5      	b.n	800d02e <_dtoa_r+0x946>
 800cec2:	2d00      	cmp	r5, #0
 800cec4:	d010      	beq.n	800cee8 <_dtoa_r+0x800>
 800cec6:	0039      	movs	r1, r7
 800cec8:	002a      	movs	r2, r5
 800ceca:	9803      	ldr	r0, [sp, #12]
 800cecc:	f000 fc10 	bl	800d6f0 <__pow5mult>
 800ced0:	9a05      	ldr	r2, [sp, #20]
 800ced2:	0001      	movs	r1, r0
 800ced4:	0007      	movs	r7, r0
 800ced6:	9803      	ldr	r0, [sp, #12]
 800ced8:	f000 fb58 	bl	800d58c <__multiply>
 800cedc:	0006      	movs	r6, r0
 800cede:	9905      	ldr	r1, [sp, #20]
 800cee0:	9803      	ldr	r0, [sp, #12]
 800cee2:	f000 fa83 	bl	800d3ec <_Bfree>
 800cee6:	9605      	str	r6, [sp, #20]
 800cee8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ceea:	1b5a      	subs	r2, r3, r5
 800ceec:	42ab      	cmp	r3, r5
 800ceee:	d004      	beq.n	800cefa <_dtoa_r+0x812>
 800cef0:	9905      	ldr	r1, [sp, #20]
 800cef2:	9803      	ldr	r0, [sp, #12]
 800cef4:	f000 fbfc 	bl	800d6f0 <__pow5mult>
 800cef8:	9005      	str	r0, [sp, #20]
 800cefa:	2101      	movs	r1, #1
 800cefc:	9803      	ldr	r0, [sp, #12]
 800cefe:	f000 fb2d 	bl	800d55c <__i2b>
 800cf02:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cf04:	0006      	movs	r6, r0
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d100      	bne.n	800cf0c <_dtoa_r+0x824>
 800cf0a:	e1bc      	b.n	800d286 <_dtoa_r+0xb9e>
 800cf0c:	001a      	movs	r2, r3
 800cf0e:	0001      	movs	r1, r0
 800cf10:	9803      	ldr	r0, [sp, #12]
 800cf12:	f000 fbed 	bl	800d6f0 <__pow5mult>
 800cf16:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800cf18:	0006      	movs	r6, r0
 800cf1a:	2500      	movs	r5, #0
 800cf1c:	2b01      	cmp	r3, #1
 800cf1e:	dc16      	bgt.n	800cf4e <_dtoa_r+0x866>
 800cf20:	2500      	movs	r5, #0
 800cf22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf24:	42ab      	cmp	r3, r5
 800cf26:	d10e      	bne.n	800cf46 <_dtoa_r+0x85e>
 800cf28:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cf2a:	031b      	lsls	r3, r3, #12
 800cf2c:	42ab      	cmp	r3, r5
 800cf2e:	d10a      	bne.n	800cf46 <_dtoa_r+0x85e>
 800cf30:	4b8d      	ldr	r3, [pc, #564]	@ (800d168 <_dtoa_r+0xa80>)
 800cf32:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800cf34:	4213      	tst	r3, r2
 800cf36:	d006      	beq.n	800cf46 <_dtoa_r+0x85e>
 800cf38:	9b06      	ldr	r3, [sp, #24]
 800cf3a:	3501      	adds	r5, #1
 800cf3c:	3301      	adds	r3, #1
 800cf3e:	9306      	str	r3, [sp, #24]
 800cf40:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cf42:	3301      	adds	r3, #1
 800cf44:	930d      	str	r3, [sp, #52]	@ 0x34
 800cf46:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cf48:	2001      	movs	r0, #1
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d008      	beq.n	800cf60 <_dtoa_r+0x878>
 800cf4e:	6933      	ldr	r3, [r6, #16]
 800cf50:	3303      	adds	r3, #3
 800cf52:	009b      	lsls	r3, r3, #2
 800cf54:	18f3      	adds	r3, r6, r3
 800cf56:	6858      	ldr	r0, [r3, #4]
 800cf58:	f000 fab0 	bl	800d4bc <__hi0bits>
 800cf5c:	2320      	movs	r3, #32
 800cf5e:	1a18      	subs	r0, r3, r0
 800cf60:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cf62:	1818      	adds	r0, r3, r0
 800cf64:	0002      	movs	r2, r0
 800cf66:	231f      	movs	r3, #31
 800cf68:	401a      	ands	r2, r3
 800cf6a:	4218      	tst	r0, r3
 800cf6c:	d065      	beq.n	800d03a <_dtoa_r+0x952>
 800cf6e:	3301      	adds	r3, #1
 800cf70:	1a9b      	subs	r3, r3, r2
 800cf72:	2b04      	cmp	r3, #4
 800cf74:	dd5d      	ble.n	800d032 <_dtoa_r+0x94a>
 800cf76:	231c      	movs	r3, #28
 800cf78:	1a9b      	subs	r3, r3, r2
 800cf7a:	9a06      	ldr	r2, [sp, #24]
 800cf7c:	18e4      	adds	r4, r4, r3
 800cf7e:	18d2      	adds	r2, r2, r3
 800cf80:	9206      	str	r2, [sp, #24]
 800cf82:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cf84:	18d3      	adds	r3, r2, r3
 800cf86:	930d      	str	r3, [sp, #52]	@ 0x34
 800cf88:	9b06      	ldr	r3, [sp, #24]
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	dd05      	ble.n	800cf9a <_dtoa_r+0x8b2>
 800cf8e:	001a      	movs	r2, r3
 800cf90:	9905      	ldr	r1, [sp, #20]
 800cf92:	9803      	ldr	r0, [sp, #12]
 800cf94:	f000 fc08 	bl	800d7a8 <__lshift>
 800cf98:	9005      	str	r0, [sp, #20]
 800cf9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	dd05      	ble.n	800cfac <_dtoa_r+0x8c4>
 800cfa0:	0031      	movs	r1, r6
 800cfa2:	001a      	movs	r2, r3
 800cfa4:	9803      	ldr	r0, [sp, #12]
 800cfa6:	f000 fbff 	bl	800d7a8 <__lshift>
 800cfaa:	0006      	movs	r6, r0
 800cfac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d045      	beq.n	800d03e <_dtoa_r+0x956>
 800cfb2:	0031      	movs	r1, r6
 800cfb4:	9805      	ldr	r0, [sp, #20]
 800cfb6:	f000 fc63 	bl	800d880 <__mcmp>
 800cfba:	2800      	cmp	r0, #0
 800cfbc:	da3f      	bge.n	800d03e <_dtoa_r+0x956>
 800cfbe:	9b04      	ldr	r3, [sp, #16]
 800cfc0:	220a      	movs	r2, #10
 800cfc2:	3b01      	subs	r3, #1
 800cfc4:	930c      	str	r3, [sp, #48]	@ 0x30
 800cfc6:	9905      	ldr	r1, [sp, #20]
 800cfc8:	2300      	movs	r3, #0
 800cfca:	9803      	ldr	r0, [sp, #12]
 800cfcc:	f000 fa32 	bl	800d434 <__multadd>
 800cfd0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cfd2:	9005      	str	r0, [sp, #20]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d100      	bne.n	800cfda <_dtoa_r+0x8f2>
 800cfd8:	e15c      	b.n	800d294 <_dtoa_r+0xbac>
 800cfda:	2300      	movs	r3, #0
 800cfdc:	0039      	movs	r1, r7
 800cfde:	220a      	movs	r2, #10
 800cfe0:	9803      	ldr	r0, [sp, #12]
 800cfe2:	f000 fa27 	bl	800d434 <__multadd>
 800cfe6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cfe8:	0007      	movs	r7, r0
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	dc55      	bgt.n	800d09a <_dtoa_r+0x9b2>
 800cfee:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800cff0:	2b02      	cmp	r3, #2
 800cff2:	dc2d      	bgt.n	800d050 <_dtoa_r+0x968>
 800cff4:	e051      	b.n	800d09a <_dtoa_r+0x9b2>
 800cff6:	2336      	movs	r3, #54	@ 0x36
 800cff8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cffa:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800cffc:	9c06      	ldr	r4, [sp, #24]
 800cffe:	1a9b      	subs	r3, r3, r2
 800d000:	e73c      	b.n	800ce7c <_dtoa_r+0x794>
 800d002:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d004:	1e5d      	subs	r5, r3, #1
 800d006:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d008:	42ab      	cmp	r3, r5
 800d00a:	db08      	blt.n	800d01e <_dtoa_r+0x936>
 800d00c:	1b5d      	subs	r5, r3, r5
 800d00e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d010:	9c06      	ldr	r4, [sp, #24]
 800d012:	2b00      	cmp	r3, #0
 800d014:	db00      	blt.n	800d018 <_dtoa_r+0x930>
 800d016:	e731      	b.n	800ce7c <_dtoa_r+0x794>
 800d018:	1ae4      	subs	r4, r4, r3
 800d01a:	2300      	movs	r3, #0
 800d01c:	e72e      	b.n	800ce7c <_dtoa_r+0x794>
 800d01e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d020:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d022:	1aeb      	subs	r3, r5, r3
 800d024:	18d3      	adds	r3, r2, r3
 800d026:	950f      	str	r5, [sp, #60]	@ 0x3c
 800d028:	9314      	str	r3, [sp, #80]	@ 0x50
 800d02a:	2500      	movs	r5, #0
 800d02c:	e7ef      	b.n	800d00e <_dtoa_r+0x926>
 800d02e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d030:	e75e      	b.n	800cef0 <_dtoa_r+0x808>
 800d032:	2b04      	cmp	r3, #4
 800d034:	d0a8      	beq.n	800cf88 <_dtoa_r+0x8a0>
 800d036:	331c      	adds	r3, #28
 800d038:	e79f      	b.n	800cf7a <_dtoa_r+0x892>
 800d03a:	0013      	movs	r3, r2
 800d03c:	e7fb      	b.n	800d036 <_dtoa_r+0x94e>
 800d03e:	9b04      	ldr	r3, [sp, #16]
 800d040:	930c      	str	r3, [sp, #48]	@ 0x30
 800d042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d044:	930e      	str	r3, [sp, #56]	@ 0x38
 800d046:	2b00      	cmp	r3, #0
 800d048:	dc23      	bgt.n	800d092 <_dtoa_r+0x9aa>
 800d04a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800d04c:	2b02      	cmp	r3, #2
 800d04e:	dd20      	ble.n	800d092 <_dtoa_r+0x9aa>
 800d050:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d052:	2b00      	cmp	r3, #0
 800d054:	d000      	beq.n	800d058 <_dtoa_r+0x970>
 800d056:	e6b5      	b.n	800cdc4 <_dtoa_r+0x6dc>
 800d058:	0031      	movs	r1, r6
 800d05a:	2205      	movs	r2, #5
 800d05c:	9803      	ldr	r0, [sp, #12]
 800d05e:	f000 f9e9 	bl	800d434 <__multadd>
 800d062:	0006      	movs	r6, r0
 800d064:	0001      	movs	r1, r0
 800d066:	9805      	ldr	r0, [sp, #20]
 800d068:	f000 fc0a 	bl	800d880 <__mcmp>
 800d06c:	2800      	cmp	r0, #0
 800d06e:	dc00      	bgt.n	800d072 <_dtoa_r+0x98a>
 800d070:	e6a8      	b.n	800cdc4 <_dtoa_r+0x6dc>
 800d072:	9b08      	ldr	r3, [sp, #32]
 800d074:	9a08      	ldr	r2, [sp, #32]
 800d076:	1c5c      	adds	r4, r3, #1
 800d078:	2331      	movs	r3, #49	@ 0x31
 800d07a:	7013      	strb	r3, [r2, #0]
 800d07c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d07e:	3301      	adds	r3, #1
 800d080:	930c      	str	r3, [sp, #48]	@ 0x30
 800d082:	e6a3      	b.n	800cdcc <_dtoa_r+0x6e4>
 800d084:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800d086:	0037      	movs	r7, r6
 800d088:	e7f3      	b.n	800d072 <_dtoa_r+0x98a>
 800d08a:	9b04      	ldr	r3, [sp, #16]
 800d08c:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800d08e:	930c      	str	r3, [sp, #48]	@ 0x30
 800d090:	e7f9      	b.n	800d086 <_dtoa_r+0x99e>
 800d092:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d094:	2b00      	cmp	r3, #0
 800d096:	d100      	bne.n	800d09a <_dtoa_r+0x9b2>
 800d098:	e100      	b.n	800d29c <_dtoa_r+0xbb4>
 800d09a:	2c00      	cmp	r4, #0
 800d09c:	dd05      	ble.n	800d0aa <_dtoa_r+0x9c2>
 800d09e:	0039      	movs	r1, r7
 800d0a0:	0022      	movs	r2, r4
 800d0a2:	9803      	ldr	r0, [sp, #12]
 800d0a4:	f000 fb80 	bl	800d7a8 <__lshift>
 800d0a8:	0007      	movs	r7, r0
 800d0aa:	0038      	movs	r0, r7
 800d0ac:	2d00      	cmp	r5, #0
 800d0ae:	d018      	beq.n	800d0e2 <_dtoa_r+0x9fa>
 800d0b0:	6879      	ldr	r1, [r7, #4]
 800d0b2:	9803      	ldr	r0, [sp, #12]
 800d0b4:	f000 f956 	bl	800d364 <_Balloc>
 800d0b8:	1e04      	subs	r4, r0, #0
 800d0ba:	d105      	bne.n	800d0c8 <_dtoa_r+0x9e0>
 800d0bc:	0022      	movs	r2, r4
 800d0be:	4b2b      	ldr	r3, [pc, #172]	@ (800d16c <_dtoa_r+0xa84>)
 800d0c0:	482b      	ldr	r0, [pc, #172]	@ (800d170 <_dtoa_r+0xa88>)
 800d0c2:	492c      	ldr	r1, [pc, #176]	@ (800d174 <_dtoa_r+0xa8c>)
 800d0c4:	f7ff fb25 	bl	800c712 <_dtoa_r+0x2a>
 800d0c8:	0039      	movs	r1, r7
 800d0ca:	693a      	ldr	r2, [r7, #16]
 800d0cc:	310c      	adds	r1, #12
 800d0ce:	3202      	adds	r2, #2
 800d0d0:	0092      	lsls	r2, r2, #2
 800d0d2:	300c      	adds	r0, #12
 800d0d4:	f7ff fa52 	bl	800c57c <memcpy>
 800d0d8:	2201      	movs	r2, #1
 800d0da:	0021      	movs	r1, r4
 800d0dc:	9803      	ldr	r0, [sp, #12]
 800d0de:	f000 fb63 	bl	800d7a8 <__lshift>
 800d0e2:	9b08      	ldr	r3, [sp, #32]
 800d0e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d0e6:	9306      	str	r3, [sp, #24]
 800d0e8:	3b01      	subs	r3, #1
 800d0ea:	189b      	adds	r3, r3, r2
 800d0ec:	2201      	movs	r2, #1
 800d0ee:	9704      	str	r7, [sp, #16]
 800d0f0:	0007      	movs	r7, r0
 800d0f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d0f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0f6:	4013      	ands	r3, r2
 800d0f8:	930e      	str	r3, [sp, #56]	@ 0x38
 800d0fa:	0031      	movs	r1, r6
 800d0fc:	9805      	ldr	r0, [sp, #20]
 800d0fe:	f7ff fa65 	bl	800c5cc <quorem>
 800d102:	9904      	ldr	r1, [sp, #16]
 800d104:	0005      	movs	r5, r0
 800d106:	900a      	str	r0, [sp, #40]	@ 0x28
 800d108:	9805      	ldr	r0, [sp, #20]
 800d10a:	f000 fbb9 	bl	800d880 <__mcmp>
 800d10e:	003a      	movs	r2, r7
 800d110:	900d      	str	r0, [sp, #52]	@ 0x34
 800d112:	0031      	movs	r1, r6
 800d114:	9803      	ldr	r0, [sp, #12]
 800d116:	f000 fbcf 	bl	800d8b8 <__mdiff>
 800d11a:	2201      	movs	r2, #1
 800d11c:	68c3      	ldr	r3, [r0, #12]
 800d11e:	0004      	movs	r4, r0
 800d120:	3530      	adds	r5, #48	@ 0x30
 800d122:	9209      	str	r2, [sp, #36]	@ 0x24
 800d124:	2b00      	cmp	r3, #0
 800d126:	d104      	bne.n	800d132 <_dtoa_r+0xa4a>
 800d128:	0001      	movs	r1, r0
 800d12a:	9805      	ldr	r0, [sp, #20]
 800d12c:	f000 fba8 	bl	800d880 <__mcmp>
 800d130:	9009      	str	r0, [sp, #36]	@ 0x24
 800d132:	0021      	movs	r1, r4
 800d134:	9803      	ldr	r0, [sp, #12]
 800d136:	f000 f959 	bl	800d3ec <_Bfree>
 800d13a:	9b06      	ldr	r3, [sp, #24]
 800d13c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d13e:	1c5c      	adds	r4, r3, #1
 800d140:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800d142:	4313      	orrs	r3, r2
 800d144:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d146:	4313      	orrs	r3, r2
 800d148:	d116      	bne.n	800d178 <_dtoa_r+0xa90>
 800d14a:	2d39      	cmp	r5, #57	@ 0x39
 800d14c:	d02f      	beq.n	800d1ae <_dtoa_r+0xac6>
 800d14e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d150:	2b00      	cmp	r3, #0
 800d152:	dd01      	ble.n	800d158 <_dtoa_r+0xa70>
 800d154:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800d156:	3531      	adds	r5, #49	@ 0x31
 800d158:	9b06      	ldr	r3, [sp, #24]
 800d15a:	701d      	strb	r5, [r3, #0]
 800d15c:	e638      	b.n	800cdd0 <_dtoa_r+0x6e8>
 800d15e:	46c0      	nop			@ (mov r8, r8)
 800d160:	40240000 	.word	0x40240000
 800d164:	00000433 	.word	0x00000433
 800d168:	7ff00000 	.word	0x7ff00000
 800d16c:	0800e3ed 	.word	0x0800e3ed
 800d170:	0800e395 	.word	0x0800e395
 800d174:	000002ef 	.word	0x000002ef
 800d178:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	db04      	blt.n	800d188 <_dtoa_r+0xaa0>
 800d17e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800d180:	4313      	orrs	r3, r2
 800d182:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d184:	4313      	orrs	r3, r2
 800d186:	d11e      	bne.n	800d1c6 <_dtoa_r+0xade>
 800d188:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	dde4      	ble.n	800d158 <_dtoa_r+0xa70>
 800d18e:	9905      	ldr	r1, [sp, #20]
 800d190:	2201      	movs	r2, #1
 800d192:	9803      	ldr	r0, [sp, #12]
 800d194:	f000 fb08 	bl	800d7a8 <__lshift>
 800d198:	0031      	movs	r1, r6
 800d19a:	9005      	str	r0, [sp, #20]
 800d19c:	f000 fb70 	bl	800d880 <__mcmp>
 800d1a0:	2800      	cmp	r0, #0
 800d1a2:	dc02      	bgt.n	800d1aa <_dtoa_r+0xac2>
 800d1a4:	d1d8      	bne.n	800d158 <_dtoa_r+0xa70>
 800d1a6:	07eb      	lsls	r3, r5, #31
 800d1a8:	d5d6      	bpl.n	800d158 <_dtoa_r+0xa70>
 800d1aa:	2d39      	cmp	r5, #57	@ 0x39
 800d1ac:	d1d2      	bne.n	800d154 <_dtoa_r+0xa6c>
 800d1ae:	2339      	movs	r3, #57	@ 0x39
 800d1b0:	9a06      	ldr	r2, [sp, #24]
 800d1b2:	7013      	strb	r3, [r2, #0]
 800d1b4:	0023      	movs	r3, r4
 800d1b6:	001c      	movs	r4, r3
 800d1b8:	3b01      	subs	r3, #1
 800d1ba:	781a      	ldrb	r2, [r3, #0]
 800d1bc:	2a39      	cmp	r2, #57	@ 0x39
 800d1be:	d04f      	beq.n	800d260 <_dtoa_r+0xb78>
 800d1c0:	3201      	adds	r2, #1
 800d1c2:	701a      	strb	r2, [r3, #0]
 800d1c4:	e604      	b.n	800cdd0 <_dtoa_r+0x6e8>
 800d1c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	dd03      	ble.n	800d1d4 <_dtoa_r+0xaec>
 800d1cc:	2d39      	cmp	r5, #57	@ 0x39
 800d1ce:	d0ee      	beq.n	800d1ae <_dtoa_r+0xac6>
 800d1d0:	3501      	adds	r5, #1
 800d1d2:	e7c1      	b.n	800d158 <_dtoa_r+0xa70>
 800d1d4:	9b06      	ldr	r3, [sp, #24]
 800d1d6:	9a06      	ldr	r2, [sp, #24]
 800d1d8:	701d      	strb	r5, [r3, #0]
 800d1da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d1dc:	4293      	cmp	r3, r2
 800d1de:	d02a      	beq.n	800d236 <_dtoa_r+0xb4e>
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	220a      	movs	r2, #10
 800d1e4:	9905      	ldr	r1, [sp, #20]
 800d1e6:	9803      	ldr	r0, [sp, #12]
 800d1e8:	f000 f924 	bl	800d434 <__multadd>
 800d1ec:	9b04      	ldr	r3, [sp, #16]
 800d1ee:	9005      	str	r0, [sp, #20]
 800d1f0:	42bb      	cmp	r3, r7
 800d1f2:	d109      	bne.n	800d208 <_dtoa_r+0xb20>
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	220a      	movs	r2, #10
 800d1f8:	9904      	ldr	r1, [sp, #16]
 800d1fa:	9803      	ldr	r0, [sp, #12]
 800d1fc:	f000 f91a 	bl	800d434 <__multadd>
 800d200:	9004      	str	r0, [sp, #16]
 800d202:	0007      	movs	r7, r0
 800d204:	9406      	str	r4, [sp, #24]
 800d206:	e778      	b.n	800d0fa <_dtoa_r+0xa12>
 800d208:	9904      	ldr	r1, [sp, #16]
 800d20a:	2300      	movs	r3, #0
 800d20c:	220a      	movs	r2, #10
 800d20e:	9803      	ldr	r0, [sp, #12]
 800d210:	f000 f910 	bl	800d434 <__multadd>
 800d214:	2300      	movs	r3, #0
 800d216:	9004      	str	r0, [sp, #16]
 800d218:	220a      	movs	r2, #10
 800d21a:	0039      	movs	r1, r7
 800d21c:	9803      	ldr	r0, [sp, #12]
 800d21e:	f000 f909 	bl	800d434 <__multadd>
 800d222:	e7ee      	b.n	800d202 <_dtoa_r+0xb1a>
 800d224:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d226:	2401      	movs	r4, #1
 800d228:	2b00      	cmp	r3, #0
 800d22a:	dd00      	ble.n	800d22e <_dtoa_r+0xb46>
 800d22c:	001c      	movs	r4, r3
 800d22e:	9b08      	ldr	r3, [sp, #32]
 800d230:	191c      	adds	r4, r3, r4
 800d232:	2300      	movs	r3, #0
 800d234:	9304      	str	r3, [sp, #16]
 800d236:	9905      	ldr	r1, [sp, #20]
 800d238:	2201      	movs	r2, #1
 800d23a:	9803      	ldr	r0, [sp, #12]
 800d23c:	f000 fab4 	bl	800d7a8 <__lshift>
 800d240:	0031      	movs	r1, r6
 800d242:	9005      	str	r0, [sp, #20]
 800d244:	f000 fb1c 	bl	800d880 <__mcmp>
 800d248:	2800      	cmp	r0, #0
 800d24a:	dcb3      	bgt.n	800d1b4 <_dtoa_r+0xacc>
 800d24c:	d101      	bne.n	800d252 <_dtoa_r+0xb6a>
 800d24e:	07ed      	lsls	r5, r5, #31
 800d250:	d4b0      	bmi.n	800d1b4 <_dtoa_r+0xacc>
 800d252:	0023      	movs	r3, r4
 800d254:	001c      	movs	r4, r3
 800d256:	3b01      	subs	r3, #1
 800d258:	781a      	ldrb	r2, [r3, #0]
 800d25a:	2a30      	cmp	r2, #48	@ 0x30
 800d25c:	d0fa      	beq.n	800d254 <_dtoa_r+0xb6c>
 800d25e:	e5b7      	b.n	800cdd0 <_dtoa_r+0x6e8>
 800d260:	9a08      	ldr	r2, [sp, #32]
 800d262:	429a      	cmp	r2, r3
 800d264:	d1a7      	bne.n	800d1b6 <_dtoa_r+0xace>
 800d266:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d268:	3301      	adds	r3, #1
 800d26a:	930c      	str	r3, [sp, #48]	@ 0x30
 800d26c:	2331      	movs	r3, #49	@ 0x31
 800d26e:	7013      	strb	r3, [r2, #0]
 800d270:	e5ae      	b.n	800cdd0 <_dtoa_r+0x6e8>
 800d272:	4b15      	ldr	r3, [pc, #84]	@ (800d2c8 <_dtoa_r+0xbe0>)
 800d274:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800d276:	9308      	str	r3, [sp, #32]
 800d278:	4b14      	ldr	r3, [pc, #80]	@ (800d2cc <_dtoa_r+0xbe4>)
 800d27a:	2a00      	cmp	r2, #0
 800d27c:	d001      	beq.n	800d282 <_dtoa_r+0xb9a>
 800d27e:	f7ff fa7b 	bl	800c778 <_dtoa_r+0x90>
 800d282:	f7ff fa7b 	bl	800c77c <_dtoa_r+0x94>
 800d286:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800d288:	2b01      	cmp	r3, #1
 800d28a:	dc00      	bgt.n	800d28e <_dtoa_r+0xba6>
 800d28c:	e648      	b.n	800cf20 <_dtoa_r+0x838>
 800d28e:	2001      	movs	r0, #1
 800d290:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800d292:	e665      	b.n	800cf60 <_dtoa_r+0x878>
 800d294:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d296:	2b00      	cmp	r3, #0
 800d298:	dc00      	bgt.n	800d29c <_dtoa_r+0xbb4>
 800d29a:	e6d6      	b.n	800d04a <_dtoa_r+0x962>
 800d29c:	2400      	movs	r4, #0
 800d29e:	0031      	movs	r1, r6
 800d2a0:	9805      	ldr	r0, [sp, #20]
 800d2a2:	f7ff f993 	bl	800c5cc <quorem>
 800d2a6:	9b08      	ldr	r3, [sp, #32]
 800d2a8:	3030      	adds	r0, #48	@ 0x30
 800d2aa:	5518      	strb	r0, [r3, r4]
 800d2ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d2ae:	3401      	adds	r4, #1
 800d2b0:	0005      	movs	r5, r0
 800d2b2:	429c      	cmp	r4, r3
 800d2b4:	dab6      	bge.n	800d224 <_dtoa_r+0xb3c>
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	220a      	movs	r2, #10
 800d2ba:	9905      	ldr	r1, [sp, #20]
 800d2bc:	9803      	ldr	r0, [sp, #12]
 800d2be:	f000 f8b9 	bl	800d434 <__multadd>
 800d2c2:	9005      	str	r0, [sp, #20]
 800d2c4:	e7eb      	b.n	800d29e <_dtoa_r+0xbb6>
 800d2c6:	46c0      	nop			@ (mov r8, r8)
 800d2c8:	0800e371 	.word	0x0800e371
 800d2cc:	0800e379 	.word	0x0800e379

0800d2d0 <_free_r>:
 800d2d0:	b570      	push	{r4, r5, r6, lr}
 800d2d2:	0005      	movs	r5, r0
 800d2d4:	1e0c      	subs	r4, r1, #0
 800d2d6:	d010      	beq.n	800d2fa <_free_r+0x2a>
 800d2d8:	3c04      	subs	r4, #4
 800d2da:	6823      	ldr	r3, [r4, #0]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	da00      	bge.n	800d2e2 <_free_r+0x12>
 800d2e0:	18e4      	adds	r4, r4, r3
 800d2e2:	0028      	movs	r0, r5
 800d2e4:	f7fe f93c 	bl	800b560 <__malloc_lock>
 800d2e8:	4a1d      	ldr	r2, [pc, #116]	@ (800d360 <_free_r+0x90>)
 800d2ea:	6813      	ldr	r3, [r2, #0]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d105      	bne.n	800d2fc <_free_r+0x2c>
 800d2f0:	6063      	str	r3, [r4, #4]
 800d2f2:	6014      	str	r4, [r2, #0]
 800d2f4:	0028      	movs	r0, r5
 800d2f6:	f7fe f93b 	bl	800b570 <__malloc_unlock>
 800d2fa:	bd70      	pop	{r4, r5, r6, pc}
 800d2fc:	42a3      	cmp	r3, r4
 800d2fe:	d908      	bls.n	800d312 <_free_r+0x42>
 800d300:	6820      	ldr	r0, [r4, #0]
 800d302:	1821      	adds	r1, r4, r0
 800d304:	428b      	cmp	r3, r1
 800d306:	d1f3      	bne.n	800d2f0 <_free_r+0x20>
 800d308:	6819      	ldr	r1, [r3, #0]
 800d30a:	685b      	ldr	r3, [r3, #4]
 800d30c:	1809      	adds	r1, r1, r0
 800d30e:	6021      	str	r1, [r4, #0]
 800d310:	e7ee      	b.n	800d2f0 <_free_r+0x20>
 800d312:	001a      	movs	r2, r3
 800d314:	685b      	ldr	r3, [r3, #4]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d001      	beq.n	800d31e <_free_r+0x4e>
 800d31a:	42a3      	cmp	r3, r4
 800d31c:	d9f9      	bls.n	800d312 <_free_r+0x42>
 800d31e:	6811      	ldr	r1, [r2, #0]
 800d320:	1850      	adds	r0, r2, r1
 800d322:	42a0      	cmp	r0, r4
 800d324:	d10b      	bne.n	800d33e <_free_r+0x6e>
 800d326:	6820      	ldr	r0, [r4, #0]
 800d328:	1809      	adds	r1, r1, r0
 800d32a:	1850      	adds	r0, r2, r1
 800d32c:	6011      	str	r1, [r2, #0]
 800d32e:	4283      	cmp	r3, r0
 800d330:	d1e0      	bne.n	800d2f4 <_free_r+0x24>
 800d332:	6818      	ldr	r0, [r3, #0]
 800d334:	685b      	ldr	r3, [r3, #4]
 800d336:	1841      	adds	r1, r0, r1
 800d338:	6011      	str	r1, [r2, #0]
 800d33a:	6053      	str	r3, [r2, #4]
 800d33c:	e7da      	b.n	800d2f4 <_free_r+0x24>
 800d33e:	42a0      	cmp	r0, r4
 800d340:	d902      	bls.n	800d348 <_free_r+0x78>
 800d342:	230c      	movs	r3, #12
 800d344:	602b      	str	r3, [r5, #0]
 800d346:	e7d5      	b.n	800d2f4 <_free_r+0x24>
 800d348:	6820      	ldr	r0, [r4, #0]
 800d34a:	1821      	adds	r1, r4, r0
 800d34c:	428b      	cmp	r3, r1
 800d34e:	d103      	bne.n	800d358 <_free_r+0x88>
 800d350:	6819      	ldr	r1, [r3, #0]
 800d352:	685b      	ldr	r3, [r3, #4]
 800d354:	1809      	adds	r1, r1, r0
 800d356:	6021      	str	r1, [r4, #0]
 800d358:	6063      	str	r3, [r4, #4]
 800d35a:	6054      	str	r4, [r2, #4]
 800d35c:	e7ca      	b.n	800d2f4 <_free_r+0x24>
 800d35e:	46c0      	nop			@ (mov r8, r8)
 800d360:	20000800 	.word	0x20000800

0800d364 <_Balloc>:
 800d364:	b570      	push	{r4, r5, r6, lr}
 800d366:	69c5      	ldr	r5, [r0, #28]
 800d368:	0006      	movs	r6, r0
 800d36a:	000c      	movs	r4, r1
 800d36c:	2d00      	cmp	r5, #0
 800d36e:	d10e      	bne.n	800d38e <_Balloc+0x2a>
 800d370:	2010      	movs	r0, #16
 800d372:	f7fe f83f 	bl	800b3f4 <malloc>
 800d376:	1e02      	subs	r2, r0, #0
 800d378:	61f0      	str	r0, [r6, #28]
 800d37a:	d104      	bne.n	800d386 <_Balloc+0x22>
 800d37c:	216b      	movs	r1, #107	@ 0x6b
 800d37e:	4b19      	ldr	r3, [pc, #100]	@ (800d3e4 <_Balloc+0x80>)
 800d380:	4819      	ldr	r0, [pc, #100]	@ (800d3e8 <_Balloc+0x84>)
 800d382:	f7ff f905 	bl	800c590 <__assert_func>
 800d386:	6045      	str	r5, [r0, #4]
 800d388:	6085      	str	r5, [r0, #8]
 800d38a:	6005      	str	r5, [r0, #0]
 800d38c:	60c5      	str	r5, [r0, #12]
 800d38e:	69f5      	ldr	r5, [r6, #28]
 800d390:	68eb      	ldr	r3, [r5, #12]
 800d392:	2b00      	cmp	r3, #0
 800d394:	d013      	beq.n	800d3be <_Balloc+0x5a>
 800d396:	69f3      	ldr	r3, [r6, #28]
 800d398:	00a2      	lsls	r2, r4, #2
 800d39a:	68db      	ldr	r3, [r3, #12]
 800d39c:	189b      	adds	r3, r3, r2
 800d39e:	6818      	ldr	r0, [r3, #0]
 800d3a0:	2800      	cmp	r0, #0
 800d3a2:	d118      	bne.n	800d3d6 <_Balloc+0x72>
 800d3a4:	2101      	movs	r1, #1
 800d3a6:	000d      	movs	r5, r1
 800d3a8:	40a5      	lsls	r5, r4
 800d3aa:	1d6a      	adds	r2, r5, #5
 800d3ac:	0030      	movs	r0, r6
 800d3ae:	0092      	lsls	r2, r2, #2
 800d3b0:	f000 fd50 	bl	800de54 <_calloc_r>
 800d3b4:	2800      	cmp	r0, #0
 800d3b6:	d00c      	beq.n	800d3d2 <_Balloc+0x6e>
 800d3b8:	6044      	str	r4, [r0, #4]
 800d3ba:	6085      	str	r5, [r0, #8]
 800d3bc:	e00d      	b.n	800d3da <_Balloc+0x76>
 800d3be:	2221      	movs	r2, #33	@ 0x21
 800d3c0:	2104      	movs	r1, #4
 800d3c2:	0030      	movs	r0, r6
 800d3c4:	f000 fd46 	bl	800de54 <_calloc_r>
 800d3c8:	69f3      	ldr	r3, [r6, #28]
 800d3ca:	60e8      	str	r0, [r5, #12]
 800d3cc:	68db      	ldr	r3, [r3, #12]
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d1e1      	bne.n	800d396 <_Balloc+0x32>
 800d3d2:	2000      	movs	r0, #0
 800d3d4:	bd70      	pop	{r4, r5, r6, pc}
 800d3d6:	6802      	ldr	r2, [r0, #0]
 800d3d8:	601a      	str	r2, [r3, #0]
 800d3da:	2300      	movs	r3, #0
 800d3dc:	6103      	str	r3, [r0, #16]
 800d3de:	60c3      	str	r3, [r0, #12]
 800d3e0:	e7f8      	b.n	800d3d4 <_Balloc+0x70>
 800d3e2:	46c0      	nop			@ (mov r8, r8)
 800d3e4:	0800e37e 	.word	0x0800e37e
 800d3e8:	0800e3fe 	.word	0x0800e3fe

0800d3ec <_Bfree>:
 800d3ec:	b570      	push	{r4, r5, r6, lr}
 800d3ee:	69c6      	ldr	r6, [r0, #28]
 800d3f0:	0005      	movs	r5, r0
 800d3f2:	000c      	movs	r4, r1
 800d3f4:	2e00      	cmp	r6, #0
 800d3f6:	d10e      	bne.n	800d416 <_Bfree+0x2a>
 800d3f8:	2010      	movs	r0, #16
 800d3fa:	f7fd fffb 	bl	800b3f4 <malloc>
 800d3fe:	1e02      	subs	r2, r0, #0
 800d400:	61e8      	str	r0, [r5, #28]
 800d402:	d104      	bne.n	800d40e <_Bfree+0x22>
 800d404:	218f      	movs	r1, #143	@ 0x8f
 800d406:	4b09      	ldr	r3, [pc, #36]	@ (800d42c <_Bfree+0x40>)
 800d408:	4809      	ldr	r0, [pc, #36]	@ (800d430 <_Bfree+0x44>)
 800d40a:	f7ff f8c1 	bl	800c590 <__assert_func>
 800d40e:	6046      	str	r6, [r0, #4]
 800d410:	6086      	str	r6, [r0, #8]
 800d412:	6006      	str	r6, [r0, #0]
 800d414:	60c6      	str	r6, [r0, #12]
 800d416:	2c00      	cmp	r4, #0
 800d418:	d007      	beq.n	800d42a <_Bfree+0x3e>
 800d41a:	69eb      	ldr	r3, [r5, #28]
 800d41c:	6862      	ldr	r2, [r4, #4]
 800d41e:	68db      	ldr	r3, [r3, #12]
 800d420:	0092      	lsls	r2, r2, #2
 800d422:	189b      	adds	r3, r3, r2
 800d424:	681a      	ldr	r2, [r3, #0]
 800d426:	6022      	str	r2, [r4, #0]
 800d428:	601c      	str	r4, [r3, #0]
 800d42a:	bd70      	pop	{r4, r5, r6, pc}
 800d42c:	0800e37e 	.word	0x0800e37e
 800d430:	0800e3fe 	.word	0x0800e3fe

0800d434 <__multadd>:
 800d434:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d436:	000f      	movs	r7, r1
 800d438:	9001      	str	r0, [sp, #4]
 800d43a:	000c      	movs	r4, r1
 800d43c:	001e      	movs	r6, r3
 800d43e:	2000      	movs	r0, #0
 800d440:	690d      	ldr	r5, [r1, #16]
 800d442:	3714      	adds	r7, #20
 800d444:	683b      	ldr	r3, [r7, #0]
 800d446:	3001      	adds	r0, #1
 800d448:	b299      	uxth	r1, r3
 800d44a:	4351      	muls	r1, r2
 800d44c:	0c1b      	lsrs	r3, r3, #16
 800d44e:	4353      	muls	r3, r2
 800d450:	1989      	adds	r1, r1, r6
 800d452:	0c0e      	lsrs	r6, r1, #16
 800d454:	199b      	adds	r3, r3, r6
 800d456:	0c1e      	lsrs	r6, r3, #16
 800d458:	b289      	uxth	r1, r1
 800d45a:	041b      	lsls	r3, r3, #16
 800d45c:	185b      	adds	r3, r3, r1
 800d45e:	c708      	stmia	r7!, {r3}
 800d460:	4285      	cmp	r5, r0
 800d462:	dcef      	bgt.n	800d444 <__multadd+0x10>
 800d464:	2e00      	cmp	r6, #0
 800d466:	d022      	beq.n	800d4ae <__multadd+0x7a>
 800d468:	68a3      	ldr	r3, [r4, #8]
 800d46a:	42ab      	cmp	r3, r5
 800d46c:	dc19      	bgt.n	800d4a2 <__multadd+0x6e>
 800d46e:	6861      	ldr	r1, [r4, #4]
 800d470:	9801      	ldr	r0, [sp, #4]
 800d472:	3101      	adds	r1, #1
 800d474:	f7ff ff76 	bl	800d364 <_Balloc>
 800d478:	1e07      	subs	r7, r0, #0
 800d47a:	d105      	bne.n	800d488 <__multadd+0x54>
 800d47c:	003a      	movs	r2, r7
 800d47e:	21ba      	movs	r1, #186	@ 0xba
 800d480:	4b0c      	ldr	r3, [pc, #48]	@ (800d4b4 <__multadd+0x80>)
 800d482:	480d      	ldr	r0, [pc, #52]	@ (800d4b8 <__multadd+0x84>)
 800d484:	f7ff f884 	bl	800c590 <__assert_func>
 800d488:	0021      	movs	r1, r4
 800d48a:	6922      	ldr	r2, [r4, #16]
 800d48c:	310c      	adds	r1, #12
 800d48e:	3202      	adds	r2, #2
 800d490:	0092      	lsls	r2, r2, #2
 800d492:	300c      	adds	r0, #12
 800d494:	f7ff f872 	bl	800c57c <memcpy>
 800d498:	0021      	movs	r1, r4
 800d49a:	9801      	ldr	r0, [sp, #4]
 800d49c:	f7ff ffa6 	bl	800d3ec <_Bfree>
 800d4a0:	003c      	movs	r4, r7
 800d4a2:	1d2b      	adds	r3, r5, #4
 800d4a4:	009b      	lsls	r3, r3, #2
 800d4a6:	18e3      	adds	r3, r4, r3
 800d4a8:	3501      	adds	r5, #1
 800d4aa:	605e      	str	r6, [r3, #4]
 800d4ac:	6125      	str	r5, [r4, #16]
 800d4ae:	0020      	movs	r0, r4
 800d4b0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d4b2:	46c0      	nop			@ (mov r8, r8)
 800d4b4:	0800e3ed 	.word	0x0800e3ed
 800d4b8:	0800e3fe 	.word	0x0800e3fe

0800d4bc <__hi0bits>:
 800d4bc:	2280      	movs	r2, #128	@ 0x80
 800d4be:	0003      	movs	r3, r0
 800d4c0:	0252      	lsls	r2, r2, #9
 800d4c2:	2000      	movs	r0, #0
 800d4c4:	4293      	cmp	r3, r2
 800d4c6:	d201      	bcs.n	800d4cc <__hi0bits+0x10>
 800d4c8:	041b      	lsls	r3, r3, #16
 800d4ca:	3010      	adds	r0, #16
 800d4cc:	2280      	movs	r2, #128	@ 0x80
 800d4ce:	0452      	lsls	r2, r2, #17
 800d4d0:	4293      	cmp	r3, r2
 800d4d2:	d201      	bcs.n	800d4d8 <__hi0bits+0x1c>
 800d4d4:	3008      	adds	r0, #8
 800d4d6:	021b      	lsls	r3, r3, #8
 800d4d8:	2280      	movs	r2, #128	@ 0x80
 800d4da:	0552      	lsls	r2, r2, #21
 800d4dc:	4293      	cmp	r3, r2
 800d4de:	d201      	bcs.n	800d4e4 <__hi0bits+0x28>
 800d4e0:	3004      	adds	r0, #4
 800d4e2:	011b      	lsls	r3, r3, #4
 800d4e4:	2280      	movs	r2, #128	@ 0x80
 800d4e6:	05d2      	lsls	r2, r2, #23
 800d4e8:	4293      	cmp	r3, r2
 800d4ea:	d201      	bcs.n	800d4f0 <__hi0bits+0x34>
 800d4ec:	3002      	adds	r0, #2
 800d4ee:	009b      	lsls	r3, r3, #2
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	db03      	blt.n	800d4fc <__hi0bits+0x40>
 800d4f4:	3001      	adds	r0, #1
 800d4f6:	4213      	tst	r3, r2
 800d4f8:	d100      	bne.n	800d4fc <__hi0bits+0x40>
 800d4fa:	2020      	movs	r0, #32
 800d4fc:	4770      	bx	lr

0800d4fe <__lo0bits>:
 800d4fe:	6803      	ldr	r3, [r0, #0]
 800d500:	0001      	movs	r1, r0
 800d502:	2207      	movs	r2, #7
 800d504:	0018      	movs	r0, r3
 800d506:	4010      	ands	r0, r2
 800d508:	4213      	tst	r3, r2
 800d50a:	d00d      	beq.n	800d528 <__lo0bits+0x2a>
 800d50c:	3a06      	subs	r2, #6
 800d50e:	2000      	movs	r0, #0
 800d510:	4213      	tst	r3, r2
 800d512:	d105      	bne.n	800d520 <__lo0bits+0x22>
 800d514:	3002      	adds	r0, #2
 800d516:	4203      	tst	r3, r0
 800d518:	d003      	beq.n	800d522 <__lo0bits+0x24>
 800d51a:	40d3      	lsrs	r3, r2
 800d51c:	0010      	movs	r0, r2
 800d51e:	600b      	str	r3, [r1, #0]
 800d520:	4770      	bx	lr
 800d522:	089b      	lsrs	r3, r3, #2
 800d524:	600b      	str	r3, [r1, #0]
 800d526:	e7fb      	b.n	800d520 <__lo0bits+0x22>
 800d528:	b29a      	uxth	r2, r3
 800d52a:	2a00      	cmp	r2, #0
 800d52c:	d101      	bne.n	800d532 <__lo0bits+0x34>
 800d52e:	2010      	movs	r0, #16
 800d530:	0c1b      	lsrs	r3, r3, #16
 800d532:	b2da      	uxtb	r2, r3
 800d534:	2a00      	cmp	r2, #0
 800d536:	d101      	bne.n	800d53c <__lo0bits+0x3e>
 800d538:	3008      	adds	r0, #8
 800d53a:	0a1b      	lsrs	r3, r3, #8
 800d53c:	071a      	lsls	r2, r3, #28
 800d53e:	d101      	bne.n	800d544 <__lo0bits+0x46>
 800d540:	3004      	adds	r0, #4
 800d542:	091b      	lsrs	r3, r3, #4
 800d544:	079a      	lsls	r2, r3, #30
 800d546:	d101      	bne.n	800d54c <__lo0bits+0x4e>
 800d548:	3002      	adds	r0, #2
 800d54a:	089b      	lsrs	r3, r3, #2
 800d54c:	07da      	lsls	r2, r3, #31
 800d54e:	d4e9      	bmi.n	800d524 <__lo0bits+0x26>
 800d550:	3001      	adds	r0, #1
 800d552:	085b      	lsrs	r3, r3, #1
 800d554:	d1e6      	bne.n	800d524 <__lo0bits+0x26>
 800d556:	2020      	movs	r0, #32
 800d558:	e7e2      	b.n	800d520 <__lo0bits+0x22>
	...

0800d55c <__i2b>:
 800d55c:	b510      	push	{r4, lr}
 800d55e:	000c      	movs	r4, r1
 800d560:	2101      	movs	r1, #1
 800d562:	f7ff feff 	bl	800d364 <_Balloc>
 800d566:	2800      	cmp	r0, #0
 800d568:	d107      	bne.n	800d57a <__i2b+0x1e>
 800d56a:	2146      	movs	r1, #70	@ 0x46
 800d56c:	4c05      	ldr	r4, [pc, #20]	@ (800d584 <__i2b+0x28>)
 800d56e:	0002      	movs	r2, r0
 800d570:	4b05      	ldr	r3, [pc, #20]	@ (800d588 <__i2b+0x2c>)
 800d572:	0020      	movs	r0, r4
 800d574:	31ff      	adds	r1, #255	@ 0xff
 800d576:	f7ff f80b 	bl	800c590 <__assert_func>
 800d57a:	2301      	movs	r3, #1
 800d57c:	6144      	str	r4, [r0, #20]
 800d57e:	6103      	str	r3, [r0, #16]
 800d580:	bd10      	pop	{r4, pc}
 800d582:	46c0      	nop			@ (mov r8, r8)
 800d584:	0800e3fe 	.word	0x0800e3fe
 800d588:	0800e3ed 	.word	0x0800e3ed

0800d58c <__multiply>:
 800d58c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d58e:	0014      	movs	r4, r2
 800d590:	690a      	ldr	r2, [r1, #16]
 800d592:	6923      	ldr	r3, [r4, #16]
 800d594:	000d      	movs	r5, r1
 800d596:	b08b      	sub	sp, #44	@ 0x2c
 800d598:	429a      	cmp	r2, r3
 800d59a:	db02      	blt.n	800d5a2 <__multiply+0x16>
 800d59c:	0023      	movs	r3, r4
 800d59e:	000c      	movs	r4, r1
 800d5a0:	001d      	movs	r5, r3
 800d5a2:	6927      	ldr	r7, [r4, #16]
 800d5a4:	692e      	ldr	r6, [r5, #16]
 800d5a6:	6861      	ldr	r1, [r4, #4]
 800d5a8:	19bb      	adds	r3, r7, r6
 800d5aa:	9303      	str	r3, [sp, #12]
 800d5ac:	68a3      	ldr	r3, [r4, #8]
 800d5ae:	19ba      	adds	r2, r7, r6
 800d5b0:	4293      	cmp	r3, r2
 800d5b2:	da00      	bge.n	800d5b6 <__multiply+0x2a>
 800d5b4:	3101      	adds	r1, #1
 800d5b6:	f7ff fed5 	bl	800d364 <_Balloc>
 800d5ba:	9002      	str	r0, [sp, #8]
 800d5bc:	2800      	cmp	r0, #0
 800d5be:	d106      	bne.n	800d5ce <__multiply+0x42>
 800d5c0:	21b1      	movs	r1, #177	@ 0xb1
 800d5c2:	4b49      	ldr	r3, [pc, #292]	@ (800d6e8 <__multiply+0x15c>)
 800d5c4:	4849      	ldr	r0, [pc, #292]	@ (800d6ec <__multiply+0x160>)
 800d5c6:	9a02      	ldr	r2, [sp, #8]
 800d5c8:	0049      	lsls	r1, r1, #1
 800d5ca:	f7fe ffe1 	bl	800c590 <__assert_func>
 800d5ce:	9b02      	ldr	r3, [sp, #8]
 800d5d0:	2200      	movs	r2, #0
 800d5d2:	3314      	adds	r3, #20
 800d5d4:	469c      	mov	ip, r3
 800d5d6:	19bb      	adds	r3, r7, r6
 800d5d8:	009b      	lsls	r3, r3, #2
 800d5da:	4463      	add	r3, ip
 800d5dc:	9304      	str	r3, [sp, #16]
 800d5de:	4663      	mov	r3, ip
 800d5e0:	9904      	ldr	r1, [sp, #16]
 800d5e2:	428b      	cmp	r3, r1
 800d5e4:	d32a      	bcc.n	800d63c <__multiply+0xb0>
 800d5e6:	0023      	movs	r3, r4
 800d5e8:	00bf      	lsls	r7, r7, #2
 800d5ea:	3314      	adds	r3, #20
 800d5ec:	3514      	adds	r5, #20
 800d5ee:	9308      	str	r3, [sp, #32]
 800d5f0:	00b6      	lsls	r6, r6, #2
 800d5f2:	19db      	adds	r3, r3, r7
 800d5f4:	9305      	str	r3, [sp, #20]
 800d5f6:	19ab      	adds	r3, r5, r6
 800d5f8:	9309      	str	r3, [sp, #36]	@ 0x24
 800d5fa:	2304      	movs	r3, #4
 800d5fc:	9306      	str	r3, [sp, #24]
 800d5fe:	0023      	movs	r3, r4
 800d600:	9a05      	ldr	r2, [sp, #20]
 800d602:	3315      	adds	r3, #21
 800d604:	9501      	str	r5, [sp, #4]
 800d606:	429a      	cmp	r2, r3
 800d608:	d305      	bcc.n	800d616 <__multiply+0x8a>
 800d60a:	1b13      	subs	r3, r2, r4
 800d60c:	3b15      	subs	r3, #21
 800d60e:	089b      	lsrs	r3, r3, #2
 800d610:	3301      	adds	r3, #1
 800d612:	009b      	lsls	r3, r3, #2
 800d614:	9306      	str	r3, [sp, #24]
 800d616:	9b01      	ldr	r3, [sp, #4]
 800d618:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d61a:	4293      	cmp	r3, r2
 800d61c:	d310      	bcc.n	800d640 <__multiply+0xb4>
 800d61e:	9b03      	ldr	r3, [sp, #12]
 800d620:	2b00      	cmp	r3, #0
 800d622:	dd05      	ble.n	800d630 <__multiply+0xa4>
 800d624:	9b04      	ldr	r3, [sp, #16]
 800d626:	3b04      	subs	r3, #4
 800d628:	9304      	str	r3, [sp, #16]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d056      	beq.n	800d6de <__multiply+0x152>
 800d630:	9b02      	ldr	r3, [sp, #8]
 800d632:	9a03      	ldr	r2, [sp, #12]
 800d634:	0018      	movs	r0, r3
 800d636:	611a      	str	r2, [r3, #16]
 800d638:	b00b      	add	sp, #44	@ 0x2c
 800d63a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d63c:	c304      	stmia	r3!, {r2}
 800d63e:	e7cf      	b.n	800d5e0 <__multiply+0x54>
 800d640:	9b01      	ldr	r3, [sp, #4]
 800d642:	6818      	ldr	r0, [r3, #0]
 800d644:	b280      	uxth	r0, r0
 800d646:	2800      	cmp	r0, #0
 800d648:	d01e      	beq.n	800d688 <__multiply+0xfc>
 800d64a:	4667      	mov	r7, ip
 800d64c:	2500      	movs	r5, #0
 800d64e:	9e08      	ldr	r6, [sp, #32]
 800d650:	ce02      	ldmia	r6!, {r1}
 800d652:	683b      	ldr	r3, [r7, #0]
 800d654:	9307      	str	r3, [sp, #28]
 800d656:	b28b      	uxth	r3, r1
 800d658:	4343      	muls	r3, r0
 800d65a:	001a      	movs	r2, r3
 800d65c:	466b      	mov	r3, sp
 800d65e:	0c09      	lsrs	r1, r1, #16
 800d660:	8b9b      	ldrh	r3, [r3, #28]
 800d662:	4341      	muls	r1, r0
 800d664:	18d3      	adds	r3, r2, r3
 800d666:	9a07      	ldr	r2, [sp, #28]
 800d668:	195b      	adds	r3, r3, r5
 800d66a:	0c12      	lsrs	r2, r2, #16
 800d66c:	1889      	adds	r1, r1, r2
 800d66e:	0c1a      	lsrs	r2, r3, #16
 800d670:	188a      	adds	r2, r1, r2
 800d672:	b29b      	uxth	r3, r3
 800d674:	0c15      	lsrs	r5, r2, #16
 800d676:	0412      	lsls	r2, r2, #16
 800d678:	431a      	orrs	r2, r3
 800d67a:	9b05      	ldr	r3, [sp, #20]
 800d67c:	c704      	stmia	r7!, {r2}
 800d67e:	42b3      	cmp	r3, r6
 800d680:	d8e6      	bhi.n	800d650 <__multiply+0xc4>
 800d682:	4663      	mov	r3, ip
 800d684:	9a06      	ldr	r2, [sp, #24]
 800d686:	509d      	str	r5, [r3, r2]
 800d688:	9b01      	ldr	r3, [sp, #4]
 800d68a:	6818      	ldr	r0, [r3, #0]
 800d68c:	0c00      	lsrs	r0, r0, #16
 800d68e:	d020      	beq.n	800d6d2 <__multiply+0x146>
 800d690:	4663      	mov	r3, ip
 800d692:	0025      	movs	r5, r4
 800d694:	4661      	mov	r1, ip
 800d696:	2700      	movs	r7, #0
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	3514      	adds	r5, #20
 800d69c:	682a      	ldr	r2, [r5, #0]
 800d69e:	680e      	ldr	r6, [r1, #0]
 800d6a0:	b292      	uxth	r2, r2
 800d6a2:	4342      	muls	r2, r0
 800d6a4:	0c36      	lsrs	r6, r6, #16
 800d6a6:	1992      	adds	r2, r2, r6
 800d6a8:	19d2      	adds	r2, r2, r7
 800d6aa:	0416      	lsls	r6, r2, #16
 800d6ac:	b29b      	uxth	r3, r3
 800d6ae:	431e      	orrs	r6, r3
 800d6b0:	600e      	str	r6, [r1, #0]
 800d6b2:	cd40      	ldmia	r5!, {r6}
 800d6b4:	684b      	ldr	r3, [r1, #4]
 800d6b6:	0c36      	lsrs	r6, r6, #16
 800d6b8:	4346      	muls	r6, r0
 800d6ba:	b29b      	uxth	r3, r3
 800d6bc:	0c12      	lsrs	r2, r2, #16
 800d6be:	18f3      	adds	r3, r6, r3
 800d6c0:	189b      	adds	r3, r3, r2
 800d6c2:	9a05      	ldr	r2, [sp, #20]
 800d6c4:	0c1f      	lsrs	r7, r3, #16
 800d6c6:	3104      	adds	r1, #4
 800d6c8:	42aa      	cmp	r2, r5
 800d6ca:	d8e7      	bhi.n	800d69c <__multiply+0x110>
 800d6cc:	4662      	mov	r2, ip
 800d6ce:	9906      	ldr	r1, [sp, #24]
 800d6d0:	5053      	str	r3, [r2, r1]
 800d6d2:	9b01      	ldr	r3, [sp, #4]
 800d6d4:	3304      	adds	r3, #4
 800d6d6:	9301      	str	r3, [sp, #4]
 800d6d8:	2304      	movs	r3, #4
 800d6da:	449c      	add	ip, r3
 800d6dc:	e79b      	b.n	800d616 <__multiply+0x8a>
 800d6de:	9b03      	ldr	r3, [sp, #12]
 800d6e0:	3b01      	subs	r3, #1
 800d6e2:	9303      	str	r3, [sp, #12]
 800d6e4:	e79b      	b.n	800d61e <__multiply+0x92>
 800d6e6:	46c0      	nop			@ (mov r8, r8)
 800d6e8:	0800e3ed 	.word	0x0800e3ed
 800d6ec:	0800e3fe 	.word	0x0800e3fe

0800d6f0 <__pow5mult>:
 800d6f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d6f2:	2303      	movs	r3, #3
 800d6f4:	0015      	movs	r5, r2
 800d6f6:	0007      	movs	r7, r0
 800d6f8:	000e      	movs	r6, r1
 800d6fa:	401a      	ands	r2, r3
 800d6fc:	421d      	tst	r5, r3
 800d6fe:	d008      	beq.n	800d712 <__pow5mult+0x22>
 800d700:	4925      	ldr	r1, [pc, #148]	@ (800d798 <__pow5mult+0xa8>)
 800d702:	3a01      	subs	r2, #1
 800d704:	0092      	lsls	r2, r2, #2
 800d706:	5852      	ldr	r2, [r2, r1]
 800d708:	2300      	movs	r3, #0
 800d70a:	0031      	movs	r1, r6
 800d70c:	f7ff fe92 	bl	800d434 <__multadd>
 800d710:	0006      	movs	r6, r0
 800d712:	10ad      	asrs	r5, r5, #2
 800d714:	d03d      	beq.n	800d792 <__pow5mult+0xa2>
 800d716:	69fc      	ldr	r4, [r7, #28]
 800d718:	2c00      	cmp	r4, #0
 800d71a:	d10f      	bne.n	800d73c <__pow5mult+0x4c>
 800d71c:	2010      	movs	r0, #16
 800d71e:	f7fd fe69 	bl	800b3f4 <malloc>
 800d722:	1e02      	subs	r2, r0, #0
 800d724:	61f8      	str	r0, [r7, #28]
 800d726:	d105      	bne.n	800d734 <__pow5mult+0x44>
 800d728:	21b4      	movs	r1, #180	@ 0xb4
 800d72a:	4b1c      	ldr	r3, [pc, #112]	@ (800d79c <__pow5mult+0xac>)
 800d72c:	481c      	ldr	r0, [pc, #112]	@ (800d7a0 <__pow5mult+0xb0>)
 800d72e:	31ff      	adds	r1, #255	@ 0xff
 800d730:	f7fe ff2e 	bl	800c590 <__assert_func>
 800d734:	6044      	str	r4, [r0, #4]
 800d736:	6084      	str	r4, [r0, #8]
 800d738:	6004      	str	r4, [r0, #0]
 800d73a:	60c4      	str	r4, [r0, #12]
 800d73c:	69fb      	ldr	r3, [r7, #28]
 800d73e:	689c      	ldr	r4, [r3, #8]
 800d740:	9301      	str	r3, [sp, #4]
 800d742:	2c00      	cmp	r4, #0
 800d744:	d108      	bne.n	800d758 <__pow5mult+0x68>
 800d746:	0038      	movs	r0, r7
 800d748:	4916      	ldr	r1, [pc, #88]	@ (800d7a4 <__pow5mult+0xb4>)
 800d74a:	f7ff ff07 	bl	800d55c <__i2b>
 800d74e:	9b01      	ldr	r3, [sp, #4]
 800d750:	0004      	movs	r4, r0
 800d752:	6098      	str	r0, [r3, #8]
 800d754:	2300      	movs	r3, #0
 800d756:	6003      	str	r3, [r0, #0]
 800d758:	2301      	movs	r3, #1
 800d75a:	421d      	tst	r5, r3
 800d75c:	d00a      	beq.n	800d774 <__pow5mult+0x84>
 800d75e:	0031      	movs	r1, r6
 800d760:	0022      	movs	r2, r4
 800d762:	0038      	movs	r0, r7
 800d764:	f7ff ff12 	bl	800d58c <__multiply>
 800d768:	0031      	movs	r1, r6
 800d76a:	9001      	str	r0, [sp, #4]
 800d76c:	0038      	movs	r0, r7
 800d76e:	f7ff fe3d 	bl	800d3ec <_Bfree>
 800d772:	9e01      	ldr	r6, [sp, #4]
 800d774:	106d      	asrs	r5, r5, #1
 800d776:	d00c      	beq.n	800d792 <__pow5mult+0xa2>
 800d778:	6820      	ldr	r0, [r4, #0]
 800d77a:	2800      	cmp	r0, #0
 800d77c:	d107      	bne.n	800d78e <__pow5mult+0x9e>
 800d77e:	0022      	movs	r2, r4
 800d780:	0021      	movs	r1, r4
 800d782:	0038      	movs	r0, r7
 800d784:	f7ff ff02 	bl	800d58c <__multiply>
 800d788:	2300      	movs	r3, #0
 800d78a:	6020      	str	r0, [r4, #0]
 800d78c:	6003      	str	r3, [r0, #0]
 800d78e:	0004      	movs	r4, r0
 800d790:	e7e2      	b.n	800d758 <__pow5mult+0x68>
 800d792:	0030      	movs	r0, r6
 800d794:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d796:	46c0      	nop			@ (mov r8, r8)
 800d798:	0800e458 	.word	0x0800e458
 800d79c:	0800e37e 	.word	0x0800e37e
 800d7a0:	0800e3fe 	.word	0x0800e3fe
 800d7a4:	00000271 	.word	0x00000271

0800d7a8 <__lshift>:
 800d7a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7aa:	000c      	movs	r4, r1
 800d7ac:	0016      	movs	r6, r2
 800d7ae:	6923      	ldr	r3, [r4, #16]
 800d7b0:	1157      	asrs	r7, r2, #5
 800d7b2:	b085      	sub	sp, #20
 800d7b4:	18fb      	adds	r3, r7, r3
 800d7b6:	9301      	str	r3, [sp, #4]
 800d7b8:	3301      	adds	r3, #1
 800d7ba:	9300      	str	r3, [sp, #0]
 800d7bc:	6849      	ldr	r1, [r1, #4]
 800d7be:	68a3      	ldr	r3, [r4, #8]
 800d7c0:	9002      	str	r0, [sp, #8]
 800d7c2:	9a00      	ldr	r2, [sp, #0]
 800d7c4:	4293      	cmp	r3, r2
 800d7c6:	db10      	blt.n	800d7ea <__lshift+0x42>
 800d7c8:	9802      	ldr	r0, [sp, #8]
 800d7ca:	f7ff fdcb 	bl	800d364 <_Balloc>
 800d7ce:	2300      	movs	r3, #0
 800d7d0:	0001      	movs	r1, r0
 800d7d2:	0005      	movs	r5, r0
 800d7d4:	001a      	movs	r2, r3
 800d7d6:	3114      	adds	r1, #20
 800d7d8:	4298      	cmp	r0, r3
 800d7da:	d10c      	bne.n	800d7f6 <__lshift+0x4e>
 800d7dc:	21ef      	movs	r1, #239	@ 0xef
 800d7de:	002a      	movs	r2, r5
 800d7e0:	4b25      	ldr	r3, [pc, #148]	@ (800d878 <__lshift+0xd0>)
 800d7e2:	4826      	ldr	r0, [pc, #152]	@ (800d87c <__lshift+0xd4>)
 800d7e4:	0049      	lsls	r1, r1, #1
 800d7e6:	f7fe fed3 	bl	800c590 <__assert_func>
 800d7ea:	3101      	adds	r1, #1
 800d7ec:	005b      	lsls	r3, r3, #1
 800d7ee:	e7e8      	b.n	800d7c2 <__lshift+0x1a>
 800d7f0:	0098      	lsls	r0, r3, #2
 800d7f2:	500a      	str	r2, [r1, r0]
 800d7f4:	3301      	adds	r3, #1
 800d7f6:	42bb      	cmp	r3, r7
 800d7f8:	dbfa      	blt.n	800d7f0 <__lshift+0x48>
 800d7fa:	43fb      	mvns	r3, r7
 800d7fc:	17db      	asrs	r3, r3, #31
 800d7fe:	401f      	ands	r7, r3
 800d800:	00bf      	lsls	r7, r7, #2
 800d802:	0023      	movs	r3, r4
 800d804:	201f      	movs	r0, #31
 800d806:	19c9      	adds	r1, r1, r7
 800d808:	0037      	movs	r7, r6
 800d80a:	6922      	ldr	r2, [r4, #16]
 800d80c:	3314      	adds	r3, #20
 800d80e:	0092      	lsls	r2, r2, #2
 800d810:	189a      	adds	r2, r3, r2
 800d812:	4007      	ands	r7, r0
 800d814:	4206      	tst	r6, r0
 800d816:	d029      	beq.n	800d86c <__lshift+0xc4>
 800d818:	3001      	adds	r0, #1
 800d81a:	1bc0      	subs	r0, r0, r7
 800d81c:	9003      	str	r0, [sp, #12]
 800d81e:	468c      	mov	ip, r1
 800d820:	2000      	movs	r0, #0
 800d822:	681e      	ldr	r6, [r3, #0]
 800d824:	40be      	lsls	r6, r7
 800d826:	4306      	orrs	r6, r0
 800d828:	4660      	mov	r0, ip
 800d82a:	c040      	stmia	r0!, {r6}
 800d82c:	4684      	mov	ip, r0
 800d82e:	9e03      	ldr	r6, [sp, #12]
 800d830:	cb01      	ldmia	r3!, {r0}
 800d832:	40f0      	lsrs	r0, r6
 800d834:	429a      	cmp	r2, r3
 800d836:	d8f4      	bhi.n	800d822 <__lshift+0x7a>
 800d838:	0026      	movs	r6, r4
 800d83a:	3615      	adds	r6, #21
 800d83c:	2304      	movs	r3, #4
 800d83e:	42b2      	cmp	r2, r6
 800d840:	d304      	bcc.n	800d84c <__lshift+0xa4>
 800d842:	1b13      	subs	r3, r2, r4
 800d844:	3b15      	subs	r3, #21
 800d846:	089b      	lsrs	r3, r3, #2
 800d848:	3301      	adds	r3, #1
 800d84a:	009b      	lsls	r3, r3, #2
 800d84c:	50c8      	str	r0, [r1, r3]
 800d84e:	2800      	cmp	r0, #0
 800d850:	d002      	beq.n	800d858 <__lshift+0xb0>
 800d852:	9b01      	ldr	r3, [sp, #4]
 800d854:	3302      	adds	r3, #2
 800d856:	9300      	str	r3, [sp, #0]
 800d858:	9b00      	ldr	r3, [sp, #0]
 800d85a:	9802      	ldr	r0, [sp, #8]
 800d85c:	3b01      	subs	r3, #1
 800d85e:	0021      	movs	r1, r4
 800d860:	612b      	str	r3, [r5, #16]
 800d862:	f7ff fdc3 	bl	800d3ec <_Bfree>
 800d866:	0028      	movs	r0, r5
 800d868:	b005      	add	sp, #20
 800d86a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d86c:	cb01      	ldmia	r3!, {r0}
 800d86e:	c101      	stmia	r1!, {r0}
 800d870:	429a      	cmp	r2, r3
 800d872:	d8fb      	bhi.n	800d86c <__lshift+0xc4>
 800d874:	e7f0      	b.n	800d858 <__lshift+0xb0>
 800d876:	46c0      	nop			@ (mov r8, r8)
 800d878:	0800e3ed 	.word	0x0800e3ed
 800d87c:	0800e3fe 	.word	0x0800e3fe

0800d880 <__mcmp>:
 800d880:	b530      	push	{r4, r5, lr}
 800d882:	690b      	ldr	r3, [r1, #16]
 800d884:	6904      	ldr	r4, [r0, #16]
 800d886:	0002      	movs	r2, r0
 800d888:	1ae0      	subs	r0, r4, r3
 800d88a:	429c      	cmp	r4, r3
 800d88c:	d10f      	bne.n	800d8ae <__mcmp+0x2e>
 800d88e:	3214      	adds	r2, #20
 800d890:	009b      	lsls	r3, r3, #2
 800d892:	3114      	adds	r1, #20
 800d894:	0014      	movs	r4, r2
 800d896:	18c9      	adds	r1, r1, r3
 800d898:	18d2      	adds	r2, r2, r3
 800d89a:	3a04      	subs	r2, #4
 800d89c:	3904      	subs	r1, #4
 800d89e:	6815      	ldr	r5, [r2, #0]
 800d8a0:	680b      	ldr	r3, [r1, #0]
 800d8a2:	429d      	cmp	r5, r3
 800d8a4:	d004      	beq.n	800d8b0 <__mcmp+0x30>
 800d8a6:	2001      	movs	r0, #1
 800d8a8:	429d      	cmp	r5, r3
 800d8aa:	d200      	bcs.n	800d8ae <__mcmp+0x2e>
 800d8ac:	3802      	subs	r0, #2
 800d8ae:	bd30      	pop	{r4, r5, pc}
 800d8b0:	4294      	cmp	r4, r2
 800d8b2:	d3f2      	bcc.n	800d89a <__mcmp+0x1a>
 800d8b4:	e7fb      	b.n	800d8ae <__mcmp+0x2e>
	...

0800d8b8 <__mdiff>:
 800d8b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d8ba:	000c      	movs	r4, r1
 800d8bc:	b087      	sub	sp, #28
 800d8be:	9000      	str	r0, [sp, #0]
 800d8c0:	0011      	movs	r1, r2
 800d8c2:	0020      	movs	r0, r4
 800d8c4:	0017      	movs	r7, r2
 800d8c6:	f7ff ffdb 	bl	800d880 <__mcmp>
 800d8ca:	1e05      	subs	r5, r0, #0
 800d8cc:	d110      	bne.n	800d8f0 <__mdiff+0x38>
 800d8ce:	0001      	movs	r1, r0
 800d8d0:	9800      	ldr	r0, [sp, #0]
 800d8d2:	f7ff fd47 	bl	800d364 <_Balloc>
 800d8d6:	1e02      	subs	r2, r0, #0
 800d8d8:	d104      	bne.n	800d8e4 <__mdiff+0x2c>
 800d8da:	4b40      	ldr	r3, [pc, #256]	@ (800d9dc <__mdiff+0x124>)
 800d8dc:	4840      	ldr	r0, [pc, #256]	@ (800d9e0 <__mdiff+0x128>)
 800d8de:	4941      	ldr	r1, [pc, #260]	@ (800d9e4 <__mdiff+0x12c>)
 800d8e0:	f7fe fe56 	bl	800c590 <__assert_func>
 800d8e4:	2301      	movs	r3, #1
 800d8e6:	6145      	str	r5, [r0, #20]
 800d8e8:	6103      	str	r3, [r0, #16]
 800d8ea:	0010      	movs	r0, r2
 800d8ec:	b007      	add	sp, #28
 800d8ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d8f0:	2600      	movs	r6, #0
 800d8f2:	42b0      	cmp	r0, r6
 800d8f4:	da03      	bge.n	800d8fe <__mdiff+0x46>
 800d8f6:	0023      	movs	r3, r4
 800d8f8:	003c      	movs	r4, r7
 800d8fa:	001f      	movs	r7, r3
 800d8fc:	3601      	adds	r6, #1
 800d8fe:	6861      	ldr	r1, [r4, #4]
 800d900:	9800      	ldr	r0, [sp, #0]
 800d902:	f7ff fd2f 	bl	800d364 <_Balloc>
 800d906:	1e02      	subs	r2, r0, #0
 800d908:	d103      	bne.n	800d912 <__mdiff+0x5a>
 800d90a:	4b34      	ldr	r3, [pc, #208]	@ (800d9dc <__mdiff+0x124>)
 800d90c:	4834      	ldr	r0, [pc, #208]	@ (800d9e0 <__mdiff+0x128>)
 800d90e:	4936      	ldr	r1, [pc, #216]	@ (800d9e8 <__mdiff+0x130>)
 800d910:	e7e6      	b.n	800d8e0 <__mdiff+0x28>
 800d912:	6923      	ldr	r3, [r4, #16]
 800d914:	3414      	adds	r4, #20
 800d916:	9300      	str	r3, [sp, #0]
 800d918:	009b      	lsls	r3, r3, #2
 800d91a:	18e3      	adds	r3, r4, r3
 800d91c:	0021      	movs	r1, r4
 800d91e:	9401      	str	r4, [sp, #4]
 800d920:	003c      	movs	r4, r7
 800d922:	9302      	str	r3, [sp, #8]
 800d924:	693b      	ldr	r3, [r7, #16]
 800d926:	3414      	adds	r4, #20
 800d928:	009b      	lsls	r3, r3, #2
 800d92a:	18e3      	adds	r3, r4, r3
 800d92c:	9303      	str	r3, [sp, #12]
 800d92e:	0003      	movs	r3, r0
 800d930:	60c6      	str	r6, [r0, #12]
 800d932:	468c      	mov	ip, r1
 800d934:	2000      	movs	r0, #0
 800d936:	3314      	adds	r3, #20
 800d938:	9304      	str	r3, [sp, #16]
 800d93a:	9305      	str	r3, [sp, #20]
 800d93c:	4663      	mov	r3, ip
 800d93e:	cb20      	ldmia	r3!, {r5}
 800d940:	b2a9      	uxth	r1, r5
 800d942:	000e      	movs	r6, r1
 800d944:	469c      	mov	ip, r3
 800d946:	cc08      	ldmia	r4!, {r3}
 800d948:	0c2d      	lsrs	r5, r5, #16
 800d94a:	b299      	uxth	r1, r3
 800d94c:	1a71      	subs	r1, r6, r1
 800d94e:	1809      	adds	r1, r1, r0
 800d950:	0c1b      	lsrs	r3, r3, #16
 800d952:	1408      	asrs	r0, r1, #16
 800d954:	1aeb      	subs	r3, r5, r3
 800d956:	181b      	adds	r3, r3, r0
 800d958:	1418      	asrs	r0, r3, #16
 800d95a:	b289      	uxth	r1, r1
 800d95c:	041b      	lsls	r3, r3, #16
 800d95e:	4319      	orrs	r1, r3
 800d960:	9b05      	ldr	r3, [sp, #20]
 800d962:	c302      	stmia	r3!, {r1}
 800d964:	9305      	str	r3, [sp, #20]
 800d966:	9b03      	ldr	r3, [sp, #12]
 800d968:	42a3      	cmp	r3, r4
 800d96a:	d8e7      	bhi.n	800d93c <__mdiff+0x84>
 800d96c:	0039      	movs	r1, r7
 800d96e:	9c03      	ldr	r4, [sp, #12]
 800d970:	3115      	adds	r1, #21
 800d972:	2304      	movs	r3, #4
 800d974:	428c      	cmp	r4, r1
 800d976:	d304      	bcc.n	800d982 <__mdiff+0xca>
 800d978:	1be3      	subs	r3, r4, r7
 800d97a:	3b15      	subs	r3, #21
 800d97c:	089b      	lsrs	r3, r3, #2
 800d97e:	3301      	adds	r3, #1
 800d980:	009b      	lsls	r3, r3, #2
 800d982:	9901      	ldr	r1, [sp, #4]
 800d984:	18cd      	adds	r5, r1, r3
 800d986:	9904      	ldr	r1, [sp, #16]
 800d988:	002e      	movs	r6, r5
 800d98a:	18cb      	adds	r3, r1, r3
 800d98c:	001f      	movs	r7, r3
 800d98e:	9902      	ldr	r1, [sp, #8]
 800d990:	428e      	cmp	r6, r1
 800d992:	d311      	bcc.n	800d9b8 <__mdiff+0x100>
 800d994:	9c02      	ldr	r4, [sp, #8]
 800d996:	1ee9      	subs	r1, r5, #3
 800d998:	2000      	movs	r0, #0
 800d99a:	428c      	cmp	r4, r1
 800d99c:	d304      	bcc.n	800d9a8 <__mdiff+0xf0>
 800d99e:	0021      	movs	r1, r4
 800d9a0:	3103      	adds	r1, #3
 800d9a2:	1b49      	subs	r1, r1, r5
 800d9a4:	0889      	lsrs	r1, r1, #2
 800d9a6:	0088      	lsls	r0, r1, #2
 800d9a8:	181b      	adds	r3, r3, r0
 800d9aa:	3b04      	subs	r3, #4
 800d9ac:	6819      	ldr	r1, [r3, #0]
 800d9ae:	2900      	cmp	r1, #0
 800d9b0:	d010      	beq.n	800d9d4 <__mdiff+0x11c>
 800d9b2:	9b00      	ldr	r3, [sp, #0]
 800d9b4:	6113      	str	r3, [r2, #16]
 800d9b6:	e798      	b.n	800d8ea <__mdiff+0x32>
 800d9b8:	4684      	mov	ip, r0
 800d9ba:	ce02      	ldmia	r6!, {r1}
 800d9bc:	b288      	uxth	r0, r1
 800d9be:	4460      	add	r0, ip
 800d9c0:	1400      	asrs	r0, r0, #16
 800d9c2:	0c0c      	lsrs	r4, r1, #16
 800d9c4:	1904      	adds	r4, r0, r4
 800d9c6:	4461      	add	r1, ip
 800d9c8:	1420      	asrs	r0, r4, #16
 800d9ca:	b289      	uxth	r1, r1
 800d9cc:	0424      	lsls	r4, r4, #16
 800d9ce:	4321      	orrs	r1, r4
 800d9d0:	c702      	stmia	r7!, {r1}
 800d9d2:	e7dc      	b.n	800d98e <__mdiff+0xd6>
 800d9d4:	9900      	ldr	r1, [sp, #0]
 800d9d6:	3901      	subs	r1, #1
 800d9d8:	9100      	str	r1, [sp, #0]
 800d9da:	e7e6      	b.n	800d9aa <__mdiff+0xf2>
 800d9dc:	0800e3ed 	.word	0x0800e3ed
 800d9e0:	0800e3fe 	.word	0x0800e3fe
 800d9e4:	00000237 	.word	0x00000237
 800d9e8:	00000245 	.word	0x00000245

0800d9ec <__d2b>:
 800d9ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d9ee:	2101      	movs	r1, #1
 800d9f0:	0016      	movs	r6, r2
 800d9f2:	001f      	movs	r7, r3
 800d9f4:	f7ff fcb6 	bl	800d364 <_Balloc>
 800d9f8:	1e04      	subs	r4, r0, #0
 800d9fa:	d105      	bne.n	800da08 <__d2b+0x1c>
 800d9fc:	0022      	movs	r2, r4
 800d9fe:	4b25      	ldr	r3, [pc, #148]	@ (800da94 <__d2b+0xa8>)
 800da00:	4825      	ldr	r0, [pc, #148]	@ (800da98 <__d2b+0xac>)
 800da02:	4926      	ldr	r1, [pc, #152]	@ (800da9c <__d2b+0xb0>)
 800da04:	f7fe fdc4 	bl	800c590 <__assert_func>
 800da08:	033b      	lsls	r3, r7, #12
 800da0a:	007d      	lsls	r5, r7, #1
 800da0c:	0b1b      	lsrs	r3, r3, #12
 800da0e:	0d6d      	lsrs	r5, r5, #21
 800da10:	d002      	beq.n	800da18 <__d2b+0x2c>
 800da12:	2280      	movs	r2, #128	@ 0x80
 800da14:	0352      	lsls	r2, r2, #13
 800da16:	4313      	orrs	r3, r2
 800da18:	9301      	str	r3, [sp, #4]
 800da1a:	2e00      	cmp	r6, #0
 800da1c:	d025      	beq.n	800da6a <__d2b+0x7e>
 800da1e:	4668      	mov	r0, sp
 800da20:	9600      	str	r6, [sp, #0]
 800da22:	f7ff fd6c 	bl	800d4fe <__lo0bits>
 800da26:	9b01      	ldr	r3, [sp, #4]
 800da28:	9900      	ldr	r1, [sp, #0]
 800da2a:	2800      	cmp	r0, #0
 800da2c:	d01b      	beq.n	800da66 <__d2b+0x7a>
 800da2e:	2220      	movs	r2, #32
 800da30:	001e      	movs	r6, r3
 800da32:	1a12      	subs	r2, r2, r0
 800da34:	4096      	lsls	r6, r2
 800da36:	0032      	movs	r2, r6
 800da38:	40c3      	lsrs	r3, r0
 800da3a:	430a      	orrs	r2, r1
 800da3c:	6162      	str	r2, [r4, #20]
 800da3e:	9301      	str	r3, [sp, #4]
 800da40:	9e01      	ldr	r6, [sp, #4]
 800da42:	61a6      	str	r6, [r4, #24]
 800da44:	1e73      	subs	r3, r6, #1
 800da46:	419e      	sbcs	r6, r3
 800da48:	3601      	adds	r6, #1
 800da4a:	6126      	str	r6, [r4, #16]
 800da4c:	2d00      	cmp	r5, #0
 800da4e:	d014      	beq.n	800da7a <__d2b+0x8e>
 800da50:	2635      	movs	r6, #53	@ 0x35
 800da52:	4b13      	ldr	r3, [pc, #76]	@ (800daa0 <__d2b+0xb4>)
 800da54:	18ed      	adds	r5, r5, r3
 800da56:	9b08      	ldr	r3, [sp, #32]
 800da58:	182d      	adds	r5, r5, r0
 800da5a:	601d      	str	r5, [r3, #0]
 800da5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da5e:	1a36      	subs	r6, r6, r0
 800da60:	601e      	str	r6, [r3, #0]
 800da62:	0020      	movs	r0, r4
 800da64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800da66:	6161      	str	r1, [r4, #20]
 800da68:	e7ea      	b.n	800da40 <__d2b+0x54>
 800da6a:	a801      	add	r0, sp, #4
 800da6c:	f7ff fd47 	bl	800d4fe <__lo0bits>
 800da70:	9b01      	ldr	r3, [sp, #4]
 800da72:	2601      	movs	r6, #1
 800da74:	6163      	str	r3, [r4, #20]
 800da76:	3020      	adds	r0, #32
 800da78:	e7e7      	b.n	800da4a <__d2b+0x5e>
 800da7a:	4b0a      	ldr	r3, [pc, #40]	@ (800daa4 <__d2b+0xb8>)
 800da7c:	18c0      	adds	r0, r0, r3
 800da7e:	9b08      	ldr	r3, [sp, #32]
 800da80:	6018      	str	r0, [r3, #0]
 800da82:	4b09      	ldr	r3, [pc, #36]	@ (800daa8 <__d2b+0xbc>)
 800da84:	18f3      	adds	r3, r6, r3
 800da86:	009b      	lsls	r3, r3, #2
 800da88:	18e3      	adds	r3, r4, r3
 800da8a:	6958      	ldr	r0, [r3, #20]
 800da8c:	f7ff fd16 	bl	800d4bc <__hi0bits>
 800da90:	0176      	lsls	r6, r6, #5
 800da92:	e7e3      	b.n	800da5c <__d2b+0x70>
 800da94:	0800e3ed 	.word	0x0800e3ed
 800da98:	0800e3fe 	.word	0x0800e3fe
 800da9c:	0000030f 	.word	0x0000030f
 800daa0:	fffffbcd 	.word	0xfffffbcd
 800daa4:	fffffbce 	.word	0xfffffbce
 800daa8:	3fffffff 	.word	0x3fffffff

0800daac <__sfputc_r>:
 800daac:	6893      	ldr	r3, [r2, #8]
 800daae:	b510      	push	{r4, lr}
 800dab0:	3b01      	subs	r3, #1
 800dab2:	6093      	str	r3, [r2, #8]
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	da04      	bge.n	800dac2 <__sfputc_r+0x16>
 800dab8:	6994      	ldr	r4, [r2, #24]
 800daba:	42a3      	cmp	r3, r4
 800dabc:	db07      	blt.n	800dace <__sfputc_r+0x22>
 800dabe:	290a      	cmp	r1, #10
 800dac0:	d005      	beq.n	800dace <__sfputc_r+0x22>
 800dac2:	6813      	ldr	r3, [r2, #0]
 800dac4:	1c58      	adds	r0, r3, #1
 800dac6:	6010      	str	r0, [r2, #0]
 800dac8:	7019      	strb	r1, [r3, #0]
 800daca:	0008      	movs	r0, r1
 800dacc:	bd10      	pop	{r4, pc}
 800dace:	f7fe fb8b 	bl	800c1e8 <__swbuf_r>
 800dad2:	0001      	movs	r1, r0
 800dad4:	e7f9      	b.n	800daca <__sfputc_r+0x1e>

0800dad6 <__sfputs_r>:
 800dad6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dad8:	0006      	movs	r6, r0
 800dada:	000f      	movs	r7, r1
 800dadc:	0014      	movs	r4, r2
 800dade:	18d5      	adds	r5, r2, r3
 800dae0:	42ac      	cmp	r4, r5
 800dae2:	d101      	bne.n	800dae8 <__sfputs_r+0x12>
 800dae4:	2000      	movs	r0, #0
 800dae6:	e007      	b.n	800daf8 <__sfputs_r+0x22>
 800dae8:	7821      	ldrb	r1, [r4, #0]
 800daea:	003a      	movs	r2, r7
 800daec:	0030      	movs	r0, r6
 800daee:	f7ff ffdd 	bl	800daac <__sfputc_r>
 800daf2:	3401      	adds	r4, #1
 800daf4:	1c43      	adds	r3, r0, #1
 800daf6:	d1f3      	bne.n	800dae0 <__sfputs_r+0xa>
 800daf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dafc <_vfiprintf_r>:
 800dafc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dafe:	b0a1      	sub	sp, #132	@ 0x84
 800db00:	000f      	movs	r7, r1
 800db02:	0015      	movs	r5, r2
 800db04:	001e      	movs	r6, r3
 800db06:	9003      	str	r0, [sp, #12]
 800db08:	2800      	cmp	r0, #0
 800db0a:	d004      	beq.n	800db16 <_vfiprintf_r+0x1a>
 800db0c:	6a03      	ldr	r3, [r0, #32]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d101      	bne.n	800db16 <_vfiprintf_r+0x1a>
 800db12:	f7fe fad9 	bl	800c0c8 <__sinit>
 800db16:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db18:	07db      	lsls	r3, r3, #31
 800db1a:	d405      	bmi.n	800db28 <_vfiprintf_r+0x2c>
 800db1c:	89bb      	ldrh	r3, [r7, #12]
 800db1e:	059b      	lsls	r3, r3, #22
 800db20:	d402      	bmi.n	800db28 <_vfiprintf_r+0x2c>
 800db22:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800db24:	f7fe fd15 	bl	800c552 <__retarget_lock_acquire_recursive>
 800db28:	89bb      	ldrh	r3, [r7, #12]
 800db2a:	071b      	lsls	r3, r3, #28
 800db2c:	d502      	bpl.n	800db34 <_vfiprintf_r+0x38>
 800db2e:	693b      	ldr	r3, [r7, #16]
 800db30:	2b00      	cmp	r3, #0
 800db32:	d113      	bne.n	800db5c <_vfiprintf_r+0x60>
 800db34:	0039      	movs	r1, r7
 800db36:	9803      	ldr	r0, [sp, #12]
 800db38:	f7fe fb98 	bl	800c26c <__swsetup_r>
 800db3c:	2800      	cmp	r0, #0
 800db3e:	d00d      	beq.n	800db5c <_vfiprintf_r+0x60>
 800db40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db42:	07db      	lsls	r3, r3, #31
 800db44:	d503      	bpl.n	800db4e <_vfiprintf_r+0x52>
 800db46:	2001      	movs	r0, #1
 800db48:	4240      	negs	r0, r0
 800db4a:	b021      	add	sp, #132	@ 0x84
 800db4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db4e:	89bb      	ldrh	r3, [r7, #12]
 800db50:	059b      	lsls	r3, r3, #22
 800db52:	d4f8      	bmi.n	800db46 <_vfiprintf_r+0x4a>
 800db54:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800db56:	f7fe fcfd 	bl	800c554 <__retarget_lock_release_recursive>
 800db5a:	e7f4      	b.n	800db46 <_vfiprintf_r+0x4a>
 800db5c:	2300      	movs	r3, #0
 800db5e:	ac08      	add	r4, sp, #32
 800db60:	6163      	str	r3, [r4, #20]
 800db62:	3320      	adds	r3, #32
 800db64:	7663      	strb	r3, [r4, #25]
 800db66:	3310      	adds	r3, #16
 800db68:	76a3      	strb	r3, [r4, #26]
 800db6a:	9607      	str	r6, [sp, #28]
 800db6c:	002e      	movs	r6, r5
 800db6e:	7833      	ldrb	r3, [r6, #0]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d001      	beq.n	800db78 <_vfiprintf_r+0x7c>
 800db74:	2b25      	cmp	r3, #37	@ 0x25
 800db76:	d148      	bne.n	800dc0a <_vfiprintf_r+0x10e>
 800db78:	1b73      	subs	r3, r6, r5
 800db7a:	9305      	str	r3, [sp, #20]
 800db7c:	42ae      	cmp	r6, r5
 800db7e:	d00b      	beq.n	800db98 <_vfiprintf_r+0x9c>
 800db80:	002a      	movs	r2, r5
 800db82:	0039      	movs	r1, r7
 800db84:	9803      	ldr	r0, [sp, #12]
 800db86:	f7ff ffa6 	bl	800dad6 <__sfputs_r>
 800db8a:	3001      	adds	r0, #1
 800db8c:	d100      	bne.n	800db90 <_vfiprintf_r+0x94>
 800db8e:	e0ae      	b.n	800dcee <_vfiprintf_r+0x1f2>
 800db90:	6963      	ldr	r3, [r4, #20]
 800db92:	9a05      	ldr	r2, [sp, #20]
 800db94:	189b      	adds	r3, r3, r2
 800db96:	6163      	str	r3, [r4, #20]
 800db98:	7833      	ldrb	r3, [r6, #0]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d100      	bne.n	800dba0 <_vfiprintf_r+0xa4>
 800db9e:	e0a6      	b.n	800dcee <_vfiprintf_r+0x1f2>
 800dba0:	2201      	movs	r2, #1
 800dba2:	2300      	movs	r3, #0
 800dba4:	4252      	negs	r2, r2
 800dba6:	6062      	str	r2, [r4, #4]
 800dba8:	a904      	add	r1, sp, #16
 800dbaa:	3254      	adds	r2, #84	@ 0x54
 800dbac:	1852      	adds	r2, r2, r1
 800dbae:	1c75      	adds	r5, r6, #1
 800dbb0:	6023      	str	r3, [r4, #0]
 800dbb2:	60e3      	str	r3, [r4, #12]
 800dbb4:	60a3      	str	r3, [r4, #8]
 800dbb6:	7013      	strb	r3, [r2, #0]
 800dbb8:	65a3      	str	r3, [r4, #88]	@ 0x58
 800dbba:	4b59      	ldr	r3, [pc, #356]	@ (800dd20 <_vfiprintf_r+0x224>)
 800dbbc:	2205      	movs	r2, #5
 800dbbe:	0018      	movs	r0, r3
 800dbc0:	7829      	ldrb	r1, [r5, #0]
 800dbc2:	9305      	str	r3, [sp, #20]
 800dbc4:	f7fe fccf 	bl	800c566 <memchr>
 800dbc8:	1c6e      	adds	r6, r5, #1
 800dbca:	2800      	cmp	r0, #0
 800dbcc:	d11f      	bne.n	800dc0e <_vfiprintf_r+0x112>
 800dbce:	6822      	ldr	r2, [r4, #0]
 800dbd0:	06d3      	lsls	r3, r2, #27
 800dbd2:	d504      	bpl.n	800dbde <_vfiprintf_r+0xe2>
 800dbd4:	2353      	movs	r3, #83	@ 0x53
 800dbd6:	a904      	add	r1, sp, #16
 800dbd8:	185b      	adds	r3, r3, r1
 800dbda:	2120      	movs	r1, #32
 800dbdc:	7019      	strb	r1, [r3, #0]
 800dbde:	0713      	lsls	r3, r2, #28
 800dbe0:	d504      	bpl.n	800dbec <_vfiprintf_r+0xf0>
 800dbe2:	2353      	movs	r3, #83	@ 0x53
 800dbe4:	a904      	add	r1, sp, #16
 800dbe6:	185b      	adds	r3, r3, r1
 800dbe8:	212b      	movs	r1, #43	@ 0x2b
 800dbea:	7019      	strb	r1, [r3, #0]
 800dbec:	782b      	ldrb	r3, [r5, #0]
 800dbee:	2b2a      	cmp	r3, #42	@ 0x2a
 800dbf0:	d016      	beq.n	800dc20 <_vfiprintf_r+0x124>
 800dbf2:	002e      	movs	r6, r5
 800dbf4:	2100      	movs	r1, #0
 800dbf6:	200a      	movs	r0, #10
 800dbf8:	68e3      	ldr	r3, [r4, #12]
 800dbfa:	7832      	ldrb	r2, [r6, #0]
 800dbfc:	1c75      	adds	r5, r6, #1
 800dbfe:	3a30      	subs	r2, #48	@ 0x30
 800dc00:	2a09      	cmp	r2, #9
 800dc02:	d950      	bls.n	800dca6 <_vfiprintf_r+0x1aa>
 800dc04:	2900      	cmp	r1, #0
 800dc06:	d111      	bne.n	800dc2c <_vfiprintf_r+0x130>
 800dc08:	e017      	b.n	800dc3a <_vfiprintf_r+0x13e>
 800dc0a:	3601      	adds	r6, #1
 800dc0c:	e7af      	b.n	800db6e <_vfiprintf_r+0x72>
 800dc0e:	9b05      	ldr	r3, [sp, #20]
 800dc10:	6822      	ldr	r2, [r4, #0]
 800dc12:	1ac0      	subs	r0, r0, r3
 800dc14:	2301      	movs	r3, #1
 800dc16:	4083      	lsls	r3, r0
 800dc18:	4313      	orrs	r3, r2
 800dc1a:	0035      	movs	r5, r6
 800dc1c:	6023      	str	r3, [r4, #0]
 800dc1e:	e7cc      	b.n	800dbba <_vfiprintf_r+0xbe>
 800dc20:	9b07      	ldr	r3, [sp, #28]
 800dc22:	1d19      	adds	r1, r3, #4
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	9107      	str	r1, [sp, #28]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	db01      	blt.n	800dc30 <_vfiprintf_r+0x134>
 800dc2c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dc2e:	e004      	b.n	800dc3a <_vfiprintf_r+0x13e>
 800dc30:	425b      	negs	r3, r3
 800dc32:	60e3      	str	r3, [r4, #12]
 800dc34:	2302      	movs	r3, #2
 800dc36:	4313      	orrs	r3, r2
 800dc38:	6023      	str	r3, [r4, #0]
 800dc3a:	7833      	ldrb	r3, [r6, #0]
 800dc3c:	2b2e      	cmp	r3, #46	@ 0x2e
 800dc3e:	d10c      	bne.n	800dc5a <_vfiprintf_r+0x15e>
 800dc40:	7873      	ldrb	r3, [r6, #1]
 800dc42:	2b2a      	cmp	r3, #42	@ 0x2a
 800dc44:	d134      	bne.n	800dcb0 <_vfiprintf_r+0x1b4>
 800dc46:	9b07      	ldr	r3, [sp, #28]
 800dc48:	3602      	adds	r6, #2
 800dc4a:	1d1a      	adds	r2, r3, #4
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	9207      	str	r2, [sp, #28]
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	da01      	bge.n	800dc58 <_vfiprintf_r+0x15c>
 800dc54:	2301      	movs	r3, #1
 800dc56:	425b      	negs	r3, r3
 800dc58:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc5a:	4d32      	ldr	r5, [pc, #200]	@ (800dd24 <_vfiprintf_r+0x228>)
 800dc5c:	2203      	movs	r2, #3
 800dc5e:	0028      	movs	r0, r5
 800dc60:	7831      	ldrb	r1, [r6, #0]
 800dc62:	f7fe fc80 	bl	800c566 <memchr>
 800dc66:	2800      	cmp	r0, #0
 800dc68:	d006      	beq.n	800dc78 <_vfiprintf_r+0x17c>
 800dc6a:	2340      	movs	r3, #64	@ 0x40
 800dc6c:	1b40      	subs	r0, r0, r5
 800dc6e:	4083      	lsls	r3, r0
 800dc70:	6822      	ldr	r2, [r4, #0]
 800dc72:	3601      	adds	r6, #1
 800dc74:	4313      	orrs	r3, r2
 800dc76:	6023      	str	r3, [r4, #0]
 800dc78:	7831      	ldrb	r1, [r6, #0]
 800dc7a:	2206      	movs	r2, #6
 800dc7c:	482a      	ldr	r0, [pc, #168]	@ (800dd28 <_vfiprintf_r+0x22c>)
 800dc7e:	1c75      	adds	r5, r6, #1
 800dc80:	7621      	strb	r1, [r4, #24]
 800dc82:	f7fe fc70 	bl	800c566 <memchr>
 800dc86:	2800      	cmp	r0, #0
 800dc88:	d040      	beq.n	800dd0c <_vfiprintf_r+0x210>
 800dc8a:	4b28      	ldr	r3, [pc, #160]	@ (800dd2c <_vfiprintf_r+0x230>)
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d122      	bne.n	800dcd6 <_vfiprintf_r+0x1da>
 800dc90:	2207      	movs	r2, #7
 800dc92:	9b07      	ldr	r3, [sp, #28]
 800dc94:	3307      	adds	r3, #7
 800dc96:	4393      	bics	r3, r2
 800dc98:	3308      	adds	r3, #8
 800dc9a:	9307      	str	r3, [sp, #28]
 800dc9c:	6963      	ldr	r3, [r4, #20]
 800dc9e:	9a04      	ldr	r2, [sp, #16]
 800dca0:	189b      	adds	r3, r3, r2
 800dca2:	6163      	str	r3, [r4, #20]
 800dca4:	e762      	b.n	800db6c <_vfiprintf_r+0x70>
 800dca6:	4343      	muls	r3, r0
 800dca8:	002e      	movs	r6, r5
 800dcaa:	2101      	movs	r1, #1
 800dcac:	189b      	adds	r3, r3, r2
 800dcae:	e7a4      	b.n	800dbfa <_vfiprintf_r+0xfe>
 800dcb0:	2300      	movs	r3, #0
 800dcb2:	200a      	movs	r0, #10
 800dcb4:	0019      	movs	r1, r3
 800dcb6:	3601      	adds	r6, #1
 800dcb8:	6063      	str	r3, [r4, #4]
 800dcba:	7832      	ldrb	r2, [r6, #0]
 800dcbc:	1c75      	adds	r5, r6, #1
 800dcbe:	3a30      	subs	r2, #48	@ 0x30
 800dcc0:	2a09      	cmp	r2, #9
 800dcc2:	d903      	bls.n	800dccc <_vfiprintf_r+0x1d0>
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d0c8      	beq.n	800dc5a <_vfiprintf_r+0x15e>
 800dcc8:	9109      	str	r1, [sp, #36]	@ 0x24
 800dcca:	e7c6      	b.n	800dc5a <_vfiprintf_r+0x15e>
 800dccc:	4341      	muls	r1, r0
 800dcce:	002e      	movs	r6, r5
 800dcd0:	2301      	movs	r3, #1
 800dcd2:	1889      	adds	r1, r1, r2
 800dcd4:	e7f1      	b.n	800dcba <_vfiprintf_r+0x1be>
 800dcd6:	aa07      	add	r2, sp, #28
 800dcd8:	9200      	str	r2, [sp, #0]
 800dcda:	0021      	movs	r1, r4
 800dcdc:	003a      	movs	r2, r7
 800dcde:	4b14      	ldr	r3, [pc, #80]	@ (800dd30 <_vfiprintf_r+0x234>)
 800dce0:	9803      	ldr	r0, [sp, #12]
 800dce2:	f7fd fcf3 	bl	800b6cc <_printf_float>
 800dce6:	9004      	str	r0, [sp, #16]
 800dce8:	9b04      	ldr	r3, [sp, #16]
 800dcea:	3301      	adds	r3, #1
 800dcec:	d1d6      	bne.n	800dc9c <_vfiprintf_r+0x1a0>
 800dcee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dcf0:	07db      	lsls	r3, r3, #31
 800dcf2:	d405      	bmi.n	800dd00 <_vfiprintf_r+0x204>
 800dcf4:	89bb      	ldrh	r3, [r7, #12]
 800dcf6:	059b      	lsls	r3, r3, #22
 800dcf8:	d402      	bmi.n	800dd00 <_vfiprintf_r+0x204>
 800dcfa:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800dcfc:	f7fe fc2a 	bl	800c554 <__retarget_lock_release_recursive>
 800dd00:	89bb      	ldrh	r3, [r7, #12]
 800dd02:	065b      	lsls	r3, r3, #25
 800dd04:	d500      	bpl.n	800dd08 <_vfiprintf_r+0x20c>
 800dd06:	e71e      	b.n	800db46 <_vfiprintf_r+0x4a>
 800dd08:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800dd0a:	e71e      	b.n	800db4a <_vfiprintf_r+0x4e>
 800dd0c:	aa07      	add	r2, sp, #28
 800dd0e:	9200      	str	r2, [sp, #0]
 800dd10:	0021      	movs	r1, r4
 800dd12:	003a      	movs	r2, r7
 800dd14:	4b06      	ldr	r3, [pc, #24]	@ (800dd30 <_vfiprintf_r+0x234>)
 800dd16:	9803      	ldr	r0, [sp, #12]
 800dd18:	f7fd ff86 	bl	800bc28 <_printf_i>
 800dd1c:	e7e3      	b.n	800dce6 <_vfiprintf_r+0x1ea>
 800dd1e:	46c0      	nop			@ (mov r8, r8)
 800dd20:	0800e558 	.word	0x0800e558
 800dd24:	0800e55e 	.word	0x0800e55e
 800dd28:	0800e562 	.word	0x0800e562
 800dd2c:	0800b6cd 	.word	0x0800b6cd
 800dd30:	0800dad7 	.word	0x0800dad7

0800dd34 <__swhatbuf_r>:
 800dd34:	b570      	push	{r4, r5, r6, lr}
 800dd36:	000e      	movs	r6, r1
 800dd38:	001d      	movs	r5, r3
 800dd3a:	230e      	movs	r3, #14
 800dd3c:	5ec9      	ldrsh	r1, [r1, r3]
 800dd3e:	0014      	movs	r4, r2
 800dd40:	b096      	sub	sp, #88	@ 0x58
 800dd42:	2900      	cmp	r1, #0
 800dd44:	da0c      	bge.n	800dd60 <__swhatbuf_r+0x2c>
 800dd46:	89b2      	ldrh	r2, [r6, #12]
 800dd48:	2380      	movs	r3, #128	@ 0x80
 800dd4a:	0011      	movs	r1, r2
 800dd4c:	4019      	ands	r1, r3
 800dd4e:	421a      	tst	r2, r3
 800dd50:	d114      	bne.n	800dd7c <__swhatbuf_r+0x48>
 800dd52:	2380      	movs	r3, #128	@ 0x80
 800dd54:	00db      	lsls	r3, r3, #3
 800dd56:	2000      	movs	r0, #0
 800dd58:	6029      	str	r1, [r5, #0]
 800dd5a:	6023      	str	r3, [r4, #0]
 800dd5c:	b016      	add	sp, #88	@ 0x58
 800dd5e:	bd70      	pop	{r4, r5, r6, pc}
 800dd60:	466a      	mov	r2, sp
 800dd62:	f000 f853 	bl	800de0c <_fstat_r>
 800dd66:	2800      	cmp	r0, #0
 800dd68:	dbed      	blt.n	800dd46 <__swhatbuf_r+0x12>
 800dd6a:	23f0      	movs	r3, #240	@ 0xf0
 800dd6c:	9901      	ldr	r1, [sp, #4]
 800dd6e:	021b      	lsls	r3, r3, #8
 800dd70:	4019      	ands	r1, r3
 800dd72:	4b04      	ldr	r3, [pc, #16]	@ (800dd84 <__swhatbuf_r+0x50>)
 800dd74:	18c9      	adds	r1, r1, r3
 800dd76:	424b      	negs	r3, r1
 800dd78:	4159      	adcs	r1, r3
 800dd7a:	e7ea      	b.n	800dd52 <__swhatbuf_r+0x1e>
 800dd7c:	2100      	movs	r1, #0
 800dd7e:	2340      	movs	r3, #64	@ 0x40
 800dd80:	e7e9      	b.n	800dd56 <__swhatbuf_r+0x22>
 800dd82:	46c0      	nop			@ (mov r8, r8)
 800dd84:	ffffe000 	.word	0xffffe000

0800dd88 <__smakebuf_r>:
 800dd88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dd8a:	2602      	movs	r6, #2
 800dd8c:	898b      	ldrh	r3, [r1, #12]
 800dd8e:	0005      	movs	r5, r0
 800dd90:	000c      	movs	r4, r1
 800dd92:	b085      	sub	sp, #20
 800dd94:	4233      	tst	r3, r6
 800dd96:	d007      	beq.n	800dda8 <__smakebuf_r+0x20>
 800dd98:	0023      	movs	r3, r4
 800dd9a:	3347      	adds	r3, #71	@ 0x47
 800dd9c:	6023      	str	r3, [r4, #0]
 800dd9e:	6123      	str	r3, [r4, #16]
 800dda0:	2301      	movs	r3, #1
 800dda2:	6163      	str	r3, [r4, #20]
 800dda4:	b005      	add	sp, #20
 800dda6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dda8:	ab03      	add	r3, sp, #12
 800ddaa:	aa02      	add	r2, sp, #8
 800ddac:	f7ff ffc2 	bl	800dd34 <__swhatbuf_r>
 800ddb0:	9f02      	ldr	r7, [sp, #8]
 800ddb2:	9001      	str	r0, [sp, #4]
 800ddb4:	0039      	movs	r1, r7
 800ddb6:	0028      	movs	r0, r5
 800ddb8:	f7fd fb52 	bl	800b460 <_malloc_r>
 800ddbc:	2800      	cmp	r0, #0
 800ddbe:	d108      	bne.n	800ddd2 <__smakebuf_r+0x4a>
 800ddc0:	220c      	movs	r2, #12
 800ddc2:	5ea3      	ldrsh	r3, [r4, r2]
 800ddc4:	059a      	lsls	r2, r3, #22
 800ddc6:	d4ed      	bmi.n	800dda4 <__smakebuf_r+0x1c>
 800ddc8:	2203      	movs	r2, #3
 800ddca:	4393      	bics	r3, r2
 800ddcc:	431e      	orrs	r6, r3
 800ddce:	81a6      	strh	r6, [r4, #12]
 800ddd0:	e7e2      	b.n	800dd98 <__smakebuf_r+0x10>
 800ddd2:	2380      	movs	r3, #128	@ 0x80
 800ddd4:	89a2      	ldrh	r2, [r4, #12]
 800ddd6:	6020      	str	r0, [r4, #0]
 800ddd8:	4313      	orrs	r3, r2
 800ddda:	81a3      	strh	r3, [r4, #12]
 800dddc:	9b03      	ldr	r3, [sp, #12]
 800ddde:	6120      	str	r0, [r4, #16]
 800dde0:	6167      	str	r7, [r4, #20]
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d00c      	beq.n	800de00 <__smakebuf_r+0x78>
 800dde6:	0028      	movs	r0, r5
 800dde8:	230e      	movs	r3, #14
 800ddea:	5ee1      	ldrsh	r1, [r4, r3]
 800ddec:	f000 f820 	bl	800de30 <_isatty_r>
 800ddf0:	2800      	cmp	r0, #0
 800ddf2:	d005      	beq.n	800de00 <__smakebuf_r+0x78>
 800ddf4:	2303      	movs	r3, #3
 800ddf6:	89a2      	ldrh	r2, [r4, #12]
 800ddf8:	439a      	bics	r2, r3
 800ddfa:	3b02      	subs	r3, #2
 800ddfc:	4313      	orrs	r3, r2
 800ddfe:	81a3      	strh	r3, [r4, #12]
 800de00:	89a3      	ldrh	r3, [r4, #12]
 800de02:	9a01      	ldr	r2, [sp, #4]
 800de04:	4313      	orrs	r3, r2
 800de06:	81a3      	strh	r3, [r4, #12]
 800de08:	e7cc      	b.n	800dda4 <__smakebuf_r+0x1c>
	...

0800de0c <_fstat_r>:
 800de0c:	2300      	movs	r3, #0
 800de0e:	b570      	push	{r4, r5, r6, lr}
 800de10:	4d06      	ldr	r5, [pc, #24]	@ (800de2c <_fstat_r+0x20>)
 800de12:	0004      	movs	r4, r0
 800de14:	0008      	movs	r0, r1
 800de16:	0011      	movs	r1, r2
 800de18:	602b      	str	r3, [r5, #0]
 800de1a:	f7f5 fde0 	bl	80039de <_fstat>
 800de1e:	1c43      	adds	r3, r0, #1
 800de20:	d103      	bne.n	800de2a <_fstat_r+0x1e>
 800de22:	682b      	ldr	r3, [r5, #0]
 800de24:	2b00      	cmp	r3, #0
 800de26:	d000      	beq.n	800de2a <_fstat_r+0x1e>
 800de28:	6023      	str	r3, [r4, #0]
 800de2a:	bd70      	pop	{r4, r5, r6, pc}
 800de2c:	20000940 	.word	0x20000940

0800de30 <_isatty_r>:
 800de30:	2300      	movs	r3, #0
 800de32:	b570      	push	{r4, r5, r6, lr}
 800de34:	4d06      	ldr	r5, [pc, #24]	@ (800de50 <_isatty_r+0x20>)
 800de36:	0004      	movs	r4, r0
 800de38:	0008      	movs	r0, r1
 800de3a:	602b      	str	r3, [r5, #0]
 800de3c:	f7f5 fdd4 	bl	80039e8 <_isatty>
 800de40:	1c43      	adds	r3, r0, #1
 800de42:	d103      	bne.n	800de4c <_isatty_r+0x1c>
 800de44:	682b      	ldr	r3, [r5, #0]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d000      	beq.n	800de4c <_isatty_r+0x1c>
 800de4a:	6023      	str	r3, [r4, #0]
 800de4c:	bd70      	pop	{r4, r5, r6, pc}
 800de4e:	46c0      	nop			@ (mov r8, r8)
 800de50:	20000940 	.word	0x20000940

0800de54 <_calloc_r>:
 800de54:	b570      	push	{r4, r5, r6, lr}
 800de56:	0c0b      	lsrs	r3, r1, #16
 800de58:	0c15      	lsrs	r5, r2, #16
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d11e      	bne.n	800de9c <_calloc_r+0x48>
 800de5e:	2d00      	cmp	r5, #0
 800de60:	d10c      	bne.n	800de7c <_calloc_r+0x28>
 800de62:	b289      	uxth	r1, r1
 800de64:	b294      	uxth	r4, r2
 800de66:	434c      	muls	r4, r1
 800de68:	0021      	movs	r1, r4
 800de6a:	f7fd faf9 	bl	800b460 <_malloc_r>
 800de6e:	1e05      	subs	r5, r0, #0
 800de70:	d01a      	beq.n	800dea8 <_calloc_r+0x54>
 800de72:	0022      	movs	r2, r4
 800de74:	2100      	movs	r1, #0
 800de76:	f7fe fa78 	bl	800c36a <memset>
 800de7a:	e016      	b.n	800deaa <_calloc_r+0x56>
 800de7c:	1c2b      	adds	r3, r5, #0
 800de7e:	1c0c      	adds	r4, r1, #0
 800de80:	b289      	uxth	r1, r1
 800de82:	b292      	uxth	r2, r2
 800de84:	434a      	muls	r2, r1
 800de86:	b29b      	uxth	r3, r3
 800de88:	b2a1      	uxth	r1, r4
 800de8a:	4359      	muls	r1, r3
 800de8c:	0c14      	lsrs	r4, r2, #16
 800de8e:	190c      	adds	r4, r1, r4
 800de90:	0c23      	lsrs	r3, r4, #16
 800de92:	d107      	bne.n	800dea4 <_calloc_r+0x50>
 800de94:	0424      	lsls	r4, r4, #16
 800de96:	b292      	uxth	r2, r2
 800de98:	4314      	orrs	r4, r2
 800de9a:	e7e5      	b.n	800de68 <_calloc_r+0x14>
 800de9c:	2d00      	cmp	r5, #0
 800de9e:	d101      	bne.n	800dea4 <_calloc_r+0x50>
 800dea0:	1c14      	adds	r4, r2, #0
 800dea2:	e7ed      	b.n	800de80 <_calloc_r+0x2c>
 800dea4:	230c      	movs	r3, #12
 800dea6:	6003      	str	r3, [r0, #0]
 800dea8:	2500      	movs	r5, #0
 800deaa:	0028      	movs	r0, r5
 800deac:	bd70      	pop	{r4, r5, r6, pc}

0800deae <__ascii_mbtowc>:
 800deae:	b082      	sub	sp, #8
 800deb0:	2900      	cmp	r1, #0
 800deb2:	d100      	bne.n	800deb6 <__ascii_mbtowc+0x8>
 800deb4:	a901      	add	r1, sp, #4
 800deb6:	1e10      	subs	r0, r2, #0
 800deb8:	d006      	beq.n	800dec8 <__ascii_mbtowc+0x1a>
 800deba:	2b00      	cmp	r3, #0
 800debc:	d006      	beq.n	800decc <__ascii_mbtowc+0x1e>
 800debe:	7813      	ldrb	r3, [r2, #0]
 800dec0:	600b      	str	r3, [r1, #0]
 800dec2:	7810      	ldrb	r0, [r2, #0]
 800dec4:	1e43      	subs	r3, r0, #1
 800dec6:	4198      	sbcs	r0, r3
 800dec8:	b002      	add	sp, #8
 800deca:	4770      	bx	lr
 800decc:	2002      	movs	r0, #2
 800dece:	4240      	negs	r0, r0
 800ded0:	e7fa      	b.n	800dec8 <__ascii_mbtowc+0x1a>

0800ded2 <__ascii_wctomb>:
 800ded2:	0003      	movs	r3, r0
 800ded4:	1e08      	subs	r0, r1, #0
 800ded6:	d005      	beq.n	800dee4 <__ascii_wctomb+0x12>
 800ded8:	2aff      	cmp	r2, #255	@ 0xff
 800deda:	d904      	bls.n	800dee6 <__ascii_wctomb+0x14>
 800dedc:	228a      	movs	r2, #138	@ 0x8a
 800dede:	2001      	movs	r0, #1
 800dee0:	601a      	str	r2, [r3, #0]
 800dee2:	4240      	negs	r0, r0
 800dee4:	4770      	bx	lr
 800dee6:	2001      	movs	r0, #1
 800dee8:	700a      	strb	r2, [r1, #0]
 800deea:	e7fb      	b.n	800dee4 <__ascii_wctomb+0x12>

0800deec <sqrtf>:
 800deec:	b570      	push	{r4, r5, r6, lr}
 800deee:	1c05      	adds	r5, r0, #0
 800def0:	f000 f818 	bl	800df24 <__ieee754_sqrtf>
 800def4:	1c29      	adds	r1, r5, #0
 800def6:	1c04      	adds	r4, r0, #0
 800def8:	1c28      	adds	r0, r5, #0
 800defa:	f7f3 f96b 	bl	80011d4 <__aeabi_fcmpun>
 800defe:	2800      	cmp	r0, #0
 800df00:	d10e      	bne.n	800df20 <sqrtf+0x34>
 800df02:	2100      	movs	r1, #0
 800df04:	1c28      	adds	r0, r5, #0
 800df06:	f7f2 faeb 	bl	80004e0 <__aeabi_fcmplt>
 800df0a:	2800      	cmp	r0, #0
 800df0c:	d008      	beq.n	800df20 <sqrtf+0x34>
 800df0e:	f7fe faf5 	bl	800c4fc <__errno>
 800df12:	2321      	movs	r3, #33	@ 0x21
 800df14:	2100      	movs	r1, #0
 800df16:	6003      	str	r3, [r0, #0]
 800df18:	1c08      	adds	r0, r1, #0
 800df1a:	f7f2 fc93 	bl	8000844 <__aeabi_fdiv>
 800df1e:	1c04      	adds	r4, r0, #0
 800df20:	1c20      	adds	r0, r4, #0
 800df22:	bd70      	pop	{r4, r5, r6, pc}

0800df24 <__ieee754_sqrtf>:
 800df24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df26:	0003      	movs	r3, r0
 800df28:	0042      	lsls	r2, r0, #1
 800df2a:	1c04      	adds	r4, r0, #0
 800df2c:	20ff      	movs	r0, #255	@ 0xff
 800df2e:	0852      	lsrs	r2, r2, #1
 800df30:	05c0      	lsls	r0, r0, #23
 800df32:	4282      	cmp	r2, r0
 800df34:	d30a      	bcc.n	800df4c <__ieee754_sqrtf+0x28>
 800df36:	1c21      	adds	r1, r4, #0
 800df38:	1c20      	adds	r0, r4, #0
 800df3a:	f7f2 fe69 	bl	8000c10 <__aeabi_fmul>
 800df3e:	1c01      	adds	r1, r0, #0
 800df40:	1c20      	adds	r0, r4, #0
 800df42:	f7f2 faf5 	bl	8000530 <__aeabi_fadd>
 800df46:	1c04      	adds	r4, r0, #0
 800df48:	1c20      	adds	r0, r4, #0
 800df4a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800df4c:	2a00      	cmp	r2, #0
 800df4e:	d0fb      	beq.n	800df48 <__ieee754_sqrtf+0x24>
 800df50:	2c00      	cmp	r4, #0
 800df52:	da07      	bge.n	800df64 <__ieee754_sqrtf+0x40>
 800df54:	1c21      	adds	r1, r4, #0
 800df56:	1c20      	adds	r0, r4, #0
 800df58:	f7f2 ff98 	bl	8000e8c <__aeabi_fsub>
 800df5c:	1c01      	adds	r1, r0, #0
 800df5e:	f7f2 fc71 	bl	8000844 <__aeabi_fdiv>
 800df62:	e7f0      	b.n	800df46 <__ieee754_sqrtf+0x22>
 800df64:	0022      	movs	r2, r4
 800df66:	15e1      	asrs	r1, r4, #23
 800df68:	4002      	ands	r2, r0
 800df6a:	4204      	tst	r4, r0
 800df6c:	d046      	beq.n	800dffc <__ieee754_sqrtf+0xd8>
 800df6e:	2280      	movs	r2, #128	@ 0x80
 800df70:	000f      	movs	r7, r1
 800df72:	025b      	lsls	r3, r3, #9
 800df74:	0a5b      	lsrs	r3, r3, #9
 800df76:	0412      	lsls	r2, r2, #16
 800df78:	3f7f      	subs	r7, #127	@ 0x7f
 800df7a:	4313      	orrs	r3, r2
 800df7c:	07c9      	lsls	r1, r1, #31
 800df7e:	d400      	bmi.n	800df82 <__ieee754_sqrtf+0x5e>
 800df80:	005b      	lsls	r3, r3, #1
 800df82:	2400      	movs	r4, #0
 800df84:	2180      	movs	r1, #128	@ 0x80
 800df86:	2019      	movs	r0, #25
 800df88:	0026      	movs	r6, r4
 800df8a:	107f      	asrs	r7, r7, #1
 800df8c:	005b      	lsls	r3, r3, #1
 800df8e:	0449      	lsls	r1, r1, #17
 800df90:	1875      	adds	r5, r6, r1
 800df92:	001a      	movs	r2, r3
 800df94:	429d      	cmp	r5, r3
 800df96:	dc02      	bgt.n	800df9e <__ieee754_sqrtf+0x7a>
 800df98:	186e      	adds	r6, r5, r1
 800df9a:	1b5a      	subs	r2, r3, r5
 800df9c:	1864      	adds	r4, r4, r1
 800df9e:	3801      	subs	r0, #1
 800dfa0:	0053      	lsls	r3, r2, #1
 800dfa2:	0849      	lsrs	r1, r1, #1
 800dfa4:	2800      	cmp	r0, #0
 800dfa6:	d1f3      	bne.n	800df90 <__ieee754_sqrtf+0x6c>
 800dfa8:	2a00      	cmp	r2, #0
 800dfaa:	d019      	beq.n	800dfe0 <__ieee754_sqrtf+0xbc>
 800dfac:	4d17      	ldr	r5, [pc, #92]	@ (800e00c <__ieee754_sqrtf+0xe8>)
 800dfae:	4e18      	ldr	r6, [pc, #96]	@ (800e010 <__ieee754_sqrtf+0xec>)
 800dfb0:	6828      	ldr	r0, [r5, #0]
 800dfb2:	6831      	ldr	r1, [r6, #0]
 800dfb4:	682b      	ldr	r3, [r5, #0]
 800dfb6:	9301      	str	r3, [sp, #4]
 800dfb8:	f7f2 ff68 	bl	8000e8c <__aeabi_fsub>
 800dfbc:	1c01      	adds	r1, r0, #0
 800dfbe:	9801      	ldr	r0, [sp, #4]
 800dfc0:	f7f2 fa98 	bl	80004f4 <__aeabi_fcmple>
 800dfc4:	2800      	cmp	r0, #0
 800dfc6:	d00b      	beq.n	800dfe0 <__ieee754_sqrtf+0xbc>
 800dfc8:	6828      	ldr	r0, [r5, #0]
 800dfca:	6831      	ldr	r1, [r6, #0]
 800dfcc:	f7f2 fab0 	bl	8000530 <__aeabi_fadd>
 800dfd0:	682d      	ldr	r5, [r5, #0]
 800dfd2:	1c01      	adds	r1, r0, #0
 800dfd4:	1c28      	adds	r0, r5, #0
 800dfd6:	f7f2 fa83 	bl	80004e0 <__aeabi_fcmplt>
 800dfda:	2800      	cmp	r0, #0
 800dfdc:	d011      	beq.n	800e002 <__ieee754_sqrtf+0xde>
 800dfde:	3402      	adds	r4, #2
 800dfe0:	23fc      	movs	r3, #252	@ 0xfc
 800dfe2:	1064      	asrs	r4, r4, #1
 800dfe4:	059b      	lsls	r3, r3, #22
 800dfe6:	18e3      	adds	r3, r4, r3
 800dfe8:	05fc      	lsls	r4, r7, #23
 800dfea:	18e4      	adds	r4, r4, r3
 800dfec:	e7ac      	b.n	800df48 <__ieee754_sqrtf+0x24>
 800dfee:	005b      	lsls	r3, r3, #1
 800dff0:	3201      	adds	r2, #1
 800dff2:	4203      	tst	r3, r0
 800dff4:	d0fb      	beq.n	800dfee <__ieee754_sqrtf+0xca>
 800dff6:	3a01      	subs	r2, #1
 800dff8:	1a89      	subs	r1, r1, r2
 800dffa:	e7b8      	b.n	800df6e <__ieee754_sqrtf+0x4a>
 800dffc:	2080      	movs	r0, #128	@ 0x80
 800dffe:	0400      	lsls	r0, r0, #16
 800e000:	e7f7      	b.n	800dff2 <__ieee754_sqrtf+0xce>
 800e002:	2301      	movs	r3, #1
 800e004:	3401      	adds	r4, #1
 800e006:	439c      	bics	r4, r3
 800e008:	e7ea      	b.n	800dfe0 <__ieee754_sqrtf+0xbc>
 800e00a:	46c0      	nop			@ (mov r8, r8)
 800e00c:	200001d8 	.word	0x200001d8
 800e010:	200001d4 	.word	0x200001d4

0800e014 <_init>:
 800e014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e016:	46c0      	nop			@ (mov r8, r8)
 800e018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e01a:	bc08      	pop	{r3}
 800e01c:	469e      	mov	lr, r3
 800e01e:	4770      	bx	lr

0800e020 <_fini>:
 800e020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e022:	46c0      	nop			@ (mov r8, r8)
 800e024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e026:	bc08      	pop	{r3}
 800e028:	469e      	mov	lr, r3
 800e02a:	4770      	bx	lr
