WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1331004 cumulative IPC: 3.757 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1331004 cumulative IPC: 3.757 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 31935598 heartbeat IPC: 0.3131 cumulative IPC: 0.1634 (Simulation time: 00 hr 06 min 24 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 30604595 cumulative IPC: 0.1634 (Simulation time: 00 hr 06 min 24 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 30604595 cumulative IPC: 0.1634 (Simulation time: 00 hr 06 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/gcc_13B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1634 instructions: 5000002 cycles: 30604595
CPU 0 Branch Prediction Accuracy: 90.95% MPKI: 16.73 Average ROB Occupancy at Mispredict: 75.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0018
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 14.6
BRANCH_DIRECT_CALL: 0.0028
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2.08

LLC TOTAL        ACCESS:     404315 HIT:     158965 MISS:     245350
LLC LOAD         ACCESS:     159435 HIT:      14595 MISS:     144840
LLC RFO          ACCESS:     101512 HIT:       3144 MISS:      98368
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     140548 HIT:     140544 MISS:          4
LLC TRANSLATION  ACCESS:       2820 HIT:        682 MISS:       2138
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 821.2 cycles
cpu0_DTLB TOTAL        ACCESS:    1486489 HIT:    1450214 MISS:      36275
cpu0_DTLB LOAD         ACCESS:    1486489 HIT:    1450214 MISS:      36275
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 62.75 cycles
cpu0_ITLB TOTAL        ACCESS:        137 HIT:        123 MISS:         14
cpu0_ITLB LOAD         ACCESS:        137 HIT:        123 MISS:         14
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 342.2 cycles
cpu0_L1D TOTAL        ACCESS:    1955615 HIT:     838013 MISS:    1117602
cpu0_L1D LOAD         ACCESS:    1046708 HIT:     457125 MISS:     589583
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     900248 HIT:     378217 MISS:     522031
cpu0_L1D TRANSLATION  ACCESS:       8659 HIT:       2671 MISS:       5988
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 170.8 cycles
cpu0_L1I TOTAL        ACCESS:        158 HIT:         64 MISS:         94
cpu0_L1I LOAD         ACCESS:        158 HIT:         64 MISS:         94
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 276.6 cycles
cpu0_L2C TOTAL        ACCESS:     410839 HIT:     147050 MISS:     263789
cpu0_L2C LOAD         ACCESS:     164019 HIT:       4584 MISS:     159435
cpu0_L2C RFO          ACCESS:     101689 HIT:        177 MISS:     101512
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     139148 HIT:     139126 MISS:         22
cpu0_L2C TRANSLATION  ACCESS:       5983 HIT:       3163 MISS:       2820
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 784.8 cycles
cpu0_STLB TOTAL        ACCESS:      12184 HIT:       3573 MISS:       8611
cpu0_STLB LOAD         ACCESS:      12184 HIT:       3573 MISS:       8611
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 285.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      66822
  ROW_BUFFER_MISS:     178515
 AVG DBUS CONGESTED CYCLE: 3.926
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      19409
  FULL:     128278
