program: db_3_3
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 62; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 62; hw_output_s0_x_xi++) {
      op_hcompute_conv_stencil: conv_stencil[0, 0] = hcompute_conv_stencil()
      op_hcompute_conv_stencil_1: conv_stencil[0, 0] = hcompute_conv_stencil_1(conv_stencil[0, 0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi], hw_input_global_wrapper_stencil[hw_output_s0_y_yi, (hw_output_s0_x_xi + 1)], hw_input_global_wrapper_stencil[hw_output_s0_y_yi, (hw_output_s0_x_xi + 2)], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1), hw_output_s0_x_xi], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1), (hw_output_s0_x_xi + 1)], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1), (hw_output_s0_x_xi + 2)], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2), hw_output_s0_x_xi], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2), (hw_output_s0_x_xi + 2)], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2), (hw_output_s0_x_xi + 1)])
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] = hcompute_hw_output_stencil(conv_stencil[0, 0])
    }
  }
}
Is rate matchable
reduced kernel : conv_stencil
insert kernel: hw_input_global_wrapper_s0_y to producer buffer: hw_input_global_wrapper_stencil
insert kernel: hw_output_s0_y_yi to producer buffer: conv_stencil
insert kernel: hw_output_s0_y_yi to producer buffer: hw_output_stencil
Producer kernels...
  conv_stencil -> hw_output_s0_y_yi 
  hw_input_global_wrapper_stencil -> hw_input_global_wrapper_s0_y 
  hw_output_stencil -> hw_output_s0_y_yi 
conv_stencil has 1 producers
  hw_output_s0_y_yi
program: db_3_3
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 62; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 62; hw_output_s0_x_xi++) {
      op_hcompute_conv_stencil: conv_stencil[0, 0] = hcompute_conv_stencil()
      op_hcompute_conv_stencil_1: conv_stencil[0, 0] = hcompute_conv_stencil_1(conv_stencil[0, 0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi], hw_input_global_wrapper_stencil[hw_output_s0_y_yi, (hw_output_s0_x_xi + 1)], hw_input_global_wrapper_stencil[hw_output_s0_y_yi, (hw_output_s0_x_xi + 2)], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1), hw_output_s0_x_xi], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1), (hw_output_s0_x_xi + 1)], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1), (hw_output_s0_x_xi + 2)], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2), hw_output_s0_x_xi], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2), (hw_output_s0_x_xi + 2)], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2), (hw_output_s0_x_xi + 1)])
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] = hcompute_hw_output_stencil(conv_stencil[0, 0])
    }
  }
}
Multi-write buffers
  conv_stencil
Built initializer / update maps
  # multi_write buffers = 1
program: db_3_3
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 62; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 62; hw_output_s0_x_xi++) {
      op_hcompute_conv_stencil: conv_stencil_clkwrk_dsa0[0, 0] = hcompute_conv_stencil()
      op_hcompute_conv_stencil_1: conv_stencil[0, 0] = hcompute_conv_stencil_1(conv_stencil_clkwrk_dsa0[0, 0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi], hw_input_global_wrapper_stencil[hw_output_s0_y_yi, (hw_output_s0_x_xi + 1)], hw_input_global_wrapper_stencil[hw_output_s0_y_yi, (hw_output_s0_x_xi + 2)], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1), hw_output_s0_x_xi], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1), (hw_output_s0_x_xi + 1)], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1), (hw_output_s0_x_xi + 2)], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2), hw_output_s0_x_xi], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2), (hw_output_s0_x_xi + 2)], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2), (hw_output_s0_x_xi + 1)])
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] = hcompute_hw_output_stencil(conv_stencil[0, 0])
    }
  }
}
Unoptimized schedule...
  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
{
  for (int c3 = 0; c3 <= 63; c3 += 1)
    for (int c5 = 0; c5 <= 63; c5 += 1)
      op_hcompute_hw_input_global_wrapper_stencil(0, c3, c5);
  for (int c3 = 0; c3 <= 61; c3 += 1)
    for (int c5 = 0; c5 <= 61; c5 += 1) {
      op_hcompute_conv_stencil(0, c3, c5);
      op_hcompute_conv_stencil_1(0, c3, c5);
      op_hcompute_hw_output_stencil(0, c3, c5);
    }
}
Creating ports for op: hw_output_stencil
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] }
	Adding output port: hw_output_stencil_op_hcompute_hw_output_stencil_0
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
current out port name: 
	hw_output_stencil_op_hcompute_hw_output_stencil_0
Creating ports for op: conv_stencil
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[0, 0] }
	Adding output port: conv_stencil_op_hcompute_hw_output_stencil_1
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[0, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom ITS  : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil
  other_dspace_id = op_hcompute_hw_output_stencil
  Schedule domain set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  Domain set from prg: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  ITS: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
ITS      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
current out port name: 
	conv_stencil_op_hcompute_hw_output_stencil_1
Creating ports for op: hw_input_global_wrapper_stencil
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
Creating ports for op: hw_input_stencil
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] }
	Adding output port: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_3
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom ITS  : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Per group...
  dspace_id       = op_hcompute_hw_input_global_wrapper_stencil
  other_dspace_id = op_hcompute_hw_input_global_wrapper_stencil
  Schedule domain set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  Domain set from prg: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  ITS: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
ITS      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
current out port name: 
	hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_3
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[0, 0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_1_4
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[0, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_1_4
Creating ports for op: conv_stencil_clkwrk_dsa0
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_clkwrk_dsa0[0, 0] }
	Adding output port: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_clkwrk_dsa0[0, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
current out port name: 
	conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi, (hw_output_s0_x_xi + 1)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi, 1 + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi, (hw_output_s0_x_xi + 2)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi, 2 + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1), hw_output_s0_x_xi] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1), (hw_output_s0_x_xi + 1)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi, 1 + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1), (hw_output_s0_x_xi + 2)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi, 2 + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2), hw_output_s0_x_xi] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2), (hw_output_s0_x_xi + 2)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi, 2 + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2), (hw_output_s0_x_xi + 1)] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi, 1 + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 2] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 1, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 1] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_clkwrk_dsa0[0, 0] }
	Adding output port: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15
		Consumed: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_clkwrk_dsa0[0, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
current out port name: 
	conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15
generating banks for buffer: conv_stencil
getting rddom
rddom = { conv_stencil[0, 0] }
Adding bank between conv_stencil_op_hcompute_conv_stencil_1_4 and conv_stencil_op_hcompute_hw_output_stencil_1
Done generating register-file style banks for conv_stencil, bank list size = 1
  after banking there are 1 banks
  Bank name: conv_stencil_all_inputs_to_all_outputs
	input: 
    conv_stencil_op_hcompute_conv_stencil_1_4
	 output: 
    conv_stencil_op_hcompute_hw_output_stencil_1
extracting box from { conv_stencil[0, 0] }
extracting box from { conv_stencil[0, 0] }
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_y_yi)] }
cg = (((61 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_x_xi)] }
cg = (((61 + -1*hw_output_s0_x_xi)) >= 0)
Input port:conv_stencil_op_hcompute_conv_stencil_1_4, Get ram string: (0 - 0) * 1 + (0 - 0) * 1
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_y_yi)] }
cg = (((61 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_x_xi)] }
cg = (((61 + -1*hw_output_s0_x_xi)) >= 0)
generating banks for buffer: conv_stencil_clkwrk_dsa0
getting rddom
rddom = { conv_stencil_clkwrk_dsa0[0, 0] }
Adding bank between conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15 and conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
Done generating register-file style banks for conv_stencil_clkwrk_dsa0, bank list size = 1
  after banking there are 1 banks
  Bank name: conv_stencil_clkwrk_dsa0_all_inputs_to_all_outputs
	input: 
    conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15
	 output: 
    conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
extracting box from { conv_stencil_clkwrk_dsa0[0, 0] }
extracting box from { conv_stencil_clkwrk_dsa0[0, 0] }
Constraint aff with div: { op_hcompute_conv_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_y_yi)] }
cg = (((61 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_x_xi)] }
cg = (((61 + -1*hw_output_s0_x_xi)) >= 0)
Input port:conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15, Get ram string: (0 - 0) * 1 + (0 - 0) * 1
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_y_yi)] }
cg = (((61 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_x_xi)] }
cg = (((61 + -1*hw_output_s0_x_xi)) >= 0)
generating banks for buffer: hw_input_global_wrapper_stencil
getting rddom
rddom = { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
Done generating register-file style banks for hw_input_global_wrapper_stencil, bank list size = 1
  after banking there are 1 banks
  Bank name: hw_input_global_wrapper_stencil_all_inputs_to_all_outputs
	input: 
    hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	 output: 
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
extracting box from { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
extracting box from { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_y)] }
cg = (((1*hw_input_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(63 - hw_input_global_wrapper_s0_y)] }
cg = (((63 + -1*hw_input_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)] }
cg = (((1*hw_input_global_wrapper_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(63 - hw_input_global_wrapper_s0_x)] }
cg = (((63 + -1*hw_input_global_wrapper_s0_x)) >= 0)
Input port:hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2, Get ram string: (((1*hw_input_global_wrapper_s0_y)) - 0) * 1 + (((1*hw_input_global_wrapper_s0_x)) - 0) * 64
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_y_yi)] }
cg = (((61 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_x_xi)] }
cg = (((61 + -1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_y_yi)] }
cg = (((61 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_x_xi)] }
cg = (((61 + -1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_y_yi)] }
cg = (((61 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_x_xi)] }
cg = (((61 + -1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_y_yi)] }
cg = (((61 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_x_xi)] }
cg = (((61 + -1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_y_yi)] }
cg = (((61 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_x_xi)] }
cg = (((61 + -1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_y_yi)] }
cg = (((61 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_x_xi)] }
cg = (((61 + -1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_y_yi)] }
cg = (((61 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_x_xi)] }
cg = (((61 + -1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_y_yi)] }
cg = (((61 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_x_xi)] }
cg = (((61 + -1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_y_yi)] }
cg = (((61 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(61 - hw_output_s0_x_xi)] }
cg = (((61 + -1*hw_output_s0_x_xi)) >= 0)
Prog: unoptimized_db_3_3
Generating compute for: op_hcompute_hw_input_global_wrapper_stencil
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_conv_stencil
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_conv_stencil_1
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_conv_stencil_1
op = op_hcompute_conv_stencil_1
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_hw_output_stencil
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_hw_output_stencil
created res
finding out buffers
Checking if program is a boundary
Trying to find hw_input_stencil in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil
No bundle for input: hw_input_stencil
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil
Got args
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-1 + i2)] }
cg = (((-1 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(61 - i3)] }
cg = (((61 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(61 - i5)] }
cg = (((61 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i2)] }
cg = (((1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(63 - i3)] }
cg = (((63 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(63 - i5)] }
cg = (((63 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-1 + i6)] }
cg = (((-1 + 1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-1 + i2)] }
cg = (((-1 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(61 - i3)] }
cg = (((61 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(61 - i5)] }
cg = (((61 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-2 + i6)] }
cg = (((-2 + 1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(-1 + i2)] }
cg = (((-1 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(61 - i3)] }
cg = (((61 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6] -> [(61 - i5)] }
cg = (((61 + -1*i5)) >= 0)
Trying to find hw_input_stencil in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil
No bundle for input: hw_input_stencil
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil
Got args
Trying to find hw_input_stencil in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil
No bundle for input: hw_input_stencil
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil
Got args
Generating accel wrapper
# in bundles: 1
Generating arg list
Generating driver function
buf = hw_input_stencil
Generated accel wrapper
Generating accel wrapper
Generating arg list
Generating driver function
Generating bmp harness
Generated channels
Generating inputs
in dim = 0
Trying to find hw_input_stencil in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil
No bundle for input: hw_input_stencil
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil
Got args
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
Built unoptimized code
cmd: echo $CLKWRK_PATH
/home/dai-dirk/MetaMapper/MetaMapper/clockwork
cmd: g++ -fstack-protector-all -std=c++11 -I $CLKWRK_PATH regression_tb_unoptimized_db_3_3.cpp unoptimized_db_3_3.cpp
Running CGRA flow on db_3_3
program: db_3_3
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 62; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 62; hw_output_s0_x_xi++) {
      op_hcompute_conv_stencil: conv_stencil_clkwrk_dsa0[0, 0] = hcompute_conv_stencil()
      op_hcompute_conv_stencil_1: conv_stencil[0, 0] = hcompute_conv_stencil_1(conv_stencil_clkwrk_dsa0[0, 0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi], hw_input_global_wrapper_stencil[hw_output_s0_y_yi, (hw_output_s0_x_xi + 1)], hw_input_global_wrapper_stencil[hw_output_s0_y_yi, (hw_output_s0_x_xi + 2)], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1), hw_output_s0_x_xi], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1), (hw_output_s0_x_xi + 1)], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1), (hw_output_s0_x_xi + 2)], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2), hw_output_s0_x_xi], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2), (hw_output_s0_x_xi + 2)], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2), (hw_output_s0_x_xi + 1)])
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] = hcompute_hw_output_stencil(conv_stencil[0, 0])
    }
  }
}
Buffer: conv_stencil
  Producers...
Got consumers
Writes: { conv_stencil[0, 0] }
    Min offset (counting only writers): 0, 0
Visit produce locations: conv_stencil: addr =  [0, 0]
New produce locations: conv_stencil: addr =  [0+0,  0+0]
Visit consume locations: conv_stencil: addr =  [0, 0]
New consume locations: conv_stencil: addr =  [0+0,  0+0]
Buffer: conv_stencil_clkwrk_dsa0
  Producers...
Got consumers
Writes: { conv_stencil_clkwrk_dsa0[0, 0] }
    Min offset (counting only writers): 0, 0
Visit produce locations: conv_stencil_clkwrk_dsa0: addr =  [0, 0]
New produce locations: conv_stencil_clkwrk_dsa0: addr =  [0+0,  0+0]
Visit consume locations: conv_stencil_clkwrk_dsa0: addr =  [0, 0]
New consume locations: conv_stencil_clkwrk_dsa0: addr =  [0+0,  0+0]
Buffer: hw_input_global_wrapper_stencil
  Producers...
Got consumers
Writes: { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 and ((i0 >= 2 and i1 >= 2) or (i0 >= 2 and 0 < i1 <= 62) or (i0 >= 2 and i1 <= 61) or (0 < i0 <= 62 and i1 >= 2) or (0 < i0 <= 62 and 0 < i1 <= 62) or (0 < i0 <= 62 and i1 <= 61) or (i0 <= 61 and i1 >= 2) or (i0 <= 61 and 0 < i1 <= 62) or (i0 <= 61 and i1 <= 61)) }
    Min offset (counting only writers): 0, 0
Visit produce locations: hw_input_global_wrapper_stencil: addr =  [hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x]
New produce locations: hw_input_global_wrapper_stencil: addr =  [hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [hw_output_s0_y_yi, hw_output_s0_x_xi]
New consume locations: hw_input_global_wrapper_stencil: addr =  [hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [hw_output_s0_y_yi, (hw_output_s0_x_xi + 1)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [hw_output_s0_y_yi+0,  (hw_output_s0_x_xi + 1)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [hw_output_s0_y_yi, (hw_output_s0_x_xi + 2)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [hw_output_s0_y_yi+0,  (hw_output_s0_x_xi + 2)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 1), hw_output_s0_x_xi]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 1)+0,  hw_output_s0_x_xi+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 1), (hw_output_s0_x_xi + 1)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 1)+0,  (hw_output_s0_x_xi + 1)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 1), (hw_output_s0_x_xi + 2)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 1)+0,  (hw_output_s0_x_xi + 2)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 2), hw_output_s0_x_xi]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 2)+0,  hw_output_s0_x_xi+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 2), (hw_output_s0_x_xi + 2)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 2)+0,  (hw_output_s0_x_xi + 2)+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 2), (hw_output_s0_x_xi + 1)]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(hw_output_s0_y_yi + 2)+0,  (hw_output_s0_x_xi + 1)+0]
Buffer: hw_input_stencil
  Producers...
4
Got consumers
Writes: { hw_input_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
    Min offset (counting only writers): 0, 0
Visit consume locations: hw_input_stencil: addr =  [hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x]
New consume locations: hw_input_stencil: addr =  [hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0]
Buffer: hw_output_stencil
  Producers...
Got consumers
    Min offset (counting only writers): 0, 0
Visit produce locations: hw_output_stencil: addr =  [hw_output_s0_y_yi, hw_output_s0_x_xi]
New produce locations: hw_output_stencil: addr =  [hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0]
program: db_3_3
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 62; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 62; hw_output_s0_x_xi++) {
      op_hcompute_conv_stencil: conv_stencil_clkwrk_dsa0[0+0,  0+0] = hcompute_conv_stencil()
      op_hcompute_conv_stencil_1: conv_stencil[0+0,  0+0] = hcompute_conv_stencil_1(conv_stencil_clkwrk_dsa0[0+0,  0+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi+0,  (hw_output_s0_x_xi + 1)+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi+0,  (hw_output_s0_x_xi + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1)+0,  hw_output_s0_x_xi+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1)+0,  (hw_output_s0_x_xi + 1)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1)+0,  (hw_output_s0_x_xi + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2)+0,  hw_output_s0_x_xi+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2)+0,  (hw_output_s0_x_xi + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2)+0,  (hw_output_s0_x_xi + 1)+0])
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] = hcompute_hw_output_stencil(conv_stencil[0+0,  0+0])
    }
  }
}
cmd: mkdir -p ./map_result/db_3_3
After Loop Perfection
program: db_3_3
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 62; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 62; hw_output_s0_x_xi++) {
      op_hcompute_conv_stencil: conv_stencil_clkwrk_dsa0[0+0,  0+0] = hcompute_conv_stencil()
      op_hcompute_conv_stencil_1: conv_stencil[0+0,  0+0] = hcompute_conv_stencil_1(conv_stencil_clkwrk_dsa0[0+0,  0+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi+0,  (hw_output_s0_x_xi + 1)+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi+0,  (hw_output_s0_x_xi + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1)+0,  hw_output_s0_x_xi+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1)+0,  (hw_output_s0_x_xi + 1)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1)+0,  (hw_output_s0_x_xi + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2)+0,  hw_output_s0_x_xi+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2)+0,  (hw_output_s0_x_xi + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2)+0,  (hw_output_s0_x_xi + 1)+0])
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] = hcompute_hw_output_stencil(conv_stencil[0+0,  0+0])
    }
  }
}
hcompute_hw_input_global_wrapper_stencil
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	capacity: 4096
	hierarchy level: glb
	Buffer <hw_input_stencil> 
	producer map: {  }
	capacity: 4096
	hierarchy level: glb
hcompute_conv_stencil
	Buffer <conv_stencil_clkwrk_dsa0> 
	producer map: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_clkwrk_dsa0[0, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
	capacity: 1
	hierarchy level: mem
hcompute_conv_stencil_1
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[0, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
	capacity: 1
	hierarchy level: mem
	Buffer <conv_stencil_clkwrk_dsa0> 
	producer map: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_clkwrk_dsa0[0, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
	capacity: 1
	hierarchy level: mem
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	capacity: 4096
	hierarchy level: glb
hcompute_hw_output_stencil
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[0, 0] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
	capacity: 1
	hierarchy level: mem
	Buffer <hw_output_stencil> 
	producer map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 61 and 0 <= hw_output_s0_x_xi <= 61 }
	capacity: 3844
	hierarchy level: glb
hcompute_conv_stencil: 0 
hcompute_conv_stencil_1: 0 
hcompute_hw_input_global_wrapper_stencil: 0 
hcompute_hw_output_stencil: 0 

hcompute_conv_stencil: 0 
hcompute_conv_stencil_1: 0 
hcompute_hw_input_global_wrapper_stencil: 0 
hcompute_hw_output_stencil: 0 

Compute file dse found
No compute unit file: 
program: db_3_3
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0])
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 62; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 62; hw_output_s0_x_xi++) {
      op_hcompute_conv_stencil: conv_stencil_clkwrk_dsa0[0+0,  0+0] = hcompute_conv_stencil()
      op_hcompute_conv_stencil_1: conv_stencil[0+0,  0+0] = hcompute_conv_stencil_1(conv_stencil_clkwrk_dsa0[0+0,  0+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi+0,  (hw_output_s0_x_xi + 1)+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi+0,  (hw_output_s0_x_xi + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1)+0,  hw_output_s0_x_xi+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1)+0,  (hw_output_s0_x_xi + 1)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 1)+0,  (hw_output_s0_x_xi + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2)+0,  hw_output_s0_x_xi+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2)+0,  (hw_output_s0_x_xi + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi + 2)+0,  (hw_output_s0_x_xi + 1)+0])
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] = hcompute_hw_output_stencil(conv_stencil[0+0,  0+0])
    }
  }
}
        hw_output_s0_x_xi
	Visiting child: op_hcompute_conv_stencil
Before inserting hw_output_s0_y_yi_split_0 we have 2 children
After inserting hw_output_s0_y_yi_split_0 we have 2 children
orgin expr: 0+0,  0+0
	0+0
	  0+0
new expr list: 0+0,  0+0
	Visiting child: op_hcompute_conv_stencil_1
Before inserting hw_output_s0_y_yi_split_1 we have 3 children
After inserting hw_output_s0_y_yi_split_1 we have 3 children
orgin expr: 0+0,  0+0
	0+0
	  0+0
new expr list: 0+0,  0+0
orgin expr: 0+0,  0+0
	0+0
	  0+0
new expr list: 0+0,  0+0
orgin expr: hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0
	hw_output_s0_y_yi+0
	new expr: hw_output_s0_y_yi_split_1+0
	  hw_output_s0_x_xi+0
	new expr:   hw_output_s0_x_xi_split_1+0
new expr list: hw_output_s0_y_yi_split_1+0,  hw_output_s0_x_xi_split_1+0
orgin expr: hw_output_s0_y_yi+0,  (hw_output_s0_x_xi + 1)+0
	hw_output_s0_y_yi+0
	new expr: hw_output_s0_y_yi_split_1+0
	  (hw_output_s0_x_xi + 1)+0
	new expr:   (hw_output_s0_x_xi_split_1 + 1)+0
new expr list: hw_output_s0_y_yi_split_1+0,  (hw_output_s0_x_xi_split_1 + 1)+0
orgin expr: hw_output_s0_y_yi+0,  (hw_output_s0_x_xi + 2)+0
	hw_output_s0_y_yi+0
	new expr: hw_output_s0_y_yi_split_1+0
	  (hw_output_s0_x_xi + 2)+0
	new expr:   (hw_output_s0_x_xi_split_1 + 2)+0
new expr list: hw_output_s0_y_yi_split_1+0,  (hw_output_s0_x_xi_split_1 + 2)+0
orgin expr: (hw_output_s0_y_yi + 1)+0,  hw_output_s0_x_xi+0
	(hw_output_s0_y_yi + 1)+0
	new expr: (hw_output_s0_y_yi_split_1 + 1)+0
	  hw_output_s0_x_xi+0
	new expr:   hw_output_s0_x_xi_split_1+0
new expr list: (hw_output_s0_y_yi_split_1 + 1)+0,  hw_output_s0_x_xi_split_1+0
orgin expr: (hw_output_s0_y_yi + 1)+0,  (hw_output_s0_x_xi + 1)+0
	(hw_output_s0_y_yi + 1)+0
	new expr: (hw_output_s0_y_yi_split_1 + 1)+0
	  (hw_output_s0_x_xi + 1)+0
	new expr:   (hw_output_s0_x_xi_split_1 + 1)+0
new expr list: (hw_output_s0_y_yi_split_1 + 1)+0,  (hw_output_s0_x_xi_split_1 + 1)+0
orgin expr: (hw_output_s0_y_yi + 1)+0,  (hw_output_s0_x_xi + 2)+0
	(hw_output_s0_y_yi + 1)+0
	new expr: (hw_output_s0_y_yi_split_1 + 1)+0
	  (hw_output_s0_x_xi + 2)+0
	new expr:   (hw_output_s0_x_xi_split_1 + 2)+0
new expr list: (hw_output_s0_y_yi_split_1 + 1)+0,  (hw_output_s0_x_xi_split_1 + 2)+0
orgin expr: (hw_output_s0_y_yi + 2)+0,  hw_output_s0_x_xi+0
	(hw_output_s0_y_yi + 2)+0
	new expr: (hw_output_s0_y_yi_split_1 + 2)+0
	  hw_output_s0_x_xi+0
	new expr:   hw_output_s0_x_xi_split_1+0
new expr list: (hw_output_s0_y_yi_split_1 + 2)+0,  hw_output_s0_x_xi_split_1+0
orgin expr: (hw_output_s0_y_yi + 2)+0,  (hw_output_s0_x_xi + 2)+0
	(hw_output_s0_y_yi + 2)+0
	new expr: (hw_output_s0_y_yi_split_1 + 2)+0
	  (hw_output_s0_x_xi + 2)+0
	new expr:   (hw_output_s0_x_xi_split_1 + 2)+0
new expr list: (hw_output_s0_y_yi_split_1 + 2)+0,  (hw_output_s0_x_xi_split_1 + 2)+0
orgin expr: (hw_output_s0_y_yi + 2)+0,  (hw_output_s0_x_xi + 1)+0
	(hw_output_s0_y_yi + 2)+0
	new expr: (hw_output_s0_y_yi_split_1 + 2)+0
	  (hw_output_s0_x_xi + 1)+0
	new expr:   (hw_output_s0_x_xi_split_1 + 1)+0
new expr list: (hw_output_s0_y_yi_split_1 + 2)+0,  (hw_output_s0_x_xi_split_1 + 1)+0
	Visiting child: op_hcompute_hw_output_stencil
Before inserting hw_output_s0_y_yi_split_2 we have 4 children
After inserting hw_output_s0_y_yi_split_2 we have 4 children
orgin expr: hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0
	hw_output_s0_y_yi+0
	new expr: hw_output_s0_y_yi_split_2+0
	  hw_output_s0_x_xi+0
	new expr:   hw_output_s0_x_xi_split_2+0
new expr list: hw_output_s0_y_yi_split_2+0,  hw_output_s0_x_xi_split_2+0
orgin expr: 0+0,  0+0
	0+0
	  0+0
new expr list: 0+0,  0+0
container child: hw_output_s0_y_yi
program: db_3_3
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0])
    }
  }
  for (int hw_output_s0_y_yi_split_0 = 0; hw_output_s0_y_yi_split_0 < 62; hw_output_s0_y_yi_split_0++) {
    for (int hw_output_s0_x_xi_split_0 = 0; hw_output_s0_x_xi_split_0 < 62; hw_output_s0_x_xi_split_0++) {
      op_hcompute_conv_stencil: conv_stencil_clkwrk_dsa0[0+0,  0+0] = hcompute_conv_stencil()
    }
  }
  for (int hw_output_s0_y_yi_split_1 = 0; hw_output_s0_y_yi_split_1 < 62; hw_output_s0_y_yi_split_1++) {
    for (int hw_output_s0_x_xi_split_1 = 0; hw_output_s0_x_xi_split_1 < 62; hw_output_s0_x_xi_split_1++) {
      op_hcompute_conv_stencil_1: conv_stencil[0+0,  0+0] = hcompute_conv_stencil_1(conv_stencil_clkwrk_dsa0[0+0,  0+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1+0,  hw_output_s0_x_xi_split_1+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1+0,  (hw_output_s0_x_xi_split_1 + 1)+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1+0,  (hw_output_s0_x_xi_split_1 + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 1)+0,  hw_output_s0_x_xi_split_1+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 1)+0,  (hw_output_s0_x_xi_split_1 + 1)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 1)+0,  (hw_output_s0_x_xi_split_1 + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 2)+0,  hw_output_s0_x_xi_split_1+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 2)+0,  (hw_output_s0_x_xi_split_1 + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 2)+0,  (hw_output_s0_x_xi_split_1 + 1)+0])
    }
  }
  for (int hw_output_s0_y_yi_split_2 = 0; hw_output_s0_y_yi_split_2 < 62; hw_output_s0_y_yi_split_2++) {
    for (int hw_output_s0_x_xi_split_2 = 0; hw_output_s0_x_xi_split_2 < 62; hw_output_s0_x_xi_split_2++) {
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi_split_2+0,  hw_output_s0_x_xi_split_2+0] = hcompute_hw_output_stencil(conv_stencil[0+0,  0+0])
    }
  }
}
program: db_3_3
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0])
    }
  }
  for (int hw_output_s0_y_yi_split_0 = 0; hw_output_s0_y_yi_split_0 < 62; hw_output_s0_y_yi_split_0++) {
    for (int hw_output_s0_x_xi_split_0 = 0; hw_output_s0_x_xi_split_0 < 62; hw_output_s0_x_xi_split_0++) {
      op_hcompute_conv_stencil: conv_stencil_clkwrk_dsa0[0+0,  0+0] = hcompute_conv_stencil()
    }
  }
  for (int hw_output_s0_y_yi_split_1 = 0; hw_output_s0_y_yi_split_1 < 62; hw_output_s0_y_yi_split_1++) {
    for (int hw_output_s0_x_xi_split_1 = 0; hw_output_s0_x_xi_split_1 < 62; hw_output_s0_x_xi_split_1++) {
      op_hcompute_conv_stencil_1: conv_stencil[0+0,  0+0] = hcompute_conv_stencil_1(conv_stencil_clkwrk_dsa0[0+0,  0+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1+0,  hw_output_s0_x_xi_split_1+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1+0,  (hw_output_s0_x_xi_split_1 + 1)+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1+0,  (hw_output_s0_x_xi_split_1 + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 1)+0,  hw_output_s0_x_xi_split_1+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 1)+0,  (hw_output_s0_x_xi_split_1 + 1)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 1)+0,  (hw_output_s0_x_xi_split_1 + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 2)+0,  hw_output_s0_x_xi_split_1+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 2)+0,  (hw_output_s0_x_xi_split_1 + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 2)+0,  (hw_output_s0_x_xi_split_1 + 1)+0])
    }
  }
  for (int hw_output_s0_y_yi_split_2 = 0; hw_output_s0_y_yi_split_2 < 62; hw_output_s0_y_yi_split_2++) {
    for (int hw_output_s0_x_xi_split_2 = 0; hw_output_s0_x_xi_split_2 < 62; hw_output_s0_x_xi_split_2++) {
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi_split_2+0,  hw_output_s0_x_xi_split_2+0] = hcompute_hw_output_stencil(conv_stencil[0+0,  0+0])
    }
  }
}
db_3_3 is a stencil pipeline
Computing validity deps for conv_stencil
Computing validity deps for conv_stencil_clkwrk_dsa0
Computing validity deps for hw_input_global_wrapper_stencil
Computing validity deps for hw_input_stencil
Computing validity deps for hw_output_stencil
Finite validity: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 and 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 61 and 0 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -1 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 62 and 0 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -2 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -1 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 61 and 0 < hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -1 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -1 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 62 and 0 < hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -2 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -1 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 63 and 0 < hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -2 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 61 and 2 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -1 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -2 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 62 and 2 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -2 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -2 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 63 and 2 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 and 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
  Dep = { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 and 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  Dep = { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 61 and 0 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -1 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 62 and 0 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -2 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -1 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 61 and 0 < hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -1 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -1 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 62 and 0 < hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -2 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -1 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 63 and 0 < hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -2 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 61 and 2 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -1 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -2 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 62 and 2 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -2 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -2 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 63 and 2 <= hw_input_global_wrapper_s0_x <= 63 }
  Dep = { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 and 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Got deps
Schedule dim = 3
  scheduling dimension 0
  { op_hcompute_conv_stencil[root = 0] -> op_hcompute_conv_stencil_1[root' = 0] }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0] -> op_hcompute_conv_stencil_1[root' = 0] }
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_hw_output_stencil[root' = 0] }
Consumed data...
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_conv_stencil[root' = 0] }
bound: { op_hcompute_conv_stencil_1[root] -> op_hcompute_conv_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[root] -> [(0)] }
      domain of bound: { op_hcompute_conv_stencil_1[root = 0] }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[root] -> [(0)] }
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil[root' = 0] }
bound: { op_hcompute_conv_stencil_1[root] -> op_hcompute_hw_input_global_wrapper_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[root] -> [(0)] }
      domain of bound: { op_hcompute_conv_stencil_1[root = 0] }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[root] -> [(0)] }
  { op_hcompute_hw_output_stencil[root = 0] -> op_hcompute_conv_stencil_1[root' = 0] }
bound: { op_hcompute_hw_output_stencil[root] -> op_hcompute_conv_stencil_1[(0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_hw_output_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[root] -> [(0)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_conv_stencil_1, s_op_hcompute_conv_stencil, s_op_hcompute_hw_input_global_wrapper_stencil, s_op_hcompute_hw_output_stencil] : s_op_hcompute_conv_stencil_1 > 0 and s_op_hcompute_conv_stencil > 0 and s_op_hcompute_hw_input_global_wrapper_stencil > 0 and s_op_hcompute_hw_output_stencil > 0 }
Writing problem to mod file...
  # of constraints: 4
  legal point  : { [1, 1, 1, 1] }
  minimal point: 0
Schedule params...
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_conv_stencil[root' = 0] }
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil[root' = 0] }
  { op_hcompute_hw_output_stencil[root = 0] -> op_hcompute_conv_stencil_1[root' = 0] }
Done with schedule
Clockwork schedules...
  op_hcompute_conv_stencil: { [i] -> [(i)] }
  op_hcompute_conv_stencil_1: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(i)] }
  scheduling dimension 1
  { op_hcompute_conv_stencil[hw_output_s0_y_yi_split_0] -> op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_y_yi_split_1 <= 61 }
  { op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y] -> op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1 = hw_input_global_wrapper_s0_y] : 0 <= hw_input_global_wrapper_s0_y <= 61; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y] -> op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1 = -1 + hw_input_global_wrapper_s0_y] : 0 < hw_input_global_wrapper_s0_y <= 62; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y] -> op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1 = -2 + hw_input_global_wrapper_s0_y] : 2 <= hw_input_global_wrapper_s0_y <= 63 }
  { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_2] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_y_yi_split_2 <= 61 }
Consumed data...
  { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_conv_stencil[hw_output_s0_y_yi_split_0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_y_yi_split_0 <= 61 }
bound: { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_conv_stencil[(61)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> [(61)] }
      domain of bound: { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> [(61)] }
  { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 2 + hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61; op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 1 + hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61; op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 }
bound: { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[(2 + hw_output_s0_y_yi_split_1)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> [(2 + hw_output_s0_y_yi_split_1)] }
      domain of bound: { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> [(2 + hw_output_s0_y_yi_split_1)] }
  { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_2] -> op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_y_yi_split_1 <= 61 }
bound: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_2] -> op_hcompute_conv_stencil_1[(61)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_2] -> [(61)] }
      domain of bound: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_2] -> [(61)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_conv_stencil_1, s_op_hcompute_conv_stencil, s_op_hcompute_hw_output_stencil, s_op_hcompute_hw_input_global_wrapper_stencil] : s_op_hcompute_hw_input_global_wrapper_stencil = s_op_hcompute_conv_stencil_1 and s_op_hcompute_conv_stencil_1 > 0 and s_op_hcompute_conv_stencil > 0 and s_op_hcompute_hw_output_stencil > 0 }
Writing problem to mod file...
  # of constraints: 5
  legal point  : { [1, 1, 1, 1] }
  minimal point: -2
Schedule params...
  { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_conv_stencil[hw_output_s0_y_yi_split_0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_y_yi_split_0 <= 61 }
  { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_2] -> op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_y_yi_split_1 <= 61 }
  { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 2 + hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61; op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 1 + hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61; op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 }
Done with schedule
Clockwork schedules...
  op_hcompute_conv_stencil: { [i] -> [(i)] }
  op_hcompute_conv_stencil_1: { [i] -> [(61 + i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(59 + i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(122 + i)] }
  scheduling dimension 2
  { op_hcompute_conv_stencil[hw_output_s0_x_xi_split_0] -> op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1 = hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1 = -1 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1 = -2 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_x <= 63 }
  { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_x_xi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Consumed data...
  { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_conv_stencil[hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_x_xi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
bound: { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_conv_stencil[(61)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> [(61)] }
      domain of bound: { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> [(61)] }
  { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 61 }
bound: { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[(2 + hw_output_s0_x_xi_split_1)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> [(2 + hw_output_s0_x_xi_split_1)] }
      domain of bound: { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> [(2 + hw_output_s0_x_xi_split_1)] }
  { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_2] -> op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
bound: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_2] -> op_hcompute_conv_stencil_1[(61)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_2] -> [(61)] }
      domain of bound: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_2] -> [(61)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_conv_stencil_1, s_op_hcompute_hw_input_global_wrapper_stencil, s_op_hcompute_conv_stencil, s_op_hcompute_hw_output_stencil] : s_op_hcompute_hw_input_global_wrapper_stencil = s_op_hcompute_conv_stencil_1 and s_op_hcompute_conv_stencil_1 > 0 and s_op_hcompute_conv_stencil > 0 and s_op_hcompute_hw_output_stencil > 0 }
Writing problem to mod file...
  # of constraints: 5
  legal point  : { [1, 1, 1, 1] }
  minimal point: -2
Schedule params...
  { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_conv_stencil[hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_x_xi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
  { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_2] -> op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Done with schedule
Clockwork schedules...
  op_hcompute_conv_stencil: { [i] -> [(i)] }
  op_hcompute_conv_stencil_1: { [i] -> [(61 + i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(59 + i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(122 + i)] }
Final schedule...
  op_hcompute_conv_stencil
    1*d2*1*1 + 1*0
    1*d1*1*1 + 1*0
    1*d0*1*1 + 1*0

  op_hcompute_conv_stencil_1
    1*d2*1*1 + 1*61
    1*d1*1*1 + 1*61
    1*d0*1*1 + 1*0

  op_hcompute_hw_input_global_wrapper_stencil
    1*d2*1*1 + 1*59
    1*d1*1*1 + 1*59
    1*d0*1*1 + 1*0

  op_hcompute_hw_output_stencil
    1*d2*1*1 + 1*122
    1*d1*1*1 + 1*122
    1*d0*1*1 + 1*0

Sched expr: 1*d2 + 0
Sched expr: 1*d1 + 0
Sched expr: 1*d0 + 0
Map str: { op_hcompute_conv_stencil[d0, d1, d2] -> [1*d2 + 0, 1*d1 + 0, 1*d0 + 0] }
map got str
Sched expr: 1*d2 + 61
Sched expr: 1*d1 + 61
Sched expr: 1*d0 + 0
Map str: { op_hcompute_conv_stencil_1[d0, d1, d2] -> [1*d2 + 61, 1*d1 + 61, 1*d0 + 0] }
map got str
Sched expr: 1*d2 + 59
Sched expr: 1*d1 + 59
Sched expr: 1*d0 + 0
Map str: { op_hcompute_hw_input_global_wrapper_stencil[d0, d1, d2] -> [1*d2 + 59, 1*d1 + 59, 1*d0 + 0] }
map got str
Sched expr: 1*d2 + 122
Sched expr: 1*d1 + 122
Sched expr: 1*d0 + 0
Map str: { op_hcompute_hw_output_stencil[d0, d1, d2] -> [1*d2 + 122, 1*d1 + 122, 1*d0 + 0] }
map got str
Clockwork schedule...
  { op_hcompute_conv_stencil[d0, d1, d2] -> [d2, d1, d0] }
  { op_hcompute_conv_stencil_1[d0, d1, d2] -> [61 + d2, 61 + d1, d0] }
  { op_hcompute_hw_output_stencil[d0, d1, d2] -> [122 + d2, 122 + d1, d0] }
  { op_hcompute_hw_input_global_wrapper_stencil[d0, d1, d2] -> [59 + d2, 59 + d1, d0] }
Domain...
  { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
bounds...{ [i0, i1, 0] : 0 <= i0 <= 183 and 0 <= i1 <= 183 and ((i0 >= 122 and i1 >= 122) or (61 <= i0 <= 122 and 61 <= i1 <= 122) or (59 <= i0 <= 122 and 59 <= i1 <= 122) or (i0 <= 61 and i1 <= 61)) }
lengths
1
184
184
1
Fused iis
  33856
  184
  1
Finite validity: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 and 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 61 and 0 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -1 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 62 and 0 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -2 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -1 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 61 and 0 < hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -1 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -1 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 62 and 0 < hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -2 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -1 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 63 and 0 < hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -2 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 61 and 2 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -1 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -2 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 62 and 2 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -2 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -2 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 63 and 2 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 and 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
  Dep = { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 and 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  Dep = { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 61 and 0 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -1 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 62 and 0 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -2 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -1 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 61 and 0 < hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -1 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -1 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 62 and 0 < hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -2 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -1 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 63 and 0 < hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -2 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 61 and 2 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -1 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -2 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 62 and 2 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -2 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -2 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 63 and 2 <= hw_input_global_wrapper_s0_x <= 63 }
  Dep = { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 and 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Got deps
Schedule dim = 3
  scheduling dimension 0
  { op_hcompute_conv_stencil[root = 0] -> op_hcompute_conv_stencil_1[root' = 0] }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0] -> op_hcompute_conv_stencil_1[root' = 0] }
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_hw_output_stencil[root' = 0] }
Consumed data...
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_conv_stencil[root' = 0] }
bound: { op_hcompute_conv_stencil_1[root] -> op_hcompute_conv_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[root] -> [(0)] }
      domain of bound: { op_hcompute_conv_stencil_1[root = 0] }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[root] -> [(0)] }
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil[root' = 0] }
bound: { op_hcompute_conv_stencil_1[root] -> op_hcompute_hw_input_global_wrapper_stencil[(0)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[root] -> [(0)] }
      domain of bound: { op_hcompute_conv_stencil_1[root = 0] }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[root] -> [(0)] }
  { op_hcompute_hw_output_stencil[root = 0] -> op_hcompute_conv_stencil_1[root' = 0] }
bound: { op_hcompute_hw_output_stencil[root] -> op_hcompute_conv_stencil_1[(0)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[root] -> [(0)] }
      domain of bound: { op_hcompute_hw_output_stencil[root = 0] }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[root] -> [(0)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_conv_stencil_1, s_op_hcompute_conv_stencil, s_op_hcompute_hw_output_stencil, s_op_hcompute_hw_input_global_wrapper_stencil] : s_op_hcompute_conv_stencil_1 > 0 and s_op_hcompute_conv_stencil > 0 and s_op_hcompute_hw_output_stencil > 0 and s_op_hcompute_hw_input_global_wrapper_stencil > 0 }
Writing problem to mod file...
  # of constraints: 4
  legal point  : { [1, 1, 1, 1] }
  minimal point: 0
Schedule params...
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_conv_stencil[root' = 0] }
  { op_hcompute_hw_output_stencil[root = 0] -> op_hcompute_conv_stencil_1[root' = 0] }
  { op_hcompute_conv_stencil_1[root = 0] -> op_hcompute_hw_input_global_wrapper_stencil[root' = 0] }
Done with schedule
Clockwork schedules...
  op_hcompute_conv_stencil: { [i] -> [(i)] }
  op_hcompute_conv_stencil_1: { [i] -> [(i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(i)] }
  scheduling dimension 1
  { op_hcompute_conv_stencil[hw_output_s0_y_yi_split_0] -> op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_y_yi_split_1 <= 61 }
  { op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y] -> op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1 = hw_input_global_wrapper_s0_y] : 0 <= hw_input_global_wrapper_s0_y <= 61; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y] -> op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1 = -1 + hw_input_global_wrapper_s0_y] : 0 < hw_input_global_wrapper_s0_y <= 62; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y] -> op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1 = -2 + hw_input_global_wrapper_s0_y] : 2 <= hw_input_global_wrapper_s0_y <= 63 }
  { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_2] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_y_yi_split_2 <= 61 }
Consumed data...
  { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_conv_stencil[hw_output_s0_y_yi_split_0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_y_yi_split_0 <= 61 }
bound: { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_conv_stencil[(61)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> [(61)] }
      domain of bound: { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> [(61)] }
  { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 2 + hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61; op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 1 + hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61; op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 }
bound: { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[(2 + hw_output_s0_y_yi_split_1)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> [(2 + hw_output_s0_y_yi_split_1)] }
      domain of bound: { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> [(2 + hw_output_s0_y_yi_split_1)] }
  { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_2] -> op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_y_yi_split_1 <= 61 }
bound: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_2] -> op_hcompute_conv_stencil_1[(61)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_2] -> [(61)] }
      domain of bound: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_2] -> [(61)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_conv_stencil_1, s_op_hcompute_hw_input_global_wrapper_stencil, s_op_hcompute_conv_stencil, s_op_hcompute_hw_output_stencil] : s_op_hcompute_hw_input_global_wrapper_stencil = s_op_hcompute_conv_stencil_1 and s_op_hcompute_conv_stencil_1 > 0 and s_op_hcompute_conv_stencil > 0 and s_op_hcompute_hw_output_stencil > 0 }
Writing problem to mod file...
  # of constraints: 5
  legal point  : { [1, 1, 1, 1] }
  minimal point: -2
Schedule params...
  { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 2 + hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61; op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = 1 + hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61; op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y = hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 }
  { op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] -> op_hcompute_conv_stencil[hw_output_s0_y_yi_split_0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_y_yi_split_0 <= 61 }
  { op_hcompute_hw_output_stencil[hw_output_s0_y_yi_split_2] -> op_hcompute_conv_stencil_1[hw_output_s0_y_yi_split_1] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_y_yi_split_1 <= 61 }
Done with schedule
Clockwork schedules...
  op_hcompute_conv_stencil: { [i] -> [(i)] }
  op_hcompute_conv_stencil_1: { [i] -> [(61 + i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(59 + i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(122 + i)] }
  scheduling dimension 2
  { op_hcompute_conv_stencil[hw_output_s0_x_xi_split_0] -> op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1 = hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_x <= 61; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1 = -1 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_x <= 62; op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x] -> op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1 = -2 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_x <= 63 }
  { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_x_xi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Consumed data...
  { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_conv_stencil[hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_x_xi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
bound: { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_conv_stencil[(61)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> [(61)] }
      domain of bound: { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> [(61)] }
  { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 61 }
bound: { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[(2 + hw_output_s0_x_xi_split_1)] }
    affine upper bound on data needed: { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> [(2 + hw_output_s0_x_xi_split_1)] }
      domain of bound: { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Extracting linear rational approximation: { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> [(2 + hw_output_s0_x_xi_split_1)] }
  { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_2] -> op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
bound: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_2] -> op_hcompute_conv_stencil_1[(61)] }
    affine upper bound on data needed: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_2] -> [(61)] }
      domain of bound: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Extracting linear rational approximation: { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_2] -> [(61)] }
Extracted sched params
ILP Problem: { [s_op_hcompute_conv_stencil_1, s_op_hcompute_conv_stencil, s_op_hcompute_hw_output_stencil, s_op_hcompute_hw_input_global_wrapper_stencil] : s_op_hcompute_hw_input_global_wrapper_stencil = s_op_hcompute_conv_stencil_1 and s_op_hcompute_conv_stencil_1 > 0 and s_op_hcompute_conv_stencil > 0 and s_op_hcompute_hw_output_stencil > 0 }
Writing problem to mod file...
  # of constraints: 5
  legal point  : { [1, 1, 1, 1] }
  minimal point: -2
Schedule params...
  { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_conv_stencil[hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_x_xi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
  { op_hcompute_hw_output_stencil[hw_output_s0_x_xi_split_2] -> op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[hw_output_s0_x_xi_split_1] -> op_hcompute_hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_x = hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Done with schedule
Clockwork schedules...
  op_hcompute_conv_stencil: { [i] -> [(i)] }
  op_hcompute_conv_stencil_1: { [i] -> [(61 + i)] }
  op_hcompute_hw_input_global_wrapper_stencil: { [i] -> [(59 + i)] }
  op_hcompute_hw_output_stencil: { [i] -> [(122 + i)] }
Original Loop iis
op_hcompute_hw_input_global_wrapper_stencil
  root q: 1, d = 0
    ii = 33856
op_hcompute_hw_input_global_wrapper_stencil
  hw_input_global_wrapper_s0_y q: 1, d = 59
    ii = 184
op_hcompute_hw_input_global_wrapper_stencil
  hw_input_global_wrapper_s0_x q: 1, d = 59
    ii = 1
op_hcompute_conv_stencil
  root q: 1, d = 0
    ii = 33856
op_hcompute_conv_stencil
  hw_output_s0_y_yi_split_0 q: 1, d = 0
    ii = 184
op_hcompute_conv_stencil
  hw_output_s0_x_xi_split_0 q: 1, d = 0
    ii = 1
op_hcompute_conv_stencil_1
  root q: 1, d = 0
    ii = 33856
op_hcompute_conv_stencil_1
  hw_output_s0_y_yi_split_1 q: 1, d = 61
    ii = 184
op_hcompute_conv_stencil_1
  hw_output_s0_x_xi_split_1 q: 1, d = 61
    ii = 1
op_hcompute_hw_output_stencil
  root q: 1, d = 0
    ii = 33856
op_hcompute_hw_output_stencil
  hw_output_s0_y_yi_split_2 q: 1, d = 122
    ii = 184
op_hcompute_hw_output_stencil
  hw_output_s0_x_xi_split_2 q: 1, d = 122
    ii = 1
inner ops: op_hcompute_hw_input_global_wrapper_stencil
inner ops: op_hcompute_hw_input_global_wrapper_stencil, offset: 0
inner ops: op_hcompute_conv_stencil
inner ops: op_hcompute_conv_stencil, offset: 0
inner ops: op_hcompute_conv_stencil_1
force inner op: op_hcompute_conv_stencil, has same offset as update: 0
inner ops: op_hcompute_conv_stencil_1, offset: 0
inner ops: op_hcompute_hw_output_stencil
inner ops: op_hcompute_hw_output_stencil, offset: 0
schedule for n: { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22570 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22570 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
orginal schedule before relax: { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22570 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22570 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22570 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
Start times...
{ start_op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; start_op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22570 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61; start_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; start_op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
  pre adjustment min: { [0] }
Adjusting delays of db_3_3
schedule for n: { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedule for n: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22570 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22570 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
sorted kernel: {}
sorted kernel: {hw_input_global_wrapper_s0_y}
sorted kernel: {hw_input_global_wrapper_s0_y, hw_output_s0_y_yi_split_0}
sorted kernel: {hw_input_global_wrapper_s0_y, hw_output_s0_y_yi_split_0, hw_output_s0_y_yi_split_1}
Adjusting delay of hw_input_global_wrapper_s0_y
read map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Kernel <hw_input_global_wrapper_s0_y> has Delay slack: 0
Offset with in parent: 10856
Adjusting delay of hw_output_s0_y_yi_split_0
Adjusting delay of hw_output_s0_y_yi_split_1
read map: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0[0, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
write map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0[0, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Schedule...
  { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
  { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22570 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, -10915 + i0 - 184o0] : 0 <= o0 <= 63 and -10978 + i0 <= 184o0 <= -10915 + i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -10915 + i0 - 184o0] : 2 <= o0 <= 63 and -10978 + i0 <= 184o0 <= -10917 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -10916 + i0 - 184o0] : 2 <= o0 <= 63 and -10978 + i0 <= 184o0 <= -10917 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -10917 + i0 - 184o0] : 2 <= o0 <= 63 and -10978 + i0 <= 184o0 <= -10917 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -11099 + i0 - 184o0] : 0 < o0 <= 62 and -11162 + i0 <= 184o0 <= -11101 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -11100 + i0 - 184o0] : 0 < o0 <= 62 and -11162 + i0 <= 184o0 <= -11101 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -11101 + i0 - 184o0] : 0 < o0 <= 62 and -11162 + i0 <= 184o0 <= -11101 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -11283 + i0 - 184o0] : 0 <= o0 <= 61 and -11346 + i0 <= 184o0 <= -11285 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -11284 + i0 - 184o0] : 0 <= o0 <= 61 and -11346 + i0 <= 184o0 <= -11285 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -11285 + i0 - 184o0] : 0 <= o0 <= 61 and -11346 + i0 <= 184o0 <= -11285 + i0; [i0] -> conv_stencil_clkwrk_dsa0[0, 0] : 11163 <= i0 <= 22570 and 184*floor((61 + i0)/184) <= -61 + i0 }
PC times     : { [i0] -> [370 + i0] : 10793 <= i0 <= 22200 and 184*floor((63 + i0)/184) <= -59 + i0; [i0] -> [369 + i0] : 10794 <= i0 <= 22201 and 184*floor((62 + i0)/184) <= -60 + i0; [i0] -> [368 + i0] : 10795 <= i0 <= 22202 and 184*floor((61 + i0)/184) <= -61 + i0; [i0] -> [186 + i0] : 10977 <= i0 <= 22384 and 184*floor((63 + i0)/184) <= -59 + i0; [i0] -> [185 + i0] : 10978 <= i0 <= 22385 and 184*floor((62 + i0)/184) <= -60 + i0; [i0] -> [184 + i0] : 10979 <= i0 <= 22386 and 184*floor((61 + i0)/184) <= -61 + i0; [i0] -> [2 + i0] : 11161 <= i0 <= 22568 and 184*floor((63 + i0)/184) <= -59 + i0; [i0] -> [1 + i0] : 11162 <= i0 <= 22569 and 184*floor((62 + i0)/184) <= -60 + i0; [i0] -> [i0] : 11163 <= i0 <= 22570 and 184*floor((61 + i0)/184) <= -61 + i0 }
DDs          : { [370]; [369]; [368]; [186]; [185]; [184]; [2]; [1]; [0] }
    Producers: op_hcompute_hw_input_global_wrapper_stencil
    sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
    Consumers: op_hcompute_conv_stencil_1
    sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
write map: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0[0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
writes: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0[0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
reads : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0[0, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Schedule...
  { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
  { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22570 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Time to write: { [i0] -> conv_stencil_clkwrk_dsa0[0, 0] : -122 <= i0 <= 11285 and 184*floor((-62 + i0)/184) <= -184 + i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -10915 + i0 - 184o0] : 2 <= o0 <= 63 and -10978 + i0 <= 184o0 <= -10917 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -10916 + i0 - 184o0] : 2 <= o0 <= 63 and -10978 + i0 <= 184o0 <= -10917 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -10917 + i0 - 184o0] : 2 <= o0 <= 63 and -10978 + i0 <= 184o0 <= -10917 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -11099 + i0 - 184o0] : 0 < o0 <= 62 and -11162 + i0 <= 184o0 <= -11101 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -11100 + i0 - 184o0] : 0 < o0 <= 62 and -11162 + i0 <= 184o0 <= -11101 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -11101 + i0 - 184o0] : 0 < o0 <= 62 and -11162 + i0 <= 184o0 <= -11101 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -11283 + i0 - 184o0] : 0 <= o0 <= 61 and -11346 + i0 <= 184o0 <= -11285 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -11284 + i0 - 184o0] : 0 <= o0 <= 61 and -11346 + i0 <= 184o0 <= -11285 + i0; [i0] -> hw_input_global_wrapper_stencil[o0, -11285 + i0 - 184o0] : 0 <= o0 <= 61 and -11346 + i0 <= 184o0 <= -11285 + i0; [i0] -> conv_stencil_clkwrk_dsa0[0, 0] : 11163 <= i0 <= 22570 and 184*floor((61 + i0)/184) <= -61 + i0 }
PC times     : { [i0] -> [o0] : -122 <= i0 <= 11285 and 11163 <= o0 <= 22570 and 184*floor((-62 + i0)/184) <= -184 + i0 and 184*floor((61 + o0)/184) <= -61 + o0 }
DDs          : { [i0] : exists (e0, e1: -1 <= e0 <= 60 and 61 <= e1 <= 122 and 62 + i0 + 184e0 <= 184e1 <= 184 + i0 + 184e0) }
    Min DD: 0
    Max DD: 22570
		op op_hcompute_conv_stencil has ii: 1
    Producers: op_hcompute_conv_stencil
    sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
    Consumers: op_hcompute_conv_stencil_1
    sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Kernel <hw_output_s0_y_yi_split_1> has Delay slack: 8
Offset with in parent: 11232
Adjusting delay of hw_output_s0_y_yi_split_2
read map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil[0, 0] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
write map: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil[0, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
writes: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil[0, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
reads : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil[0, 0] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Schedule...
  { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
  { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22570 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Time to write: { [i0] -> conv_stencil[0, 0] : 11163 <= i0 <= 22570 and 184*floor((61 + i0)/184) <= -61 + i0 }
Time to read : { [i0] -> conv_stencil[0, 0] : 22448 <= i0 <= 33855 and 184*floor((i0)/184) <= -122 + i0 }
PC times     : { [i0] -> [o0] : 11163 <= i0 <= 22570 and 22448 <= o0 <= 33855 and 184*floor((61 + i0)/184) <= -61 + i0 and 184*floor((o0)/184) <= -122 + o0 }
DDs          : { [i0] : exists (e0, e1: 61 <= e0 <= 122 and 122 <= e1 <= 183 and -122 + i0 + 184e0 <= 184e1 <= i0 + 184e0) }
    Min DD: 0
    Max DD: 22570
		op op_hcompute_conv_stencil_1 has ii: 1
    Producers: op_hcompute_conv_stencil_1
    sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11285 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
    Consumers: op_hcompute_hw_output_stencil
    sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22570 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Kernel <hw_output_s0_y_yi_split_2> has Delay slack: 16
Offset with in parent: 22464
    Find buffers need to be rewritten: conv_stencil_clkwrk_dsa0
    Find buffers need to be rewritten: hw_input_global_wrapper_stencil

Filter buffers...

schedule for n: { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
Final schedule after relax: { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { end_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; end_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; end_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; end_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
Final end schedule after relax: { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; end_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedule for n: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
Computing validity deps for conv_stencil
Computing validity deps for conv_stencil_clkwrk_dsa0
Computing validity deps for hw_input_global_wrapper_stencil
Computing validity deps for hw_input_stencil
Computing validity deps for hw_output_stencil
program: db_3_3
Inputs...
  hw_input_stencil
Outputs...
  hw_output_stencil
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 64; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 64; hw_input_global_wrapper_s0_x++) {
      op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0])
    }
  }
  for (int hw_output_s0_y_yi_split_0 = 0; hw_output_s0_y_yi_split_0 < 62; hw_output_s0_y_yi_split_0++) {
    for (int hw_output_s0_x_xi_split_0 = 0; hw_output_s0_x_xi_split_0 < 62; hw_output_s0_x_xi_split_0++) {
      op_hcompute_conv_stencil: conv_stencil_clkwrk_dsa0[0+0,  0+0] = hcompute_conv_stencil()
    }
  }
  for (int hw_output_s0_y_yi_split_1 = 0; hw_output_s0_y_yi_split_1 < 62; hw_output_s0_y_yi_split_1++) {
    for (int hw_output_s0_x_xi_split_1 = 0; hw_output_s0_x_xi_split_1 < 62; hw_output_s0_x_xi_split_1++) {
      op_hcompute_conv_stencil_1: conv_stencil[0+0,  0+0] = hcompute_conv_stencil_1(conv_stencil_clkwrk_dsa0[0+0,  0+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1+0,  hw_output_s0_x_xi_split_1+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1+0,  (hw_output_s0_x_xi_split_1 + 1)+0], hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1+0,  (hw_output_s0_x_xi_split_1 + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 1)+0,  hw_output_s0_x_xi_split_1+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 1)+0,  (hw_output_s0_x_xi_split_1 + 1)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 1)+0,  (hw_output_s0_x_xi_split_1 + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 2)+0,  hw_output_s0_x_xi_split_1+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 2)+0,  (hw_output_s0_x_xi_split_1 + 2)+0], hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 2)+0,  (hw_output_s0_x_xi_split_1 + 1)+0])
    }
  }
  for (int hw_output_s0_y_yi_split_2 = 0; hw_output_s0_y_yi_split_2 < 62; hw_output_s0_y_yi_split_2++) {
    for (int hw_output_s0_x_xi_split_2 = 0; hw_output_s0_x_xi_split_2 < 62; hw_output_s0_x_xi_split_2++) {
      op_hcompute_hw_output_stencil: hw_output_stencil[hw_output_s0_y_yi_split_2+0,  hw_output_s0_x_xi_split_2+0] = hcompute_hw_output_stencil(conv_stencil[0+0,  0+0])
    }
  }
}
schedule for n: { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
Start times...
  { start_op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { start_op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
  { start_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  { start_op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
  min: { [8] }
schedule for n: { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { end_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; end_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; end_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedule for n: { end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x]; end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; end_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
Schedule...
  { start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
  { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
  { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
  { start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
  Cycle deps: { end_op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 and 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; end_op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 and 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 61 and 0 <= hw_input_global_wrapper_s0_x <= 61; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -1 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 62 and 0 <= hw_input_global_wrapper_s0_x <= 61; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -2 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 61; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -1 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 61 and 0 < hw_input_global_wrapper_s0_x <= 62; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -1 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -1 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 62 and 0 < hw_input_global_wrapper_s0_x <= 62; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -2 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -1 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 63 and 0 < hw_input_global_wrapper_s0_x <= 62; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -2 + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 61 and 2 <= hw_input_global_wrapper_s0_x <= 63; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -1 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -2 + hw_input_global_wrapper_s0_x] : 0 < hw_input_global_wrapper_s0_y <= 62 and 2 <= hw_input_global_wrapper_s0_x <= 63; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root' = 0, hw_output_s0_y_yi_split_1 = -2 + hw_input_global_wrapper_s0_y, hw_output_s0_x_xi_split_1 = -2 + hw_input_global_wrapper_s0_x] : 2 <= hw_input_global_wrapper_s0_y <= 63 and 2 <= hw_input_global_wrapper_s0_x <= 63 }
  Earlier deps: { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 10908 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 33856root' - 184hw_output_s0_y_yi_split_0; start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -22577 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 33856root' - 184hw_output_s0_y_yi_split_2; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_conv_stencil_1[root', hw_output_s0_y_yi_split_1', hw_output_s0_x_xi_split_1'] : hw_output_s0_x_xi_split_1' > 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 33856root' - 184hw_output_s0_y_yi_split_1'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_conv_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 22579 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 33856root' - 184hw_output_s0_y_yi_split_0; end_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 379 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 33856root' - 184hw_input_global_wrapper_s0_y; start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_conv_stencil[root', hw_output_s0_y_yi_split_0', hw_output_s0_x_xi_split_0'] : hw_output_s0_x_xi_split_0' > 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 33856root' - 184hw_output_s0_y_yi_split_0'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_conv_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= 11294 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 33856root' - 184hw_output_s0_y_yi_split_1; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_conv_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= 11294 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 33856root' - 184hw_output_s0_y_yi_split_1; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_conv_stencil_1[root', hw_output_s0_y_yi_split_1', hw_output_s0_x_xi_split_1'] : hw_output_s0_x_xi_split_1' > 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 33856root' - 184hw_output_s0_y_yi_split_1'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_2', hw_output_s0_x_xi_split_2'] : hw_output_s0_x_xi_split_2' > 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 33856root' - 184hw_output_s0_y_yi_split_2'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> end_op_hcompute_conv_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -377 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 33856root' - 184hw_output_s0_y_yi_split_1; start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_conv_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -11284 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 33856root' - 184hw_output_s0_y_yi_split_1; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 10908 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 33856root' - 184hw_output_s0_y_yi_split_0; end_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_conv_stencil_1[root', hw_output_s0_y_yi_split_1', hw_output_s0_x_xi_split_1'] : hw_output_s0_x_xi_split_1' > 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 33856root' - 184hw_output_s0_y_yi_split_1'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -11670 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 33856root' - 184hw_output_s0_y_yi_split_2; end_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 379 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 33856root' - 184hw_input_global_wrapper_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -11670 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 33856root' - 184hw_output_s0_y_yi_split_2; end_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_conv_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 11286 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 33856root' - 184hw_output_s0_y_yi_split_0; end_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_conv_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 11286 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 33856root' - 184hw_output_s0_y_yi_split_0; end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_conv_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -11284 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 33856root' - 184hw_output_s0_y_yi_split_1; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y', hw_input_global_wrapper_s0_x'] : hw_input_global_wrapper_s0_x' > 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 33856root' - 184hw_input_global_wrapper_s0_y'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -377 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 33856root' - 184hw_output_s0_y_yi_split_1; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 11672 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 33856root' - 184hw_input_global_wrapper_s0_y; end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= -10906 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 33856root' - 184hw_input_global_wrapper_s0_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_conv_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= 11294 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 33856root' - 184hw_output_s0_y_yi_split_1; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 11672 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 33856root' - 184hw_input_global_wrapper_s0_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_conv_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 22579 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 33856root' - 184hw_output_s0_y_yi_split_0; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> end_op_hcompute_conv_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 10908 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 33856root' - 184hw_output_s0_y_yi_split_0; end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -22577 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 33856root' - 184hw_output_s0_y_yi_split_2; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_conv_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= 11294 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 33856root' - 184hw_output_s0_y_yi_split_1; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -11670 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 33856root' - 184hw_output_s0_y_yi_split_2; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_conv_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 11286 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 33856root' - 184hw_output_s0_y_yi_split_0; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 11672 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 33856root' - 184hw_input_global_wrapper_s0_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_conv_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 22579 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 33856root' - 184hw_output_s0_y_yi_split_0; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_conv_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -377 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 33856root' - 184hw_output_s0_y_yi_split_1; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y', hw_input_global_wrapper_s0_x'] : hw_input_global_wrapper_s0_x' > 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 33856root' - 184hw_input_global_wrapper_s0_y'; start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= -10906 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 33856root' - 184hw_input_global_wrapper_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 11672 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 33856root' - 184hw_input_global_wrapper_s0_y; start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_conv_stencil[root', hw_output_s0_y_yi_split_0', hw_output_s0_x_xi_split_0'] : hw_output_s0_x_xi_split_0' > 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 33856root' - 184hw_output_s0_y_yi_split_0'; start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -22577 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 33856root' - 184hw_output_s0_y_yi_split_2; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -11292 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 33856root' - 184hw_output_s0_y_yi_split_2; start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= -10906 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 33856root' - 184hw_input_global_wrapper_s0_y; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -11292 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 33856root' - 184hw_output_s0_y_yi_split_2; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 379 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 33856root' - 184hw_input_global_wrapper_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_2', hw_output_s0_x_xi_split_2'] : hw_output_s0_x_xi_split_2' > 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 33856root' - 184hw_output_s0_y_yi_split_2'; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_2', hw_output_s0_x_xi_split_2'] : hw_output_s0_x_xi_split_2' > 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 33856root' - 184hw_output_s0_y_yi_split_2'; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= 379 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 33856root' - 184hw_input_global_wrapper_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> end_op_hcompute_conv_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -377 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 33856root' - 184hw_output_s0_y_yi_split_1; end_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -11292 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 33856root' - 184hw_output_s0_y_yi_split_2; end_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_conv_stencil_1[root', hw_output_s0_y_yi_split_1', hw_output_s0_x_xi_split_1'] : hw_output_s0_x_xi_split_1' > 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 33856root' - 184hw_output_s0_y_yi_split_1'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> end_op_hcompute_conv_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 10908 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 33856root' - 184hw_output_s0_y_yi_split_0; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y', hw_input_global_wrapper_s0_x'] : hw_input_global_wrapper_s0_x' > 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 33856root' - 184hw_input_global_wrapper_s0_y'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -11670 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 33856root' - 184hw_output_s0_y_yi_split_2; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_conv_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 22579 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 33856root' - 184hw_output_s0_y_yi_split_0; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_2', hw_output_s0_x_xi_split_2'] : hw_output_s0_x_xi_split_2' > 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2 - 33856root' - 184hw_output_s0_y_yi_split_2'; start_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_conv_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -11284 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 33856root' - 184hw_output_s0_y_yi_split_1; end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : hw_input_global_wrapper_s0_x >= -10906 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 33856root' - 184hw_input_global_wrapper_s0_y; end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -22577 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 33856root' - 184hw_output_s0_y_yi_split_2; end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_conv_stencil[root', hw_output_s0_y_yi_split_0', hw_output_s0_x_xi_split_0'] : hw_output_s0_x_xi_split_0' > 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 33856root' - 184hw_output_s0_y_yi_split_0'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y', hw_input_global_wrapper_s0_x'] : hw_input_global_wrapper_s0_x' > 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x - 33856root' - 184hw_input_global_wrapper_s0_y'; start_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> start_op_hcompute_conv_stencil[root', hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : hw_output_s0_x_xi_split_0 >= 11286 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 33856root' - 184hw_output_s0_y_yi_split_0; end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> start_op_hcompute_conv_stencil[root', hw_output_s0_y_yi_split_0', hw_output_s0_x_xi_split_0'] : hw_output_s0_x_xi_split_0' > 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 33856root' - 184hw_output_s0_y_yi_split_0'; end_op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : hw_output_s0_x_xi_split_2 >= -11292 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1 - 33856root' - 184hw_output_s0_y_yi_split_2; end_op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> end_op_hcompute_conv_stencil_1[root', hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : hw_output_s0_x_xi_split_1 >= -11284 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0 - 33856root' - 184hw_output_s0_y_yi_split_1 }
  Violated deps: {  }
schedule for n: { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedmap = { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] }
schedmap = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
schedule for n: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] }
schedmap = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 33856root + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 33856root + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2]; op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 33856root + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 33856root + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] }
result schedule: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Creating ports for op: hw_output_stencil
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_output_stencil[hw_output_s0_y_yi_split_2+0,  hw_output_s0_x_xi_split_2+0] }
	Adding output port: hw_output_stencil_op_hcompute_hw_output_stencil_0
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_output_stencil[hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
current out port name: 
	hw_output_stencil_op_hcompute_hw_output_stencil_0
Creating ports for op: conv_stencil
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil[0+0,  0+0] }
	Adding output port: conv_stencil_op_hcompute_hw_output_stencil_1
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil[0, 0] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom ITS  : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil
  other_dspace_id = op_hcompute_hw_output_stencil
  Schedule domain set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
  Domain set from prg: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
  ITS: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
ITS      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
current out port name: 
	conv_stencil_op_hcompute_hw_output_stencil_1
Creating ports for op: hw_input_global_wrapper_stencil
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
Creating ports for op: hw_input_stencil
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0] }
	Adding output port: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_3
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom ITS  : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Per group...
  dspace_id       = op_hcompute_hw_input_global_wrapper_stencil
  other_dspace_id = op_hcompute_hw_input_global_wrapper_stencil
  Schedule domain set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  Domain set from prg: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
  ITS: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
ITS      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
current out port name: 
	hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_3
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil[0+0,  0+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_1_4
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil[0, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_1_4
Creating ports for op: conv_stencil_clkwrk_dsa0
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0[0+0,  0+0] }
	Adding output port: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0[0, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
current out port name: 
	conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1+0,  hw_output_s0_x_xi_split_1+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1+0,  (hw_output_s0_x_xi_split_1 + 1)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1+0,  (hw_output_s0_x_xi_split_1 + 2)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 1)+0,  hw_output_s0_x_xi_split_1+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 1)+0,  (hw_output_s0_x_xi_split_1 + 1)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 1)+0,  (hw_output_s0_x_xi_split_1 + 2)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 2)+0,  hw_output_s0_x_xi_split_1+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 2)+0,  (hw_output_s0_x_xi_split_1 + 2)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[(hw_output_s0_y_yi_split_1 + 2)+0,  (hw_output_s0_x_xi_split_1 + 1)+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
		Consumed: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Opt sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
SDom     : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Dom ITS  : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_1
  other_dspace_id = op_hcompute_conv_stencil_1
  Schedule domain set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  Domain set from prg: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  ITS: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ITS      : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
cond = { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0[0+0,  0+0] }
	Adding output port: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15
		Consumed: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0[0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
current out port name: 
	conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15
Latency of application is: { [33871] }
Global schedule: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
# in bundles: 1
Generating compute unit for op_hcompute_hw_input_global_wrapper_stencil
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil
  consumed: hw_input_stencil
Found compute file for db_3_3
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil
  consumed: hw_input_stencil
Looking for connection for hw_input_stencil.op_hcompute_hw_input_global_wrapper_stencil_read
# of selects = 0
inner_compute() : global.hcompute_hw_input_global_wrapper_stencil
name = in0_hw_input_stencil
More than oune outgoing bundle
# of selects = 1
inner_compute() : global.hcompute_hw_input_global_wrapper_stencil
  name = in0_hw_input_stencil
  bundle.first = hw_input_global_wrapper_stencil
  after split  = hw_input_global_wrapper_stencil
  name = out_hw_input_global_wrapper_stencil
  bundle.first = hw_input_global_wrapper_stencil
  after split  = hw_input_global_wrapper_stencil
Generating compute unit for op_hcompute_conv_stencil
getting incoming buffers to op_hcompute_conv_stencil
Found compute file for db_3_3
getting incoming buffers to op_hcompute_conv_stencil
More than oune outgoing bundle
# of selects = 0
inner_compute() : global.hcompute_conv_stencil
  name = out_conv_stencil
  bundle.first = conv_stencil_clkwrk_dsa0
  after split  = conv_stencil
Generating compute unit for op_hcompute_conv_stencil_1
getting incoming buffers to op_hcompute_conv_stencil_1
  consumed: conv_stencil_clkwrk_dsa0
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
Found compute file for db_3_3
getting incoming buffers to op_hcompute_conv_stencil_1
  consumed: conv_stencil_clkwrk_dsa0
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
Looking for connection for conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read
# of selects = 0
inner_compute() : global.hcompute_conv_stencil_1
name = in0_conv_stencil
Looking for connection for hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read
# of selects = 1
inner_compute() : global.hcompute_conv_stencil_1
name = in0_conv_stencil
name = in1_hw_input_global_wrapper_stencil
More than oune outgoing bundle
# of selects = 2
inner_compute() : global.hcompute_conv_stencil_1
  name = in0_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = in1_hw_input_global_wrapper_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = out_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
Generating compute unit for op_hcompute_hw_output_stencil
getting incoming buffers to op_hcompute_hw_output_stencil
  consumed: conv_stencil
Found compute file for db_3_3
getting incoming buffers to op_hcompute_hw_output_stencil
  consumed: conv_stencil
Looking for connection for conv_stencil.op_hcompute_hw_output_stencil_read
# of selects = 0
inner_compute() : global.hcompute_hw_output_stencil
name = in0_conv_stencil
More than oune outgoing bundle
# of selects = 1
inner_compute() : global.hcompute_hw_output_stencil
  name = in0_conv_stencil
  bundle.first = hw_output_stencil
  after split  = hw_output_stencil
  name = out_hw_output_stencil
  bundle.first = hw_output_stencil
  after split  = hw_output_stencil
create shift register for --- conv_stencil
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_1_4
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil[0, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil[0, 0] }
			max location: { conv_stencil[0, 0] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil[0, 0] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			min location: { conv_stencil[0, 0] }
			max location: { conv_stencil[0, 0] }

	---- Input Bundles
		op_hcompute_conv_stencil_1_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_4
	---- Output Bundles
		op_hcompute_hw_output_stencil_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

==== No reduce ops on this buffer
Writer name: op_hcompute_conv_stencil_1
read_op read: {conv_stencil}
read_op write: {hw_output_stencil, }
write_op write: {hw_output_stencil}
write_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil[0, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
reads : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil[0, 0] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
Time to write: { [i0] -> conv_stencil[0, 0] : 11171 <= i0 <= 22578 and 184*floor((53 + i0)/184) <= -69 + i0 }
Time to read : { [i0] -> conv_stencil[0, 0] : 22464 <= i0 <= 33871 and 184*floor((-16 + i0)/184) <= -138 + i0 }
PC times     : { [i0] -> [o0] : 11171 <= i0 <= 22578 and 22464 <= o0 <= 33871 and 184*floor((53 + i0)/184) <= -69 + i0 and 184*floor((-16 + o0)/184) <= -138 + o0 }
DDs          : { [i0] : exists (e0, e1: 61 <= e0 <= 122 and 122 <= e1 <= 183 and -130 + i0 + 184e0 <= 184e1 <= -8 + i0 + 184e0) }
DG: ...
# nodes: 0
# edges: 0

Naive Shift registers...
# nodes: 0
# edges: 0

Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Out -> Out shift registers for conv_stencil
out -> out srs: 0
out2out DG: ...
# nodes: 0
# edges: 0

After shift register optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Done ports: {}
reduced buffer: --- conv_stencil
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_1_4
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil[0, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil[0, 0] }
			max location: { conv_stencil[0, 0] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil[0, 0] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			min location: { conv_stencil[0, 0] }
			max location: { conv_stencil[0, 0] }

	---- Input Bundles
		op_hcompute_conv_stencil_1_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_4
	---- Output Bundles
		op_hcompute_hw_output_stencil_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

SR outputs: {}
BUF outputs: {conv_stencil_op_hcompute_hw_output_stencil_1}
overlapping input:{conv_stencil_op_hcompute_conv_stencil_1_4}
overlapping output:{}

overlapping input:{}
overlapping output:{conv_stencil_op_hcompute_hw_output_stencil_1}

Building implementation of conv_stencil Using Embarassing Banking. 
Bank map: {conv_stencil[d0, d1] -> Bank[0]}
bank func: { conv_stencil[d0, d1] -> Bank[0] }
After banking: Bank writers: 
	 bank NO.0
		writers: {conv_stencil_op_hcompute_conv_stencil_1_4}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_op_hcompute_hw_output_stencil_1}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

rddom before its: { conv_stencil[d0, d1] }
rddom after its: { conv_stencil[0, 0] }
ADD BANK!
 Bank id: { Bank[0] }
Before grouping: 
	input set: {conv_stencil_op_hcompute_conv_stencil_1_4}
	output set: {conv_stencil_op_hcompute_hw_output_stencil_1}
input group: {conv_stencil_op_hcompute_conv_stencil_1_4}
output group: {conv_stencil_op_hcompute_hw_output_stencil_1}
After banking optimization: Bank writers: 
	 bank NO.0
		writers: {conv_stencil_op_hcompute_conv_stencil_1_4}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_op_hcompute_hw_output_stencil_1}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

After bank merging: Bank writers: 
	 bank NO.0
		writers: {conv_stencil_op_hcompute_conv_stencil_1_4}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_op_hcompute_hw_output_stencil_1}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

CGPL level :0
impl inputs: {conv_stencil_op_hcompute_conv_stencil_1_4}
impl outpts: {conv_stencil_op_hcompute_hw_output_stencil_1}
rddom: { conv_stencil[0, 0] }
ls = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] }
v = 0
--- conv_stencil_BANK_0
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_1_4
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0[0, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[0, 0] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil_BANK_0[0, 0] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[0, 0] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_4_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_4
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

    cons rem: {1, 0}
    prod rem: {1, 0}
    its: {1, 0}
    Dim:1 will be project out: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0[0, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
    Dim:1 will be project out: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil_BANK_0[0, 0] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
after ubuffer regen: --- conv_stencil_BANK_0
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_1_4
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0[0] }
			max location: { conv_stencil_BANK_0[0] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			min location: { conv_stencil_BANK_0[0] }
			max location: { conv_stencil_BANK_0[0] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_4_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_4
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

addr need tight: {}
before dim id set :{ op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
After dim id set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
before dim id set :{ op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
After dim id set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
before dim id set :{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
After dim id set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
before dim id set :{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
After dim id set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }

	UBuffer after address tighten--- conv_stencil_BANK_0
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_1_4
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0[0] }
			max location: { conv_stencil_BANK_0[0] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			min location: { conv_stencil_BANK_0[0] }
			max location: { conv_stencil_BANK_0[0] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_4_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_4
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

getting rddom
rddom = { conv_stencil_BANK_0[0] }
Vectorization buffer capacity: 1

	UBuffer after cgpl optimization--- conv_stencil_BANK_0
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_1_4
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0[0] }
			max location: { conv_stencil_BANK_0[0] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			min location: { conv_stencil_BANK_0[0] }
			max location: { conv_stencil_BANK_0[0] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_4_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_4
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1

find bd for op :op_hcompute_conv_stencil_1
	find candidate: conv_stencil_op_hcompute_conv_stencil_1_4_write
find bd for op :op_hcompute_hw_output_stencil
	find candidate: conv_stencil_op_hcompute_hw_output_stencil_1_read
	aff : { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [(0)] }
	div dim: 0
getting rddom
rddom = { conv_stencil_BANK_0[0] }
vectorization buffer capacity: 1
vectorization buf name: conv_stencil_BANK_0
	 original range input access map: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
	 dim id: 2
Ext by dim: {1}
ls = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] }
v = 1
ls = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] }
v = 4
	input pt schedule: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [(11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1)] }
	agg2sram schedule: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
	sram2tb schedule: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
	input pt access map: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [(0)] }
	input pt access map: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ls = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] }
v = 0
		 rewrite agg am: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ls = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] }
v = 1
		 rewrite agg am: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ls = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] }
v = 2
		 rewrite agg am: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [2] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ls = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] }
v = 3
		 rewrite agg am: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [3] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ls = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] }
v = 0
		 rewrite agg am: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ls = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] }
v = 1
		 rewrite agg am: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ls = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] }
v = 2
		 rewrite agg am: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [2] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
ls = { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] }
v = 3
		 rewrite agg am: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [3] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
--- conv_stencil_BANK_0_0_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_1_4_in
			dom : { op_hcompute_conv_stencil_1_in2agg_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_in2agg_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_agg[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_agg[0] }
			max location: { conv_stencil_BANK_0_0_agg[0] }

	---- 4 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_agg[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_agg[0] }
			max location: { conv_stencil_BANK_0_0_agg[0] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_agg[1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_agg[1] }
			max location: { conv_stencil_BANK_0_0_agg[1] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_agg[2] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_agg[2] }
			max location: { conv_stencil_BANK_0_0_agg[2] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_3
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_agg[3] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_agg[3] }
			max location: { conv_stencil_BANK_0_0_agg[3] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_4_write_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_4_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_1_4_write_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_out_3

--- conv_stencil_BANK_0_sram
	---- 4 in ports
		conv_stencil_op_hcompute_conv_stencil_1_4_in_0
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_sram[0] }
			max location: { conv_stencil_BANK_0_sram[0] }

		conv_stencil_op_hcompute_conv_stencil_1_4_in_1
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_sram[1] }
			max location: { conv_stencil_BANK_0_sram[1] }

		conv_stencil_op_hcompute_conv_stencil_1_4_in_2
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[2] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_sram[2] }
			max location: { conv_stencil_BANK_0_sram[2] }

		conv_stencil_op_hcompute_conv_stencil_1_4_in_3
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[3] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_sram[3] }
			max location: { conv_stencil_BANK_0_sram[3] }

	---- 4 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			dom : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_sram[0] }
			max location: { conv_stencil_BANK_0_sram[0] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			dom : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_sram[1] }
			max location: { conv_stencil_BANK_0_sram[1] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			dom : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[2] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_sram[2] }
			max location: { conv_stencil_BANK_0_sram[2] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_3
			dom : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[3] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_sram[3] }
			max location: { conv_stencil_BANK_0_sram[3] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_4_write_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_4_in_0
			conv_stencil_op_hcompute_conv_stencil_1_4_in_1
			conv_stencil_op_hcompute_conv_stencil_1_4_in_2
			conv_stencil_op_hcompute_conv_stencil_1_4_in_3
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_out_3

	output pt access map: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [(0)] }
--- conv_stencil_BANK_0_0_tb
	---- 4 in ports
		conv_stencil_op_hcompute_hw_output_stencil_1_in_0
			dom : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_tb[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_tb[0] }
			max location: { conv_stencil_BANK_0_0_tb[0] }

		conv_stencil_op_hcompute_hw_output_stencil_1_in_1
			dom : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_tb[1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_tb[1] }
			max location: { conv_stencil_BANK_0_0_tb[1] }

		conv_stencil_op_hcompute_hw_output_stencil_1_in_2
			dom : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_tb[2] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_tb[2] }
			max location: { conv_stencil_BANK_0_0_tb[2] }

		conv_stencil_op_hcompute_hw_output_stencil_1_in_3
			dom : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_tb[3] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_tb[3] }
			max location: { conv_stencil_BANK_0_0_tb[3] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1_out
			dom : { op_hcompute_hw_output_stencil_tb2out_0[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			acc : { op_hcompute_hw_output_stencil_tb2out_0[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil_BANK_0_0_tb[0] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			sched: { op_hcompute_hw_output_stencil_tb2out_0[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			min location: { conv_stencil_BANK_0_0_tb[0] }
			max location: { conv_stencil_BANK_0_0_tb[0] }

	---- Input Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_in
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_in_0
			conv_stencil_op_hcompute_hw_output_stencil_1_in_1
			conv_stencil_op_hcompute_hw_output_stencil_1_in_2
			conv_stencil_op_hcompute_hw_output_stencil_1_in_3
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out

after vectorization codegen: conv_stencil_BANK_0_0_agg
--- conv_stencil_BANK_0_0_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_1_4_in
			dom : { op_hcompute_conv_stencil_1_in2agg_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_in2agg_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_agg[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_agg[0] }
			max location: { conv_stencil_BANK_0_0_agg[0] }

	---- 4 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_agg[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_agg[0] }
			max location: { conv_stencil_BANK_0_0_agg[0] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_agg[1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_agg[1] }
			max location: { conv_stencil_BANK_0_0_agg[1] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_agg[2] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_agg[2] }
			max location: { conv_stencil_BANK_0_0_agg[2] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_3
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_agg[3] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_agg[3] }
			max location: { conv_stencil_BANK_0_0_agg[3] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_4_write_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_4_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_1_4_write_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_out_3

after vectorization codegen: conv_stencil_BANK_0_0_tb
--- conv_stencil_BANK_0_0_tb
	---- 4 in ports
		conv_stencil_op_hcompute_hw_output_stencil_1_in_0
			dom : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_tb[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_tb[0] }
			max location: { conv_stencil_BANK_0_0_tb[0] }

		conv_stencil_op_hcompute_hw_output_stencil_1_in_1
			dom : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_tb[1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_tb[1] }
			max location: { conv_stencil_BANK_0_0_tb[1] }

		conv_stencil_op_hcompute_hw_output_stencil_1_in_2
			dom : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_tb[2] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_tb[2] }
			max location: { conv_stencil_BANK_0_0_tb[2] }

		conv_stencil_op_hcompute_hw_output_stencil_1_in_3
			dom : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_tb[3] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_0_tb[3] }
			max location: { conv_stencil_BANK_0_0_tb[3] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1_out
			dom : { op_hcompute_hw_output_stencil_tb2out_0[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			acc : { op_hcompute_hw_output_stencil_tb2out_0[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil_BANK_0_0_tb[0] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			sched: { op_hcompute_hw_output_stencil_tb2out_0[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
			min location: { conv_stencil_BANK_0_0_tb[0] }
			max location: { conv_stencil_BANK_0_0_tb[0] }

	---- Input Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_in
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_in_0
			conv_stencil_op_hcompute_hw_output_stencil_1_in_1
			conv_stencil_op_hcompute_hw_output_stencil_1_in_2
			conv_stencil_op_hcompute_hw_output_stencil_1_in_3
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out

after vectorization codegen: conv_stencil_BANK_0_sram
--- conv_stencil_BANK_0_sram
	---- 4 in ports
		conv_stencil_op_hcompute_conv_stencil_1_4_in_0
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_sram[0] }
			max location: { conv_stencil_BANK_0_sram[0] }

		conv_stencil_op_hcompute_conv_stencil_1_4_in_1
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_sram[1] }
			max location: { conv_stencil_BANK_0_sram[1] }

		conv_stencil_op_hcompute_conv_stencil_1_4_in_2
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[2] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_sram[2] }
			max location: { conv_stencil_BANK_0_sram[2] }

		conv_stencil_op_hcompute_conv_stencil_1_4_in_3
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[3] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_sram[3] }
			max location: { conv_stencil_BANK_0_sram[3] }

	---- 4 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			dom : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_sram[0] }
			max location: { conv_stencil_BANK_0_sram[0] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			dom : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_sram[1] }
			max location: { conv_stencil_BANK_0_sram[1] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			dom : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[2] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_sram[2] }
			max location: { conv_stencil_BANK_0_sram[2] }

		conv_stencil_op_hcompute_hw_output_stencil_1_out_3
			dom : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[3] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_BANK_0_sram[3] }
			max location: { conv_stencil_BANK_0_sram[3] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_4_write_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_4_in_0
			conv_stencil_op_hcompute_conv_stencil_1_4_in_1
			conv_stencil_op_hcompute_conv_stencil_1_4_in_2
			conv_stencil_op_hcompute_conv_stencil_1_4_in_3
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_read_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_out_3

bank id: 0
rd dom: { conv_stencil[0, 0] }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 1
out_fetch_ii: 1
add input: conv_stencil_op_hcompute_conv_stencil_1_4 to pt2wire
add output: conv_stencil_op_hcompute_hw_output_stencil_1 to pt2wire
agg2sram_opt debug start 
for each schedule: 
bundle: conv_stencil_op_hcompute_conv_stencil_1_4_write_in
sched: conv_stencil_op_hcompute_conv_stencil_1_4_in_0 { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
domain name of sched: op_hcompute_conv_stencil_1_agg2sram_0
stmt_name_before_vec: op_hcompute_conv_stencil_1 after vec 0
for each schedule: 
bundle: conv_stencil_op_hcompute_conv_stencil_1_4_write_in
sched: conv_stencil_op_hcompute_conv_stencil_1_4_in_1 { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
domain name of sched: op_hcompute_conv_stencil_1_agg2sram_0
stmt_name_before_vec: op_hcompute_conv_stencil_1 after vec 0
for each schedule: 
bundle: conv_stencil_op_hcompute_conv_stencil_1_4_write_in
sched: conv_stencil_op_hcompute_conv_stencil_1_4_in_2 { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
domain name of sched: op_hcompute_conv_stencil_1_agg2sram_0
stmt_name_before_vec: op_hcompute_conv_stencil_1 after vec 0
for each schedule: 
bundle: conv_stencil_op_hcompute_conv_stencil_1_4_write_in
sched: conv_stencil_op_hcompute_conv_stencil_1_4_in_3 { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
domain name of sched: op_hcompute_conv_stencil_1_agg2sram_0
stmt_name_before_vec: op_hcompute_conv_stencil_1 after vec 0
for each schedule: 
bundle: conv_stencil_op_hcompute_hw_output_stencil_1_read_out
sched: conv_stencil_op_hcompute_hw_output_stencil_1_out_0 { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
domain name of sched: op_hcompute_conv_stencil_1_single_pixel_sram2tb_0
stmt_name_before_vec: op_hcompute_conv_stencil_1_single_pixel after vec 0
for each schedule: 
bundle: conv_stencil_op_hcompute_hw_output_stencil_1_read_out
sched: conv_stencil_op_hcompute_hw_output_stencil_1_out_1 { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
domain name of sched: op_hcompute_conv_stencil_1_single_pixel_sram2tb_0
stmt_name_before_vec: op_hcompute_conv_stencil_1_single_pixel after vec 0
for each schedule: 
bundle: conv_stencil_op_hcompute_hw_output_stencil_1_read_out
sched: conv_stencil_op_hcompute_hw_output_stencil_1_out_2 { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
domain name of sched: op_hcompute_conv_stencil_1_single_pixel_sram2tb_0
stmt_name_before_vec: op_hcompute_conv_stencil_1_single_pixel after vec 0
for each schedule: 
bundle: conv_stencil_op_hcompute_hw_output_stencil_1_read_out
sched: conv_stencil_op_hcompute_hw_output_stencil_1_out_3 { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
domain name of sched: op_hcompute_conv_stencil_1_single_pixel_sram2tb_0
stmt_name_before_vec: op_hcompute_conv_stencil_1_single_pixel after vec 0
op_hcompute_conv_stencil_1: {{conv_stencil_op_hcompute_conv_stencil_1_4_write_in, 0} }
op_hcompute_conv_stencil_1_single_pixel: {{conv_stencil_op_hcompute_hw_output_stencil_1_read_out, 0} }
sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
sched: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
op_name: op_hcompute_conv_stencil_1_agg2sram_0, extent_0: 62, stride_0: 1
write map: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_agg[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
{ conv_stencil_BANK_0_0_agg[3]; conv_stencil_BANK_0_0_agg[2]; conv_stencil_BANK_0_0_agg[1]; conv_stencil_BANK_0_0_agg[0] }
read map: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_agg[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
sched: { op_hcompute_hw_output_stencil_tb2out_0[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
write map: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_tb[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
{ conv_stencil_BANK_0_0_tb[3]; conv_stencil_BANK_0_0_tb[2]; conv_stencil_BANK_0_0_tb[1]; conv_stencil_BANK_0_0_tb[0] }
read map: { op_hcompute_hw_output_stencil_tb2out_0[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil_BANK_0_0_tb[0] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
write map: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
{ conv_stencil_BANK_0_sram[3]; conv_stencil_BANK_0_sram[0]; conv_stencil_BANK_0_sram[2]; conv_stencil_BANK_0_sram[1] }
read map: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
	op name: op_hcompute_conv_stencil_1_agg2sram_0
	Sched: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11294 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }

"dimensionality",3,0
"cycle_starting_addr",11294,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",62,0
"cycle_stride_1",184,0
"extent_0",62,0
"cycle_stride_0",1,0
adding new agg2sram opt cfg for: op_hcompute_conv_stencil_1_agg2sram_0: mode 0, agg_read_padding 3, delay 0. 
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",0,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_1_agg2sram_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_agg[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
	op name: op_hcompute_conv_stencil_1_in2agg_0
	Sched: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }

"dimensionality",3,0
"cycle_starting_addr",11293,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",62,0
"cycle_stride_1",184,0
"extent_0",62,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_agg[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",0,0
	op name: op_hcompute_conv_stencil_1_single_pixel_sram2tb_0
	Sched: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11297 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }

"dimensionality",3,0
"cycle_starting_addr",11297,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",62,0
"cycle_stride_1",184,0
"extent_0",62,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_0_tb[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",0,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_1_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_BANK_0_sram[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
	op name: op_hcompute_hw_output_stencil_tb2out_0
	Sched: { op_hcompute_hw_output_stencil_tb2out_0[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }

"dimensionality",3,0
"cycle_starting_addr",22586,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",62,0
"cycle_stride_1",184,0
"extent_0",62,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_tb2out_0[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> conv_stencil_BANK_0_0_tb[0] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11294],"cycle_stride":[1,184],"delay":[0],"dimensionality":2,"extent":[62,62],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[0,0],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"in2agg_0":{"cycle_starting_addr":[11293],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"sram2tb_0":{"cycle_starting_addr":[11297],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[0,0],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"tb2out_0":{"cycle_starting_addr":[22586],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}
Add lake node:ub_conv_stencil_BANK_0 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_conv_stencil_BANK_0
Module: cgralib.Mem_amber(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U0__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
create shift register for --- conv_stencil_clkwrk_dsa0
	---- 1 in ports
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15
			dom : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0[0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0[0, 0] }
			max location: { conv_stencil_clkwrk_dsa0[0, 0] }

	---- 1 out ports:
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0[0, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0[0, 0] }
			max location: { conv_stencil_clkwrk_dsa0[0, 0] }

	---- Input Bundles
		op_hcompute_conv_stencil_write
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15
	---- Output Bundles
		op_hcompute_conv_stencil_1_read
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5

==== No reduce ops on this buffer
Writer name: op_hcompute_conv_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: 
Calculate DDs for creating shift registers.
writes: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0[0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
reads : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0[0, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
Time to write: { [i0] -> conv_stencil_clkwrk_dsa0[0, 0] : -114 <= i0 <= 11293 and 184*floor((-70 + i0)/184) <= -192 + i0 }
Time to read : { [i0] -> conv_stencil_clkwrk_dsa0[0, 0] : 11171 <= i0 <= 22578 and 184*floor((53 + i0)/184) <= -69 + i0 }
PC times     : { [i0] -> [o0] : -114 <= i0 <= 11293 and 11171 <= o0 <= 22578 and 184*floor((-70 + i0)/184) <= -192 + i0 and 184*floor((53 + o0)/184) <= -69 + o0 }
DDs          : { [i0] : exists (e0, e1: -1 <= e0 <= 60 and 61 <= e1 <= 122 and 62 + i0 + 184e0 <= 184e1 <= 184 + i0 + 184e0) }
DG: ...
# nodes: 0
# edges: 0

Naive Shift registers...
# nodes: 0
# edges: 0

Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Out -> Out shift registers for conv_stencil_clkwrk_dsa0
out -> out srs: 0
out2out DG: ...
# nodes: 0
# edges: 0

After shift register optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Done ports: {}
reduced buffer: --- conv_stencil_clkwrk_dsa0
	---- 1 in ports
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15
			dom : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0[0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0[0, 0] }
			max location: { conv_stencil_clkwrk_dsa0[0, 0] }

	---- 1 out ports:
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0[0, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0[0, 0] }
			max location: { conv_stencil_clkwrk_dsa0[0, 0] }

	---- Input Bundles
		op_hcompute_conv_stencil_write
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15
	---- Output Bundles
		op_hcompute_conv_stencil_1_read
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5

SR outputs: {}
BUF outputs: {conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5}
overlapping input:{conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15}
overlapping output:{conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5}

Building implementation of conv_stencil_clkwrk_dsa0 Using Embarassing Banking. 
Bank map: {conv_stencil_clkwrk_dsa0[d0, d1] -> Bank[0]}
bank func: { conv_stencil_clkwrk_dsa0[d0, d1] -> Bank[0] }
After banking: Bank writers: 
	 bank NO.0
		writers: {conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

rddom before its: { conv_stencil_clkwrk_dsa0[d0, d1] }
rddom after its: { conv_stencil_clkwrk_dsa0[0, 0] }
ADD BANK!
 Bank id: { Bank[0] }
Before grouping: 
	input set: {conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15}
	output set: {conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5}
input group: {conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15}
output group: {conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5}
After banking optimization: Bank writers: 
	 bank NO.0
		writers: {conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

After bank merging: Bank writers: 
	 bank NO.0
		writers: {conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

CGPL level :0
impl inputs: {conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15}
impl outpts: {conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5}
rddom: { conv_stencil_clkwrk_dsa0[0, 0] }
ls = { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] }
v = 0
--- conv_stencil_clkwrk_dsa0_BANK_0
	---- 1 in ports
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15
			dom : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0[0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0[0, 0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0[0, 0] }

	---- 1 out ports:
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0_BANK_0[0, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0[0, 0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0[0, 0] }

	---- Input Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_write
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15
	---- Output Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_read
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5

    cons rem: {1, 0}
    prod rem: {1, 0}
    its: {1, 0}
    Dim:1 will be project out: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0[0, 0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
    Dim:1 will be project out: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0_BANK_0[0, 0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
after ubuffer regen: --- conv_stencil_clkwrk_dsa0_BANK_0
	---- 1 in ports
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15
			dom : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0[0] }

	---- 1 out ports:
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0[0] }

	---- Input Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_write
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15
	---- Output Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_read
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5

addr need tight: {}
before dim id set :{ op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
After dim id set: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
before dim id set :{ op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
After dim id set: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
before dim id set :{ op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
After dim id set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
before dim id set :{ op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
After dim id set: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }

	UBuffer after address tighten--- conv_stencil_clkwrk_dsa0_BANK_0
	---- 1 in ports
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15
			dom : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0[0] }

	---- 1 out ports:
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0[0] }

	---- Input Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_write
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15
	---- Output Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_read
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5

getting rddom
rddom = { conv_stencil_clkwrk_dsa0_BANK_0[0] }
Vectorization buffer capacity: 1

	UBuffer after cgpl optimization--- conv_stencil_clkwrk_dsa0_BANK_0
	---- 1 in ports
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15
			dom : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0[0] }

	---- 1 out ports:
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0[0] }

	---- Input Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_write
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15
	---- Output Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_read
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5

find bd for op :op_hcompute_conv_stencil
	find candidate: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_write
find bd for op :op_hcompute_conv_stencil_1
	find candidate: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_read
	aff : { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [(0)] }
	div dim: 0
getting rddom
rddom = { conv_stencil_clkwrk_dsa0_BANK_0[0] }
vectorization buffer capacity: 1
vectorization buf name: conv_stencil_clkwrk_dsa0_BANK_0
	 original range input access map: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
	 dim id: 2
Ext by dim: {1}
ls = { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] }
v = 1
ls = { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] }
v = 4
	input pt schedule: { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [(8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0)] }
	agg2sram schedule: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
	sram2tb schedule: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
	input pt access map: { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [(0)] }
	input pt access map: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
ls = { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] }
v = 0
		 rewrite agg am: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
ls = { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] }
v = 1
		 rewrite agg am: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [1] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
ls = { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] }
v = 2
		 rewrite agg am: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [2] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
ls = { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] }
v = 3
		 rewrite agg am: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [3] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
ls = { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] }
v = 0
		 rewrite agg am: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
ls = { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] }
v = 1
		 rewrite agg am: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [1] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
ls = { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] }
v = 2
		 rewrite agg am: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [2] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
ls = { op_hcompute_conv_stencil[root, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] }
v = 3
		 rewrite agg am: { op_hcompute_conv_stencil[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [3] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
--- conv_stencil_clkwrk_dsa0_BANK_0_0_agg
	---- 1 in ports
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in
			dom : { op_hcompute_conv_stencil_in2agg_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_in2agg_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_agg[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_in2agg_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[0] }

	---- 4 out ports:
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_0
			dom : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_agg[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[0] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_1
			dom : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_agg[1] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[1] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[1] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_2
			dom : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_agg[2] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[2] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[2] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_3
			dom : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_agg[3] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[3] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[3] }

	---- Input Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_write_in
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in
	---- Output Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_write_out
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_0
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_1
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_2
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_3

--- conv_stencil_clkwrk_dsa0_BANK_0_sram
	---- 4 in ports
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_0
			dom : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[0] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_1
			dom : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[1] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[1] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[1] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_2
			dom : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[2] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[2] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[2] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_3
			dom : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[3] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[3] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[3] }

	---- 4 out ports:
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_0
			dom : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[0] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_1
			dom : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[1] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[1] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[1] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_2
			dom : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[2] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[2] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[2] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_3
			dom : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[3] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[3] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[3] }

	---- Input Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_write_in
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_0
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_1
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_2
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_3
	---- Output Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_read_out
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_0
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_1
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_2
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_3

	output pt access map: { op_hcompute_conv_stencil_1[root, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [(0)] }
--- conv_stencil_clkwrk_dsa0_BANK_0_0_tb
	---- 4 in ports
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_in_0
			dom : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_tb[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[0] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_in_1
			dom : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_tb[1] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[1] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[1] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_in_2
			dom : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_tb[2] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[2] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[2] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_in_3
			dom : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_tb[3] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[3] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[3] }

	---- 1 out ports:
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out
			dom : { op_hcompute_conv_stencil_1_tb2out_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_tb2out_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0_BANK_0_0_tb[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_tb2out_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[0] }

	---- Input Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_read_in
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_in_0
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_in_1
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_in_2
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_in_3
	---- Output Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_read_out
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out

after vectorization codegen: conv_stencil_clkwrk_dsa0_BANK_0_0_agg
--- conv_stencil_clkwrk_dsa0_BANK_0_0_agg
	---- 1 in ports
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in
			dom : { op_hcompute_conv_stencil_in2agg_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_in2agg_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_agg[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_in2agg_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[0] }

	---- 4 out ports:
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_0
			dom : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_agg[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[0] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_1
			dom : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_agg[1] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[1] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[1] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_2
			dom : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_agg[2] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[2] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[2] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_3
			dom : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_agg[3] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[3] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_agg[3] }

	---- Input Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_write_in
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in
	---- Output Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_write_out
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_0
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_1
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_2
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_3

after vectorization codegen: conv_stencil_clkwrk_dsa0_BANK_0_0_tb
--- conv_stencil_clkwrk_dsa0_BANK_0_0_tb
	---- 4 in ports
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_in_0
			dom : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_tb[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[0] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_in_1
			dom : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_tb[1] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[1] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[1] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_in_2
			dom : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_tb[2] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[2] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[2] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_in_3
			dom : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_tb[3] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[3] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[3] }

	---- 1 out ports:
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out
			dom : { op_hcompute_conv_stencil_1_tb2out_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1_tb2out_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0_BANK_0_0_tb[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1_tb2out_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_0_tb[0] }

	---- Input Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_read_in
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_in_0
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_in_1
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_in_2
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_in_3
	---- Output Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_read_out
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out

after vectorization codegen: conv_stencil_clkwrk_dsa0_BANK_0_sram
--- conv_stencil_clkwrk_dsa0_BANK_0_sram
	---- 4 in ports
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_0
			dom : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[0] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_1
			dom : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[1] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[1] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[1] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_2
			dom : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[2] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[2] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[2] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_3
			dom : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[3] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[3] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[3] }

	---- 4 out ports:
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_0
			dom : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[0] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[0] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_1
			dom : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[1] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[1] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[1] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_2
			dom : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[2] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[2] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[2] }

		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_3
			dom : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			acc : { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[3] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
			min location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[3] }
			max location: { conv_stencil_clkwrk_dsa0_BANK_0_sram[3] }

	---- Input Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_write_in
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_0
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_1
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_2
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_3
	---- Output Bundles
		conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_read_out
		---- Ports...
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_0
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_1
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_2
			conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_3

bank id: 0
rd dom: { conv_stencil_clkwrk_dsa0[0, 0] }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 1
out_fetch_ii: 1
add input: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15 to pt2wire
add output: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5 to pt2wire
agg2sram_opt debug start 
for each schedule: 
bundle: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_write_in
sched: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_0 { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
domain name of sched: op_hcompute_conv_stencil_agg2sram_0
stmt_name_before_vec: op_hcompute_conv_stencil after vec 0
for each schedule: 
bundle: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_write_in
sched: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_1 { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
domain name of sched: op_hcompute_conv_stencil_agg2sram_0
stmt_name_before_vec: op_hcompute_conv_stencil after vec 0
for each schedule: 
bundle: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_write_in
sched: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_2 { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
domain name of sched: op_hcompute_conv_stencil_agg2sram_0
stmt_name_before_vec: op_hcompute_conv_stencil after vec 0
for each schedule: 
bundle: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_write_in
sched: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_in_3 { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
domain name of sched: op_hcompute_conv_stencil_agg2sram_0
stmt_name_before_vec: op_hcompute_conv_stencil after vec 0
for each schedule: 
bundle: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_read_out
sched: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_0 { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
domain name of sched: op_hcompute_conv_stencil_single_pixel_sram2tb_0
stmt_name_before_vec: op_hcompute_conv_stencil_single_pixel after vec 0
for each schedule: 
bundle: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_read_out
sched: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_1 { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
domain name of sched: op_hcompute_conv_stencil_single_pixel_sram2tb_0
stmt_name_before_vec: op_hcompute_conv_stencil_single_pixel after vec 0
for each schedule: 
bundle: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_read_out
sched: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_2 { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
domain name of sched: op_hcompute_conv_stencil_single_pixel_sram2tb_0
stmt_name_before_vec: op_hcompute_conv_stencil_single_pixel after vec 0
for each schedule: 
bundle: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_read_out
sched: conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_out_3 { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
domain name of sched: op_hcompute_conv_stencil_single_pixel_sram2tb_0
stmt_name_before_vec: op_hcompute_conv_stencil_single_pixel after vec 0
op_hcompute_conv_stencil: {{conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_15_write_in, 0} }
op_hcompute_conv_stencil_single_pixel: {{conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_5_read_out, 0} }
sched: { op_hcompute_conv_stencil_in2agg_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
op_name: op_hcompute_conv_stencil_agg2sram_0, extent_0: 62, stride_0: 1
sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
write map: { op_hcompute_conv_stencil_in2agg_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_agg[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
{ conv_stencil_clkwrk_dsa0_BANK_0_0_agg[3]; conv_stencil_clkwrk_dsa0_BANK_0_0_agg[2]; conv_stencil_clkwrk_dsa0_BANK_0_0_agg[1]; conv_stencil_clkwrk_dsa0_BANK_0_0_agg[0] }
read map: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_agg[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
sched: { op_hcompute_conv_stencil_1_tb2out_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
write map: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_tb[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
{ conv_stencil_clkwrk_dsa0_BANK_0_0_tb[3]; conv_stencil_clkwrk_dsa0_BANK_0_0_tb[2]; conv_stencil_clkwrk_dsa0_BANK_0_0_tb[1]; conv_stencil_clkwrk_dsa0_BANK_0_0_tb[0] }
read map: { op_hcompute_conv_stencil_1_tb2out_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0_BANK_0_0_tb[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
write map: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
{ conv_stencil_clkwrk_dsa0_BANK_0_sram[3]; conv_stencil_clkwrk_dsa0_BANK_0_sram[0]; conv_stencil_clkwrk_dsa0_BANK_0_sram[2]; conv_stencil_clkwrk_dsa0_BANK_0_sram[1] }
read map: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
	op name: op_hcompute_conv_stencil_1_tb2out_0
	Sched: { op_hcompute_conv_stencil_1_tb2out_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }

"dimensionality",3,0
"cycle_starting_addr",11293,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",62,0
"cycle_stride_1",184,0
"extent_0",62,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_1_tb2out_0[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> conv_stencil_clkwrk_dsa0_BANK_0_0_tb[0] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
	op name: op_hcompute_conv_stencil_agg2sram_0
	Sched: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [9 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }

"dimensionality",3,0
"cycle_starting_addr",9,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",62,0
"cycle_stride_1",184,0
"extent_0",62,0
"cycle_stride_0",1,0
adding new agg2sram opt cfg for: op_hcompute_conv_stencil_agg2sram_0: mode 0, agg_read_padding 3, delay 0. 
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",0,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_agg2sram_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_agg[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
	op name: op_hcompute_conv_stencil_in2agg_0
	Sched: { op_hcompute_conv_stencil_in2agg_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [8 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }

"dimensionality",3,0
"cycle_starting_addr",8,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",62,0
"cycle_stride_1",184,0
"extent_0",62,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_in2agg_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_agg[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",0,0
	op name: op_hcompute_conv_stencil_single_pixel_sram2tb_0
	Sched: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> [12 + 184hw_output_s0_y_yi_split_0 + hw_output_s0_x_xi_split_0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }

"dimensionality",3,0
"cycle_starting_addr",12,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",62,0
"cycle_stride_1",184,0
"extent_0",62,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_0_tb[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",0,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_single_pixel_sram2tb_0[root = 0, hw_output_s0_y_yi_split_0, hw_output_s0_x_xi_split_0] -> conv_stencil_clkwrk_dsa0_BANK_0_sram[0] : 0 <= hw_output_s0_y_yi_split_0 <= 61 and 0 <= hw_output_s0_x_xi_split_0 <= 61 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[9],"cycle_stride":[1,184],"delay":[0],"dimensionality":2,"extent":[62,62],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[0,0],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[0,0],"write_data_starting_addr":[0],"write_data_stride":[0,0]},"tb2out_0":{"cycle_starting_addr":[11293],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}
Add lake node:ub_conv_stencil_clkwrk_dsa0_BANK_0 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_conv_stencil_clkwrk_dsa0_BANK_0
Module: cgralib.Mem_amber(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U1__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
create shift register for --- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil[0, 0] }
			max location: { hw_input_global_wrapper_stencil[63, 63] }

	---- 9 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { hw_input_global_wrapper_stencil[1, 1] }
			max location: { hw_input_global_wrapper_stencil[62, 62] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { hw_input_global_wrapper_stencil[1, 2] }
			max location: { hw_input_global_wrapper_stencil[62, 63] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { hw_input_global_wrapper_stencil[2, 0] }
			max location: { hw_input_global_wrapper_stencil[63, 61] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { hw_input_global_wrapper_stencil[2, 2] }
			max location: { hw_input_global_wrapper_stencil[63, 63] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { hw_input_global_wrapper_stencil[2, 1] }
			max location: { hw_input_global_wrapper_stencil[63, 62] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { hw_input_global_wrapper_stencil[0, 0] }
			max location: { hw_input_global_wrapper_stencil[61, 61] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { hw_input_global_wrapper_stencil[0, 1] }
			max location: { hw_input_global_wrapper_stencil[61, 62] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { hw_input_global_wrapper_stencil[0, 2] }
			max location: { hw_input_global_wrapper_stencil[61, 63] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
			dom : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			acc : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			sched: { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
			min location: { hw_input_global_wrapper_stencil[1, 0] }
			max location: { hw_input_global_wrapper_stencil[62, 61] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		op_hcompute_conv_stencil_1_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14

==== No reduce ops on this buffer
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, -10915 + i0 - 184o0] : 0 <= o0 <= 63 and -10978 + i0 <= 184o0 <= -10915 + i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -11108 + i0 - 184o0] : 0 < o0 <= 62 and -11170 + i0 <= 184o0 <= -11109 + i0 }
PC times     : { [i0] -> [193 + i0] : 10978 <= i0 <= 22385 and 184*floor((62 + i0)/184) <= -60 + i0 }
DDs          : { [193] }
DD           : 193
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, -10915 + i0 - 184o0] : 0 <= o0 <= 63 and -10978 + i0 <= 184o0 <= -10915 + i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -11107 + i0 - 184o0] : 0 < o0 <= 62 and -11170 + i0 <= 184o0 <= -11109 + i0 }
PC times     : { [i0] -> [192 + i0] : 10979 <= i0 <= 22386 and 184*floor((61 + i0)/184) <= -61 + i0 }
DDs          : { [192] }
DD           : 192
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, -10915 + i0 - 184o0] : 0 <= o0 <= 63 and -10978 + i0 <= 184o0 <= -10915 + i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -10925 + i0 - 184o0] : 2 <= o0 <= 63 and -10986 + i0 <= 184o0 <= -10925 + i0 }
PC times     : { [i0] -> [10 + i0] : 11161 <= i0 <= 22568 and 184*floor((63 + i0)/184) <= -59 + i0 }
DDs          : { [10] }
DD           : 10
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, -10915 + i0 - 184o0] : 0 <= o0 <= 63 and -10978 + i0 <= 184o0 <= -10915 + i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -10923 + i0 - 184o0] : 2 <= o0 <= 63 and -10986 + i0 <= 184o0 <= -10925 + i0 }
PC times     : { [i0] -> [8 + i0] : 11163 <= i0 <= 22570 and 184*floor((61 + i0)/184) <= -61 + i0 }
DDs          : { [8] }
DD           : 8
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[2 + hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, -10915 + i0 - 184o0] : 0 <= o0 <= 63 and -10978 + i0 <= 184o0 <= -10915 + i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -10924 + i0 - 184o0] : 2 <= o0 <= 63 and -10986 + i0 <= 184o0 <= -10925 + i0 }
PC times     : { [i0] -> [9 + i0] : 11162 <= i0 <= 22569 and 184*floor((62 + i0)/184) <= -60 + i0 }
DDs          : { [9] }
DD           : 9
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, -10915 + i0 - 184o0] : 0 <= o0 <= 63 and -10978 + i0 <= 184o0 <= -10915 + i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -11293 + i0 - 184o0] : 0 <= o0 <= 61 and -11354 + i0 <= 184o0 <= -11293 + i0 }
PC times     : { [i0] -> [378 + i0] : 10793 <= i0 <= 22200 and 184*floor((63 + i0)/184) <= -59 + i0 }
DDs          : { [378] }
DD           : 378
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, 1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, -10915 + i0 - 184o0] : 0 <= o0 <= 63 and -10978 + i0 <= 184o0 <= -10915 + i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -11292 + i0 - 184o0] : 0 <= o0 <= 61 and -11354 + i0 <= 184o0 <= -11293 + i0 }
PC times     : { [i0] -> [377 + i0] : 10794 <= i0 <= 22201 and 184*floor((62 + i0)/184) <= -60 + i0 }
DDs          : { [377] }
DD           : 377
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[hw_output_s0_y_yi_split_1, 2 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, -10915 + i0 - 184o0] : 0 <= o0 <= 63 and -10978 + i0 <= 184o0 <= -10915 + i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -11291 + i0 - 184o0] : 0 <= o0 <= 61 and -11354 + i0 <= 184o0 <= -11293 + i0 }
PC times     : { [i0] -> [376 + i0] : 10795 <= i0 <= 22202 and 184*floor((61 + i0)/184) <= -61 + i0 }
DDs          : { [376] }
DD           : 376
writer op    : op_hcompute_hw_input_global_wrapper_stencil
Writer name: op_hcompute_hw_input_global_wrapper_stencil
read_op read: {conv_stencil_clkwrk_dsa0, hw_input_global_wrapper_stencil}
read_op write: {conv_stencil, }
write_op write: {conv_stencil}
write_op read: {hw_input_stencil, }
Calculate DDs for creating shift registers.
writes: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
reads : { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> hw_input_global_wrapper_stencil[1 + hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
Schedule...
  { op_hcompute_conv_stencil_1[root = 0, hw_output_s0_y_yi_split_1, hw_output_s0_x_xi_split_1] -> [11293 + 184hw_output_s0_y_yi_split_1 + hw_output_s0_x_xi_split_1] : 0 <= hw_output_s0_y_yi_split_1 <= 61 and 0 <= hw_output_s0_x_xi_split_1 <= 61 }
  { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
Time to write: { [i0] -> hw_input_global_wrapper_stencil[o0, -10915 + i0 - 184o0] : 0 <= o0 <= 63 and -10978 + i0 <= 184o0 <= -10915 + i0 }
Time to read : { [i0] -> hw_input_global_wrapper_stencil[o0, -11109 + i0 - 184o0] : 0 < o0 <= 62 and -11170 + i0 <= 184o0 <= -11109 + i0 }
PC times     : { [i0] -> [194 + i0] : 10977 <= i0 <= 22384 and 184*floor((63 + i0)/184) <= -59 + i0 }
DDs          : { [194] }
DD           : 194
writer op    : op_hcompute_hw_input_global_wrapper_stencil
DG: ...
# nodes: 10
# edges: 9
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (193) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (192) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (10) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (8) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (9) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (378) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (377) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (376) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (194) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2

Naive Shift registers...
# nodes: 10
# edges: 9
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (193) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (192) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (10) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (8) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (9) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (378) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (377) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (376) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (194) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2

inpt: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 -(8)-> 8
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 -(9)-> 9
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12 -(10)-> 10
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 -(192)-> 192
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 -(193)-> 193
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9 -(194)-> 194
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 -(376)-> 376
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7 -(377)-> 377
  hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6 -(378)-> 378
Groups...
  Group...
  Group...
  Group...
# nodes: 10
# edges: 9
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (192) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (8) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (376) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2

edge: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2=>hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, w=192
edge: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2=>hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, w=8
edge: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2=>hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, w=376
after sort: outpt->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, w=376
after sort: outpt->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, w=192
after sort: outpt->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, w=8
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 = 1
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 = 2
	subbranch size: 2
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 = 1
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 = 2
	subbranch size: 2
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7 = 1
	delay of hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 = 2
	subbranch size: 2
# nodes: 10
# edges: 9
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 -> (1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (192) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (8) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
        hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 -> (376) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
Fanin Group:     hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 -> (-1) hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 192
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 8
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 376
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1
Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 192
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 8
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 376
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1

After shift register optimization: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 192
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 8
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 376
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1

Done ports: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9}
reduced buffer: --- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil[0, 0] }
			max location: { hw_input_global_wrapper_stencil[63, 63] }

	---- 0 out ports:
	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles

SR outputs: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9}
BUF outputs: {}
After banking optimization: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 192
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 8
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 376
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1

After bank merging: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 192
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 8
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 376
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1

CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
rddom: { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] }
v = 0
Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 192
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 8
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 376
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1

--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[63, 63] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11107 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[63, 63] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11

Stride inner most:  1
{hw_input_global_wrapper_stencil[d0, d1] -> hw_input_global_wrapper_stencil[floor((1*d1 + 64*d0)/1)] }
reduce map: { hw_input_global_wrapper_stencil_BANK_0[d0, d1] -> hw_input_global_wrapper_stencil_BANK_0[64d0 + d1] }
linear map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
linear map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11107 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11107 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11107 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11107 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_0[i0] : 0 <= i0 <= 4095 }
Vectorization buffer capacity: 4096

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11107 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11

find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
find bd for op :op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_0[i0] : 0 <= i0 <= 4095 }
vectorization buffer capacity: 4096
vectorization buf name: hw_input_global_wrapper_stencil_BANK_0
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	 dim id: 2
Ext by dim: {4096}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_0
   On addr dim: 0, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11107 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }, transform: { hw_input_global_wrapper_stencil_BANK_0[d0] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[d0] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [10915 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Fetch_ii: 4
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_0[i0] -> hw_input_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 1023 , origin max: 1023
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
AGG : --- hw_input_global_wrapper_stencil_BANK_0_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_0[i0] -> hw_input_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_input_global_wrapper_stencil_BANK_0[i0] -> hw_input_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[d0, d1, d2]->op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[d0, d1, d2] -> op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Preliminary vectorization dim: 2
Extracting linear rational approximation for multi-in-dim affine: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0, i1, i2, i3] -> [(16i1 + i2)] }
after removal: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0, i1, i2, i3] -> [(16i1 + i2)] }
new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
remove: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0, i1, i2, i3] -> [(16i1 + i2)] }
	div dim: 0
rem: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
base_str : {op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0=0, i1=0, i2=0, i3]}
base_str : {op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0=0, i1=0, i2=0, i3]}
	new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0 = 0, i1 = 0, i2 = 0, i3] }
	rem: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
after:{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2, 0] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
remove dimension: {3}
sched before projection: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2] -> [11107 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2] -> [11107 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
schedule adjust forward step: 0
	 output sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2] -> [11107 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final access: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

Autogen slice:{ hw_input_global_wrapper_stencil_BANK_0[i0] -> hw_input_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+1]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+3]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_0[i0] -> hw_input_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[64*i1+i2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[64i1 + i2] }
tb output access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	Access map decouple reuse: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11107 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11107 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
TB  : --- hw_input_global_wrapper_stencil_BANK_0_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11107 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out

TB Schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11107 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_0_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3

SRAM Schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
after vectorization codegen: hw_input_global_wrapper_stencil_BANK_0_0_agg
--- hw_input_global_wrapper_stencil_BANK_0_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_0_0_tb
--- hw_input_global_wrapper_stencil_BANK_0_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11107 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_0_sram
--- hw_input_global_wrapper_stencil_BANK_0_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3

CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8}
rddom: { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] }
v = 0
Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 192
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 8
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 376
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1

--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[63, 63] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11291 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[63, 63] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8

Stride inner most:  1
{hw_input_global_wrapper_stencil[d0, d1] -> hw_input_global_wrapper_stencil[floor((1*d1 + 64*d0)/1)] }
reduce map: { hw_input_global_wrapper_stencil_BANK_1[d0, d1] -> hw_input_global_wrapper_stencil_BANK_1[64d0 + d1] }
linear map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
linear map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11291 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11291 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11291 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11291 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_1[i0] : 0 <= i0 <= 4095 }
Vectorization buffer capacity: 4096

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11291 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8

find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
find bd for op :op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_1[i0] : 0 <= i0 <= 4095 }
vectorization buffer capacity: 4096
vectorization buf name: hw_input_global_wrapper_stencil_BANK_1
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	 dim id: 2
Ext by dim: {4096}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_1
   On addr dim: 0, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11291 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }, transform: { hw_input_global_wrapper_stencil_BANK_1[d0] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[d0] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [10915 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Fetch_ii: 4
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_1[i0] -> hw_input_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 1023 , origin max: 1023
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
AGG : --- hw_input_global_wrapper_stencil_BANK_1_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_1[i0] -> hw_input_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_input_global_wrapper_stencil_BANK_1[i0] -> hw_input_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[d0, d1, d2]->op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[d0, d1, d2] -> op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Preliminary vectorization dim: 2
Extracting linear rational approximation for multi-in-dim affine: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[i0, i1, i2, i3] -> [(16i1 + i2)] }
after removal: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[i0, i1, i2, i3] -> [(16i1 + i2)] }
new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
remove: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }need to find inner dim
dim id: 0
Relation map{0, 1, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[i0, i1, i2, i3] -> [(16i1 + i2)] }
	div dim: 0
rem: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
base_str : {op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[i0=0, i1=0, i2=0, i3]}
base_str : {op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[i0=0, i1=0, i2=0, i3]}
	new: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[i0 = 0, i1 = 0, i2 = 0, i3] }
	rem: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[0, i1, i2, i3] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 and 0 <= i3 <= 3 }
after:{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[0, i1, i2, 0] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
remove dimension: {3}
sched before projection: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[0, i1, i2] -> [11291 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }need to find inner dim
dim id: 0
Relation map{0, 1, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[0, i1, i2] -> [11291 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
schedule adjust forward step: 0
	 output sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[0, i1, i2] -> [11291 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
final access: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[16i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 64, 64, ]
	---- Out range: [4096, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 64, 1, ]
		]

Autogen slice:{ hw_input_global_wrapper_stencil_BANK_1[i0] -> hw_input_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+1]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 15]
Stride : 4	Origin: 4
ADDR dim <0> range: 1024, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[64*i1+4*i2+3]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_1[i0] -> hw_input_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
	aff : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(16hw_input_global_wrapper_s0_y + floor((hw_input_global_wrapper_s0_x)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(hw_input_global_wrapper_s0_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 63]
Domain space on <i2> is: [0, 63]
Stride : 1	Origin: 1
ADDR dim <0> range: 4096, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 64, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[64*i1+i2]
domain: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[64i1 + i2] }
tb output access map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	Access map decouple reuse: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11291 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11291 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
TB  : --- hw_input_global_wrapper_stencil_BANK_1_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11291 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out

TB Schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11291 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_1_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_3

SRAM Schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
after vectorization codegen: hw_input_global_wrapper_stencil_BANK_1_0_agg
--- hw_input_global_wrapper_stencil_BANK_1_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_out_3

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_1_0_tb
--- hw_input_global_wrapper_stencil_BANK_1_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11291 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out

after vectorization codegen: hw_input_global_wrapper_stencil_BANK_1_sram
--- hw_input_global_wrapper_stencil_BANK_1_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_3

bank id: 0
rd dom: { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 4
out_fetch_ii: 4
bank id: 1
rd dom: { hw_input_global_wrapper_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
	rel map: {0, 1, 1}
	rel dim: 2
	rel dim stride: 4
out_fetch_ii: 4
bank id: 0, to be merged: {0, 1}
	Group: 0: {0, 1}
	Perform bank merging!
	subcomponent keys:hw_input_global_wrapper_stencil_BANK_1_0_agg
	subcomponent keys:hw_input_global_wrapper_stencil_BANK_1_0_tb
	subcomponent keys:hw_input_global_wrapper_stencil_BANK_1_sram
--- hw_input_global_wrapper_stencil_BANK_1_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_1_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_3

	subcomponent keys:hw_input_global_wrapper_stencil_BANK_0_0_agg
	subcomponent keys:hw_input_global_wrapper_stencil_BANK_0_0_tb
	subcomponent keys:hw_input_global_wrapper_stencil_BANK_0_sram
--- hw_input_global_wrapper_stencil_BANK_0_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4095] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_BANK_0_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3

new banks id: 2
get SRAM port schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_0[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
get SRAM port schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
get SRAM port schedule: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
	 output sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
vectorized dim: 2
	 temp sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11105 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
	adjust temp sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11104 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
--- hw_input_global_wrapper_stencil_bank_2_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_sram[0] }
			max location: { hw_input_global_wrapper_stencil_bank_2_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_sram[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_sram[1] }
			max location: { hw_input_global_wrapper_stencil_bank_2_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_sram[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_sram[2] }
			max location: { hw_input_global_wrapper_stencil_bank_2_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_sram[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_sram[3] }
			max location: { hw_input_global_wrapper_stencil_bank_2_sram[4095] }

	---- 8 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11104 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_sram[0] }
			max location: { hw_input_global_wrapper_stencil_bank_2_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_2_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11104 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_sram[1] }
			max location: { hw_input_global_wrapper_stencil_bank_2_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_2_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11104 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_sram[2] }
			max location: { hw_input_global_wrapper_stencil_bank_2_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_2_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11104 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_sram[3] }
			max location: { hw_input_global_wrapper_stencil_bank_2_sram[4095] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_sram[0] }
			max location: { hw_input_global_wrapper_stencil_bank_2_sram[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_2_sram[1 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_sram[1] }
			max location: { hw_input_global_wrapper_stencil_bank_2_sram[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_2_sram[2 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_sram[2] }
			max location: { hw_input_global_wrapper_stencil_bank_2_sram[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[d0 = 0, d1, d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_2_sram[3 + 64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_sram[3] }
			max location: { hw_input_global_wrapper_stencil_bank_2_sram[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_3

--- hw_input_global_wrapper_stencil_bank_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_bank_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_bank_2[0] }
			max location: { hw_input_global_wrapper_stencil_bank_2[4095] }

	---- 2 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_bank_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11107 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_bank_2[0] }
			max location: { hw_input_global_wrapper_stencil_bank_2[4095] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_bank_2[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11291 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_bank_2[0] }
			max location: { hw_input_global_wrapper_stencil_bank_2[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8

sub component buf: agg
sub component buf: tb
sub component buf: sram
sub component buf: agg
sub component buf: tb
sub component buf: sram
micor buf: --- hw_input_global_wrapper_stencil_bank_2_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11104 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_bank_2_0_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_0_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11104 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_0_tb[1] }
			max location: { hw_input_global_wrapper_stencil_bank_2_0_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_0_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11104 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_0_tb[2] }
			max location: { hw_input_global_wrapper_stencil_bank_2_0_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_0_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11104 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_0_tb[3] }
			max location: { hw_input_global_wrapper_stencil_bank_2_0_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11107 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_bank_2_0_tb[0] }
			max location: { hw_input_global_wrapper_stencil_bank_2_0_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_out

micor buf: --- hw_input_global_wrapper_stencil_bank_2_1_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_1_tb[0] }
			max location: { hw_input_global_wrapper_stencil_bank_2_1_tb[4092] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_1_tb[1 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_1_tb[1] }
			max location: { hw_input_global_wrapper_stencil_bank_2_1_tb[4093] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_1_tb[2 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_1_tb[2] }
			max location: { hw_input_global_wrapper_stencil_bank_2_1_tb[4094] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_1_tb[3 + 64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
			min location: { hw_input_global_wrapper_stencil_bank_2_1_tb[3] }
			max location: { hw_input_global_wrapper_stencil_bank_2_1_tb[4095] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out
			dom : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_1[root = 0, i1, i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			acc : { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
			sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11291 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
			min location: { hw_input_global_wrapper_stencil_bank_2_1_tb[0] }
			max location: { hw_input_global_wrapper_stencil_bank_2_1_tb[4095] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_out

Bank writers: 
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2}
Bank readers: 
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8}
Shift Register Output: 
	memtiles IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11, delay = 192
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13, delay = 8
		 hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8, delay = 376
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7, delay = 1
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6, delay = 1

add input: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_9 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_10 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_12 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_13 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_14 to pt2wire
agg2sram_opt debug start 
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11104 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ hw_input_global_wrapper_stencil_bank_2_sram[i0] : -3 <= i0 <= 4095 and (((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
read map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
op_name: op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0, extent_0: 64, stride_0: 1
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_bank_2_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
{ hw_input_global_wrapper_stencil_bank_2_0_agg[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11107 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11104 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
write map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ hw_input_global_wrapper_stencil_bank_2_0_tb[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11291 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
write map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
{ hw_input_global_wrapper_stencil_bank_2_1_tb[i0] : -3 <= i0 <= 4095 and (i0 >= 0 or ((2 + i0) mod 4 = 0 and -1 <= i0 <= 4094 and 64*floor((1 + i0)/64) <= -2 + i0) or ((1 + i0) mod 4 = 0 and i0 >= 0 and 64*floor((i0)/64) <= -3 + i0) or ((i0) mod 4 = 0 and i0 <= 4092 and 64*floor((3 + i0)/64) <= i0) or ((-1 + i0) mod 4 = 0 and -2 <= i0 <= 4093 and 64*floor((2 + i0)/64) < i0)) }
read map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
	op name: op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [10919 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",10919,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",184,0
"extent_0",16,0
"cycle_stride_0",4,0
adding new agg2sram opt cfg for: op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0: mode 0, agg_read_padding 0, delay 0. 
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_sram[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",16,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_0_agg[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencil_in2agg_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",10915,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",184,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_bank_2_0_agg[64hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[i0 = 0, i1, i2] -> [11104 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",11104,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",184,0
"extent_0",16,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_0_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_sram2tb_0[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",16,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0
	Sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11107 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",11107,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",184,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_192_tb2out_0[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_0_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1
	Sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[i0 = 0, i1, i2] -> [11289 + 184i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }

"dimensionality",3,0
"cycle_starting_addr",11289,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",184,0
"extent_0",16,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_1_tb[64i1 + 4i2] : 0 <= i1 <= 63 and 0 <= i2 <= 15 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_sram2tb_1[d0 = 0, d1, d2] -> hw_input_global_wrapper_stencil_bank_2_sram[64d1 + 4d2] : 0 <= d1 <= 63 and 0 <= d2 <= 15 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",16,0
"read_data_stride_0",1,0
	op name: op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_1
	Sched: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_1[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [11291 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }

"dimensionality",3,0
"cycle_starting_addr",11291,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",184,0
"extent_0",64,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencilop_hcompute_hw_input_global_wrapper_stencil_delay_376_tb2out_1[root = 0, i1, i2] -> hw_input_global_wrapper_stencil_bank_2_1_tb[64i1 + i2] : 0 <= i1 <= 63 and 0 <= i2 <= 63 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[10919],"cycle_stride":[4,184],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[10915],"cycle_stride":[1,184],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[11104],"cycle_stride":[4,184],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[11289],"cycle_stride":[4,184],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[11107],"cycle_stride":[1,184],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[11291],"cycle_stride":[1,184],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_bank_2 with input_num = 1, output_num = 2
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_bank_2
Module: cgralib.Mem_amber(ID:_U2, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'data_out_1':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U2__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs2__use_prebuilt_memTrue__width16
addr need tight: {}
Global range: { hw_input_stencil[i0, i1] : 0 <= i0 <= 63 and 0 <= i1 <= 63 }
Sorted ops: {op_hcompute_hw_input_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
    sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
    reduce_map: { hw_input_stencil[d0, d1] -> hw_input_stencil[64d0 + d1] }
  Dim: 2
    Schedule dom range: 64, current_level_stride : 1, up_level_stride : 184
    Address dom range: 64, current_level_stride : 1, up_level_stride : 64
Find dim: 2 pad = 120
span range: 64, up_level_stride : 64
span range: 64, up_level_stride : 184
	access map merge pair: {{0, 1} }
	schedule merge pair: {}
  After Merge: 
    schedule: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
"dimensionality",3,0
"cycle_starting_addr",10915,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",184,0
"extent_0",64,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",64,0
"read_data_stride_0",1,0
	Read map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
{"glb2out_0":{"cycle_starting_addr":[10915],"cycle_stride":[1,184],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,64]}}
addr need tight: {}
Global range: { hw_output_stencil[i0, i1] : 0 <= i0 <= 61 and 0 <= i1 <= 61 }
Sorted ops: {op_hcompute_hw_output_stencil}
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_output_stencil[hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
    sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
    reduce_map: { hw_output_stencil[d0, d1] -> hw_output_stencil[62d0 + d1] }
    1d acc map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_output_stencil[62hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
  Dim: 2
    Schedule dom range: 62, current_level_stride : 1, up_level_stride : 184
    Address dom range: 62, current_level_stride : 1, up_level_stride : 62
Find dim: 2 pad = 122
span range: 62, up_level_stride : 62
span range: 62, up_level_stride : 184
	access map merge pair: {{0, 1} }
	schedule merge pair: {}
  After Merge: 
    schedule: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
"dimensionality",3,0
"cycle_starting_addr",22586,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",62,0
"cycle_stride_1",184,0
"extent_0",62,0
"cycle_stride_0",1,0
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",62,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> hw_output_stencil[hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
{"in2glb_0":{"cycle_starting_addr":[22586],"cycle_stride":[1,184],"dimensionality":2,"extent":[62,62],"write_data_starting_addr":[0],"write_data_stride":[1,62]}}
Visit op: op_hcompute_hw_output_stencil
Schedule to generate affine controller: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
pma: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [(22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2)] : root = 0 and 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
sched = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] -> [(22586 + 184hw_output_s0_y_yi_split_2 + hw_output_s0_x_xi_split_2)] }
  dom = { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] : 0 <= hw_output_s0_y_yi_split_2 <= 61 and 0 <= hw_output_s0_x_xi_split_2 <= 61 }
ls = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi_split_2, hw_output_s0_x_xi_split_2] }
v = 0
Add ub node to be aff ctrl
"dimensionality",3,0
"cycle_starting_addr",22586,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",62,0
"cycle_stride_1",184,0
"extent_0",62,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_output_stencil_port_controller
Module: cgralib.Mem_amber(ID:_U17, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U17__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
getting incoming buffers to op_hcompute_hw_output_stencil
  consumed: conv_stencil
Visit op: op_hcompute_conv_stencil_1
getting incoming buffers to op_hcompute_conv_stencil_1
  consumed: conv_stencil_clkwrk_dsa0
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
Visit op: op_hcompute_conv_stencil
getting incoming buffers to op_hcompute_conv_stencil
Visit op: op_hcompute_hw_input_global_wrapper_stencil
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil
  consumed: hw_input_stencil
Schedule to generate affine controller: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
pma: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x)] : root = 0 and 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
sched = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [(10915 + 184hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x)] }
  dom = { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 63 and 0 <= hw_input_global_wrapper_s0_x <= 63 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] }
v = 0
Add ub node to be aff ctrl
"dimensionality",3,0
"cycle_starting_addr",10915,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",64,0
"cycle_stride_1",184,0
"extent_0",64,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_input_global_wrapper_stencil_port_controller
Module: cgralib.Mem_amber(ID:_U21, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U21__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
Module: global.db_3_3
  Type: {'clk':coreir.clkIn, 'reset':BitIn, 'hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en':Bit, 'hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read':BitIn[16][1], 'hw_output_stencil_op_hcompute_hw_output_stencil_write_valid':Bit, 'hw_output_stencil_op_hcompute_hw_output_stencil_write':Bit[16][1]}
  Def? Yes
  Def:
    Instances:
      _U25 : reg(has_clr:False, has_en:False, has_rst:False, width:16)
      conv_stencil : conv_stencil_ub
      conv_stencil_clkwrk_dsa0 : conv_stencil_clkwrk_dsa0_ub
      hw_input_global_wrapper_stencil : hw_input_global_wrapper_stencil_ub
      op_hcompute_conv_stencil : cu_op_hcompute_conv_stencil
      op_hcompute_conv_stencil_1 : cu_op_hcompute_conv_stencil_1
      op_hcompute_hw_input_global_wrapper_stencil : cu_op_hcompute_hw_input_global_wrapper_stencil
      op_hcompute_hw_input_global_wrapper_stencil_exe_start : op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U23
      op_hcompute_hw_input_global_wrapper_stencil_port_controller : Mem_amber(ID:_U21, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const : const
      op_hcompute_hw_input_global_wrapper_stencil_read_start : op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U22
      op_hcompute_hw_input_global_wrapper_stencil_write_start : op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U24
      op_hcompute_hw_output_stencil : cu_op_hcompute_hw_output_stencil
      op_hcompute_hw_output_stencil_exe_start : op_hcompute_hw_output_stencil_exe_start_pt__U19
      op_hcompute_hw_output_stencil_port_controller : Mem_amber(ID:_U17, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_output_stencil_port_controller_clk_en_const : const
      op_hcompute_hw_output_stencil_read_start : op_hcompute_hw_output_stencil_read_start_pt__U18
      op_hcompute_hw_output_stencil_write_start : op_hcompute_hw_output_stencil_write_start_pt__U20
    Connections:
      conv_stencil.reset <=> self.reset
      conv_stencil_clkwrk_dsa0.reset <=> self.reset
      hw_input_global_wrapper_stencil.reset <=> self.reset
      op_hcompute_hw_output_stencil_port_controller.flush <=> self.reset
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush <=> self.reset
      op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write <=> self.hw_output_stencil_op_hcompute_hw_output_stencil_write
      op_hcompute_hw_output_stencil_port_controller.clk <=> self.clk
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk <=> self.clk
      op_hcompute_hw_output_stencil_port_controller.clk_en <=> op_hcompute_hw_output_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_output_stencil_port_controller.rst_n <=> op_hcompute_hw_output_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_output_stencil_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_read_start.in
      op_hcompute_hw_output_stencil_exe_start.in <=> op_hcompute_hw_output_stencil_port_controller.stencil_valid
      op_hcompute_hw_output_stencil_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_write_start.in
      op_hcompute_hw_output_stencil_write_start.out <=> self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
      conv_stencil.op_hcompute_hw_output_stencil_read <=> op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read
      conv_stencil.op_hcompute_conv_stencil_1_write <=> op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write
      conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read <=> op_hcompute_conv_stencil_1.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read
      hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read <=> op_hcompute_conv_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read
      conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_write <=> op_hcompute_conv_stencil.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write
      hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write <=> op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en <=> op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n <=> op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid <=> op_hcompute_hw_input_global_wrapper_stencil_read_start.in
      op_hcompute_hw_input_global_wrapper_stencil_exe_start.in <=> op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid <=> op_hcompute_hw_input_global_wrapper_stencil_write_start.in
      op_hcompute_hw_input_global_wrapper_stencil_read_start.out <=> self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en
      op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read <=> self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read
      _U25.in <=> self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0]

Find top interface: clk
Find top interface: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read
Find top interface: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en
Find top interface: hw_output_stencil_op_hcompute_hw_output_stencil_write
Find top interface: hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
Find top interface: reset
    Connect the read directly to write port of GLB!
    ub_conv_stencil_BANK_0(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_conv_stencil_clkwrk_dsa0_BANK_0(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_bank_2(ID:_U2, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    op_hcompute_hw_output_stencil_port_controller(ID:_U17, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
    Connect the read directly to write port of GLB!
    op_hcompute_hw_input_global_wrapper_stencil_port_controller(ID:_U21, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
inlining op_hcompute_hw_output_stencil_write_start
inlining op_hcompute_hw_output_stencil_read_start
inlining op_hcompute_hw_output_stencil_exe_start
inlining op_hcompute_hw_input_global_wrapper_stencil_write_start
inlining op_hcompute_hw_input_global_wrapper_stencil_read_start
inlining op_hcompute_hw_input_global_wrapper_stencil_exe_start
inlining inner_compute$i2132_i2133_i131
inlining inner_compute$add_287_310_311_tree$_join_i2174_i1808
inlining inner_compute$add_287_310_311_tree$opN_0$_join_i2166_i364
inlining inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2142_i1110
inlining inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2149_i2127
inlining inner_compute$add_287_310_311_tree$opN_0$opN_1$_join_i2165_i1808
inlining inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2157_i2127
inlining inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2164_i2127
inlining inner_compute$add_287_310_311_tree$opN_1$_join_i2173_i2127
inlining inner_compute$mul_hw_input_global_wrapper_stencil_2_288_289_i2145_i1461
inlining inner_compute$mul_hw_input_global_wrapper_stencil_4_292_293_i2153_i1461
inlining inner_compute$mul_hw_input_global_wrapper_stencil_6_296_297_i2160_i1461
inlining inner_compute$mul_hw_input_global_wrapper_stencil_8_300_301_i2169_i1461
inlining i2132_i2133_i131
inlining add_287_310_311_tree$_join_i2174_i1808
inlining add_287_310_311_tree$opN_0$_join_i2166_i364
inlining add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2142_i1110
inlining add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2149_i2127
inlining add_287_310_311_tree$opN_0$opN_1$_join_i2165_i1808
inlining add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2157_i2127
inlining add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2164_i2127
inlining add_287_310_311_tree$opN_1$_join_i2173_i2127
inlining mul_hw_input_global_wrapper_stencil_2_288_289_i2145_i1461
inlining mul_hw_input_global_wrapper_stencil_4_292_293_i2153_i1461
inlining mul_hw_input_global_wrapper_stencil_6_296_297_i2160_i1461
inlining mul_hw_input_global_wrapper_stencil_8_300_301_i2169_i1461
inlining _U25
inlining d_reg__U10
inlining d_reg__U11
inlining d_reg__U12
inlining d_reg__U13
inlining d_reg__U14
inlining d_reg__U15
inlining d_reg__U16
inlining d_reg__U3
inlining d_reg__U4
inlining d_reg__U5
inlining d_reg__U6
inlining d_reg__U7
inlining d_reg__U8
inlining d_reg__U9
inlining op_hcompute_hw_output_stencil
inlining op_hcompute_hw_input_global_wrapper_stencil
inlining inner_compute$c0
inlining inner_compute$c0
inlining inner_compute$c1
inlining inner_compute$c10
inlining inner_compute$c11
inlining inner_compute$c2
inlining inner_compute$c3
inlining inner_compute$c4
inlining inner_compute$c5
inlining inner_compute$c6
inlining inner_compute$c7
inlining inner_compute$c8
inlining inner_compute$c9
inlining c0
inlining c0
inlining c1
inlining c10
inlining c11
inlining c2
inlining c3
inlining c4
inlining c5
inlining c6
inlining c7
inlining c8
inlining c9
inlining op_hcompute_conv_stencil_1
inlining op_hcompute_conv_stencil
inlining ub_conv_stencil_clkwrk_dsa0_BANK_0_clk_en_const
inlining ub_conv_stencil_BANK_0_clk_en_const
inlining op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const
inlining op_hcompute_hw_output_stencil_port_controller_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_bank_2_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_bank_2
inlining hw_input_global_wrapper_stencil
inlining op_hcompute_hw_input_global_wrapper_stencil_port_controller
inlining ub_conv_stencil_clkwrk_dsa0_BANK_0
inlining conv_stencil_clkwrk_dsa0
inlining op_hcompute_hw_output_stencil_port_controller
inlining ub_conv_stencil_BANK_0
inlining conv_stencil
    new memory syntax transformation!
    ub_conv_stencil_BANK_0(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_conv_stencil_clkwrk_dsa0_BANK_0(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_bank_2(ID:_U2, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: data_out_1 to O1
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_output_stencil_port_controller(ID:_U17, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: stencil_valid to O4
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_input_global_wrapper_stencil_port_controller(ID:_U21, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: stencil_valid to O4
Connecting cnst_port: flush
    new memory syntax transformation!
    conv_stencil_clkwrk_dsa0$ub_conv_stencil_clkwrk_dsa0_BANK_0(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2(ID:_U2, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting output cnst_port: data_out_1 to O1
Connecting cnst_port: flush
    new memory syntax transformation!
    conv_stencil$ub_conv_stencil_BANK_0(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0 to O0
Connecting cnst_port: flush
