// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Wed Jun 22 10:12:52 2022
// Host        : M00443 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_sbus_awfg_0_0_sim_netlist.v
// Design      : system_sbus_awfg_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Coeff_Memory
   (Coeff_Memory_out1,
    Coeff_Memory_out2,
    Coeff_Memory_out3,
    Coeff_Memory_out4,
    clk,
    Delay28_out1,
    Delay23_out1,
    Delay26_out1,
    Delay25_out1,
    Delay24_out1,
    Delay27_out1,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5);
  output [31:0]Coeff_Memory_out1;
  output [31:0]Coeff_Memory_out2;
  output [31:0]Coeff_Memory_out3;
  output [31:0]Coeff_Memory_out4;
  input clk;
  input [17:0]Delay28_out1;
  input Delay23_out1;
  input [31:0]Delay26_out1;
  input [31:0]Delay25_out1;
  input [31:0]Delay24_out1;
  input [6:0]Delay27_out1;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;

  wire [31:0]Coeff_Memory_out1;
  wire [31:0]Coeff_Memory_out2;
  wire [31:0]Coeff_Memory_out3;
  wire [31:0]Coeff_Memory_out4;
  wire Delay23_out1;
  wire [31:0]Delay24_out1;
  wire [31:0]Delay25_out1;
  wire [31:0]Delay26_out1;
  wire [6:0]Delay27_out1;
  wire [17:0]Delay28_out1;
  wire [6:0]addr;
  wire clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SinglePortRAM_generic u_Single_Port_RAM
       (.ADDRARDADDR(addr),
        .Coeff_Memory_out1(Coeff_Memory_out1),
        .Delay23_out1(Delay23_out1),
        .Delay28_out1(Delay28_out1),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SinglePortRAM_generic_0 u_Single_Port_RAM1
       (.ADDRARDADDR(addr),
        .Coeff_Memory_out2(Coeff_Memory_out2),
        .Delay23_out1(Delay23_out1),
        .Delay26_out1(Delay26_out1),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SinglePortRAM_generic_1 u_Single_Port_RAM2
       (.ADDRARDADDR(addr),
        .Coeff_Memory_out3(Coeff_Memory_out3),
        .Delay23_out1(Delay23_out1),
        .Delay25_out1(Delay25_out1),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SinglePortRAM_generic_2 u_Single_Port_RAM3
       (.ADDRARDADDR(addr),
        .Coeff_Memory_out4(Coeff_Memory_out4),
        .Delay23_out1(Delay23_out1),
        .Delay24_out1(Delay24_out1),
        .Delay27_out1(Delay27_out1),
        .clk(clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA
   (D,
    clk,
    reset,
    \t0_1_reg[31]_0 ,
    \Delay2_reg_reg[1][16]_0 ,
    \Delay9_out1_reg[19]_i_12_0 ,
    \Delay9_out1_reg[19]_i_11_0 ,
    cnt_reg,
    Q,
    Delay22_out1_reg_0,
    \Delay2_reg_reg[1][14]__1_0 ,
    \Delay2_reg_reg[2][14]__0_0 ,
    amplitude,
    \Delay9_out1_reg[19]_i_12_1 ,
    \Delay9_out1_reg[19]_i_11_1 );
  output [11:0]D;
  input clk;
  input reset;
  input \t0_1_reg[31]_0 ;
  input \Delay2_reg_reg[1][16]_0 ;
  input \Delay9_out1_reg[19]_i_12_0 ;
  input \Delay9_out1_reg[19]_i_11_0 ;
  input [11:0]cnt_reg;
  input [1:0]Q;
  input [158:0]Delay22_out1_reg_0;
  input \Delay2_reg_reg[1][14]__1_0 ;
  input \Delay2_reg_reg[2][14]__0_0 ;
  input [31:0]amplitude;
  input \Delay9_out1_reg[19]_i_12_1 ;
  input \Delay9_out1_reg[19]_i_11_1 ;

  wire [31:0]Add1_out1;
  wire C0_dt_mul_temp__0_n_100;
  wire C0_dt_mul_temp__0_n_101;
  wire C0_dt_mul_temp__0_n_102;
  wire C0_dt_mul_temp__0_n_103;
  wire C0_dt_mul_temp__0_n_104;
  wire C0_dt_mul_temp__0_n_105;
  wire C0_dt_mul_temp__0_n_72;
  wire C0_dt_mul_temp__0_n_73;
  wire C0_dt_mul_temp__0_n_74;
  wire C0_dt_mul_temp__0_n_75;
  wire C0_dt_mul_temp__0_n_76;
  wire C0_dt_mul_temp__0_n_77;
  wire C0_dt_mul_temp__0_n_78;
  wire C0_dt_mul_temp__0_n_79;
  wire C0_dt_mul_temp__0_n_80;
  wire C0_dt_mul_temp__0_n_81;
  wire C0_dt_mul_temp__0_n_82;
  wire C0_dt_mul_temp__0_n_83;
  wire C0_dt_mul_temp__0_n_84;
  wire C0_dt_mul_temp__0_n_85;
  wire C0_dt_mul_temp__0_n_86;
  wire C0_dt_mul_temp__0_n_87;
  wire C0_dt_mul_temp__0_n_88;
  wire C0_dt_mul_temp__0_n_89;
  wire C0_dt_mul_temp__0_n_90;
  wire C0_dt_mul_temp__0_n_91;
  wire C0_dt_mul_temp__0_n_92;
  wire C0_dt_mul_temp__0_n_93;
  wire C0_dt_mul_temp__0_n_94;
  wire C0_dt_mul_temp__0_n_95;
  wire C0_dt_mul_temp__0_n_96;
  wire C0_dt_mul_temp__0_n_97;
  wire C0_dt_mul_temp__0_n_98;
  wire C0_dt_mul_temp__0_n_99;
  wire C0_dt_mul_temp__1_n_100;
  wire C0_dt_mul_temp__1_n_101;
  wire C0_dt_mul_temp__1_n_102;
  wire C0_dt_mul_temp__1_n_103;
  wire C0_dt_mul_temp__1_n_104;
  wire C0_dt_mul_temp__1_n_105;
  wire C0_dt_mul_temp__1_n_72;
  wire C0_dt_mul_temp__1_n_73;
  wire C0_dt_mul_temp__1_n_74;
  wire C0_dt_mul_temp__1_n_75;
  wire C0_dt_mul_temp__1_n_76;
  wire C0_dt_mul_temp__1_n_77;
  wire C0_dt_mul_temp__1_n_78;
  wire C0_dt_mul_temp__1_n_79;
  wire C0_dt_mul_temp__1_n_80;
  wire C0_dt_mul_temp__1_n_81;
  wire C0_dt_mul_temp__1_n_82;
  wire C0_dt_mul_temp__1_n_83;
  wire C0_dt_mul_temp__1_n_84;
  wire C0_dt_mul_temp__1_n_85;
  wire C0_dt_mul_temp__1_n_86;
  wire C0_dt_mul_temp__1_n_87;
  wire C0_dt_mul_temp__1_n_88;
  wire C0_dt_mul_temp__1_n_89;
  wire C0_dt_mul_temp__1_n_90;
  wire C0_dt_mul_temp__1_n_91;
  wire C0_dt_mul_temp__1_n_92;
  wire C0_dt_mul_temp__1_n_93;
  wire C0_dt_mul_temp__1_n_94;
  wire C0_dt_mul_temp__1_n_95;
  wire C0_dt_mul_temp__1_n_96;
  wire C0_dt_mul_temp__1_n_97;
  wire C0_dt_mul_temp__1_n_98;
  wire C0_dt_mul_temp__1_n_99;
  wire C0_dt_mul_temp_n_100;
  wire C0_dt_mul_temp_n_101;
  wire C0_dt_mul_temp_n_102;
  wire C0_dt_mul_temp_n_103;
  wire C0_dt_mul_temp_n_104;
  wire C0_dt_mul_temp_n_105;
  wire C0_dt_mul_temp_n_58;
  wire C0_dt_mul_temp_n_59;
  wire C0_dt_mul_temp_n_60;
  wire C0_dt_mul_temp_n_61;
  wire C0_dt_mul_temp_n_62;
  wire C0_dt_mul_temp_n_63;
  wire C0_dt_mul_temp_n_64;
  wire C0_dt_mul_temp_n_65;
  wire C0_dt_mul_temp_n_66;
  wire C0_dt_mul_temp_n_67;
  wire C0_dt_mul_temp_n_68;
  wire C0_dt_mul_temp_n_69;
  wire C0_dt_mul_temp_n_70;
  wire C0_dt_mul_temp_n_71;
  wire C0_dt_mul_temp_n_72;
  wire C0_dt_mul_temp_n_73;
  wire C0_dt_mul_temp_n_74;
  wire C0_dt_mul_temp_n_75;
  wire C0_dt_mul_temp_n_76;
  wire C0_dt_mul_temp_n_77;
  wire C0_dt_mul_temp_n_78;
  wire C0_dt_mul_temp_n_79;
  wire C0_dt_mul_temp_n_80;
  wire C0_dt_mul_temp_n_81;
  wire C0_dt_mul_temp_n_82;
  wire C0_dt_mul_temp_n_83;
  wire C0_dt_mul_temp_n_84;
  wire C0_dt_mul_temp_n_85;
  wire C0_dt_mul_temp_n_86;
  wire C0_dt_mul_temp_n_87;
  wire C0_dt_mul_temp_n_88;
  wire C0_dt_mul_temp_n_89;
  wire C0_dt_mul_temp_n_90;
  wire C0_dt_mul_temp_n_91;
  wire C0_dt_mul_temp_n_92;
  wire C0_dt_mul_temp_n_93;
  wire C0_dt_mul_temp_n_94;
  wire C0_dt_mul_temp_n_95;
  wire C0_dt_mul_temp_n_96;
  wire C0_dt_mul_temp_n_97;
  wire C0_dt_mul_temp_n_98;
  wire C0_dt_mul_temp_n_99;
  wire C1_dt_2_mul_temp__0_n_100;
  wire C1_dt_2_mul_temp__0_n_101;
  wire C1_dt_2_mul_temp__0_n_102;
  wire C1_dt_2_mul_temp__0_n_103;
  wire C1_dt_2_mul_temp__0_n_104;
  wire C1_dt_2_mul_temp__0_n_105;
  wire C1_dt_2_mul_temp__0_n_106;
  wire C1_dt_2_mul_temp__0_n_107;
  wire C1_dt_2_mul_temp__0_n_108;
  wire C1_dt_2_mul_temp__0_n_109;
  wire C1_dt_2_mul_temp__0_n_110;
  wire C1_dt_2_mul_temp__0_n_111;
  wire C1_dt_2_mul_temp__0_n_112;
  wire C1_dt_2_mul_temp__0_n_113;
  wire C1_dt_2_mul_temp__0_n_114;
  wire C1_dt_2_mul_temp__0_n_115;
  wire C1_dt_2_mul_temp__0_n_116;
  wire C1_dt_2_mul_temp__0_n_117;
  wire C1_dt_2_mul_temp__0_n_118;
  wire C1_dt_2_mul_temp__0_n_119;
  wire C1_dt_2_mul_temp__0_n_120;
  wire C1_dt_2_mul_temp__0_n_121;
  wire C1_dt_2_mul_temp__0_n_122;
  wire C1_dt_2_mul_temp__0_n_123;
  wire C1_dt_2_mul_temp__0_n_124;
  wire C1_dt_2_mul_temp__0_n_125;
  wire C1_dt_2_mul_temp__0_n_126;
  wire C1_dt_2_mul_temp__0_n_127;
  wire C1_dt_2_mul_temp__0_n_128;
  wire C1_dt_2_mul_temp__0_n_129;
  wire C1_dt_2_mul_temp__0_n_130;
  wire C1_dt_2_mul_temp__0_n_131;
  wire C1_dt_2_mul_temp__0_n_132;
  wire C1_dt_2_mul_temp__0_n_133;
  wire C1_dt_2_mul_temp__0_n_134;
  wire C1_dt_2_mul_temp__0_n_135;
  wire C1_dt_2_mul_temp__0_n_136;
  wire C1_dt_2_mul_temp__0_n_137;
  wire C1_dt_2_mul_temp__0_n_138;
  wire C1_dt_2_mul_temp__0_n_139;
  wire C1_dt_2_mul_temp__0_n_140;
  wire C1_dt_2_mul_temp__0_n_141;
  wire C1_dt_2_mul_temp__0_n_142;
  wire C1_dt_2_mul_temp__0_n_143;
  wire C1_dt_2_mul_temp__0_n_144;
  wire C1_dt_2_mul_temp__0_n_145;
  wire C1_dt_2_mul_temp__0_n_146;
  wire C1_dt_2_mul_temp__0_n_147;
  wire C1_dt_2_mul_temp__0_n_148;
  wire C1_dt_2_mul_temp__0_n_149;
  wire C1_dt_2_mul_temp__0_n_150;
  wire C1_dt_2_mul_temp__0_n_151;
  wire C1_dt_2_mul_temp__0_n_152;
  wire C1_dt_2_mul_temp__0_n_153;
  wire C1_dt_2_mul_temp__0_n_24;
  wire C1_dt_2_mul_temp__0_n_25;
  wire C1_dt_2_mul_temp__0_n_26;
  wire C1_dt_2_mul_temp__0_n_27;
  wire C1_dt_2_mul_temp__0_n_28;
  wire C1_dt_2_mul_temp__0_n_29;
  wire C1_dt_2_mul_temp__0_n_30;
  wire C1_dt_2_mul_temp__0_n_31;
  wire C1_dt_2_mul_temp__0_n_32;
  wire C1_dt_2_mul_temp__0_n_33;
  wire C1_dt_2_mul_temp__0_n_34;
  wire C1_dt_2_mul_temp__0_n_35;
  wire C1_dt_2_mul_temp__0_n_36;
  wire C1_dt_2_mul_temp__0_n_37;
  wire C1_dt_2_mul_temp__0_n_38;
  wire C1_dt_2_mul_temp__0_n_39;
  wire C1_dt_2_mul_temp__0_n_40;
  wire C1_dt_2_mul_temp__0_n_41;
  wire C1_dt_2_mul_temp__0_n_42;
  wire C1_dt_2_mul_temp__0_n_43;
  wire C1_dt_2_mul_temp__0_n_44;
  wire C1_dt_2_mul_temp__0_n_45;
  wire C1_dt_2_mul_temp__0_n_46;
  wire C1_dt_2_mul_temp__0_n_47;
  wire C1_dt_2_mul_temp__0_n_48;
  wire C1_dt_2_mul_temp__0_n_49;
  wire C1_dt_2_mul_temp__0_n_50;
  wire C1_dt_2_mul_temp__0_n_51;
  wire C1_dt_2_mul_temp__0_n_52;
  wire C1_dt_2_mul_temp__0_n_53;
  wire C1_dt_2_mul_temp__0_n_58;
  wire C1_dt_2_mul_temp__0_n_59;
  wire C1_dt_2_mul_temp__0_n_60;
  wire C1_dt_2_mul_temp__0_n_61;
  wire C1_dt_2_mul_temp__0_n_62;
  wire C1_dt_2_mul_temp__0_n_63;
  wire C1_dt_2_mul_temp__0_n_64;
  wire C1_dt_2_mul_temp__0_n_65;
  wire C1_dt_2_mul_temp__0_n_66;
  wire C1_dt_2_mul_temp__0_n_67;
  wire C1_dt_2_mul_temp__0_n_68;
  wire C1_dt_2_mul_temp__0_n_69;
  wire C1_dt_2_mul_temp__0_n_70;
  wire C1_dt_2_mul_temp__0_n_71;
  wire C1_dt_2_mul_temp__0_n_72;
  wire C1_dt_2_mul_temp__0_n_73;
  wire C1_dt_2_mul_temp__0_n_74;
  wire C1_dt_2_mul_temp__0_n_75;
  wire C1_dt_2_mul_temp__0_n_76;
  wire C1_dt_2_mul_temp__0_n_77;
  wire C1_dt_2_mul_temp__0_n_78;
  wire C1_dt_2_mul_temp__0_n_79;
  wire C1_dt_2_mul_temp__0_n_80;
  wire C1_dt_2_mul_temp__0_n_81;
  wire C1_dt_2_mul_temp__0_n_82;
  wire C1_dt_2_mul_temp__0_n_83;
  wire C1_dt_2_mul_temp__0_n_84;
  wire C1_dt_2_mul_temp__0_n_85;
  wire C1_dt_2_mul_temp__0_n_86;
  wire C1_dt_2_mul_temp__0_n_87;
  wire C1_dt_2_mul_temp__0_n_88;
  wire C1_dt_2_mul_temp__0_n_89;
  wire C1_dt_2_mul_temp__0_n_90;
  wire C1_dt_2_mul_temp__0_n_91;
  wire C1_dt_2_mul_temp__0_n_92;
  wire C1_dt_2_mul_temp__0_n_93;
  wire C1_dt_2_mul_temp__0_n_94;
  wire C1_dt_2_mul_temp__0_n_95;
  wire C1_dt_2_mul_temp__0_n_96;
  wire C1_dt_2_mul_temp__0_n_97;
  wire C1_dt_2_mul_temp__0_n_98;
  wire C1_dt_2_mul_temp__0_n_99;
  wire C1_dt_2_mul_temp__1_n_100;
  wire C1_dt_2_mul_temp__1_n_101;
  wire C1_dt_2_mul_temp__1_n_102;
  wire C1_dt_2_mul_temp__1_n_103;
  wire C1_dt_2_mul_temp__1_n_104;
  wire C1_dt_2_mul_temp__1_n_105;
  wire C1_dt_2_mul_temp__1_n_58;
  wire C1_dt_2_mul_temp__1_n_59;
  wire C1_dt_2_mul_temp__1_n_60;
  wire C1_dt_2_mul_temp__1_n_61;
  wire C1_dt_2_mul_temp__1_n_62;
  wire C1_dt_2_mul_temp__1_n_63;
  wire C1_dt_2_mul_temp__1_n_64;
  wire C1_dt_2_mul_temp__1_n_65;
  wire C1_dt_2_mul_temp__1_n_66;
  wire C1_dt_2_mul_temp__1_n_67;
  wire C1_dt_2_mul_temp__1_n_68;
  wire C1_dt_2_mul_temp__1_n_69;
  wire C1_dt_2_mul_temp__1_n_70;
  wire C1_dt_2_mul_temp__1_n_71;
  wire C1_dt_2_mul_temp__1_n_72;
  wire C1_dt_2_mul_temp__1_n_73;
  wire C1_dt_2_mul_temp__1_n_74;
  wire C1_dt_2_mul_temp__1_n_75;
  wire C1_dt_2_mul_temp__1_n_76;
  wire C1_dt_2_mul_temp__1_n_77;
  wire C1_dt_2_mul_temp__1_n_78;
  wire C1_dt_2_mul_temp__1_n_79;
  wire C1_dt_2_mul_temp__1_n_80;
  wire C1_dt_2_mul_temp__1_n_81;
  wire C1_dt_2_mul_temp__1_n_82;
  wire C1_dt_2_mul_temp__1_n_83;
  wire C1_dt_2_mul_temp__1_n_84;
  wire C1_dt_2_mul_temp__1_n_85;
  wire C1_dt_2_mul_temp__1_n_86;
  wire C1_dt_2_mul_temp__1_n_87;
  wire C1_dt_2_mul_temp__1_n_88;
  wire C1_dt_2_mul_temp__1_n_89;
  wire C1_dt_2_mul_temp__1_n_90;
  wire C1_dt_2_mul_temp__1_n_91;
  wire C1_dt_2_mul_temp__1_n_92;
  wire C1_dt_2_mul_temp__1_n_93;
  wire C1_dt_2_mul_temp__1_n_94;
  wire C1_dt_2_mul_temp__1_n_95;
  wire C1_dt_2_mul_temp__1_n_96;
  wire C1_dt_2_mul_temp__1_n_97;
  wire C1_dt_2_mul_temp__1_n_98;
  wire C1_dt_2_mul_temp__1_n_99;
  wire C1_dt_2_mul_temp_n_100;
  wire C1_dt_2_mul_temp_n_101;
  wire C1_dt_2_mul_temp_n_102;
  wire C1_dt_2_mul_temp_n_103;
  wire C1_dt_2_mul_temp_n_104;
  wire C1_dt_2_mul_temp_n_105;
  wire C1_dt_2_mul_temp_n_106;
  wire C1_dt_2_mul_temp_n_107;
  wire C1_dt_2_mul_temp_n_108;
  wire C1_dt_2_mul_temp_n_109;
  wire C1_dt_2_mul_temp_n_110;
  wire C1_dt_2_mul_temp_n_111;
  wire C1_dt_2_mul_temp_n_112;
  wire C1_dt_2_mul_temp_n_113;
  wire C1_dt_2_mul_temp_n_114;
  wire C1_dt_2_mul_temp_n_115;
  wire C1_dt_2_mul_temp_n_116;
  wire C1_dt_2_mul_temp_n_117;
  wire C1_dt_2_mul_temp_n_118;
  wire C1_dt_2_mul_temp_n_119;
  wire C1_dt_2_mul_temp_n_120;
  wire C1_dt_2_mul_temp_n_121;
  wire C1_dt_2_mul_temp_n_122;
  wire C1_dt_2_mul_temp_n_123;
  wire C1_dt_2_mul_temp_n_124;
  wire C1_dt_2_mul_temp_n_125;
  wire C1_dt_2_mul_temp_n_126;
  wire C1_dt_2_mul_temp_n_127;
  wire C1_dt_2_mul_temp_n_128;
  wire C1_dt_2_mul_temp_n_129;
  wire C1_dt_2_mul_temp_n_130;
  wire C1_dt_2_mul_temp_n_131;
  wire C1_dt_2_mul_temp_n_132;
  wire C1_dt_2_mul_temp_n_133;
  wire C1_dt_2_mul_temp_n_134;
  wire C1_dt_2_mul_temp_n_135;
  wire C1_dt_2_mul_temp_n_136;
  wire C1_dt_2_mul_temp_n_137;
  wire C1_dt_2_mul_temp_n_138;
  wire C1_dt_2_mul_temp_n_139;
  wire C1_dt_2_mul_temp_n_140;
  wire C1_dt_2_mul_temp_n_141;
  wire C1_dt_2_mul_temp_n_142;
  wire C1_dt_2_mul_temp_n_143;
  wire C1_dt_2_mul_temp_n_144;
  wire C1_dt_2_mul_temp_n_145;
  wire C1_dt_2_mul_temp_n_146;
  wire C1_dt_2_mul_temp_n_147;
  wire C1_dt_2_mul_temp_n_148;
  wire C1_dt_2_mul_temp_n_149;
  wire C1_dt_2_mul_temp_n_150;
  wire C1_dt_2_mul_temp_n_151;
  wire C1_dt_2_mul_temp_n_152;
  wire C1_dt_2_mul_temp_n_153;
  wire C1_dt_2_mul_temp_n_58;
  wire C1_dt_2_mul_temp_n_59;
  wire C1_dt_2_mul_temp_n_60;
  wire C1_dt_2_mul_temp_n_61;
  wire C1_dt_2_mul_temp_n_62;
  wire C1_dt_2_mul_temp_n_63;
  wire C1_dt_2_mul_temp_n_64;
  wire C1_dt_2_mul_temp_n_65;
  wire C1_dt_2_mul_temp_n_66;
  wire C1_dt_2_mul_temp_n_67;
  wire C1_dt_2_mul_temp_n_68;
  wire C1_dt_2_mul_temp_n_69;
  wire C1_dt_2_mul_temp_n_70;
  wire C1_dt_2_mul_temp_n_71;
  wire C1_dt_2_mul_temp_n_72;
  wire C1_dt_2_mul_temp_n_73;
  wire C1_dt_2_mul_temp_n_74;
  wire C1_dt_2_mul_temp_n_75;
  wire C1_dt_2_mul_temp_n_76;
  wire C1_dt_2_mul_temp_n_77;
  wire C1_dt_2_mul_temp_n_78;
  wire C1_dt_2_mul_temp_n_79;
  wire C1_dt_2_mul_temp_n_80;
  wire C1_dt_2_mul_temp_n_81;
  wire C1_dt_2_mul_temp_n_82;
  wire C1_dt_2_mul_temp_n_83;
  wire C1_dt_2_mul_temp_n_84;
  wire C1_dt_2_mul_temp_n_85;
  wire C1_dt_2_mul_temp_n_86;
  wire C1_dt_2_mul_temp_n_87;
  wire C1_dt_2_mul_temp_n_88;
  wire C1_dt_2_mul_temp_n_89;
  wire C1_dt_2_mul_temp_n_90;
  wire C1_dt_2_mul_temp_n_91;
  wire C1_dt_2_mul_temp_n_92;
  wire C1_dt_2_mul_temp_n_93;
  wire C1_dt_2_mul_temp_n_94;
  wire C1_dt_2_mul_temp_n_95;
  wire C1_dt_2_mul_temp_n_96;
  wire C1_dt_2_mul_temp_n_97;
  wire C1_dt_2_mul_temp_n_98;
  wire C1_dt_2_mul_temp_n_99;
  wire C2_dt_3_mul_temp__0_n_100;
  wire C2_dt_3_mul_temp__0_n_101;
  wire C2_dt_3_mul_temp__0_n_102;
  wire C2_dt_3_mul_temp__0_n_103;
  wire C2_dt_3_mul_temp__0_n_104;
  wire C2_dt_3_mul_temp__0_n_105;
  wire C2_dt_3_mul_temp__0_n_106;
  wire C2_dt_3_mul_temp__0_n_107;
  wire C2_dt_3_mul_temp__0_n_108;
  wire C2_dt_3_mul_temp__0_n_109;
  wire C2_dt_3_mul_temp__0_n_110;
  wire C2_dt_3_mul_temp__0_n_111;
  wire C2_dt_3_mul_temp__0_n_112;
  wire C2_dt_3_mul_temp__0_n_113;
  wire C2_dt_3_mul_temp__0_n_114;
  wire C2_dt_3_mul_temp__0_n_115;
  wire C2_dt_3_mul_temp__0_n_116;
  wire C2_dt_3_mul_temp__0_n_117;
  wire C2_dt_3_mul_temp__0_n_118;
  wire C2_dt_3_mul_temp__0_n_119;
  wire C2_dt_3_mul_temp__0_n_120;
  wire C2_dt_3_mul_temp__0_n_121;
  wire C2_dt_3_mul_temp__0_n_122;
  wire C2_dt_3_mul_temp__0_n_123;
  wire C2_dt_3_mul_temp__0_n_124;
  wire C2_dt_3_mul_temp__0_n_125;
  wire C2_dt_3_mul_temp__0_n_126;
  wire C2_dt_3_mul_temp__0_n_127;
  wire C2_dt_3_mul_temp__0_n_128;
  wire C2_dt_3_mul_temp__0_n_129;
  wire C2_dt_3_mul_temp__0_n_130;
  wire C2_dt_3_mul_temp__0_n_131;
  wire C2_dt_3_mul_temp__0_n_132;
  wire C2_dt_3_mul_temp__0_n_133;
  wire C2_dt_3_mul_temp__0_n_134;
  wire C2_dt_3_mul_temp__0_n_135;
  wire C2_dt_3_mul_temp__0_n_136;
  wire C2_dt_3_mul_temp__0_n_137;
  wire C2_dt_3_mul_temp__0_n_138;
  wire C2_dt_3_mul_temp__0_n_139;
  wire C2_dt_3_mul_temp__0_n_140;
  wire C2_dt_3_mul_temp__0_n_141;
  wire C2_dt_3_mul_temp__0_n_142;
  wire C2_dt_3_mul_temp__0_n_143;
  wire C2_dt_3_mul_temp__0_n_144;
  wire C2_dt_3_mul_temp__0_n_145;
  wire C2_dt_3_mul_temp__0_n_146;
  wire C2_dt_3_mul_temp__0_n_147;
  wire C2_dt_3_mul_temp__0_n_148;
  wire C2_dt_3_mul_temp__0_n_149;
  wire C2_dt_3_mul_temp__0_n_150;
  wire C2_dt_3_mul_temp__0_n_151;
  wire C2_dt_3_mul_temp__0_n_152;
  wire C2_dt_3_mul_temp__0_n_153;
  wire C2_dt_3_mul_temp__0_n_24;
  wire C2_dt_3_mul_temp__0_n_25;
  wire C2_dt_3_mul_temp__0_n_26;
  wire C2_dt_3_mul_temp__0_n_27;
  wire C2_dt_3_mul_temp__0_n_28;
  wire C2_dt_3_mul_temp__0_n_29;
  wire C2_dt_3_mul_temp__0_n_30;
  wire C2_dt_3_mul_temp__0_n_31;
  wire C2_dt_3_mul_temp__0_n_32;
  wire C2_dt_3_mul_temp__0_n_33;
  wire C2_dt_3_mul_temp__0_n_34;
  wire C2_dt_3_mul_temp__0_n_35;
  wire C2_dt_3_mul_temp__0_n_36;
  wire C2_dt_3_mul_temp__0_n_37;
  wire C2_dt_3_mul_temp__0_n_38;
  wire C2_dt_3_mul_temp__0_n_39;
  wire C2_dt_3_mul_temp__0_n_40;
  wire C2_dt_3_mul_temp__0_n_41;
  wire C2_dt_3_mul_temp__0_n_42;
  wire C2_dt_3_mul_temp__0_n_43;
  wire C2_dt_3_mul_temp__0_n_44;
  wire C2_dt_3_mul_temp__0_n_45;
  wire C2_dt_3_mul_temp__0_n_46;
  wire C2_dt_3_mul_temp__0_n_47;
  wire C2_dt_3_mul_temp__0_n_48;
  wire C2_dt_3_mul_temp__0_n_49;
  wire C2_dt_3_mul_temp__0_n_50;
  wire C2_dt_3_mul_temp__0_n_51;
  wire C2_dt_3_mul_temp__0_n_52;
  wire C2_dt_3_mul_temp__0_n_53;
  wire C2_dt_3_mul_temp__0_n_58;
  wire C2_dt_3_mul_temp__0_n_59;
  wire C2_dt_3_mul_temp__0_n_60;
  wire C2_dt_3_mul_temp__0_n_61;
  wire C2_dt_3_mul_temp__0_n_62;
  wire C2_dt_3_mul_temp__0_n_63;
  wire C2_dt_3_mul_temp__0_n_64;
  wire C2_dt_3_mul_temp__0_n_65;
  wire C2_dt_3_mul_temp__0_n_66;
  wire C2_dt_3_mul_temp__0_n_67;
  wire C2_dt_3_mul_temp__0_n_68;
  wire C2_dt_3_mul_temp__0_n_69;
  wire C2_dt_3_mul_temp__0_n_70;
  wire C2_dt_3_mul_temp__0_n_71;
  wire C2_dt_3_mul_temp__0_n_72;
  wire C2_dt_3_mul_temp__0_n_73;
  wire C2_dt_3_mul_temp__0_n_74;
  wire C2_dt_3_mul_temp__0_n_75;
  wire C2_dt_3_mul_temp__0_n_76;
  wire C2_dt_3_mul_temp__0_n_77;
  wire C2_dt_3_mul_temp__0_n_78;
  wire C2_dt_3_mul_temp__0_n_79;
  wire C2_dt_3_mul_temp__0_n_80;
  wire C2_dt_3_mul_temp__0_n_81;
  wire C2_dt_3_mul_temp__0_n_82;
  wire C2_dt_3_mul_temp__0_n_83;
  wire C2_dt_3_mul_temp__0_n_84;
  wire C2_dt_3_mul_temp__0_n_85;
  wire C2_dt_3_mul_temp__0_n_86;
  wire C2_dt_3_mul_temp__0_n_87;
  wire C2_dt_3_mul_temp__0_n_88;
  wire C2_dt_3_mul_temp__0_n_89;
  wire C2_dt_3_mul_temp__0_n_90;
  wire C2_dt_3_mul_temp__0_n_91;
  wire C2_dt_3_mul_temp__0_n_92;
  wire C2_dt_3_mul_temp__0_n_93;
  wire C2_dt_3_mul_temp__0_n_94;
  wire C2_dt_3_mul_temp__0_n_95;
  wire C2_dt_3_mul_temp__0_n_96;
  wire C2_dt_3_mul_temp__0_n_97;
  wire C2_dt_3_mul_temp__0_n_98;
  wire C2_dt_3_mul_temp__0_n_99;
  wire C2_dt_3_mul_temp__1_n_100;
  wire C2_dt_3_mul_temp__1_n_101;
  wire C2_dt_3_mul_temp__1_n_102;
  wire C2_dt_3_mul_temp__1_n_103;
  wire C2_dt_3_mul_temp__1_n_104;
  wire C2_dt_3_mul_temp__1_n_105;
  wire C2_dt_3_mul_temp__1_n_58;
  wire C2_dt_3_mul_temp__1_n_59;
  wire C2_dt_3_mul_temp__1_n_60;
  wire C2_dt_3_mul_temp__1_n_61;
  wire C2_dt_3_mul_temp__1_n_62;
  wire C2_dt_3_mul_temp__1_n_63;
  wire C2_dt_3_mul_temp__1_n_64;
  wire C2_dt_3_mul_temp__1_n_65;
  wire C2_dt_3_mul_temp__1_n_66;
  wire C2_dt_3_mul_temp__1_n_67;
  wire C2_dt_3_mul_temp__1_n_68;
  wire C2_dt_3_mul_temp__1_n_69;
  wire C2_dt_3_mul_temp__1_n_70;
  wire C2_dt_3_mul_temp__1_n_71;
  wire C2_dt_3_mul_temp__1_n_72;
  wire C2_dt_3_mul_temp__1_n_73;
  wire C2_dt_3_mul_temp__1_n_74;
  wire C2_dt_3_mul_temp__1_n_75;
  wire C2_dt_3_mul_temp__1_n_76;
  wire C2_dt_3_mul_temp__1_n_77;
  wire C2_dt_3_mul_temp__1_n_78;
  wire C2_dt_3_mul_temp__1_n_79;
  wire C2_dt_3_mul_temp__1_n_80;
  wire C2_dt_3_mul_temp__1_n_81;
  wire C2_dt_3_mul_temp__1_n_82;
  wire C2_dt_3_mul_temp__1_n_83;
  wire C2_dt_3_mul_temp__1_n_84;
  wire C2_dt_3_mul_temp__1_n_85;
  wire C2_dt_3_mul_temp__1_n_86;
  wire C2_dt_3_mul_temp__1_n_87;
  wire C2_dt_3_mul_temp__1_n_88;
  wire C2_dt_3_mul_temp__1_n_89;
  wire C2_dt_3_mul_temp__1_n_90;
  wire C2_dt_3_mul_temp__1_n_91;
  wire C2_dt_3_mul_temp__1_n_92;
  wire C2_dt_3_mul_temp__1_n_93;
  wire C2_dt_3_mul_temp__1_n_94;
  wire C2_dt_3_mul_temp__1_n_95;
  wire C2_dt_3_mul_temp__1_n_96;
  wire C2_dt_3_mul_temp__1_n_97;
  wire C2_dt_3_mul_temp__1_n_98;
  wire C2_dt_3_mul_temp__1_n_99;
  wire C2_dt_3_mul_temp_n_100;
  wire C2_dt_3_mul_temp_n_101;
  wire C2_dt_3_mul_temp_n_102;
  wire C2_dt_3_mul_temp_n_103;
  wire C2_dt_3_mul_temp_n_104;
  wire C2_dt_3_mul_temp_n_105;
  wire C2_dt_3_mul_temp_n_106;
  wire C2_dt_3_mul_temp_n_107;
  wire C2_dt_3_mul_temp_n_108;
  wire C2_dt_3_mul_temp_n_109;
  wire C2_dt_3_mul_temp_n_110;
  wire C2_dt_3_mul_temp_n_111;
  wire C2_dt_3_mul_temp_n_112;
  wire C2_dt_3_mul_temp_n_113;
  wire C2_dt_3_mul_temp_n_114;
  wire C2_dt_3_mul_temp_n_115;
  wire C2_dt_3_mul_temp_n_116;
  wire C2_dt_3_mul_temp_n_117;
  wire C2_dt_3_mul_temp_n_118;
  wire C2_dt_3_mul_temp_n_119;
  wire C2_dt_3_mul_temp_n_120;
  wire C2_dt_3_mul_temp_n_121;
  wire C2_dt_3_mul_temp_n_122;
  wire C2_dt_3_mul_temp_n_123;
  wire C2_dt_3_mul_temp_n_124;
  wire C2_dt_3_mul_temp_n_125;
  wire C2_dt_3_mul_temp_n_126;
  wire C2_dt_3_mul_temp_n_127;
  wire C2_dt_3_mul_temp_n_128;
  wire C2_dt_3_mul_temp_n_129;
  wire C2_dt_3_mul_temp_n_130;
  wire C2_dt_3_mul_temp_n_131;
  wire C2_dt_3_mul_temp_n_132;
  wire C2_dt_3_mul_temp_n_133;
  wire C2_dt_3_mul_temp_n_134;
  wire C2_dt_3_mul_temp_n_135;
  wire C2_dt_3_mul_temp_n_136;
  wire C2_dt_3_mul_temp_n_137;
  wire C2_dt_3_mul_temp_n_138;
  wire C2_dt_3_mul_temp_n_139;
  wire C2_dt_3_mul_temp_n_140;
  wire C2_dt_3_mul_temp_n_141;
  wire C2_dt_3_mul_temp_n_142;
  wire C2_dt_3_mul_temp_n_143;
  wire C2_dt_3_mul_temp_n_144;
  wire C2_dt_3_mul_temp_n_145;
  wire C2_dt_3_mul_temp_n_146;
  wire C2_dt_3_mul_temp_n_147;
  wire C2_dt_3_mul_temp_n_148;
  wire C2_dt_3_mul_temp_n_149;
  wire C2_dt_3_mul_temp_n_150;
  wire C2_dt_3_mul_temp_n_151;
  wire C2_dt_3_mul_temp_n_152;
  wire C2_dt_3_mul_temp_n_153;
  wire C2_dt_3_mul_temp_n_58;
  wire C2_dt_3_mul_temp_n_59;
  wire C2_dt_3_mul_temp_n_60;
  wire C2_dt_3_mul_temp_n_61;
  wire C2_dt_3_mul_temp_n_62;
  wire C2_dt_3_mul_temp_n_63;
  wire C2_dt_3_mul_temp_n_64;
  wire C2_dt_3_mul_temp_n_65;
  wire C2_dt_3_mul_temp_n_66;
  wire C2_dt_3_mul_temp_n_67;
  wire C2_dt_3_mul_temp_n_68;
  wire C2_dt_3_mul_temp_n_69;
  wire C2_dt_3_mul_temp_n_70;
  wire C2_dt_3_mul_temp_n_71;
  wire C2_dt_3_mul_temp_n_72;
  wire C2_dt_3_mul_temp_n_73;
  wire C2_dt_3_mul_temp_n_74;
  wire C2_dt_3_mul_temp_n_75;
  wire C2_dt_3_mul_temp_n_76;
  wire C2_dt_3_mul_temp_n_77;
  wire C2_dt_3_mul_temp_n_78;
  wire C2_dt_3_mul_temp_n_79;
  wire C2_dt_3_mul_temp_n_80;
  wire C2_dt_3_mul_temp_n_81;
  wire C2_dt_3_mul_temp_n_82;
  wire C2_dt_3_mul_temp_n_83;
  wire C2_dt_3_mul_temp_n_84;
  wire C2_dt_3_mul_temp_n_85;
  wire C2_dt_3_mul_temp_n_86;
  wire C2_dt_3_mul_temp_n_87;
  wire C2_dt_3_mul_temp_n_88;
  wire C2_dt_3_mul_temp_n_89;
  wire C2_dt_3_mul_temp_n_90;
  wire C2_dt_3_mul_temp_n_91;
  wire C2_dt_3_mul_temp_n_92;
  wire C2_dt_3_mul_temp_n_93;
  wire C2_dt_3_mul_temp_n_94;
  wire C2_dt_3_mul_temp_n_95;
  wire C2_dt_3_mul_temp_n_96;
  wire C2_dt_3_mul_temp_n_97;
  wire C2_dt_3_mul_temp_n_98;
  wire C2_dt_3_mul_temp_n_99;
  wire [31:0]Coeff_Memory_out1;
  wire [31:0]Coeff_Memory_out2;
  wire [31:0]Coeff_Memory_out3;
  wire [31:0]Coeff_Memory_out4;
  wire [11:0]D;
  wire [31:0]Delay13_out1;
  wire \Delay13_out1[11]_i_2_n_0 ;
  wire \Delay13_out1[11]_i_3_n_0 ;
  wire \Delay13_out1[11]_i_4_n_0 ;
  wire \Delay13_out1[11]_i_5_n_0 ;
  wire \Delay13_out1[15]_i_2_n_0 ;
  wire \Delay13_out1[15]_i_3_n_0 ;
  wire \Delay13_out1[15]_i_4_n_0 ;
  wire \Delay13_out1[15]_i_5_n_0 ;
  wire \Delay13_out1[19]_i_2_n_0 ;
  wire \Delay13_out1[19]_i_3_n_0 ;
  wire \Delay13_out1[19]_i_4_n_0 ;
  wire \Delay13_out1[19]_i_5_n_0 ;
  wire \Delay13_out1[23]_i_2_n_0 ;
  wire \Delay13_out1[23]_i_3_n_0 ;
  wire \Delay13_out1[23]_i_4_n_0 ;
  wire \Delay13_out1[23]_i_5_n_0 ;
  wire \Delay13_out1[27]_i_2_n_0 ;
  wire \Delay13_out1[27]_i_3_n_0 ;
  wire \Delay13_out1[27]_i_4_n_0 ;
  wire \Delay13_out1[27]_i_5_n_0 ;
  wire \Delay13_out1[31]_i_2_n_0 ;
  wire \Delay13_out1[31]_i_3_n_0 ;
  wire \Delay13_out1[31]_i_4_n_0 ;
  wire \Delay13_out1[31]_i_5_n_0 ;
  wire \Delay13_out1[3]_i_10_n_0 ;
  wire \Delay13_out1[3]_i_11_n_0 ;
  wire \Delay13_out1[3]_i_13_n_0 ;
  wire \Delay13_out1[3]_i_14_n_0 ;
  wire \Delay13_out1[3]_i_15_n_0 ;
  wire \Delay13_out1[3]_i_16_n_0 ;
  wire \Delay13_out1[3]_i_18_n_0 ;
  wire \Delay13_out1[3]_i_19_n_0 ;
  wire \Delay13_out1[3]_i_20_n_0 ;
  wire \Delay13_out1[3]_i_21_n_0 ;
  wire \Delay13_out1[3]_i_22_n_0 ;
  wire \Delay13_out1[3]_i_23_n_0 ;
  wire \Delay13_out1[3]_i_24_n_0 ;
  wire \Delay13_out1[3]_i_3_n_0 ;
  wire \Delay13_out1[3]_i_4_n_0 ;
  wire \Delay13_out1[3]_i_5_n_0 ;
  wire \Delay13_out1[3]_i_6_n_0 ;
  wire \Delay13_out1[3]_i_8_n_0 ;
  wire \Delay13_out1[3]_i_9_n_0 ;
  wire \Delay13_out1[7]_i_2_n_0 ;
  wire \Delay13_out1[7]_i_3_n_0 ;
  wire \Delay13_out1[7]_i_4_n_0 ;
  wire \Delay13_out1[7]_i_5_n_0 ;
  wire \Delay13_out1_reg[11]_i_1_n_0 ;
  wire \Delay13_out1_reg[11]_i_1_n_1 ;
  wire \Delay13_out1_reg[11]_i_1_n_2 ;
  wire \Delay13_out1_reg[11]_i_1_n_3 ;
  wire \Delay13_out1_reg[15]_i_1_n_0 ;
  wire \Delay13_out1_reg[15]_i_1_n_1 ;
  wire \Delay13_out1_reg[15]_i_1_n_2 ;
  wire \Delay13_out1_reg[15]_i_1_n_3 ;
  wire \Delay13_out1_reg[19]_i_1_n_0 ;
  wire \Delay13_out1_reg[19]_i_1_n_1 ;
  wire \Delay13_out1_reg[19]_i_1_n_2 ;
  wire \Delay13_out1_reg[19]_i_1_n_3 ;
  wire \Delay13_out1_reg[23]_i_1_n_0 ;
  wire \Delay13_out1_reg[23]_i_1_n_1 ;
  wire \Delay13_out1_reg[23]_i_1_n_2 ;
  wire \Delay13_out1_reg[23]_i_1_n_3 ;
  wire \Delay13_out1_reg[27]_i_1_n_0 ;
  wire \Delay13_out1_reg[27]_i_1_n_1 ;
  wire \Delay13_out1_reg[27]_i_1_n_2 ;
  wire \Delay13_out1_reg[27]_i_1_n_3 ;
  wire \Delay13_out1_reg[31]_i_1_n_1 ;
  wire \Delay13_out1_reg[31]_i_1_n_2 ;
  wire \Delay13_out1_reg[31]_i_1_n_3 ;
  wire \Delay13_out1_reg[3]_i_12_n_0 ;
  wire \Delay13_out1_reg[3]_i_12_n_1 ;
  wire \Delay13_out1_reg[3]_i_12_n_2 ;
  wire \Delay13_out1_reg[3]_i_12_n_3 ;
  wire \Delay13_out1_reg[3]_i_17_n_0 ;
  wire \Delay13_out1_reg[3]_i_17_n_1 ;
  wire \Delay13_out1_reg[3]_i_17_n_2 ;
  wire \Delay13_out1_reg[3]_i_17_n_3 ;
  wire \Delay13_out1_reg[3]_i_1_n_0 ;
  wire \Delay13_out1_reg[3]_i_1_n_1 ;
  wire \Delay13_out1_reg[3]_i_1_n_2 ;
  wire \Delay13_out1_reg[3]_i_1_n_3 ;
  wire \Delay13_out1_reg[3]_i_2_n_0 ;
  wire \Delay13_out1_reg[3]_i_2_n_1 ;
  wire \Delay13_out1_reg[3]_i_2_n_2 ;
  wire \Delay13_out1_reg[3]_i_2_n_3 ;
  wire \Delay13_out1_reg[3]_i_7_n_0 ;
  wire \Delay13_out1_reg[3]_i_7_n_1 ;
  wire \Delay13_out1_reg[3]_i_7_n_2 ;
  wire \Delay13_out1_reg[3]_i_7_n_3 ;
  wire \Delay13_out1_reg[7]_i_1_n_0 ;
  wire \Delay13_out1_reg[7]_i_1_n_1 ;
  wire \Delay13_out1_reg[7]_i_1_n_2 ;
  wire \Delay13_out1_reg[7]_i_1_n_3 ;
  wire [31:0]\Delay14_reg_reg[0]_7 ;
  wire [31:0]\Delay14_reg_reg[1]_8 ;
  wire [31:0]Delay17_out1;
  wire \Delay1_reg_reg[1][0]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][10]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][11]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][12]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][13]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][14]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][15]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][16]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][17]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][18]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][19]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][1]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][20]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][21]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][22]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][23]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][24]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][25]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][26]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][27]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][28]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][29]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][2]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][30]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][31]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][3]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][4]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][5]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][6]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][7]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][8]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[1][9]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ;
  wire \Delay1_reg_reg[2][0]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][10]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][11]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][12]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][13]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][14]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][15]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][16]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][17]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][18]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][19]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][1]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][20]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][21]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][22]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][23]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][24]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][25]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][26]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][27]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][28]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][29]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][2]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][30]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][31]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][3]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][4]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][5]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][6]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][7]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][8]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire \Delay1_reg_reg[2][9]_U0_U_0_Delay1_reg_reg_c_1_n_0 ;
  wire [31:0]\Delay1_reg_reg[3]_0 ;
  wire Delay1_reg_reg_c_0_n_0;
  wire Delay1_reg_reg_c_1_n_0;
  wire Delay1_reg_reg_c_n_0;
  wire Delay1_reg_reg_gate__0_n_0;
  wire Delay1_reg_reg_gate__10_n_0;
  wire Delay1_reg_reg_gate__11_n_0;
  wire Delay1_reg_reg_gate__12_n_0;
  wire Delay1_reg_reg_gate__13_n_0;
  wire Delay1_reg_reg_gate__14_n_0;
  wire Delay1_reg_reg_gate__15_n_0;
  wire Delay1_reg_reg_gate__16_n_0;
  wire Delay1_reg_reg_gate__17_n_0;
  wire Delay1_reg_reg_gate__18_n_0;
  wire Delay1_reg_reg_gate__19_n_0;
  wire Delay1_reg_reg_gate__1_n_0;
  wire Delay1_reg_reg_gate__20_n_0;
  wire Delay1_reg_reg_gate__21_n_0;
  wire Delay1_reg_reg_gate__22_n_0;
  wire Delay1_reg_reg_gate__23_n_0;
  wire Delay1_reg_reg_gate__24_n_0;
  wire Delay1_reg_reg_gate__25_n_0;
  wire Delay1_reg_reg_gate__26_n_0;
  wire Delay1_reg_reg_gate__27_n_0;
  wire Delay1_reg_reg_gate__28_n_0;
  wire Delay1_reg_reg_gate__29_n_0;
  wire Delay1_reg_reg_gate__2_n_0;
  wire Delay1_reg_reg_gate__30_n_0;
  wire Delay1_reg_reg_gate__3_n_0;
  wire Delay1_reg_reg_gate__4_n_0;
  wire Delay1_reg_reg_gate__5_n_0;
  wire Delay1_reg_reg_gate__6_n_0;
  wire Delay1_reg_reg_gate__7_n_0;
  wire Delay1_reg_reg_gate__8_n_0;
  wire Delay1_reg_reg_gate__9_n_0;
  wire Delay1_reg_reg_gate_n_0;
  wire \Delay20_reg[0][11]_i_2_n_0 ;
  wire \Delay20_reg[0][11]_i_3_n_0 ;
  wire \Delay20_reg[0][11]_i_4_n_0 ;
  wire \Delay20_reg[0][11]_i_5_n_0 ;
  wire \Delay20_reg[0][15]_i_2_n_0 ;
  wire \Delay20_reg[0][15]_i_3_n_0 ;
  wire \Delay20_reg[0][15]_i_4_n_0 ;
  wire \Delay20_reg[0][15]_i_5_n_0 ;
  wire \Delay20_reg[0][15]_i_6_n_0 ;
  wire \Delay20_reg[0][15]_i_7_n_0 ;
  wire \Delay20_reg[0][15]_i_8_n_0 ;
  wire \Delay20_reg[0][15]_i_9_n_0 ;
  wire \Delay20_reg[0][19]_i_2_n_0 ;
  wire \Delay20_reg[0][19]_i_3_n_0 ;
  wire \Delay20_reg[0][19]_i_4_n_0 ;
  wire \Delay20_reg[0][19]_i_5_n_0 ;
  wire \Delay20_reg[0][19]_i_6_n_0 ;
  wire \Delay20_reg[0][19]_i_7_n_0 ;
  wire \Delay20_reg[0][19]_i_8_n_0 ;
  wire \Delay20_reg[0][19]_i_9_n_0 ;
  wire \Delay20_reg[0][23]_i_2_n_0 ;
  wire \Delay20_reg[0][23]_i_3_n_0 ;
  wire \Delay20_reg[0][23]_i_4_n_0 ;
  wire \Delay20_reg[0][23]_i_5_n_0 ;
  wire \Delay20_reg[0][23]_i_6_n_0 ;
  wire \Delay20_reg[0][23]_i_7_n_0 ;
  wire \Delay20_reg[0][23]_i_8_n_0 ;
  wire \Delay20_reg[0][23]_i_9_n_0 ;
  wire \Delay20_reg[0][27]_i_2_n_0 ;
  wire \Delay20_reg[0][27]_i_3_n_0 ;
  wire \Delay20_reg[0][27]_i_4_n_0 ;
  wire \Delay20_reg[0][27]_i_5_n_0 ;
  wire \Delay20_reg[0][27]_i_6_n_0 ;
  wire \Delay20_reg[0][27]_i_7_n_0 ;
  wire \Delay20_reg[0][27]_i_8_n_0 ;
  wire \Delay20_reg[0][27]_i_9_n_0 ;
  wire \Delay20_reg[0][31]_i_2_n_0 ;
  wire \Delay20_reg[0][31]_i_3_n_0 ;
  wire \Delay20_reg[0][31]_i_4_n_0 ;
  wire \Delay20_reg[0][31]_i_5_n_0 ;
  wire \Delay20_reg[0][31]_i_6_n_0 ;
  wire \Delay20_reg[0][31]_i_7_n_0 ;
  wire \Delay20_reg[0][31]_i_8_n_0 ;
  wire \Delay20_reg[0][3]_i_2_n_0 ;
  wire \Delay20_reg[0][3]_i_3_n_0 ;
  wire \Delay20_reg[0][3]_i_4_n_0 ;
  wire \Delay20_reg[0][3]_i_5_n_0 ;
  wire \Delay20_reg[0][7]_i_2_n_0 ;
  wire \Delay20_reg[0][7]_i_3_n_0 ;
  wire \Delay20_reg[0][7]_i_4_n_0 ;
  wire \Delay20_reg[0][7]_i_5_n_0 ;
  wire \Delay20_reg_reg[0][11]_i_1_n_0 ;
  wire \Delay20_reg_reg[0][11]_i_1_n_1 ;
  wire \Delay20_reg_reg[0][11]_i_1_n_2 ;
  wire \Delay20_reg_reg[0][11]_i_1_n_3 ;
  wire \Delay20_reg_reg[0][15]_i_1_n_0 ;
  wire \Delay20_reg_reg[0][15]_i_1_n_1 ;
  wire \Delay20_reg_reg[0][15]_i_1_n_2 ;
  wire \Delay20_reg_reg[0][15]_i_1_n_3 ;
  wire \Delay20_reg_reg[0][19]_i_1_n_0 ;
  wire \Delay20_reg_reg[0][19]_i_1_n_1 ;
  wire \Delay20_reg_reg[0][19]_i_1_n_2 ;
  wire \Delay20_reg_reg[0][19]_i_1_n_3 ;
  wire \Delay20_reg_reg[0][23]_i_1_n_0 ;
  wire \Delay20_reg_reg[0][23]_i_1_n_1 ;
  wire \Delay20_reg_reg[0][23]_i_1_n_2 ;
  wire \Delay20_reg_reg[0][23]_i_1_n_3 ;
  wire \Delay20_reg_reg[0][27]_i_1_n_0 ;
  wire \Delay20_reg_reg[0][27]_i_1_n_1 ;
  wire \Delay20_reg_reg[0][27]_i_1_n_2 ;
  wire \Delay20_reg_reg[0][27]_i_1_n_3 ;
  wire \Delay20_reg_reg[0][31]_i_1_n_1 ;
  wire \Delay20_reg_reg[0][31]_i_1_n_2 ;
  wire \Delay20_reg_reg[0][31]_i_1_n_3 ;
  wire \Delay20_reg_reg[0][3]_i_1_n_0 ;
  wire \Delay20_reg_reg[0][3]_i_1_n_1 ;
  wire \Delay20_reg_reg[0][3]_i_1_n_2 ;
  wire \Delay20_reg_reg[0][3]_i_1_n_3 ;
  wire \Delay20_reg_reg[0][7]_i_1_n_0 ;
  wire \Delay20_reg_reg[0][7]_i_1_n_1 ;
  wire \Delay20_reg_reg[0][7]_i_1_n_2 ;
  wire \Delay20_reg_reg[0][7]_i_1_n_3 ;
  wire [31:0]\Delay20_reg_reg[0]_1 ;
  wire [31:0]\Delay20_reg_reg[1]_2 ;
  wire Delay22_out1;
  wire [158:0]Delay22_out1_reg_0;
  wire Delay23_out1;
  wire [31:0]Delay24_out1;
  wire [31:0]Delay25_out1;
  wire [31:0]Delay26_out1;
  wire [6:0]Delay27_out1;
  wire [31:14]Delay28_out1;
  wire [31:16]Delay29_out1;
  wire \Delay2_reg[1][10]_i_1_n_0 ;
  wire \Delay2_reg[1][11]__1_i_2_n_0 ;
  wire \Delay2_reg[1][11]__1_i_3_n_0 ;
  wire \Delay2_reg[1][11]__1_i_4_n_0 ;
  wire \Delay2_reg[1][11]__1_i_5_n_0 ;
  wire \Delay2_reg[1][11]__1_i_6_n_0 ;
  wire \Delay2_reg[1][11]__1_i_7_n_0 ;
  wire \Delay2_reg[1][11]__1_i_8_n_0 ;
  wire \Delay2_reg[1][11]__1_i_9_n_0 ;
  wire \Delay2_reg[1][11]_i_1_n_0 ;
  wire \Delay2_reg[1][12]_i_1_n_0 ;
  wire \Delay2_reg[1][13]_i_1_n_0 ;
  wire \Delay2_reg[1][14]__1_i_2_n_0 ;
  wire \Delay2_reg[1][14]__1_i_3_n_0 ;
  wire \Delay2_reg[1][14]__1_i_4_n_0 ;
  wire \Delay2_reg[1][14]__1_i_5_n_0 ;
  wire \Delay2_reg[1][14]__1_i_6_n_0 ;
  wire \Delay2_reg[1][14]_i_1_n_0 ;
  wire \Delay2_reg[1][15]_i_1_n_0 ;
  wire \Delay2_reg[1][16]_i_1_n_0 ;
  wire \Delay2_reg[1][2]_i_1_n_0 ;
  wire \Delay2_reg[1][3]__1_i_2_n_0 ;
  wire \Delay2_reg[1][3]__1_i_3_n_0 ;
  wire \Delay2_reg[1][3]__1_i_4_n_0 ;
  wire \Delay2_reg[1][3]__1_i_5_n_0 ;
  wire \Delay2_reg[1][3]__1_i_6_n_0 ;
  wire \Delay2_reg[1][3]__1_i_7_n_0 ;
  wire \Delay2_reg[1][3]__1_i_8_n_0 ;
  wire \Delay2_reg[1][3]__1_i_9_n_0 ;
  wire \Delay2_reg[1][3]_i_1_n_0 ;
  wire \Delay2_reg[1][4]_i_1_n_0 ;
  wire \Delay2_reg[1][5]_i_1_n_0 ;
  wire \Delay2_reg[1][6]_i_1_n_0 ;
  wire \Delay2_reg[1][7]__1_i_2_n_0 ;
  wire \Delay2_reg[1][7]__1_i_3_n_0 ;
  wire \Delay2_reg[1][7]__1_i_4_n_0 ;
  wire \Delay2_reg[1][7]__1_i_5_n_0 ;
  wire \Delay2_reg[1][7]__1_i_6_n_0 ;
  wire \Delay2_reg[1][7]__1_i_7_n_0 ;
  wire \Delay2_reg[1][7]__1_i_8_n_0 ;
  wire \Delay2_reg[1][7]__1_i_9_n_0 ;
  wire \Delay2_reg[1][7]_i_1_n_0 ;
  wire \Delay2_reg[1][8]_i_1_n_0 ;
  wire \Delay2_reg[1][9]_i_1_n_0 ;
  wire \Delay2_reg[2][11]__0_i_2_n_0 ;
  wire \Delay2_reg[2][11]__0_i_3_n_0 ;
  wire \Delay2_reg[2][11]__0_i_4_n_0 ;
  wire \Delay2_reg[2][11]__0_i_5_n_0 ;
  wire \Delay2_reg[2][14]__0_i_2_n_0 ;
  wire \Delay2_reg[2][14]__0_i_3_n_0 ;
  wire \Delay2_reg[2][14]__0_i_4_n_0 ;
  wire \Delay2_reg[2][3]__0_i_2_n_0 ;
  wire \Delay2_reg[2][3]__0_i_3_n_0 ;
  wire \Delay2_reg[2][3]__0_i_4_n_0 ;
  wire \Delay2_reg[2][3]__0_i_5_n_0 ;
  wire \Delay2_reg[2][7]__0_i_2_n_0 ;
  wire \Delay2_reg[2][7]__0_i_3_n_0 ;
  wire \Delay2_reg[2][7]__0_i_4_n_0 ;
  wire \Delay2_reg[2][7]__0_i_5_n_0 ;
  wire \Delay2_reg_reg[0][0]__1_n_0 ;
  wire \Delay2_reg_reg[0][10]__1_n_0 ;
  wire \Delay2_reg_reg[0][11]__1_n_0 ;
  wire \Delay2_reg_reg[0][12]__1_n_0 ;
  wire \Delay2_reg_reg[0][13]__1_n_0 ;
  wire \Delay2_reg_reg[0][14]__1_n_0 ;
  wire \Delay2_reg_reg[0][15]__0_n_0 ;
  wire \Delay2_reg_reg[0][16]__0_n_0 ;
  wire \Delay2_reg_reg[0][1]__1_n_0 ;
  wire \Delay2_reg_reg[0][2]__1_n_0 ;
  wire \Delay2_reg_reg[0][3]__1_n_0 ;
  wire \Delay2_reg_reg[0][4]__1_n_0 ;
  wire \Delay2_reg_reg[0][5]__1_n_0 ;
  wire \Delay2_reg_reg[0][6]__1_n_0 ;
  wire \Delay2_reg_reg[0][7]__1_n_0 ;
  wire \Delay2_reg_reg[0][8]__1_n_0 ;
  wire \Delay2_reg_reg[0][9]__1_n_0 ;
  wire [14:0]\Delay2_reg_reg[0]_3 ;
  wire \Delay2_reg_reg[1][0]__1_n_0 ;
  wire \Delay2_reg_reg[1][10]__1_n_0 ;
  wire \Delay2_reg_reg[1][11]__1_i_1_n_0 ;
  wire \Delay2_reg_reg[1][11]__1_i_1_n_1 ;
  wire \Delay2_reg_reg[1][11]__1_i_1_n_2 ;
  wire \Delay2_reg_reg[1][11]__1_i_1_n_3 ;
  wire \Delay2_reg_reg[1][11]__1_i_1_n_4 ;
  wire \Delay2_reg_reg[1][11]__1_i_1_n_5 ;
  wire \Delay2_reg_reg[1][11]__1_i_1_n_6 ;
  wire \Delay2_reg_reg[1][11]__1_i_1_n_7 ;
  wire \Delay2_reg_reg[1][11]__1_n_0 ;
  wire \Delay2_reg_reg[1][12]__1_n_0 ;
  wire \Delay2_reg_reg[1][13]__1_n_0 ;
  wire \Delay2_reg_reg[1][14]__1_0 ;
  wire \Delay2_reg_reg[1][14]__1_i_1_n_2 ;
  wire \Delay2_reg_reg[1][14]__1_i_1_n_3 ;
  wire \Delay2_reg_reg[1][14]__1_i_1_n_5 ;
  wire \Delay2_reg_reg[1][14]__1_i_1_n_6 ;
  wire \Delay2_reg_reg[1][14]__1_i_1_n_7 ;
  wire \Delay2_reg_reg[1][14]__1_n_0 ;
  wire \Delay2_reg_reg[1][16]_0 ;
  wire \Delay2_reg_reg[1][1]__1_n_0 ;
  wire \Delay2_reg_reg[1][2]__1_n_0 ;
  wire \Delay2_reg_reg[1][3]__1_i_1_n_0 ;
  wire \Delay2_reg_reg[1][3]__1_i_1_n_1 ;
  wire \Delay2_reg_reg[1][3]__1_i_1_n_2 ;
  wire \Delay2_reg_reg[1][3]__1_i_1_n_3 ;
  wire \Delay2_reg_reg[1][3]__1_i_1_n_4 ;
  wire \Delay2_reg_reg[1][3]__1_i_1_n_5 ;
  wire \Delay2_reg_reg[1][3]__1_i_1_n_6 ;
  wire \Delay2_reg_reg[1][3]__1_i_1_n_7 ;
  wire \Delay2_reg_reg[1][3]__1_n_0 ;
  wire \Delay2_reg_reg[1][4]__1_n_0 ;
  wire \Delay2_reg_reg[1][5]__1_n_0 ;
  wire \Delay2_reg_reg[1][6]__1_n_0 ;
  wire \Delay2_reg_reg[1][7]__1_i_1_n_0 ;
  wire \Delay2_reg_reg[1][7]__1_i_1_n_1 ;
  wire \Delay2_reg_reg[1][7]__1_i_1_n_2 ;
  wire \Delay2_reg_reg[1][7]__1_i_1_n_3 ;
  wire \Delay2_reg_reg[1][7]__1_i_1_n_4 ;
  wire \Delay2_reg_reg[1][7]__1_i_1_n_5 ;
  wire \Delay2_reg_reg[1][7]__1_i_1_n_6 ;
  wire \Delay2_reg_reg[1][7]__1_i_1_n_7 ;
  wire \Delay2_reg_reg[1][7]__1_n_0 ;
  wire \Delay2_reg_reg[1][8]__1_n_0 ;
  wire \Delay2_reg_reg[1][9]__1_n_0 ;
  wire \Delay2_reg_reg[2][0]__0_n_0 ;
  wire \Delay2_reg_reg[2][10]__0_n_0 ;
  wire \Delay2_reg_reg[2][11]__0_i_1_n_0 ;
  wire \Delay2_reg_reg[2][11]__0_i_1_n_1 ;
  wire \Delay2_reg_reg[2][11]__0_i_1_n_2 ;
  wire \Delay2_reg_reg[2][11]__0_i_1_n_3 ;
  wire \Delay2_reg_reg[2][11]__0_i_1_n_4 ;
  wire \Delay2_reg_reg[2][11]__0_i_1_n_5 ;
  wire \Delay2_reg_reg[2][11]__0_i_1_n_6 ;
  wire \Delay2_reg_reg[2][11]__0_i_1_n_7 ;
  wire \Delay2_reg_reg[2][11]__0_n_0 ;
  wire \Delay2_reg_reg[2][12]__0_n_0 ;
  wire \Delay2_reg_reg[2][13]__0_n_0 ;
  wire \Delay2_reg_reg[2][14]__0_0 ;
  wire \Delay2_reg_reg[2][14]__0_i_1_n_2 ;
  wire \Delay2_reg_reg[2][14]__0_i_1_n_3 ;
  wire \Delay2_reg_reg[2][14]__0_i_1_n_5 ;
  wire \Delay2_reg_reg[2][14]__0_i_1_n_6 ;
  wire \Delay2_reg_reg[2][14]__0_i_1_n_7 ;
  wire \Delay2_reg_reg[2][1]__0_n_0 ;
  wire \Delay2_reg_reg[2][2]__0_n_0 ;
  wire \Delay2_reg_reg[2][3]__0_i_1_n_0 ;
  wire \Delay2_reg_reg[2][3]__0_i_1_n_1 ;
  wire \Delay2_reg_reg[2][3]__0_i_1_n_2 ;
  wire \Delay2_reg_reg[2][3]__0_i_1_n_3 ;
  wire \Delay2_reg_reg[2][3]__0_i_1_n_4 ;
  wire \Delay2_reg_reg[2][3]__0_i_1_n_5 ;
  wire \Delay2_reg_reg[2][3]__0_i_1_n_6 ;
  wire \Delay2_reg_reg[2][3]__0_i_1_n_7 ;
  wire \Delay2_reg_reg[2][3]__0_n_0 ;
  wire \Delay2_reg_reg[2][4]__0_n_0 ;
  wire \Delay2_reg_reg[2][5]__0_n_0 ;
  wire \Delay2_reg_reg[2][6]__0_n_0 ;
  wire \Delay2_reg_reg[2][7]__0_i_1_n_0 ;
  wire \Delay2_reg_reg[2][7]__0_i_1_n_1 ;
  wire \Delay2_reg_reg[2][7]__0_i_1_n_2 ;
  wire \Delay2_reg_reg[2][7]__0_i_1_n_3 ;
  wire \Delay2_reg_reg[2][7]__0_i_1_n_4 ;
  wire \Delay2_reg_reg[2][7]__0_i_1_n_5 ;
  wire \Delay2_reg_reg[2][7]__0_i_1_n_6 ;
  wire \Delay2_reg_reg[2][7]__0_i_1_n_7 ;
  wire \Delay2_reg_reg[2][7]__0_n_0 ;
  wire \Delay2_reg_reg[2][8]__0_n_0 ;
  wire \Delay2_reg_reg[2][9]__0_n_0 ;
  wire \Delay2_reg_reg_n_0_[1][10] ;
  wire \Delay2_reg_reg_n_0_[1][11] ;
  wire \Delay2_reg_reg_n_0_[1][12] ;
  wire \Delay2_reg_reg_n_0_[1][13] ;
  wire \Delay2_reg_reg_n_0_[1][14] ;
  wire \Delay2_reg_reg_n_0_[1][15] ;
  wire \Delay2_reg_reg_n_0_[1][16] ;
  wire \Delay2_reg_reg_n_0_[1][2] ;
  wire \Delay2_reg_reg_n_0_[1][3] ;
  wire \Delay2_reg_reg_n_0_[1][4] ;
  wire \Delay2_reg_reg_n_0_[1][5] ;
  wire \Delay2_reg_reg_n_0_[1][6] ;
  wire \Delay2_reg_reg_n_0_[1][7] ;
  wire \Delay2_reg_reg_n_0_[1][8] ;
  wire \Delay2_reg_reg_n_0_[1][9] ;
  wire \Delay2_reg_reg_n_0_[2][10] ;
  wire \Delay2_reg_reg_n_0_[2][11] ;
  wire \Delay2_reg_reg_n_0_[2][12] ;
  wire \Delay2_reg_reg_n_0_[2][13] ;
  wire \Delay2_reg_reg_n_0_[2][14] ;
  wire \Delay2_reg_reg_n_0_[2][15] ;
  wire \Delay2_reg_reg_n_0_[2][16] ;
  wire \Delay2_reg_reg_n_0_[2][2] ;
  wire \Delay2_reg_reg_n_0_[2][3] ;
  wire \Delay2_reg_reg_n_0_[2][4] ;
  wire \Delay2_reg_reg_n_0_[2][5] ;
  wire \Delay2_reg_reg_n_0_[2][6] ;
  wire \Delay2_reg_reg_n_0_[2][7] ;
  wire \Delay2_reg_reg_n_0_[2][8] ;
  wire \Delay2_reg_reg_n_0_[2][9] ;
  wire [15:0]Delay30_out1;
  wire \Delay32_reg[0][2]_i_3_n_0 ;
  wire \Delay32_reg[0][2]_i_4_n_0 ;
  wire \Delay32_reg[0][2]_i_5_n_0 ;
  wire \Delay32_reg[0][2]_i_6_n_0 ;
  wire \Delay32_reg[0][6]_i_3_n_0 ;
  wire [6:0]\Delay32_reg_next[0]_9 ;
  wire \Delay32_reg_reg[0][2]_i_2_n_0 ;
  wire \Delay32_reg_reg[0][2]_i_2_n_1 ;
  wire \Delay32_reg_reg[0][2]_i_2_n_2 ;
  wire \Delay32_reg_reg[0][2]_i_2_n_3 ;
  wire [6:0]\Delay32_reg_reg[0]_10 ;
  wire \Delay32_reg_reg_n_0_[1][0] ;
  wire \Delay32_reg_reg_n_0_[1][1] ;
  wire \Delay32_reg_reg_n_0_[1][2] ;
  wire \Delay32_reg_reg_n_0_[1][3] ;
  wire \Delay32_reg_reg_n_0_[1][4] ;
  wire \Delay32_reg_reg_n_0_[1][5] ;
  wire \Delay32_reg_reg_n_0_[1][6] ;
  wire [31:17]Delay34_out1;
  wire [31:0]\Delay36_reg_reg[0]_4 ;
  wire [31:0]\Delay36_reg_reg[1]_5 ;
  wire [31:0]\Delay36_reg_reg[2]_6 ;
  wire \Delay3_out1_reg[10]__1_n_0 ;
  wire \Delay3_out1_reg[11]__1_n_0 ;
  wire \Delay3_out1_reg[12]__1_n_0 ;
  wire \Delay3_out1_reg[13]__1_n_0 ;
  wire \Delay3_out1_reg[14]__1_n_0 ;
  wire \Delay3_out1_reg[15]__1_n_0 ;
  wire \Delay3_out1_reg[16]__1_n_0 ;
  wire \Delay3_out1_reg[2]__1_n_0 ;
  wire \Delay3_out1_reg[3]__1_n_0 ;
  wire \Delay3_out1_reg[4]__1_n_0 ;
  wire \Delay3_out1_reg[5]__1_n_0 ;
  wire \Delay3_out1_reg[6]__1_n_0 ;
  wire \Delay3_out1_reg[7]__1_n_0 ;
  wire \Delay3_out1_reg[8]__1_n_0 ;
  wire \Delay3_out1_reg[9]__1_n_0 ;
  wire [6:0]Delay4_out1;
  wire [13:0]Delay5_out1;
  wire \Delay5_out1[0]_i_1_n_0 ;
  wire \Delay5_out1[10]_i_1_n_0 ;
  wire \Delay5_out1[11]_i_1_n_0 ;
  wire \Delay5_out1[11]_i_3_n_0 ;
  wire \Delay5_out1[11]_i_4_n_0 ;
  wire \Delay5_out1[11]_i_5_n_0 ;
  wire \Delay5_out1[11]_i_6_n_0 ;
  wire \Delay5_out1[12]_i_1_n_0 ;
  wire \Delay5_out1[13]_i_1_n_0 ;
  wire \Delay5_out1[13]_i_3_n_0 ;
  wire \Delay5_out1[13]_i_4_n_0 ;
  wire \Delay5_out1[13]_i_5_n_0 ;
  wire \Delay5_out1[13]_i_6_n_0 ;
  wire \Delay5_out1[1]_i_1_n_0 ;
  wire \Delay5_out1[2]_i_1_n_0 ;
  wire \Delay5_out1[3]_i_1_n_0 ;
  wire \Delay5_out1[3]_i_3_n_0 ;
  wire \Delay5_out1[3]_i_4_n_0 ;
  wire \Delay5_out1[3]_i_5_n_0 ;
  wire \Delay5_out1[4]_i_1_n_0 ;
  wire \Delay5_out1[5]_i_1_n_0 ;
  wire \Delay5_out1[6]_i_1_n_0 ;
  wire \Delay5_out1[7]_i_1_n_0 ;
  wire \Delay5_out1[7]_i_3_n_0 ;
  wire \Delay5_out1[7]_i_4_n_0 ;
  wire \Delay5_out1[7]_i_5_n_0 ;
  wire \Delay5_out1[7]_i_6_n_0 ;
  wire \Delay5_out1[8]_i_1_n_0 ;
  wire \Delay5_out1[9]_i_1_n_0 ;
  wire \Delay5_out1_reg[11]_i_2_n_0 ;
  wire \Delay5_out1_reg[11]_i_2_n_1 ;
  wire \Delay5_out1_reg[11]_i_2_n_2 ;
  wire \Delay5_out1_reg[11]_i_2_n_3 ;
  wire \Delay5_out1_reg[13]_i_2_n_0 ;
  wire \Delay5_out1_reg[13]_i_2_n_1 ;
  wire \Delay5_out1_reg[13]_i_2_n_2 ;
  wire \Delay5_out1_reg[13]_i_2_n_3 ;
  wire \Delay5_out1_reg[3]_i_2_n_0 ;
  wire \Delay5_out1_reg[3]_i_2_n_1 ;
  wire \Delay5_out1_reg[3]_i_2_n_2 ;
  wire \Delay5_out1_reg[3]_i_2_n_3 ;
  wire \Delay5_out1_reg[7]_i_2_n_0 ;
  wire \Delay5_out1_reg[7]_i_2_n_1 ;
  wire \Delay5_out1_reg[7]_i_2_n_2 ;
  wire \Delay5_out1_reg[7]_i_2_n_3 ;
  wire \Delay8_out1_reg[10]__1_n_0 ;
  wire \Delay8_out1_reg[11]__1_n_0 ;
  wire \Delay8_out1_reg[12]__1_n_0 ;
  wire \Delay8_out1_reg[13]__1_n_0 ;
  wire \Delay8_out1_reg[14]__1_n_0 ;
  wire \Delay8_out1_reg[15]__1_n_0 ;
  wire \Delay8_out1_reg[16]__1_n_0 ;
  wire \Delay8_out1_reg[2]__1_n_0 ;
  wire \Delay8_out1_reg[3]__1_n_0 ;
  wire \Delay8_out1_reg[4]__1_n_0 ;
  wire \Delay8_out1_reg[5]__1_n_0 ;
  wire \Delay8_out1_reg[6]__1_n_0 ;
  wire \Delay8_out1_reg[7]__1_n_0 ;
  wire \Delay8_out1_reg[8]__1_n_0 ;
  wire \Delay8_out1_reg[9]__1_n_0 ;
  wire [31:0]Delay9_out1;
  wire \Delay9_out1[11]_i_10_n_0 ;
  wire \Delay9_out1[11]_i_11_n_0 ;
  wire \Delay9_out1[11]_i_12_n_0 ;
  wire \Delay9_out1[11]_i_13_n_0 ;
  wire \Delay9_out1[11]_i_2_n_0 ;
  wire \Delay9_out1[11]_i_3_n_0 ;
  wire \Delay9_out1[11]_i_4_n_0 ;
  wire \Delay9_out1[11]_i_5_n_0 ;
  wire \Delay9_out1[11]_i_6_n_0 ;
  wire \Delay9_out1[11]_i_7_n_0 ;
  wire \Delay9_out1[11]_i_8_n_0 ;
  wire \Delay9_out1[11]_i_9_n_0 ;
  wire \Delay9_out1[15]_i_10_n_0 ;
  wire \Delay9_out1[15]_i_11_n_0 ;
  wire \Delay9_out1[15]_i_12_n_0 ;
  wire \Delay9_out1[15]_i_13_n_0 ;
  wire \Delay9_out1[15]_i_2_n_0 ;
  wire \Delay9_out1[15]_i_3_n_0 ;
  wire \Delay9_out1[15]_i_4_n_0 ;
  wire \Delay9_out1[15]_i_5_n_0 ;
  wire \Delay9_out1[15]_i_6_n_0 ;
  wire \Delay9_out1[15]_i_7_n_0 ;
  wire \Delay9_out1[15]_i_8_n_0 ;
  wire \Delay9_out1[15]_i_9_n_0 ;
  wire \Delay9_out1[19]_i_10_n_0 ;
  wire \Delay9_out1[19]_i_13_n_0 ;
  wire \Delay9_out1[19]_i_14_n_0 ;
  wire \Delay9_out1[19]_i_15_n_0 ;
  wire \Delay9_out1[19]_i_16_n_0 ;
  wire \Delay9_out1[19]_i_17_n_0 ;
  wire \Delay9_out1[19]_i_18_n_0 ;
  wire \Delay9_out1[19]_i_19_n_0 ;
  wire \Delay9_out1[19]_i_20_n_0 ;
  wire \Delay9_out1[19]_i_21_n_0 ;
  wire \Delay9_out1[19]_i_22_n_0 ;
  wire \Delay9_out1[19]_i_23_n_0 ;
  wire \Delay9_out1[19]_i_24_n_0 ;
  wire \Delay9_out1[19]_i_25_n_0 ;
  wire \Delay9_out1[19]_i_26_n_0 ;
  wire \Delay9_out1[19]_i_27_n_0 ;
  wire \Delay9_out1[19]_i_2_n_0 ;
  wire \Delay9_out1[19]_i_3_n_0 ;
  wire \Delay9_out1[19]_i_4_n_0 ;
  wire \Delay9_out1[19]_i_5_n_0 ;
  wire \Delay9_out1[19]_i_6_n_0 ;
  wire \Delay9_out1[19]_i_7_n_0 ;
  wire \Delay9_out1[19]_i_8_n_0 ;
  wire \Delay9_out1[19]_i_9_n_0 ;
  wire \Delay9_out1[23]_i_10_n_0 ;
  wire \Delay9_out1[23]_i_13_n_0 ;
  wire \Delay9_out1[23]_i_14_n_0 ;
  wire \Delay9_out1[23]_i_15_n_0 ;
  wire \Delay9_out1[23]_i_16_n_0 ;
  wire \Delay9_out1[23]_i_17_n_0 ;
  wire \Delay9_out1[23]_i_18_n_0 ;
  wire \Delay9_out1[23]_i_19_n_0 ;
  wire \Delay9_out1[23]_i_20_n_0 ;
  wire \Delay9_out1[23]_i_21_n_0 ;
  wire \Delay9_out1[23]_i_22_n_0 ;
  wire \Delay9_out1[23]_i_23_n_0 ;
  wire \Delay9_out1[23]_i_24_n_0 ;
  wire \Delay9_out1[23]_i_25_n_0 ;
  wire \Delay9_out1[23]_i_26_n_0 ;
  wire \Delay9_out1[23]_i_27_n_0 ;
  wire \Delay9_out1[23]_i_28_n_0 ;
  wire \Delay9_out1[23]_i_29_n_0 ;
  wire \Delay9_out1[23]_i_2_n_0 ;
  wire \Delay9_out1[23]_i_30_n_0 ;
  wire \Delay9_out1[23]_i_31_n_0 ;
  wire \Delay9_out1[23]_i_3_n_0 ;
  wire \Delay9_out1[23]_i_4_n_0 ;
  wire \Delay9_out1[23]_i_5_n_0 ;
  wire \Delay9_out1[23]_i_6_n_0 ;
  wire \Delay9_out1[23]_i_7_n_0 ;
  wire \Delay9_out1[23]_i_8_n_0 ;
  wire \Delay9_out1[23]_i_9_n_0 ;
  wire \Delay9_out1[27]_i_10_n_0 ;
  wire \Delay9_out1[27]_i_13_n_0 ;
  wire \Delay9_out1[27]_i_14_n_0 ;
  wire \Delay9_out1[27]_i_15_n_0 ;
  wire \Delay9_out1[27]_i_16_n_0 ;
  wire \Delay9_out1[27]_i_17_n_0 ;
  wire \Delay9_out1[27]_i_18_n_0 ;
  wire \Delay9_out1[27]_i_19_n_0 ;
  wire \Delay9_out1[27]_i_20_n_0 ;
  wire \Delay9_out1[27]_i_21_n_0 ;
  wire \Delay9_out1[27]_i_22_n_0 ;
  wire \Delay9_out1[27]_i_23_n_0 ;
  wire \Delay9_out1[27]_i_24_n_0 ;
  wire \Delay9_out1[27]_i_25_n_0 ;
  wire \Delay9_out1[27]_i_26_n_0 ;
  wire \Delay9_out1[27]_i_27_n_0 ;
  wire \Delay9_out1[27]_i_28_n_0 ;
  wire \Delay9_out1[27]_i_29_n_0 ;
  wire \Delay9_out1[27]_i_2_n_0 ;
  wire \Delay9_out1[27]_i_30_n_0 ;
  wire \Delay9_out1[27]_i_31_n_0 ;
  wire \Delay9_out1[27]_i_3_n_0 ;
  wire \Delay9_out1[27]_i_4_n_0 ;
  wire \Delay9_out1[27]_i_5_n_0 ;
  wire \Delay9_out1[27]_i_6_n_0 ;
  wire \Delay9_out1[27]_i_7_n_0 ;
  wire \Delay9_out1[27]_i_8_n_0 ;
  wire \Delay9_out1[27]_i_9_n_0 ;
  wire \Delay9_out1[31]_i_11_n_0 ;
  wire \Delay9_out1[31]_i_12_n_0 ;
  wire \Delay9_out1[31]_i_13_n_0 ;
  wire \Delay9_out1[31]_i_14_n_0 ;
  wire \Delay9_out1[31]_i_15_n_0 ;
  wire \Delay9_out1[31]_i_16_n_0 ;
  wire \Delay9_out1[31]_i_17_n_0 ;
  wire \Delay9_out1[31]_i_18_n_0 ;
  wire \Delay9_out1[31]_i_19_n_0 ;
  wire \Delay9_out1[31]_i_20_n_0 ;
  wire \Delay9_out1[31]_i_21_n_0 ;
  wire \Delay9_out1[31]_i_22_n_0 ;
  wire \Delay9_out1[31]_i_23_n_0 ;
  wire \Delay9_out1[31]_i_24_n_0 ;
  wire \Delay9_out1[31]_i_25_n_0 ;
  wire \Delay9_out1[31]_i_26_n_0 ;
  wire \Delay9_out1[31]_i_27_n_0 ;
  wire \Delay9_out1[31]_i_2_n_0 ;
  wire \Delay9_out1[31]_i_3_n_0 ;
  wire \Delay9_out1[31]_i_4_n_0 ;
  wire \Delay9_out1[31]_i_5_n_0 ;
  wire \Delay9_out1[31]_i_6_n_0 ;
  wire \Delay9_out1[31]_i_7_n_0 ;
  wire \Delay9_out1[31]_i_8_n_0 ;
  wire \Delay9_out1[3]_i_2_n_0 ;
  wire \Delay9_out1[3]_i_3_n_0 ;
  wire \Delay9_out1[3]_i_4_n_0 ;
  wire \Delay9_out1[3]_i_5_n_0 ;
  wire \Delay9_out1[3]_i_6_n_0 ;
  wire \Delay9_out1[3]_i_7_n_0 ;
  wire \Delay9_out1[3]_i_8_n_0 ;
  wire \Delay9_out1[3]_i_9_n_0 ;
  wire \Delay9_out1[7]_i_10_n_0 ;
  wire \Delay9_out1[7]_i_11_n_0 ;
  wire \Delay9_out1[7]_i_12_n_0 ;
  wire \Delay9_out1[7]_i_13_n_0 ;
  wire \Delay9_out1[7]_i_2_n_0 ;
  wire \Delay9_out1[7]_i_3_n_0 ;
  wire \Delay9_out1[7]_i_4_n_0 ;
  wire \Delay9_out1[7]_i_5_n_0 ;
  wire \Delay9_out1[7]_i_6_n_0 ;
  wire \Delay9_out1[7]_i_7_n_0 ;
  wire \Delay9_out1[7]_i_8_n_0 ;
  wire \Delay9_out1[7]_i_9_n_0 ;
  wire \Delay9_out1_reg[11]_i_1_n_0 ;
  wire \Delay9_out1_reg[11]_i_1_n_1 ;
  wire \Delay9_out1_reg[11]_i_1_n_2 ;
  wire \Delay9_out1_reg[11]_i_1_n_3 ;
  wire \Delay9_out1_reg[15]_i_1_n_0 ;
  wire \Delay9_out1_reg[15]_i_1_n_1 ;
  wire \Delay9_out1_reg[15]_i_1_n_2 ;
  wire \Delay9_out1_reg[15]_i_1_n_3 ;
  wire \Delay9_out1_reg[19]_i_11_0 ;
  wire \Delay9_out1_reg[19]_i_11_1 ;
  wire \Delay9_out1_reg[19]_i_11_n_0 ;
  wire \Delay9_out1_reg[19]_i_11_n_1 ;
  wire \Delay9_out1_reg[19]_i_11_n_2 ;
  wire \Delay9_out1_reg[19]_i_11_n_3 ;
  wire \Delay9_out1_reg[19]_i_12_0 ;
  wire \Delay9_out1_reg[19]_i_12_1 ;
  wire \Delay9_out1_reg[19]_i_12_n_0 ;
  wire \Delay9_out1_reg[19]_i_12_n_1 ;
  wire \Delay9_out1_reg[19]_i_12_n_2 ;
  wire \Delay9_out1_reg[19]_i_12_n_3 ;
  wire \Delay9_out1_reg[19]_i_12_n_4 ;
  wire \Delay9_out1_reg[19]_i_12_n_5 ;
  wire \Delay9_out1_reg[19]_i_12_n_6 ;
  wire \Delay9_out1_reg[19]_i_12_n_7 ;
  wire \Delay9_out1_reg[19]_i_1_n_0 ;
  wire \Delay9_out1_reg[19]_i_1_n_1 ;
  wire \Delay9_out1_reg[19]_i_1_n_2 ;
  wire \Delay9_out1_reg[19]_i_1_n_3 ;
  wire \Delay9_out1_reg[23]_i_11_n_0 ;
  wire \Delay9_out1_reg[23]_i_11_n_1 ;
  wire \Delay9_out1_reg[23]_i_11_n_2 ;
  wire \Delay9_out1_reg[23]_i_11_n_3 ;
  wire \Delay9_out1_reg[23]_i_12_n_0 ;
  wire \Delay9_out1_reg[23]_i_12_n_1 ;
  wire \Delay9_out1_reg[23]_i_12_n_2 ;
  wire \Delay9_out1_reg[23]_i_12_n_3 ;
  wire \Delay9_out1_reg[23]_i_12_n_4 ;
  wire \Delay9_out1_reg[23]_i_12_n_5 ;
  wire \Delay9_out1_reg[23]_i_12_n_6 ;
  wire \Delay9_out1_reg[23]_i_12_n_7 ;
  wire \Delay9_out1_reg[23]_i_1_n_0 ;
  wire \Delay9_out1_reg[23]_i_1_n_1 ;
  wire \Delay9_out1_reg[23]_i_1_n_2 ;
  wire \Delay9_out1_reg[23]_i_1_n_3 ;
  wire \Delay9_out1_reg[27]_i_11_n_0 ;
  wire \Delay9_out1_reg[27]_i_11_n_1 ;
  wire \Delay9_out1_reg[27]_i_11_n_2 ;
  wire \Delay9_out1_reg[27]_i_11_n_3 ;
  wire \Delay9_out1_reg[27]_i_12_n_0 ;
  wire \Delay9_out1_reg[27]_i_12_n_1 ;
  wire \Delay9_out1_reg[27]_i_12_n_2 ;
  wire \Delay9_out1_reg[27]_i_12_n_3 ;
  wire \Delay9_out1_reg[27]_i_12_n_4 ;
  wire \Delay9_out1_reg[27]_i_12_n_5 ;
  wire \Delay9_out1_reg[27]_i_12_n_6 ;
  wire \Delay9_out1_reg[27]_i_12_n_7 ;
  wire \Delay9_out1_reg[27]_i_1_n_0 ;
  wire \Delay9_out1_reg[27]_i_1_n_1 ;
  wire \Delay9_out1_reg[27]_i_1_n_2 ;
  wire \Delay9_out1_reg[27]_i_1_n_3 ;
  wire \Delay9_out1_reg[31]_i_10_n_1 ;
  wire \Delay9_out1_reg[31]_i_10_n_2 ;
  wire \Delay9_out1_reg[31]_i_10_n_3 ;
  wire \Delay9_out1_reg[31]_i_10_n_5 ;
  wire \Delay9_out1_reg[31]_i_10_n_6 ;
  wire \Delay9_out1_reg[31]_i_10_n_7 ;
  wire \Delay9_out1_reg[31]_i_1_n_1 ;
  wire \Delay9_out1_reg[31]_i_1_n_2 ;
  wire \Delay9_out1_reg[31]_i_1_n_3 ;
  wire \Delay9_out1_reg[31]_i_9_n_1 ;
  wire \Delay9_out1_reg[31]_i_9_n_2 ;
  wire \Delay9_out1_reg[31]_i_9_n_3 ;
  wire \Delay9_out1_reg[3]_i_1_n_0 ;
  wire \Delay9_out1_reg[3]_i_1_n_1 ;
  wire \Delay9_out1_reg[3]_i_1_n_2 ;
  wire \Delay9_out1_reg[3]_i_1_n_3 ;
  wire \Delay9_out1_reg[7]_i_1_n_0 ;
  wire \Delay9_out1_reg[7]_i_1_n_1 ;
  wire \Delay9_out1_reg[7]_i_1_n_2 ;
  wire \Delay9_out1_reg[7]_i_1_n_3 ;
  wire Product1_mul_temp__0_n_58;
  wire Product1_mul_temp__0_n_59;
  wire Product1_mul_temp__0_n_60;
  wire Product1_mul_temp__0_n_61;
  wire Product1_mul_temp__0_n_62;
  wire Product1_mul_temp__0_n_63;
  wire Product1_mul_temp__0_n_64;
  wire Product1_mul_temp__0_n_65;
  wire Product1_mul_temp__0_n_66;
  wire Product1_mul_temp__0_n_67;
  wire Product1_mul_temp__0_n_68;
  wire Product1_mul_temp__0_n_69;
  wire Product1_mul_temp__0_n_70;
  wire Product1_mul_temp__0_n_71;
  wire Product1_mul_temp__0_n_72;
  wire Product1_mul_temp__0_n_73;
  wire Product1_mul_temp__0_n_74;
  wire Product1_mul_temp__0_n_75;
  wire Product1_mul_temp__0_n_76;
  wire Product1_mul_temp__0_n_77;
  wire Product1_mul_temp__0_n_78;
  wire Product1_mul_temp__0_n_79;
  wire Product1_mul_temp__0_n_80;
  wire Product1_mul_temp__0_n_81;
  wire Product1_mul_temp__0_n_82;
  wire Product1_mul_temp__0_n_83;
  wire Product1_mul_temp__0_n_84;
  wire Product1_mul_temp__0_n_85;
  wire Product1_mul_temp_n_101;
  wire Product1_mul_temp_n_102;
  wire Product1_mul_temp_n_103;
  wire Product1_mul_temp_n_104;
  wire Product1_mul_temp_n_105;
  wire Product1_mul_temp_n_106;
  wire Product1_mul_temp_n_107;
  wire Product1_mul_temp_n_108;
  wire Product1_mul_temp_n_109;
  wire Product1_mul_temp_n_110;
  wire Product1_mul_temp_n_111;
  wire Product1_mul_temp_n_112;
  wire Product1_mul_temp_n_113;
  wire Product1_mul_temp_n_114;
  wire Product1_mul_temp_n_115;
  wire Product1_mul_temp_n_116;
  wire Product1_mul_temp_n_117;
  wire Product1_mul_temp_n_118;
  wire Product1_mul_temp_n_119;
  wire Product1_mul_temp_n_120;
  wire Product1_mul_temp_n_121;
  wire Product1_mul_temp_n_122;
  wire Product1_mul_temp_n_123;
  wire Product1_mul_temp_n_124;
  wire Product1_mul_temp_n_125;
  wire Product1_mul_temp_n_126;
  wire Product1_mul_temp_n_127;
  wire Product1_mul_temp_n_128;
  wire Product1_mul_temp_n_129;
  wire Product1_mul_temp_n_130;
  wire Product1_mul_temp_n_131;
  wire Product1_mul_temp_n_132;
  wire Product1_mul_temp_n_133;
  wire Product1_mul_temp_n_134;
  wire Product1_mul_temp_n_135;
  wire Product1_mul_temp_n_136;
  wire Product1_mul_temp_n_137;
  wire Product1_mul_temp_n_138;
  wire Product1_mul_temp_n_139;
  wire Product1_mul_temp_n_140;
  wire Product1_mul_temp_n_141;
  wire Product1_mul_temp_n_142;
  wire Product1_mul_temp_n_143;
  wire Product1_mul_temp_n_144;
  wire Product1_mul_temp_n_145;
  wire Product1_mul_temp_n_146;
  wire Product1_mul_temp_n_147;
  wire Product1_mul_temp_n_148;
  wire Product1_mul_temp_n_149;
  wire Product1_mul_temp_n_150;
  wire Product1_mul_temp_n_151;
  wire Product1_mul_temp_n_152;
  wire Product1_mul_temp_n_153;
  wire Product1_mul_temp_n_58;
  wire Product1_mul_temp_n_59;
  wire Product1_mul_temp_n_60;
  wire Product1_mul_temp_n_61;
  wire Product1_mul_temp_n_62;
  wire Product1_mul_temp_n_63;
  wire Product1_mul_temp_n_64;
  wire Product1_mul_temp_n_65;
  wire Product1_mul_temp_n_66;
  wire Product1_mul_temp_n_67;
  wire Product1_mul_temp_n_68;
  wire Product1_mul_temp_n_69;
  wire Product1_mul_temp_n_70;
  wire Product1_mul_temp_n_71;
  wire Product1_mul_temp_n_72;
  wire Product1_mul_temp_n_73;
  wire Product1_mul_temp_n_74;
  wire Product1_mul_temp_n_75;
  wire Product1_mul_temp_n_76;
  wire Product1_mul_temp_n_77;
  wire Product1_mul_temp_n_78;
  wire Product1_mul_temp_n_79;
  wire Product1_mul_temp_n_80;
  wire Product1_mul_temp_n_81;
  wire Product1_mul_temp_n_82;
  wire Product1_mul_temp_n_83;
  wire Product1_mul_temp_n_84;
  wire Product1_mul_temp_n_85;
  wire Product1_mul_temp_n_86;
  wire Product1_mul_temp_n_87;
  wire Product1_mul_temp_n_88;
  wire Product_mul_temp__0_n_100;
  wire Product_mul_temp__0_n_101;
  wire Product_mul_temp__0_n_102;
  wire Product_mul_temp__0_n_103;
  wire Product_mul_temp__0_n_104;
  wire Product_mul_temp__0_n_105;
  wire Product_mul_temp__0_n_58;
  wire Product_mul_temp__0_n_59;
  wire Product_mul_temp__0_n_60;
  wire Product_mul_temp__0_n_61;
  wire Product_mul_temp__0_n_62;
  wire Product_mul_temp__0_n_63;
  wire Product_mul_temp__0_n_64;
  wire Product_mul_temp__0_n_65;
  wire Product_mul_temp__0_n_66;
  wire Product_mul_temp__0_n_67;
  wire Product_mul_temp__0_n_68;
  wire Product_mul_temp__0_n_69;
  wire Product_mul_temp__0_n_70;
  wire Product_mul_temp__0_n_71;
  wire Product_mul_temp__0_n_72;
  wire Product_mul_temp__0_n_73;
  wire Product_mul_temp__0_n_74;
  wire Product_mul_temp__0_n_75;
  wire Product_mul_temp__0_n_76;
  wire Product_mul_temp__0_n_77;
  wire Product_mul_temp__0_n_78;
  wire Product_mul_temp__0_n_79;
  wire Product_mul_temp__0_n_80;
  wire Product_mul_temp__0_n_81;
  wire Product_mul_temp__0_n_82;
  wire Product_mul_temp__0_n_83;
  wire Product_mul_temp__0_n_84;
  wire Product_mul_temp__0_n_85;
  wire Product_mul_temp__0_n_86;
  wire Product_mul_temp__0_n_87;
  wire Product_mul_temp__0_n_88;
  wire Product_mul_temp__0_n_89;
  wire Product_mul_temp__0_n_90;
  wire Product_mul_temp__0_n_91;
  wire Product_mul_temp__0_n_92;
  wire Product_mul_temp__0_n_93;
  wire Product_mul_temp__0_n_94;
  wire Product_mul_temp__0_n_95;
  wire Product_mul_temp__0_n_96;
  wire Product_mul_temp__0_n_97;
  wire Product_mul_temp__0_n_98;
  wire Product_mul_temp__0_n_99;
  wire Product_mul_temp__1_n_100;
  wire Product_mul_temp__1_n_101;
  wire Product_mul_temp__1_n_102;
  wire Product_mul_temp__1_n_103;
  wire Product_mul_temp__1_n_104;
  wire Product_mul_temp__1_n_105;
  wire Product_mul_temp__1_n_106;
  wire Product_mul_temp__1_n_107;
  wire Product_mul_temp__1_n_108;
  wire Product_mul_temp__1_n_109;
  wire Product_mul_temp__1_n_110;
  wire Product_mul_temp__1_n_111;
  wire Product_mul_temp__1_n_112;
  wire Product_mul_temp__1_n_113;
  wire Product_mul_temp__1_n_114;
  wire Product_mul_temp__1_n_115;
  wire Product_mul_temp__1_n_116;
  wire Product_mul_temp__1_n_117;
  wire Product_mul_temp__1_n_118;
  wire Product_mul_temp__1_n_119;
  wire Product_mul_temp__1_n_120;
  wire Product_mul_temp__1_n_121;
  wire Product_mul_temp__1_n_122;
  wire Product_mul_temp__1_n_123;
  wire Product_mul_temp__1_n_124;
  wire Product_mul_temp__1_n_125;
  wire Product_mul_temp__1_n_126;
  wire Product_mul_temp__1_n_127;
  wire Product_mul_temp__1_n_128;
  wire Product_mul_temp__1_n_129;
  wire Product_mul_temp__1_n_130;
  wire Product_mul_temp__1_n_131;
  wire Product_mul_temp__1_n_132;
  wire Product_mul_temp__1_n_133;
  wire Product_mul_temp__1_n_134;
  wire Product_mul_temp__1_n_135;
  wire Product_mul_temp__1_n_136;
  wire Product_mul_temp__1_n_137;
  wire Product_mul_temp__1_n_138;
  wire Product_mul_temp__1_n_139;
  wire Product_mul_temp__1_n_140;
  wire Product_mul_temp__1_n_141;
  wire Product_mul_temp__1_n_142;
  wire Product_mul_temp__1_n_143;
  wire Product_mul_temp__1_n_144;
  wire Product_mul_temp__1_n_145;
  wire Product_mul_temp__1_n_146;
  wire Product_mul_temp__1_n_147;
  wire Product_mul_temp__1_n_148;
  wire Product_mul_temp__1_n_149;
  wire Product_mul_temp__1_n_150;
  wire Product_mul_temp__1_n_151;
  wire Product_mul_temp__1_n_152;
  wire Product_mul_temp__1_n_153;
  wire Product_mul_temp__1_n_24;
  wire Product_mul_temp__1_n_25;
  wire Product_mul_temp__1_n_26;
  wire Product_mul_temp__1_n_27;
  wire Product_mul_temp__1_n_28;
  wire Product_mul_temp__1_n_29;
  wire Product_mul_temp__1_n_30;
  wire Product_mul_temp__1_n_31;
  wire Product_mul_temp__1_n_32;
  wire Product_mul_temp__1_n_33;
  wire Product_mul_temp__1_n_34;
  wire Product_mul_temp__1_n_35;
  wire Product_mul_temp__1_n_36;
  wire Product_mul_temp__1_n_37;
  wire Product_mul_temp__1_n_38;
  wire Product_mul_temp__1_n_39;
  wire Product_mul_temp__1_n_40;
  wire Product_mul_temp__1_n_41;
  wire Product_mul_temp__1_n_42;
  wire Product_mul_temp__1_n_43;
  wire Product_mul_temp__1_n_44;
  wire Product_mul_temp__1_n_45;
  wire Product_mul_temp__1_n_46;
  wire Product_mul_temp__1_n_47;
  wire Product_mul_temp__1_n_48;
  wire Product_mul_temp__1_n_49;
  wire Product_mul_temp__1_n_50;
  wire Product_mul_temp__1_n_51;
  wire Product_mul_temp__1_n_52;
  wire Product_mul_temp__1_n_53;
  wire Product_mul_temp__1_n_58;
  wire Product_mul_temp__1_n_59;
  wire Product_mul_temp__1_n_60;
  wire Product_mul_temp__1_n_61;
  wire Product_mul_temp__1_n_62;
  wire Product_mul_temp__1_n_63;
  wire Product_mul_temp__1_n_64;
  wire Product_mul_temp__1_n_65;
  wire Product_mul_temp__1_n_66;
  wire Product_mul_temp__1_n_67;
  wire Product_mul_temp__1_n_68;
  wire Product_mul_temp__1_n_69;
  wire Product_mul_temp__1_n_70;
  wire Product_mul_temp__1_n_71;
  wire Product_mul_temp__1_n_72;
  wire Product_mul_temp__1_n_73;
  wire Product_mul_temp__1_n_74;
  wire Product_mul_temp__1_n_75;
  wire Product_mul_temp__1_n_76;
  wire Product_mul_temp__1_n_77;
  wire Product_mul_temp__1_n_78;
  wire Product_mul_temp__1_n_79;
  wire Product_mul_temp__1_n_80;
  wire Product_mul_temp__1_n_81;
  wire Product_mul_temp__1_n_82;
  wire Product_mul_temp__1_n_83;
  wire Product_mul_temp__1_n_84;
  wire Product_mul_temp__1_n_85;
  wire Product_mul_temp__1_n_86;
  wire Product_mul_temp__1_n_87;
  wire Product_mul_temp__1_n_88;
  wire Product_mul_temp__1_n_89;
  wire Product_mul_temp__1_n_90;
  wire Product_mul_temp__1_n_91;
  wire Product_mul_temp__1_n_92;
  wire Product_mul_temp__1_n_93;
  wire Product_mul_temp__1_n_94;
  wire Product_mul_temp__1_n_95;
  wire Product_mul_temp__1_n_96;
  wire Product_mul_temp__1_n_97;
  wire Product_mul_temp__1_n_98;
  wire Product_mul_temp__1_n_99;
  wire Product_mul_temp__2_n_100;
  wire Product_mul_temp__2_n_101;
  wire Product_mul_temp__2_n_102;
  wire Product_mul_temp__2_n_103;
  wire Product_mul_temp__2_n_104;
  wire Product_mul_temp__2_n_105;
  wire Product_mul_temp__2_n_58;
  wire Product_mul_temp__2_n_59;
  wire Product_mul_temp__2_n_60;
  wire Product_mul_temp__2_n_61;
  wire Product_mul_temp__2_n_62;
  wire Product_mul_temp__2_n_63;
  wire Product_mul_temp__2_n_64;
  wire Product_mul_temp__2_n_65;
  wire Product_mul_temp__2_n_66;
  wire Product_mul_temp__2_n_67;
  wire Product_mul_temp__2_n_68;
  wire Product_mul_temp__2_n_69;
  wire Product_mul_temp__2_n_70;
  wire Product_mul_temp__2_n_71;
  wire Product_mul_temp__2_n_72;
  wire Product_mul_temp__2_n_73;
  wire Product_mul_temp__2_n_74;
  wire Product_mul_temp__2_n_75;
  wire Product_mul_temp__2_n_76;
  wire Product_mul_temp__2_n_77;
  wire Product_mul_temp__2_n_78;
  wire Product_mul_temp__2_n_79;
  wire Product_mul_temp__2_n_80;
  wire Product_mul_temp__2_n_81;
  wire Product_mul_temp__2_n_82;
  wire Product_mul_temp__2_n_83;
  wire Product_mul_temp__2_n_84;
  wire Product_mul_temp__2_n_85;
  wire Product_mul_temp__2_n_86;
  wire Product_mul_temp__2_n_87;
  wire Product_mul_temp__2_n_88;
  wire Product_mul_temp__2_n_89;
  wire Product_mul_temp__2_n_90;
  wire Product_mul_temp__2_n_91;
  wire Product_mul_temp__2_n_92;
  wire Product_mul_temp__2_n_93;
  wire Product_mul_temp__2_n_94;
  wire Product_mul_temp__2_n_95;
  wire Product_mul_temp__2_n_96;
  wire Product_mul_temp__2_n_97;
  wire Product_mul_temp__2_n_98;
  wire Product_mul_temp__2_n_99;
  wire Product_mul_temp_n_100;
  wire Product_mul_temp_n_101;
  wire Product_mul_temp_n_102;
  wire Product_mul_temp_n_103;
  wire Product_mul_temp_n_104;
  wire Product_mul_temp_n_105;
  wire Product_mul_temp_n_106;
  wire Product_mul_temp_n_107;
  wire Product_mul_temp_n_108;
  wire Product_mul_temp_n_109;
  wire Product_mul_temp_n_110;
  wire Product_mul_temp_n_111;
  wire Product_mul_temp_n_112;
  wire Product_mul_temp_n_113;
  wire Product_mul_temp_n_114;
  wire Product_mul_temp_n_115;
  wire Product_mul_temp_n_116;
  wire Product_mul_temp_n_117;
  wire Product_mul_temp_n_118;
  wire Product_mul_temp_n_119;
  wire Product_mul_temp_n_120;
  wire Product_mul_temp_n_121;
  wire Product_mul_temp_n_122;
  wire Product_mul_temp_n_123;
  wire Product_mul_temp_n_124;
  wire Product_mul_temp_n_125;
  wire Product_mul_temp_n_126;
  wire Product_mul_temp_n_127;
  wire Product_mul_temp_n_128;
  wire Product_mul_temp_n_129;
  wire Product_mul_temp_n_130;
  wire Product_mul_temp_n_131;
  wire Product_mul_temp_n_132;
  wire Product_mul_temp_n_133;
  wire Product_mul_temp_n_134;
  wire Product_mul_temp_n_135;
  wire Product_mul_temp_n_136;
  wire Product_mul_temp_n_137;
  wire Product_mul_temp_n_138;
  wire Product_mul_temp_n_139;
  wire Product_mul_temp_n_140;
  wire Product_mul_temp_n_141;
  wire Product_mul_temp_n_142;
  wire Product_mul_temp_n_143;
  wire Product_mul_temp_n_144;
  wire Product_mul_temp_n_145;
  wire Product_mul_temp_n_146;
  wire Product_mul_temp_n_147;
  wire Product_mul_temp_n_148;
  wire Product_mul_temp_n_149;
  wire Product_mul_temp_n_150;
  wire Product_mul_temp_n_151;
  wire Product_mul_temp_n_152;
  wire Product_mul_temp_n_153;
  wire Product_mul_temp_n_58;
  wire Product_mul_temp_n_59;
  wire Product_mul_temp_n_60;
  wire Product_mul_temp_n_61;
  wire Product_mul_temp_n_62;
  wire Product_mul_temp_n_63;
  wire Product_mul_temp_n_64;
  wire Product_mul_temp_n_65;
  wire Product_mul_temp_n_66;
  wire Product_mul_temp_n_67;
  wire Product_mul_temp_n_68;
  wire Product_mul_temp_n_69;
  wire Product_mul_temp_n_70;
  wire Product_mul_temp_n_71;
  wire Product_mul_temp_n_72;
  wire Product_mul_temp_n_73;
  wire Product_mul_temp_n_74;
  wire Product_mul_temp_n_75;
  wire Product_mul_temp_n_76;
  wire Product_mul_temp_n_77;
  wire Product_mul_temp_n_78;
  wire Product_mul_temp_n_79;
  wire Product_mul_temp_n_80;
  wire Product_mul_temp_n_81;
  wire Product_mul_temp_n_82;
  wire Product_mul_temp_n_83;
  wire Product_mul_temp_n_84;
  wire Product_mul_temp_n_85;
  wire Product_mul_temp_n_86;
  wire Product_mul_temp_n_87;
  wire Product_mul_temp_n_88;
  wire Product_mul_temp_n_89;
  wire Product_mul_temp_n_90;
  wire Product_mul_temp_n_91;
  wire Product_mul_temp_n_92;
  wire Product_mul_temp_n_93;
  wire Product_mul_temp_n_94;
  wire Product_mul_temp_n_95;
  wire Product_mul_temp_n_96;
  wire Product_mul_temp_n_97;
  wire Product_mul_temp_n_98;
  wire Product_mul_temp_n_99;
  wire [1:0]Q;
  wire RESIZE0;
  wire RESIZE0_in0;
  wire [29:14]RESIZE1_in;
  wire [20:1]Sum2_add_cast;
  wire addr_chg;
  wire [31:0]amplitude;
  wire clk;
  wire [20:0]cnt_1;
  wire [11:0]cnt_reg;
  wire \dac0[13]_i_10_n_0 ;
  wire \dac0[13]_i_11_n_0 ;
  wire \dac0[13]_i_4_n_0 ;
  wire \dac0[13]_i_5_n_0 ;
  wire \dac0[13]_i_6_n_0 ;
  wire \dac0[13]_i_7_n_0 ;
  wire \dac0[13]_i_8_n_0 ;
  wire \dac0[13]_i_9_n_0 ;
  wire \dac0[15]_i_4_n_0 ;
  wire \dac0[15]_i_5_n_0 ;
  wire \dac0[15]_i_6_n_0 ;
  wire \dac0[15]_i_7_n_0 ;
  wire \dac0[15]_i_8_n_0 ;
  wire \dac0[15]_i_9_n_0 ;
  wire \dac0[5]_i_10_n_0 ;
  wire \dac0[5]_i_11_n_0 ;
  wire \dac0[5]_i_12_n_0 ;
  wire \dac0[5]_i_14_n_0 ;
  wire \dac0[5]_i_15_n_0 ;
  wire \dac0[5]_i_16_n_0 ;
  wire \dac0[5]_i_17_n_0 ;
  wire \dac0[5]_i_19_n_0 ;
  wire \dac0[5]_i_20_n_0 ;
  wire \dac0[5]_i_21_n_0 ;
  wire \dac0[5]_i_22_n_0 ;
  wire \dac0[5]_i_24_n_0 ;
  wire \dac0[5]_i_25_n_0 ;
  wire \dac0[5]_i_26_n_0 ;
  wire \dac0[5]_i_27_n_0 ;
  wire \dac0[5]_i_29_n_0 ;
  wire \dac0[5]_i_30_n_0 ;
  wire \dac0[5]_i_31_n_0 ;
  wire \dac0[5]_i_32_n_0 ;
  wire \dac0[5]_i_33_n_0 ;
  wire \dac0[5]_i_34_n_0 ;
  wire \dac0[5]_i_35_n_0 ;
  wire \dac0[5]_i_4_n_0 ;
  wire \dac0[5]_i_5_n_0 ;
  wire \dac0[5]_i_6_n_0 ;
  wire \dac0[5]_i_7_n_0 ;
  wire \dac0[5]_i_9_n_0 ;
  wire \dac0[9]_i_3_n_0 ;
  wire \dac0[9]_i_4_n_0 ;
  wire \dac0[9]_i_5_n_0 ;
  wire \dac0[9]_i_6_n_0 ;
  wire \dac0_reg[13]_i_2_n_0 ;
  wire \dac0_reg[13]_i_2_n_1 ;
  wire \dac0_reg[13]_i_2_n_2 ;
  wire \dac0_reg[13]_i_2_n_3 ;
  wire \dac0_reg[13]_i_3_n_0 ;
  wire \dac0_reg[13]_i_3_n_1 ;
  wire \dac0_reg[13]_i_3_n_2 ;
  wire \dac0_reg[13]_i_3_n_3 ;
  wire \dac0_reg[15]_i_2_n_3 ;
  wire \dac0_reg[15]_i_3_n_0 ;
  wire \dac0_reg[15]_i_3_n_1 ;
  wire \dac0_reg[15]_i_3_n_2 ;
  wire \dac0_reg[15]_i_3_n_3 ;
  wire \dac0_reg[5]_i_13_n_0 ;
  wire \dac0_reg[5]_i_13_n_1 ;
  wire \dac0_reg[5]_i_13_n_2 ;
  wire \dac0_reg[5]_i_13_n_3 ;
  wire \dac0_reg[5]_i_18_n_0 ;
  wire \dac0_reg[5]_i_18_n_1 ;
  wire \dac0_reg[5]_i_18_n_2 ;
  wire \dac0_reg[5]_i_18_n_3 ;
  wire \dac0_reg[5]_i_23_n_0 ;
  wire \dac0_reg[5]_i_23_n_1 ;
  wire \dac0_reg[5]_i_23_n_2 ;
  wire \dac0_reg[5]_i_23_n_3 ;
  wire \dac0_reg[5]_i_28_n_0 ;
  wire \dac0_reg[5]_i_28_n_1 ;
  wire \dac0_reg[5]_i_28_n_2 ;
  wire \dac0_reg[5]_i_28_n_3 ;
  wire \dac0_reg[5]_i_2_n_0 ;
  wire \dac0_reg[5]_i_2_n_1 ;
  wire \dac0_reg[5]_i_2_n_2 ;
  wire \dac0_reg[5]_i_2_n_3 ;
  wire \dac0_reg[5]_i_3_n_0 ;
  wire \dac0_reg[5]_i_3_n_1 ;
  wire \dac0_reg[5]_i_3_n_2 ;
  wire \dac0_reg[5]_i_3_n_3 ;
  wire \dac0_reg[5]_i_8_n_0 ;
  wire \dac0_reg[5]_i_8_n_1 ;
  wire \dac0_reg[5]_i_8_n_2 ;
  wire \dac0_reg[5]_i_8_n_3 ;
  wire \dac0_reg[9]_i_2_n_0 ;
  wire \dac0_reg[9]_i_2_n_1 ;
  wire \dac0_reg[9]_i_2_n_2 ;
  wire \dac0_reg[9]_i_2_n_3 ;
  wire [31:0]dt;
  wire dt_2_mul_temp__0_n_100;
  wire dt_2_mul_temp__0_n_101;
  wire dt_2_mul_temp__0_n_102;
  wire dt_2_mul_temp__0_n_103;
  wire dt_2_mul_temp__0_n_104;
  wire dt_2_mul_temp__0_n_105;
  wire dt_2_mul_temp__0_n_58;
  wire dt_2_mul_temp__0_n_59;
  wire dt_2_mul_temp__0_n_60;
  wire dt_2_mul_temp__0_n_61;
  wire dt_2_mul_temp__0_n_62;
  wire dt_2_mul_temp__0_n_63;
  wire dt_2_mul_temp__0_n_64;
  wire dt_2_mul_temp__0_n_65;
  wire dt_2_mul_temp__0_n_66;
  wire dt_2_mul_temp__0_n_67;
  wire dt_2_mul_temp__0_n_68;
  wire dt_2_mul_temp__0_n_69;
  wire dt_2_mul_temp__0_n_70;
  wire dt_2_mul_temp__0_n_71;
  wire dt_2_mul_temp__0_n_72;
  wire dt_2_mul_temp__0_n_73;
  wire dt_2_mul_temp__0_n_74;
  wire dt_2_mul_temp__0_n_75;
  wire dt_2_mul_temp__0_n_76;
  wire dt_2_mul_temp__0_n_77;
  wire dt_2_mul_temp__0_n_78;
  wire dt_2_mul_temp__0_n_79;
  wire dt_2_mul_temp__0_n_80;
  wire dt_2_mul_temp__0_n_81;
  wire dt_2_mul_temp__0_n_82;
  wire dt_2_mul_temp__0_n_83;
  wire dt_2_mul_temp__0_n_84;
  wire dt_2_mul_temp__0_n_85;
  wire dt_2_mul_temp__0_n_86;
  wire dt_2_mul_temp__0_n_87;
  wire dt_2_mul_temp__0_n_88;
  wire dt_2_mul_temp__0_n_89;
  wire dt_2_mul_temp__0_n_90;
  wire dt_2_mul_temp__0_n_91;
  wire dt_2_mul_temp__0_n_92;
  wire dt_2_mul_temp__0_n_93;
  wire dt_2_mul_temp__0_n_94;
  wire dt_2_mul_temp__0_n_95;
  wire dt_2_mul_temp__0_n_96;
  wire dt_2_mul_temp__0_n_97;
  wire dt_2_mul_temp__0_n_98;
  wire dt_2_mul_temp__0_n_99;
  wire dt_2_mul_temp__1_n_100;
  wire dt_2_mul_temp__1_n_101;
  wire dt_2_mul_temp__1_n_102;
  wire dt_2_mul_temp__1_n_103;
  wire dt_2_mul_temp__1_n_104;
  wire dt_2_mul_temp__1_n_105;
  wire dt_2_mul_temp__1_n_106;
  wire dt_2_mul_temp__1_n_107;
  wire dt_2_mul_temp__1_n_108;
  wire dt_2_mul_temp__1_n_109;
  wire dt_2_mul_temp__1_n_110;
  wire dt_2_mul_temp__1_n_111;
  wire dt_2_mul_temp__1_n_112;
  wire dt_2_mul_temp__1_n_113;
  wire dt_2_mul_temp__1_n_114;
  wire dt_2_mul_temp__1_n_115;
  wire dt_2_mul_temp__1_n_116;
  wire dt_2_mul_temp__1_n_117;
  wire dt_2_mul_temp__1_n_118;
  wire dt_2_mul_temp__1_n_119;
  wire dt_2_mul_temp__1_n_120;
  wire dt_2_mul_temp__1_n_121;
  wire dt_2_mul_temp__1_n_122;
  wire dt_2_mul_temp__1_n_123;
  wire dt_2_mul_temp__1_n_124;
  wire dt_2_mul_temp__1_n_125;
  wire dt_2_mul_temp__1_n_126;
  wire dt_2_mul_temp__1_n_127;
  wire dt_2_mul_temp__1_n_128;
  wire dt_2_mul_temp__1_n_129;
  wire dt_2_mul_temp__1_n_130;
  wire dt_2_mul_temp__1_n_131;
  wire dt_2_mul_temp__1_n_132;
  wire dt_2_mul_temp__1_n_133;
  wire dt_2_mul_temp__1_n_134;
  wire dt_2_mul_temp__1_n_135;
  wire dt_2_mul_temp__1_n_136;
  wire dt_2_mul_temp__1_n_137;
  wire dt_2_mul_temp__1_n_138;
  wire dt_2_mul_temp__1_n_139;
  wire dt_2_mul_temp__1_n_140;
  wire dt_2_mul_temp__1_n_141;
  wire dt_2_mul_temp__1_n_142;
  wire dt_2_mul_temp__1_n_143;
  wire dt_2_mul_temp__1_n_144;
  wire dt_2_mul_temp__1_n_145;
  wire dt_2_mul_temp__1_n_146;
  wire dt_2_mul_temp__1_n_147;
  wire dt_2_mul_temp__1_n_148;
  wire dt_2_mul_temp__1_n_149;
  wire dt_2_mul_temp__1_n_150;
  wire dt_2_mul_temp__1_n_151;
  wire dt_2_mul_temp__1_n_152;
  wire dt_2_mul_temp__1_n_153;
  wire dt_2_mul_temp__1_n_58;
  wire dt_2_mul_temp__1_n_59;
  wire dt_2_mul_temp__1_n_60;
  wire dt_2_mul_temp__1_n_61;
  wire dt_2_mul_temp__1_n_62;
  wire dt_2_mul_temp__1_n_63;
  wire dt_2_mul_temp__1_n_64;
  wire dt_2_mul_temp__1_n_65;
  wire dt_2_mul_temp__1_n_66;
  wire dt_2_mul_temp__1_n_67;
  wire dt_2_mul_temp__1_n_68;
  wire dt_2_mul_temp__1_n_69;
  wire dt_2_mul_temp__1_n_70;
  wire dt_2_mul_temp__1_n_71;
  wire dt_2_mul_temp__1_n_72;
  wire dt_2_mul_temp__1_n_73;
  wire dt_2_mul_temp__1_n_74;
  wire dt_2_mul_temp__1_n_75;
  wire dt_2_mul_temp__1_n_76;
  wire dt_2_mul_temp__1_n_77;
  wire dt_2_mul_temp__1_n_78;
  wire dt_2_mul_temp__1_n_79;
  wire dt_2_mul_temp__1_n_80;
  wire dt_2_mul_temp__1_n_81;
  wire dt_2_mul_temp__1_n_82;
  wire dt_2_mul_temp__1_n_83;
  wire dt_2_mul_temp__1_n_84;
  wire dt_2_mul_temp__1_n_85;
  wire dt_2_mul_temp__1_n_86;
  wire dt_2_mul_temp__1_n_87;
  wire dt_2_mul_temp__1_n_88;
  wire dt_2_mul_temp__1_n_89;
  wire dt_2_mul_temp__1_n_90;
  wire dt_2_mul_temp__1_n_91;
  wire dt_2_mul_temp__1_n_92;
  wire dt_2_mul_temp__1_n_93;
  wire dt_2_mul_temp__1_n_94;
  wire dt_2_mul_temp__1_n_95;
  wire dt_2_mul_temp__1_n_96;
  wire dt_2_mul_temp__1_n_97;
  wire dt_2_mul_temp__1_n_98;
  wire dt_2_mul_temp__1_n_99;
  wire dt_2_mul_temp__2_n_100;
  wire dt_2_mul_temp__2_n_101;
  wire dt_2_mul_temp__2_n_102;
  wire dt_2_mul_temp__2_n_103;
  wire dt_2_mul_temp__2_n_104;
  wire dt_2_mul_temp__2_n_105;
  wire dt_2_mul_temp__2_n_58;
  wire dt_2_mul_temp__2_n_59;
  wire dt_2_mul_temp__2_n_60;
  wire dt_2_mul_temp__2_n_61;
  wire dt_2_mul_temp__2_n_62;
  wire dt_2_mul_temp__2_n_63;
  wire dt_2_mul_temp__2_n_64;
  wire dt_2_mul_temp__2_n_65;
  wire dt_2_mul_temp__2_n_66;
  wire dt_2_mul_temp__2_n_67;
  wire dt_2_mul_temp__2_n_68;
  wire dt_2_mul_temp__2_n_69;
  wire dt_2_mul_temp__2_n_70;
  wire dt_2_mul_temp__2_n_71;
  wire dt_2_mul_temp__2_n_72;
  wire dt_2_mul_temp__2_n_73;
  wire dt_2_mul_temp__2_n_74;
  wire dt_2_mul_temp__2_n_75;
  wire dt_2_mul_temp__2_n_76;
  wire dt_2_mul_temp__2_n_77;
  wire dt_2_mul_temp__2_n_78;
  wire dt_2_mul_temp__2_n_79;
  wire dt_2_mul_temp__2_n_80;
  wire dt_2_mul_temp__2_n_81;
  wire dt_2_mul_temp__2_n_82;
  wire dt_2_mul_temp__2_n_83;
  wire dt_2_mul_temp__2_n_84;
  wire dt_2_mul_temp__2_n_85;
  wire dt_2_mul_temp__2_n_86;
  wire dt_2_mul_temp__2_n_87;
  wire dt_2_mul_temp__2_n_88;
  wire dt_2_mul_temp__2_n_89;
  wire dt_2_mul_temp__2_n_90;
  wire dt_2_mul_temp__2_n_91;
  wire dt_2_mul_temp__2_n_92;
  wire dt_2_mul_temp__2_n_93;
  wire dt_2_mul_temp__2_n_94;
  wire dt_2_mul_temp__2_n_95;
  wire dt_2_mul_temp__2_n_96;
  wire dt_2_mul_temp__2_n_97;
  wire dt_2_mul_temp__2_n_98;
  wire dt_2_mul_temp__2_n_99;
  wire dt_2_mul_temp_n_100;
  wire dt_2_mul_temp_n_101;
  wire dt_2_mul_temp_n_102;
  wire dt_2_mul_temp_n_103;
  wire dt_2_mul_temp_n_104;
  wire dt_2_mul_temp_n_105;
  wire dt_2_mul_temp_n_106;
  wire dt_2_mul_temp_n_107;
  wire dt_2_mul_temp_n_108;
  wire dt_2_mul_temp_n_109;
  wire dt_2_mul_temp_n_110;
  wire dt_2_mul_temp_n_111;
  wire dt_2_mul_temp_n_112;
  wire dt_2_mul_temp_n_113;
  wire dt_2_mul_temp_n_114;
  wire dt_2_mul_temp_n_115;
  wire dt_2_mul_temp_n_116;
  wire dt_2_mul_temp_n_117;
  wire dt_2_mul_temp_n_118;
  wire dt_2_mul_temp_n_119;
  wire dt_2_mul_temp_n_120;
  wire dt_2_mul_temp_n_121;
  wire dt_2_mul_temp_n_122;
  wire dt_2_mul_temp_n_123;
  wire dt_2_mul_temp_n_124;
  wire dt_2_mul_temp_n_125;
  wire dt_2_mul_temp_n_126;
  wire dt_2_mul_temp_n_127;
  wire dt_2_mul_temp_n_128;
  wire dt_2_mul_temp_n_129;
  wire dt_2_mul_temp_n_130;
  wire dt_2_mul_temp_n_131;
  wire dt_2_mul_temp_n_132;
  wire dt_2_mul_temp_n_133;
  wire dt_2_mul_temp_n_134;
  wire dt_2_mul_temp_n_135;
  wire dt_2_mul_temp_n_136;
  wire dt_2_mul_temp_n_137;
  wire dt_2_mul_temp_n_138;
  wire dt_2_mul_temp_n_139;
  wire dt_2_mul_temp_n_140;
  wire dt_2_mul_temp_n_141;
  wire dt_2_mul_temp_n_142;
  wire dt_2_mul_temp_n_143;
  wire dt_2_mul_temp_n_144;
  wire dt_2_mul_temp_n_145;
  wire dt_2_mul_temp_n_146;
  wire dt_2_mul_temp_n_147;
  wire dt_2_mul_temp_n_148;
  wire dt_2_mul_temp_n_149;
  wire dt_2_mul_temp_n_150;
  wire dt_2_mul_temp_n_151;
  wire dt_2_mul_temp_n_152;
  wire dt_2_mul_temp_n_153;
  wire dt_2_mul_temp_n_58;
  wire dt_2_mul_temp_n_59;
  wire dt_2_mul_temp_n_60;
  wire dt_2_mul_temp_n_61;
  wire dt_2_mul_temp_n_62;
  wire dt_2_mul_temp_n_63;
  wire dt_2_mul_temp_n_64;
  wire dt_2_mul_temp_n_65;
  wire dt_2_mul_temp_n_66;
  wire dt_2_mul_temp_n_67;
  wire dt_2_mul_temp_n_68;
  wire dt_2_mul_temp_n_69;
  wire dt_2_mul_temp_n_70;
  wire dt_2_mul_temp_n_71;
  wire dt_2_mul_temp_n_72;
  wire dt_2_mul_temp_n_73;
  wire dt_2_mul_temp_n_74;
  wire dt_2_mul_temp_n_75;
  wire dt_2_mul_temp_n_76;
  wire dt_2_mul_temp_n_77;
  wire dt_2_mul_temp_n_78;
  wire dt_2_mul_temp_n_79;
  wire dt_2_mul_temp_n_80;
  wire dt_2_mul_temp_n_81;
  wire dt_2_mul_temp_n_82;
  wire dt_2_mul_temp_n_83;
  wire dt_2_mul_temp_n_84;
  wire dt_2_mul_temp_n_85;
  wire dt_2_mul_temp_n_86;
  wire dt_2_mul_temp_n_87;
  wire dt_2_mul_temp_n_88;
  wire dt_2_mul_temp_n_89;
  wire dt_2_mul_temp_n_90;
  wire dt_2_mul_temp_n_91;
  wire dt_2_mul_temp_n_92;
  wire dt_2_mul_temp_n_93;
  wire dt_2_mul_temp_n_94;
  wire dt_2_mul_temp_n_95;
  wire dt_2_mul_temp_n_96;
  wire dt_2_mul_temp_n_97;
  wire dt_2_mul_temp_n_98;
  wire dt_2_mul_temp_n_99;
  wire [31:0]dt_2_out1;
  wire [31:0]dt_2_out1_1;
  wire \dt_2_out1_1[11]_i_2_n_0 ;
  wire \dt_2_out1_1[11]_i_3_n_0 ;
  wire \dt_2_out1_1[11]_i_4_n_0 ;
  wire \dt_2_out1_1[11]_i_5_n_0 ;
  wire \dt_2_out1_1[15]_i_2_n_0 ;
  wire \dt_2_out1_1[15]_i_3_n_0 ;
  wire \dt_2_out1_1[15]_i_4_n_0 ;
  wire \dt_2_out1_1[15]_i_5_n_0 ;
  wire \dt_2_out1_1[19]_i_2_n_0 ;
  wire \dt_2_out1_1[19]_i_3_n_0 ;
  wire \dt_2_out1_1[19]_i_4_n_0 ;
  wire \dt_2_out1_1[19]_i_5_n_0 ;
  wire \dt_2_out1_1[23]_i_2_n_0 ;
  wire \dt_2_out1_1[23]_i_3_n_0 ;
  wire \dt_2_out1_1[23]_i_4_n_0 ;
  wire \dt_2_out1_1[23]_i_5_n_0 ;
  wire \dt_2_out1_1[27]_i_2_n_0 ;
  wire \dt_2_out1_1[27]_i_3_n_0 ;
  wire \dt_2_out1_1[27]_i_4_n_0 ;
  wire \dt_2_out1_1[27]_i_5_n_0 ;
  wire \dt_2_out1_1[31]_i_2_n_0 ;
  wire \dt_2_out1_1[31]_i_3_n_0 ;
  wire \dt_2_out1_1[31]_i_4_n_0 ;
  wire \dt_2_out1_1[31]_i_5_n_0 ;
  wire \dt_2_out1_1[3]_i_10_n_0 ;
  wire \dt_2_out1_1[3]_i_11_n_0 ;
  wire \dt_2_out1_1[3]_i_13_n_0 ;
  wire \dt_2_out1_1[3]_i_14_n_0 ;
  wire \dt_2_out1_1[3]_i_15_n_0 ;
  wire \dt_2_out1_1[3]_i_16_n_0 ;
  wire \dt_2_out1_1[3]_i_18_n_0 ;
  wire \dt_2_out1_1[3]_i_19_n_0 ;
  wire \dt_2_out1_1[3]_i_20_n_0 ;
  wire \dt_2_out1_1[3]_i_21_n_0 ;
  wire \dt_2_out1_1[3]_i_22_n_0 ;
  wire \dt_2_out1_1[3]_i_23_n_0 ;
  wire \dt_2_out1_1[3]_i_24_n_0 ;
  wire \dt_2_out1_1[3]_i_3_n_0 ;
  wire \dt_2_out1_1[3]_i_4_n_0 ;
  wire \dt_2_out1_1[3]_i_5_n_0 ;
  wire \dt_2_out1_1[3]_i_6_n_0 ;
  wire \dt_2_out1_1[3]_i_8_n_0 ;
  wire \dt_2_out1_1[3]_i_9_n_0 ;
  wire \dt_2_out1_1[7]_i_2_n_0 ;
  wire \dt_2_out1_1[7]_i_3_n_0 ;
  wire \dt_2_out1_1[7]_i_4_n_0 ;
  wire \dt_2_out1_1[7]_i_5_n_0 ;
  wire \dt_2_out1_1_reg[11]_i_1_n_0 ;
  wire \dt_2_out1_1_reg[11]_i_1_n_1 ;
  wire \dt_2_out1_1_reg[11]_i_1_n_2 ;
  wire \dt_2_out1_1_reg[11]_i_1_n_3 ;
  wire \dt_2_out1_1_reg[15]_i_1_n_0 ;
  wire \dt_2_out1_1_reg[15]_i_1_n_1 ;
  wire \dt_2_out1_1_reg[15]_i_1_n_2 ;
  wire \dt_2_out1_1_reg[15]_i_1_n_3 ;
  wire \dt_2_out1_1_reg[19]_i_1_n_0 ;
  wire \dt_2_out1_1_reg[19]_i_1_n_1 ;
  wire \dt_2_out1_1_reg[19]_i_1_n_2 ;
  wire \dt_2_out1_1_reg[19]_i_1_n_3 ;
  wire \dt_2_out1_1_reg[23]_i_1_n_0 ;
  wire \dt_2_out1_1_reg[23]_i_1_n_1 ;
  wire \dt_2_out1_1_reg[23]_i_1_n_2 ;
  wire \dt_2_out1_1_reg[23]_i_1_n_3 ;
  wire \dt_2_out1_1_reg[27]_i_1_n_0 ;
  wire \dt_2_out1_1_reg[27]_i_1_n_1 ;
  wire \dt_2_out1_1_reg[27]_i_1_n_2 ;
  wire \dt_2_out1_1_reg[27]_i_1_n_3 ;
  wire \dt_2_out1_1_reg[31]_i_1_n_1 ;
  wire \dt_2_out1_1_reg[31]_i_1_n_2 ;
  wire \dt_2_out1_1_reg[31]_i_1_n_3 ;
  wire \dt_2_out1_1_reg[3]_i_12_n_0 ;
  wire \dt_2_out1_1_reg[3]_i_12_n_1 ;
  wire \dt_2_out1_1_reg[3]_i_12_n_2 ;
  wire \dt_2_out1_1_reg[3]_i_12_n_3 ;
  wire \dt_2_out1_1_reg[3]_i_17_n_0 ;
  wire \dt_2_out1_1_reg[3]_i_17_n_1 ;
  wire \dt_2_out1_1_reg[3]_i_17_n_2 ;
  wire \dt_2_out1_1_reg[3]_i_17_n_3 ;
  wire \dt_2_out1_1_reg[3]_i_1_n_0 ;
  wire \dt_2_out1_1_reg[3]_i_1_n_1 ;
  wire \dt_2_out1_1_reg[3]_i_1_n_2 ;
  wire \dt_2_out1_1_reg[3]_i_1_n_3 ;
  wire \dt_2_out1_1_reg[3]_i_2_n_0 ;
  wire \dt_2_out1_1_reg[3]_i_2_n_1 ;
  wire \dt_2_out1_1_reg[3]_i_2_n_2 ;
  wire \dt_2_out1_1_reg[3]_i_2_n_3 ;
  wire \dt_2_out1_1_reg[3]_i_7_n_0 ;
  wire \dt_2_out1_1_reg[3]_i_7_n_1 ;
  wire \dt_2_out1_1_reg[3]_i_7_n_2 ;
  wire \dt_2_out1_1_reg[3]_i_7_n_3 ;
  wire \dt_2_out1_1_reg[7]_i_1_n_0 ;
  wire \dt_2_out1_1_reg[7]_i_1_n_1 ;
  wire \dt_2_out1_1_reg[7]_i_1_n_2 ;
  wire \dt_2_out1_1_reg[7]_i_1_n_3 ;
  wire [31:0]dt_2_out1_2;
  wire dt_3_mul_temp__0_n_100;
  wire dt_3_mul_temp__0_n_101;
  wire dt_3_mul_temp__0_n_102;
  wire dt_3_mul_temp__0_n_103;
  wire dt_3_mul_temp__0_n_104;
  wire dt_3_mul_temp__0_n_105;
  wire dt_3_mul_temp__0_n_58;
  wire dt_3_mul_temp__0_n_59;
  wire dt_3_mul_temp__0_n_60;
  wire dt_3_mul_temp__0_n_61;
  wire dt_3_mul_temp__0_n_62;
  wire dt_3_mul_temp__0_n_63;
  wire dt_3_mul_temp__0_n_64;
  wire dt_3_mul_temp__0_n_65;
  wire dt_3_mul_temp__0_n_66;
  wire dt_3_mul_temp__0_n_67;
  wire dt_3_mul_temp__0_n_68;
  wire dt_3_mul_temp__0_n_69;
  wire dt_3_mul_temp__0_n_70;
  wire dt_3_mul_temp__0_n_71;
  wire dt_3_mul_temp__0_n_72;
  wire dt_3_mul_temp__0_n_73;
  wire dt_3_mul_temp__0_n_74;
  wire dt_3_mul_temp__0_n_75;
  wire dt_3_mul_temp__0_n_76;
  wire dt_3_mul_temp__0_n_77;
  wire dt_3_mul_temp__0_n_78;
  wire dt_3_mul_temp__0_n_79;
  wire dt_3_mul_temp__0_n_80;
  wire dt_3_mul_temp__0_n_81;
  wire dt_3_mul_temp__0_n_82;
  wire dt_3_mul_temp__0_n_83;
  wire dt_3_mul_temp__0_n_84;
  wire dt_3_mul_temp__0_n_85;
  wire dt_3_mul_temp__0_n_86;
  wire dt_3_mul_temp__0_n_87;
  wire dt_3_mul_temp__0_n_88;
  wire dt_3_mul_temp__0_n_89;
  wire dt_3_mul_temp__0_n_90;
  wire dt_3_mul_temp__0_n_91;
  wire dt_3_mul_temp__0_n_92;
  wire dt_3_mul_temp__0_n_93;
  wire dt_3_mul_temp__0_n_94;
  wire dt_3_mul_temp__0_n_95;
  wire dt_3_mul_temp__0_n_96;
  wire dt_3_mul_temp__0_n_97;
  wire dt_3_mul_temp__0_n_98;
  wire dt_3_mul_temp__0_n_99;
  wire dt_3_mul_temp__1_n_100;
  wire dt_3_mul_temp__1_n_101;
  wire dt_3_mul_temp__1_n_102;
  wire dt_3_mul_temp__1_n_103;
  wire dt_3_mul_temp__1_n_104;
  wire dt_3_mul_temp__1_n_105;
  wire dt_3_mul_temp__1_n_106;
  wire dt_3_mul_temp__1_n_107;
  wire dt_3_mul_temp__1_n_108;
  wire dt_3_mul_temp__1_n_109;
  wire dt_3_mul_temp__1_n_110;
  wire dt_3_mul_temp__1_n_111;
  wire dt_3_mul_temp__1_n_112;
  wire dt_3_mul_temp__1_n_113;
  wire dt_3_mul_temp__1_n_114;
  wire dt_3_mul_temp__1_n_115;
  wire dt_3_mul_temp__1_n_116;
  wire dt_3_mul_temp__1_n_117;
  wire dt_3_mul_temp__1_n_118;
  wire dt_3_mul_temp__1_n_119;
  wire dt_3_mul_temp__1_n_120;
  wire dt_3_mul_temp__1_n_121;
  wire dt_3_mul_temp__1_n_122;
  wire dt_3_mul_temp__1_n_123;
  wire dt_3_mul_temp__1_n_124;
  wire dt_3_mul_temp__1_n_125;
  wire dt_3_mul_temp__1_n_126;
  wire dt_3_mul_temp__1_n_127;
  wire dt_3_mul_temp__1_n_128;
  wire dt_3_mul_temp__1_n_129;
  wire dt_3_mul_temp__1_n_130;
  wire dt_3_mul_temp__1_n_131;
  wire dt_3_mul_temp__1_n_132;
  wire dt_3_mul_temp__1_n_133;
  wire dt_3_mul_temp__1_n_134;
  wire dt_3_mul_temp__1_n_135;
  wire dt_3_mul_temp__1_n_136;
  wire dt_3_mul_temp__1_n_137;
  wire dt_3_mul_temp__1_n_138;
  wire dt_3_mul_temp__1_n_139;
  wire dt_3_mul_temp__1_n_140;
  wire dt_3_mul_temp__1_n_141;
  wire dt_3_mul_temp__1_n_142;
  wire dt_3_mul_temp__1_n_143;
  wire dt_3_mul_temp__1_n_144;
  wire dt_3_mul_temp__1_n_145;
  wire dt_3_mul_temp__1_n_146;
  wire dt_3_mul_temp__1_n_147;
  wire dt_3_mul_temp__1_n_148;
  wire dt_3_mul_temp__1_n_149;
  wire dt_3_mul_temp__1_n_150;
  wire dt_3_mul_temp__1_n_151;
  wire dt_3_mul_temp__1_n_152;
  wire dt_3_mul_temp__1_n_153;
  wire dt_3_mul_temp__1_n_58;
  wire dt_3_mul_temp__1_n_59;
  wire dt_3_mul_temp__1_n_60;
  wire dt_3_mul_temp__1_n_61;
  wire dt_3_mul_temp__1_n_62;
  wire dt_3_mul_temp__1_n_63;
  wire dt_3_mul_temp__1_n_64;
  wire dt_3_mul_temp__1_n_65;
  wire dt_3_mul_temp__1_n_66;
  wire dt_3_mul_temp__1_n_67;
  wire dt_3_mul_temp__1_n_68;
  wire dt_3_mul_temp__1_n_69;
  wire dt_3_mul_temp__1_n_70;
  wire dt_3_mul_temp__1_n_71;
  wire dt_3_mul_temp__1_n_72;
  wire dt_3_mul_temp__1_n_73;
  wire dt_3_mul_temp__1_n_74;
  wire dt_3_mul_temp__1_n_75;
  wire dt_3_mul_temp__1_n_76;
  wire dt_3_mul_temp__1_n_77;
  wire dt_3_mul_temp__1_n_78;
  wire dt_3_mul_temp__1_n_79;
  wire dt_3_mul_temp__1_n_80;
  wire dt_3_mul_temp__1_n_81;
  wire dt_3_mul_temp__1_n_82;
  wire dt_3_mul_temp__1_n_83;
  wire dt_3_mul_temp__1_n_84;
  wire dt_3_mul_temp__1_n_85;
  wire dt_3_mul_temp__1_n_86;
  wire dt_3_mul_temp__1_n_87;
  wire dt_3_mul_temp__1_n_88;
  wire dt_3_mul_temp__1_n_89;
  wire dt_3_mul_temp__1_n_90;
  wire dt_3_mul_temp__1_n_91;
  wire dt_3_mul_temp__1_n_92;
  wire dt_3_mul_temp__1_n_93;
  wire dt_3_mul_temp__1_n_94;
  wire dt_3_mul_temp__1_n_95;
  wire dt_3_mul_temp__1_n_96;
  wire dt_3_mul_temp__1_n_97;
  wire dt_3_mul_temp__1_n_98;
  wire dt_3_mul_temp__1_n_99;
  wire dt_3_mul_temp__2_n_100;
  wire dt_3_mul_temp__2_n_101;
  wire dt_3_mul_temp__2_n_102;
  wire dt_3_mul_temp__2_n_103;
  wire dt_3_mul_temp__2_n_104;
  wire dt_3_mul_temp__2_n_105;
  wire dt_3_mul_temp__2_n_58;
  wire dt_3_mul_temp__2_n_59;
  wire dt_3_mul_temp__2_n_60;
  wire dt_3_mul_temp__2_n_61;
  wire dt_3_mul_temp__2_n_62;
  wire dt_3_mul_temp__2_n_63;
  wire dt_3_mul_temp__2_n_64;
  wire dt_3_mul_temp__2_n_65;
  wire dt_3_mul_temp__2_n_66;
  wire dt_3_mul_temp__2_n_67;
  wire dt_3_mul_temp__2_n_68;
  wire dt_3_mul_temp__2_n_69;
  wire dt_3_mul_temp__2_n_70;
  wire dt_3_mul_temp__2_n_71;
  wire dt_3_mul_temp__2_n_72;
  wire dt_3_mul_temp__2_n_73;
  wire dt_3_mul_temp__2_n_74;
  wire dt_3_mul_temp__2_n_75;
  wire dt_3_mul_temp__2_n_76;
  wire dt_3_mul_temp__2_n_77;
  wire dt_3_mul_temp__2_n_78;
  wire dt_3_mul_temp__2_n_79;
  wire dt_3_mul_temp__2_n_80;
  wire dt_3_mul_temp__2_n_81;
  wire dt_3_mul_temp__2_n_82;
  wire dt_3_mul_temp__2_n_83;
  wire dt_3_mul_temp__2_n_84;
  wire dt_3_mul_temp__2_n_85;
  wire dt_3_mul_temp__2_n_86;
  wire dt_3_mul_temp__2_n_87;
  wire dt_3_mul_temp__2_n_88;
  wire dt_3_mul_temp__2_n_89;
  wire dt_3_mul_temp__2_n_90;
  wire dt_3_mul_temp__2_n_91;
  wire dt_3_mul_temp__2_n_92;
  wire dt_3_mul_temp__2_n_93;
  wire dt_3_mul_temp__2_n_94;
  wire dt_3_mul_temp__2_n_95;
  wire dt_3_mul_temp__2_n_96;
  wire dt_3_mul_temp__2_n_97;
  wire dt_3_mul_temp__2_n_98;
  wire dt_3_mul_temp__2_n_99;
  wire dt_3_mul_temp_n_100;
  wire dt_3_mul_temp_n_101;
  wire dt_3_mul_temp_n_102;
  wire dt_3_mul_temp_n_103;
  wire dt_3_mul_temp_n_104;
  wire dt_3_mul_temp_n_105;
  wire dt_3_mul_temp_n_106;
  wire dt_3_mul_temp_n_107;
  wire dt_3_mul_temp_n_108;
  wire dt_3_mul_temp_n_109;
  wire dt_3_mul_temp_n_110;
  wire dt_3_mul_temp_n_111;
  wire dt_3_mul_temp_n_112;
  wire dt_3_mul_temp_n_113;
  wire dt_3_mul_temp_n_114;
  wire dt_3_mul_temp_n_115;
  wire dt_3_mul_temp_n_116;
  wire dt_3_mul_temp_n_117;
  wire dt_3_mul_temp_n_118;
  wire dt_3_mul_temp_n_119;
  wire dt_3_mul_temp_n_120;
  wire dt_3_mul_temp_n_121;
  wire dt_3_mul_temp_n_122;
  wire dt_3_mul_temp_n_123;
  wire dt_3_mul_temp_n_124;
  wire dt_3_mul_temp_n_125;
  wire dt_3_mul_temp_n_126;
  wire dt_3_mul_temp_n_127;
  wire dt_3_mul_temp_n_128;
  wire dt_3_mul_temp_n_129;
  wire dt_3_mul_temp_n_130;
  wire dt_3_mul_temp_n_131;
  wire dt_3_mul_temp_n_132;
  wire dt_3_mul_temp_n_133;
  wire dt_3_mul_temp_n_134;
  wire dt_3_mul_temp_n_135;
  wire dt_3_mul_temp_n_136;
  wire dt_3_mul_temp_n_137;
  wire dt_3_mul_temp_n_138;
  wire dt_3_mul_temp_n_139;
  wire dt_3_mul_temp_n_140;
  wire dt_3_mul_temp_n_141;
  wire dt_3_mul_temp_n_142;
  wire dt_3_mul_temp_n_143;
  wire dt_3_mul_temp_n_144;
  wire dt_3_mul_temp_n_145;
  wire dt_3_mul_temp_n_146;
  wire dt_3_mul_temp_n_147;
  wire dt_3_mul_temp_n_148;
  wire dt_3_mul_temp_n_149;
  wire dt_3_mul_temp_n_150;
  wire dt_3_mul_temp_n_151;
  wire dt_3_mul_temp_n_152;
  wire dt_3_mul_temp_n_153;
  wire dt_3_mul_temp_n_58;
  wire dt_3_mul_temp_n_59;
  wire dt_3_mul_temp_n_60;
  wire dt_3_mul_temp_n_61;
  wire dt_3_mul_temp_n_62;
  wire dt_3_mul_temp_n_63;
  wire dt_3_mul_temp_n_64;
  wire dt_3_mul_temp_n_65;
  wire dt_3_mul_temp_n_66;
  wire dt_3_mul_temp_n_67;
  wire dt_3_mul_temp_n_68;
  wire dt_3_mul_temp_n_69;
  wire dt_3_mul_temp_n_70;
  wire dt_3_mul_temp_n_71;
  wire dt_3_mul_temp_n_72;
  wire dt_3_mul_temp_n_73;
  wire dt_3_mul_temp_n_74;
  wire dt_3_mul_temp_n_75;
  wire dt_3_mul_temp_n_76;
  wire dt_3_mul_temp_n_77;
  wire dt_3_mul_temp_n_78;
  wire dt_3_mul_temp_n_79;
  wire dt_3_mul_temp_n_80;
  wire dt_3_mul_temp_n_81;
  wire dt_3_mul_temp_n_82;
  wire dt_3_mul_temp_n_83;
  wire dt_3_mul_temp_n_84;
  wire dt_3_mul_temp_n_85;
  wire dt_3_mul_temp_n_86;
  wire dt_3_mul_temp_n_87;
  wire dt_3_mul_temp_n_88;
  wire dt_3_mul_temp_n_89;
  wire dt_3_mul_temp_n_90;
  wire dt_3_mul_temp_n_91;
  wire dt_3_mul_temp_n_92;
  wire dt_3_mul_temp_n_93;
  wire dt_3_mul_temp_n_94;
  wire dt_3_mul_temp_n_95;
  wire dt_3_mul_temp_n_96;
  wire dt_3_mul_temp_n_97;
  wire dt_3_mul_temp_n_98;
  wire dt_3_mul_temp_n_99;
  wire [31:0]dt_3_out1;
  wire [31:0]ime_1;
  wire reset;
  wire [31:0]t0_1;
  wire \t0_1[31]_i_3_n_0 ;
  wire \t0_1[31]_i_4_n_0 ;
  wire \t0_1_reg[31]_0 ;
  wire [31:0]time_rsvd;
  wire [31:12]wf;
  wire NLW_C0_dt_mul_temp_CARRYCASCOUT_UNCONNECTED;
  wire NLW_C0_dt_mul_temp_MULTSIGNOUT_UNCONNECTED;
  wire NLW_C0_dt_mul_temp_OVERFLOW_UNCONNECTED;
  wire NLW_C0_dt_mul_temp_PATTERNBDETECT_UNCONNECTED;
  wire NLW_C0_dt_mul_temp_PATTERNDETECT_UNCONNECTED;
  wire NLW_C0_dt_mul_temp_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_C0_dt_mul_temp_ACOUT_UNCONNECTED;
  wire [17:0]NLW_C0_dt_mul_temp_BCOUT_UNCONNECTED;
  wire [3:0]NLW_C0_dt_mul_temp_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_C0_dt_mul_temp_PCOUT_UNCONNECTED;
  wire NLW_C0_dt_mul_temp__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_C0_dt_mul_temp__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_C0_dt_mul_temp__0_OVERFLOW_UNCONNECTED;
  wire NLW_C0_dt_mul_temp__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_C0_dt_mul_temp__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_C0_dt_mul_temp__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_C0_dt_mul_temp__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_C0_dt_mul_temp__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_C0_dt_mul_temp__0_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_C0_dt_mul_temp__0_P_UNCONNECTED;
  wire [47:0]NLW_C0_dt_mul_temp__0_PCOUT_UNCONNECTED;
  wire NLW_C0_dt_mul_temp__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_C0_dt_mul_temp__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_C0_dt_mul_temp__1_OVERFLOW_UNCONNECTED;
  wire NLW_C0_dt_mul_temp__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_C0_dt_mul_temp__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_C0_dt_mul_temp__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_C0_dt_mul_temp__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_C0_dt_mul_temp__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_C0_dt_mul_temp__1_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_C0_dt_mul_temp__1_P_UNCONNECTED;
  wire [47:0]NLW_C0_dt_mul_temp__1_PCOUT_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp_CARRYCASCOUT_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp_MULTSIGNOUT_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp_OVERFLOW_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp_PATTERNBDETECT_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp_PATTERNDETECT_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_C1_dt_2_mul_temp_ACOUT_UNCONNECTED;
  wire [17:0]NLW_C1_dt_2_mul_temp_BCOUT_UNCONNECTED;
  wire [3:0]NLW_C1_dt_2_mul_temp_CARRYOUT_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp__0_OVERFLOW_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_C1_dt_2_mul_temp__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_C1_dt_2_mul_temp__0_CARRYOUT_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp__1_OVERFLOW_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_C1_dt_2_mul_temp__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_C1_dt_2_mul_temp__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_C1_dt_2_mul_temp__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_C1_dt_2_mul_temp__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_C1_dt_2_mul_temp__1_PCOUT_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp_CARRYCASCOUT_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp_MULTSIGNOUT_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp_OVERFLOW_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp_PATTERNBDETECT_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp_PATTERNDETECT_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_C2_dt_3_mul_temp_ACOUT_UNCONNECTED;
  wire [17:0]NLW_C2_dt_3_mul_temp_BCOUT_UNCONNECTED;
  wire [3:0]NLW_C2_dt_3_mul_temp_CARRYOUT_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp__0_OVERFLOW_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_C2_dt_3_mul_temp__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_C2_dt_3_mul_temp__0_CARRYOUT_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp__1_OVERFLOW_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_C2_dt_3_mul_temp__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_C2_dt_3_mul_temp__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_C2_dt_3_mul_temp__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_C2_dt_3_mul_temp__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_C2_dt_3_mul_temp__1_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_Delay13_out1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Delay13_out1_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_Delay13_out1_reg[3]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_Delay13_out1_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_Delay13_out1_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_Delay20_reg_reg[0][31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Delay2_reg_reg[1][14]__1_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Delay2_reg_reg[1][14]__1_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_Delay2_reg_reg[2][14]__0_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Delay2_reg_reg[2][14]__0_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_Delay32_reg_reg[0][6]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_Delay32_reg_reg[0][6]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_Delay9_out1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Delay9_out1_reg[31]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_Delay9_out1_reg[31]_i_9_CO_UNCONNECTED ;
  wire NLW_Product1_mul_temp_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Product1_mul_temp_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Product1_mul_temp_OVERFLOW_UNCONNECTED;
  wire NLW_Product1_mul_temp_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Product1_mul_temp_PATTERNDETECT_UNCONNECTED;
  wire NLW_Product1_mul_temp_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Product1_mul_temp_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Product1_mul_temp_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Product1_mul_temp_CARRYOUT_UNCONNECTED;
  wire NLW_Product1_mul_temp__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Product1_mul_temp__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Product1_mul_temp__0_OVERFLOW_UNCONNECTED;
  wire NLW_Product1_mul_temp__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Product1_mul_temp__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_Product1_mul_temp__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Product1_mul_temp__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Product1_mul_temp__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Product1_mul_temp__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_Product1_mul_temp__0_PCOUT_UNCONNECTED;
  wire NLW_Product_mul_temp_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Product_mul_temp_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Product_mul_temp_OVERFLOW_UNCONNECTED;
  wire NLW_Product_mul_temp_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Product_mul_temp_PATTERNDETECT_UNCONNECTED;
  wire NLW_Product_mul_temp_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Product_mul_temp_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Product_mul_temp_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Product_mul_temp_CARRYOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__0_OVERFLOW_UNCONNECTED;
  wire NLW_Product_mul_temp__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Product_mul_temp__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_Product_mul_temp__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Product_mul_temp__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Product_mul_temp__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Product_mul_temp__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_Product_mul_temp__0_PCOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__1_OVERFLOW_UNCONNECTED;
  wire NLW_Product_mul_temp__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Product_mul_temp__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Product_mul_temp__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_Product_mul_temp__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Product_mul_temp__1_CARRYOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Product_mul_temp__2_OVERFLOW_UNCONNECTED;
  wire NLW_Product_mul_temp__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Product_mul_temp__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_Product_mul_temp__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Product_mul_temp__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Product_mul_temp__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Product_mul_temp__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_Product_mul_temp__2_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_dac0_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_dac0_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_dac0_reg[5]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_dac0_reg[5]_i_18_O_UNCONNECTED ;
  wire [1:0]\NLW_dac0_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_dac0_reg[5]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_dac0_reg[5]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_dac0_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_dac0_reg[5]_i_8_O_UNCONNECTED ;
  wire NLW_dt_2_mul_temp_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dt_2_mul_temp_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dt_2_mul_temp_OVERFLOW_UNCONNECTED;
  wire NLW_dt_2_mul_temp_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dt_2_mul_temp_PATTERNDETECT_UNCONNECTED;
  wire NLW_dt_2_mul_temp_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dt_2_mul_temp_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dt_2_mul_temp_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dt_2_mul_temp_CARRYOUT_UNCONNECTED;
  wire NLW_dt_2_mul_temp__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dt_2_mul_temp__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dt_2_mul_temp__0_OVERFLOW_UNCONNECTED;
  wire NLW_dt_2_mul_temp__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dt_2_mul_temp__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dt_2_mul_temp__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dt_2_mul_temp__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dt_2_mul_temp__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dt_2_mul_temp__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dt_2_mul_temp__0_PCOUT_UNCONNECTED;
  wire NLW_dt_2_mul_temp__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dt_2_mul_temp__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dt_2_mul_temp__1_OVERFLOW_UNCONNECTED;
  wire NLW_dt_2_mul_temp__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dt_2_mul_temp__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dt_2_mul_temp__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dt_2_mul_temp__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dt_2_mul_temp__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dt_2_mul_temp__1_CARRYOUT_UNCONNECTED;
  wire NLW_dt_2_mul_temp__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dt_2_mul_temp__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dt_2_mul_temp__2_OVERFLOW_UNCONNECTED;
  wire NLW_dt_2_mul_temp__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dt_2_mul_temp__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_dt_2_mul_temp__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dt_2_mul_temp__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dt_2_mul_temp__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dt_2_mul_temp__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dt_2_mul_temp__2_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_dt_2_out1_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dt_2_out1_1_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_dt_2_out1_1_reg[3]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_dt_2_out1_1_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_dt_2_out1_1_reg[3]_i_7_O_UNCONNECTED ;
  wire NLW_dt_3_mul_temp_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dt_3_mul_temp_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dt_3_mul_temp_OVERFLOW_UNCONNECTED;
  wire NLW_dt_3_mul_temp_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dt_3_mul_temp_PATTERNDETECT_UNCONNECTED;
  wire NLW_dt_3_mul_temp_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dt_3_mul_temp_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dt_3_mul_temp_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dt_3_mul_temp_CARRYOUT_UNCONNECTED;
  wire NLW_dt_3_mul_temp__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dt_3_mul_temp__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dt_3_mul_temp__0_OVERFLOW_UNCONNECTED;
  wire NLW_dt_3_mul_temp__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dt_3_mul_temp__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dt_3_mul_temp__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dt_3_mul_temp__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dt_3_mul_temp__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dt_3_mul_temp__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dt_3_mul_temp__0_PCOUT_UNCONNECTED;
  wire NLW_dt_3_mul_temp__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dt_3_mul_temp__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dt_3_mul_temp__1_OVERFLOW_UNCONNECTED;
  wire NLW_dt_3_mul_temp__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dt_3_mul_temp__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dt_3_mul_temp__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dt_3_mul_temp__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dt_3_mul_temp__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dt_3_mul_temp__1_CARRYOUT_UNCONNECTED;
  wire NLW_dt_3_mul_temp__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dt_3_mul_temp__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dt_3_mul_temp__2_OVERFLOW_UNCONNECTED;
  wire NLW_dt_3_mul_temp__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dt_3_mul_temp__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_dt_3_mul_temp__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dt_3_mul_temp__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dt_3_mul_temp__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dt_3_mul_temp__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dt_3_mul_temp__2_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    C0_dt_mul_temp
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Delay17_out1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_C0_dt_mul_temp_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\Delay20_reg_reg[1]_2 [16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_C0_dt_mul_temp_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_C0_dt_mul_temp_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_C0_dt_mul_temp_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_C0_dt_mul_temp_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_C0_dt_mul_temp_OVERFLOW_UNCONNECTED),
        .P({C0_dt_mul_temp_n_58,C0_dt_mul_temp_n_59,C0_dt_mul_temp_n_60,C0_dt_mul_temp_n_61,C0_dt_mul_temp_n_62,C0_dt_mul_temp_n_63,C0_dt_mul_temp_n_64,C0_dt_mul_temp_n_65,C0_dt_mul_temp_n_66,C0_dt_mul_temp_n_67,C0_dt_mul_temp_n_68,C0_dt_mul_temp_n_69,C0_dt_mul_temp_n_70,C0_dt_mul_temp_n_71,C0_dt_mul_temp_n_72,C0_dt_mul_temp_n_73,C0_dt_mul_temp_n_74,C0_dt_mul_temp_n_75,C0_dt_mul_temp_n_76,C0_dt_mul_temp_n_77,C0_dt_mul_temp_n_78,C0_dt_mul_temp_n_79,C0_dt_mul_temp_n_80,C0_dt_mul_temp_n_81,C0_dt_mul_temp_n_82,C0_dt_mul_temp_n_83,C0_dt_mul_temp_n_84,C0_dt_mul_temp_n_85,C0_dt_mul_temp_n_86,C0_dt_mul_temp_n_87,C0_dt_mul_temp_n_88,C0_dt_mul_temp_n_89,C0_dt_mul_temp_n_90,C0_dt_mul_temp_n_91,C0_dt_mul_temp_n_92,C0_dt_mul_temp_n_93,C0_dt_mul_temp_n_94,C0_dt_mul_temp_n_95,C0_dt_mul_temp_n_96,C0_dt_mul_temp_n_97,C0_dt_mul_temp_n_98,C0_dt_mul_temp_n_99,C0_dt_mul_temp_n_100,C0_dt_mul_temp_n_101,C0_dt_mul_temp_n_102,C0_dt_mul_temp_n_103,C0_dt_mul_temp_n_104,C0_dt_mul_temp_n_105}),
        .PATTERNBDETECT(NLW_C0_dt_mul_temp_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_C0_dt_mul_temp_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_C0_dt_mul_temp_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_C0_dt_mul_temp_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    C0_dt_mul_temp__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\Delay2_reg_reg[0][16]__0_n_0 ,\Delay2_reg_reg[0][15]__0_n_0 ,\Delay2_reg_reg[0][14]__1_n_0 ,\Delay2_reg_reg[0][13]__1_n_0 ,\Delay2_reg_reg[0][12]__1_n_0 ,\Delay2_reg_reg[0][11]__1_n_0 ,\Delay2_reg_reg[0][10]__1_n_0 ,\Delay2_reg_reg[0][9]__1_n_0 ,\Delay2_reg_reg[0][8]__1_n_0 ,\Delay2_reg_reg[0][7]__1_n_0 ,\Delay2_reg_reg[0][6]__1_n_0 ,\Delay2_reg_reg[0][5]__1_n_0 ,\Delay2_reg_reg[0][4]__1_n_0 ,\Delay2_reg_reg[0][3]__1_n_0 ,\Delay2_reg_reg[0][2]__1_n_0 ,\Delay2_reg_reg[0][1]__1_n_0 ,\Delay2_reg_reg[0][0]__1_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_C0_dt_mul_temp__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\Delay2_reg_reg[0]_3 [14],\Delay2_reg_reg[0]_3 [14],\Delay2_reg_reg[0]_3 [14],\Delay2_reg_reg[0]_3 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_C0_dt_mul_temp__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_C0_dt_mul_temp__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_C0_dt_mul_temp__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_C0_dt_mul_temp__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_C0_dt_mul_temp__0_OVERFLOW_UNCONNECTED),
        .P({NLW_C0_dt_mul_temp__0_P_UNCONNECTED[47:34],C0_dt_mul_temp__0_n_72,C0_dt_mul_temp__0_n_73,C0_dt_mul_temp__0_n_74,C0_dt_mul_temp__0_n_75,C0_dt_mul_temp__0_n_76,C0_dt_mul_temp__0_n_77,C0_dt_mul_temp__0_n_78,C0_dt_mul_temp__0_n_79,C0_dt_mul_temp__0_n_80,C0_dt_mul_temp__0_n_81,C0_dt_mul_temp__0_n_82,C0_dt_mul_temp__0_n_83,C0_dt_mul_temp__0_n_84,C0_dt_mul_temp__0_n_85,C0_dt_mul_temp__0_n_86,C0_dt_mul_temp__0_n_87,C0_dt_mul_temp__0_n_88,C0_dt_mul_temp__0_n_89,C0_dt_mul_temp__0_n_90,C0_dt_mul_temp__0_n_91,C0_dt_mul_temp__0_n_92,C0_dt_mul_temp__0_n_93,C0_dt_mul_temp__0_n_94,C0_dt_mul_temp__0_n_95,C0_dt_mul_temp__0_n_96,C0_dt_mul_temp__0_n_97,C0_dt_mul_temp__0_n_98,C0_dt_mul_temp__0_n_99,C0_dt_mul_temp__0_n_100,C0_dt_mul_temp__0_n_101,C0_dt_mul_temp__0_n_102,C0_dt_mul_temp__0_n_103,C0_dt_mul_temp__0_n_104,C0_dt_mul_temp__0_n_105}),
        .PATTERNBDETECT(NLW_C0_dt_mul_temp__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_C0_dt_mul_temp__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_C0_dt_mul_temp__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_C0_dt_mul_temp__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    C0_dt_mul_temp__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Delay17_out1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_C0_dt_mul_temp__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\Delay20_reg_reg[1]_2 [31],\Delay20_reg_reg[1]_2 [31],\Delay20_reg_reg[1]_2 [31],\Delay20_reg_reg[1]_2 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_C0_dt_mul_temp__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_C0_dt_mul_temp__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_C0_dt_mul_temp__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_C0_dt_mul_temp__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_C0_dt_mul_temp__1_OVERFLOW_UNCONNECTED),
        .P({NLW_C0_dt_mul_temp__1_P_UNCONNECTED[47:34],C0_dt_mul_temp__1_n_72,C0_dt_mul_temp__1_n_73,C0_dt_mul_temp__1_n_74,C0_dt_mul_temp__1_n_75,C0_dt_mul_temp__1_n_76,C0_dt_mul_temp__1_n_77,C0_dt_mul_temp__1_n_78,C0_dt_mul_temp__1_n_79,C0_dt_mul_temp__1_n_80,C0_dt_mul_temp__1_n_81,C0_dt_mul_temp__1_n_82,C0_dt_mul_temp__1_n_83,C0_dt_mul_temp__1_n_84,C0_dt_mul_temp__1_n_85,C0_dt_mul_temp__1_n_86,C0_dt_mul_temp__1_n_87,C0_dt_mul_temp__1_n_88,C0_dt_mul_temp__1_n_89,C0_dt_mul_temp__1_n_90,C0_dt_mul_temp__1_n_91,C0_dt_mul_temp__1_n_92,C0_dt_mul_temp__1_n_93,C0_dt_mul_temp__1_n_94,C0_dt_mul_temp__1_n_95,C0_dt_mul_temp__1_n_96,C0_dt_mul_temp__1_n_97,C0_dt_mul_temp__1_n_98,C0_dt_mul_temp__1_n_99,C0_dt_mul_temp__1_n_100,C0_dt_mul_temp__1_n_101,C0_dt_mul_temp__1_n_102,C0_dt_mul_temp__1_n_103,C0_dt_mul_temp__1_n_104,C0_dt_mul_temp__1_n_105}),
        .PATTERNBDETECT(NLW_C0_dt_mul_temp__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_C0_dt_mul_temp__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_C0_dt_mul_temp__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_C0_dt_mul_temp__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    C1_dt_2_mul_temp
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dt_2_out1_2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_C1_dt_2_mul_temp_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\Delay36_reg_reg[2]_6 [31],\Delay36_reg_reg[2]_6 [31],\Delay36_reg_reg[2]_6 [31],\Delay36_reg_reg[2]_6 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_C1_dt_2_mul_temp_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_C1_dt_2_mul_temp_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_C1_dt_2_mul_temp_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_C1_dt_2_mul_temp_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_C1_dt_2_mul_temp_OVERFLOW_UNCONNECTED),
        .P({C1_dt_2_mul_temp_n_58,C1_dt_2_mul_temp_n_59,C1_dt_2_mul_temp_n_60,C1_dt_2_mul_temp_n_61,C1_dt_2_mul_temp_n_62,C1_dt_2_mul_temp_n_63,C1_dt_2_mul_temp_n_64,C1_dt_2_mul_temp_n_65,C1_dt_2_mul_temp_n_66,C1_dt_2_mul_temp_n_67,C1_dt_2_mul_temp_n_68,C1_dt_2_mul_temp_n_69,C1_dt_2_mul_temp_n_70,C1_dt_2_mul_temp_n_71,C1_dt_2_mul_temp_n_72,C1_dt_2_mul_temp_n_73,C1_dt_2_mul_temp_n_74,C1_dt_2_mul_temp_n_75,C1_dt_2_mul_temp_n_76,C1_dt_2_mul_temp_n_77,C1_dt_2_mul_temp_n_78,C1_dt_2_mul_temp_n_79,C1_dt_2_mul_temp_n_80,C1_dt_2_mul_temp_n_81,C1_dt_2_mul_temp_n_82,C1_dt_2_mul_temp_n_83,C1_dt_2_mul_temp_n_84,C1_dt_2_mul_temp_n_85,C1_dt_2_mul_temp_n_86,C1_dt_2_mul_temp_n_87,C1_dt_2_mul_temp_n_88,C1_dt_2_mul_temp_n_89,C1_dt_2_mul_temp_n_90,C1_dt_2_mul_temp_n_91,C1_dt_2_mul_temp_n_92,C1_dt_2_mul_temp_n_93,C1_dt_2_mul_temp_n_94,C1_dt_2_mul_temp_n_95,C1_dt_2_mul_temp_n_96,C1_dt_2_mul_temp_n_97,C1_dt_2_mul_temp_n_98,C1_dt_2_mul_temp_n_99,C1_dt_2_mul_temp_n_100,C1_dt_2_mul_temp_n_101,C1_dt_2_mul_temp_n_102,C1_dt_2_mul_temp_n_103,C1_dt_2_mul_temp_n_104,C1_dt_2_mul_temp_n_105}),
        .PATTERNBDETECT(NLW_C1_dt_2_mul_temp_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_C1_dt_2_mul_temp_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({C1_dt_2_mul_temp_n_106,C1_dt_2_mul_temp_n_107,C1_dt_2_mul_temp_n_108,C1_dt_2_mul_temp_n_109,C1_dt_2_mul_temp_n_110,C1_dt_2_mul_temp_n_111,C1_dt_2_mul_temp_n_112,C1_dt_2_mul_temp_n_113,C1_dt_2_mul_temp_n_114,C1_dt_2_mul_temp_n_115,C1_dt_2_mul_temp_n_116,C1_dt_2_mul_temp_n_117,C1_dt_2_mul_temp_n_118,C1_dt_2_mul_temp_n_119,C1_dt_2_mul_temp_n_120,C1_dt_2_mul_temp_n_121,C1_dt_2_mul_temp_n_122,C1_dt_2_mul_temp_n_123,C1_dt_2_mul_temp_n_124,C1_dt_2_mul_temp_n_125,C1_dt_2_mul_temp_n_126,C1_dt_2_mul_temp_n_127,C1_dt_2_mul_temp_n_128,C1_dt_2_mul_temp_n_129,C1_dt_2_mul_temp_n_130,C1_dt_2_mul_temp_n_131,C1_dt_2_mul_temp_n_132,C1_dt_2_mul_temp_n_133,C1_dt_2_mul_temp_n_134,C1_dt_2_mul_temp_n_135,C1_dt_2_mul_temp_n_136,C1_dt_2_mul_temp_n_137,C1_dt_2_mul_temp_n_138,C1_dt_2_mul_temp_n_139,C1_dt_2_mul_temp_n_140,C1_dt_2_mul_temp_n_141,C1_dt_2_mul_temp_n_142,C1_dt_2_mul_temp_n_143,C1_dt_2_mul_temp_n_144,C1_dt_2_mul_temp_n_145,C1_dt_2_mul_temp_n_146,C1_dt_2_mul_temp_n_147,C1_dt_2_mul_temp_n_148,C1_dt_2_mul_temp_n_149,C1_dt_2_mul_temp_n_150,C1_dt_2_mul_temp_n_151,C1_dt_2_mul_temp_n_152,C1_dt_2_mul_temp_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_C1_dt_2_mul_temp_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    C1_dt_2_mul_temp__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\Delay36_reg_reg[2]_6 [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({C1_dt_2_mul_temp__0_n_24,C1_dt_2_mul_temp__0_n_25,C1_dt_2_mul_temp__0_n_26,C1_dt_2_mul_temp__0_n_27,C1_dt_2_mul_temp__0_n_28,C1_dt_2_mul_temp__0_n_29,C1_dt_2_mul_temp__0_n_30,C1_dt_2_mul_temp__0_n_31,C1_dt_2_mul_temp__0_n_32,C1_dt_2_mul_temp__0_n_33,C1_dt_2_mul_temp__0_n_34,C1_dt_2_mul_temp__0_n_35,C1_dt_2_mul_temp__0_n_36,C1_dt_2_mul_temp__0_n_37,C1_dt_2_mul_temp__0_n_38,C1_dt_2_mul_temp__0_n_39,C1_dt_2_mul_temp__0_n_40,C1_dt_2_mul_temp__0_n_41,C1_dt_2_mul_temp__0_n_42,C1_dt_2_mul_temp__0_n_43,C1_dt_2_mul_temp__0_n_44,C1_dt_2_mul_temp__0_n_45,C1_dt_2_mul_temp__0_n_46,C1_dt_2_mul_temp__0_n_47,C1_dt_2_mul_temp__0_n_48,C1_dt_2_mul_temp__0_n_49,C1_dt_2_mul_temp__0_n_50,C1_dt_2_mul_temp__0_n_51,C1_dt_2_mul_temp__0_n_52,C1_dt_2_mul_temp__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dt_2_out1_2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_C1_dt_2_mul_temp__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_C1_dt_2_mul_temp__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_C1_dt_2_mul_temp__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_C1_dt_2_mul_temp__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_C1_dt_2_mul_temp__0_OVERFLOW_UNCONNECTED),
        .P({C1_dt_2_mul_temp__0_n_58,C1_dt_2_mul_temp__0_n_59,C1_dt_2_mul_temp__0_n_60,C1_dt_2_mul_temp__0_n_61,C1_dt_2_mul_temp__0_n_62,C1_dt_2_mul_temp__0_n_63,C1_dt_2_mul_temp__0_n_64,C1_dt_2_mul_temp__0_n_65,C1_dt_2_mul_temp__0_n_66,C1_dt_2_mul_temp__0_n_67,C1_dt_2_mul_temp__0_n_68,C1_dt_2_mul_temp__0_n_69,C1_dt_2_mul_temp__0_n_70,C1_dt_2_mul_temp__0_n_71,C1_dt_2_mul_temp__0_n_72,C1_dt_2_mul_temp__0_n_73,C1_dt_2_mul_temp__0_n_74,C1_dt_2_mul_temp__0_n_75,C1_dt_2_mul_temp__0_n_76,C1_dt_2_mul_temp__0_n_77,C1_dt_2_mul_temp__0_n_78,C1_dt_2_mul_temp__0_n_79,C1_dt_2_mul_temp__0_n_80,C1_dt_2_mul_temp__0_n_81,C1_dt_2_mul_temp__0_n_82,C1_dt_2_mul_temp__0_n_83,C1_dt_2_mul_temp__0_n_84,C1_dt_2_mul_temp__0_n_85,C1_dt_2_mul_temp__0_n_86,C1_dt_2_mul_temp__0_n_87,C1_dt_2_mul_temp__0_n_88,C1_dt_2_mul_temp__0_n_89,C1_dt_2_mul_temp__0_n_90,C1_dt_2_mul_temp__0_n_91,C1_dt_2_mul_temp__0_n_92,C1_dt_2_mul_temp__0_n_93,C1_dt_2_mul_temp__0_n_94,C1_dt_2_mul_temp__0_n_95,C1_dt_2_mul_temp__0_n_96,C1_dt_2_mul_temp__0_n_97,C1_dt_2_mul_temp__0_n_98,C1_dt_2_mul_temp__0_n_99,C1_dt_2_mul_temp__0_n_100,C1_dt_2_mul_temp__0_n_101,C1_dt_2_mul_temp__0_n_102,C1_dt_2_mul_temp__0_n_103,C1_dt_2_mul_temp__0_n_104,C1_dt_2_mul_temp__0_n_105}),
        .PATTERNBDETECT(NLW_C1_dt_2_mul_temp__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_C1_dt_2_mul_temp__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({C1_dt_2_mul_temp__0_n_106,C1_dt_2_mul_temp__0_n_107,C1_dt_2_mul_temp__0_n_108,C1_dt_2_mul_temp__0_n_109,C1_dt_2_mul_temp__0_n_110,C1_dt_2_mul_temp__0_n_111,C1_dt_2_mul_temp__0_n_112,C1_dt_2_mul_temp__0_n_113,C1_dt_2_mul_temp__0_n_114,C1_dt_2_mul_temp__0_n_115,C1_dt_2_mul_temp__0_n_116,C1_dt_2_mul_temp__0_n_117,C1_dt_2_mul_temp__0_n_118,C1_dt_2_mul_temp__0_n_119,C1_dt_2_mul_temp__0_n_120,C1_dt_2_mul_temp__0_n_121,C1_dt_2_mul_temp__0_n_122,C1_dt_2_mul_temp__0_n_123,C1_dt_2_mul_temp__0_n_124,C1_dt_2_mul_temp__0_n_125,C1_dt_2_mul_temp__0_n_126,C1_dt_2_mul_temp__0_n_127,C1_dt_2_mul_temp__0_n_128,C1_dt_2_mul_temp__0_n_129,C1_dt_2_mul_temp__0_n_130,C1_dt_2_mul_temp__0_n_131,C1_dt_2_mul_temp__0_n_132,C1_dt_2_mul_temp__0_n_133,C1_dt_2_mul_temp__0_n_134,C1_dt_2_mul_temp__0_n_135,C1_dt_2_mul_temp__0_n_136,C1_dt_2_mul_temp__0_n_137,C1_dt_2_mul_temp__0_n_138,C1_dt_2_mul_temp__0_n_139,C1_dt_2_mul_temp__0_n_140,C1_dt_2_mul_temp__0_n_141,C1_dt_2_mul_temp__0_n_142,C1_dt_2_mul_temp__0_n_143,C1_dt_2_mul_temp__0_n_144,C1_dt_2_mul_temp__0_n_145,C1_dt_2_mul_temp__0_n_146,C1_dt_2_mul_temp__0_n_147,C1_dt_2_mul_temp__0_n_148,C1_dt_2_mul_temp__0_n_149,C1_dt_2_mul_temp__0_n_150,C1_dt_2_mul_temp__0_n_151,C1_dt_2_mul_temp__0_n_152,C1_dt_2_mul_temp__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_C1_dt_2_mul_temp__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    C1_dt_2_mul_temp__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({C1_dt_2_mul_temp__0_n_24,C1_dt_2_mul_temp__0_n_25,C1_dt_2_mul_temp__0_n_26,C1_dt_2_mul_temp__0_n_27,C1_dt_2_mul_temp__0_n_28,C1_dt_2_mul_temp__0_n_29,C1_dt_2_mul_temp__0_n_30,C1_dt_2_mul_temp__0_n_31,C1_dt_2_mul_temp__0_n_32,C1_dt_2_mul_temp__0_n_33,C1_dt_2_mul_temp__0_n_34,C1_dt_2_mul_temp__0_n_35,C1_dt_2_mul_temp__0_n_36,C1_dt_2_mul_temp__0_n_37,C1_dt_2_mul_temp__0_n_38,C1_dt_2_mul_temp__0_n_39,C1_dt_2_mul_temp__0_n_40,C1_dt_2_mul_temp__0_n_41,C1_dt_2_mul_temp__0_n_42,C1_dt_2_mul_temp__0_n_43,C1_dt_2_mul_temp__0_n_44,C1_dt_2_mul_temp__0_n_45,C1_dt_2_mul_temp__0_n_46,C1_dt_2_mul_temp__0_n_47,C1_dt_2_mul_temp__0_n_48,C1_dt_2_mul_temp__0_n_49,C1_dt_2_mul_temp__0_n_50,C1_dt_2_mul_temp__0_n_51,C1_dt_2_mul_temp__0_n_52,C1_dt_2_mul_temp__0_n_53}),
        .ACOUT(NLW_C1_dt_2_mul_temp__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dt_2_out1_2[31],dt_2_out1_2[31],dt_2_out1_2[31],dt_2_out1_2[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_C1_dt_2_mul_temp__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_C1_dt_2_mul_temp__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_C1_dt_2_mul_temp__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_C1_dt_2_mul_temp__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_C1_dt_2_mul_temp__1_OVERFLOW_UNCONNECTED),
        .P({C1_dt_2_mul_temp__1_n_58,C1_dt_2_mul_temp__1_n_59,C1_dt_2_mul_temp__1_n_60,C1_dt_2_mul_temp__1_n_61,C1_dt_2_mul_temp__1_n_62,C1_dt_2_mul_temp__1_n_63,C1_dt_2_mul_temp__1_n_64,C1_dt_2_mul_temp__1_n_65,C1_dt_2_mul_temp__1_n_66,C1_dt_2_mul_temp__1_n_67,C1_dt_2_mul_temp__1_n_68,C1_dt_2_mul_temp__1_n_69,C1_dt_2_mul_temp__1_n_70,C1_dt_2_mul_temp__1_n_71,C1_dt_2_mul_temp__1_n_72,C1_dt_2_mul_temp__1_n_73,C1_dt_2_mul_temp__1_n_74,C1_dt_2_mul_temp__1_n_75,C1_dt_2_mul_temp__1_n_76,C1_dt_2_mul_temp__1_n_77,C1_dt_2_mul_temp__1_n_78,C1_dt_2_mul_temp__1_n_79,C1_dt_2_mul_temp__1_n_80,C1_dt_2_mul_temp__1_n_81,C1_dt_2_mul_temp__1_n_82,C1_dt_2_mul_temp__1_n_83,C1_dt_2_mul_temp__1_n_84,C1_dt_2_mul_temp__1_n_85,C1_dt_2_mul_temp__1_n_86,C1_dt_2_mul_temp__1_n_87,C1_dt_2_mul_temp__1_n_88,C1_dt_2_mul_temp__1_n_89,C1_dt_2_mul_temp__1_n_90,C1_dt_2_mul_temp__1_n_91,C1_dt_2_mul_temp__1_n_92,C1_dt_2_mul_temp__1_n_93,C1_dt_2_mul_temp__1_n_94,C1_dt_2_mul_temp__1_n_95,C1_dt_2_mul_temp__1_n_96,C1_dt_2_mul_temp__1_n_97,C1_dt_2_mul_temp__1_n_98,C1_dt_2_mul_temp__1_n_99,C1_dt_2_mul_temp__1_n_100,C1_dt_2_mul_temp__1_n_101,C1_dt_2_mul_temp__1_n_102,C1_dt_2_mul_temp__1_n_103,C1_dt_2_mul_temp__1_n_104,C1_dt_2_mul_temp__1_n_105}),
        .PATTERNBDETECT(NLW_C1_dt_2_mul_temp__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_C1_dt_2_mul_temp__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({C1_dt_2_mul_temp__0_n_106,C1_dt_2_mul_temp__0_n_107,C1_dt_2_mul_temp__0_n_108,C1_dt_2_mul_temp__0_n_109,C1_dt_2_mul_temp__0_n_110,C1_dt_2_mul_temp__0_n_111,C1_dt_2_mul_temp__0_n_112,C1_dt_2_mul_temp__0_n_113,C1_dt_2_mul_temp__0_n_114,C1_dt_2_mul_temp__0_n_115,C1_dt_2_mul_temp__0_n_116,C1_dt_2_mul_temp__0_n_117,C1_dt_2_mul_temp__0_n_118,C1_dt_2_mul_temp__0_n_119,C1_dt_2_mul_temp__0_n_120,C1_dt_2_mul_temp__0_n_121,C1_dt_2_mul_temp__0_n_122,C1_dt_2_mul_temp__0_n_123,C1_dt_2_mul_temp__0_n_124,C1_dt_2_mul_temp__0_n_125,C1_dt_2_mul_temp__0_n_126,C1_dt_2_mul_temp__0_n_127,C1_dt_2_mul_temp__0_n_128,C1_dt_2_mul_temp__0_n_129,C1_dt_2_mul_temp__0_n_130,C1_dt_2_mul_temp__0_n_131,C1_dt_2_mul_temp__0_n_132,C1_dt_2_mul_temp__0_n_133,C1_dt_2_mul_temp__0_n_134,C1_dt_2_mul_temp__0_n_135,C1_dt_2_mul_temp__0_n_136,C1_dt_2_mul_temp__0_n_137,C1_dt_2_mul_temp__0_n_138,C1_dt_2_mul_temp__0_n_139,C1_dt_2_mul_temp__0_n_140,C1_dt_2_mul_temp__0_n_141,C1_dt_2_mul_temp__0_n_142,C1_dt_2_mul_temp__0_n_143,C1_dt_2_mul_temp__0_n_144,C1_dt_2_mul_temp__0_n_145,C1_dt_2_mul_temp__0_n_146,C1_dt_2_mul_temp__0_n_147,C1_dt_2_mul_temp__0_n_148,C1_dt_2_mul_temp__0_n_149,C1_dt_2_mul_temp__0_n_150,C1_dt_2_mul_temp__0_n_151,C1_dt_2_mul_temp__0_n_152,C1_dt_2_mul_temp__0_n_153}),
        .PCOUT(NLW_C1_dt_2_mul_temp__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_C1_dt_2_mul_temp__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    C2_dt_3_mul_temp
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Delay13_out1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_C2_dt_3_mul_temp_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\Delay14_reg_reg[1]_8 [31],\Delay14_reg_reg[1]_8 [31],\Delay14_reg_reg[1]_8 [31],\Delay14_reg_reg[1]_8 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_C2_dt_3_mul_temp_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_C2_dt_3_mul_temp_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_C2_dt_3_mul_temp_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_C2_dt_3_mul_temp_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_C2_dt_3_mul_temp_OVERFLOW_UNCONNECTED),
        .P({C2_dt_3_mul_temp_n_58,C2_dt_3_mul_temp_n_59,C2_dt_3_mul_temp_n_60,C2_dt_3_mul_temp_n_61,C2_dt_3_mul_temp_n_62,C2_dt_3_mul_temp_n_63,C2_dt_3_mul_temp_n_64,C2_dt_3_mul_temp_n_65,C2_dt_3_mul_temp_n_66,C2_dt_3_mul_temp_n_67,C2_dt_3_mul_temp_n_68,C2_dt_3_mul_temp_n_69,C2_dt_3_mul_temp_n_70,C2_dt_3_mul_temp_n_71,C2_dt_3_mul_temp_n_72,C2_dt_3_mul_temp_n_73,C2_dt_3_mul_temp_n_74,C2_dt_3_mul_temp_n_75,C2_dt_3_mul_temp_n_76,C2_dt_3_mul_temp_n_77,C2_dt_3_mul_temp_n_78,C2_dt_3_mul_temp_n_79,C2_dt_3_mul_temp_n_80,C2_dt_3_mul_temp_n_81,C2_dt_3_mul_temp_n_82,C2_dt_3_mul_temp_n_83,C2_dt_3_mul_temp_n_84,C2_dt_3_mul_temp_n_85,C2_dt_3_mul_temp_n_86,C2_dt_3_mul_temp_n_87,C2_dt_3_mul_temp_n_88,C2_dt_3_mul_temp_n_89,C2_dt_3_mul_temp_n_90,C2_dt_3_mul_temp_n_91,C2_dt_3_mul_temp_n_92,C2_dt_3_mul_temp_n_93,C2_dt_3_mul_temp_n_94,C2_dt_3_mul_temp_n_95,C2_dt_3_mul_temp_n_96,C2_dt_3_mul_temp_n_97,C2_dt_3_mul_temp_n_98,C2_dt_3_mul_temp_n_99,C2_dt_3_mul_temp_n_100,C2_dt_3_mul_temp_n_101,C2_dt_3_mul_temp_n_102,C2_dt_3_mul_temp_n_103,C2_dt_3_mul_temp_n_104,C2_dt_3_mul_temp_n_105}),
        .PATTERNBDETECT(NLW_C2_dt_3_mul_temp_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_C2_dt_3_mul_temp_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({C2_dt_3_mul_temp_n_106,C2_dt_3_mul_temp_n_107,C2_dt_3_mul_temp_n_108,C2_dt_3_mul_temp_n_109,C2_dt_3_mul_temp_n_110,C2_dt_3_mul_temp_n_111,C2_dt_3_mul_temp_n_112,C2_dt_3_mul_temp_n_113,C2_dt_3_mul_temp_n_114,C2_dt_3_mul_temp_n_115,C2_dt_3_mul_temp_n_116,C2_dt_3_mul_temp_n_117,C2_dt_3_mul_temp_n_118,C2_dt_3_mul_temp_n_119,C2_dt_3_mul_temp_n_120,C2_dt_3_mul_temp_n_121,C2_dt_3_mul_temp_n_122,C2_dt_3_mul_temp_n_123,C2_dt_3_mul_temp_n_124,C2_dt_3_mul_temp_n_125,C2_dt_3_mul_temp_n_126,C2_dt_3_mul_temp_n_127,C2_dt_3_mul_temp_n_128,C2_dt_3_mul_temp_n_129,C2_dt_3_mul_temp_n_130,C2_dt_3_mul_temp_n_131,C2_dt_3_mul_temp_n_132,C2_dt_3_mul_temp_n_133,C2_dt_3_mul_temp_n_134,C2_dt_3_mul_temp_n_135,C2_dt_3_mul_temp_n_136,C2_dt_3_mul_temp_n_137,C2_dt_3_mul_temp_n_138,C2_dt_3_mul_temp_n_139,C2_dt_3_mul_temp_n_140,C2_dt_3_mul_temp_n_141,C2_dt_3_mul_temp_n_142,C2_dt_3_mul_temp_n_143,C2_dt_3_mul_temp_n_144,C2_dt_3_mul_temp_n_145,C2_dt_3_mul_temp_n_146,C2_dt_3_mul_temp_n_147,C2_dt_3_mul_temp_n_148,C2_dt_3_mul_temp_n_149,C2_dt_3_mul_temp_n_150,C2_dt_3_mul_temp_n_151,C2_dt_3_mul_temp_n_152,C2_dt_3_mul_temp_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_C2_dt_3_mul_temp_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    C2_dt_3_mul_temp__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\Delay14_reg_reg[1]_8 [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({C2_dt_3_mul_temp__0_n_24,C2_dt_3_mul_temp__0_n_25,C2_dt_3_mul_temp__0_n_26,C2_dt_3_mul_temp__0_n_27,C2_dt_3_mul_temp__0_n_28,C2_dt_3_mul_temp__0_n_29,C2_dt_3_mul_temp__0_n_30,C2_dt_3_mul_temp__0_n_31,C2_dt_3_mul_temp__0_n_32,C2_dt_3_mul_temp__0_n_33,C2_dt_3_mul_temp__0_n_34,C2_dt_3_mul_temp__0_n_35,C2_dt_3_mul_temp__0_n_36,C2_dt_3_mul_temp__0_n_37,C2_dt_3_mul_temp__0_n_38,C2_dt_3_mul_temp__0_n_39,C2_dt_3_mul_temp__0_n_40,C2_dt_3_mul_temp__0_n_41,C2_dt_3_mul_temp__0_n_42,C2_dt_3_mul_temp__0_n_43,C2_dt_3_mul_temp__0_n_44,C2_dt_3_mul_temp__0_n_45,C2_dt_3_mul_temp__0_n_46,C2_dt_3_mul_temp__0_n_47,C2_dt_3_mul_temp__0_n_48,C2_dt_3_mul_temp__0_n_49,C2_dt_3_mul_temp__0_n_50,C2_dt_3_mul_temp__0_n_51,C2_dt_3_mul_temp__0_n_52,C2_dt_3_mul_temp__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Delay13_out1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_C2_dt_3_mul_temp__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_C2_dt_3_mul_temp__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_C2_dt_3_mul_temp__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_C2_dt_3_mul_temp__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_C2_dt_3_mul_temp__0_OVERFLOW_UNCONNECTED),
        .P({C2_dt_3_mul_temp__0_n_58,C2_dt_3_mul_temp__0_n_59,C2_dt_3_mul_temp__0_n_60,C2_dt_3_mul_temp__0_n_61,C2_dt_3_mul_temp__0_n_62,C2_dt_3_mul_temp__0_n_63,C2_dt_3_mul_temp__0_n_64,C2_dt_3_mul_temp__0_n_65,C2_dt_3_mul_temp__0_n_66,C2_dt_3_mul_temp__0_n_67,C2_dt_3_mul_temp__0_n_68,C2_dt_3_mul_temp__0_n_69,C2_dt_3_mul_temp__0_n_70,C2_dt_3_mul_temp__0_n_71,C2_dt_3_mul_temp__0_n_72,C2_dt_3_mul_temp__0_n_73,C2_dt_3_mul_temp__0_n_74,C2_dt_3_mul_temp__0_n_75,C2_dt_3_mul_temp__0_n_76,C2_dt_3_mul_temp__0_n_77,C2_dt_3_mul_temp__0_n_78,C2_dt_3_mul_temp__0_n_79,C2_dt_3_mul_temp__0_n_80,C2_dt_3_mul_temp__0_n_81,C2_dt_3_mul_temp__0_n_82,C2_dt_3_mul_temp__0_n_83,C2_dt_3_mul_temp__0_n_84,C2_dt_3_mul_temp__0_n_85,C2_dt_3_mul_temp__0_n_86,C2_dt_3_mul_temp__0_n_87,C2_dt_3_mul_temp__0_n_88,C2_dt_3_mul_temp__0_n_89,C2_dt_3_mul_temp__0_n_90,C2_dt_3_mul_temp__0_n_91,C2_dt_3_mul_temp__0_n_92,C2_dt_3_mul_temp__0_n_93,C2_dt_3_mul_temp__0_n_94,C2_dt_3_mul_temp__0_n_95,C2_dt_3_mul_temp__0_n_96,C2_dt_3_mul_temp__0_n_97,C2_dt_3_mul_temp__0_n_98,C2_dt_3_mul_temp__0_n_99,C2_dt_3_mul_temp__0_n_100,C2_dt_3_mul_temp__0_n_101,C2_dt_3_mul_temp__0_n_102,C2_dt_3_mul_temp__0_n_103,C2_dt_3_mul_temp__0_n_104,C2_dt_3_mul_temp__0_n_105}),
        .PATTERNBDETECT(NLW_C2_dt_3_mul_temp__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_C2_dt_3_mul_temp__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({C2_dt_3_mul_temp__0_n_106,C2_dt_3_mul_temp__0_n_107,C2_dt_3_mul_temp__0_n_108,C2_dt_3_mul_temp__0_n_109,C2_dt_3_mul_temp__0_n_110,C2_dt_3_mul_temp__0_n_111,C2_dt_3_mul_temp__0_n_112,C2_dt_3_mul_temp__0_n_113,C2_dt_3_mul_temp__0_n_114,C2_dt_3_mul_temp__0_n_115,C2_dt_3_mul_temp__0_n_116,C2_dt_3_mul_temp__0_n_117,C2_dt_3_mul_temp__0_n_118,C2_dt_3_mul_temp__0_n_119,C2_dt_3_mul_temp__0_n_120,C2_dt_3_mul_temp__0_n_121,C2_dt_3_mul_temp__0_n_122,C2_dt_3_mul_temp__0_n_123,C2_dt_3_mul_temp__0_n_124,C2_dt_3_mul_temp__0_n_125,C2_dt_3_mul_temp__0_n_126,C2_dt_3_mul_temp__0_n_127,C2_dt_3_mul_temp__0_n_128,C2_dt_3_mul_temp__0_n_129,C2_dt_3_mul_temp__0_n_130,C2_dt_3_mul_temp__0_n_131,C2_dt_3_mul_temp__0_n_132,C2_dt_3_mul_temp__0_n_133,C2_dt_3_mul_temp__0_n_134,C2_dt_3_mul_temp__0_n_135,C2_dt_3_mul_temp__0_n_136,C2_dt_3_mul_temp__0_n_137,C2_dt_3_mul_temp__0_n_138,C2_dt_3_mul_temp__0_n_139,C2_dt_3_mul_temp__0_n_140,C2_dt_3_mul_temp__0_n_141,C2_dt_3_mul_temp__0_n_142,C2_dt_3_mul_temp__0_n_143,C2_dt_3_mul_temp__0_n_144,C2_dt_3_mul_temp__0_n_145,C2_dt_3_mul_temp__0_n_146,C2_dt_3_mul_temp__0_n_147,C2_dt_3_mul_temp__0_n_148,C2_dt_3_mul_temp__0_n_149,C2_dt_3_mul_temp__0_n_150,C2_dt_3_mul_temp__0_n_151,C2_dt_3_mul_temp__0_n_152,C2_dt_3_mul_temp__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_C2_dt_3_mul_temp__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    C2_dt_3_mul_temp__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({C2_dt_3_mul_temp__0_n_24,C2_dt_3_mul_temp__0_n_25,C2_dt_3_mul_temp__0_n_26,C2_dt_3_mul_temp__0_n_27,C2_dt_3_mul_temp__0_n_28,C2_dt_3_mul_temp__0_n_29,C2_dt_3_mul_temp__0_n_30,C2_dt_3_mul_temp__0_n_31,C2_dt_3_mul_temp__0_n_32,C2_dt_3_mul_temp__0_n_33,C2_dt_3_mul_temp__0_n_34,C2_dt_3_mul_temp__0_n_35,C2_dt_3_mul_temp__0_n_36,C2_dt_3_mul_temp__0_n_37,C2_dt_3_mul_temp__0_n_38,C2_dt_3_mul_temp__0_n_39,C2_dt_3_mul_temp__0_n_40,C2_dt_3_mul_temp__0_n_41,C2_dt_3_mul_temp__0_n_42,C2_dt_3_mul_temp__0_n_43,C2_dt_3_mul_temp__0_n_44,C2_dt_3_mul_temp__0_n_45,C2_dt_3_mul_temp__0_n_46,C2_dt_3_mul_temp__0_n_47,C2_dt_3_mul_temp__0_n_48,C2_dt_3_mul_temp__0_n_49,C2_dt_3_mul_temp__0_n_50,C2_dt_3_mul_temp__0_n_51,C2_dt_3_mul_temp__0_n_52,C2_dt_3_mul_temp__0_n_53}),
        .ACOUT(NLW_C2_dt_3_mul_temp__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Delay13_out1[31],Delay13_out1[31],Delay13_out1[31],Delay13_out1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_C2_dt_3_mul_temp__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_C2_dt_3_mul_temp__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_C2_dt_3_mul_temp__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_C2_dt_3_mul_temp__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_C2_dt_3_mul_temp__1_OVERFLOW_UNCONNECTED),
        .P({C2_dt_3_mul_temp__1_n_58,C2_dt_3_mul_temp__1_n_59,C2_dt_3_mul_temp__1_n_60,C2_dt_3_mul_temp__1_n_61,C2_dt_3_mul_temp__1_n_62,C2_dt_3_mul_temp__1_n_63,C2_dt_3_mul_temp__1_n_64,C2_dt_3_mul_temp__1_n_65,C2_dt_3_mul_temp__1_n_66,C2_dt_3_mul_temp__1_n_67,C2_dt_3_mul_temp__1_n_68,C2_dt_3_mul_temp__1_n_69,C2_dt_3_mul_temp__1_n_70,C2_dt_3_mul_temp__1_n_71,C2_dt_3_mul_temp__1_n_72,C2_dt_3_mul_temp__1_n_73,C2_dt_3_mul_temp__1_n_74,C2_dt_3_mul_temp__1_n_75,C2_dt_3_mul_temp__1_n_76,C2_dt_3_mul_temp__1_n_77,C2_dt_3_mul_temp__1_n_78,C2_dt_3_mul_temp__1_n_79,C2_dt_3_mul_temp__1_n_80,C2_dt_3_mul_temp__1_n_81,C2_dt_3_mul_temp__1_n_82,C2_dt_3_mul_temp__1_n_83,C2_dt_3_mul_temp__1_n_84,C2_dt_3_mul_temp__1_n_85,C2_dt_3_mul_temp__1_n_86,C2_dt_3_mul_temp__1_n_87,C2_dt_3_mul_temp__1_n_88,C2_dt_3_mul_temp__1_n_89,C2_dt_3_mul_temp__1_n_90,C2_dt_3_mul_temp__1_n_91,C2_dt_3_mul_temp__1_n_92,C2_dt_3_mul_temp__1_n_93,C2_dt_3_mul_temp__1_n_94,C2_dt_3_mul_temp__1_n_95,C2_dt_3_mul_temp__1_n_96,C2_dt_3_mul_temp__1_n_97,C2_dt_3_mul_temp__1_n_98,C2_dt_3_mul_temp__1_n_99,C2_dt_3_mul_temp__1_n_100,C2_dt_3_mul_temp__1_n_101,C2_dt_3_mul_temp__1_n_102,C2_dt_3_mul_temp__1_n_103,C2_dt_3_mul_temp__1_n_104,C2_dt_3_mul_temp__1_n_105}),
        .PATTERNBDETECT(NLW_C2_dt_3_mul_temp__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_C2_dt_3_mul_temp__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({C2_dt_3_mul_temp__0_n_106,C2_dt_3_mul_temp__0_n_107,C2_dt_3_mul_temp__0_n_108,C2_dt_3_mul_temp__0_n_109,C2_dt_3_mul_temp__0_n_110,C2_dt_3_mul_temp__0_n_111,C2_dt_3_mul_temp__0_n_112,C2_dt_3_mul_temp__0_n_113,C2_dt_3_mul_temp__0_n_114,C2_dt_3_mul_temp__0_n_115,C2_dt_3_mul_temp__0_n_116,C2_dt_3_mul_temp__0_n_117,C2_dt_3_mul_temp__0_n_118,C2_dt_3_mul_temp__0_n_119,C2_dt_3_mul_temp__0_n_120,C2_dt_3_mul_temp__0_n_121,C2_dt_3_mul_temp__0_n_122,C2_dt_3_mul_temp__0_n_123,C2_dt_3_mul_temp__0_n_124,C2_dt_3_mul_temp__0_n_125,C2_dt_3_mul_temp__0_n_126,C2_dt_3_mul_temp__0_n_127,C2_dt_3_mul_temp__0_n_128,C2_dt_3_mul_temp__0_n_129,C2_dt_3_mul_temp__0_n_130,C2_dt_3_mul_temp__0_n_131,C2_dt_3_mul_temp__0_n_132,C2_dt_3_mul_temp__0_n_133,C2_dt_3_mul_temp__0_n_134,C2_dt_3_mul_temp__0_n_135,C2_dt_3_mul_temp__0_n_136,C2_dt_3_mul_temp__0_n_137,C2_dt_3_mul_temp__0_n_138,C2_dt_3_mul_temp__0_n_139,C2_dt_3_mul_temp__0_n_140,C2_dt_3_mul_temp__0_n_141,C2_dt_3_mul_temp__0_n_142,C2_dt_3_mul_temp__0_n_143,C2_dt_3_mul_temp__0_n_144,C2_dt_3_mul_temp__0_n_145,C2_dt_3_mul_temp__0_n_146,C2_dt_3_mul_temp__0_n_147,C2_dt_3_mul_temp__0_n_148,C2_dt_3_mul_temp__0_n_149,C2_dt_3_mul_temp__0_n_150,C2_dt_3_mul_temp__0_n_151,C2_dt_3_mul_temp__0_n_152,C2_dt_3_mul_temp__0_n_153}),
        .PCOUT(NLW_C2_dt_3_mul_temp__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_C2_dt_3_mul_temp__1_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[11]_i_2 
       (.I0(dt_3_mul_temp__2_n_79),
        .I1(dt_3_mul_temp__0_n_96),
        .O(\Delay13_out1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[11]_i_3 
       (.I0(dt_3_mul_temp__2_n_80),
        .I1(dt_3_mul_temp__0_n_97),
        .O(\Delay13_out1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[11]_i_4 
       (.I0(dt_3_mul_temp__2_n_81),
        .I1(dt_3_mul_temp__0_n_98),
        .O(\Delay13_out1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[11]_i_5 
       (.I0(dt_3_mul_temp__2_n_82),
        .I1(dt_3_mul_temp__0_n_99),
        .O(\Delay13_out1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[15]_i_2 
       (.I0(dt_3_mul_temp__2_n_75),
        .I1(dt_3_mul_temp__0_n_92),
        .O(\Delay13_out1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[15]_i_3 
       (.I0(dt_3_mul_temp__2_n_76),
        .I1(dt_3_mul_temp__0_n_93),
        .O(\Delay13_out1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[15]_i_4 
       (.I0(dt_3_mul_temp__2_n_77),
        .I1(dt_3_mul_temp__0_n_94),
        .O(\Delay13_out1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[15]_i_5 
       (.I0(dt_3_mul_temp__2_n_78),
        .I1(dt_3_mul_temp__0_n_95),
        .O(\Delay13_out1[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[19]_i_2 
       (.I0(dt_3_mul_temp__2_n_71),
        .I1(dt_3_mul_temp__0_n_88),
        .O(\Delay13_out1[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[19]_i_3 
       (.I0(dt_3_mul_temp__2_n_72),
        .I1(dt_3_mul_temp__0_n_89),
        .O(\Delay13_out1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[19]_i_4 
       (.I0(dt_3_mul_temp__2_n_73),
        .I1(dt_3_mul_temp__0_n_90),
        .O(\Delay13_out1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[19]_i_5 
       (.I0(dt_3_mul_temp__2_n_74),
        .I1(dt_3_mul_temp__0_n_91),
        .O(\Delay13_out1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[23]_i_2 
       (.I0(dt_3_mul_temp__2_n_67),
        .I1(dt_3_mul_temp__0_n_84),
        .O(\Delay13_out1[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[23]_i_3 
       (.I0(dt_3_mul_temp__2_n_68),
        .I1(dt_3_mul_temp__0_n_85),
        .O(\Delay13_out1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[23]_i_4 
       (.I0(dt_3_mul_temp__2_n_69),
        .I1(dt_3_mul_temp__0_n_86),
        .O(\Delay13_out1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[23]_i_5 
       (.I0(dt_3_mul_temp__2_n_70),
        .I1(dt_3_mul_temp__0_n_87),
        .O(\Delay13_out1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[27]_i_2 
       (.I0(dt_3_mul_temp__2_n_63),
        .I1(dt_3_mul_temp__0_n_80),
        .O(\Delay13_out1[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[27]_i_3 
       (.I0(dt_3_mul_temp__2_n_64),
        .I1(dt_3_mul_temp__0_n_81),
        .O(\Delay13_out1[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[27]_i_4 
       (.I0(dt_3_mul_temp__2_n_65),
        .I1(dt_3_mul_temp__0_n_82),
        .O(\Delay13_out1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[27]_i_5 
       (.I0(dt_3_mul_temp__2_n_66),
        .I1(dt_3_mul_temp__0_n_83),
        .O(\Delay13_out1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[31]_i_2 
       (.I0(dt_3_mul_temp__2_n_59),
        .I1(dt_3_mul_temp__0_n_76),
        .O(\Delay13_out1[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[31]_i_3 
       (.I0(dt_3_mul_temp__2_n_60),
        .I1(dt_3_mul_temp__0_n_77),
        .O(\Delay13_out1[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[31]_i_4 
       (.I0(dt_3_mul_temp__2_n_61),
        .I1(dt_3_mul_temp__0_n_78),
        .O(\Delay13_out1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[31]_i_5 
       (.I0(dt_3_mul_temp__2_n_62),
        .I1(dt_3_mul_temp__0_n_79),
        .O(\Delay13_out1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_10 
       (.I0(dt_3_mul_temp__2_n_93),
        .I1(dt_3_mul_temp_n_93),
        .O(\Delay13_out1[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_11 
       (.I0(dt_3_mul_temp__2_n_94),
        .I1(dt_3_mul_temp_n_94),
        .O(\Delay13_out1[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_13 
       (.I0(dt_3_mul_temp__2_n_95),
        .I1(dt_3_mul_temp_n_95),
        .O(\Delay13_out1[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_14 
       (.I0(dt_3_mul_temp__2_n_96),
        .I1(dt_3_mul_temp_n_96),
        .O(\Delay13_out1[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_15 
       (.I0(dt_3_mul_temp__2_n_97),
        .I1(dt_3_mul_temp_n_97),
        .O(\Delay13_out1[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_16 
       (.I0(dt_3_mul_temp__2_n_98),
        .I1(dt_3_mul_temp_n_98),
        .O(\Delay13_out1[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_18 
       (.I0(dt_3_mul_temp__2_n_99),
        .I1(dt_3_mul_temp_n_99),
        .O(\Delay13_out1[3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_19 
       (.I0(dt_3_mul_temp__2_n_100),
        .I1(dt_3_mul_temp_n_100),
        .O(\Delay13_out1[3]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_20 
       (.I0(dt_3_mul_temp__2_n_101),
        .I1(dt_3_mul_temp_n_101),
        .O(\Delay13_out1[3]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_21 
       (.I0(dt_3_mul_temp__2_n_102),
        .I1(dt_3_mul_temp_n_102),
        .O(\Delay13_out1[3]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_22 
       (.I0(dt_3_mul_temp__2_n_103),
        .I1(dt_3_mul_temp_n_103),
        .O(\Delay13_out1[3]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_23 
       (.I0(dt_3_mul_temp__2_n_104),
        .I1(dt_3_mul_temp_n_104),
        .O(\Delay13_out1[3]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_24 
       (.I0(dt_3_mul_temp__2_n_105),
        .I1(dt_3_mul_temp_n_105),
        .O(\Delay13_out1[3]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_3 
       (.I0(dt_3_mul_temp__2_n_87),
        .I1(dt_3_mul_temp__0_n_104),
        .O(\Delay13_out1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_4 
       (.I0(dt_3_mul_temp__2_n_88),
        .I1(dt_3_mul_temp__0_n_105),
        .O(\Delay13_out1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_5 
       (.I0(dt_3_mul_temp__2_n_89),
        .I1(dt_3_mul_temp_n_89),
        .O(\Delay13_out1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_6 
       (.I0(dt_3_mul_temp__2_n_90),
        .I1(dt_3_mul_temp_n_90),
        .O(\Delay13_out1[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_8 
       (.I0(dt_3_mul_temp__2_n_91),
        .I1(dt_3_mul_temp_n_91),
        .O(\Delay13_out1[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[3]_i_9 
       (.I0(dt_3_mul_temp__2_n_92),
        .I1(dt_3_mul_temp_n_92),
        .O(\Delay13_out1[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[7]_i_2 
       (.I0(dt_3_mul_temp__2_n_83),
        .I1(dt_3_mul_temp__0_n_100),
        .O(\Delay13_out1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[7]_i_3 
       (.I0(dt_3_mul_temp__2_n_84),
        .I1(dt_3_mul_temp__0_n_101),
        .O(\Delay13_out1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[7]_i_4 
       (.I0(dt_3_mul_temp__2_n_85),
        .I1(dt_3_mul_temp__0_n_102),
        .O(\Delay13_out1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay13_out1[7]_i_5 
       (.I0(dt_3_mul_temp__2_n_86),
        .I1(dt_3_mul_temp__0_n_103),
        .O(\Delay13_out1[7]_i_5_n_0 ));
  FDCE \Delay13_out1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[0]),
        .Q(Delay13_out1[0]));
  FDCE \Delay13_out1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[10]),
        .Q(Delay13_out1[10]));
  FDCE \Delay13_out1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[11]),
        .Q(Delay13_out1[11]));
  CARRY4 \Delay13_out1_reg[11]_i_1 
       (.CI(\Delay13_out1_reg[7]_i_1_n_0 ),
        .CO({\Delay13_out1_reg[11]_i_1_n_0 ,\Delay13_out1_reg[11]_i_1_n_1 ,\Delay13_out1_reg[11]_i_1_n_2 ,\Delay13_out1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_3_mul_temp__2_n_79,dt_3_mul_temp__2_n_80,dt_3_mul_temp__2_n_81,dt_3_mul_temp__2_n_82}),
        .O(dt_3_out1[11:8]),
        .S({\Delay13_out1[11]_i_2_n_0 ,\Delay13_out1[11]_i_3_n_0 ,\Delay13_out1[11]_i_4_n_0 ,\Delay13_out1[11]_i_5_n_0 }));
  FDCE \Delay13_out1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[12]),
        .Q(Delay13_out1[12]));
  FDCE \Delay13_out1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[13]),
        .Q(Delay13_out1[13]));
  FDCE \Delay13_out1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[14]),
        .Q(Delay13_out1[14]));
  FDCE \Delay13_out1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[15]),
        .Q(Delay13_out1[15]));
  CARRY4 \Delay13_out1_reg[15]_i_1 
       (.CI(\Delay13_out1_reg[11]_i_1_n_0 ),
        .CO({\Delay13_out1_reg[15]_i_1_n_0 ,\Delay13_out1_reg[15]_i_1_n_1 ,\Delay13_out1_reg[15]_i_1_n_2 ,\Delay13_out1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_3_mul_temp__2_n_75,dt_3_mul_temp__2_n_76,dt_3_mul_temp__2_n_77,dt_3_mul_temp__2_n_78}),
        .O(dt_3_out1[15:12]),
        .S({\Delay13_out1[15]_i_2_n_0 ,\Delay13_out1[15]_i_3_n_0 ,\Delay13_out1[15]_i_4_n_0 ,\Delay13_out1[15]_i_5_n_0 }));
  FDCE \Delay13_out1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[16]),
        .Q(Delay13_out1[16]));
  FDCE \Delay13_out1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[17]),
        .Q(Delay13_out1[17]));
  FDCE \Delay13_out1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[18]),
        .Q(Delay13_out1[18]));
  FDCE \Delay13_out1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[19]),
        .Q(Delay13_out1[19]));
  CARRY4 \Delay13_out1_reg[19]_i_1 
       (.CI(\Delay13_out1_reg[15]_i_1_n_0 ),
        .CO({\Delay13_out1_reg[19]_i_1_n_0 ,\Delay13_out1_reg[19]_i_1_n_1 ,\Delay13_out1_reg[19]_i_1_n_2 ,\Delay13_out1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_3_mul_temp__2_n_71,dt_3_mul_temp__2_n_72,dt_3_mul_temp__2_n_73,dt_3_mul_temp__2_n_74}),
        .O(dt_3_out1[19:16]),
        .S({\Delay13_out1[19]_i_2_n_0 ,\Delay13_out1[19]_i_3_n_0 ,\Delay13_out1[19]_i_4_n_0 ,\Delay13_out1[19]_i_5_n_0 }));
  FDCE \Delay13_out1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[1]),
        .Q(Delay13_out1[1]));
  FDCE \Delay13_out1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[20]),
        .Q(Delay13_out1[20]));
  FDCE \Delay13_out1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[21]),
        .Q(Delay13_out1[21]));
  FDCE \Delay13_out1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[22]),
        .Q(Delay13_out1[22]));
  FDCE \Delay13_out1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[23]),
        .Q(Delay13_out1[23]));
  CARRY4 \Delay13_out1_reg[23]_i_1 
       (.CI(\Delay13_out1_reg[19]_i_1_n_0 ),
        .CO({\Delay13_out1_reg[23]_i_1_n_0 ,\Delay13_out1_reg[23]_i_1_n_1 ,\Delay13_out1_reg[23]_i_1_n_2 ,\Delay13_out1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_3_mul_temp__2_n_67,dt_3_mul_temp__2_n_68,dt_3_mul_temp__2_n_69,dt_3_mul_temp__2_n_70}),
        .O(dt_3_out1[23:20]),
        .S({\Delay13_out1[23]_i_2_n_0 ,\Delay13_out1[23]_i_3_n_0 ,\Delay13_out1[23]_i_4_n_0 ,\Delay13_out1[23]_i_5_n_0 }));
  FDCE \Delay13_out1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[24]),
        .Q(Delay13_out1[24]));
  FDCE \Delay13_out1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[25]),
        .Q(Delay13_out1[25]));
  FDCE \Delay13_out1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[26]),
        .Q(Delay13_out1[26]));
  FDCE \Delay13_out1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[27]),
        .Q(Delay13_out1[27]));
  CARRY4 \Delay13_out1_reg[27]_i_1 
       (.CI(\Delay13_out1_reg[23]_i_1_n_0 ),
        .CO({\Delay13_out1_reg[27]_i_1_n_0 ,\Delay13_out1_reg[27]_i_1_n_1 ,\Delay13_out1_reg[27]_i_1_n_2 ,\Delay13_out1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_3_mul_temp__2_n_63,dt_3_mul_temp__2_n_64,dt_3_mul_temp__2_n_65,dt_3_mul_temp__2_n_66}),
        .O(dt_3_out1[27:24]),
        .S({\Delay13_out1[27]_i_2_n_0 ,\Delay13_out1[27]_i_3_n_0 ,\Delay13_out1[27]_i_4_n_0 ,\Delay13_out1[27]_i_5_n_0 }));
  FDCE \Delay13_out1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[28]),
        .Q(Delay13_out1[28]));
  FDCE \Delay13_out1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[29]),
        .Q(Delay13_out1[29]));
  FDCE \Delay13_out1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[2]),
        .Q(Delay13_out1[2]));
  FDCE \Delay13_out1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[30]),
        .Q(Delay13_out1[30]));
  FDCE \Delay13_out1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[31]),
        .Q(Delay13_out1[31]));
  CARRY4 \Delay13_out1_reg[31]_i_1 
       (.CI(\Delay13_out1_reg[27]_i_1_n_0 ),
        .CO({\NLW_Delay13_out1_reg[31]_i_1_CO_UNCONNECTED [3],\Delay13_out1_reg[31]_i_1_n_1 ,\Delay13_out1_reg[31]_i_1_n_2 ,\Delay13_out1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dt_3_mul_temp__2_n_60,dt_3_mul_temp__2_n_61,dt_3_mul_temp__2_n_62}),
        .O(dt_3_out1[31:28]),
        .S({\Delay13_out1[31]_i_2_n_0 ,\Delay13_out1[31]_i_3_n_0 ,\Delay13_out1[31]_i_4_n_0 ,\Delay13_out1[31]_i_5_n_0 }));
  FDCE \Delay13_out1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[3]),
        .Q(Delay13_out1[3]));
  CARRY4 \Delay13_out1_reg[3]_i_1 
       (.CI(\Delay13_out1_reg[3]_i_2_n_0 ),
        .CO({\Delay13_out1_reg[3]_i_1_n_0 ,\Delay13_out1_reg[3]_i_1_n_1 ,\Delay13_out1_reg[3]_i_1_n_2 ,\Delay13_out1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_3_mul_temp__2_n_87,dt_3_mul_temp__2_n_88,dt_3_mul_temp__2_n_89,dt_3_mul_temp__2_n_90}),
        .O(dt_3_out1[3:0]),
        .S({\Delay13_out1[3]_i_3_n_0 ,\Delay13_out1[3]_i_4_n_0 ,\Delay13_out1[3]_i_5_n_0 ,\Delay13_out1[3]_i_6_n_0 }));
  CARRY4 \Delay13_out1_reg[3]_i_12 
       (.CI(\Delay13_out1_reg[3]_i_17_n_0 ),
        .CO({\Delay13_out1_reg[3]_i_12_n_0 ,\Delay13_out1_reg[3]_i_12_n_1 ,\Delay13_out1_reg[3]_i_12_n_2 ,\Delay13_out1_reg[3]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_3_mul_temp__2_n_99,dt_3_mul_temp__2_n_100,dt_3_mul_temp__2_n_101,dt_3_mul_temp__2_n_102}),
        .O(\NLW_Delay13_out1_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\Delay13_out1[3]_i_18_n_0 ,\Delay13_out1[3]_i_19_n_0 ,\Delay13_out1[3]_i_20_n_0 ,\Delay13_out1[3]_i_21_n_0 }));
  CARRY4 \Delay13_out1_reg[3]_i_17 
       (.CI(1'b0),
        .CO({\Delay13_out1_reg[3]_i_17_n_0 ,\Delay13_out1_reg[3]_i_17_n_1 ,\Delay13_out1_reg[3]_i_17_n_2 ,\Delay13_out1_reg[3]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_3_mul_temp__2_n_103,dt_3_mul_temp__2_n_104,dt_3_mul_temp__2_n_105,1'b0}),
        .O(\NLW_Delay13_out1_reg[3]_i_17_O_UNCONNECTED [3:0]),
        .S({\Delay13_out1[3]_i_22_n_0 ,\Delay13_out1[3]_i_23_n_0 ,\Delay13_out1[3]_i_24_n_0 ,dt_3_mul_temp__1_n_89}));
  CARRY4 \Delay13_out1_reg[3]_i_2 
       (.CI(\Delay13_out1_reg[3]_i_7_n_0 ),
        .CO({\Delay13_out1_reg[3]_i_2_n_0 ,\Delay13_out1_reg[3]_i_2_n_1 ,\Delay13_out1_reg[3]_i_2_n_2 ,\Delay13_out1_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_3_mul_temp__2_n_91,dt_3_mul_temp__2_n_92,dt_3_mul_temp__2_n_93,dt_3_mul_temp__2_n_94}),
        .O(\NLW_Delay13_out1_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\Delay13_out1[3]_i_8_n_0 ,\Delay13_out1[3]_i_9_n_0 ,\Delay13_out1[3]_i_10_n_0 ,\Delay13_out1[3]_i_11_n_0 }));
  CARRY4 \Delay13_out1_reg[3]_i_7 
       (.CI(\Delay13_out1_reg[3]_i_12_n_0 ),
        .CO({\Delay13_out1_reg[3]_i_7_n_0 ,\Delay13_out1_reg[3]_i_7_n_1 ,\Delay13_out1_reg[3]_i_7_n_2 ,\Delay13_out1_reg[3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_3_mul_temp__2_n_95,dt_3_mul_temp__2_n_96,dt_3_mul_temp__2_n_97,dt_3_mul_temp__2_n_98}),
        .O(\NLW_Delay13_out1_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\Delay13_out1[3]_i_13_n_0 ,\Delay13_out1[3]_i_14_n_0 ,\Delay13_out1[3]_i_15_n_0 ,\Delay13_out1[3]_i_16_n_0 }));
  FDCE \Delay13_out1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[4]),
        .Q(Delay13_out1[4]));
  FDCE \Delay13_out1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[5]),
        .Q(Delay13_out1[5]));
  FDCE \Delay13_out1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[6]),
        .Q(Delay13_out1[6]));
  FDCE \Delay13_out1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[7]),
        .Q(Delay13_out1[7]));
  CARRY4 \Delay13_out1_reg[7]_i_1 
       (.CI(\Delay13_out1_reg[3]_i_1_n_0 ),
        .CO({\Delay13_out1_reg[7]_i_1_n_0 ,\Delay13_out1_reg[7]_i_1_n_1 ,\Delay13_out1_reg[7]_i_1_n_2 ,\Delay13_out1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_3_mul_temp__2_n_83,dt_3_mul_temp__2_n_84,dt_3_mul_temp__2_n_85,dt_3_mul_temp__2_n_86}),
        .O(dt_3_out1[7:4]),
        .S({\Delay13_out1[7]_i_2_n_0 ,\Delay13_out1[7]_i_3_n_0 ,\Delay13_out1[7]_i_4_n_0 ,\Delay13_out1[7]_i_5_n_0 }));
  FDCE \Delay13_out1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[8]),
        .Q(Delay13_out1[8]));
  FDCE \Delay13_out1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_3_out1[9]),
        .Q(Delay13_out1[9]));
  FDCE \Delay14_reg_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[0]),
        .Q(\Delay14_reg_reg[0]_7 [0]));
  FDCE \Delay14_reg_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[10]),
        .Q(\Delay14_reg_reg[0]_7 [10]));
  FDCE \Delay14_reg_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[11]),
        .Q(\Delay14_reg_reg[0]_7 [11]));
  FDCE \Delay14_reg_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[12]),
        .Q(\Delay14_reg_reg[0]_7 [12]));
  FDCE \Delay14_reg_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[13]),
        .Q(\Delay14_reg_reg[0]_7 [13]));
  FDCE \Delay14_reg_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[14]),
        .Q(\Delay14_reg_reg[0]_7 [14]));
  FDCE \Delay14_reg_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[15]),
        .Q(\Delay14_reg_reg[0]_7 [15]));
  FDCE \Delay14_reg_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[16]),
        .Q(\Delay14_reg_reg[0]_7 [16]));
  FDCE \Delay14_reg_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[17]),
        .Q(\Delay14_reg_reg[0]_7 [17]));
  FDCE \Delay14_reg_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[18]),
        .Q(\Delay14_reg_reg[0]_7 [18]));
  FDCE \Delay14_reg_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[19]),
        .Q(\Delay14_reg_reg[0]_7 [19]));
  FDCE \Delay14_reg_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[1]),
        .Q(\Delay14_reg_reg[0]_7 [1]));
  FDCE \Delay14_reg_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[20]),
        .Q(\Delay14_reg_reg[0]_7 [20]));
  FDCE \Delay14_reg_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[21]),
        .Q(\Delay14_reg_reg[0]_7 [21]));
  FDCE \Delay14_reg_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[22]),
        .Q(\Delay14_reg_reg[0]_7 [22]));
  FDCE \Delay14_reg_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[23]),
        .Q(\Delay14_reg_reg[0]_7 [23]));
  FDCE \Delay14_reg_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[24]),
        .Q(\Delay14_reg_reg[0]_7 [24]));
  FDCE \Delay14_reg_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[25]),
        .Q(\Delay14_reg_reg[0]_7 [25]));
  FDCE \Delay14_reg_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[26]),
        .Q(\Delay14_reg_reg[0]_7 [26]));
  FDCE \Delay14_reg_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[27]),
        .Q(\Delay14_reg_reg[0]_7 [27]));
  FDCE \Delay14_reg_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[28]),
        .Q(\Delay14_reg_reg[0]_7 [28]));
  FDCE \Delay14_reg_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[29]),
        .Q(\Delay14_reg_reg[0]_7 [29]));
  FDCE \Delay14_reg_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[2]),
        .Q(\Delay14_reg_reg[0]_7 [2]));
  FDCE \Delay14_reg_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[30]),
        .Q(\Delay14_reg_reg[0]_7 [30]));
  FDCE \Delay14_reg_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[31]),
        .Q(\Delay14_reg_reg[0]_7 [31]));
  FDCE \Delay14_reg_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[3]),
        .Q(\Delay14_reg_reg[0]_7 [3]));
  FDCE \Delay14_reg_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[4]),
        .Q(\Delay14_reg_reg[0]_7 [4]));
  FDCE \Delay14_reg_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[5]),
        .Q(\Delay14_reg_reg[0]_7 [5]));
  FDCE \Delay14_reg_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[6]),
        .Q(\Delay14_reg_reg[0]_7 [6]));
  FDCE \Delay14_reg_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[7]),
        .Q(\Delay14_reg_reg[0]_7 [7]));
  FDCE \Delay14_reg_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[8]),
        .Q(\Delay14_reg_reg[0]_7 [8]));
  FDCE \Delay14_reg_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out4[9]),
        .Q(\Delay14_reg_reg[0]_7 [9]));
  FDCE \Delay14_reg_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [0]),
        .Q(\Delay14_reg_reg[1]_8 [0]));
  FDCE \Delay14_reg_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [10]),
        .Q(\Delay14_reg_reg[1]_8 [10]));
  FDCE \Delay14_reg_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [11]),
        .Q(\Delay14_reg_reg[1]_8 [11]));
  FDCE \Delay14_reg_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [12]),
        .Q(\Delay14_reg_reg[1]_8 [12]));
  FDCE \Delay14_reg_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [13]),
        .Q(\Delay14_reg_reg[1]_8 [13]));
  FDCE \Delay14_reg_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [14]),
        .Q(\Delay14_reg_reg[1]_8 [14]));
  FDCE \Delay14_reg_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [15]),
        .Q(\Delay14_reg_reg[1]_8 [15]));
  FDCE \Delay14_reg_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [16]),
        .Q(\Delay14_reg_reg[1]_8 [16]));
  FDCE \Delay14_reg_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [17]),
        .Q(\Delay14_reg_reg[1]_8 [17]));
  FDCE \Delay14_reg_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [18]),
        .Q(\Delay14_reg_reg[1]_8 [18]));
  FDCE \Delay14_reg_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [19]),
        .Q(\Delay14_reg_reg[1]_8 [19]));
  FDCE \Delay14_reg_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [1]),
        .Q(\Delay14_reg_reg[1]_8 [1]));
  FDCE \Delay14_reg_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [20]),
        .Q(\Delay14_reg_reg[1]_8 [20]));
  FDCE \Delay14_reg_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [21]),
        .Q(\Delay14_reg_reg[1]_8 [21]));
  FDCE \Delay14_reg_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [22]),
        .Q(\Delay14_reg_reg[1]_8 [22]));
  FDCE \Delay14_reg_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [23]),
        .Q(\Delay14_reg_reg[1]_8 [23]));
  FDCE \Delay14_reg_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [24]),
        .Q(\Delay14_reg_reg[1]_8 [24]));
  FDCE \Delay14_reg_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [25]),
        .Q(\Delay14_reg_reg[1]_8 [25]));
  FDCE \Delay14_reg_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [26]),
        .Q(\Delay14_reg_reg[1]_8 [26]));
  FDCE \Delay14_reg_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [27]),
        .Q(\Delay14_reg_reg[1]_8 [27]));
  FDCE \Delay14_reg_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [28]),
        .Q(\Delay14_reg_reg[1]_8 [28]));
  FDCE \Delay14_reg_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [29]),
        .Q(\Delay14_reg_reg[1]_8 [29]));
  FDCE \Delay14_reg_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [2]),
        .Q(\Delay14_reg_reg[1]_8 [2]));
  FDCE \Delay14_reg_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [30]),
        .Q(\Delay14_reg_reg[1]_8 [30]));
  FDCE \Delay14_reg_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [31]),
        .Q(\Delay14_reg_reg[1]_8 [31]));
  FDCE \Delay14_reg_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [3]),
        .Q(\Delay14_reg_reg[1]_8 [3]));
  FDCE \Delay14_reg_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [4]),
        .Q(\Delay14_reg_reg[1]_8 [4]));
  FDCE \Delay14_reg_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [5]),
        .Q(\Delay14_reg_reg[1]_8 [5]));
  FDCE \Delay14_reg_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [6]),
        .Q(\Delay14_reg_reg[1]_8 [6]));
  FDCE \Delay14_reg_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [7]),
        .Q(\Delay14_reg_reg[1]_8 [7]));
  FDCE \Delay14_reg_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [8]),
        .Q(\Delay14_reg_reg[1]_8 [8]));
  FDCE \Delay14_reg_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay14_reg_reg[0]_7 [9]),
        .Q(\Delay14_reg_reg[1]_8 [9]));
  FDCE \Delay17_out1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[0]),
        .Q(Delay17_out1[0]));
  FDCE \Delay17_out1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[10]),
        .Q(Delay17_out1[10]));
  FDCE \Delay17_out1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[11]),
        .Q(Delay17_out1[11]));
  FDCE \Delay17_out1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[12]),
        .Q(Delay17_out1[12]));
  FDCE \Delay17_out1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[13]),
        .Q(Delay17_out1[13]));
  FDCE \Delay17_out1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[14]),
        .Q(Delay17_out1[14]));
  FDCE \Delay17_out1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[15]),
        .Q(Delay17_out1[15]));
  FDCE \Delay17_out1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[16]),
        .Q(Delay17_out1[16]));
  FDCE \Delay17_out1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[17]),
        .Q(Delay17_out1[17]));
  FDCE \Delay17_out1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[18]),
        .Q(Delay17_out1[18]));
  FDCE \Delay17_out1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[19]),
        .Q(Delay17_out1[19]));
  FDCE \Delay17_out1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[1]),
        .Q(Delay17_out1[1]));
  FDCE \Delay17_out1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[20]),
        .Q(Delay17_out1[20]));
  FDCE \Delay17_out1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[21]),
        .Q(Delay17_out1[21]));
  FDCE \Delay17_out1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[22]),
        .Q(Delay17_out1[22]));
  FDCE \Delay17_out1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[23]),
        .Q(Delay17_out1[23]));
  FDCE \Delay17_out1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[24]),
        .Q(Delay17_out1[24]));
  FDCE \Delay17_out1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[25]),
        .Q(Delay17_out1[25]));
  FDCE \Delay17_out1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[26]),
        .Q(Delay17_out1[26]));
  FDCE \Delay17_out1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[27]),
        .Q(Delay17_out1[27]));
  FDCE \Delay17_out1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[28]),
        .Q(Delay17_out1[28]));
  FDCE \Delay17_out1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[29]),
        .Q(Delay17_out1[29]));
  FDCE \Delay17_out1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[2]),
        .Q(Delay17_out1[2]));
  FDCE \Delay17_out1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[30]),
        .Q(Delay17_out1[30]));
  FDCE \Delay17_out1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[31]),
        .Q(Delay17_out1[31]));
  FDCE \Delay17_out1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[3]),
        .Q(Delay17_out1[3]));
  FDCE \Delay17_out1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[4]),
        .Q(Delay17_out1[4]));
  FDCE \Delay17_out1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[5]),
        .Q(Delay17_out1[5]));
  FDCE \Delay17_out1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[6]),
        .Q(Delay17_out1[6]));
  FDCE \Delay17_out1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[7]),
        .Q(Delay17_out1[7]));
  FDCE \Delay17_out1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[8]),
        .Q(Delay17_out1[8]));
  FDCE \Delay17_out1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out2[9]),
        .Q(Delay17_out1[9]));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][0]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][0]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[0]),
        .Q(\Delay1_reg_reg[1][0]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][10]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][10]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[10]),
        .Q(\Delay1_reg_reg[1][10]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][11]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][11]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[11]),
        .Q(\Delay1_reg_reg[1][11]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][12]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][12]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[12]),
        .Q(\Delay1_reg_reg[1][12]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][13]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][13]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[13]),
        .Q(\Delay1_reg_reg[1][13]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][14]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][14]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[14]),
        .Q(\Delay1_reg_reg[1][14]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][15]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][15]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[15]),
        .Q(\Delay1_reg_reg[1][15]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][16]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][16]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[16]),
        .Q(\Delay1_reg_reg[1][16]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][17]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][17]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[17]),
        .Q(\Delay1_reg_reg[1][17]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][18]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][18]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[18]),
        .Q(\Delay1_reg_reg[1][18]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][19]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][19]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[19]),
        .Q(\Delay1_reg_reg[1][19]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][1]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][1]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[1]),
        .Q(\Delay1_reg_reg[1][1]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][20]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][20]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[20]),
        .Q(\Delay1_reg_reg[1][20]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][21]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][21]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[21]),
        .Q(\Delay1_reg_reg[1][21]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][22]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][22]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[22]),
        .Q(\Delay1_reg_reg[1][22]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][23]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][23]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[23]),
        .Q(\Delay1_reg_reg[1][23]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][24]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][24]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[24]),
        .Q(\Delay1_reg_reg[1][24]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][25]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][25]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[25]),
        .Q(\Delay1_reg_reg[1][25]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][26]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][26]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[26]),
        .Q(\Delay1_reg_reg[1][26]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][27]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][27]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[27]),
        .Q(\Delay1_reg_reg[1][27]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][28]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][28]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[28]),
        .Q(\Delay1_reg_reg[1][28]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][29]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][29]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[29]),
        .Q(\Delay1_reg_reg[1][29]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][2]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][2]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[2]),
        .Q(\Delay1_reg_reg[1][2]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][30]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][30]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[30]),
        .Q(\Delay1_reg_reg[1][30]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][31]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][31]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[31]),
        .Q(\Delay1_reg_reg[1][31]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][3]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][3]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[3]),
        .Q(\Delay1_reg_reg[1][3]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][4]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][4]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[4]),
        .Q(\Delay1_reg_reg[1][4]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][5]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][5]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[5]),
        .Q(\Delay1_reg_reg[1][5]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][6]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][6]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[6]),
        .Q(\Delay1_reg_reg[1][6]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][7]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][7]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[7]),
        .Q(\Delay1_reg_reg[1][7]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][8]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][8]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[8]),
        .Q(\Delay1_reg_reg[1][8]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  (* srl_bus_name = "\U0/U_0/Delay1_reg_reg[1] " *) 
  (* srl_name = "\U0/U_0/Delay1_reg_reg[1][9]_srl2_U0_U_0_Delay1_reg_reg_c_0 " *) 
  SRL16E \Delay1_reg_reg[1][9]_srl2_U0_U_0_Delay1_reg_reg_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Coeff_Memory_out1[9]),
        .Q(\Delay1_reg_reg[1][9]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ));
  FDRE \Delay1_reg_reg[2][0]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][0]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][0]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][10]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][10]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][10]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][11]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][11]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][11]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][12]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][12]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][12]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][13]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][13]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][13]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][14]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][14]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][14]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][15]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][15]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][15]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][16]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][16]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][16]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][17]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][17]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][17]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][18]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][18]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][18]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][19]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][19]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][19]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][1]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][1]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][1]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][20]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][20]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][20]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][21]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][21]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][21]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][22]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][22]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][22]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][23]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][23]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][23]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][24]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][24]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][24]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][25]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][25]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][25]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][26]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][26]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][26]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][27]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][27]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][27]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][28]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][28]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][28]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][29]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][29]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][29]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][2]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][2]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][2]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][30]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][30]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][30]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][31]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][31]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][31]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][3]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][3]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][3]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][4]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][4]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][4]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][5]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][5]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][5]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][6]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][6]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][6]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][7]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][7]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][7]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][8]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][8]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][8]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[2][9]_U0_U_0_Delay1_reg_reg_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\Delay1_reg_reg[1][9]_srl2_U0_U_0_Delay1_reg_reg_c_0_n_0 ),
        .Q(\Delay1_reg_reg[2][9]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .R(1'b0));
  FDCE \Delay1_reg_reg[3][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__30_n_0),
        .Q(\Delay1_reg_reg[3]_0 [0]));
  FDCE \Delay1_reg_reg[3][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__20_n_0),
        .Q(\Delay1_reg_reg[3]_0 [10]));
  FDCE \Delay1_reg_reg[3][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__19_n_0),
        .Q(\Delay1_reg_reg[3]_0 [11]));
  FDCE \Delay1_reg_reg[3][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__18_n_0),
        .Q(\Delay1_reg_reg[3]_0 [12]));
  FDCE \Delay1_reg_reg[3][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__17_n_0),
        .Q(\Delay1_reg_reg[3]_0 [13]));
  FDCE \Delay1_reg_reg[3][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__16_n_0),
        .Q(\Delay1_reg_reg[3]_0 [14]));
  FDCE \Delay1_reg_reg[3][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__15_n_0),
        .Q(\Delay1_reg_reg[3]_0 [15]));
  FDCE \Delay1_reg_reg[3][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__14_n_0),
        .Q(\Delay1_reg_reg[3]_0 [16]));
  FDCE \Delay1_reg_reg[3][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__13_n_0),
        .Q(\Delay1_reg_reg[3]_0 [17]));
  FDCE \Delay1_reg_reg[3][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__12_n_0),
        .Q(\Delay1_reg_reg[3]_0 [18]));
  FDCE \Delay1_reg_reg[3][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__11_n_0),
        .Q(\Delay1_reg_reg[3]_0 [19]));
  FDCE \Delay1_reg_reg[3][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__29_n_0),
        .Q(\Delay1_reg_reg[3]_0 [1]));
  FDCE \Delay1_reg_reg[3][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__10_n_0),
        .Q(\Delay1_reg_reg[3]_0 [20]));
  FDCE \Delay1_reg_reg[3][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__9_n_0),
        .Q(\Delay1_reg_reg[3]_0 [21]));
  FDCE \Delay1_reg_reg[3][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__8_n_0),
        .Q(\Delay1_reg_reg[3]_0 [22]));
  FDCE \Delay1_reg_reg[3][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__7_n_0),
        .Q(\Delay1_reg_reg[3]_0 [23]));
  FDCE \Delay1_reg_reg[3][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__6_n_0),
        .Q(\Delay1_reg_reg[3]_0 [24]));
  FDCE \Delay1_reg_reg[3][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__5_n_0),
        .Q(\Delay1_reg_reg[3]_0 [25]));
  FDCE \Delay1_reg_reg[3][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__4_n_0),
        .Q(\Delay1_reg_reg[3]_0 [26]));
  FDCE \Delay1_reg_reg[3][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__3_n_0),
        .Q(\Delay1_reg_reg[3]_0 [27]));
  FDCE \Delay1_reg_reg[3][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__2_n_0),
        .Q(\Delay1_reg_reg[3]_0 [28]));
  FDCE \Delay1_reg_reg[3][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__1_n_0),
        .Q(\Delay1_reg_reg[3]_0 [29]));
  FDCE \Delay1_reg_reg[3][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__28_n_0),
        .Q(\Delay1_reg_reg[3]_0 [2]));
  FDCE \Delay1_reg_reg[3][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__0_n_0),
        .Q(\Delay1_reg_reg[3]_0 [30]));
  FDCE \Delay1_reg_reg[3][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate_n_0),
        .Q(\Delay1_reg_reg[3]_0 [31]));
  FDCE \Delay1_reg_reg[3][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__27_n_0),
        .Q(\Delay1_reg_reg[3]_0 [3]));
  FDCE \Delay1_reg_reg[3][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__26_n_0),
        .Q(\Delay1_reg_reg[3]_0 [4]));
  FDCE \Delay1_reg_reg[3][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__25_n_0),
        .Q(\Delay1_reg_reg[3]_0 [5]));
  FDCE \Delay1_reg_reg[3][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__24_n_0),
        .Q(\Delay1_reg_reg[3]_0 [6]));
  FDCE \Delay1_reg_reg[3][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__23_n_0),
        .Q(\Delay1_reg_reg[3]_0 [7]));
  FDCE \Delay1_reg_reg[3][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__22_n_0),
        .Q(\Delay1_reg_reg[3]_0 [8]));
  FDCE \Delay1_reg_reg[3][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__21_n_0),
        .Q(\Delay1_reg_reg[3]_0 [9]));
  FDCE Delay1_reg_reg_c
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(Delay1_reg_reg_c_n_0));
  FDCE Delay1_reg_reg_c_0
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_c_n_0),
        .Q(Delay1_reg_reg_c_0_n_0));
  FDCE Delay1_reg_reg_c_1
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay1_reg_reg_c_0_n_0),
        .Q(Delay1_reg_reg_c_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate
       (.I0(\Delay1_reg_reg[2][31]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__0
       (.I0(\Delay1_reg_reg[2][30]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__1
       (.I0(\Delay1_reg_reg[2][29]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__10
       (.I0(\Delay1_reg_reg[2][20]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__11
       (.I0(\Delay1_reg_reg[2][19]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__12
       (.I0(\Delay1_reg_reg[2][18]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__13
       (.I0(\Delay1_reg_reg[2][17]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__14
       (.I0(\Delay1_reg_reg[2][16]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__15
       (.I0(\Delay1_reg_reg[2][15]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__16
       (.I0(\Delay1_reg_reg[2][14]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__17
       (.I0(\Delay1_reg_reg[2][13]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__18
       (.I0(\Delay1_reg_reg[2][12]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__19
       (.I0(\Delay1_reg_reg[2][11]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__2
       (.I0(\Delay1_reg_reg[2][28]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__20
       (.I0(\Delay1_reg_reg[2][10]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__21
       (.I0(\Delay1_reg_reg[2][9]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__22
       (.I0(\Delay1_reg_reg[2][8]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__23
       (.I0(\Delay1_reg_reg[2][7]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__24
       (.I0(\Delay1_reg_reg[2][6]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__25
       (.I0(\Delay1_reg_reg[2][5]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__26
       (.I0(\Delay1_reg_reg[2][4]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__27
       (.I0(\Delay1_reg_reg[2][3]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__28
       (.I0(\Delay1_reg_reg[2][2]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__29
       (.I0(\Delay1_reg_reg[2][1]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__3
       (.I0(\Delay1_reg_reg[2][27]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__30
       (.I0(\Delay1_reg_reg[2][0]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__4
       (.I0(\Delay1_reg_reg[2][26]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__5
       (.I0(\Delay1_reg_reg[2][25]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__6
       (.I0(\Delay1_reg_reg[2][24]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__7
       (.I0(\Delay1_reg_reg[2][23]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__8
       (.I0(\Delay1_reg_reg[2][22]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__9
       (.I0(\Delay1_reg_reg[2][21]_U0_U_0_Delay1_reg_reg_c_1_n_0 ),
        .I1(Delay1_reg_reg_c_1_n_0),
        .O(Delay1_reg_reg_gate__9_n_0));
  LUT3 #(
    .INIT(8'hEB)) 
    \Delay20_reg[0][11]_i_2 
       (.I0(addr_chg),
        .I1(t0_1[11]),
        .I2(time_rsvd[11]),
        .O(\Delay20_reg[0][11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \Delay20_reg[0][11]_i_3 
       (.I0(addr_chg),
        .I1(t0_1[10]),
        .I2(time_rsvd[10]),
        .O(\Delay20_reg[0][11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \Delay20_reg[0][11]_i_4 
       (.I0(addr_chg),
        .I1(t0_1[9]),
        .I2(time_rsvd[9]),
        .O(\Delay20_reg[0][11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \Delay20_reg[0][11]_i_5 
       (.I0(addr_chg),
        .I1(t0_1[8]),
        .I2(time_rsvd[8]),
        .O(\Delay20_reg[0][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][15]_i_2 
       (.I0(ime_1[15]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][15]_i_3 
       (.I0(ime_1[14]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][15]_i_4 
       (.I0(ime_1[13]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][15]_i_5 
       (.I0(ime_1[12]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][15]_i_6 
       (.I0(addr_chg),
        .I1(t0_1[15]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[15]),
        .O(\Delay20_reg[0][15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][15]_i_7 
       (.I0(addr_chg),
        .I1(t0_1[14]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[14]),
        .O(\Delay20_reg[0][15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][15]_i_8 
       (.I0(addr_chg),
        .I1(t0_1[13]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[13]),
        .O(\Delay20_reg[0][15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][15]_i_9 
       (.I0(addr_chg),
        .I1(t0_1[12]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[12]),
        .O(\Delay20_reg[0][15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][19]_i_2 
       (.I0(ime_1[19]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][19]_i_3 
       (.I0(ime_1[18]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][19]_i_4 
       (.I0(ime_1[17]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][19]_i_5 
       (.I0(ime_1[16]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][19]_i_6 
       (.I0(addr_chg),
        .I1(t0_1[19]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[19]),
        .O(\Delay20_reg[0][19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][19]_i_7 
       (.I0(addr_chg),
        .I1(t0_1[18]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[18]),
        .O(\Delay20_reg[0][19]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][19]_i_8 
       (.I0(addr_chg),
        .I1(t0_1[17]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[17]),
        .O(\Delay20_reg[0][19]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][19]_i_9 
       (.I0(addr_chg),
        .I1(t0_1[16]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[16]),
        .O(\Delay20_reg[0][19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][23]_i_2 
       (.I0(ime_1[23]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][23]_i_3 
       (.I0(ime_1[22]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][23]_i_4 
       (.I0(ime_1[21]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][23]_i_5 
       (.I0(ime_1[20]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][23]_i_6 
       (.I0(addr_chg),
        .I1(t0_1[23]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[23]),
        .O(\Delay20_reg[0][23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][23]_i_7 
       (.I0(addr_chg),
        .I1(t0_1[22]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[22]),
        .O(\Delay20_reg[0][23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][23]_i_8 
       (.I0(addr_chg),
        .I1(t0_1[21]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[21]),
        .O(\Delay20_reg[0][23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][23]_i_9 
       (.I0(addr_chg),
        .I1(t0_1[20]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[20]),
        .O(\Delay20_reg[0][23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][27]_i_2 
       (.I0(ime_1[27]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][27]_i_3 
       (.I0(ime_1[26]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][27]_i_4 
       (.I0(ime_1[25]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][27]_i_5 
       (.I0(ime_1[24]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][27]_i_6 
       (.I0(addr_chg),
        .I1(t0_1[27]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[27]),
        .O(\Delay20_reg[0][27]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][27]_i_7 
       (.I0(addr_chg),
        .I1(t0_1[26]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[26]),
        .O(\Delay20_reg[0][27]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][27]_i_8 
       (.I0(addr_chg),
        .I1(t0_1[25]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[25]),
        .O(\Delay20_reg[0][27]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][27]_i_9 
       (.I0(addr_chg),
        .I1(t0_1[24]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[24]),
        .O(\Delay20_reg[0][27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][31]_i_2 
       (.I0(ime_1[30]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][31]_i_3 
       (.I0(ime_1[29]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay20_reg[0][31]_i_4 
       (.I0(ime_1[28]),
        .I1(\t0_1_reg[31]_0 ),
        .O(\Delay20_reg[0][31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][31]_i_5 
       (.I0(addr_chg),
        .I1(t0_1[31]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[31]),
        .O(\Delay20_reg[0][31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][31]_i_6 
       (.I0(addr_chg),
        .I1(t0_1[30]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[30]),
        .O(\Delay20_reg[0][31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][31]_i_7 
       (.I0(addr_chg),
        .I1(t0_1[29]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[29]),
        .O(\Delay20_reg[0][31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hEBBB)) 
    \Delay20_reg[0][31]_i_8 
       (.I0(addr_chg),
        .I1(t0_1[28]),
        .I2(\t0_1_reg[31]_0 ),
        .I3(ime_1[28]),
        .O(\Delay20_reg[0][31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \Delay20_reg[0][3]_i_2 
       (.I0(addr_chg),
        .I1(t0_1[3]),
        .I2(time_rsvd[3]),
        .O(\Delay20_reg[0][3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \Delay20_reg[0][3]_i_3 
       (.I0(addr_chg),
        .I1(t0_1[2]),
        .I2(time_rsvd[2]),
        .O(\Delay20_reg[0][3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \Delay20_reg[0][3]_i_4 
       (.I0(addr_chg),
        .I1(t0_1[1]),
        .I2(time_rsvd[1]),
        .O(\Delay20_reg[0][3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \Delay20_reg[0][3]_i_5 
       (.I0(addr_chg),
        .I1(t0_1[0]),
        .I2(time_rsvd[0]),
        .O(\Delay20_reg[0][3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \Delay20_reg[0][7]_i_2 
       (.I0(addr_chg),
        .I1(t0_1[7]),
        .I2(time_rsvd[7]),
        .O(\Delay20_reg[0][7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \Delay20_reg[0][7]_i_3 
       (.I0(addr_chg),
        .I1(t0_1[6]),
        .I2(time_rsvd[6]),
        .O(\Delay20_reg[0][7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \Delay20_reg[0][7]_i_4 
       (.I0(addr_chg),
        .I1(t0_1[5]),
        .I2(time_rsvd[5]),
        .O(\Delay20_reg[0][7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \Delay20_reg[0][7]_i_5 
       (.I0(addr_chg),
        .I1(t0_1[4]),
        .I2(time_rsvd[4]),
        .O(\Delay20_reg[0][7]_i_5_n_0 ));
  FDCE \Delay20_reg_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[0]),
        .Q(\Delay20_reg_reg[0]_1 [0]));
  FDCE \Delay20_reg_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[10]),
        .Q(\Delay20_reg_reg[0]_1 [10]));
  FDCE \Delay20_reg_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[11]),
        .Q(\Delay20_reg_reg[0]_1 [11]));
  CARRY4 \Delay20_reg_reg[0][11]_i_1 
       (.CI(\Delay20_reg_reg[0][7]_i_1_n_0 ),
        .CO({\Delay20_reg_reg[0][11]_i_1_n_0 ,\Delay20_reg_reg[0][11]_i_1_n_1 ,\Delay20_reg_reg[0][11]_i_1_n_2 ,\Delay20_reg_reg[0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(time_rsvd[11:8]),
        .O(dt[11:8]),
        .S({\Delay20_reg[0][11]_i_2_n_0 ,\Delay20_reg[0][11]_i_3_n_0 ,\Delay20_reg[0][11]_i_4_n_0 ,\Delay20_reg[0][11]_i_5_n_0 }));
  FDCE \Delay20_reg_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[12]),
        .Q(\Delay20_reg_reg[0]_1 [12]));
  FDCE \Delay20_reg_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[13]),
        .Q(\Delay20_reg_reg[0]_1 [13]));
  FDCE \Delay20_reg_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[14]),
        .Q(\Delay20_reg_reg[0]_1 [14]));
  FDCE \Delay20_reg_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[15]),
        .Q(\Delay20_reg_reg[0]_1 [15]));
  CARRY4 \Delay20_reg_reg[0][15]_i_1 
       (.CI(\Delay20_reg_reg[0][11]_i_1_n_0 ),
        .CO({\Delay20_reg_reg[0][15]_i_1_n_0 ,\Delay20_reg_reg[0][15]_i_1_n_1 ,\Delay20_reg_reg[0][15]_i_1_n_2 ,\Delay20_reg_reg[0][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay20_reg[0][15]_i_2_n_0 ,\Delay20_reg[0][15]_i_3_n_0 ,\Delay20_reg[0][15]_i_4_n_0 ,\Delay20_reg[0][15]_i_5_n_0 }),
        .O(dt[15:12]),
        .S({\Delay20_reg[0][15]_i_6_n_0 ,\Delay20_reg[0][15]_i_7_n_0 ,\Delay20_reg[0][15]_i_8_n_0 ,\Delay20_reg[0][15]_i_9_n_0 }));
  FDCE \Delay20_reg_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[16]),
        .Q(\Delay20_reg_reg[0]_1 [16]));
  FDCE \Delay20_reg_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[17]),
        .Q(\Delay20_reg_reg[0]_1 [17]));
  FDCE \Delay20_reg_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[18]),
        .Q(\Delay20_reg_reg[0]_1 [18]));
  FDCE \Delay20_reg_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[19]),
        .Q(\Delay20_reg_reg[0]_1 [19]));
  CARRY4 \Delay20_reg_reg[0][19]_i_1 
       (.CI(\Delay20_reg_reg[0][15]_i_1_n_0 ),
        .CO({\Delay20_reg_reg[0][19]_i_1_n_0 ,\Delay20_reg_reg[0][19]_i_1_n_1 ,\Delay20_reg_reg[0][19]_i_1_n_2 ,\Delay20_reg_reg[0][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay20_reg[0][19]_i_2_n_0 ,\Delay20_reg[0][19]_i_3_n_0 ,\Delay20_reg[0][19]_i_4_n_0 ,\Delay20_reg[0][19]_i_5_n_0 }),
        .O(dt[19:16]),
        .S({\Delay20_reg[0][19]_i_6_n_0 ,\Delay20_reg[0][19]_i_7_n_0 ,\Delay20_reg[0][19]_i_8_n_0 ,\Delay20_reg[0][19]_i_9_n_0 }));
  FDCE \Delay20_reg_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[1]),
        .Q(\Delay20_reg_reg[0]_1 [1]));
  FDCE \Delay20_reg_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[20]),
        .Q(\Delay20_reg_reg[0]_1 [20]));
  FDCE \Delay20_reg_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[21]),
        .Q(\Delay20_reg_reg[0]_1 [21]));
  FDCE \Delay20_reg_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[22]),
        .Q(\Delay20_reg_reg[0]_1 [22]));
  FDCE \Delay20_reg_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[23]),
        .Q(\Delay20_reg_reg[0]_1 [23]));
  CARRY4 \Delay20_reg_reg[0][23]_i_1 
       (.CI(\Delay20_reg_reg[0][19]_i_1_n_0 ),
        .CO({\Delay20_reg_reg[0][23]_i_1_n_0 ,\Delay20_reg_reg[0][23]_i_1_n_1 ,\Delay20_reg_reg[0][23]_i_1_n_2 ,\Delay20_reg_reg[0][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay20_reg[0][23]_i_2_n_0 ,\Delay20_reg[0][23]_i_3_n_0 ,\Delay20_reg[0][23]_i_4_n_0 ,\Delay20_reg[0][23]_i_5_n_0 }),
        .O(dt[23:20]),
        .S({\Delay20_reg[0][23]_i_6_n_0 ,\Delay20_reg[0][23]_i_7_n_0 ,\Delay20_reg[0][23]_i_8_n_0 ,\Delay20_reg[0][23]_i_9_n_0 }));
  FDCE \Delay20_reg_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[24]),
        .Q(\Delay20_reg_reg[0]_1 [24]));
  FDCE \Delay20_reg_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[25]),
        .Q(\Delay20_reg_reg[0]_1 [25]));
  FDCE \Delay20_reg_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[26]),
        .Q(\Delay20_reg_reg[0]_1 [26]));
  FDCE \Delay20_reg_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[27]),
        .Q(\Delay20_reg_reg[0]_1 [27]));
  CARRY4 \Delay20_reg_reg[0][27]_i_1 
       (.CI(\Delay20_reg_reg[0][23]_i_1_n_0 ),
        .CO({\Delay20_reg_reg[0][27]_i_1_n_0 ,\Delay20_reg_reg[0][27]_i_1_n_1 ,\Delay20_reg_reg[0][27]_i_1_n_2 ,\Delay20_reg_reg[0][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay20_reg[0][27]_i_2_n_0 ,\Delay20_reg[0][27]_i_3_n_0 ,\Delay20_reg[0][27]_i_4_n_0 ,\Delay20_reg[0][27]_i_5_n_0 }),
        .O(dt[27:24]),
        .S({\Delay20_reg[0][27]_i_6_n_0 ,\Delay20_reg[0][27]_i_7_n_0 ,\Delay20_reg[0][27]_i_8_n_0 ,\Delay20_reg[0][27]_i_9_n_0 }));
  FDCE \Delay20_reg_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[28]),
        .Q(\Delay20_reg_reg[0]_1 [28]));
  FDCE \Delay20_reg_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[29]),
        .Q(\Delay20_reg_reg[0]_1 [29]));
  FDCE \Delay20_reg_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[2]),
        .Q(\Delay20_reg_reg[0]_1 [2]));
  FDCE \Delay20_reg_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[30]),
        .Q(\Delay20_reg_reg[0]_1 [30]));
  FDCE \Delay20_reg_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[31]),
        .Q(\Delay20_reg_reg[0]_1 [31]));
  CARRY4 \Delay20_reg_reg[0][31]_i_1 
       (.CI(\Delay20_reg_reg[0][27]_i_1_n_0 ),
        .CO({\NLW_Delay20_reg_reg[0][31]_i_1_CO_UNCONNECTED [3],\Delay20_reg_reg[0][31]_i_1_n_1 ,\Delay20_reg_reg[0][31]_i_1_n_2 ,\Delay20_reg_reg[0][31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Delay20_reg[0][31]_i_2_n_0 ,\Delay20_reg[0][31]_i_3_n_0 ,\Delay20_reg[0][31]_i_4_n_0 }),
        .O(dt[31:28]),
        .S({\Delay20_reg[0][31]_i_5_n_0 ,\Delay20_reg[0][31]_i_6_n_0 ,\Delay20_reg[0][31]_i_7_n_0 ,\Delay20_reg[0][31]_i_8_n_0 }));
  FDCE \Delay20_reg_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[3]),
        .Q(\Delay20_reg_reg[0]_1 [3]));
  CARRY4 \Delay20_reg_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\Delay20_reg_reg[0][3]_i_1_n_0 ,\Delay20_reg_reg[0][3]_i_1_n_1 ,\Delay20_reg_reg[0][3]_i_1_n_2 ,\Delay20_reg_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(time_rsvd[3:0]),
        .O(dt[3:0]),
        .S({\Delay20_reg[0][3]_i_2_n_0 ,\Delay20_reg[0][3]_i_3_n_0 ,\Delay20_reg[0][3]_i_4_n_0 ,\Delay20_reg[0][3]_i_5_n_0 }));
  FDCE \Delay20_reg_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[4]),
        .Q(\Delay20_reg_reg[0]_1 [4]));
  FDCE \Delay20_reg_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[5]),
        .Q(\Delay20_reg_reg[0]_1 [5]));
  FDCE \Delay20_reg_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[6]),
        .Q(\Delay20_reg_reg[0]_1 [6]));
  FDCE \Delay20_reg_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[7]),
        .Q(\Delay20_reg_reg[0]_1 [7]));
  CARRY4 \Delay20_reg_reg[0][7]_i_1 
       (.CI(\Delay20_reg_reg[0][3]_i_1_n_0 ),
        .CO({\Delay20_reg_reg[0][7]_i_1_n_0 ,\Delay20_reg_reg[0][7]_i_1_n_1 ,\Delay20_reg_reg[0][7]_i_1_n_2 ,\Delay20_reg_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(time_rsvd[7:4]),
        .O(dt[7:4]),
        .S({\Delay20_reg[0][7]_i_2_n_0 ,\Delay20_reg[0][7]_i_3_n_0 ,\Delay20_reg[0][7]_i_4_n_0 ,\Delay20_reg[0][7]_i_5_n_0 }));
  FDCE \Delay20_reg_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[8]),
        .Q(\Delay20_reg_reg[0]_1 [8]));
  FDCE \Delay20_reg_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt[9]),
        .Q(\Delay20_reg_reg[0]_1 [9]));
  FDCE \Delay20_reg_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [0]),
        .Q(\Delay20_reg_reg[1]_2 [0]));
  FDCE \Delay20_reg_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [10]),
        .Q(\Delay20_reg_reg[1]_2 [10]));
  FDCE \Delay20_reg_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [11]),
        .Q(\Delay20_reg_reg[1]_2 [11]));
  FDCE \Delay20_reg_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [12]),
        .Q(\Delay20_reg_reg[1]_2 [12]));
  FDCE \Delay20_reg_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [13]),
        .Q(\Delay20_reg_reg[1]_2 [13]));
  FDCE \Delay20_reg_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [14]),
        .Q(\Delay20_reg_reg[1]_2 [14]));
  FDCE \Delay20_reg_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [15]),
        .Q(\Delay20_reg_reg[1]_2 [15]));
  FDCE \Delay20_reg_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [16]),
        .Q(\Delay20_reg_reg[1]_2 [16]));
  FDCE \Delay20_reg_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [17]),
        .Q(\Delay20_reg_reg[1]_2 [17]));
  FDCE \Delay20_reg_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [18]),
        .Q(\Delay20_reg_reg[1]_2 [18]));
  FDCE \Delay20_reg_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [19]),
        .Q(\Delay20_reg_reg[1]_2 [19]));
  FDCE \Delay20_reg_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [1]),
        .Q(\Delay20_reg_reg[1]_2 [1]));
  FDCE \Delay20_reg_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [20]),
        .Q(\Delay20_reg_reg[1]_2 [20]));
  FDCE \Delay20_reg_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [21]),
        .Q(\Delay20_reg_reg[1]_2 [21]));
  FDCE \Delay20_reg_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [22]),
        .Q(\Delay20_reg_reg[1]_2 [22]));
  FDCE \Delay20_reg_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [23]),
        .Q(\Delay20_reg_reg[1]_2 [23]));
  FDCE \Delay20_reg_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [24]),
        .Q(\Delay20_reg_reg[1]_2 [24]));
  FDCE \Delay20_reg_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [25]),
        .Q(\Delay20_reg_reg[1]_2 [25]));
  FDCE \Delay20_reg_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [26]),
        .Q(\Delay20_reg_reg[1]_2 [26]));
  FDCE \Delay20_reg_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [27]),
        .Q(\Delay20_reg_reg[1]_2 [27]));
  FDCE \Delay20_reg_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [28]),
        .Q(\Delay20_reg_reg[1]_2 [28]));
  FDCE \Delay20_reg_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [29]),
        .Q(\Delay20_reg_reg[1]_2 [29]));
  FDCE \Delay20_reg_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [2]),
        .Q(\Delay20_reg_reg[1]_2 [2]));
  FDCE \Delay20_reg_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [30]),
        .Q(\Delay20_reg_reg[1]_2 [30]));
  FDCE \Delay20_reg_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [31]),
        .Q(\Delay20_reg_reg[1]_2 [31]));
  FDCE \Delay20_reg_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [3]),
        .Q(\Delay20_reg_reg[1]_2 [3]));
  FDCE \Delay20_reg_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [4]),
        .Q(\Delay20_reg_reg[1]_2 [4]));
  FDCE \Delay20_reg_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [5]),
        .Q(\Delay20_reg_reg[1]_2 [5]));
  FDCE \Delay20_reg_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [6]),
        .Q(\Delay20_reg_reg[1]_2 [6]));
  FDCE \Delay20_reg_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [7]),
        .Q(\Delay20_reg_reg[1]_2 [7]));
  FDCE \Delay20_reg_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [8]),
        .Q(\Delay20_reg_reg[1]_2 [8]));
  FDCE \Delay20_reg_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[0]_1 [9]),
        .Q(\Delay20_reg_reg[1]_2 [9]));
  FDCE \Delay21_out1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[122]),
        .Q(Sum2_add_cast[1]));
  FDCE \Delay21_out1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[132]),
        .Q(Sum2_add_cast[11]));
  FDCE \Delay21_out1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[133]),
        .Q(Sum2_add_cast[12]));
  FDCE \Delay21_out1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[134]),
        .Q(Sum2_add_cast[13]));
  FDCE \Delay21_out1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[135]),
        .Q(Sum2_add_cast[14]));
  FDCE \Delay21_out1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[136]),
        .Q(Sum2_add_cast[15]));
  FDCE \Delay21_out1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[137]),
        .Q(Sum2_add_cast[16]));
  FDCE \Delay21_out1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[138]),
        .Q(Sum2_add_cast[17]));
  FDCE \Delay21_out1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[139]),
        .Q(Sum2_add_cast[18]));
  FDCE \Delay21_out1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[140]),
        .Q(Sum2_add_cast[19]));
  FDCE \Delay21_out1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[141]),
        .Q(Sum2_add_cast[20]));
  FDCE \Delay21_out1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[123]),
        .Q(Sum2_add_cast[2]));
  FDCE \Delay21_out1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[124]),
        .Q(Sum2_add_cast[3]));
  FDCE \Delay21_out1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[125]),
        .Q(Sum2_add_cast[4]));
  FDCE \Delay21_out1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[126]),
        .Q(Sum2_add_cast[5]));
  FDCE \Delay21_out1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[127]),
        .Q(Sum2_add_cast[6]));
  FDCE \Delay21_out1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[128]),
        .Q(Sum2_add_cast[7]));
  FDCE \Delay21_out1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[129]),
        .Q(Sum2_add_cast[8]));
  FDCE \Delay21_out1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[130]),
        .Q(Sum2_add_cast[9]));
  FDCE \Delay21_out1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[131]),
        .Q(Sum2_add_cast[10]));
  FDCE Delay22_out1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[158]),
        .Q(Delay22_out1));
  FDCE Delay23_out1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[7]),
        .Q(Delay23_out1));
  FDCE \Delay24_out1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[90]),
        .Q(Delay24_out1[0]));
  FDCE \Delay24_out1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[100]),
        .Q(Delay24_out1[10]));
  FDCE \Delay24_out1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[101]),
        .Q(Delay24_out1[11]));
  FDCE \Delay24_out1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[102]),
        .Q(Delay24_out1[12]));
  FDCE \Delay24_out1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[103]),
        .Q(Delay24_out1[13]));
  FDCE \Delay24_out1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[104]),
        .Q(Delay24_out1[14]));
  FDCE \Delay24_out1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[105]),
        .Q(Delay24_out1[15]));
  FDCE \Delay24_out1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[106]),
        .Q(Delay24_out1[16]));
  FDCE \Delay24_out1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[107]),
        .Q(Delay24_out1[17]));
  FDCE \Delay24_out1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[108]),
        .Q(Delay24_out1[18]));
  FDCE \Delay24_out1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[109]),
        .Q(Delay24_out1[19]));
  FDCE \Delay24_out1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[91]),
        .Q(Delay24_out1[1]));
  FDCE \Delay24_out1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[110]),
        .Q(Delay24_out1[20]));
  FDCE \Delay24_out1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[111]),
        .Q(Delay24_out1[21]));
  FDCE \Delay24_out1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[112]),
        .Q(Delay24_out1[22]));
  FDCE \Delay24_out1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[113]),
        .Q(Delay24_out1[23]));
  FDCE \Delay24_out1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[114]),
        .Q(Delay24_out1[24]));
  FDCE \Delay24_out1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[115]),
        .Q(Delay24_out1[25]));
  FDCE \Delay24_out1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[116]),
        .Q(Delay24_out1[26]));
  FDCE \Delay24_out1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[117]),
        .Q(Delay24_out1[27]));
  FDCE \Delay24_out1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[118]),
        .Q(Delay24_out1[28]));
  FDCE \Delay24_out1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[119]),
        .Q(Delay24_out1[29]));
  FDCE \Delay24_out1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[92]),
        .Q(Delay24_out1[2]));
  FDCE \Delay24_out1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[120]),
        .Q(Delay24_out1[30]));
  FDCE \Delay24_out1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[121]),
        .Q(Delay24_out1[31]));
  FDCE \Delay24_out1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[93]),
        .Q(Delay24_out1[3]));
  FDCE \Delay24_out1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[94]),
        .Q(Delay24_out1[4]));
  FDCE \Delay24_out1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[95]),
        .Q(Delay24_out1[5]));
  FDCE \Delay24_out1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[96]),
        .Q(Delay24_out1[6]));
  FDCE \Delay24_out1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[97]),
        .Q(Delay24_out1[7]));
  FDCE \Delay24_out1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[98]),
        .Q(Delay24_out1[8]));
  FDCE \Delay24_out1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[99]),
        .Q(Delay24_out1[9]));
  FDCE \Delay25_out1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[58]),
        .Q(Delay25_out1[0]));
  FDCE \Delay25_out1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[68]),
        .Q(Delay25_out1[10]));
  FDCE \Delay25_out1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[69]),
        .Q(Delay25_out1[11]));
  FDCE \Delay25_out1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[70]),
        .Q(Delay25_out1[12]));
  FDCE \Delay25_out1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[71]),
        .Q(Delay25_out1[13]));
  FDCE \Delay25_out1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[72]),
        .Q(Delay25_out1[14]));
  FDCE \Delay25_out1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[73]),
        .Q(Delay25_out1[15]));
  FDCE \Delay25_out1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[74]),
        .Q(Delay25_out1[16]));
  FDCE \Delay25_out1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[75]),
        .Q(Delay25_out1[17]));
  FDCE \Delay25_out1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[76]),
        .Q(Delay25_out1[18]));
  FDCE \Delay25_out1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[77]),
        .Q(Delay25_out1[19]));
  FDCE \Delay25_out1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[59]),
        .Q(Delay25_out1[1]));
  FDCE \Delay25_out1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[78]),
        .Q(Delay25_out1[20]));
  FDCE \Delay25_out1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[79]),
        .Q(Delay25_out1[21]));
  FDCE \Delay25_out1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[80]),
        .Q(Delay25_out1[22]));
  FDCE \Delay25_out1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[81]),
        .Q(Delay25_out1[23]));
  FDCE \Delay25_out1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[82]),
        .Q(Delay25_out1[24]));
  FDCE \Delay25_out1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[83]),
        .Q(Delay25_out1[25]));
  FDCE \Delay25_out1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[84]),
        .Q(Delay25_out1[26]));
  FDCE \Delay25_out1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[85]),
        .Q(Delay25_out1[27]));
  FDCE \Delay25_out1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[86]),
        .Q(Delay25_out1[28]));
  FDCE \Delay25_out1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[87]),
        .Q(Delay25_out1[29]));
  FDCE \Delay25_out1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[60]),
        .Q(Delay25_out1[2]));
  FDCE \Delay25_out1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[88]),
        .Q(Delay25_out1[30]));
  FDCE \Delay25_out1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[89]),
        .Q(Delay25_out1[31]));
  FDCE \Delay25_out1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[61]),
        .Q(Delay25_out1[3]));
  FDCE \Delay25_out1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[62]),
        .Q(Delay25_out1[4]));
  FDCE \Delay25_out1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[63]),
        .Q(Delay25_out1[5]));
  FDCE \Delay25_out1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[64]),
        .Q(Delay25_out1[6]));
  FDCE \Delay25_out1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[65]),
        .Q(Delay25_out1[7]));
  FDCE \Delay25_out1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[66]),
        .Q(Delay25_out1[8]));
  FDCE \Delay25_out1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[67]),
        .Q(Delay25_out1[9]));
  FDCE \Delay26_out1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[26]),
        .Q(Delay26_out1[0]));
  FDCE \Delay26_out1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[36]),
        .Q(Delay26_out1[10]));
  FDCE \Delay26_out1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[37]),
        .Q(Delay26_out1[11]));
  FDCE \Delay26_out1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[38]),
        .Q(Delay26_out1[12]));
  FDCE \Delay26_out1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[39]),
        .Q(Delay26_out1[13]));
  FDCE \Delay26_out1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[40]),
        .Q(Delay26_out1[14]));
  FDCE \Delay26_out1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[41]),
        .Q(Delay26_out1[15]));
  FDCE \Delay26_out1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[42]),
        .Q(Delay26_out1[16]));
  FDCE \Delay26_out1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[43]),
        .Q(Delay26_out1[17]));
  FDCE \Delay26_out1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[44]),
        .Q(Delay26_out1[18]));
  FDCE \Delay26_out1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[45]),
        .Q(Delay26_out1[19]));
  FDCE \Delay26_out1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[27]),
        .Q(Delay26_out1[1]));
  FDCE \Delay26_out1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[46]),
        .Q(Delay26_out1[20]));
  FDCE \Delay26_out1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[47]),
        .Q(Delay26_out1[21]));
  FDCE \Delay26_out1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[48]),
        .Q(Delay26_out1[22]));
  FDCE \Delay26_out1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[49]),
        .Q(Delay26_out1[23]));
  FDCE \Delay26_out1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[50]),
        .Q(Delay26_out1[24]));
  FDCE \Delay26_out1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[51]),
        .Q(Delay26_out1[25]));
  FDCE \Delay26_out1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[52]),
        .Q(Delay26_out1[26]));
  FDCE \Delay26_out1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[53]),
        .Q(Delay26_out1[27]));
  FDCE \Delay26_out1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[54]),
        .Q(Delay26_out1[28]));
  FDCE \Delay26_out1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[55]),
        .Q(Delay26_out1[29]));
  FDCE \Delay26_out1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[28]),
        .Q(Delay26_out1[2]));
  FDCE \Delay26_out1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[56]),
        .Q(Delay26_out1[30]));
  FDCE \Delay26_out1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[57]),
        .Q(Delay26_out1[31]));
  FDCE \Delay26_out1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[29]),
        .Q(Delay26_out1[3]));
  FDCE \Delay26_out1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[30]),
        .Q(Delay26_out1[4]));
  FDCE \Delay26_out1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[31]),
        .Q(Delay26_out1[5]));
  FDCE \Delay26_out1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[32]),
        .Q(Delay26_out1[6]));
  FDCE \Delay26_out1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[33]),
        .Q(Delay26_out1[7]));
  FDCE \Delay26_out1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[34]),
        .Q(Delay26_out1[8]));
  FDCE \Delay26_out1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[35]),
        .Q(Delay26_out1[9]));
  FDCE \Delay27_out1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[0]),
        .Q(Delay27_out1[0]));
  FDCE \Delay27_out1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[1]),
        .Q(Delay27_out1[1]));
  FDCE \Delay27_out1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[2]),
        .Q(Delay27_out1[2]));
  FDCE \Delay27_out1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[3]),
        .Q(Delay27_out1[3]));
  FDCE \Delay27_out1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[4]),
        .Q(Delay27_out1[4]));
  FDCE \Delay27_out1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[5]),
        .Q(Delay27_out1[5]));
  FDCE \Delay27_out1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[6]),
        .Q(Delay27_out1[6]));
  FDCE \Delay28_out1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[8]),
        .Q(Delay28_out1[14]));
  FDCE \Delay28_out1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[9]),
        .Q(Delay28_out1[15]));
  FDCE \Delay28_out1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[10]),
        .Q(Delay28_out1[16]));
  FDCE \Delay28_out1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[11]),
        .Q(Delay28_out1[17]));
  FDCE \Delay28_out1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[12]),
        .Q(Delay28_out1[18]));
  FDCE \Delay28_out1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[13]),
        .Q(Delay28_out1[19]));
  FDCE \Delay28_out1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[14]),
        .Q(Delay28_out1[20]));
  FDCE \Delay28_out1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[15]),
        .Q(Delay28_out1[21]));
  FDCE \Delay28_out1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[16]),
        .Q(Delay28_out1[22]));
  FDCE \Delay28_out1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[17]),
        .Q(Delay28_out1[23]));
  FDCE \Delay28_out1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[18]),
        .Q(Delay28_out1[24]));
  FDCE \Delay28_out1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[19]),
        .Q(Delay28_out1[25]));
  FDCE \Delay28_out1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[20]),
        .Q(Delay28_out1[26]));
  FDCE \Delay28_out1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[21]),
        .Q(Delay28_out1[27]));
  FDCE \Delay28_out1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[22]),
        .Q(Delay28_out1[28]));
  FDCE \Delay28_out1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[23]),
        .Q(Delay28_out1[29]));
  FDCE \Delay28_out1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[24]),
        .Q(Delay28_out1[30]));
  FDCE \Delay28_out1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[25]),
        .Q(Delay28_out1[31]));
  FDCE \Delay29_out1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[142]),
        .Q(Delay29_out1[16]));
  FDCE \Delay29_out1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[143]),
        .Q(Delay29_out1[17]));
  FDCE \Delay29_out1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[144]),
        .Q(Delay29_out1[18]));
  FDCE \Delay29_out1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[145]),
        .Q(Delay29_out1[19]));
  FDCE \Delay29_out1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[146]),
        .Q(Delay29_out1[20]));
  FDCE \Delay29_out1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[147]),
        .Q(Delay29_out1[21]));
  FDCE \Delay29_out1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[148]),
        .Q(Delay29_out1[22]));
  FDCE \Delay29_out1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[149]),
        .Q(Delay29_out1[23]));
  FDCE \Delay29_out1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[150]),
        .Q(Delay29_out1[24]));
  FDCE \Delay29_out1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[151]),
        .Q(Delay29_out1[25]));
  FDCE \Delay29_out1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[152]),
        .Q(Delay29_out1[26]));
  FDCE \Delay29_out1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[153]),
        .Q(Delay29_out1[27]));
  FDCE \Delay29_out1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[154]),
        .Q(Delay29_out1[28]));
  FDCE \Delay29_out1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[155]),
        .Q(Delay29_out1[29]));
  FDCE \Delay29_out1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[156]),
        .Q(Delay29_out1[30]));
  FDCE \Delay29_out1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay22_out1_reg_0[157]),
        .Q(Delay29_out1[31]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][10]_i_1 
       (.I0(C0_dt_mul_temp_n_95),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][11]__1_i_2 
       (.I0(C0_dt_mul_temp_n_77),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][11]__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][11]__1_i_3 
       (.I0(C0_dt_mul_temp_n_78),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][11]__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][11]__1_i_4 
       (.I0(C0_dt_mul_temp_n_79),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][11]__1_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][11]__1_i_5 
       (.I0(C0_dt_mul_temp_n_80),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][11]__1_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay2_reg[1][11]__1_i_6 
       (.I0(\Delay2_reg_reg[1][16]_0 ),
        .I1(C0_dt_mul_temp_n_77),
        .I2(\Delay2_reg_reg[1][14]__1_0 ),
        .I3(C0_dt_mul_temp__1_n_94),
        .O(\Delay2_reg[1][11]__1_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay2_reg[1][11]__1_i_7 
       (.I0(\Delay2_reg_reg[1][16]_0 ),
        .I1(C0_dt_mul_temp_n_78),
        .I2(\Delay2_reg_reg[1][14]__1_0 ),
        .I3(C0_dt_mul_temp__1_n_95),
        .O(\Delay2_reg[1][11]__1_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay2_reg[1][11]__1_i_8 
       (.I0(\Delay2_reg_reg[1][16]_0 ),
        .I1(C0_dt_mul_temp_n_79),
        .I2(\Delay2_reg_reg[1][14]__1_0 ),
        .I3(C0_dt_mul_temp__1_n_96),
        .O(\Delay2_reg[1][11]__1_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay2_reg[1][11]__1_i_9 
       (.I0(\Delay2_reg_reg[1][16]_0 ),
        .I1(C0_dt_mul_temp_n_80),
        .I2(\Delay2_reg_reg[1][14]__1_0 ),
        .I3(C0_dt_mul_temp__1_n_97),
        .O(\Delay2_reg[1][11]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][11]_i_1 
       (.I0(C0_dt_mul_temp_n_94),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][12]_i_1 
       (.I0(C0_dt_mul_temp_n_93),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][13]_i_1 
       (.I0(C0_dt_mul_temp_n_92),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][14]__1_i_2 
       (.I0(C0_dt_mul_temp_n_75),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][14]__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][14]__1_i_3 
       (.I0(C0_dt_mul_temp_n_76),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][14]__1_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay2_reg[1][14]__1_i_4 
       (.I0(\Delay2_reg_reg[1][16]_0 ),
        .I1(C0_dt_mul_temp_n_74),
        .I2(\Delay2_reg_reg[1][14]__1_0 ),
        .I3(C0_dt_mul_temp__1_n_91),
        .O(\Delay2_reg[1][14]__1_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay2_reg[1][14]__1_i_5 
       (.I0(\Delay2_reg_reg[1][16]_0 ),
        .I1(C0_dt_mul_temp_n_75),
        .I2(\Delay2_reg_reg[1][14]__1_0 ),
        .I3(C0_dt_mul_temp__1_n_92),
        .O(\Delay2_reg[1][14]__1_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay2_reg[1][14]__1_i_6 
       (.I0(\Delay2_reg_reg[1][16]_0 ),
        .I1(C0_dt_mul_temp_n_76),
        .I2(\Delay2_reg_reg[1][14]__1_0 ),
        .I3(C0_dt_mul_temp__1_n_93),
        .O(\Delay2_reg[1][14]__1_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][14]_i_1 
       (.I0(C0_dt_mul_temp_n_91),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][15]_i_1 
       (.I0(C0_dt_mul_temp_n_90),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][16]_i_1 
       (.I0(C0_dt_mul_temp_n_89),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][2]_i_1 
       (.I0(C0_dt_mul_temp_n_103),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][3]__1_i_2 
       (.I0(C0_dt_mul_temp_n_85),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][3]__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][3]__1_i_3 
       (.I0(C0_dt_mul_temp_n_86),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][3]__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][3]__1_i_4 
       (.I0(C0_dt_mul_temp_n_87),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][3]__1_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][3]__1_i_5 
       (.I0(C0_dt_mul_temp_n_88),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][3]__1_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay2_reg[1][3]__1_i_6 
       (.I0(\Delay2_reg_reg[1][16]_0 ),
        .I1(C0_dt_mul_temp_n_85),
        .I2(\Delay2_reg_reg[1][14]__1_0 ),
        .I3(C0_dt_mul_temp__1_n_102),
        .O(\Delay2_reg[1][3]__1_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay2_reg[1][3]__1_i_7 
       (.I0(\Delay2_reg_reg[1][16]_0 ),
        .I1(C0_dt_mul_temp_n_86),
        .I2(\Delay2_reg_reg[1][14]__1_0 ),
        .I3(C0_dt_mul_temp__1_n_103),
        .O(\Delay2_reg[1][3]__1_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay2_reg[1][3]__1_i_8 
       (.I0(\Delay2_reg_reg[1][16]_0 ),
        .I1(C0_dt_mul_temp_n_87),
        .I2(\Delay2_reg_reg[1][14]__1_0 ),
        .I3(C0_dt_mul_temp__1_n_104),
        .O(\Delay2_reg[1][3]__1_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay2_reg[1][3]__1_i_9 
       (.I0(\Delay2_reg_reg[1][16]_0 ),
        .I1(C0_dt_mul_temp_n_88),
        .I2(\Delay2_reg_reg[1][14]__1_0 ),
        .I3(C0_dt_mul_temp__1_n_105),
        .O(\Delay2_reg[1][3]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][3]_i_1 
       (.I0(C0_dt_mul_temp_n_102),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][4]_i_1 
       (.I0(C0_dt_mul_temp_n_101),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][5]_i_1 
       (.I0(C0_dt_mul_temp_n_100),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][6]_i_1 
       (.I0(C0_dt_mul_temp_n_99),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][7]__1_i_2 
       (.I0(C0_dt_mul_temp_n_81),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][7]__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][7]__1_i_3 
       (.I0(C0_dt_mul_temp_n_82),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][7]__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][7]__1_i_4 
       (.I0(C0_dt_mul_temp_n_83),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][7]__1_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][7]__1_i_5 
       (.I0(C0_dt_mul_temp_n_84),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][7]__1_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay2_reg[1][7]__1_i_6 
       (.I0(\Delay2_reg_reg[1][16]_0 ),
        .I1(C0_dt_mul_temp_n_81),
        .I2(\Delay2_reg_reg[1][14]__1_0 ),
        .I3(C0_dt_mul_temp__1_n_98),
        .O(\Delay2_reg[1][7]__1_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay2_reg[1][7]__1_i_7 
       (.I0(\Delay2_reg_reg[1][16]_0 ),
        .I1(C0_dt_mul_temp_n_82),
        .I2(\Delay2_reg_reg[1][14]__1_0 ),
        .I3(C0_dt_mul_temp__1_n_99),
        .O(\Delay2_reg[1][7]__1_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay2_reg[1][7]__1_i_8 
       (.I0(\Delay2_reg_reg[1][16]_0 ),
        .I1(C0_dt_mul_temp_n_83),
        .I2(\Delay2_reg_reg[1][14]__1_0 ),
        .I3(C0_dt_mul_temp__1_n_100),
        .O(\Delay2_reg[1][7]__1_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay2_reg[1][7]__1_i_9 
       (.I0(\Delay2_reg_reg[1][16]_0 ),
        .I1(C0_dt_mul_temp_n_84),
        .I2(\Delay2_reg_reg[1][14]__1_0 ),
        .I3(C0_dt_mul_temp__1_n_101),
        .O(\Delay2_reg[1][7]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][7]_i_1 
       (.I0(C0_dt_mul_temp_n_98),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][8]_i_1 
       (.I0(C0_dt_mul_temp_n_97),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay2_reg[1][9]_i_1 
       (.I0(C0_dt_mul_temp_n_96),
        .I1(\Delay2_reg_reg[1][16]_0 ),
        .O(\Delay2_reg[1][9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Delay2_reg[2][11]__0_i_2 
       (.I0(\Delay2_reg_reg[1][11]__1_n_0 ),
        .I1(\Delay2_reg_reg[2][14]__0_0 ),
        .I2(C0_dt_mul_temp__0_n_94),
        .O(\Delay2_reg[2][11]__0_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Delay2_reg[2][11]__0_i_3 
       (.I0(\Delay2_reg_reg[1][10]__1_n_0 ),
        .I1(\Delay2_reg_reg[2][14]__0_0 ),
        .I2(C0_dt_mul_temp__0_n_95),
        .O(\Delay2_reg[2][11]__0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Delay2_reg[2][11]__0_i_4 
       (.I0(\Delay2_reg_reg[1][9]__1_n_0 ),
        .I1(\Delay2_reg_reg[2][14]__0_0 ),
        .I2(C0_dt_mul_temp__0_n_96),
        .O(\Delay2_reg[2][11]__0_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Delay2_reg[2][11]__0_i_5 
       (.I0(\Delay2_reg_reg[1][8]__1_n_0 ),
        .I1(\Delay2_reg_reg[2][14]__0_0 ),
        .I2(C0_dt_mul_temp__0_n_97),
        .O(\Delay2_reg[2][11]__0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Delay2_reg[2][14]__0_i_2 
       (.I0(\Delay2_reg_reg[1][14]__1_n_0 ),
        .I1(\Delay2_reg_reg[2][14]__0_0 ),
        .I2(C0_dt_mul_temp__0_n_91),
        .O(\Delay2_reg[2][14]__0_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Delay2_reg[2][14]__0_i_3 
       (.I0(\Delay2_reg_reg[1][13]__1_n_0 ),
        .I1(\Delay2_reg_reg[2][14]__0_0 ),
        .I2(C0_dt_mul_temp__0_n_92),
        .O(\Delay2_reg[2][14]__0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Delay2_reg[2][14]__0_i_4 
       (.I0(\Delay2_reg_reg[1][12]__1_n_0 ),
        .I1(\Delay2_reg_reg[2][14]__0_0 ),
        .I2(C0_dt_mul_temp__0_n_93),
        .O(\Delay2_reg[2][14]__0_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Delay2_reg[2][3]__0_i_2 
       (.I0(\Delay2_reg_reg[1][3]__1_n_0 ),
        .I1(\Delay2_reg_reg[2][14]__0_0 ),
        .I2(C0_dt_mul_temp__0_n_102),
        .O(\Delay2_reg[2][3]__0_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Delay2_reg[2][3]__0_i_3 
       (.I0(\Delay2_reg_reg[1][2]__1_n_0 ),
        .I1(\Delay2_reg_reg[2][14]__0_0 ),
        .I2(C0_dt_mul_temp__0_n_103),
        .O(\Delay2_reg[2][3]__0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Delay2_reg[2][3]__0_i_4 
       (.I0(\Delay2_reg_reg[1][1]__1_n_0 ),
        .I1(\Delay2_reg_reg[2][14]__0_0 ),
        .I2(C0_dt_mul_temp__0_n_104),
        .O(\Delay2_reg[2][3]__0_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Delay2_reg[2][3]__0_i_5 
       (.I0(\Delay2_reg_reg[1][0]__1_n_0 ),
        .I1(\Delay2_reg_reg[2][14]__0_0 ),
        .I2(C0_dt_mul_temp__0_n_105),
        .O(\Delay2_reg[2][3]__0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Delay2_reg[2][7]__0_i_2 
       (.I0(\Delay2_reg_reg[1][7]__1_n_0 ),
        .I1(\Delay2_reg_reg[2][14]__0_0 ),
        .I2(C0_dt_mul_temp__0_n_98),
        .O(\Delay2_reg[2][7]__0_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Delay2_reg[2][7]__0_i_3 
       (.I0(\Delay2_reg_reg[1][6]__1_n_0 ),
        .I1(\Delay2_reg_reg[2][14]__0_0 ),
        .I2(C0_dt_mul_temp__0_n_99),
        .O(\Delay2_reg[2][7]__0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Delay2_reg[2][7]__0_i_4 
       (.I0(\Delay2_reg_reg[1][5]__1_n_0 ),
        .I1(\Delay2_reg_reg[2][14]__0_0 ),
        .I2(C0_dt_mul_temp__0_n_100),
        .O(\Delay2_reg[2][7]__0_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Delay2_reg[2][7]__0_i_5 
       (.I0(\Delay2_reg_reg[1][4]__1_n_0 ),
        .I1(\Delay2_reg_reg[2][14]__0_0 ),
        .I2(C0_dt_mul_temp__0_n_101),
        .O(\Delay2_reg[2][7]__0_i_5_n_0 ));
  FDCE \Delay2_reg_reg[0][0]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay17_out1[17]),
        .Q(\Delay2_reg_reg[0]_3 [0]));
  FDCE \Delay2_reg_reg[0][0]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [0]),
        .Q(\Delay2_reg_reg[0][0]__1_n_0 ));
  FDCE \Delay2_reg_reg[0][10]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay17_out1[27]),
        .Q(\Delay2_reg_reg[0]_3 [10]));
  FDCE \Delay2_reg_reg[0][10]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [10]),
        .Q(\Delay2_reg_reg[0][10]__1_n_0 ));
  FDCE \Delay2_reg_reg[0][11]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay17_out1[28]),
        .Q(\Delay2_reg_reg[0]_3 [11]));
  FDCE \Delay2_reg_reg[0][11]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [11]),
        .Q(\Delay2_reg_reg[0][11]__1_n_0 ));
  FDCE \Delay2_reg_reg[0][12]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay17_out1[29]),
        .Q(\Delay2_reg_reg[0]_3 [12]));
  FDCE \Delay2_reg_reg[0][12]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [12]),
        .Q(\Delay2_reg_reg[0][12]__1_n_0 ));
  FDCE \Delay2_reg_reg[0][13]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay17_out1[30]),
        .Q(\Delay2_reg_reg[0]_3 [13]));
  FDCE \Delay2_reg_reg[0][13]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [13]),
        .Q(\Delay2_reg_reg[0][13]__1_n_0 ));
  FDCE \Delay2_reg_reg[0][14]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay17_out1[31]),
        .Q(\Delay2_reg_reg[0]_3 [14]));
  FDCE \Delay2_reg_reg[0][14]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [14]),
        .Q(\Delay2_reg_reg[0][14]__1_n_0 ));
  FDCE \Delay2_reg_reg[0][15]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [15]),
        .Q(\Delay2_reg_reg[0][15]__0_n_0 ));
  FDCE \Delay2_reg_reg[0][16]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [16]),
        .Q(\Delay2_reg_reg[0][16]__0_n_0 ));
  FDCE \Delay2_reg_reg[0][1]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay17_out1[18]),
        .Q(\Delay2_reg_reg[0]_3 [1]));
  FDCE \Delay2_reg_reg[0][1]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [1]),
        .Q(\Delay2_reg_reg[0][1]__1_n_0 ));
  FDCE \Delay2_reg_reg[0][2]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay17_out1[19]),
        .Q(\Delay2_reg_reg[0]_3 [2]));
  FDCE \Delay2_reg_reg[0][2]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [2]),
        .Q(\Delay2_reg_reg[0][2]__1_n_0 ));
  FDCE \Delay2_reg_reg[0][3]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay17_out1[20]),
        .Q(\Delay2_reg_reg[0]_3 [3]));
  FDCE \Delay2_reg_reg[0][3]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [3]),
        .Q(\Delay2_reg_reg[0][3]__1_n_0 ));
  FDCE \Delay2_reg_reg[0][4]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay17_out1[21]),
        .Q(\Delay2_reg_reg[0]_3 [4]));
  FDCE \Delay2_reg_reg[0][4]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [4]),
        .Q(\Delay2_reg_reg[0][4]__1_n_0 ));
  FDCE \Delay2_reg_reg[0][5]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay17_out1[22]),
        .Q(\Delay2_reg_reg[0]_3 [5]));
  FDCE \Delay2_reg_reg[0][5]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [5]),
        .Q(\Delay2_reg_reg[0][5]__1_n_0 ));
  FDCE \Delay2_reg_reg[0][6]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay17_out1[23]),
        .Q(\Delay2_reg_reg[0]_3 [6]));
  FDCE \Delay2_reg_reg[0][6]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [6]),
        .Q(\Delay2_reg_reg[0][6]__1_n_0 ));
  FDCE \Delay2_reg_reg[0][7]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay17_out1[24]),
        .Q(\Delay2_reg_reg[0]_3 [7]));
  FDCE \Delay2_reg_reg[0][7]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [7]),
        .Q(\Delay2_reg_reg[0][7]__1_n_0 ));
  FDCE \Delay2_reg_reg[0][8]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay17_out1[25]),
        .Q(\Delay2_reg_reg[0]_3 [8]));
  FDCE \Delay2_reg_reg[0][8]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [8]),
        .Q(\Delay2_reg_reg[0][8]__1_n_0 ));
  FDCE \Delay2_reg_reg[0][9]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay17_out1[26]),
        .Q(\Delay2_reg_reg[0]_3 [9]));
  FDCE \Delay2_reg_reg[0][9]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [9]),
        .Q(\Delay2_reg_reg[0][9]__1_n_0 ));
  FDCE \Delay2_reg_reg[1][0]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[1][3]__1_i_1_n_7 ),
        .Q(\Delay2_reg_reg[1][0]__1_n_0 ));
  FDCE \Delay2_reg_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg[1][10]_i_1_n_0 ),
        .Q(\Delay2_reg_reg_n_0_[1][10] ));
  FDCE \Delay2_reg_reg[1][10]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[1][11]__1_i_1_n_5 ),
        .Q(\Delay2_reg_reg[1][10]__1_n_0 ));
  FDCE \Delay2_reg_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg[1][11]_i_1_n_0 ),
        .Q(\Delay2_reg_reg_n_0_[1][11] ));
  FDCE \Delay2_reg_reg[1][11]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[1][11]__1_i_1_n_4 ),
        .Q(\Delay2_reg_reg[1][11]__1_n_0 ));
  CARRY4 \Delay2_reg_reg[1][11]__1_i_1 
       (.CI(\Delay2_reg_reg[1][7]__1_i_1_n_0 ),
        .CO({\Delay2_reg_reg[1][11]__1_i_1_n_0 ,\Delay2_reg_reg[1][11]__1_i_1_n_1 ,\Delay2_reg_reg[1][11]__1_i_1_n_2 ,\Delay2_reg_reg[1][11]__1_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay2_reg[1][11]__1_i_2_n_0 ,\Delay2_reg[1][11]__1_i_3_n_0 ,\Delay2_reg[1][11]__1_i_4_n_0 ,\Delay2_reg[1][11]__1_i_5_n_0 }),
        .O({\Delay2_reg_reg[1][11]__1_i_1_n_4 ,\Delay2_reg_reg[1][11]__1_i_1_n_5 ,\Delay2_reg_reg[1][11]__1_i_1_n_6 ,\Delay2_reg_reg[1][11]__1_i_1_n_7 }),
        .S({\Delay2_reg[1][11]__1_i_6_n_0 ,\Delay2_reg[1][11]__1_i_7_n_0 ,\Delay2_reg[1][11]__1_i_8_n_0 ,\Delay2_reg[1][11]__1_i_9_n_0 }));
  FDCE \Delay2_reg_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg[1][12]_i_1_n_0 ),
        .Q(\Delay2_reg_reg_n_0_[1][12] ));
  FDCE \Delay2_reg_reg[1][12]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[1][14]__1_i_1_n_7 ),
        .Q(\Delay2_reg_reg[1][12]__1_n_0 ));
  FDCE \Delay2_reg_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg[1][13]_i_1_n_0 ),
        .Q(\Delay2_reg_reg_n_0_[1][13] ));
  FDCE \Delay2_reg_reg[1][13]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[1][14]__1_i_1_n_6 ),
        .Q(\Delay2_reg_reg[1][13]__1_n_0 ));
  FDCE \Delay2_reg_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg[1][14]_i_1_n_0 ),
        .Q(\Delay2_reg_reg_n_0_[1][14] ));
  FDCE \Delay2_reg_reg[1][14]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[1][14]__1_i_1_n_5 ),
        .Q(\Delay2_reg_reg[1][14]__1_n_0 ));
  CARRY4 \Delay2_reg_reg[1][14]__1_i_1 
       (.CI(\Delay2_reg_reg[1][11]__1_i_1_n_0 ),
        .CO({\NLW_Delay2_reg_reg[1][14]__1_i_1_CO_UNCONNECTED [3:2],\Delay2_reg_reg[1][14]__1_i_1_n_2 ,\Delay2_reg_reg[1][14]__1_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\Delay2_reg[1][14]__1_i_2_n_0 ,\Delay2_reg[1][14]__1_i_3_n_0 }),
        .O({\NLW_Delay2_reg_reg[1][14]__1_i_1_O_UNCONNECTED [3],\Delay2_reg_reg[1][14]__1_i_1_n_5 ,\Delay2_reg_reg[1][14]__1_i_1_n_6 ,\Delay2_reg_reg[1][14]__1_i_1_n_7 }),
        .S({1'b0,\Delay2_reg[1][14]__1_i_4_n_0 ,\Delay2_reg[1][14]__1_i_5_n_0 ,\Delay2_reg[1][14]__1_i_6_n_0 }));
  FDCE \Delay2_reg_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg[1][15]_i_1_n_0 ),
        .Q(\Delay2_reg_reg_n_0_[1][15] ));
  FDCE \Delay2_reg_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg[1][16]_i_1_n_0 ),
        .Q(\Delay2_reg_reg_n_0_[1][16] ));
  FDCE \Delay2_reg_reg[1][1]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[1][3]__1_i_1_n_6 ),
        .Q(\Delay2_reg_reg[1][1]__1_n_0 ));
  FDCE \Delay2_reg_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg[1][2]_i_1_n_0 ),
        .Q(\Delay2_reg_reg_n_0_[1][2] ));
  FDCE \Delay2_reg_reg[1][2]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[1][3]__1_i_1_n_5 ),
        .Q(\Delay2_reg_reg[1][2]__1_n_0 ));
  FDCE \Delay2_reg_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg[1][3]_i_1_n_0 ),
        .Q(\Delay2_reg_reg_n_0_[1][3] ));
  FDCE \Delay2_reg_reg[1][3]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[1][3]__1_i_1_n_4 ),
        .Q(\Delay2_reg_reg[1][3]__1_n_0 ));
  CARRY4 \Delay2_reg_reg[1][3]__1_i_1 
       (.CI(1'b0),
        .CO({\Delay2_reg_reg[1][3]__1_i_1_n_0 ,\Delay2_reg_reg[1][3]__1_i_1_n_1 ,\Delay2_reg_reg[1][3]__1_i_1_n_2 ,\Delay2_reg_reg[1][3]__1_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay2_reg[1][3]__1_i_2_n_0 ,\Delay2_reg[1][3]__1_i_3_n_0 ,\Delay2_reg[1][3]__1_i_4_n_0 ,\Delay2_reg[1][3]__1_i_5_n_0 }),
        .O({\Delay2_reg_reg[1][3]__1_i_1_n_4 ,\Delay2_reg_reg[1][3]__1_i_1_n_5 ,\Delay2_reg_reg[1][3]__1_i_1_n_6 ,\Delay2_reg_reg[1][3]__1_i_1_n_7 }),
        .S({\Delay2_reg[1][3]__1_i_6_n_0 ,\Delay2_reg[1][3]__1_i_7_n_0 ,\Delay2_reg[1][3]__1_i_8_n_0 ,\Delay2_reg[1][3]__1_i_9_n_0 }));
  FDCE \Delay2_reg_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg[1][4]_i_1_n_0 ),
        .Q(\Delay2_reg_reg_n_0_[1][4] ));
  FDCE \Delay2_reg_reg[1][4]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[1][7]__1_i_1_n_7 ),
        .Q(\Delay2_reg_reg[1][4]__1_n_0 ));
  FDCE \Delay2_reg_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg[1][5]_i_1_n_0 ),
        .Q(\Delay2_reg_reg_n_0_[1][5] ));
  FDCE \Delay2_reg_reg[1][5]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[1][7]__1_i_1_n_6 ),
        .Q(\Delay2_reg_reg[1][5]__1_n_0 ));
  FDCE \Delay2_reg_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg[1][6]_i_1_n_0 ),
        .Q(\Delay2_reg_reg_n_0_[1][6] ));
  FDCE \Delay2_reg_reg[1][6]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[1][7]__1_i_1_n_5 ),
        .Q(\Delay2_reg_reg[1][6]__1_n_0 ));
  FDCE \Delay2_reg_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg[1][7]_i_1_n_0 ),
        .Q(\Delay2_reg_reg_n_0_[1][7] ));
  FDCE \Delay2_reg_reg[1][7]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[1][7]__1_i_1_n_4 ),
        .Q(\Delay2_reg_reg[1][7]__1_n_0 ));
  CARRY4 \Delay2_reg_reg[1][7]__1_i_1 
       (.CI(\Delay2_reg_reg[1][3]__1_i_1_n_0 ),
        .CO({\Delay2_reg_reg[1][7]__1_i_1_n_0 ,\Delay2_reg_reg[1][7]__1_i_1_n_1 ,\Delay2_reg_reg[1][7]__1_i_1_n_2 ,\Delay2_reg_reg[1][7]__1_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay2_reg[1][7]__1_i_2_n_0 ,\Delay2_reg[1][7]__1_i_3_n_0 ,\Delay2_reg[1][7]__1_i_4_n_0 ,\Delay2_reg[1][7]__1_i_5_n_0 }),
        .O({\Delay2_reg_reg[1][7]__1_i_1_n_4 ,\Delay2_reg_reg[1][7]__1_i_1_n_5 ,\Delay2_reg_reg[1][7]__1_i_1_n_6 ,\Delay2_reg_reg[1][7]__1_i_1_n_7 }),
        .S({\Delay2_reg[1][7]__1_i_6_n_0 ,\Delay2_reg[1][7]__1_i_7_n_0 ,\Delay2_reg[1][7]__1_i_8_n_0 ,\Delay2_reg[1][7]__1_i_9_n_0 }));
  FDCE \Delay2_reg_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg[1][8]_i_1_n_0 ),
        .Q(\Delay2_reg_reg_n_0_[1][8] ));
  FDCE \Delay2_reg_reg[1][8]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[1][11]__1_i_1_n_7 ),
        .Q(\Delay2_reg_reg[1][8]__1_n_0 ));
  FDCE \Delay2_reg_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg[1][9]_i_1_n_0 ),
        .Q(\Delay2_reg_reg_n_0_[1][9] ));
  FDCE \Delay2_reg_reg[1][9]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[1][11]__1_i_1_n_6 ),
        .Q(\Delay2_reg_reg[1][9]__1_n_0 ));
  FDCE \Delay2_reg_reg[2][0]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[2][3]__0_i_1_n_7 ),
        .Q(\Delay2_reg_reg[2][0]__0_n_0 ));
  FDCE \Delay2_reg_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg_n_0_[1][10] ),
        .Q(\Delay2_reg_reg_n_0_[2][10] ));
  FDCE \Delay2_reg_reg[2][10]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[2][11]__0_i_1_n_5 ),
        .Q(\Delay2_reg_reg[2][10]__0_n_0 ));
  FDCE \Delay2_reg_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg_n_0_[1][11] ),
        .Q(\Delay2_reg_reg_n_0_[2][11] ));
  FDCE \Delay2_reg_reg[2][11]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[2][11]__0_i_1_n_4 ),
        .Q(\Delay2_reg_reg[2][11]__0_n_0 ));
  CARRY4 \Delay2_reg_reg[2][11]__0_i_1 
       (.CI(\Delay2_reg_reg[2][7]__0_i_1_n_0 ),
        .CO({\Delay2_reg_reg[2][11]__0_i_1_n_0 ,\Delay2_reg_reg[2][11]__0_i_1_n_1 ,\Delay2_reg_reg[2][11]__0_i_1_n_2 ,\Delay2_reg_reg[2][11]__0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay2_reg_reg[1][11]__1_n_0 ,\Delay2_reg_reg[1][10]__1_n_0 ,\Delay2_reg_reg[1][9]__1_n_0 ,\Delay2_reg_reg[1][8]__1_n_0 }),
        .O({\Delay2_reg_reg[2][11]__0_i_1_n_4 ,\Delay2_reg_reg[2][11]__0_i_1_n_5 ,\Delay2_reg_reg[2][11]__0_i_1_n_6 ,\Delay2_reg_reg[2][11]__0_i_1_n_7 }),
        .S({\Delay2_reg[2][11]__0_i_2_n_0 ,\Delay2_reg[2][11]__0_i_3_n_0 ,\Delay2_reg[2][11]__0_i_4_n_0 ,\Delay2_reg[2][11]__0_i_5_n_0 }));
  FDCE \Delay2_reg_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg_n_0_[1][12] ),
        .Q(\Delay2_reg_reg_n_0_[2][12] ));
  FDCE \Delay2_reg_reg[2][12]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[2][14]__0_i_1_n_7 ),
        .Q(\Delay2_reg_reg[2][12]__0_n_0 ));
  FDCE \Delay2_reg_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg_n_0_[1][13] ),
        .Q(\Delay2_reg_reg_n_0_[2][13] ));
  FDCE \Delay2_reg_reg[2][13]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[2][14]__0_i_1_n_6 ),
        .Q(\Delay2_reg_reg[2][13]__0_n_0 ));
  FDCE \Delay2_reg_reg[2][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg_n_0_[1][14] ),
        .Q(\Delay2_reg_reg_n_0_[2][14] ));
  FDCE \Delay2_reg_reg[2][14]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[2][14]__0_i_1_n_5 ),
        .Q(RESIZE0));
  CARRY4 \Delay2_reg_reg[2][14]__0_i_1 
       (.CI(\Delay2_reg_reg[2][11]__0_i_1_n_0 ),
        .CO({\NLW_Delay2_reg_reg[2][14]__0_i_1_CO_UNCONNECTED [3:2],\Delay2_reg_reg[2][14]__0_i_1_n_2 ,\Delay2_reg_reg[2][14]__0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\Delay2_reg_reg[1][13]__1_n_0 ,\Delay2_reg_reg[1][12]__1_n_0 }),
        .O({\NLW_Delay2_reg_reg[2][14]__0_i_1_O_UNCONNECTED [3],\Delay2_reg_reg[2][14]__0_i_1_n_5 ,\Delay2_reg_reg[2][14]__0_i_1_n_6 ,\Delay2_reg_reg[2][14]__0_i_1_n_7 }),
        .S({1'b0,\Delay2_reg[2][14]__0_i_2_n_0 ,\Delay2_reg[2][14]__0_i_3_n_0 ,\Delay2_reg[2][14]__0_i_4_n_0 }));
  FDCE \Delay2_reg_reg[2][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg_n_0_[1][15] ),
        .Q(\Delay2_reg_reg_n_0_[2][15] ));
  FDCE \Delay2_reg_reg[2][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg_n_0_[1][16] ),
        .Q(\Delay2_reg_reg_n_0_[2][16] ));
  FDCE \Delay2_reg_reg[2][1]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[2][3]__0_i_1_n_6 ),
        .Q(\Delay2_reg_reg[2][1]__0_n_0 ));
  FDCE \Delay2_reg_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg_n_0_[1][2] ),
        .Q(\Delay2_reg_reg_n_0_[2][2] ));
  FDCE \Delay2_reg_reg[2][2]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[2][3]__0_i_1_n_5 ),
        .Q(\Delay2_reg_reg[2][2]__0_n_0 ));
  FDCE \Delay2_reg_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg_n_0_[1][3] ),
        .Q(\Delay2_reg_reg_n_0_[2][3] ));
  FDCE \Delay2_reg_reg[2][3]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[2][3]__0_i_1_n_4 ),
        .Q(\Delay2_reg_reg[2][3]__0_n_0 ));
  CARRY4 \Delay2_reg_reg[2][3]__0_i_1 
       (.CI(1'b0),
        .CO({\Delay2_reg_reg[2][3]__0_i_1_n_0 ,\Delay2_reg_reg[2][3]__0_i_1_n_1 ,\Delay2_reg_reg[2][3]__0_i_1_n_2 ,\Delay2_reg_reg[2][3]__0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay2_reg_reg[1][3]__1_n_0 ,\Delay2_reg_reg[1][2]__1_n_0 ,\Delay2_reg_reg[1][1]__1_n_0 ,\Delay2_reg_reg[1][0]__1_n_0 }),
        .O({\Delay2_reg_reg[2][3]__0_i_1_n_4 ,\Delay2_reg_reg[2][3]__0_i_1_n_5 ,\Delay2_reg_reg[2][3]__0_i_1_n_6 ,\Delay2_reg_reg[2][3]__0_i_1_n_7 }),
        .S({\Delay2_reg[2][3]__0_i_2_n_0 ,\Delay2_reg[2][3]__0_i_3_n_0 ,\Delay2_reg[2][3]__0_i_4_n_0 ,\Delay2_reg[2][3]__0_i_5_n_0 }));
  FDCE \Delay2_reg_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg_n_0_[1][4] ),
        .Q(\Delay2_reg_reg_n_0_[2][4] ));
  FDCE \Delay2_reg_reg[2][4]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[2][7]__0_i_1_n_7 ),
        .Q(\Delay2_reg_reg[2][4]__0_n_0 ));
  FDCE \Delay2_reg_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg_n_0_[1][5] ),
        .Q(\Delay2_reg_reg_n_0_[2][5] ));
  FDCE \Delay2_reg_reg[2][5]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[2][7]__0_i_1_n_6 ),
        .Q(\Delay2_reg_reg[2][5]__0_n_0 ));
  FDCE \Delay2_reg_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg_n_0_[1][6] ),
        .Q(\Delay2_reg_reg_n_0_[2][6] ));
  FDCE \Delay2_reg_reg[2][6]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[2][7]__0_i_1_n_5 ),
        .Q(\Delay2_reg_reg[2][6]__0_n_0 ));
  FDCE \Delay2_reg_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg_n_0_[1][7] ),
        .Q(\Delay2_reg_reg_n_0_[2][7] ));
  FDCE \Delay2_reg_reg[2][7]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[2][7]__0_i_1_n_4 ),
        .Q(\Delay2_reg_reg[2][7]__0_n_0 ));
  CARRY4 \Delay2_reg_reg[2][7]__0_i_1 
       (.CI(\Delay2_reg_reg[2][3]__0_i_1_n_0 ),
        .CO({\Delay2_reg_reg[2][7]__0_i_1_n_0 ,\Delay2_reg_reg[2][7]__0_i_1_n_1 ,\Delay2_reg_reg[2][7]__0_i_1_n_2 ,\Delay2_reg_reg[2][7]__0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay2_reg_reg[1][7]__1_n_0 ,\Delay2_reg_reg[1][6]__1_n_0 ,\Delay2_reg_reg[1][5]__1_n_0 ,\Delay2_reg_reg[1][4]__1_n_0 }),
        .O({\Delay2_reg_reg[2][7]__0_i_1_n_4 ,\Delay2_reg_reg[2][7]__0_i_1_n_5 ,\Delay2_reg_reg[2][7]__0_i_1_n_6 ,\Delay2_reg_reg[2][7]__0_i_1_n_7 }),
        .S({\Delay2_reg[2][7]__0_i_2_n_0 ,\Delay2_reg[2][7]__0_i_3_n_0 ,\Delay2_reg[2][7]__0_i_4_n_0 ,\Delay2_reg[2][7]__0_i_5_n_0 }));
  FDCE \Delay2_reg_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg_n_0_[1][8] ),
        .Q(\Delay2_reg_reg_n_0_[2][8] ));
  FDCE \Delay2_reg_reg[2][8]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[2][11]__0_i_1_n_7 ),
        .Q(\Delay2_reg_reg[2][8]__0_n_0 ));
  FDCE \Delay2_reg_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg_n_0_[1][9] ),
        .Q(\Delay2_reg_reg_n_0_[2][9] ));
  FDCE \Delay2_reg_reg[2][9]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay2_reg_reg[2][11]__0_i_1_n_6 ),
        .Q(\Delay2_reg_reg[2][9]__0_n_0 ));
  FDCE \Delay30_out1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay29_out1[16]),
        .Q(Delay30_out1[0]));
  FDCE \Delay30_out1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay29_out1[26]),
        .Q(Delay30_out1[10]));
  FDCE \Delay30_out1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay29_out1[27]),
        .Q(Delay30_out1[11]));
  FDCE \Delay30_out1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay29_out1[28]),
        .Q(Delay30_out1[12]));
  FDCE \Delay30_out1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay29_out1[29]),
        .Q(Delay30_out1[13]));
  FDCE \Delay30_out1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay29_out1[30]),
        .Q(Delay30_out1[14]));
  FDCE \Delay30_out1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay29_out1[31]),
        .Q(Delay30_out1[15]));
  FDCE \Delay30_out1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay29_out1[17]),
        .Q(Delay30_out1[1]));
  FDCE \Delay30_out1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay29_out1[18]),
        .Q(Delay30_out1[2]));
  FDCE \Delay30_out1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay29_out1[19]),
        .Q(Delay30_out1[3]));
  FDCE \Delay30_out1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay29_out1[20]),
        .Q(Delay30_out1[4]));
  FDCE \Delay30_out1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay29_out1[21]),
        .Q(Delay30_out1[5]));
  FDCE \Delay30_out1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay29_out1[22]),
        .Q(Delay30_out1[6]));
  FDCE \Delay30_out1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay29_out1[23]),
        .Q(Delay30_out1[7]));
  FDCE \Delay30_out1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay29_out1[24]),
        .Q(Delay30_out1[8]));
  FDCE \Delay30_out1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Delay29_out1[25]),
        .Q(Delay30_out1[9]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay32_reg[0][0]_i_1 
       (.I0(cnt_1[14]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay32_reg_next[0]_9 [0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay32_reg[0][1]_i_1 
       (.I0(cnt_1[15]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay32_reg_next[0]_9 [1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay32_reg[0][2]_i_1 
       (.I0(cnt_1[16]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay32_reg_next[0]_9 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay32_reg[0][2]_i_3 
       (.I0(Sum2_add_cast[19]),
        .I1(\Delay32_reg_reg[0]_10 [5]),
        .O(\Delay32_reg[0][2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay32_reg[0][2]_i_4 
       (.I0(Sum2_add_cast[18]),
        .I1(\Delay32_reg_reg[0]_10 [4]),
        .O(\Delay32_reg[0][2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay32_reg[0][2]_i_5 
       (.I0(Sum2_add_cast[17]),
        .I1(\Delay32_reg_reg[0]_10 [3]),
        .O(\Delay32_reg[0][2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay32_reg[0][2]_i_6 
       (.I0(Sum2_add_cast[16]),
        .I1(\Delay32_reg_reg[0]_10 [2]),
        .O(\Delay32_reg[0][2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay32_reg[0][3]_i_1 
       (.I0(cnt_1[17]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay32_reg_next[0]_9 [3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay32_reg[0][4]_i_1 
       (.I0(cnt_1[18]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay32_reg_next[0]_9 [4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay32_reg[0][5]_i_1 
       (.I0(cnt_1[19]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay32_reg_next[0]_9 [5]));
  LUT3 #(
    .INIT(8'h02)) 
    \Delay32_reg[0][6]_i_1 
       (.I0(cnt_1[20]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay32_reg_next[0]_9 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay32_reg[0][6]_i_3 
       (.I0(Sum2_add_cast[20]),
        .I1(\Delay32_reg_reg[0]_10 [6]),
        .O(\Delay32_reg[0][6]_i_3_n_0 ));
  FDCE \Delay32_reg_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_next[0]_9 [0]),
        .Q(\Delay32_reg_reg[0]_10 [0]));
  FDCE \Delay32_reg_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_next[0]_9 [1]),
        .Q(\Delay32_reg_reg[0]_10 [1]));
  FDCE \Delay32_reg_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_next[0]_9 [2]),
        .Q(\Delay32_reg_reg[0]_10 [2]));
  CARRY4 \Delay32_reg_reg[0][2]_i_2 
       (.CI(\Delay5_out1_reg[13]_i_2_n_0 ),
        .CO({\Delay32_reg_reg[0][2]_i_2_n_0 ,\Delay32_reg_reg[0][2]_i_2_n_1 ,\Delay32_reg_reg[0][2]_i_2_n_2 ,\Delay32_reg_reg[0][2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Sum2_add_cast[19:16]),
        .O(cnt_1[19:16]),
        .S({\Delay32_reg[0][2]_i_3_n_0 ,\Delay32_reg[0][2]_i_4_n_0 ,\Delay32_reg[0][2]_i_5_n_0 ,\Delay32_reg[0][2]_i_6_n_0 }));
  FDCE \Delay32_reg_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_next[0]_9 [3]),
        .Q(\Delay32_reg_reg[0]_10 [3]));
  FDCE \Delay32_reg_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_next[0]_9 [4]),
        .Q(\Delay32_reg_reg[0]_10 [4]));
  FDCE \Delay32_reg_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_next[0]_9 [5]),
        .Q(\Delay32_reg_reg[0]_10 [5]));
  FDCE \Delay32_reg_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_next[0]_9 [6]),
        .Q(\Delay32_reg_reg[0]_10 [6]));
  CARRY4 \Delay32_reg_reg[0][6]_i_2 
       (.CI(\Delay32_reg_reg[0][2]_i_2_n_0 ),
        .CO(\NLW_Delay32_reg_reg[0][6]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Delay32_reg_reg[0][6]_i_2_O_UNCONNECTED [3:1],cnt_1[20]}),
        .S({1'b0,1'b0,1'b0,\Delay32_reg[0][6]_i_3_n_0 }));
  FDCE \Delay32_reg_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_reg[0]_10 [0]),
        .Q(\Delay32_reg_reg_n_0_[1][0] ));
  FDCE \Delay32_reg_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_reg[0]_10 [1]),
        .Q(\Delay32_reg_reg_n_0_[1][1] ));
  FDCE \Delay32_reg_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_reg[0]_10 [2]),
        .Q(\Delay32_reg_reg_n_0_[1][2] ));
  FDCE \Delay32_reg_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_reg[0]_10 [3]),
        .Q(\Delay32_reg_reg_n_0_[1][3] ));
  FDCE \Delay32_reg_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_reg[0]_10 [4]),
        .Q(\Delay32_reg_reg_n_0_[1][4] ));
  FDCE \Delay32_reg_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_reg[0]_10 [5]),
        .Q(\Delay32_reg_reg_n_0_[1][5] ));
  FDCE \Delay32_reg_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_reg[0]_10 [6]),
        .Q(\Delay32_reg_reg_n_0_[1][6] ));
  FDCE \Delay34_out1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [17]),
        .Q(Delay34_out1[17]));
  FDCE \Delay34_out1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [18]),
        .Q(Delay34_out1[18]));
  FDCE \Delay34_out1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [19]),
        .Q(Delay34_out1[19]));
  FDCE \Delay34_out1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [20]),
        .Q(Delay34_out1[20]));
  FDCE \Delay34_out1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [21]),
        .Q(Delay34_out1[21]));
  FDCE \Delay34_out1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [22]),
        .Q(Delay34_out1[22]));
  FDCE \Delay34_out1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [23]),
        .Q(Delay34_out1[23]));
  FDCE \Delay34_out1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [24]),
        .Q(Delay34_out1[24]));
  FDCE \Delay34_out1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [25]),
        .Q(Delay34_out1[25]));
  FDCE \Delay34_out1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [26]),
        .Q(Delay34_out1[26]));
  FDCE \Delay34_out1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [27]),
        .Q(Delay34_out1[27]));
  FDCE \Delay34_out1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [28]),
        .Q(Delay34_out1[28]));
  FDCE \Delay34_out1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [29]),
        .Q(Delay34_out1[29]));
  FDCE \Delay34_out1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [30]),
        .Q(Delay34_out1[30]));
  FDCE \Delay34_out1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay20_reg_reg[1]_2 [31]),
        .Q(Delay34_out1[31]));
  FDCE \Delay36_reg_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[0]),
        .Q(\Delay36_reg_reg[0]_4 [0]));
  FDCE \Delay36_reg_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[10]),
        .Q(\Delay36_reg_reg[0]_4 [10]));
  FDCE \Delay36_reg_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[11]),
        .Q(\Delay36_reg_reg[0]_4 [11]));
  FDCE \Delay36_reg_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[12]),
        .Q(\Delay36_reg_reg[0]_4 [12]));
  FDCE \Delay36_reg_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[13]),
        .Q(\Delay36_reg_reg[0]_4 [13]));
  FDCE \Delay36_reg_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[14]),
        .Q(\Delay36_reg_reg[0]_4 [14]));
  FDCE \Delay36_reg_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[15]),
        .Q(\Delay36_reg_reg[0]_4 [15]));
  FDCE \Delay36_reg_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[16]),
        .Q(\Delay36_reg_reg[0]_4 [16]));
  FDCE \Delay36_reg_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[17]),
        .Q(\Delay36_reg_reg[0]_4 [17]));
  FDCE \Delay36_reg_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[18]),
        .Q(\Delay36_reg_reg[0]_4 [18]));
  FDCE \Delay36_reg_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[19]),
        .Q(\Delay36_reg_reg[0]_4 [19]));
  FDCE \Delay36_reg_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[1]),
        .Q(\Delay36_reg_reg[0]_4 [1]));
  FDCE \Delay36_reg_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[20]),
        .Q(\Delay36_reg_reg[0]_4 [20]));
  FDCE \Delay36_reg_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[21]),
        .Q(\Delay36_reg_reg[0]_4 [21]));
  FDCE \Delay36_reg_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[22]),
        .Q(\Delay36_reg_reg[0]_4 [22]));
  FDCE \Delay36_reg_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[23]),
        .Q(\Delay36_reg_reg[0]_4 [23]));
  FDCE \Delay36_reg_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[24]),
        .Q(\Delay36_reg_reg[0]_4 [24]));
  FDCE \Delay36_reg_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[25]),
        .Q(\Delay36_reg_reg[0]_4 [25]));
  FDCE \Delay36_reg_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[26]),
        .Q(\Delay36_reg_reg[0]_4 [26]));
  FDCE \Delay36_reg_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[27]),
        .Q(\Delay36_reg_reg[0]_4 [27]));
  FDCE \Delay36_reg_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[28]),
        .Q(\Delay36_reg_reg[0]_4 [28]));
  FDCE \Delay36_reg_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[29]),
        .Q(\Delay36_reg_reg[0]_4 [29]));
  FDCE \Delay36_reg_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[2]),
        .Q(\Delay36_reg_reg[0]_4 [2]));
  FDCE \Delay36_reg_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[30]),
        .Q(\Delay36_reg_reg[0]_4 [30]));
  FDCE \Delay36_reg_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[31]),
        .Q(\Delay36_reg_reg[0]_4 [31]));
  FDCE \Delay36_reg_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[3]),
        .Q(\Delay36_reg_reg[0]_4 [3]));
  FDCE \Delay36_reg_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[4]),
        .Q(\Delay36_reg_reg[0]_4 [4]));
  FDCE \Delay36_reg_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[5]),
        .Q(\Delay36_reg_reg[0]_4 [5]));
  FDCE \Delay36_reg_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[6]),
        .Q(\Delay36_reg_reg[0]_4 [6]));
  FDCE \Delay36_reg_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[7]),
        .Q(\Delay36_reg_reg[0]_4 [7]));
  FDCE \Delay36_reg_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[8]),
        .Q(\Delay36_reg_reg[0]_4 [8]));
  FDCE \Delay36_reg_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Coeff_Memory_out3[9]),
        .Q(\Delay36_reg_reg[0]_4 [9]));
  FDCE \Delay36_reg_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [0]),
        .Q(\Delay36_reg_reg[1]_5 [0]));
  FDCE \Delay36_reg_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [10]),
        .Q(\Delay36_reg_reg[1]_5 [10]));
  FDCE \Delay36_reg_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [11]),
        .Q(\Delay36_reg_reg[1]_5 [11]));
  FDCE \Delay36_reg_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [12]),
        .Q(\Delay36_reg_reg[1]_5 [12]));
  FDCE \Delay36_reg_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [13]),
        .Q(\Delay36_reg_reg[1]_5 [13]));
  FDCE \Delay36_reg_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [14]),
        .Q(\Delay36_reg_reg[1]_5 [14]));
  FDCE \Delay36_reg_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [15]),
        .Q(\Delay36_reg_reg[1]_5 [15]));
  FDCE \Delay36_reg_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [16]),
        .Q(\Delay36_reg_reg[1]_5 [16]));
  FDCE \Delay36_reg_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [17]),
        .Q(\Delay36_reg_reg[1]_5 [17]));
  FDCE \Delay36_reg_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [18]),
        .Q(\Delay36_reg_reg[1]_5 [18]));
  FDCE \Delay36_reg_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [19]),
        .Q(\Delay36_reg_reg[1]_5 [19]));
  FDCE \Delay36_reg_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [1]),
        .Q(\Delay36_reg_reg[1]_5 [1]));
  FDCE \Delay36_reg_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [20]),
        .Q(\Delay36_reg_reg[1]_5 [20]));
  FDCE \Delay36_reg_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [21]),
        .Q(\Delay36_reg_reg[1]_5 [21]));
  FDCE \Delay36_reg_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [22]),
        .Q(\Delay36_reg_reg[1]_5 [22]));
  FDCE \Delay36_reg_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [23]),
        .Q(\Delay36_reg_reg[1]_5 [23]));
  FDCE \Delay36_reg_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [24]),
        .Q(\Delay36_reg_reg[1]_5 [24]));
  FDCE \Delay36_reg_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [25]),
        .Q(\Delay36_reg_reg[1]_5 [25]));
  FDCE \Delay36_reg_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [26]),
        .Q(\Delay36_reg_reg[1]_5 [26]));
  FDCE \Delay36_reg_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [27]),
        .Q(\Delay36_reg_reg[1]_5 [27]));
  FDCE \Delay36_reg_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [28]),
        .Q(\Delay36_reg_reg[1]_5 [28]));
  FDCE \Delay36_reg_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [29]),
        .Q(\Delay36_reg_reg[1]_5 [29]));
  FDCE \Delay36_reg_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [2]),
        .Q(\Delay36_reg_reg[1]_5 [2]));
  FDCE \Delay36_reg_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [30]),
        .Q(\Delay36_reg_reg[1]_5 [30]));
  FDCE \Delay36_reg_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [31]),
        .Q(\Delay36_reg_reg[1]_5 [31]));
  FDCE \Delay36_reg_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [3]),
        .Q(\Delay36_reg_reg[1]_5 [3]));
  FDCE \Delay36_reg_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [4]),
        .Q(\Delay36_reg_reg[1]_5 [4]));
  FDCE \Delay36_reg_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [5]),
        .Q(\Delay36_reg_reg[1]_5 [5]));
  FDCE \Delay36_reg_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [6]),
        .Q(\Delay36_reg_reg[1]_5 [6]));
  FDCE \Delay36_reg_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [7]),
        .Q(\Delay36_reg_reg[1]_5 [7]));
  FDCE \Delay36_reg_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [8]),
        .Q(\Delay36_reg_reg[1]_5 [8]));
  FDCE \Delay36_reg_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[0]_4 [9]),
        .Q(\Delay36_reg_reg[1]_5 [9]));
  FDCE \Delay36_reg_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [0]),
        .Q(\Delay36_reg_reg[2]_6 [0]));
  FDCE \Delay36_reg_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [10]),
        .Q(\Delay36_reg_reg[2]_6 [10]));
  FDCE \Delay36_reg_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [11]),
        .Q(\Delay36_reg_reg[2]_6 [11]));
  FDCE \Delay36_reg_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [12]),
        .Q(\Delay36_reg_reg[2]_6 [12]));
  FDCE \Delay36_reg_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [13]),
        .Q(\Delay36_reg_reg[2]_6 [13]));
  FDCE \Delay36_reg_reg[2][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [14]),
        .Q(\Delay36_reg_reg[2]_6 [14]));
  FDCE \Delay36_reg_reg[2][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [15]),
        .Q(\Delay36_reg_reg[2]_6 [15]));
  FDCE \Delay36_reg_reg[2][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [16]),
        .Q(\Delay36_reg_reg[2]_6 [16]));
  FDCE \Delay36_reg_reg[2][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [17]),
        .Q(\Delay36_reg_reg[2]_6 [17]));
  FDCE \Delay36_reg_reg[2][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [18]),
        .Q(\Delay36_reg_reg[2]_6 [18]));
  FDCE \Delay36_reg_reg[2][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [19]),
        .Q(\Delay36_reg_reg[2]_6 [19]));
  FDCE \Delay36_reg_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [1]),
        .Q(\Delay36_reg_reg[2]_6 [1]));
  FDCE \Delay36_reg_reg[2][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [20]),
        .Q(\Delay36_reg_reg[2]_6 [20]));
  FDCE \Delay36_reg_reg[2][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [21]),
        .Q(\Delay36_reg_reg[2]_6 [21]));
  FDCE \Delay36_reg_reg[2][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [22]),
        .Q(\Delay36_reg_reg[2]_6 [22]));
  FDCE \Delay36_reg_reg[2][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [23]),
        .Q(\Delay36_reg_reg[2]_6 [23]));
  FDCE \Delay36_reg_reg[2][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [24]),
        .Q(\Delay36_reg_reg[2]_6 [24]));
  FDCE \Delay36_reg_reg[2][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [25]),
        .Q(\Delay36_reg_reg[2]_6 [25]));
  FDCE \Delay36_reg_reg[2][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [26]),
        .Q(\Delay36_reg_reg[2]_6 [26]));
  FDCE \Delay36_reg_reg[2][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [27]),
        .Q(\Delay36_reg_reg[2]_6 [27]));
  FDCE \Delay36_reg_reg[2][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [28]),
        .Q(\Delay36_reg_reg[2]_6 [28]));
  FDCE \Delay36_reg_reg[2][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [29]),
        .Q(\Delay36_reg_reg[2]_6 [29]));
  FDCE \Delay36_reg_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [2]),
        .Q(\Delay36_reg_reg[2]_6 [2]));
  FDCE \Delay36_reg_reg[2][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [30]),
        .Q(\Delay36_reg_reg[2]_6 [30]));
  FDCE \Delay36_reg_reg[2][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [31]),
        .Q(\Delay36_reg_reg[2]_6 [31]));
  FDCE \Delay36_reg_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [3]),
        .Q(\Delay36_reg_reg[2]_6 [3]));
  FDCE \Delay36_reg_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [4]),
        .Q(\Delay36_reg_reg[2]_6 [4]));
  FDCE \Delay36_reg_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [5]),
        .Q(\Delay36_reg_reg[2]_6 [5]));
  FDCE \Delay36_reg_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [6]),
        .Q(\Delay36_reg_reg[2]_6 [6]));
  FDCE \Delay36_reg_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [7]),
        .Q(\Delay36_reg_reg[2]_6 [7]));
  FDCE \Delay36_reg_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [8]),
        .Q(\Delay36_reg_reg[2]_6 [8]));
  FDCE \Delay36_reg_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay36_reg_reg[1]_5 [9]),
        .Q(\Delay36_reg_reg[2]_6 [9]));
  FDCE \Delay3_out1_reg[10]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C1_dt_2_mul_temp__0_n_95),
        .Q(\Delay3_out1_reg[10]__1_n_0 ));
  FDCE \Delay3_out1_reg[11]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C1_dt_2_mul_temp__0_n_94),
        .Q(\Delay3_out1_reg[11]__1_n_0 ));
  FDCE \Delay3_out1_reg[12]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C1_dt_2_mul_temp__0_n_93),
        .Q(\Delay3_out1_reg[12]__1_n_0 ));
  FDCE \Delay3_out1_reg[13]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C1_dt_2_mul_temp__0_n_92),
        .Q(\Delay3_out1_reg[13]__1_n_0 ));
  FDCE \Delay3_out1_reg[14]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C1_dt_2_mul_temp__0_n_91),
        .Q(\Delay3_out1_reg[14]__1_n_0 ));
  FDCE \Delay3_out1_reg[15]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C1_dt_2_mul_temp__0_n_90),
        .Q(\Delay3_out1_reg[15]__1_n_0 ));
  FDCE \Delay3_out1_reg[16]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C1_dt_2_mul_temp__0_n_89),
        .Q(\Delay3_out1_reg[16]__1_n_0 ));
  FDCE \Delay3_out1_reg[2]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C1_dt_2_mul_temp__0_n_103),
        .Q(\Delay3_out1_reg[2]__1_n_0 ));
  FDCE \Delay3_out1_reg[3]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C1_dt_2_mul_temp__0_n_102),
        .Q(\Delay3_out1_reg[3]__1_n_0 ));
  FDCE \Delay3_out1_reg[4]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C1_dt_2_mul_temp__0_n_101),
        .Q(\Delay3_out1_reg[4]__1_n_0 ));
  FDCE \Delay3_out1_reg[5]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C1_dt_2_mul_temp__0_n_100),
        .Q(\Delay3_out1_reg[5]__1_n_0 ));
  FDCE \Delay3_out1_reg[6]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C1_dt_2_mul_temp__0_n_99),
        .Q(\Delay3_out1_reg[6]__1_n_0 ));
  FDCE \Delay3_out1_reg[7]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C1_dt_2_mul_temp__0_n_98),
        .Q(\Delay3_out1_reg[7]__1_n_0 ));
  FDCE \Delay3_out1_reg[8]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C1_dt_2_mul_temp__0_n_97),
        .Q(\Delay3_out1_reg[8]__1_n_0 ));
  FDCE \Delay3_out1_reg[9]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C1_dt_2_mul_temp__0_n_96),
        .Q(\Delay3_out1_reg[9]__1_n_0 ));
  FDCE \Delay4_out1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_reg_n_0_[1][0] ),
        .Q(Delay4_out1[0]));
  FDCE \Delay4_out1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_reg_n_0_[1][1] ),
        .Q(Delay4_out1[1]));
  FDCE \Delay4_out1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_reg_n_0_[1][2] ),
        .Q(Delay4_out1[2]));
  FDCE \Delay4_out1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_reg_n_0_[1][3] ),
        .Q(Delay4_out1[3]));
  FDCE \Delay4_out1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_reg_n_0_[1][4] ),
        .Q(Delay4_out1[4]));
  FDCE \Delay4_out1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_reg_n_0_[1][5] ),
        .Q(Delay4_out1[5]));
  FDCE \Delay4_out1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay32_reg_reg_n_0_[1][6] ),
        .Q(Delay4_out1[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay5_out1[0]_i_1 
       (.I0(cnt_1[0]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay5_out1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay5_out1[10]_i_1 
       (.I0(cnt_1[10]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay5_out1[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay5_out1[11]_i_1 
       (.I0(cnt_1[11]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay5_out1[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_out1[11]_i_3 
       (.I0(Sum2_add_cast[11]),
        .I1(Delay5_out1[11]),
        .O(\Delay5_out1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_out1[11]_i_4 
       (.I0(Sum2_add_cast[10]),
        .I1(Delay5_out1[10]),
        .O(\Delay5_out1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_out1[11]_i_5 
       (.I0(Sum2_add_cast[9]),
        .I1(Delay5_out1[9]),
        .O(\Delay5_out1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_out1[11]_i_6 
       (.I0(Sum2_add_cast[8]),
        .I1(Delay5_out1[8]),
        .O(\Delay5_out1[11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay5_out1[12]_i_1 
       (.I0(cnt_1[12]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay5_out1[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay5_out1[13]_i_1 
       (.I0(cnt_1[13]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay5_out1[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_out1[13]_i_3 
       (.I0(Sum2_add_cast[15]),
        .I1(\Delay32_reg_reg[0]_10 [1]),
        .O(\Delay5_out1[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_out1[13]_i_4 
       (.I0(Sum2_add_cast[14]),
        .I1(\Delay32_reg_reg[0]_10 [0]),
        .O(\Delay5_out1[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_out1[13]_i_5 
       (.I0(Sum2_add_cast[13]),
        .I1(Delay5_out1[13]),
        .O(\Delay5_out1[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_out1[13]_i_6 
       (.I0(Sum2_add_cast[12]),
        .I1(Delay5_out1[12]),
        .O(\Delay5_out1[13]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay5_out1[1]_i_1 
       (.I0(cnt_1[1]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay5_out1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay5_out1[2]_i_1 
       (.I0(cnt_1[2]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay5_out1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay5_out1[3]_i_1 
       (.I0(cnt_1[3]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay5_out1[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_out1[3]_i_3 
       (.I0(Sum2_add_cast[3]),
        .I1(Delay5_out1[3]),
        .O(\Delay5_out1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_out1[3]_i_4 
       (.I0(Sum2_add_cast[2]),
        .I1(Delay5_out1[2]),
        .O(\Delay5_out1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_out1[3]_i_5 
       (.I0(Sum2_add_cast[1]),
        .I1(Delay5_out1[1]),
        .O(\Delay5_out1[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay5_out1[4]_i_1 
       (.I0(cnt_1[4]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay5_out1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay5_out1[5]_i_1 
       (.I0(cnt_1[5]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay5_out1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay5_out1[6]_i_1 
       (.I0(cnt_1[6]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay5_out1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay5_out1[7]_i_1 
       (.I0(cnt_1[7]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay5_out1[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_out1[7]_i_3 
       (.I0(Sum2_add_cast[7]),
        .I1(Delay5_out1[7]),
        .O(\Delay5_out1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_out1[7]_i_4 
       (.I0(Sum2_add_cast[6]),
        .I1(Delay5_out1[6]),
        .O(\Delay5_out1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_out1[7]_i_5 
       (.I0(Sum2_add_cast[5]),
        .I1(Delay5_out1[5]),
        .O(\Delay5_out1[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_out1[7]_i_6 
       (.I0(Sum2_add_cast[4]),
        .I1(Delay5_out1[4]),
        .O(\Delay5_out1[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay5_out1[8]_i_1 
       (.I0(cnt_1[8]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay5_out1[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Delay5_out1[9]_i_1 
       (.I0(cnt_1[9]),
        .I1(Delay22_out1),
        .I2(Delay23_out1),
        .O(\Delay5_out1[9]_i_1_n_0 ));
  FDCE \Delay5_out1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay5_out1[0]_i_1_n_0 ),
        .Q(Delay5_out1[0]));
  FDCE \Delay5_out1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay5_out1[10]_i_1_n_0 ),
        .Q(Delay5_out1[10]));
  FDCE \Delay5_out1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay5_out1[11]_i_1_n_0 ),
        .Q(Delay5_out1[11]));
  CARRY4 \Delay5_out1_reg[11]_i_2 
       (.CI(\Delay5_out1_reg[7]_i_2_n_0 ),
        .CO({\Delay5_out1_reg[11]_i_2_n_0 ,\Delay5_out1_reg[11]_i_2_n_1 ,\Delay5_out1_reg[11]_i_2_n_2 ,\Delay5_out1_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Sum2_add_cast[11:8]),
        .O(cnt_1[11:8]),
        .S({\Delay5_out1[11]_i_3_n_0 ,\Delay5_out1[11]_i_4_n_0 ,\Delay5_out1[11]_i_5_n_0 ,\Delay5_out1[11]_i_6_n_0 }));
  FDCE \Delay5_out1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay5_out1[12]_i_1_n_0 ),
        .Q(Delay5_out1[12]));
  FDCE \Delay5_out1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay5_out1[13]_i_1_n_0 ),
        .Q(Delay5_out1[13]));
  CARRY4 \Delay5_out1_reg[13]_i_2 
       (.CI(\Delay5_out1_reg[11]_i_2_n_0 ),
        .CO({\Delay5_out1_reg[13]_i_2_n_0 ,\Delay5_out1_reg[13]_i_2_n_1 ,\Delay5_out1_reg[13]_i_2_n_2 ,\Delay5_out1_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Sum2_add_cast[15:12]),
        .O(cnt_1[15:12]),
        .S({\Delay5_out1[13]_i_3_n_0 ,\Delay5_out1[13]_i_4_n_0 ,\Delay5_out1[13]_i_5_n_0 ,\Delay5_out1[13]_i_6_n_0 }));
  FDCE \Delay5_out1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay5_out1[1]_i_1_n_0 ),
        .Q(Delay5_out1[1]));
  FDCE \Delay5_out1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay5_out1[2]_i_1_n_0 ),
        .Q(Delay5_out1[2]));
  FDCE \Delay5_out1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay5_out1[3]_i_1_n_0 ),
        .Q(Delay5_out1[3]));
  CARRY4 \Delay5_out1_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\Delay5_out1_reg[3]_i_2_n_0 ,\Delay5_out1_reg[3]_i_2_n_1 ,\Delay5_out1_reg[3]_i_2_n_2 ,\Delay5_out1_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Sum2_add_cast[3:1],1'b0}),
        .O(cnt_1[3:0]),
        .S({\Delay5_out1[3]_i_3_n_0 ,\Delay5_out1[3]_i_4_n_0 ,\Delay5_out1[3]_i_5_n_0 ,Delay5_out1[0]}));
  FDCE \Delay5_out1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay5_out1[4]_i_1_n_0 ),
        .Q(Delay5_out1[4]));
  FDCE \Delay5_out1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay5_out1[5]_i_1_n_0 ),
        .Q(Delay5_out1[5]));
  FDCE \Delay5_out1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay5_out1[6]_i_1_n_0 ),
        .Q(Delay5_out1[6]));
  FDCE \Delay5_out1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay5_out1[7]_i_1_n_0 ),
        .Q(Delay5_out1[7]));
  CARRY4 \Delay5_out1_reg[7]_i_2 
       (.CI(\Delay5_out1_reg[3]_i_2_n_0 ),
        .CO({\Delay5_out1_reg[7]_i_2_n_0 ,\Delay5_out1_reg[7]_i_2_n_1 ,\Delay5_out1_reg[7]_i_2_n_2 ,\Delay5_out1_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Sum2_add_cast[7:4]),
        .O(cnt_1[7:4]),
        .S({\Delay5_out1[7]_i_3_n_0 ,\Delay5_out1[7]_i_4_n_0 ,\Delay5_out1[7]_i_5_n_0 ,\Delay5_out1[7]_i_6_n_0 }));
  FDCE \Delay5_out1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay5_out1[8]_i_1_n_0 ),
        .Q(Delay5_out1[8]));
  FDCE \Delay5_out1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Delay5_out1[9]_i_1_n_0 ),
        .Q(Delay5_out1[9]));
  FDCE \Delay8_out1_reg[10]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C2_dt_3_mul_temp__0_n_95),
        .Q(\Delay8_out1_reg[10]__1_n_0 ));
  FDCE \Delay8_out1_reg[11]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C2_dt_3_mul_temp__0_n_94),
        .Q(\Delay8_out1_reg[11]__1_n_0 ));
  FDCE \Delay8_out1_reg[12]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C2_dt_3_mul_temp__0_n_93),
        .Q(\Delay8_out1_reg[12]__1_n_0 ));
  FDCE \Delay8_out1_reg[13]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C2_dt_3_mul_temp__0_n_92),
        .Q(\Delay8_out1_reg[13]__1_n_0 ));
  FDCE \Delay8_out1_reg[14]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C2_dt_3_mul_temp__0_n_91),
        .Q(\Delay8_out1_reg[14]__1_n_0 ));
  FDCE \Delay8_out1_reg[15]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C2_dt_3_mul_temp__0_n_90),
        .Q(\Delay8_out1_reg[15]__1_n_0 ));
  FDCE \Delay8_out1_reg[16]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C2_dt_3_mul_temp__0_n_89),
        .Q(\Delay8_out1_reg[16]__1_n_0 ));
  FDCE \Delay8_out1_reg[2]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C2_dt_3_mul_temp__0_n_103),
        .Q(\Delay8_out1_reg[2]__1_n_0 ));
  FDCE \Delay8_out1_reg[3]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C2_dt_3_mul_temp__0_n_102),
        .Q(\Delay8_out1_reg[3]__1_n_0 ));
  FDCE \Delay8_out1_reg[4]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C2_dt_3_mul_temp__0_n_101),
        .Q(\Delay8_out1_reg[4]__1_n_0 ));
  FDCE \Delay8_out1_reg[5]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C2_dt_3_mul_temp__0_n_100),
        .Q(\Delay8_out1_reg[5]__1_n_0 ));
  FDCE \Delay8_out1_reg[6]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C2_dt_3_mul_temp__0_n_99),
        .Q(\Delay8_out1_reg[6]__1_n_0 ));
  FDCE \Delay8_out1_reg[7]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C2_dt_3_mul_temp__0_n_98),
        .Q(\Delay8_out1_reg[7]__1_n_0 ));
  FDCE \Delay8_out1_reg[8]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C2_dt_3_mul_temp__0_n_97),
        .Q(\Delay8_out1_reg[8]__1_n_0 ));
  FDCE \Delay8_out1_reg[9]__1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(C2_dt_3_mul_temp__0_n_96),
        .Q(\Delay8_out1_reg[9]__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[11]_i_10 
       (.I0(\Delay8_out1_reg[12]__1_n_0 ),
        .I1(\Delay2_reg_reg_n_0_[2][12] ),
        .I2(\Delay3_out1_reg[12]__1_n_0 ),
        .O(\Delay9_out1[11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[11]_i_11 
       (.I0(\Delay8_out1_reg[11]__1_n_0 ),
        .I1(\Delay2_reg_reg_n_0_[2][11] ),
        .I2(\Delay3_out1_reg[11]__1_n_0 ),
        .O(\Delay9_out1[11]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[11]_i_12 
       (.I0(\Delay8_out1_reg[10]__1_n_0 ),
        .I1(\Delay2_reg_reg_n_0_[2][10] ),
        .I2(\Delay3_out1_reg[10]__1_n_0 ),
        .O(\Delay9_out1[11]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[11]_i_13 
       (.I0(\Delay8_out1_reg[9]__1_n_0 ),
        .I1(\Delay2_reg_reg_n_0_[2][9] ),
        .I2(\Delay3_out1_reg[9]__1_n_0 ),
        .O(\Delay9_out1[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[11]_i_2 
       (.I0(\Delay1_reg_reg[3]_0 [10]),
        .I1(\Delay9_out1[11]_i_10_n_0 ),
        .I2(\Delay8_out1_reg[11]__1_n_0 ),
        .I3(\Delay3_out1_reg[11]__1_n_0 ),
        .I4(\Delay2_reg_reg_n_0_[2][11] ),
        .O(\Delay9_out1[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[11]_i_3 
       (.I0(\Delay1_reg_reg[3]_0 [9]),
        .I1(\Delay9_out1[11]_i_11_n_0 ),
        .I2(\Delay8_out1_reg[10]__1_n_0 ),
        .I3(\Delay3_out1_reg[10]__1_n_0 ),
        .I4(\Delay2_reg_reg_n_0_[2][10] ),
        .O(\Delay9_out1[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[11]_i_4 
       (.I0(\Delay1_reg_reg[3]_0 [8]),
        .I1(\Delay9_out1[11]_i_12_n_0 ),
        .I2(\Delay8_out1_reg[9]__1_n_0 ),
        .I3(\Delay3_out1_reg[9]__1_n_0 ),
        .I4(\Delay2_reg_reg_n_0_[2][9] ),
        .O(\Delay9_out1[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[11]_i_5 
       (.I0(\Delay1_reg_reg[3]_0 [7]),
        .I1(\Delay9_out1[11]_i_13_n_0 ),
        .I2(\Delay8_out1_reg[8]__1_n_0 ),
        .I3(\Delay3_out1_reg[8]__1_n_0 ),
        .I4(\Delay2_reg_reg_n_0_[2][8] ),
        .O(\Delay9_out1[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[11]_i_6 
       (.I0(\Delay9_out1[11]_i_2_n_0 ),
        .I1(\Delay9_out1[15]_i_13_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [11]),
        .I3(\Delay2_reg_reg_n_0_[2][12] ),
        .I4(\Delay3_out1_reg[12]__1_n_0 ),
        .I5(\Delay8_out1_reg[12]__1_n_0 ),
        .O(\Delay9_out1[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[11]_i_7 
       (.I0(\Delay9_out1[11]_i_3_n_0 ),
        .I1(\Delay9_out1[11]_i_10_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [10]),
        .I3(\Delay2_reg_reg_n_0_[2][11] ),
        .I4(\Delay3_out1_reg[11]__1_n_0 ),
        .I5(\Delay8_out1_reg[11]__1_n_0 ),
        .O(\Delay9_out1[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[11]_i_8 
       (.I0(\Delay9_out1[11]_i_4_n_0 ),
        .I1(\Delay9_out1[11]_i_11_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [9]),
        .I3(\Delay2_reg_reg_n_0_[2][10] ),
        .I4(\Delay3_out1_reg[10]__1_n_0 ),
        .I5(\Delay8_out1_reg[10]__1_n_0 ),
        .O(\Delay9_out1[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[11]_i_9 
       (.I0(\Delay9_out1[11]_i_5_n_0 ),
        .I1(\Delay9_out1[11]_i_12_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [8]),
        .I3(\Delay2_reg_reg_n_0_[2][9] ),
        .I4(\Delay3_out1_reg[9]__1_n_0 ),
        .I5(\Delay8_out1_reg[9]__1_n_0 ),
        .O(\Delay9_out1[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Delay9_out1[15]_i_10 
       (.I0(\Delay2_reg_reg_n_0_[2][15] ),
        .I1(\Delay3_out1_reg[15]__1_n_0 ),
        .I2(\Delay8_out1_reg[15]__1_n_0 ),
        .O(\Delay9_out1[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[15]_i_11 
       (.I0(\Delay8_out1_reg[15]__1_n_0 ),
        .I1(\Delay2_reg_reg_n_0_[2][15] ),
        .I2(\Delay3_out1_reg[15]__1_n_0 ),
        .O(\Delay9_out1[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[15]_i_12 
       (.I0(\Delay8_out1_reg[14]__1_n_0 ),
        .I1(\Delay2_reg_reg_n_0_[2][14] ),
        .I2(\Delay3_out1_reg[14]__1_n_0 ),
        .O(\Delay9_out1[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[15]_i_13 
       (.I0(\Delay8_out1_reg[13]__1_n_0 ),
        .I1(\Delay2_reg_reg_n_0_[2][13] ),
        .I2(\Delay3_out1_reg[13]__1_n_0 ),
        .O(\Delay9_out1[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \Delay9_out1[15]_i_2 
       (.I0(\Delay1_reg_reg[3]_0 [14]),
        .I1(\Delay9_out1_reg[19]_i_12_n_7 ),
        .I2(\Delay2_reg_reg_n_0_[2][16] ),
        .I3(RESIZE1_in[14]),
        .I4(\Delay9_out1[15]_i_10_n_0 ),
        .O(\Delay9_out1[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[15]_i_3 
       (.I0(\Delay1_reg_reg[3]_0 [13]),
        .I1(\Delay9_out1[15]_i_11_n_0 ),
        .I2(\Delay8_out1_reg[14]__1_n_0 ),
        .I3(\Delay3_out1_reg[14]__1_n_0 ),
        .I4(\Delay2_reg_reg_n_0_[2][14] ),
        .O(\Delay9_out1[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[15]_i_4 
       (.I0(\Delay1_reg_reg[3]_0 [12]),
        .I1(\Delay9_out1[15]_i_12_n_0 ),
        .I2(\Delay8_out1_reg[13]__1_n_0 ),
        .I3(\Delay3_out1_reg[13]__1_n_0 ),
        .I4(\Delay2_reg_reg_n_0_[2][13] ),
        .O(\Delay9_out1[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[15]_i_5 
       (.I0(\Delay1_reg_reg[3]_0 [11]),
        .I1(\Delay9_out1[15]_i_13_n_0 ),
        .I2(\Delay8_out1_reg[12]__1_n_0 ),
        .I3(\Delay3_out1_reg[12]__1_n_0 ),
        .I4(\Delay2_reg_reg_n_0_[2][12] ),
        .O(\Delay9_out1[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[15]_i_6 
       (.I0(\Delay9_out1[15]_i_2_n_0 ),
        .I1(\Delay9_out1[19]_i_15_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [15]),
        .I3(\Delay2_reg_reg_n_0_[2][16] ),
        .I4(\Delay9_out1_reg[19]_i_12_n_7 ),
        .I5(RESIZE1_in[14]),
        .O(\Delay9_out1[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \Delay9_out1[15]_i_7 
       (.I0(\Delay9_out1[15]_i_3_n_0 ),
        .I1(\Delay9_out1_reg[19]_i_12_n_7 ),
        .I2(\Delay2_reg_reg_n_0_[2][16] ),
        .I3(RESIZE1_in[14]),
        .I4(\Delay1_reg_reg[3]_0 [14]),
        .I5(\Delay9_out1[15]_i_10_n_0 ),
        .O(\Delay9_out1[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[15]_i_8 
       (.I0(\Delay9_out1[15]_i_4_n_0 ),
        .I1(\Delay9_out1[15]_i_11_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [13]),
        .I3(\Delay2_reg_reg_n_0_[2][14] ),
        .I4(\Delay3_out1_reg[14]__1_n_0 ),
        .I5(\Delay8_out1_reg[14]__1_n_0 ),
        .O(\Delay9_out1[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[15]_i_9 
       (.I0(\Delay9_out1[15]_i_5_n_0 ),
        .I1(\Delay9_out1[15]_i_12_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [12]),
        .I3(\Delay2_reg_reg_n_0_[2][13] ),
        .I4(\Delay3_out1_reg[13]__1_n_0 ),
        .I5(\Delay8_out1_reg[13]__1_n_0 ),
        .O(\Delay9_out1[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[19]_i_10 
       (.I0(RESIZE1_in[18]),
        .I1(\Delay2_reg_reg[2][3]__0_n_0 ),
        .I2(\Delay9_out1_reg[23]_i_12_n_7 ),
        .O(\Delay9_out1[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[19]_i_13 
       (.I0(RESIZE1_in[17]),
        .I1(\Delay2_reg_reg[2][2]__0_n_0 ),
        .I2(\Delay9_out1_reg[19]_i_12_n_4 ),
        .O(\Delay9_out1[19]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[19]_i_14 
       (.I0(RESIZE1_in[16]),
        .I1(\Delay2_reg_reg[2][1]__0_n_0 ),
        .I2(\Delay9_out1_reg[19]_i_12_n_5 ),
        .O(\Delay9_out1[19]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[19]_i_15 
       (.I0(RESIZE1_in[15]),
        .I1(\Delay2_reg_reg[2][0]__0_n_0 ),
        .I2(\Delay9_out1_reg[19]_i_12_n_6 ),
        .O(\Delay9_out1[19]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[19]_i_16 
       (.I0(C2_dt_3_mul_temp__1_n_103),
        .I1(\Delay9_out1_reg[19]_i_11_0 ),
        .O(\Delay9_out1[19]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[19]_i_17 
       (.I0(C2_dt_3_mul_temp__1_n_104),
        .I1(\Delay9_out1_reg[19]_i_11_0 ),
        .O(\Delay9_out1[19]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[19]_i_18 
       (.I0(C2_dt_3_mul_temp__1_n_105),
        .I1(\Delay9_out1_reg[19]_i_11_0 ),
        .O(\Delay9_out1[19]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[19]_i_19 
       (.I0(\Delay9_out1_reg[19]_i_11_0 ),
        .I1(C2_dt_3_mul_temp__1_n_103),
        .I2(\Delay9_out1_reg[19]_i_11_1 ),
        .I3(C2_dt_3_mul_temp_n_103),
        .O(\Delay9_out1[19]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[19]_i_2 
       (.I0(\Delay1_reg_reg[3]_0 [18]),
        .I1(\Delay9_out1[19]_i_10_n_0 ),
        .I2(RESIZE1_in[17]),
        .I3(\Delay9_out1_reg[19]_i_12_n_4 ),
        .I4(\Delay2_reg_reg[2][2]__0_n_0 ),
        .O(\Delay9_out1[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[19]_i_20 
       (.I0(\Delay9_out1_reg[19]_i_11_0 ),
        .I1(C2_dt_3_mul_temp__1_n_104),
        .I2(\Delay9_out1_reg[19]_i_11_1 ),
        .I3(C2_dt_3_mul_temp_n_104),
        .O(\Delay9_out1[19]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[19]_i_21 
       (.I0(\Delay9_out1_reg[19]_i_11_0 ),
        .I1(C2_dt_3_mul_temp__1_n_105),
        .I2(\Delay9_out1_reg[19]_i_11_1 ),
        .I3(C2_dt_3_mul_temp_n_105),
        .O(\Delay9_out1[19]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[19]_i_22 
       (.I0(C1_dt_2_mul_temp__1_n_103),
        .I1(\Delay9_out1_reg[19]_i_12_0 ),
        .O(\Delay9_out1[19]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[19]_i_23 
       (.I0(C1_dt_2_mul_temp__1_n_104),
        .I1(\Delay9_out1_reg[19]_i_12_0 ),
        .O(\Delay9_out1[19]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[19]_i_24 
       (.I0(C1_dt_2_mul_temp__1_n_105),
        .I1(\Delay9_out1_reg[19]_i_12_0 ),
        .O(\Delay9_out1[19]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[19]_i_25 
       (.I0(\Delay9_out1_reg[19]_i_12_0 ),
        .I1(C1_dt_2_mul_temp__1_n_103),
        .I2(\Delay9_out1_reg[19]_i_12_1 ),
        .I3(C1_dt_2_mul_temp_n_103),
        .O(\Delay9_out1[19]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[19]_i_26 
       (.I0(\Delay9_out1_reg[19]_i_12_0 ),
        .I1(C1_dt_2_mul_temp__1_n_104),
        .I2(\Delay9_out1_reg[19]_i_12_1 ),
        .I3(C1_dt_2_mul_temp_n_104),
        .O(\Delay9_out1[19]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[19]_i_27 
       (.I0(\Delay9_out1_reg[19]_i_12_0 ),
        .I1(C1_dt_2_mul_temp__1_n_105),
        .I2(\Delay9_out1_reg[19]_i_12_1 ),
        .I3(C1_dt_2_mul_temp_n_105),
        .O(\Delay9_out1[19]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[19]_i_3 
       (.I0(\Delay1_reg_reg[3]_0 [17]),
        .I1(\Delay9_out1[19]_i_13_n_0 ),
        .I2(RESIZE1_in[16]),
        .I3(\Delay9_out1_reg[19]_i_12_n_5 ),
        .I4(\Delay2_reg_reg[2][1]__0_n_0 ),
        .O(\Delay9_out1[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[19]_i_4 
       (.I0(\Delay1_reg_reg[3]_0 [16]),
        .I1(\Delay9_out1[19]_i_14_n_0 ),
        .I2(RESIZE1_in[15]),
        .I3(\Delay9_out1_reg[19]_i_12_n_6 ),
        .I4(\Delay2_reg_reg[2][0]__0_n_0 ),
        .O(\Delay9_out1[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[19]_i_5 
       (.I0(\Delay1_reg_reg[3]_0 [15]),
        .I1(\Delay9_out1[19]_i_15_n_0 ),
        .I2(RESIZE1_in[14]),
        .I3(\Delay9_out1_reg[19]_i_12_n_7 ),
        .I4(\Delay2_reg_reg_n_0_[2][16] ),
        .O(\Delay9_out1[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[19]_i_6 
       (.I0(\Delay9_out1[19]_i_2_n_0 ),
        .I1(\Delay9_out1[23]_i_15_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [19]),
        .I3(\Delay2_reg_reg[2][3]__0_n_0 ),
        .I4(\Delay9_out1_reg[23]_i_12_n_7 ),
        .I5(RESIZE1_in[18]),
        .O(\Delay9_out1[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[19]_i_7 
       (.I0(\Delay9_out1[19]_i_3_n_0 ),
        .I1(\Delay9_out1[19]_i_10_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [18]),
        .I3(\Delay2_reg_reg[2][2]__0_n_0 ),
        .I4(\Delay9_out1_reg[19]_i_12_n_4 ),
        .I5(RESIZE1_in[17]),
        .O(\Delay9_out1[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[19]_i_8 
       (.I0(\Delay9_out1[19]_i_4_n_0 ),
        .I1(\Delay9_out1[19]_i_13_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [17]),
        .I3(\Delay2_reg_reg[2][1]__0_n_0 ),
        .I4(\Delay9_out1_reg[19]_i_12_n_5 ),
        .I5(RESIZE1_in[16]),
        .O(\Delay9_out1[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[19]_i_9 
       (.I0(\Delay9_out1[19]_i_5_n_0 ),
        .I1(\Delay9_out1[19]_i_14_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [16]),
        .I3(\Delay2_reg_reg[2][0]__0_n_0 ),
        .I4(\Delay9_out1_reg[19]_i_12_n_6 ),
        .I5(RESIZE1_in[15]),
        .O(\Delay9_out1[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[23]_i_10 
       (.I0(RESIZE1_in[22]),
        .I1(\Delay2_reg_reg[2][7]__0_n_0 ),
        .I2(\Delay9_out1_reg[27]_i_12_n_7 ),
        .O(\Delay9_out1[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[23]_i_13 
       (.I0(RESIZE1_in[21]),
        .I1(\Delay2_reg_reg[2][6]__0_n_0 ),
        .I2(\Delay9_out1_reg[23]_i_12_n_4 ),
        .O(\Delay9_out1[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[23]_i_14 
       (.I0(RESIZE1_in[20]),
        .I1(\Delay2_reg_reg[2][5]__0_n_0 ),
        .I2(\Delay9_out1_reg[23]_i_12_n_5 ),
        .O(\Delay9_out1[23]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[23]_i_15 
       (.I0(RESIZE1_in[19]),
        .I1(\Delay2_reg_reg[2][4]__0_n_0 ),
        .I2(\Delay9_out1_reg[23]_i_12_n_6 ),
        .O(\Delay9_out1[23]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[23]_i_16 
       (.I0(C2_dt_3_mul_temp__1_n_99),
        .I1(\Delay9_out1_reg[19]_i_11_0 ),
        .O(\Delay9_out1[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[23]_i_17 
       (.I0(C2_dt_3_mul_temp__1_n_100),
        .I1(\Delay9_out1_reg[19]_i_11_0 ),
        .O(\Delay9_out1[23]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[23]_i_18 
       (.I0(C2_dt_3_mul_temp__1_n_101),
        .I1(\Delay9_out1_reg[19]_i_11_0 ),
        .O(\Delay9_out1[23]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[23]_i_19 
       (.I0(C2_dt_3_mul_temp__1_n_102),
        .I1(\Delay9_out1_reg[19]_i_11_0 ),
        .O(\Delay9_out1[23]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[23]_i_2 
       (.I0(\Delay1_reg_reg[3]_0 [22]),
        .I1(\Delay9_out1[23]_i_10_n_0 ),
        .I2(RESIZE1_in[21]),
        .I3(\Delay9_out1_reg[23]_i_12_n_4 ),
        .I4(\Delay2_reg_reg[2][6]__0_n_0 ),
        .O(\Delay9_out1[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[23]_i_20 
       (.I0(\Delay9_out1_reg[19]_i_11_0 ),
        .I1(C2_dt_3_mul_temp__1_n_99),
        .I2(\Delay9_out1_reg[19]_i_11_1 ),
        .I3(C2_dt_3_mul_temp_n_99),
        .O(\Delay9_out1[23]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[23]_i_21 
       (.I0(\Delay9_out1_reg[19]_i_11_0 ),
        .I1(C2_dt_3_mul_temp__1_n_100),
        .I2(\Delay9_out1_reg[19]_i_11_1 ),
        .I3(C2_dt_3_mul_temp_n_100),
        .O(\Delay9_out1[23]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[23]_i_22 
       (.I0(\Delay9_out1_reg[19]_i_11_0 ),
        .I1(C2_dt_3_mul_temp__1_n_101),
        .I2(\Delay9_out1_reg[19]_i_11_1 ),
        .I3(C2_dt_3_mul_temp_n_101),
        .O(\Delay9_out1[23]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[23]_i_23 
       (.I0(\Delay9_out1_reg[19]_i_11_0 ),
        .I1(C2_dt_3_mul_temp__1_n_102),
        .I2(\Delay9_out1_reg[19]_i_11_1 ),
        .I3(C2_dt_3_mul_temp_n_102),
        .O(\Delay9_out1[23]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[23]_i_24 
       (.I0(C1_dt_2_mul_temp__1_n_99),
        .I1(\Delay9_out1_reg[19]_i_12_0 ),
        .O(\Delay9_out1[23]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[23]_i_25 
       (.I0(C1_dt_2_mul_temp__1_n_100),
        .I1(\Delay9_out1_reg[19]_i_12_0 ),
        .O(\Delay9_out1[23]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[23]_i_26 
       (.I0(C1_dt_2_mul_temp__1_n_101),
        .I1(\Delay9_out1_reg[19]_i_12_0 ),
        .O(\Delay9_out1[23]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[23]_i_27 
       (.I0(C1_dt_2_mul_temp__1_n_102),
        .I1(\Delay9_out1_reg[19]_i_12_0 ),
        .O(\Delay9_out1[23]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[23]_i_28 
       (.I0(\Delay9_out1_reg[19]_i_12_0 ),
        .I1(C1_dt_2_mul_temp__1_n_99),
        .I2(\Delay9_out1_reg[19]_i_12_1 ),
        .I3(C1_dt_2_mul_temp_n_99),
        .O(\Delay9_out1[23]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[23]_i_29 
       (.I0(\Delay9_out1_reg[19]_i_12_0 ),
        .I1(C1_dt_2_mul_temp__1_n_100),
        .I2(\Delay9_out1_reg[19]_i_12_1 ),
        .I3(C1_dt_2_mul_temp_n_100),
        .O(\Delay9_out1[23]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[23]_i_3 
       (.I0(\Delay1_reg_reg[3]_0 [21]),
        .I1(\Delay9_out1[23]_i_13_n_0 ),
        .I2(RESIZE1_in[20]),
        .I3(\Delay9_out1_reg[23]_i_12_n_5 ),
        .I4(\Delay2_reg_reg[2][5]__0_n_0 ),
        .O(\Delay9_out1[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[23]_i_30 
       (.I0(\Delay9_out1_reg[19]_i_12_0 ),
        .I1(C1_dt_2_mul_temp__1_n_101),
        .I2(\Delay9_out1_reg[19]_i_12_1 ),
        .I3(C1_dt_2_mul_temp_n_101),
        .O(\Delay9_out1[23]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[23]_i_31 
       (.I0(\Delay9_out1_reg[19]_i_12_0 ),
        .I1(C1_dt_2_mul_temp__1_n_102),
        .I2(\Delay9_out1_reg[19]_i_12_1 ),
        .I3(C1_dt_2_mul_temp_n_102),
        .O(\Delay9_out1[23]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[23]_i_4 
       (.I0(\Delay1_reg_reg[3]_0 [20]),
        .I1(\Delay9_out1[23]_i_14_n_0 ),
        .I2(RESIZE1_in[19]),
        .I3(\Delay9_out1_reg[23]_i_12_n_6 ),
        .I4(\Delay2_reg_reg[2][4]__0_n_0 ),
        .O(\Delay9_out1[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[23]_i_5 
       (.I0(\Delay1_reg_reg[3]_0 [19]),
        .I1(\Delay9_out1[23]_i_15_n_0 ),
        .I2(RESIZE1_in[18]),
        .I3(\Delay9_out1_reg[23]_i_12_n_7 ),
        .I4(\Delay2_reg_reg[2][3]__0_n_0 ),
        .O(\Delay9_out1[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[23]_i_6 
       (.I0(\Delay9_out1[23]_i_2_n_0 ),
        .I1(\Delay9_out1[27]_i_15_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [23]),
        .I3(\Delay2_reg_reg[2][7]__0_n_0 ),
        .I4(\Delay9_out1_reg[27]_i_12_n_7 ),
        .I5(RESIZE1_in[22]),
        .O(\Delay9_out1[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[23]_i_7 
       (.I0(\Delay9_out1[23]_i_3_n_0 ),
        .I1(\Delay9_out1[23]_i_10_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [22]),
        .I3(\Delay2_reg_reg[2][6]__0_n_0 ),
        .I4(\Delay9_out1_reg[23]_i_12_n_4 ),
        .I5(RESIZE1_in[21]),
        .O(\Delay9_out1[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[23]_i_8 
       (.I0(\Delay9_out1[23]_i_4_n_0 ),
        .I1(\Delay9_out1[23]_i_13_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [21]),
        .I3(\Delay2_reg_reg[2][5]__0_n_0 ),
        .I4(\Delay9_out1_reg[23]_i_12_n_5 ),
        .I5(RESIZE1_in[20]),
        .O(\Delay9_out1[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[23]_i_9 
       (.I0(\Delay9_out1[23]_i_5_n_0 ),
        .I1(\Delay9_out1[23]_i_14_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [20]),
        .I3(\Delay2_reg_reg[2][4]__0_n_0 ),
        .I4(\Delay9_out1_reg[23]_i_12_n_6 ),
        .I5(RESIZE1_in[19]),
        .O(\Delay9_out1[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[27]_i_10 
       (.I0(RESIZE1_in[26]),
        .I1(\Delay2_reg_reg[2][11]__0_n_0 ),
        .I2(\Delay9_out1_reg[31]_i_10_n_7 ),
        .O(\Delay9_out1[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[27]_i_13 
       (.I0(RESIZE1_in[25]),
        .I1(\Delay2_reg_reg[2][10]__0_n_0 ),
        .I2(\Delay9_out1_reg[27]_i_12_n_4 ),
        .O(\Delay9_out1[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[27]_i_14 
       (.I0(RESIZE1_in[24]),
        .I1(\Delay2_reg_reg[2][9]__0_n_0 ),
        .I2(\Delay9_out1_reg[27]_i_12_n_5 ),
        .O(\Delay9_out1[27]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[27]_i_15 
       (.I0(RESIZE1_in[23]),
        .I1(\Delay2_reg_reg[2][8]__0_n_0 ),
        .I2(\Delay9_out1_reg[27]_i_12_n_6 ),
        .O(\Delay9_out1[27]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[27]_i_16 
       (.I0(C2_dt_3_mul_temp__1_n_95),
        .I1(\Delay9_out1_reg[19]_i_11_0 ),
        .O(\Delay9_out1[27]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[27]_i_17 
       (.I0(C2_dt_3_mul_temp__1_n_96),
        .I1(\Delay9_out1_reg[19]_i_11_0 ),
        .O(\Delay9_out1[27]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[27]_i_18 
       (.I0(C2_dt_3_mul_temp__1_n_97),
        .I1(\Delay9_out1_reg[19]_i_11_0 ),
        .O(\Delay9_out1[27]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[27]_i_19 
       (.I0(C2_dt_3_mul_temp__1_n_98),
        .I1(\Delay9_out1_reg[19]_i_11_0 ),
        .O(\Delay9_out1[27]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[27]_i_2 
       (.I0(\Delay1_reg_reg[3]_0 [26]),
        .I1(\Delay9_out1[27]_i_10_n_0 ),
        .I2(RESIZE1_in[25]),
        .I3(\Delay9_out1_reg[27]_i_12_n_4 ),
        .I4(\Delay2_reg_reg[2][10]__0_n_0 ),
        .O(\Delay9_out1[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[27]_i_20 
       (.I0(\Delay9_out1_reg[19]_i_11_0 ),
        .I1(C2_dt_3_mul_temp__1_n_95),
        .I2(\Delay9_out1_reg[19]_i_11_1 ),
        .I3(C2_dt_3_mul_temp_n_95),
        .O(\Delay9_out1[27]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[27]_i_21 
       (.I0(\Delay9_out1_reg[19]_i_11_0 ),
        .I1(C2_dt_3_mul_temp__1_n_96),
        .I2(\Delay9_out1_reg[19]_i_11_1 ),
        .I3(C2_dt_3_mul_temp_n_96),
        .O(\Delay9_out1[27]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[27]_i_22 
       (.I0(\Delay9_out1_reg[19]_i_11_0 ),
        .I1(C2_dt_3_mul_temp__1_n_97),
        .I2(\Delay9_out1_reg[19]_i_11_1 ),
        .I3(C2_dt_3_mul_temp_n_97),
        .O(\Delay9_out1[27]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[27]_i_23 
       (.I0(\Delay9_out1_reg[19]_i_11_0 ),
        .I1(C2_dt_3_mul_temp__1_n_98),
        .I2(\Delay9_out1_reg[19]_i_11_1 ),
        .I3(C2_dt_3_mul_temp_n_98),
        .O(\Delay9_out1[27]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[27]_i_24 
       (.I0(C1_dt_2_mul_temp__1_n_95),
        .I1(\Delay9_out1_reg[19]_i_12_0 ),
        .O(\Delay9_out1[27]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[27]_i_25 
       (.I0(C1_dt_2_mul_temp__1_n_96),
        .I1(\Delay9_out1_reg[19]_i_12_0 ),
        .O(\Delay9_out1[27]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[27]_i_26 
       (.I0(C1_dt_2_mul_temp__1_n_97),
        .I1(\Delay9_out1_reg[19]_i_12_0 ),
        .O(\Delay9_out1[27]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[27]_i_27 
       (.I0(C1_dt_2_mul_temp__1_n_98),
        .I1(\Delay9_out1_reg[19]_i_12_0 ),
        .O(\Delay9_out1[27]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[27]_i_28 
       (.I0(\Delay9_out1_reg[19]_i_12_0 ),
        .I1(C1_dt_2_mul_temp__1_n_95),
        .I2(\Delay9_out1_reg[19]_i_12_1 ),
        .I3(C1_dt_2_mul_temp_n_95),
        .O(\Delay9_out1[27]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[27]_i_29 
       (.I0(\Delay9_out1_reg[19]_i_12_0 ),
        .I1(C1_dt_2_mul_temp__1_n_96),
        .I2(\Delay9_out1_reg[19]_i_12_1 ),
        .I3(C1_dt_2_mul_temp_n_96),
        .O(\Delay9_out1[27]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[27]_i_3 
       (.I0(\Delay1_reg_reg[3]_0 [25]),
        .I1(\Delay9_out1[27]_i_13_n_0 ),
        .I2(RESIZE1_in[24]),
        .I3(\Delay9_out1_reg[27]_i_12_n_5 ),
        .I4(\Delay2_reg_reg[2][9]__0_n_0 ),
        .O(\Delay9_out1[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[27]_i_30 
       (.I0(\Delay9_out1_reg[19]_i_12_0 ),
        .I1(C1_dt_2_mul_temp__1_n_97),
        .I2(\Delay9_out1_reg[19]_i_12_1 ),
        .I3(C1_dt_2_mul_temp_n_97),
        .O(\Delay9_out1[27]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[27]_i_31 
       (.I0(\Delay9_out1_reg[19]_i_12_0 ),
        .I1(C1_dt_2_mul_temp__1_n_98),
        .I2(\Delay9_out1_reg[19]_i_12_1 ),
        .I3(C1_dt_2_mul_temp_n_98),
        .O(\Delay9_out1[27]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[27]_i_4 
       (.I0(\Delay1_reg_reg[3]_0 [24]),
        .I1(\Delay9_out1[27]_i_14_n_0 ),
        .I2(RESIZE1_in[23]),
        .I3(\Delay9_out1_reg[27]_i_12_n_6 ),
        .I4(\Delay2_reg_reg[2][8]__0_n_0 ),
        .O(\Delay9_out1[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[27]_i_5 
       (.I0(\Delay1_reg_reg[3]_0 [23]),
        .I1(\Delay9_out1[27]_i_15_n_0 ),
        .I2(RESIZE1_in[22]),
        .I3(\Delay9_out1_reg[27]_i_12_n_7 ),
        .I4(\Delay2_reg_reg[2][7]__0_n_0 ),
        .O(\Delay9_out1[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[27]_i_6 
       (.I0(\Delay9_out1[27]_i_2_n_0 ),
        .I1(\Delay9_out1[31]_i_13_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [27]),
        .I3(\Delay2_reg_reg[2][11]__0_n_0 ),
        .I4(\Delay9_out1_reg[31]_i_10_n_7 ),
        .I5(RESIZE1_in[26]),
        .O(\Delay9_out1[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[27]_i_7 
       (.I0(\Delay9_out1[27]_i_3_n_0 ),
        .I1(\Delay9_out1[27]_i_10_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [26]),
        .I3(\Delay2_reg_reg[2][10]__0_n_0 ),
        .I4(\Delay9_out1_reg[27]_i_12_n_4 ),
        .I5(RESIZE1_in[25]),
        .O(\Delay9_out1[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[27]_i_8 
       (.I0(\Delay9_out1[27]_i_4_n_0 ),
        .I1(\Delay9_out1[27]_i_13_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [25]),
        .I3(\Delay2_reg_reg[2][9]__0_n_0 ),
        .I4(\Delay9_out1_reg[27]_i_12_n_5 ),
        .I5(RESIZE1_in[24]),
        .O(\Delay9_out1[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[27]_i_9 
       (.I0(\Delay9_out1[27]_i_5_n_0 ),
        .I1(\Delay9_out1[27]_i_14_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [24]),
        .I3(\Delay2_reg_reg[2][8]__0_n_0 ),
        .I4(\Delay9_out1_reg[27]_i_12_n_6 ),
        .I5(RESIZE1_in[23]),
        .O(\Delay9_out1[27]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Delay9_out1[31]_i_11 
       (.I0(\Delay2_reg_reg[2][13]__0_n_0 ),
        .I1(\Delay9_out1_reg[31]_i_10_n_5 ),
        .I2(RESIZE1_in[28]),
        .O(\Delay9_out1[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[31]_i_12 
       (.I0(RESIZE1_in[28]),
        .I1(\Delay2_reg_reg[2][13]__0_n_0 ),
        .I2(\Delay9_out1_reg[31]_i_10_n_5 ),
        .O(\Delay9_out1[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[31]_i_13 
       (.I0(RESIZE1_in[27]),
        .I1(\Delay2_reg_reg[2][12]__0_n_0 ),
        .I2(\Delay9_out1_reg[31]_i_10_n_6 ),
        .O(\Delay9_out1[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[31]_i_14 
       (.I0(C2_dt_3_mul_temp__1_n_92),
        .I1(\Delay9_out1_reg[19]_i_11_0 ),
        .O(\Delay9_out1[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[31]_i_15 
       (.I0(C2_dt_3_mul_temp__1_n_93),
        .I1(\Delay9_out1_reg[19]_i_11_0 ),
        .O(\Delay9_out1[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[31]_i_16 
       (.I0(C2_dt_3_mul_temp__1_n_94),
        .I1(\Delay9_out1_reg[19]_i_11_0 ),
        .O(\Delay9_out1[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[31]_i_17 
       (.I0(\Delay9_out1_reg[19]_i_11_0 ),
        .I1(C2_dt_3_mul_temp__1_n_91),
        .I2(\Delay9_out1_reg[19]_i_11_1 ),
        .I3(C2_dt_3_mul_temp_n_91),
        .O(\Delay9_out1[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[31]_i_18 
       (.I0(\Delay9_out1_reg[19]_i_11_0 ),
        .I1(C2_dt_3_mul_temp__1_n_92),
        .I2(\Delay9_out1_reg[19]_i_11_1 ),
        .I3(C2_dt_3_mul_temp_n_92),
        .O(\Delay9_out1[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[31]_i_19 
       (.I0(\Delay9_out1_reg[19]_i_11_0 ),
        .I1(C2_dt_3_mul_temp__1_n_93),
        .I2(\Delay9_out1_reg[19]_i_11_1 ),
        .I3(C2_dt_3_mul_temp_n_93),
        .O(\Delay9_out1[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hF99F9009)) 
    \Delay9_out1[31]_i_2 
       (.I0(RESIZE1_in[29]),
        .I1(\Delay1_reg_reg[3]_0 [29]),
        .I2(RESIZE0),
        .I3(RESIZE0_in0),
        .I4(\Delay9_out1[31]_i_11_n_0 ),
        .O(\Delay9_out1[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[31]_i_20 
       (.I0(\Delay9_out1_reg[19]_i_11_0 ),
        .I1(C2_dt_3_mul_temp__1_n_94),
        .I2(\Delay9_out1_reg[19]_i_11_1 ),
        .I3(C2_dt_3_mul_temp_n_94),
        .O(\Delay9_out1[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[31]_i_21 
       (.I0(C1_dt_2_mul_temp__1_n_92),
        .I1(\Delay9_out1_reg[19]_i_12_0 ),
        .O(\Delay9_out1[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[31]_i_22 
       (.I0(C1_dt_2_mul_temp__1_n_93),
        .I1(\Delay9_out1_reg[19]_i_12_0 ),
        .O(\Delay9_out1[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_out1[31]_i_23 
       (.I0(C1_dt_2_mul_temp__1_n_94),
        .I1(\Delay9_out1_reg[19]_i_12_0 ),
        .O(\Delay9_out1[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[31]_i_24 
       (.I0(\Delay9_out1_reg[19]_i_12_0 ),
        .I1(C1_dt_2_mul_temp__1_n_91),
        .I2(\Delay9_out1_reg[19]_i_12_1 ),
        .I3(C1_dt_2_mul_temp_n_91),
        .O(\Delay9_out1[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[31]_i_25 
       (.I0(\Delay9_out1_reg[19]_i_12_0 ),
        .I1(C1_dt_2_mul_temp__1_n_92),
        .I2(\Delay9_out1_reg[19]_i_12_1 ),
        .I3(C1_dt_2_mul_temp_n_92),
        .O(\Delay9_out1[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[31]_i_26 
       (.I0(\Delay9_out1_reg[19]_i_12_0 ),
        .I1(C1_dt_2_mul_temp__1_n_93),
        .I2(\Delay9_out1_reg[19]_i_12_1 ),
        .I3(C1_dt_2_mul_temp_n_93),
        .O(\Delay9_out1[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Delay9_out1[31]_i_27 
       (.I0(\Delay9_out1_reg[19]_i_12_0 ),
        .I1(C1_dt_2_mul_temp__1_n_94),
        .I2(\Delay9_out1_reg[19]_i_12_1 ),
        .I3(C1_dt_2_mul_temp_n_94),
        .O(\Delay9_out1[31]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[31]_i_3 
       (.I0(\Delay1_reg_reg[3]_0 [28]),
        .I1(\Delay9_out1[31]_i_12_n_0 ),
        .I2(RESIZE1_in[27]),
        .I3(\Delay9_out1_reg[31]_i_10_n_6 ),
        .I4(\Delay2_reg_reg[2][12]__0_n_0 ),
        .O(\Delay9_out1[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[31]_i_4 
       (.I0(\Delay1_reg_reg[3]_0 [27]),
        .I1(\Delay9_out1[31]_i_13_n_0 ),
        .I2(RESIZE1_in[26]),
        .I3(\Delay9_out1_reg[31]_i_10_n_7 ),
        .I4(\Delay2_reg_reg[2][11]__0_n_0 ),
        .O(\Delay9_out1[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h77F700708808FF8F)) 
    \Delay9_out1[31]_i_5 
       (.I0(RESIZE0_in0),
        .I1(RESIZE0),
        .I2(\Delay1_reg_reg[3]_0 [29]),
        .I3(RESIZE1_in[29]),
        .I4(\Delay1_reg_reg[3]_0 [30]),
        .I5(\Delay1_reg_reg[3]_0 [31]),
        .O(\Delay9_out1[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h659A9A659A659A65)) 
    \Delay9_out1[31]_i_6 
       (.I0(\Delay9_out1[31]_i_2_n_0 ),
        .I1(RESIZE1_in[29]),
        .I2(\Delay1_reg_reg[3]_0 [29]),
        .I3(\Delay1_reg_reg[3]_0 [30]),
        .I4(RESIZE0_in0),
        .I5(RESIZE0),
        .O(\Delay9_out1[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \Delay9_out1[31]_i_7 
       (.I0(\Delay9_out1[31]_i_3_n_0 ),
        .I1(RESIZE0),
        .I2(RESIZE0_in0),
        .I3(RESIZE1_in[29]),
        .I4(\Delay1_reg_reg[3]_0 [29]),
        .I5(\Delay9_out1[31]_i_11_n_0 ),
        .O(\Delay9_out1[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[31]_i_8 
       (.I0(\Delay9_out1[31]_i_4_n_0 ),
        .I1(\Delay9_out1[31]_i_12_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [28]),
        .I3(\Delay2_reg_reg[2][12]__0_n_0 ),
        .I4(\Delay9_out1_reg[31]_i_10_n_6 ),
        .I5(RESIZE1_in[27]),
        .O(\Delay9_out1[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[3]_i_2 
       (.I0(\Delay1_reg_reg[3]_0 [2]),
        .I1(\Delay9_out1[3]_i_9_n_0 ),
        .I2(\Delay8_out1_reg[3]__1_n_0 ),
        .I3(\Delay3_out1_reg[3]__1_n_0 ),
        .I4(\Delay2_reg_reg_n_0_[2][3] ),
        .O(\Delay9_out1[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \Delay9_out1[3]_i_3 
       (.I0(\Delay8_out1_reg[3]__1_n_0 ),
        .I1(\Delay3_out1_reg[3]__1_n_0 ),
        .I2(\Delay2_reg_reg_n_0_[2][3] ),
        .I3(\Delay1_reg_reg[3]_0 [2]),
        .I4(\Delay9_out1[3]_i_9_n_0 ),
        .O(\Delay9_out1[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \Delay9_out1[3]_i_4 
       (.I0(\Delay3_out1_reg[3]__1_n_0 ),
        .I1(\Delay2_reg_reg_n_0_[2][3] ),
        .I2(\Delay8_out1_reg[3]__1_n_0 ),
        .I3(\Delay1_reg_reg[3]_0 [1]),
        .O(\Delay9_out1[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[3]_i_5 
       (.I0(\Delay9_out1[3]_i_2_n_0 ),
        .I1(\Delay9_out1[7]_i_13_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [3]),
        .I3(\Delay2_reg_reg_n_0_[2][4] ),
        .I4(\Delay3_out1_reg[4]__1_n_0 ),
        .I5(\Delay8_out1_reg[4]__1_n_0 ),
        .O(\Delay9_out1[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \Delay9_out1[3]_i_6 
       (.I0(\Delay9_out1[3]_i_9_n_0 ),
        .I1(\Delay1_reg_reg[3]_0 [2]),
        .I2(\Delay8_out1_reg[3]__1_n_0 ),
        .I3(\Delay2_reg_reg_n_0_[2][3] ),
        .I4(\Delay3_out1_reg[3]__1_n_0 ),
        .I5(\Delay1_reg_reg[3]_0 [1]),
        .O(\Delay9_out1[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \Delay9_out1[3]_i_7 
       (.I0(\Delay9_out1[3]_i_4_n_0 ),
        .I1(\Delay8_out1_reg[2]__1_n_0 ),
        .I2(\Delay3_out1_reg[2]__1_n_0 ),
        .I3(\Delay2_reg_reg_n_0_[2][2] ),
        .O(\Delay9_out1[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \Delay9_out1[3]_i_8 
       (.I0(\Delay3_out1_reg[2]__1_n_0 ),
        .I1(\Delay2_reg_reg_n_0_[2][2] ),
        .I2(\Delay8_out1_reg[2]__1_n_0 ),
        .I3(\Delay1_reg_reg[3]_0 [0]),
        .O(\Delay9_out1[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[3]_i_9 
       (.I0(\Delay8_out1_reg[4]__1_n_0 ),
        .I1(\Delay2_reg_reg_n_0_[2][4] ),
        .I2(\Delay3_out1_reg[4]__1_n_0 ),
        .O(\Delay9_out1[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[7]_i_10 
       (.I0(\Delay8_out1_reg[8]__1_n_0 ),
        .I1(\Delay2_reg_reg_n_0_[2][8] ),
        .I2(\Delay3_out1_reg[8]__1_n_0 ),
        .O(\Delay9_out1[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[7]_i_11 
       (.I0(\Delay8_out1_reg[7]__1_n_0 ),
        .I1(\Delay2_reg_reg_n_0_[2][7] ),
        .I2(\Delay3_out1_reg[7]__1_n_0 ),
        .O(\Delay9_out1[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[7]_i_12 
       (.I0(\Delay8_out1_reg[6]__1_n_0 ),
        .I1(\Delay2_reg_reg_n_0_[2][6] ),
        .I2(\Delay3_out1_reg[6]__1_n_0 ),
        .O(\Delay9_out1[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \Delay9_out1[7]_i_13 
       (.I0(\Delay8_out1_reg[5]__1_n_0 ),
        .I1(\Delay2_reg_reg_n_0_[2][5] ),
        .I2(\Delay3_out1_reg[5]__1_n_0 ),
        .O(\Delay9_out1[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[7]_i_2 
       (.I0(\Delay1_reg_reg[3]_0 [6]),
        .I1(\Delay9_out1[7]_i_10_n_0 ),
        .I2(\Delay8_out1_reg[7]__1_n_0 ),
        .I3(\Delay3_out1_reg[7]__1_n_0 ),
        .I4(\Delay2_reg_reg_n_0_[2][7] ),
        .O(\Delay9_out1[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[7]_i_3 
       (.I0(\Delay1_reg_reg[3]_0 [5]),
        .I1(\Delay9_out1[7]_i_11_n_0 ),
        .I2(\Delay8_out1_reg[6]__1_n_0 ),
        .I3(\Delay3_out1_reg[6]__1_n_0 ),
        .I4(\Delay2_reg_reg_n_0_[2][6] ),
        .O(\Delay9_out1[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[7]_i_4 
       (.I0(\Delay1_reg_reg[3]_0 [4]),
        .I1(\Delay9_out1[7]_i_12_n_0 ),
        .I2(\Delay8_out1_reg[5]__1_n_0 ),
        .I3(\Delay3_out1_reg[5]__1_n_0 ),
        .I4(\Delay2_reg_reg_n_0_[2][5] ),
        .O(\Delay9_out1[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \Delay9_out1[7]_i_5 
       (.I0(\Delay1_reg_reg[3]_0 [3]),
        .I1(\Delay9_out1[7]_i_13_n_0 ),
        .I2(\Delay8_out1_reg[4]__1_n_0 ),
        .I3(\Delay3_out1_reg[4]__1_n_0 ),
        .I4(\Delay2_reg_reg_n_0_[2][4] ),
        .O(\Delay9_out1[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[7]_i_6 
       (.I0(\Delay9_out1[7]_i_2_n_0 ),
        .I1(\Delay9_out1[11]_i_13_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [7]),
        .I3(\Delay2_reg_reg_n_0_[2][8] ),
        .I4(\Delay3_out1_reg[8]__1_n_0 ),
        .I5(\Delay8_out1_reg[8]__1_n_0 ),
        .O(\Delay9_out1[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[7]_i_7 
       (.I0(\Delay9_out1[7]_i_3_n_0 ),
        .I1(\Delay9_out1[7]_i_10_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [6]),
        .I3(\Delay2_reg_reg_n_0_[2][7] ),
        .I4(\Delay3_out1_reg[7]__1_n_0 ),
        .I5(\Delay8_out1_reg[7]__1_n_0 ),
        .O(\Delay9_out1[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[7]_i_8 
       (.I0(\Delay9_out1[7]_i_4_n_0 ),
        .I1(\Delay9_out1[7]_i_11_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [5]),
        .I3(\Delay2_reg_reg_n_0_[2][6] ),
        .I4(\Delay3_out1_reg[6]__1_n_0 ),
        .I5(\Delay8_out1_reg[6]__1_n_0 ),
        .O(\Delay9_out1[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \Delay9_out1[7]_i_9 
       (.I0(\Delay9_out1[7]_i_5_n_0 ),
        .I1(\Delay9_out1[7]_i_12_n_0 ),
        .I2(\Delay1_reg_reg[3]_0 [4]),
        .I3(\Delay2_reg_reg_n_0_[2][5] ),
        .I4(\Delay3_out1_reg[5]__1_n_0 ),
        .I5(\Delay8_out1_reg[5]__1_n_0 ),
        .O(\Delay9_out1[7]_i_9_n_0 ));
  FDCE \Delay9_out1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[0]),
        .Q(Delay9_out1[0]));
  FDCE \Delay9_out1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[10]),
        .Q(Delay9_out1[10]));
  FDCE \Delay9_out1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[11]),
        .Q(Delay9_out1[11]));
  CARRY4 \Delay9_out1_reg[11]_i_1 
       (.CI(\Delay9_out1_reg[7]_i_1_n_0 ),
        .CO({\Delay9_out1_reg[11]_i_1_n_0 ,\Delay9_out1_reg[11]_i_1_n_1 ,\Delay9_out1_reg[11]_i_1_n_2 ,\Delay9_out1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay9_out1[11]_i_2_n_0 ,\Delay9_out1[11]_i_3_n_0 ,\Delay9_out1[11]_i_4_n_0 ,\Delay9_out1[11]_i_5_n_0 }),
        .O(Add1_out1[11:8]),
        .S({\Delay9_out1[11]_i_6_n_0 ,\Delay9_out1[11]_i_7_n_0 ,\Delay9_out1[11]_i_8_n_0 ,\Delay9_out1[11]_i_9_n_0 }));
  FDCE \Delay9_out1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[12]),
        .Q(Delay9_out1[12]));
  FDCE \Delay9_out1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[13]),
        .Q(Delay9_out1[13]));
  FDCE \Delay9_out1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[14]),
        .Q(Delay9_out1[14]));
  FDCE \Delay9_out1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[15]),
        .Q(Delay9_out1[15]));
  CARRY4 \Delay9_out1_reg[15]_i_1 
       (.CI(\Delay9_out1_reg[11]_i_1_n_0 ),
        .CO({\Delay9_out1_reg[15]_i_1_n_0 ,\Delay9_out1_reg[15]_i_1_n_1 ,\Delay9_out1_reg[15]_i_1_n_2 ,\Delay9_out1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay9_out1[15]_i_2_n_0 ,\Delay9_out1[15]_i_3_n_0 ,\Delay9_out1[15]_i_4_n_0 ,\Delay9_out1[15]_i_5_n_0 }),
        .O(Add1_out1[15:12]),
        .S({\Delay9_out1[15]_i_6_n_0 ,\Delay9_out1[15]_i_7_n_0 ,\Delay9_out1[15]_i_8_n_0 ,\Delay9_out1[15]_i_9_n_0 }));
  FDCE \Delay9_out1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[16]),
        .Q(Delay9_out1[16]));
  FDCE \Delay9_out1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[17]),
        .Q(Delay9_out1[17]));
  FDCE \Delay9_out1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[18]),
        .Q(Delay9_out1[18]));
  FDCE \Delay9_out1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[19]),
        .Q(Delay9_out1[19]));
  CARRY4 \Delay9_out1_reg[19]_i_1 
       (.CI(\Delay9_out1_reg[15]_i_1_n_0 ),
        .CO({\Delay9_out1_reg[19]_i_1_n_0 ,\Delay9_out1_reg[19]_i_1_n_1 ,\Delay9_out1_reg[19]_i_1_n_2 ,\Delay9_out1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay9_out1[19]_i_2_n_0 ,\Delay9_out1[19]_i_3_n_0 ,\Delay9_out1[19]_i_4_n_0 ,\Delay9_out1[19]_i_5_n_0 }),
        .O(Add1_out1[19:16]),
        .S({\Delay9_out1[19]_i_6_n_0 ,\Delay9_out1[19]_i_7_n_0 ,\Delay9_out1[19]_i_8_n_0 ,\Delay9_out1[19]_i_9_n_0 }));
  CARRY4 \Delay9_out1_reg[19]_i_11 
       (.CI(1'b0),
        .CO({\Delay9_out1_reg[19]_i_11_n_0 ,\Delay9_out1_reg[19]_i_11_n_1 ,\Delay9_out1_reg[19]_i_11_n_2 ,\Delay9_out1_reg[19]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay9_out1[19]_i_16_n_0 ,\Delay9_out1[19]_i_17_n_0 ,\Delay9_out1[19]_i_18_n_0 ,1'b0}),
        .O(RESIZE1_in[17:14]),
        .S({\Delay9_out1[19]_i_19_n_0 ,\Delay9_out1[19]_i_20_n_0 ,\Delay9_out1[19]_i_21_n_0 ,\Delay8_out1_reg[16]__1_n_0 }));
  CARRY4 \Delay9_out1_reg[19]_i_12 
       (.CI(1'b0),
        .CO({\Delay9_out1_reg[19]_i_12_n_0 ,\Delay9_out1_reg[19]_i_12_n_1 ,\Delay9_out1_reg[19]_i_12_n_2 ,\Delay9_out1_reg[19]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay9_out1[19]_i_22_n_0 ,\Delay9_out1[19]_i_23_n_0 ,\Delay9_out1[19]_i_24_n_0 ,1'b0}),
        .O({\Delay9_out1_reg[19]_i_12_n_4 ,\Delay9_out1_reg[19]_i_12_n_5 ,\Delay9_out1_reg[19]_i_12_n_6 ,\Delay9_out1_reg[19]_i_12_n_7 }),
        .S({\Delay9_out1[19]_i_25_n_0 ,\Delay9_out1[19]_i_26_n_0 ,\Delay9_out1[19]_i_27_n_0 ,\Delay3_out1_reg[16]__1_n_0 }));
  FDCE \Delay9_out1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[1]),
        .Q(Delay9_out1[1]));
  FDCE \Delay9_out1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[20]),
        .Q(Delay9_out1[20]));
  FDCE \Delay9_out1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[21]),
        .Q(Delay9_out1[21]));
  FDCE \Delay9_out1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[22]),
        .Q(Delay9_out1[22]));
  FDCE \Delay9_out1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[23]),
        .Q(Delay9_out1[23]));
  CARRY4 \Delay9_out1_reg[23]_i_1 
       (.CI(\Delay9_out1_reg[19]_i_1_n_0 ),
        .CO({\Delay9_out1_reg[23]_i_1_n_0 ,\Delay9_out1_reg[23]_i_1_n_1 ,\Delay9_out1_reg[23]_i_1_n_2 ,\Delay9_out1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay9_out1[23]_i_2_n_0 ,\Delay9_out1[23]_i_3_n_0 ,\Delay9_out1[23]_i_4_n_0 ,\Delay9_out1[23]_i_5_n_0 }),
        .O(Add1_out1[23:20]),
        .S({\Delay9_out1[23]_i_6_n_0 ,\Delay9_out1[23]_i_7_n_0 ,\Delay9_out1[23]_i_8_n_0 ,\Delay9_out1[23]_i_9_n_0 }));
  CARRY4 \Delay9_out1_reg[23]_i_11 
       (.CI(\Delay9_out1_reg[19]_i_11_n_0 ),
        .CO({\Delay9_out1_reg[23]_i_11_n_0 ,\Delay9_out1_reg[23]_i_11_n_1 ,\Delay9_out1_reg[23]_i_11_n_2 ,\Delay9_out1_reg[23]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay9_out1[23]_i_16_n_0 ,\Delay9_out1[23]_i_17_n_0 ,\Delay9_out1[23]_i_18_n_0 ,\Delay9_out1[23]_i_19_n_0 }),
        .O(RESIZE1_in[21:18]),
        .S({\Delay9_out1[23]_i_20_n_0 ,\Delay9_out1[23]_i_21_n_0 ,\Delay9_out1[23]_i_22_n_0 ,\Delay9_out1[23]_i_23_n_0 }));
  CARRY4 \Delay9_out1_reg[23]_i_12 
       (.CI(\Delay9_out1_reg[19]_i_12_n_0 ),
        .CO({\Delay9_out1_reg[23]_i_12_n_0 ,\Delay9_out1_reg[23]_i_12_n_1 ,\Delay9_out1_reg[23]_i_12_n_2 ,\Delay9_out1_reg[23]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay9_out1[23]_i_24_n_0 ,\Delay9_out1[23]_i_25_n_0 ,\Delay9_out1[23]_i_26_n_0 ,\Delay9_out1[23]_i_27_n_0 }),
        .O({\Delay9_out1_reg[23]_i_12_n_4 ,\Delay9_out1_reg[23]_i_12_n_5 ,\Delay9_out1_reg[23]_i_12_n_6 ,\Delay9_out1_reg[23]_i_12_n_7 }),
        .S({\Delay9_out1[23]_i_28_n_0 ,\Delay9_out1[23]_i_29_n_0 ,\Delay9_out1[23]_i_30_n_0 ,\Delay9_out1[23]_i_31_n_0 }));
  FDCE \Delay9_out1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[24]),
        .Q(Delay9_out1[24]));
  FDCE \Delay9_out1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[25]),
        .Q(Delay9_out1[25]));
  FDCE \Delay9_out1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[26]),
        .Q(Delay9_out1[26]));
  FDCE \Delay9_out1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[27]),
        .Q(Delay9_out1[27]));
  CARRY4 \Delay9_out1_reg[27]_i_1 
       (.CI(\Delay9_out1_reg[23]_i_1_n_0 ),
        .CO({\Delay9_out1_reg[27]_i_1_n_0 ,\Delay9_out1_reg[27]_i_1_n_1 ,\Delay9_out1_reg[27]_i_1_n_2 ,\Delay9_out1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay9_out1[27]_i_2_n_0 ,\Delay9_out1[27]_i_3_n_0 ,\Delay9_out1[27]_i_4_n_0 ,\Delay9_out1[27]_i_5_n_0 }),
        .O(Add1_out1[27:24]),
        .S({\Delay9_out1[27]_i_6_n_0 ,\Delay9_out1[27]_i_7_n_0 ,\Delay9_out1[27]_i_8_n_0 ,\Delay9_out1[27]_i_9_n_0 }));
  CARRY4 \Delay9_out1_reg[27]_i_11 
       (.CI(\Delay9_out1_reg[23]_i_11_n_0 ),
        .CO({\Delay9_out1_reg[27]_i_11_n_0 ,\Delay9_out1_reg[27]_i_11_n_1 ,\Delay9_out1_reg[27]_i_11_n_2 ,\Delay9_out1_reg[27]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay9_out1[27]_i_16_n_0 ,\Delay9_out1[27]_i_17_n_0 ,\Delay9_out1[27]_i_18_n_0 ,\Delay9_out1[27]_i_19_n_0 }),
        .O(RESIZE1_in[25:22]),
        .S({\Delay9_out1[27]_i_20_n_0 ,\Delay9_out1[27]_i_21_n_0 ,\Delay9_out1[27]_i_22_n_0 ,\Delay9_out1[27]_i_23_n_0 }));
  CARRY4 \Delay9_out1_reg[27]_i_12 
       (.CI(\Delay9_out1_reg[23]_i_12_n_0 ),
        .CO({\Delay9_out1_reg[27]_i_12_n_0 ,\Delay9_out1_reg[27]_i_12_n_1 ,\Delay9_out1_reg[27]_i_12_n_2 ,\Delay9_out1_reg[27]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay9_out1[27]_i_24_n_0 ,\Delay9_out1[27]_i_25_n_0 ,\Delay9_out1[27]_i_26_n_0 ,\Delay9_out1[27]_i_27_n_0 }),
        .O({\Delay9_out1_reg[27]_i_12_n_4 ,\Delay9_out1_reg[27]_i_12_n_5 ,\Delay9_out1_reg[27]_i_12_n_6 ,\Delay9_out1_reg[27]_i_12_n_7 }),
        .S({\Delay9_out1[27]_i_28_n_0 ,\Delay9_out1[27]_i_29_n_0 ,\Delay9_out1[27]_i_30_n_0 ,\Delay9_out1[27]_i_31_n_0 }));
  FDCE \Delay9_out1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[28]),
        .Q(Delay9_out1[28]));
  FDCE \Delay9_out1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[29]),
        .Q(Delay9_out1[29]));
  FDCE \Delay9_out1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[2]),
        .Q(Delay9_out1[2]));
  FDCE \Delay9_out1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[30]),
        .Q(Delay9_out1[30]));
  FDCE \Delay9_out1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[31]),
        .Q(Delay9_out1[31]));
  CARRY4 \Delay9_out1_reg[31]_i_1 
       (.CI(\Delay9_out1_reg[27]_i_1_n_0 ),
        .CO({\NLW_Delay9_out1_reg[31]_i_1_CO_UNCONNECTED [3],\Delay9_out1_reg[31]_i_1_n_1 ,\Delay9_out1_reg[31]_i_1_n_2 ,\Delay9_out1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Delay9_out1[31]_i_2_n_0 ,\Delay9_out1[31]_i_3_n_0 ,\Delay9_out1[31]_i_4_n_0 }),
        .O(Add1_out1[31:28]),
        .S({\Delay9_out1[31]_i_5_n_0 ,\Delay9_out1[31]_i_6_n_0 ,\Delay9_out1[31]_i_7_n_0 ,\Delay9_out1[31]_i_8_n_0 }));
  CARRY4 \Delay9_out1_reg[31]_i_10 
       (.CI(\Delay9_out1_reg[27]_i_12_n_0 ),
        .CO({\NLW_Delay9_out1_reg[31]_i_10_CO_UNCONNECTED [3],\Delay9_out1_reg[31]_i_10_n_1 ,\Delay9_out1_reg[31]_i_10_n_2 ,\Delay9_out1_reg[31]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Delay9_out1[31]_i_21_n_0 ,\Delay9_out1[31]_i_22_n_0 ,\Delay9_out1[31]_i_23_n_0 }),
        .O({RESIZE0_in0,\Delay9_out1_reg[31]_i_10_n_5 ,\Delay9_out1_reg[31]_i_10_n_6 ,\Delay9_out1_reg[31]_i_10_n_7 }),
        .S({\Delay9_out1[31]_i_24_n_0 ,\Delay9_out1[31]_i_25_n_0 ,\Delay9_out1[31]_i_26_n_0 ,\Delay9_out1[31]_i_27_n_0 }));
  CARRY4 \Delay9_out1_reg[31]_i_9 
       (.CI(\Delay9_out1_reg[27]_i_11_n_0 ),
        .CO({\NLW_Delay9_out1_reg[31]_i_9_CO_UNCONNECTED [3],\Delay9_out1_reg[31]_i_9_n_1 ,\Delay9_out1_reg[31]_i_9_n_2 ,\Delay9_out1_reg[31]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Delay9_out1[31]_i_14_n_0 ,\Delay9_out1[31]_i_15_n_0 ,\Delay9_out1[31]_i_16_n_0 }),
        .O(RESIZE1_in[29:26]),
        .S({\Delay9_out1[31]_i_17_n_0 ,\Delay9_out1[31]_i_18_n_0 ,\Delay9_out1[31]_i_19_n_0 ,\Delay9_out1[31]_i_20_n_0 }));
  FDCE \Delay9_out1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[3]),
        .Q(Delay9_out1[3]));
  CARRY4 \Delay9_out1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Delay9_out1_reg[3]_i_1_n_0 ,\Delay9_out1_reg[3]_i_1_n_1 ,\Delay9_out1_reg[3]_i_1_n_2 ,\Delay9_out1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay9_out1[3]_i_2_n_0 ,\Delay9_out1[3]_i_3_n_0 ,\Delay9_out1[3]_i_4_n_0 ,\Delay1_reg_reg[3]_0 [0]}),
        .O(Add1_out1[3:0]),
        .S({\Delay9_out1[3]_i_5_n_0 ,\Delay9_out1[3]_i_6_n_0 ,\Delay9_out1[3]_i_7_n_0 ,\Delay9_out1[3]_i_8_n_0 }));
  FDCE \Delay9_out1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[4]),
        .Q(Delay9_out1[4]));
  FDCE \Delay9_out1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[5]),
        .Q(Delay9_out1[5]));
  FDCE \Delay9_out1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[6]),
        .Q(Delay9_out1[6]));
  FDCE \Delay9_out1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[7]),
        .Q(Delay9_out1[7]));
  CARRY4 \Delay9_out1_reg[7]_i_1 
       (.CI(\Delay9_out1_reg[3]_i_1_n_0 ),
        .CO({\Delay9_out1_reg[7]_i_1_n_0 ,\Delay9_out1_reg[7]_i_1_n_1 ,\Delay9_out1_reg[7]_i_1_n_2 ,\Delay9_out1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay9_out1[7]_i_2_n_0 ,\Delay9_out1[7]_i_3_n_0 ,\Delay9_out1[7]_i_4_n_0 ,\Delay9_out1[7]_i_5_n_0 }),
        .O(Add1_out1[7:4]),
        .S({\Delay9_out1[7]_i_6_n_0 ,\Delay9_out1[7]_i_7_n_0 ,\Delay9_out1[7]_i_8_n_0 ,\Delay9_out1[7]_i_9_n_0 }));
  FDCE \Delay9_out1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[8]),
        .Q(Delay9_out1[8]));
  FDCE \Delay9_out1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Add1_out1[9]),
        .Q(Delay9_out1[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Product1_mul_temp
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\Delay32_reg_reg[0]_10 ,Delay5_out1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Product1_mul_temp_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,Delay30_out1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Product1_mul_temp_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Product1_mul_temp_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Product1_mul_temp_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Product1_mul_temp_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Product1_mul_temp_OVERFLOW_UNCONNECTED),
        .P({Product1_mul_temp_n_58,Product1_mul_temp_n_59,Product1_mul_temp_n_60,Product1_mul_temp_n_61,Product1_mul_temp_n_62,Product1_mul_temp_n_63,Product1_mul_temp_n_64,Product1_mul_temp_n_65,Product1_mul_temp_n_66,Product1_mul_temp_n_67,Product1_mul_temp_n_68,Product1_mul_temp_n_69,Product1_mul_temp_n_70,Product1_mul_temp_n_71,Product1_mul_temp_n_72,Product1_mul_temp_n_73,Product1_mul_temp_n_74,Product1_mul_temp_n_75,Product1_mul_temp_n_76,Product1_mul_temp_n_77,Product1_mul_temp_n_78,Product1_mul_temp_n_79,Product1_mul_temp_n_80,Product1_mul_temp_n_81,Product1_mul_temp_n_82,Product1_mul_temp_n_83,Product1_mul_temp_n_84,Product1_mul_temp_n_85,Product1_mul_temp_n_86,Product1_mul_temp_n_87,Product1_mul_temp_n_88,ime_1[11:0],Product1_mul_temp_n_101,Product1_mul_temp_n_102,Product1_mul_temp_n_103,Product1_mul_temp_n_104,Product1_mul_temp_n_105}),
        .PATTERNBDETECT(NLW_Product1_mul_temp_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Product1_mul_temp_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({Product1_mul_temp_n_106,Product1_mul_temp_n_107,Product1_mul_temp_n_108,Product1_mul_temp_n_109,Product1_mul_temp_n_110,Product1_mul_temp_n_111,Product1_mul_temp_n_112,Product1_mul_temp_n_113,Product1_mul_temp_n_114,Product1_mul_temp_n_115,Product1_mul_temp_n_116,Product1_mul_temp_n_117,Product1_mul_temp_n_118,Product1_mul_temp_n_119,Product1_mul_temp_n_120,Product1_mul_temp_n_121,Product1_mul_temp_n_122,Product1_mul_temp_n_123,Product1_mul_temp_n_124,Product1_mul_temp_n_125,Product1_mul_temp_n_126,Product1_mul_temp_n_127,Product1_mul_temp_n_128,Product1_mul_temp_n_129,Product1_mul_temp_n_130,Product1_mul_temp_n_131,Product1_mul_temp_n_132,Product1_mul_temp_n_133,Product1_mul_temp_n_134,Product1_mul_temp_n_135,Product1_mul_temp_n_136,Product1_mul_temp_n_137,Product1_mul_temp_n_138,Product1_mul_temp_n_139,Product1_mul_temp_n_140,Product1_mul_temp_n_141,Product1_mul_temp_n_142,Product1_mul_temp_n_143,Product1_mul_temp_n_144,Product1_mul_temp_n_145,Product1_mul_temp_n_146,Product1_mul_temp_n_147,Product1_mul_temp_n_148,Product1_mul_temp_n_149,Product1_mul_temp_n_150,Product1_mul_temp_n_151,Product1_mul_temp_n_152,Product1_mul_temp_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Product1_mul_temp_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Product1_mul_temp__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\Delay32_reg_reg[0]_10 ,Delay5_out1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Product1_mul_temp__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Product1_mul_temp__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Product1_mul_temp__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Product1_mul_temp__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Product1_mul_temp__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Product1_mul_temp__0_OVERFLOW_UNCONNECTED),
        .P({Product1_mul_temp__0_n_58,Product1_mul_temp__0_n_59,Product1_mul_temp__0_n_60,Product1_mul_temp__0_n_61,Product1_mul_temp__0_n_62,Product1_mul_temp__0_n_63,Product1_mul_temp__0_n_64,Product1_mul_temp__0_n_65,Product1_mul_temp__0_n_66,Product1_mul_temp__0_n_67,Product1_mul_temp__0_n_68,Product1_mul_temp__0_n_69,Product1_mul_temp__0_n_70,Product1_mul_temp__0_n_71,Product1_mul_temp__0_n_72,Product1_mul_temp__0_n_73,Product1_mul_temp__0_n_74,Product1_mul_temp__0_n_75,Product1_mul_temp__0_n_76,Product1_mul_temp__0_n_77,Product1_mul_temp__0_n_78,Product1_mul_temp__0_n_79,Product1_mul_temp__0_n_80,Product1_mul_temp__0_n_81,Product1_mul_temp__0_n_82,Product1_mul_temp__0_n_83,Product1_mul_temp__0_n_84,Product1_mul_temp__0_n_85,ime_1[31:12]}),
        .PATTERNBDETECT(NLW_Product1_mul_temp__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Product1_mul_temp__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({Product1_mul_temp_n_106,Product1_mul_temp_n_107,Product1_mul_temp_n_108,Product1_mul_temp_n_109,Product1_mul_temp_n_110,Product1_mul_temp_n_111,Product1_mul_temp_n_112,Product1_mul_temp_n_113,Product1_mul_temp_n_114,Product1_mul_temp_n_115,Product1_mul_temp_n_116,Product1_mul_temp_n_117,Product1_mul_temp_n_118,Product1_mul_temp_n_119,Product1_mul_temp_n_120,Product1_mul_temp_n_121,Product1_mul_temp_n_122,Product1_mul_temp_n_123,Product1_mul_temp_n_124,Product1_mul_temp_n_125,Product1_mul_temp_n_126,Product1_mul_temp_n_127,Product1_mul_temp_n_128,Product1_mul_temp_n_129,Product1_mul_temp_n_130,Product1_mul_temp_n_131,Product1_mul_temp_n_132,Product1_mul_temp_n_133,Product1_mul_temp_n_134,Product1_mul_temp_n_135,Product1_mul_temp_n_136,Product1_mul_temp_n_137,Product1_mul_temp_n_138,Product1_mul_temp_n_139,Product1_mul_temp_n_140,Product1_mul_temp_n_141,Product1_mul_temp_n_142,Product1_mul_temp_n_143,Product1_mul_temp_n_144,Product1_mul_temp_n_145,Product1_mul_temp_n_146,Product1_mul_temp_n_147,Product1_mul_temp_n_148,Product1_mul_temp_n_149,Product1_mul_temp_n_150,Product1_mul_temp_n_151,Product1_mul_temp_n_152,Product1_mul_temp_n_153}),
        .PCOUT(NLW_Product1_mul_temp__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Product1_mul_temp__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Product_mul_temp
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,amplitude[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Product_mul_temp_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Delay9_out1[31],Delay9_out1[31],Delay9_out1[31],Delay9_out1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Product_mul_temp_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Product_mul_temp_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Product_mul_temp_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Product_mul_temp_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Product_mul_temp_OVERFLOW_UNCONNECTED),
        .P({Product_mul_temp_n_58,Product_mul_temp_n_59,Product_mul_temp_n_60,Product_mul_temp_n_61,Product_mul_temp_n_62,Product_mul_temp_n_63,Product_mul_temp_n_64,Product_mul_temp_n_65,Product_mul_temp_n_66,Product_mul_temp_n_67,Product_mul_temp_n_68,Product_mul_temp_n_69,Product_mul_temp_n_70,Product_mul_temp_n_71,Product_mul_temp_n_72,Product_mul_temp_n_73,Product_mul_temp_n_74,Product_mul_temp_n_75,Product_mul_temp_n_76,Product_mul_temp_n_77,Product_mul_temp_n_78,Product_mul_temp_n_79,Product_mul_temp_n_80,Product_mul_temp_n_81,Product_mul_temp_n_82,Product_mul_temp_n_83,Product_mul_temp_n_84,Product_mul_temp_n_85,Product_mul_temp_n_86,Product_mul_temp_n_87,Product_mul_temp_n_88,Product_mul_temp_n_89,Product_mul_temp_n_90,Product_mul_temp_n_91,Product_mul_temp_n_92,Product_mul_temp_n_93,Product_mul_temp_n_94,Product_mul_temp_n_95,Product_mul_temp_n_96,Product_mul_temp_n_97,Product_mul_temp_n_98,Product_mul_temp_n_99,Product_mul_temp_n_100,Product_mul_temp_n_101,Product_mul_temp_n_102,Product_mul_temp_n_103,Product_mul_temp_n_104,Product_mul_temp_n_105}),
        .PATTERNBDETECT(NLW_Product_mul_temp_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Product_mul_temp_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({Product_mul_temp_n_106,Product_mul_temp_n_107,Product_mul_temp_n_108,Product_mul_temp_n_109,Product_mul_temp_n_110,Product_mul_temp_n_111,Product_mul_temp_n_112,Product_mul_temp_n_113,Product_mul_temp_n_114,Product_mul_temp_n_115,Product_mul_temp_n_116,Product_mul_temp_n_117,Product_mul_temp_n_118,Product_mul_temp_n_119,Product_mul_temp_n_120,Product_mul_temp_n_121,Product_mul_temp_n_122,Product_mul_temp_n_123,Product_mul_temp_n_124,Product_mul_temp_n_125,Product_mul_temp_n_126,Product_mul_temp_n_127,Product_mul_temp_n_128,Product_mul_temp_n_129,Product_mul_temp_n_130,Product_mul_temp_n_131,Product_mul_temp_n_132,Product_mul_temp_n_133,Product_mul_temp_n_134,Product_mul_temp_n_135,Product_mul_temp_n_136,Product_mul_temp_n_137,Product_mul_temp_n_138,Product_mul_temp_n_139,Product_mul_temp_n_140,Product_mul_temp_n_141,Product_mul_temp_n_142,Product_mul_temp_n_143,Product_mul_temp_n_144,Product_mul_temp_n_145,Product_mul_temp_n_146,Product_mul_temp_n_147,Product_mul_temp_n_148,Product_mul_temp_n_149,Product_mul_temp_n_150,Product_mul_temp_n_151,Product_mul_temp_n_152,Product_mul_temp_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Product_mul_temp_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Product_mul_temp__0
       (.A({Delay9_out1[31],Delay9_out1[31],Delay9_out1[31],Delay9_out1[31],Delay9_out1[31],Delay9_out1[31],Delay9_out1[31],Delay9_out1[31],Delay9_out1[31],Delay9_out1[31],Delay9_out1[31],Delay9_out1[31],Delay9_out1[31],Delay9_out1[31],Delay9_out1[31],Delay9_out1[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Product_mul_temp__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({amplitude[31],amplitude[31],amplitude[31],amplitude[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Product_mul_temp__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Product_mul_temp__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Product_mul_temp__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Product_mul_temp__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Product_mul_temp__0_OVERFLOW_UNCONNECTED),
        .P({Product_mul_temp__0_n_58,Product_mul_temp__0_n_59,Product_mul_temp__0_n_60,Product_mul_temp__0_n_61,Product_mul_temp__0_n_62,Product_mul_temp__0_n_63,Product_mul_temp__0_n_64,Product_mul_temp__0_n_65,Product_mul_temp__0_n_66,Product_mul_temp__0_n_67,Product_mul_temp__0_n_68,Product_mul_temp__0_n_69,Product_mul_temp__0_n_70,Product_mul_temp__0_n_71,Product_mul_temp__0_n_72,Product_mul_temp__0_n_73,Product_mul_temp__0_n_74,Product_mul_temp__0_n_75,Product_mul_temp__0_n_76,Product_mul_temp__0_n_77,Product_mul_temp__0_n_78,Product_mul_temp__0_n_79,Product_mul_temp__0_n_80,Product_mul_temp__0_n_81,Product_mul_temp__0_n_82,Product_mul_temp__0_n_83,Product_mul_temp__0_n_84,Product_mul_temp__0_n_85,Product_mul_temp__0_n_86,Product_mul_temp__0_n_87,Product_mul_temp__0_n_88,Product_mul_temp__0_n_89,Product_mul_temp__0_n_90,Product_mul_temp__0_n_91,Product_mul_temp__0_n_92,Product_mul_temp__0_n_93,Product_mul_temp__0_n_94,Product_mul_temp__0_n_95,Product_mul_temp__0_n_96,Product_mul_temp__0_n_97,Product_mul_temp__0_n_98,Product_mul_temp__0_n_99,Product_mul_temp__0_n_100,Product_mul_temp__0_n_101,Product_mul_temp__0_n_102,Product_mul_temp__0_n_103,Product_mul_temp__0_n_104,Product_mul_temp__0_n_105}),
        .PATTERNBDETECT(NLW_Product_mul_temp__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Product_mul_temp__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({Product_mul_temp_n_106,Product_mul_temp_n_107,Product_mul_temp_n_108,Product_mul_temp_n_109,Product_mul_temp_n_110,Product_mul_temp_n_111,Product_mul_temp_n_112,Product_mul_temp_n_113,Product_mul_temp_n_114,Product_mul_temp_n_115,Product_mul_temp_n_116,Product_mul_temp_n_117,Product_mul_temp_n_118,Product_mul_temp_n_119,Product_mul_temp_n_120,Product_mul_temp_n_121,Product_mul_temp_n_122,Product_mul_temp_n_123,Product_mul_temp_n_124,Product_mul_temp_n_125,Product_mul_temp_n_126,Product_mul_temp_n_127,Product_mul_temp_n_128,Product_mul_temp_n_129,Product_mul_temp_n_130,Product_mul_temp_n_131,Product_mul_temp_n_132,Product_mul_temp_n_133,Product_mul_temp_n_134,Product_mul_temp_n_135,Product_mul_temp_n_136,Product_mul_temp_n_137,Product_mul_temp_n_138,Product_mul_temp_n_139,Product_mul_temp_n_140,Product_mul_temp_n_141,Product_mul_temp_n_142,Product_mul_temp_n_143,Product_mul_temp_n_144,Product_mul_temp_n_145,Product_mul_temp_n_146,Product_mul_temp_n_147,Product_mul_temp_n_148,Product_mul_temp_n_149,Product_mul_temp_n_150,Product_mul_temp_n_151,Product_mul_temp_n_152,Product_mul_temp_n_153}),
        .PCOUT(NLW_Product_mul_temp__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Product_mul_temp__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Product_mul_temp__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Delay9_out1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({Product_mul_temp__1_n_24,Product_mul_temp__1_n_25,Product_mul_temp__1_n_26,Product_mul_temp__1_n_27,Product_mul_temp__1_n_28,Product_mul_temp__1_n_29,Product_mul_temp__1_n_30,Product_mul_temp__1_n_31,Product_mul_temp__1_n_32,Product_mul_temp__1_n_33,Product_mul_temp__1_n_34,Product_mul_temp__1_n_35,Product_mul_temp__1_n_36,Product_mul_temp__1_n_37,Product_mul_temp__1_n_38,Product_mul_temp__1_n_39,Product_mul_temp__1_n_40,Product_mul_temp__1_n_41,Product_mul_temp__1_n_42,Product_mul_temp__1_n_43,Product_mul_temp__1_n_44,Product_mul_temp__1_n_45,Product_mul_temp__1_n_46,Product_mul_temp__1_n_47,Product_mul_temp__1_n_48,Product_mul_temp__1_n_49,Product_mul_temp__1_n_50,Product_mul_temp__1_n_51,Product_mul_temp__1_n_52,Product_mul_temp__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,amplitude[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Product_mul_temp__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Product_mul_temp__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Product_mul_temp__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Product_mul_temp__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Product_mul_temp__1_OVERFLOW_UNCONNECTED),
        .P({Product_mul_temp__1_n_58,Product_mul_temp__1_n_59,Product_mul_temp__1_n_60,Product_mul_temp__1_n_61,Product_mul_temp__1_n_62,Product_mul_temp__1_n_63,Product_mul_temp__1_n_64,Product_mul_temp__1_n_65,Product_mul_temp__1_n_66,Product_mul_temp__1_n_67,Product_mul_temp__1_n_68,Product_mul_temp__1_n_69,Product_mul_temp__1_n_70,Product_mul_temp__1_n_71,Product_mul_temp__1_n_72,Product_mul_temp__1_n_73,Product_mul_temp__1_n_74,Product_mul_temp__1_n_75,Product_mul_temp__1_n_76,Product_mul_temp__1_n_77,Product_mul_temp__1_n_78,Product_mul_temp__1_n_79,Product_mul_temp__1_n_80,Product_mul_temp__1_n_81,Product_mul_temp__1_n_82,Product_mul_temp__1_n_83,Product_mul_temp__1_n_84,Product_mul_temp__1_n_85,Product_mul_temp__1_n_86,Product_mul_temp__1_n_87,Product_mul_temp__1_n_88,Product_mul_temp__1_n_89,Product_mul_temp__1_n_90,Product_mul_temp__1_n_91,Product_mul_temp__1_n_92,Product_mul_temp__1_n_93,Product_mul_temp__1_n_94,Product_mul_temp__1_n_95,Product_mul_temp__1_n_96,Product_mul_temp__1_n_97,Product_mul_temp__1_n_98,Product_mul_temp__1_n_99,Product_mul_temp__1_n_100,Product_mul_temp__1_n_101,Product_mul_temp__1_n_102,Product_mul_temp__1_n_103,Product_mul_temp__1_n_104,Product_mul_temp__1_n_105}),
        .PATTERNBDETECT(NLW_Product_mul_temp__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Product_mul_temp__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({Product_mul_temp__1_n_106,Product_mul_temp__1_n_107,Product_mul_temp__1_n_108,Product_mul_temp__1_n_109,Product_mul_temp__1_n_110,Product_mul_temp__1_n_111,Product_mul_temp__1_n_112,Product_mul_temp__1_n_113,Product_mul_temp__1_n_114,Product_mul_temp__1_n_115,Product_mul_temp__1_n_116,Product_mul_temp__1_n_117,Product_mul_temp__1_n_118,Product_mul_temp__1_n_119,Product_mul_temp__1_n_120,Product_mul_temp__1_n_121,Product_mul_temp__1_n_122,Product_mul_temp__1_n_123,Product_mul_temp__1_n_124,Product_mul_temp__1_n_125,Product_mul_temp__1_n_126,Product_mul_temp__1_n_127,Product_mul_temp__1_n_128,Product_mul_temp__1_n_129,Product_mul_temp__1_n_130,Product_mul_temp__1_n_131,Product_mul_temp__1_n_132,Product_mul_temp__1_n_133,Product_mul_temp__1_n_134,Product_mul_temp__1_n_135,Product_mul_temp__1_n_136,Product_mul_temp__1_n_137,Product_mul_temp__1_n_138,Product_mul_temp__1_n_139,Product_mul_temp__1_n_140,Product_mul_temp__1_n_141,Product_mul_temp__1_n_142,Product_mul_temp__1_n_143,Product_mul_temp__1_n_144,Product_mul_temp__1_n_145,Product_mul_temp__1_n_146,Product_mul_temp__1_n_147,Product_mul_temp__1_n_148,Product_mul_temp__1_n_149,Product_mul_temp__1_n_150,Product_mul_temp__1_n_151,Product_mul_temp__1_n_152,Product_mul_temp__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Product_mul_temp__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Product_mul_temp__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({Product_mul_temp__1_n_24,Product_mul_temp__1_n_25,Product_mul_temp__1_n_26,Product_mul_temp__1_n_27,Product_mul_temp__1_n_28,Product_mul_temp__1_n_29,Product_mul_temp__1_n_30,Product_mul_temp__1_n_31,Product_mul_temp__1_n_32,Product_mul_temp__1_n_33,Product_mul_temp__1_n_34,Product_mul_temp__1_n_35,Product_mul_temp__1_n_36,Product_mul_temp__1_n_37,Product_mul_temp__1_n_38,Product_mul_temp__1_n_39,Product_mul_temp__1_n_40,Product_mul_temp__1_n_41,Product_mul_temp__1_n_42,Product_mul_temp__1_n_43,Product_mul_temp__1_n_44,Product_mul_temp__1_n_45,Product_mul_temp__1_n_46,Product_mul_temp__1_n_47,Product_mul_temp__1_n_48,Product_mul_temp__1_n_49,Product_mul_temp__1_n_50,Product_mul_temp__1_n_51,Product_mul_temp__1_n_52,Product_mul_temp__1_n_53}),
        .ACOUT(NLW_Product_mul_temp__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({amplitude[31],amplitude[31],amplitude[31],amplitude[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Product_mul_temp__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Product_mul_temp__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Product_mul_temp__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Product_mul_temp__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Product_mul_temp__2_OVERFLOW_UNCONNECTED),
        .P({Product_mul_temp__2_n_58,Product_mul_temp__2_n_59,Product_mul_temp__2_n_60,Product_mul_temp__2_n_61,Product_mul_temp__2_n_62,Product_mul_temp__2_n_63,Product_mul_temp__2_n_64,Product_mul_temp__2_n_65,Product_mul_temp__2_n_66,Product_mul_temp__2_n_67,Product_mul_temp__2_n_68,Product_mul_temp__2_n_69,Product_mul_temp__2_n_70,Product_mul_temp__2_n_71,Product_mul_temp__2_n_72,Product_mul_temp__2_n_73,Product_mul_temp__2_n_74,Product_mul_temp__2_n_75,Product_mul_temp__2_n_76,Product_mul_temp__2_n_77,Product_mul_temp__2_n_78,Product_mul_temp__2_n_79,Product_mul_temp__2_n_80,Product_mul_temp__2_n_81,Product_mul_temp__2_n_82,Product_mul_temp__2_n_83,Product_mul_temp__2_n_84,Product_mul_temp__2_n_85,Product_mul_temp__2_n_86,Product_mul_temp__2_n_87,Product_mul_temp__2_n_88,Product_mul_temp__2_n_89,Product_mul_temp__2_n_90,Product_mul_temp__2_n_91,Product_mul_temp__2_n_92,Product_mul_temp__2_n_93,Product_mul_temp__2_n_94,Product_mul_temp__2_n_95,Product_mul_temp__2_n_96,Product_mul_temp__2_n_97,Product_mul_temp__2_n_98,Product_mul_temp__2_n_99,Product_mul_temp__2_n_100,Product_mul_temp__2_n_101,Product_mul_temp__2_n_102,Product_mul_temp__2_n_103,Product_mul_temp__2_n_104,Product_mul_temp__2_n_105}),
        .PATTERNBDETECT(NLW_Product_mul_temp__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Product_mul_temp__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({Product_mul_temp__1_n_106,Product_mul_temp__1_n_107,Product_mul_temp__1_n_108,Product_mul_temp__1_n_109,Product_mul_temp__1_n_110,Product_mul_temp__1_n_111,Product_mul_temp__1_n_112,Product_mul_temp__1_n_113,Product_mul_temp__1_n_114,Product_mul_temp__1_n_115,Product_mul_temp__1_n_116,Product_mul_temp__1_n_117,Product_mul_temp__1_n_118,Product_mul_temp__1_n_119,Product_mul_temp__1_n_120,Product_mul_temp__1_n_121,Product_mul_temp__1_n_122,Product_mul_temp__1_n_123,Product_mul_temp__1_n_124,Product_mul_temp__1_n_125,Product_mul_temp__1_n_126,Product_mul_temp__1_n_127,Product_mul_temp__1_n_128,Product_mul_temp__1_n_129,Product_mul_temp__1_n_130,Product_mul_temp__1_n_131,Product_mul_temp__1_n_132,Product_mul_temp__1_n_133,Product_mul_temp__1_n_134,Product_mul_temp__1_n_135,Product_mul_temp__1_n_136,Product_mul_temp__1_n_137,Product_mul_temp__1_n_138,Product_mul_temp__1_n_139,Product_mul_temp__1_n_140,Product_mul_temp__1_n_141,Product_mul_temp__1_n_142,Product_mul_temp__1_n_143,Product_mul_temp__1_n_144,Product_mul_temp__1_n_145,Product_mul_temp__1_n_146,Product_mul_temp__1_n_147,Product_mul_temp__1_n_148,Product_mul_temp__1_n_149,Product_mul_temp__1_n_150,Product_mul_temp__1_n_151,Product_mul_temp__1_n_152,Product_mul_temp__1_n_153}),
        .PCOUT(NLW_Product_mul_temp__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Product_mul_temp__2_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hF055CC55)) 
    \dac0[10]_i_1 
       (.I0(cnt_reg[6]),
        .I1(wf[26]),
        .I2(wf[18]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hF055CC55)) 
    \dac0[11]_i_1 
       (.I0(cnt_reg[7]),
        .I1(wf[27]),
        .I2(wf[19]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hF055CC55)) 
    \dac0[12]_i_1 
       (.I0(cnt_reg[8]),
        .I1(wf[28]),
        .I2(wf[20]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hF055CC55)) 
    \dac0[13]_i_1 
       (.I0(cnt_reg[9]),
        .I1(wf[29]),
        .I2(wf[21]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[13]_i_10 
       (.I0(Product_mul_temp__2_n_73),
        .I1(Product_mul_temp__0_n_90),
        .O(\dac0[13]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[13]_i_11 
       (.I0(Product_mul_temp__2_n_74),
        .I1(Product_mul_temp__0_n_91),
        .O(\dac0[13]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[13]_i_4 
       (.I0(Product_mul_temp__2_n_63),
        .I1(Product_mul_temp__0_n_80),
        .O(\dac0[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[13]_i_5 
       (.I0(Product_mul_temp__2_n_64),
        .I1(Product_mul_temp__0_n_81),
        .O(\dac0[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[13]_i_6 
       (.I0(Product_mul_temp__2_n_65),
        .I1(Product_mul_temp__0_n_82),
        .O(\dac0[13]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[13]_i_7 
       (.I0(Product_mul_temp__2_n_66),
        .I1(Product_mul_temp__0_n_83),
        .O(\dac0[13]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[13]_i_8 
       (.I0(Product_mul_temp__2_n_71),
        .I1(Product_mul_temp__0_n_88),
        .O(\dac0[13]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[13]_i_9 
       (.I0(Product_mul_temp__2_n_72),
        .I1(Product_mul_temp__0_n_89),
        .O(\dac0[13]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF055CC55)) 
    \dac0[14]_i_1 
       (.I0(cnt_reg[10]),
        .I1(wf[30]),
        .I2(wf[22]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hF055CC55)) 
    \dac0[15]_i_1 
       (.I0(cnt_reg[11]),
        .I1(wf[31]),
        .I2(wf[23]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[15]_i_4 
       (.I0(Product_mul_temp__2_n_61),
        .I1(Product_mul_temp__0_n_78),
        .O(\dac0[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[15]_i_5 
       (.I0(Product_mul_temp__2_n_62),
        .I1(Product_mul_temp__0_n_79),
        .O(\dac0[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[15]_i_6 
       (.I0(Product_mul_temp__2_n_67),
        .I1(Product_mul_temp__0_n_84),
        .O(\dac0[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[15]_i_7 
       (.I0(Product_mul_temp__2_n_68),
        .I1(Product_mul_temp__0_n_85),
        .O(\dac0[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[15]_i_8 
       (.I0(Product_mul_temp__2_n_69),
        .I1(Product_mul_temp__0_n_86),
        .O(\dac0[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[15]_i_9 
       (.I0(Product_mul_temp__2_n_70),
        .I1(Product_mul_temp__0_n_87),
        .O(\dac0[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF055CC55)) 
    \dac0[4]_i_1 
       (.I0(cnt_reg[0]),
        .I1(wf[20]),
        .I2(wf[12]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hF055CC55)) 
    \dac0[5]_i_1 
       (.I0(cnt_reg[1]),
        .I1(wf[21]),
        .I2(wf[13]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_10 
       (.I0(Product_mul_temp__2_n_84),
        .I1(Product_mul_temp__0_n_101),
        .O(\dac0[5]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_11 
       (.I0(Product_mul_temp__2_n_85),
        .I1(Product_mul_temp__0_n_102),
        .O(\dac0[5]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_12 
       (.I0(Product_mul_temp__2_n_86),
        .I1(Product_mul_temp__0_n_103),
        .O(\dac0[5]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_14 
       (.I0(Product_mul_temp__2_n_87),
        .I1(Product_mul_temp__0_n_104),
        .O(\dac0[5]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_15 
       (.I0(Product_mul_temp__2_n_88),
        .I1(Product_mul_temp__0_n_105),
        .O(\dac0[5]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_16 
       (.I0(Product_mul_temp__2_n_89),
        .I1(Product_mul_temp_n_89),
        .O(\dac0[5]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_17 
       (.I0(Product_mul_temp__2_n_90),
        .I1(Product_mul_temp_n_90),
        .O(\dac0[5]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_19 
       (.I0(Product_mul_temp__2_n_91),
        .I1(Product_mul_temp_n_91),
        .O(\dac0[5]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_20 
       (.I0(Product_mul_temp__2_n_92),
        .I1(Product_mul_temp_n_92),
        .O(\dac0[5]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_21 
       (.I0(Product_mul_temp__2_n_93),
        .I1(Product_mul_temp_n_93),
        .O(\dac0[5]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_22 
       (.I0(Product_mul_temp__2_n_94),
        .I1(Product_mul_temp_n_94),
        .O(\dac0[5]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_24 
       (.I0(Product_mul_temp__2_n_95),
        .I1(Product_mul_temp_n_95),
        .O(\dac0[5]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_25 
       (.I0(Product_mul_temp__2_n_96),
        .I1(Product_mul_temp_n_96),
        .O(\dac0[5]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_26 
       (.I0(Product_mul_temp__2_n_97),
        .I1(Product_mul_temp_n_97),
        .O(\dac0[5]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_27 
       (.I0(Product_mul_temp__2_n_98),
        .I1(Product_mul_temp_n_98),
        .O(\dac0[5]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_29 
       (.I0(Product_mul_temp__2_n_99),
        .I1(Product_mul_temp_n_99),
        .O(\dac0[5]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_30 
       (.I0(Product_mul_temp__2_n_100),
        .I1(Product_mul_temp_n_100),
        .O(\dac0[5]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_31 
       (.I0(Product_mul_temp__2_n_101),
        .I1(Product_mul_temp_n_101),
        .O(\dac0[5]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_32 
       (.I0(Product_mul_temp__2_n_102),
        .I1(Product_mul_temp_n_102),
        .O(\dac0[5]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_33 
       (.I0(Product_mul_temp__2_n_103),
        .I1(Product_mul_temp_n_103),
        .O(\dac0[5]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_34 
       (.I0(Product_mul_temp__2_n_104),
        .I1(Product_mul_temp_n_104),
        .O(\dac0[5]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_35 
       (.I0(Product_mul_temp__2_n_105),
        .I1(Product_mul_temp_n_105),
        .O(\dac0[5]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_4 
       (.I0(Product_mul_temp__2_n_79),
        .I1(Product_mul_temp__0_n_96),
        .O(\dac0[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_5 
       (.I0(Product_mul_temp__2_n_80),
        .I1(Product_mul_temp__0_n_97),
        .O(\dac0[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_6 
       (.I0(Product_mul_temp__2_n_81),
        .I1(Product_mul_temp__0_n_98),
        .O(\dac0[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_7 
       (.I0(Product_mul_temp__2_n_82),
        .I1(Product_mul_temp__0_n_99),
        .O(\dac0[5]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[5]_i_9 
       (.I0(Product_mul_temp__2_n_83),
        .I1(Product_mul_temp__0_n_100),
        .O(\dac0[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF055CC55)) 
    \dac0[6]_i_1 
       (.I0(cnt_reg[2]),
        .I1(wf[22]),
        .I2(wf[14]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hF055CC55)) 
    \dac0[7]_i_1 
       (.I0(cnt_reg[3]),
        .I1(wf[23]),
        .I2(wf[15]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hF055CC55)) 
    \dac0[8]_i_1 
       (.I0(cnt_reg[4]),
        .I1(wf[24]),
        .I2(wf[16]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hF055CC55)) 
    \dac0[9]_i_1 
       (.I0(cnt_reg[5]),
        .I1(wf[25]),
        .I2(wf[17]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[9]_i_3 
       (.I0(Product_mul_temp__2_n_75),
        .I1(Product_mul_temp__0_n_92),
        .O(\dac0[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[9]_i_4 
       (.I0(Product_mul_temp__2_n_76),
        .I1(Product_mul_temp__0_n_93),
        .O(\dac0[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[9]_i_5 
       (.I0(Product_mul_temp__2_n_77),
        .I1(Product_mul_temp__0_n_94),
        .O(\dac0[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac0[9]_i_6 
       (.I0(Product_mul_temp__2_n_78),
        .I1(Product_mul_temp__0_n_95),
        .O(\dac0[9]_i_6_n_0 ));
  CARRY4 \dac0_reg[13]_i_2 
       (.CI(\dac0_reg[15]_i_3_n_0 ),
        .CO({\dac0_reg[13]_i_2_n_0 ,\dac0_reg[13]_i_2_n_1 ,\dac0_reg[13]_i_2_n_2 ,\dac0_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Product_mul_temp__2_n_63,Product_mul_temp__2_n_64,Product_mul_temp__2_n_65,Product_mul_temp__2_n_66}),
        .O(wf[29:26]),
        .S({\dac0[13]_i_4_n_0 ,\dac0[13]_i_5_n_0 ,\dac0[13]_i_6_n_0 ,\dac0[13]_i_7_n_0 }));
  CARRY4 \dac0_reg[13]_i_3 
       (.CI(\dac0_reg[9]_i_2_n_0 ),
        .CO({\dac0_reg[13]_i_3_n_0 ,\dac0_reg[13]_i_3_n_1 ,\dac0_reg[13]_i_3_n_2 ,\dac0_reg[13]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({Product_mul_temp__2_n_71,Product_mul_temp__2_n_72,Product_mul_temp__2_n_73,Product_mul_temp__2_n_74}),
        .O(wf[21:18]),
        .S({\dac0[13]_i_8_n_0 ,\dac0[13]_i_9_n_0 ,\dac0[13]_i_10_n_0 ,\dac0[13]_i_11_n_0 }));
  CARRY4 \dac0_reg[15]_i_2 
       (.CI(\dac0_reg[13]_i_2_n_0 ),
        .CO({\NLW_dac0_reg[15]_i_2_CO_UNCONNECTED [3:1],\dac0_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Product_mul_temp__2_n_62}),
        .O({\NLW_dac0_reg[15]_i_2_O_UNCONNECTED [3:2],wf[31:30]}),
        .S({1'b0,1'b0,\dac0[15]_i_4_n_0 ,\dac0[15]_i_5_n_0 }));
  CARRY4 \dac0_reg[15]_i_3 
       (.CI(\dac0_reg[13]_i_3_n_0 ),
        .CO({\dac0_reg[15]_i_3_n_0 ,\dac0_reg[15]_i_3_n_1 ,\dac0_reg[15]_i_3_n_2 ,\dac0_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({Product_mul_temp__2_n_67,Product_mul_temp__2_n_68,Product_mul_temp__2_n_69,Product_mul_temp__2_n_70}),
        .O(wf[25:22]),
        .S({\dac0[15]_i_6_n_0 ,\dac0[15]_i_7_n_0 ,\dac0[15]_i_8_n_0 ,\dac0[15]_i_9_n_0 }));
  CARRY4 \dac0_reg[5]_i_13 
       (.CI(\dac0_reg[5]_i_18_n_0 ),
        .CO({\dac0_reg[5]_i_13_n_0 ,\dac0_reg[5]_i_13_n_1 ,\dac0_reg[5]_i_13_n_2 ,\dac0_reg[5]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({Product_mul_temp__2_n_91,Product_mul_temp__2_n_92,Product_mul_temp__2_n_93,Product_mul_temp__2_n_94}),
        .O(\NLW_dac0_reg[5]_i_13_O_UNCONNECTED [3:0]),
        .S({\dac0[5]_i_19_n_0 ,\dac0[5]_i_20_n_0 ,\dac0[5]_i_21_n_0 ,\dac0[5]_i_22_n_0 }));
  CARRY4 \dac0_reg[5]_i_18 
       (.CI(\dac0_reg[5]_i_23_n_0 ),
        .CO({\dac0_reg[5]_i_18_n_0 ,\dac0_reg[5]_i_18_n_1 ,\dac0_reg[5]_i_18_n_2 ,\dac0_reg[5]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({Product_mul_temp__2_n_95,Product_mul_temp__2_n_96,Product_mul_temp__2_n_97,Product_mul_temp__2_n_98}),
        .O(\NLW_dac0_reg[5]_i_18_O_UNCONNECTED [3:0]),
        .S({\dac0[5]_i_24_n_0 ,\dac0[5]_i_25_n_0 ,\dac0[5]_i_26_n_0 ,\dac0[5]_i_27_n_0 }));
  CARRY4 \dac0_reg[5]_i_2 
       (.CI(\dac0_reg[5]_i_3_n_0 ),
        .CO({\dac0_reg[5]_i_2_n_0 ,\dac0_reg[5]_i_2_n_1 ,\dac0_reg[5]_i_2_n_2 ,\dac0_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Product_mul_temp__2_n_79,Product_mul_temp__2_n_80,Product_mul_temp__2_n_81,Product_mul_temp__2_n_82}),
        .O({wf[13:12],\NLW_dac0_reg[5]_i_2_O_UNCONNECTED [1:0]}),
        .S({\dac0[5]_i_4_n_0 ,\dac0[5]_i_5_n_0 ,\dac0[5]_i_6_n_0 ,\dac0[5]_i_7_n_0 }));
  CARRY4 \dac0_reg[5]_i_23 
       (.CI(\dac0_reg[5]_i_28_n_0 ),
        .CO({\dac0_reg[5]_i_23_n_0 ,\dac0_reg[5]_i_23_n_1 ,\dac0_reg[5]_i_23_n_2 ,\dac0_reg[5]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({Product_mul_temp__2_n_99,Product_mul_temp__2_n_100,Product_mul_temp__2_n_101,Product_mul_temp__2_n_102}),
        .O(\NLW_dac0_reg[5]_i_23_O_UNCONNECTED [3:0]),
        .S({\dac0[5]_i_29_n_0 ,\dac0[5]_i_30_n_0 ,\dac0[5]_i_31_n_0 ,\dac0[5]_i_32_n_0 }));
  CARRY4 \dac0_reg[5]_i_28 
       (.CI(1'b0),
        .CO({\dac0_reg[5]_i_28_n_0 ,\dac0_reg[5]_i_28_n_1 ,\dac0_reg[5]_i_28_n_2 ,\dac0_reg[5]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({Product_mul_temp__2_n_103,Product_mul_temp__2_n_104,Product_mul_temp__2_n_105,1'b0}),
        .O(\NLW_dac0_reg[5]_i_28_O_UNCONNECTED [3:0]),
        .S({\dac0[5]_i_33_n_0 ,\dac0[5]_i_34_n_0 ,\dac0[5]_i_35_n_0 ,Product_mul_temp__1_n_89}));
  CARRY4 \dac0_reg[5]_i_3 
       (.CI(\dac0_reg[5]_i_8_n_0 ),
        .CO({\dac0_reg[5]_i_3_n_0 ,\dac0_reg[5]_i_3_n_1 ,\dac0_reg[5]_i_3_n_2 ,\dac0_reg[5]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({Product_mul_temp__2_n_83,Product_mul_temp__2_n_84,Product_mul_temp__2_n_85,Product_mul_temp__2_n_86}),
        .O(\NLW_dac0_reg[5]_i_3_O_UNCONNECTED [3:0]),
        .S({\dac0[5]_i_9_n_0 ,\dac0[5]_i_10_n_0 ,\dac0[5]_i_11_n_0 ,\dac0[5]_i_12_n_0 }));
  CARRY4 \dac0_reg[5]_i_8 
       (.CI(\dac0_reg[5]_i_13_n_0 ),
        .CO({\dac0_reg[5]_i_8_n_0 ,\dac0_reg[5]_i_8_n_1 ,\dac0_reg[5]_i_8_n_2 ,\dac0_reg[5]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({Product_mul_temp__2_n_87,Product_mul_temp__2_n_88,Product_mul_temp__2_n_89,Product_mul_temp__2_n_90}),
        .O(\NLW_dac0_reg[5]_i_8_O_UNCONNECTED [3:0]),
        .S({\dac0[5]_i_14_n_0 ,\dac0[5]_i_15_n_0 ,\dac0[5]_i_16_n_0 ,\dac0[5]_i_17_n_0 }));
  CARRY4 \dac0_reg[9]_i_2 
       (.CI(\dac0_reg[5]_i_2_n_0 ),
        .CO({\dac0_reg[9]_i_2_n_0 ,\dac0_reg[9]_i_2_n_1 ,\dac0_reg[9]_i_2_n_2 ,\dac0_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Product_mul_temp__2_n_75,Product_mul_temp__2_n_76,Product_mul_temp__2_n_77,Product_mul_temp__2_n_78}),
        .O(wf[17:14]),
        .S({\dac0[9]_i_3_n_0 ,\dac0[9]_i_4_n_0 ,\dac0[9]_i_5_n_0 ,\dac0[9]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dt_2_mul_temp
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\Delay20_reg_reg[1]_2 [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dt_2_mul_temp_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\Delay20_reg_reg[1]_2 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dt_2_mul_temp_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dt_2_mul_temp_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dt_2_mul_temp_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dt_2_mul_temp_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dt_2_mul_temp_OVERFLOW_UNCONNECTED),
        .P({dt_2_mul_temp_n_58,dt_2_mul_temp_n_59,dt_2_mul_temp_n_60,dt_2_mul_temp_n_61,dt_2_mul_temp_n_62,dt_2_mul_temp_n_63,dt_2_mul_temp_n_64,dt_2_mul_temp_n_65,dt_2_mul_temp_n_66,dt_2_mul_temp_n_67,dt_2_mul_temp_n_68,dt_2_mul_temp_n_69,dt_2_mul_temp_n_70,dt_2_mul_temp_n_71,dt_2_mul_temp_n_72,dt_2_mul_temp_n_73,dt_2_mul_temp_n_74,dt_2_mul_temp_n_75,dt_2_mul_temp_n_76,dt_2_mul_temp_n_77,dt_2_mul_temp_n_78,dt_2_mul_temp_n_79,dt_2_mul_temp_n_80,dt_2_mul_temp_n_81,dt_2_mul_temp_n_82,dt_2_mul_temp_n_83,dt_2_mul_temp_n_84,dt_2_mul_temp_n_85,dt_2_mul_temp_n_86,dt_2_mul_temp_n_87,dt_2_mul_temp_n_88,dt_2_mul_temp_n_89,dt_2_mul_temp_n_90,dt_2_mul_temp_n_91,dt_2_mul_temp_n_92,dt_2_mul_temp_n_93,dt_2_mul_temp_n_94,dt_2_mul_temp_n_95,dt_2_mul_temp_n_96,dt_2_mul_temp_n_97,dt_2_mul_temp_n_98,dt_2_mul_temp_n_99,dt_2_mul_temp_n_100,dt_2_mul_temp_n_101,dt_2_mul_temp_n_102,dt_2_mul_temp_n_103,dt_2_mul_temp_n_104,dt_2_mul_temp_n_105}),
        .PATTERNBDETECT(NLW_dt_2_mul_temp_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dt_2_mul_temp_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dt_2_mul_temp_n_106,dt_2_mul_temp_n_107,dt_2_mul_temp_n_108,dt_2_mul_temp_n_109,dt_2_mul_temp_n_110,dt_2_mul_temp_n_111,dt_2_mul_temp_n_112,dt_2_mul_temp_n_113,dt_2_mul_temp_n_114,dt_2_mul_temp_n_115,dt_2_mul_temp_n_116,dt_2_mul_temp_n_117,dt_2_mul_temp_n_118,dt_2_mul_temp_n_119,dt_2_mul_temp_n_120,dt_2_mul_temp_n_121,dt_2_mul_temp_n_122,dt_2_mul_temp_n_123,dt_2_mul_temp_n_124,dt_2_mul_temp_n_125,dt_2_mul_temp_n_126,dt_2_mul_temp_n_127,dt_2_mul_temp_n_128,dt_2_mul_temp_n_129,dt_2_mul_temp_n_130,dt_2_mul_temp_n_131,dt_2_mul_temp_n_132,dt_2_mul_temp_n_133,dt_2_mul_temp_n_134,dt_2_mul_temp_n_135,dt_2_mul_temp_n_136,dt_2_mul_temp_n_137,dt_2_mul_temp_n_138,dt_2_mul_temp_n_139,dt_2_mul_temp_n_140,dt_2_mul_temp_n_141,dt_2_mul_temp_n_142,dt_2_mul_temp_n_143,dt_2_mul_temp_n_144,dt_2_mul_temp_n_145,dt_2_mul_temp_n_146,dt_2_mul_temp_n_147,dt_2_mul_temp_n_148,dt_2_mul_temp_n_149,dt_2_mul_temp_n_150,dt_2_mul_temp_n_151,dt_2_mul_temp_n_152,dt_2_mul_temp_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dt_2_mul_temp_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dt_2_mul_temp__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\Delay20_reg_reg[1]_2 [31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dt_2_mul_temp__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\Delay20_reg_reg[1]_2 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dt_2_mul_temp__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dt_2_mul_temp__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dt_2_mul_temp__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dt_2_mul_temp__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dt_2_mul_temp__0_OVERFLOW_UNCONNECTED),
        .P({dt_2_mul_temp__0_n_58,dt_2_mul_temp__0_n_59,dt_2_mul_temp__0_n_60,dt_2_mul_temp__0_n_61,dt_2_mul_temp__0_n_62,dt_2_mul_temp__0_n_63,dt_2_mul_temp__0_n_64,dt_2_mul_temp__0_n_65,dt_2_mul_temp__0_n_66,dt_2_mul_temp__0_n_67,dt_2_mul_temp__0_n_68,dt_2_mul_temp__0_n_69,dt_2_mul_temp__0_n_70,dt_2_mul_temp__0_n_71,dt_2_mul_temp__0_n_72,dt_2_mul_temp__0_n_73,dt_2_mul_temp__0_n_74,dt_2_mul_temp__0_n_75,dt_2_mul_temp__0_n_76,dt_2_mul_temp__0_n_77,dt_2_mul_temp__0_n_78,dt_2_mul_temp__0_n_79,dt_2_mul_temp__0_n_80,dt_2_mul_temp__0_n_81,dt_2_mul_temp__0_n_82,dt_2_mul_temp__0_n_83,dt_2_mul_temp__0_n_84,dt_2_mul_temp__0_n_85,dt_2_mul_temp__0_n_86,dt_2_mul_temp__0_n_87,dt_2_mul_temp__0_n_88,dt_2_mul_temp__0_n_89,dt_2_mul_temp__0_n_90,dt_2_mul_temp__0_n_91,dt_2_mul_temp__0_n_92,dt_2_mul_temp__0_n_93,dt_2_mul_temp__0_n_94,dt_2_mul_temp__0_n_95,dt_2_mul_temp__0_n_96,dt_2_mul_temp__0_n_97,dt_2_mul_temp__0_n_98,dt_2_mul_temp__0_n_99,dt_2_mul_temp__0_n_100,dt_2_mul_temp__0_n_101,dt_2_mul_temp__0_n_102,dt_2_mul_temp__0_n_103,dt_2_mul_temp__0_n_104,dt_2_mul_temp__0_n_105}),
        .PATTERNBDETECT(NLW_dt_2_mul_temp__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dt_2_mul_temp__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dt_2_mul_temp_n_106,dt_2_mul_temp_n_107,dt_2_mul_temp_n_108,dt_2_mul_temp_n_109,dt_2_mul_temp_n_110,dt_2_mul_temp_n_111,dt_2_mul_temp_n_112,dt_2_mul_temp_n_113,dt_2_mul_temp_n_114,dt_2_mul_temp_n_115,dt_2_mul_temp_n_116,dt_2_mul_temp_n_117,dt_2_mul_temp_n_118,dt_2_mul_temp_n_119,dt_2_mul_temp_n_120,dt_2_mul_temp_n_121,dt_2_mul_temp_n_122,dt_2_mul_temp_n_123,dt_2_mul_temp_n_124,dt_2_mul_temp_n_125,dt_2_mul_temp_n_126,dt_2_mul_temp_n_127,dt_2_mul_temp_n_128,dt_2_mul_temp_n_129,dt_2_mul_temp_n_130,dt_2_mul_temp_n_131,dt_2_mul_temp_n_132,dt_2_mul_temp_n_133,dt_2_mul_temp_n_134,dt_2_mul_temp_n_135,dt_2_mul_temp_n_136,dt_2_mul_temp_n_137,dt_2_mul_temp_n_138,dt_2_mul_temp_n_139,dt_2_mul_temp_n_140,dt_2_mul_temp_n_141,dt_2_mul_temp_n_142,dt_2_mul_temp_n_143,dt_2_mul_temp_n_144,dt_2_mul_temp_n_145,dt_2_mul_temp_n_146,dt_2_mul_temp_n_147,dt_2_mul_temp_n_148,dt_2_mul_temp_n_149,dt_2_mul_temp_n_150,dt_2_mul_temp_n_151,dt_2_mul_temp_n_152,dt_2_mul_temp_n_153}),
        .PCOUT(NLW_dt_2_mul_temp__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dt_2_mul_temp__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dt_2_mul_temp__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\Delay20_reg_reg[1]_2 [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dt_2_mul_temp__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\Delay20_reg_reg[1]_2 [16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dt_2_mul_temp__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dt_2_mul_temp__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dt_2_mul_temp__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dt_2_mul_temp__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dt_2_mul_temp__1_OVERFLOW_UNCONNECTED),
        .P({dt_2_mul_temp__1_n_58,dt_2_mul_temp__1_n_59,dt_2_mul_temp__1_n_60,dt_2_mul_temp__1_n_61,dt_2_mul_temp__1_n_62,dt_2_mul_temp__1_n_63,dt_2_mul_temp__1_n_64,dt_2_mul_temp__1_n_65,dt_2_mul_temp__1_n_66,dt_2_mul_temp__1_n_67,dt_2_mul_temp__1_n_68,dt_2_mul_temp__1_n_69,dt_2_mul_temp__1_n_70,dt_2_mul_temp__1_n_71,dt_2_mul_temp__1_n_72,dt_2_mul_temp__1_n_73,dt_2_mul_temp__1_n_74,dt_2_mul_temp__1_n_75,dt_2_mul_temp__1_n_76,dt_2_mul_temp__1_n_77,dt_2_mul_temp__1_n_78,dt_2_mul_temp__1_n_79,dt_2_mul_temp__1_n_80,dt_2_mul_temp__1_n_81,dt_2_mul_temp__1_n_82,dt_2_mul_temp__1_n_83,dt_2_mul_temp__1_n_84,dt_2_mul_temp__1_n_85,dt_2_mul_temp__1_n_86,dt_2_mul_temp__1_n_87,dt_2_mul_temp__1_n_88,dt_2_mul_temp__1_n_89,dt_2_mul_temp__1_n_90,dt_2_mul_temp__1_n_91,dt_2_mul_temp__1_n_92,dt_2_mul_temp__1_n_93,dt_2_mul_temp__1_n_94,dt_2_mul_temp__1_n_95,dt_2_mul_temp__1_n_96,dt_2_mul_temp__1_n_97,dt_2_mul_temp__1_n_98,dt_2_mul_temp__1_n_99,dt_2_mul_temp__1_n_100,dt_2_mul_temp__1_n_101,dt_2_mul_temp__1_n_102,dt_2_mul_temp__1_n_103,dt_2_mul_temp__1_n_104,dt_2_mul_temp__1_n_105}),
        .PATTERNBDETECT(NLW_dt_2_mul_temp__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dt_2_mul_temp__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dt_2_mul_temp__1_n_106,dt_2_mul_temp__1_n_107,dt_2_mul_temp__1_n_108,dt_2_mul_temp__1_n_109,dt_2_mul_temp__1_n_110,dt_2_mul_temp__1_n_111,dt_2_mul_temp__1_n_112,dt_2_mul_temp__1_n_113,dt_2_mul_temp__1_n_114,dt_2_mul_temp__1_n_115,dt_2_mul_temp__1_n_116,dt_2_mul_temp__1_n_117,dt_2_mul_temp__1_n_118,dt_2_mul_temp__1_n_119,dt_2_mul_temp__1_n_120,dt_2_mul_temp__1_n_121,dt_2_mul_temp__1_n_122,dt_2_mul_temp__1_n_123,dt_2_mul_temp__1_n_124,dt_2_mul_temp__1_n_125,dt_2_mul_temp__1_n_126,dt_2_mul_temp__1_n_127,dt_2_mul_temp__1_n_128,dt_2_mul_temp__1_n_129,dt_2_mul_temp__1_n_130,dt_2_mul_temp__1_n_131,dt_2_mul_temp__1_n_132,dt_2_mul_temp__1_n_133,dt_2_mul_temp__1_n_134,dt_2_mul_temp__1_n_135,dt_2_mul_temp__1_n_136,dt_2_mul_temp__1_n_137,dt_2_mul_temp__1_n_138,dt_2_mul_temp__1_n_139,dt_2_mul_temp__1_n_140,dt_2_mul_temp__1_n_141,dt_2_mul_temp__1_n_142,dt_2_mul_temp__1_n_143,dt_2_mul_temp__1_n_144,dt_2_mul_temp__1_n_145,dt_2_mul_temp__1_n_146,dt_2_mul_temp__1_n_147,dt_2_mul_temp__1_n_148,dt_2_mul_temp__1_n_149,dt_2_mul_temp__1_n_150,dt_2_mul_temp__1_n_151,dt_2_mul_temp__1_n_152,dt_2_mul_temp__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dt_2_mul_temp__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dt_2_mul_temp__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\Delay20_reg_reg[1]_2 [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dt_2_mul_temp__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\Delay20_reg_reg[1]_2 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dt_2_mul_temp__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dt_2_mul_temp__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dt_2_mul_temp__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dt_2_mul_temp__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dt_2_mul_temp__2_OVERFLOW_UNCONNECTED),
        .P({dt_2_mul_temp__2_n_58,dt_2_mul_temp__2_n_59,dt_2_mul_temp__2_n_60,dt_2_mul_temp__2_n_61,dt_2_mul_temp__2_n_62,dt_2_mul_temp__2_n_63,dt_2_mul_temp__2_n_64,dt_2_mul_temp__2_n_65,dt_2_mul_temp__2_n_66,dt_2_mul_temp__2_n_67,dt_2_mul_temp__2_n_68,dt_2_mul_temp__2_n_69,dt_2_mul_temp__2_n_70,dt_2_mul_temp__2_n_71,dt_2_mul_temp__2_n_72,dt_2_mul_temp__2_n_73,dt_2_mul_temp__2_n_74,dt_2_mul_temp__2_n_75,dt_2_mul_temp__2_n_76,dt_2_mul_temp__2_n_77,dt_2_mul_temp__2_n_78,dt_2_mul_temp__2_n_79,dt_2_mul_temp__2_n_80,dt_2_mul_temp__2_n_81,dt_2_mul_temp__2_n_82,dt_2_mul_temp__2_n_83,dt_2_mul_temp__2_n_84,dt_2_mul_temp__2_n_85,dt_2_mul_temp__2_n_86,dt_2_mul_temp__2_n_87,dt_2_mul_temp__2_n_88,dt_2_mul_temp__2_n_89,dt_2_mul_temp__2_n_90,dt_2_mul_temp__2_n_91,dt_2_mul_temp__2_n_92,dt_2_mul_temp__2_n_93,dt_2_mul_temp__2_n_94,dt_2_mul_temp__2_n_95,dt_2_mul_temp__2_n_96,dt_2_mul_temp__2_n_97,dt_2_mul_temp__2_n_98,dt_2_mul_temp__2_n_99,dt_2_mul_temp__2_n_100,dt_2_mul_temp__2_n_101,dt_2_mul_temp__2_n_102,dt_2_mul_temp__2_n_103,dt_2_mul_temp__2_n_104,dt_2_mul_temp__2_n_105}),
        .PATTERNBDETECT(NLW_dt_2_mul_temp__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dt_2_mul_temp__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({dt_2_mul_temp__1_n_106,dt_2_mul_temp__1_n_107,dt_2_mul_temp__1_n_108,dt_2_mul_temp__1_n_109,dt_2_mul_temp__1_n_110,dt_2_mul_temp__1_n_111,dt_2_mul_temp__1_n_112,dt_2_mul_temp__1_n_113,dt_2_mul_temp__1_n_114,dt_2_mul_temp__1_n_115,dt_2_mul_temp__1_n_116,dt_2_mul_temp__1_n_117,dt_2_mul_temp__1_n_118,dt_2_mul_temp__1_n_119,dt_2_mul_temp__1_n_120,dt_2_mul_temp__1_n_121,dt_2_mul_temp__1_n_122,dt_2_mul_temp__1_n_123,dt_2_mul_temp__1_n_124,dt_2_mul_temp__1_n_125,dt_2_mul_temp__1_n_126,dt_2_mul_temp__1_n_127,dt_2_mul_temp__1_n_128,dt_2_mul_temp__1_n_129,dt_2_mul_temp__1_n_130,dt_2_mul_temp__1_n_131,dt_2_mul_temp__1_n_132,dt_2_mul_temp__1_n_133,dt_2_mul_temp__1_n_134,dt_2_mul_temp__1_n_135,dt_2_mul_temp__1_n_136,dt_2_mul_temp__1_n_137,dt_2_mul_temp__1_n_138,dt_2_mul_temp__1_n_139,dt_2_mul_temp__1_n_140,dt_2_mul_temp__1_n_141,dt_2_mul_temp__1_n_142,dt_2_mul_temp__1_n_143,dt_2_mul_temp__1_n_144,dt_2_mul_temp__1_n_145,dt_2_mul_temp__1_n_146,dt_2_mul_temp__1_n_147,dt_2_mul_temp__1_n_148,dt_2_mul_temp__1_n_149,dt_2_mul_temp__1_n_150,dt_2_mul_temp__1_n_151,dt_2_mul_temp__1_n_152,dt_2_mul_temp__1_n_153}),
        .PCOUT(NLW_dt_2_mul_temp__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dt_2_mul_temp__2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[11]_i_2 
       (.I0(dt_2_mul_temp__2_n_79),
        .I1(dt_2_mul_temp__0_n_96),
        .O(\dt_2_out1_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[11]_i_3 
       (.I0(dt_2_mul_temp__2_n_80),
        .I1(dt_2_mul_temp__0_n_97),
        .O(\dt_2_out1_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[11]_i_4 
       (.I0(dt_2_mul_temp__2_n_81),
        .I1(dt_2_mul_temp__0_n_98),
        .O(\dt_2_out1_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[11]_i_5 
       (.I0(dt_2_mul_temp__2_n_82),
        .I1(dt_2_mul_temp__0_n_99),
        .O(\dt_2_out1_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[15]_i_2 
       (.I0(dt_2_mul_temp__2_n_75),
        .I1(dt_2_mul_temp__0_n_92),
        .O(\dt_2_out1_1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[15]_i_3 
       (.I0(dt_2_mul_temp__2_n_76),
        .I1(dt_2_mul_temp__0_n_93),
        .O(\dt_2_out1_1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[15]_i_4 
       (.I0(dt_2_mul_temp__2_n_77),
        .I1(dt_2_mul_temp__0_n_94),
        .O(\dt_2_out1_1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[15]_i_5 
       (.I0(dt_2_mul_temp__2_n_78),
        .I1(dt_2_mul_temp__0_n_95),
        .O(\dt_2_out1_1[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[19]_i_2 
       (.I0(dt_2_mul_temp__2_n_71),
        .I1(dt_2_mul_temp__0_n_88),
        .O(\dt_2_out1_1[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[19]_i_3 
       (.I0(dt_2_mul_temp__2_n_72),
        .I1(dt_2_mul_temp__0_n_89),
        .O(\dt_2_out1_1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[19]_i_4 
       (.I0(dt_2_mul_temp__2_n_73),
        .I1(dt_2_mul_temp__0_n_90),
        .O(\dt_2_out1_1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[19]_i_5 
       (.I0(dt_2_mul_temp__2_n_74),
        .I1(dt_2_mul_temp__0_n_91),
        .O(\dt_2_out1_1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[23]_i_2 
       (.I0(dt_2_mul_temp__2_n_67),
        .I1(dt_2_mul_temp__0_n_84),
        .O(\dt_2_out1_1[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[23]_i_3 
       (.I0(dt_2_mul_temp__2_n_68),
        .I1(dt_2_mul_temp__0_n_85),
        .O(\dt_2_out1_1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[23]_i_4 
       (.I0(dt_2_mul_temp__2_n_69),
        .I1(dt_2_mul_temp__0_n_86),
        .O(\dt_2_out1_1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[23]_i_5 
       (.I0(dt_2_mul_temp__2_n_70),
        .I1(dt_2_mul_temp__0_n_87),
        .O(\dt_2_out1_1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[27]_i_2 
       (.I0(dt_2_mul_temp__2_n_63),
        .I1(dt_2_mul_temp__0_n_80),
        .O(\dt_2_out1_1[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[27]_i_3 
       (.I0(dt_2_mul_temp__2_n_64),
        .I1(dt_2_mul_temp__0_n_81),
        .O(\dt_2_out1_1[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[27]_i_4 
       (.I0(dt_2_mul_temp__2_n_65),
        .I1(dt_2_mul_temp__0_n_82),
        .O(\dt_2_out1_1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[27]_i_5 
       (.I0(dt_2_mul_temp__2_n_66),
        .I1(dt_2_mul_temp__0_n_83),
        .O(\dt_2_out1_1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[31]_i_2 
       (.I0(dt_2_mul_temp__2_n_59),
        .I1(dt_2_mul_temp__0_n_76),
        .O(\dt_2_out1_1[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[31]_i_3 
       (.I0(dt_2_mul_temp__2_n_60),
        .I1(dt_2_mul_temp__0_n_77),
        .O(\dt_2_out1_1[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[31]_i_4 
       (.I0(dt_2_mul_temp__2_n_61),
        .I1(dt_2_mul_temp__0_n_78),
        .O(\dt_2_out1_1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[31]_i_5 
       (.I0(dt_2_mul_temp__2_n_62),
        .I1(dt_2_mul_temp__0_n_79),
        .O(\dt_2_out1_1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_10 
       (.I0(dt_2_mul_temp__2_n_93),
        .I1(dt_2_mul_temp_n_93),
        .O(\dt_2_out1_1[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_11 
       (.I0(dt_2_mul_temp__2_n_94),
        .I1(dt_2_mul_temp_n_94),
        .O(\dt_2_out1_1[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_13 
       (.I0(dt_2_mul_temp__2_n_95),
        .I1(dt_2_mul_temp_n_95),
        .O(\dt_2_out1_1[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_14 
       (.I0(dt_2_mul_temp__2_n_96),
        .I1(dt_2_mul_temp_n_96),
        .O(\dt_2_out1_1[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_15 
       (.I0(dt_2_mul_temp__2_n_97),
        .I1(dt_2_mul_temp_n_97),
        .O(\dt_2_out1_1[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_16 
       (.I0(dt_2_mul_temp__2_n_98),
        .I1(dt_2_mul_temp_n_98),
        .O(\dt_2_out1_1[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_18 
       (.I0(dt_2_mul_temp__2_n_99),
        .I1(dt_2_mul_temp_n_99),
        .O(\dt_2_out1_1[3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_19 
       (.I0(dt_2_mul_temp__2_n_100),
        .I1(dt_2_mul_temp_n_100),
        .O(\dt_2_out1_1[3]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_20 
       (.I0(dt_2_mul_temp__2_n_101),
        .I1(dt_2_mul_temp_n_101),
        .O(\dt_2_out1_1[3]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_21 
       (.I0(dt_2_mul_temp__2_n_102),
        .I1(dt_2_mul_temp_n_102),
        .O(\dt_2_out1_1[3]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_22 
       (.I0(dt_2_mul_temp__2_n_103),
        .I1(dt_2_mul_temp_n_103),
        .O(\dt_2_out1_1[3]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_23 
       (.I0(dt_2_mul_temp__2_n_104),
        .I1(dt_2_mul_temp_n_104),
        .O(\dt_2_out1_1[3]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_24 
       (.I0(dt_2_mul_temp__2_n_105),
        .I1(dt_2_mul_temp_n_105),
        .O(\dt_2_out1_1[3]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_3 
       (.I0(dt_2_mul_temp__2_n_87),
        .I1(dt_2_mul_temp__0_n_104),
        .O(\dt_2_out1_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_4 
       (.I0(dt_2_mul_temp__2_n_88),
        .I1(dt_2_mul_temp__0_n_105),
        .O(\dt_2_out1_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_5 
       (.I0(dt_2_mul_temp__2_n_89),
        .I1(dt_2_mul_temp_n_89),
        .O(\dt_2_out1_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_6 
       (.I0(dt_2_mul_temp__2_n_90),
        .I1(dt_2_mul_temp_n_90),
        .O(\dt_2_out1_1[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_8 
       (.I0(dt_2_mul_temp__2_n_91),
        .I1(dt_2_mul_temp_n_91),
        .O(\dt_2_out1_1[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[3]_i_9 
       (.I0(dt_2_mul_temp__2_n_92),
        .I1(dt_2_mul_temp_n_92),
        .O(\dt_2_out1_1[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[7]_i_2 
       (.I0(dt_2_mul_temp__2_n_83),
        .I1(dt_2_mul_temp__0_n_100),
        .O(\dt_2_out1_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[7]_i_3 
       (.I0(dt_2_mul_temp__2_n_84),
        .I1(dt_2_mul_temp__0_n_101),
        .O(\dt_2_out1_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[7]_i_4 
       (.I0(dt_2_mul_temp__2_n_85),
        .I1(dt_2_mul_temp__0_n_102),
        .O(\dt_2_out1_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dt_2_out1_1[7]_i_5 
       (.I0(dt_2_mul_temp__2_n_86),
        .I1(dt_2_mul_temp__0_n_103),
        .O(\dt_2_out1_1[7]_i_5_n_0 ));
  FDCE \dt_2_out1_1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[0]),
        .Q(dt_2_out1_1[0]));
  FDCE \dt_2_out1_1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[10]),
        .Q(dt_2_out1_1[10]));
  FDCE \dt_2_out1_1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[11]),
        .Q(dt_2_out1_1[11]));
  CARRY4 \dt_2_out1_1_reg[11]_i_1 
       (.CI(\dt_2_out1_1_reg[7]_i_1_n_0 ),
        .CO({\dt_2_out1_1_reg[11]_i_1_n_0 ,\dt_2_out1_1_reg[11]_i_1_n_1 ,\dt_2_out1_1_reg[11]_i_1_n_2 ,\dt_2_out1_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_2_mul_temp__2_n_79,dt_2_mul_temp__2_n_80,dt_2_mul_temp__2_n_81,dt_2_mul_temp__2_n_82}),
        .O(dt_2_out1[11:8]),
        .S({\dt_2_out1_1[11]_i_2_n_0 ,\dt_2_out1_1[11]_i_3_n_0 ,\dt_2_out1_1[11]_i_4_n_0 ,\dt_2_out1_1[11]_i_5_n_0 }));
  FDCE \dt_2_out1_1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[12]),
        .Q(dt_2_out1_1[12]));
  FDCE \dt_2_out1_1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[13]),
        .Q(dt_2_out1_1[13]));
  FDCE \dt_2_out1_1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[14]),
        .Q(dt_2_out1_1[14]));
  FDCE \dt_2_out1_1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[15]),
        .Q(dt_2_out1_1[15]));
  CARRY4 \dt_2_out1_1_reg[15]_i_1 
       (.CI(\dt_2_out1_1_reg[11]_i_1_n_0 ),
        .CO({\dt_2_out1_1_reg[15]_i_1_n_0 ,\dt_2_out1_1_reg[15]_i_1_n_1 ,\dt_2_out1_1_reg[15]_i_1_n_2 ,\dt_2_out1_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_2_mul_temp__2_n_75,dt_2_mul_temp__2_n_76,dt_2_mul_temp__2_n_77,dt_2_mul_temp__2_n_78}),
        .O(dt_2_out1[15:12]),
        .S({\dt_2_out1_1[15]_i_2_n_0 ,\dt_2_out1_1[15]_i_3_n_0 ,\dt_2_out1_1[15]_i_4_n_0 ,\dt_2_out1_1[15]_i_5_n_0 }));
  FDCE \dt_2_out1_1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[16]),
        .Q(dt_2_out1_1[16]));
  FDCE \dt_2_out1_1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[17]),
        .Q(dt_2_out1_1[17]));
  FDCE \dt_2_out1_1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[18]),
        .Q(dt_2_out1_1[18]));
  FDCE \dt_2_out1_1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[19]),
        .Q(dt_2_out1_1[19]));
  CARRY4 \dt_2_out1_1_reg[19]_i_1 
       (.CI(\dt_2_out1_1_reg[15]_i_1_n_0 ),
        .CO({\dt_2_out1_1_reg[19]_i_1_n_0 ,\dt_2_out1_1_reg[19]_i_1_n_1 ,\dt_2_out1_1_reg[19]_i_1_n_2 ,\dt_2_out1_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_2_mul_temp__2_n_71,dt_2_mul_temp__2_n_72,dt_2_mul_temp__2_n_73,dt_2_mul_temp__2_n_74}),
        .O(dt_2_out1[19:16]),
        .S({\dt_2_out1_1[19]_i_2_n_0 ,\dt_2_out1_1[19]_i_3_n_0 ,\dt_2_out1_1[19]_i_4_n_0 ,\dt_2_out1_1[19]_i_5_n_0 }));
  FDCE \dt_2_out1_1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[1]),
        .Q(dt_2_out1_1[1]));
  FDCE \dt_2_out1_1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[20]),
        .Q(dt_2_out1_1[20]));
  FDCE \dt_2_out1_1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[21]),
        .Q(dt_2_out1_1[21]));
  FDCE \dt_2_out1_1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[22]),
        .Q(dt_2_out1_1[22]));
  FDCE \dt_2_out1_1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[23]),
        .Q(dt_2_out1_1[23]));
  CARRY4 \dt_2_out1_1_reg[23]_i_1 
       (.CI(\dt_2_out1_1_reg[19]_i_1_n_0 ),
        .CO({\dt_2_out1_1_reg[23]_i_1_n_0 ,\dt_2_out1_1_reg[23]_i_1_n_1 ,\dt_2_out1_1_reg[23]_i_1_n_2 ,\dt_2_out1_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_2_mul_temp__2_n_67,dt_2_mul_temp__2_n_68,dt_2_mul_temp__2_n_69,dt_2_mul_temp__2_n_70}),
        .O(dt_2_out1[23:20]),
        .S({\dt_2_out1_1[23]_i_2_n_0 ,\dt_2_out1_1[23]_i_3_n_0 ,\dt_2_out1_1[23]_i_4_n_0 ,\dt_2_out1_1[23]_i_5_n_0 }));
  FDCE \dt_2_out1_1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[24]),
        .Q(dt_2_out1_1[24]));
  FDCE \dt_2_out1_1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[25]),
        .Q(dt_2_out1_1[25]));
  FDCE \dt_2_out1_1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[26]),
        .Q(dt_2_out1_1[26]));
  FDCE \dt_2_out1_1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[27]),
        .Q(dt_2_out1_1[27]));
  CARRY4 \dt_2_out1_1_reg[27]_i_1 
       (.CI(\dt_2_out1_1_reg[23]_i_1_n_0 ),
        .CO({\dt_2_out1_1_reg[27]_i_1_n_0 ,\dt_2_out1_1_reg[27]_i_1_n_1 ,\dt_2_out1_1_reg[27]_i_1_n_2 ,\dt_2_out1_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_2_mul_temp__2_n_63,dt_2_mul_temp__2_n_64,dt_2_mul_temp__2_n_65,dt_2_mul_temp__2_n_66}),
        .O(dt_2_out1[27:24]),
        .S({\dt_2_out1_1[27]_i_2_n_0 ,\dt_2_out1_1[27]_i_3_n_0 ,\dt_2_out1_1[27]_i_4_n_0 ,\dt_2_out1_1[27]_i_5_n_0 }));
  FDCE \dt_2_out1_1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[28]),
        .Q(dt_2_out1_1[28]));
  FDCE \dt_2_out1_1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[29]),
        .Q(dt_2_out1_1[29]));
  FDCE \dt_2_out1_1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[2]),
        .Q(dt_2_out1_1[2]));
  FDCE \dt_2_out1_1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[30]),
        .Q(dt_2_out1_1[30]));
  FDCE \dt_2_out1_1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[31]),
        .Q(dt_2_out1_1[31]));
  CARRY4 \dt_2_out1_1_reg[31]_i_1 
       (.CI(\dt_2_out1_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_dt_2_out1_1_reg[31]_i_1_CO_UNCONNECTED [3],\dt_2_out1_1_reg[31]_i_1_n_1 ,\dt_2_out1_1_reg[31]_i_1_n_2 ,\dt_2_out1_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dt_2_mul_temp__2_n_60,dt_2_mul_temp__2_n_61,dt_2_mul_temp__2_n_62}),
        .O(dt_2_out1[31:28]),
        .S({\dt_2_out1_1[31]_i_2_n_0 ,\dt_2_out1_1[31]_i_3_n_0 ,\dt_2_out1_1[31]_i_4_n_0 ,\dt_2_out1_1[31]_i_5_n_0 }));
  FDCE \dt_2_out1_1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[3]),
        .Q(dt_2_out1_1[3]));
  CARRY4 \dt_2_out1_1_reg[3]_i_1 
       (.CI(\dt_2_out1_1_reg[3]_i_2_n_0 ),
        .CO({\dt_2_out1_1_reg[3]_i_1_n_0 ,\dt_2_out1_1_reg[3]_i_1_n_1 ,\dt_2_out1_1_reg[3]_i_1_n_2 ,\dt_2_out1_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_2_mul_temp__2_n_87,dt_2_mul_temp__2_n_88,dt_2_mul_temp__2_n_89,dt_2_mul_temp__2_n_90}),
        .O(dt_2_out1[3:0]),
        .S({\dt_2_out1_1[3]_i_3_n_0 ,\dt_2_out1_1[3]_i_4_n_0 ,\dt_2_out1_1[3]_i_5_n_0 ,\dt_2_out1_1[3]_i_6_n_0 }));
  CARRY4 \dt_2_out1_1_reg[3]_i_12 
       (.CI(\dt_2_out1_1_reg[3]_i_17_n_0 ),
        .CO({\dt_2_out1_1_reg[3]_i_12_n_0 ,\dt_2_out1_1_reg[3]_i_12_n_1 ,\dt_2_out1_1_reg[3]_i_12_n_2 ,\dt_2_out1_1_reg[3]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_2_mul_temp__2_n_99,dt_2_mul_temp__2_n_100,dt_2_mul_temp__2_n_101,dt_2_mul_temp__2_n_102}),
        .O(\NLW_dt_2_out1_1_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\dt_2_out1_1[3]_i_18_n_0 ,\dt_2_out1_1[3]_i_19_n_0 ,\dt_2_out1_1[3]_i_20_n_0 ,\dt_2_out1_1[3]_i_21_n_0 }));
  CARRY4 \dt_2_out1_1_reg[3]_i_17 
       (.CI(1'b0),
        .CO({\dt_2_out1_1_reg[3]_i_17_n_0 ,\dt_2_out1_1_reg[3]_i_17_n_1 ,\dt_2_out1_1_reg[3]_i_17_n_2 ,\dt_2_out1_1_reg[3]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_2_mul_temp__2_n_103,dt_2_mul_temp__2_n_104,dt_2_mul_temp__2_n_105,1'b0}),
        .O(\NLW_dt_2_out1_1_reg[3]_i_17_O_UNCONNECTED [3:0]),
        .S({\dt_2_out1_1[3]_i_22_n_0 ,\dt_2_out1_1[3]_i_23_n_0 ,\dt_2_out1_1[3]_i_24_n_0 ,dt_2_mul_temp__1_n_89}));
  CARRY4 \dt_2_out1_1_reg[3]_i_2 
       (.CI(\dt_2_out1_1_reg[3]_i_7_n_0 ),
        .CO({\dt_2_out1_1_reg[3]_i_2_n_0 ,\dt_2_out1_1_reg[3]_i_2_n_1 ,\dt_2_out1_1_reg[3]_i_2_n_2 ,\dt_2_out1_1_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_2_mul_temp__2_n_91,dt_2_mul_temp__2_n_92,dt_2_mul_temp__2_n_93,dt_2_mul_temp__2_n_94}),
        .O(\NLW_dt_2_out1_1_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\dt_2_out1_1[3]_i_8_n_0 ,\dt_2_out1_1[3]_i_9_n_0 ,\dt_2_out1_1[3]_i_10_n_0 ,\dt_2_out1_1[3]_i_11_n_0 }));
  CARRY4 \dt_2_out1_1_reg[3]_i_7 
       (.CI(\dt_2_out1_1_reg[3]_i_12_n_0 ),
        .CO({\dt_2_out1_1_reg[3]_i_7_n_0 ,\dt_2_out1_1_reg[3]_i_7_n_1 ,\dt_2_out1_1_reg[3]_i_7_n_2 ,\dt_2_out1_1_reg[3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_2_mul_temp__2_n_95,dt_2_mul_temp__2_n_96,dt_2_mul_temp__2_n_97,dt_2_mul_temp__2_n_98}),
        .O(\NLW_dt_2_out1_1_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\dt_2_out1_1[3]_i_13_n_0 ,\dt_2_out1_1[3]_i_14_n_0 ,\dt_2_out1_1[3]_i_15_n_0 ,\dt_2_out1_1[3]_i_16_n_0 }));
  FDCE \dt_2_out1_1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[4]),
        .Q(dt_2_out1_1[4]));
  FDCE \dt_2_out1_1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[5]),
        .Q(dt_2_out1_1[5]));
  FDCE \dt_2_out1_1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[6]),
        .Q(dt_2_out1_1[6]));
  FDCE \dt_2_out1_1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[7]),
        .Q(dt_2_out1_1[7]));
  CARRY4 \dt_2_out1_1_reg[7]_i_1 
       (.CI(\dt_2_out1_1_reg[3]_i_1_n_0 ),
        .CO({\dt_2_out1_1_reg[7]_i_1_n_0 ,\dt_2_out1_1_reg[7]_i_1_n_1 ,\dt_2_out1_1_reg[7]_i_1_n_2 ,\dt_2_out1_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dt_2_mul_temp__2_n_83,dt_2_mul_temp__2_n_84,dt_2_mul_temp__2_n_85,dt_2_mul_temp__2_n_86}),
        .O(dt_2_out1[7:4]),
        .S({\dt_2_out1_1[7]_i_2_n_0 ,\dt_2_out1_1[7]_i_3_n_0 ,\dt_2_out1_1[7]_i_4_n_0 ,\dt_2_out1_1[7]_i_5_n_0 }));
  FDCE \dt_2_out1_1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[8]),
        .Q(dt_2_out1_1[8]));
  FDCE \dt_2_out1_1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1[9]),
        .Q(dt_2_out1_1[9]));
  FDCE \dt_2_out1_2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[0]),
        .Q(dt_2_out1_2[0]));
  FDCE \dt_2_out1_2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[10]),
        .Q(dt_2_out1_2[10]));
  FDCE \dt_2_out1_2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[11]),
        .Q(dt_2_out1_2[11]));
  FDCE \dt_2_out1_2_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[12]),
        .Q(dt_2_out1_2[12]));
  FDCE \dt_2_out1_2_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[13]),
        .Q(dt_2_out1_2[13]));
  FDCE \dt_2_out1_2_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[14]),
        .Q(dt_2_out1_2[14]));
  FDCE \dt_2_out1_2_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[15]),
        .Q(dt_2_out1_2[15]));
  FDCE \dt_2_out1_2_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[16]),
        .Q(dt_2_out1_2[16]));
  FDCE \dt_2_out1_2_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[17]),
        .Q(dt_2_out1_2[17]));
  FDCE \dt_2_out1_2_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[18]),
        .Q(dt_2_out1_2[18]));
  FDCE \dt_2_out1_2_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[19]),
        .Q(dt_2_out1_2[19]));
  FDCE \dt_2_out1_2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[1]),
        .Q(dt_2_out1_2[1]));
  FDCE \dt_2_out1_2_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[20]),
        .Q(dt_2_out1_2[20]));
  FDCE \dt_2_out1_2_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[21]),
        .Q(dt_2_out1_2[21]));
  FDCE \dt_2_out1_2_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[22]),
        .Q(dt_2_out1_2[22]));
  FDCE \dt_2_out1_2_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[23]),
        .Q(dt_2_out1_2[23]));
  FDCE \dt_2_out1_2_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[24]),
        .Q(dt_2_out1_2[24]));
  FDCE \dt_2_out1_2_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[25]),
        .Q(dt_2_out1_2[25]));
  FDCE \dt_2_out1_2_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[26]),
        .Q(dt_2_out1_2[26]));
  FDCE \dt_2_out1_2_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[27]),
        .Q(dt_2_out1_2[27]));
  FDCE \dt_2_out1_2_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[28]),
        .Q(dt_2_out1_2[28]));
  FDCE \dt_2_out1_2_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[29]),
        .Q(dt_2_out1_2[29]));
  FDCE \dt_2_out1_2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[2]),
        .Q(dt_2_out1_2[2]));
  FDCE \dt_2_out1_2_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[30]),
        .Q(dt_2_out1_2[30]));
  FDCE \dt_2_out1_2_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[31]),
        .Q(dt_2_out1_2[31]));
  FDCE \dt_2_out1_2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[3]),
        .Q(dt_2_out1_2[3]));
  FDCE \dt_2_out1_2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[4]),
        .Q(dt_2_out1_2[4]));
  FDCE \dt_2_out1_2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[5]),
        .Q(dt_2_out1_2[5]));
  FDCE \dt_2_out1_2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[6]),
        .Q(dt_2_out1_2[6]));
  FDCE \dt_2_out1_2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[7]),
        .Q(dt_2_out1_2[7]));
  FDCE \dt_2_out1_2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[8]),
        .Q(dt_2_out1_2[8]));
  FDCE \dt_2_out1_2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dt_2_out1_1[9]),
        .Q(dt_2_out1_2[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dt_3_mul_temp
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\Delay2_reg_reg[0][16]__0_n_0 ,\Delay2_reg_reg[0][15]__0_n_0 ,\Delay2_reg_reg[0][14]__1_n_0 ,\Delay2_reg_reg[0][13]__1_n_0 ,\Delay2_reg_reg[0][12]__1_n_0 ,\Delay2_reg_reg[0][11]__1_n_0 ,\Delay2_reg_reg[0][10]__1_n_0 ,\Delay2_reg_reg[0][9]__1_n_0 ,\Delay2_reg_reg[0][8]__1_n_0 ,\Delay2_reg_reg[0][7]__1_n_0 ,\Delay2_reg_reg[0][6]__1_n_0 ,\Delay2_reg_reg[0][5]__1_n_0 ,\Delay2_reg_reg[0][4]__1_n_0 ,\Delay2_reg_reg[0][3]__1_n_0 ,\Delay2_reg_reg[0][2]__1_n_0 ,\Delay2_reg_reg[0][1]__1_n_0 ,\Delay2_reg_reg[0][0]__1_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dt_3_mul_temp_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dt_2_out1_1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dt_3_mul_temp_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dt_3_mul_temp_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dt_3_mul_temp_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dt_3_mul_temp_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dt_3_mul_temp_OVERFLOW_UNCONNECTED),
        .P({dt_3_mul_temp_n_58,dt_3_mul_temp_n_59,dt_3_mul_temp_n_60,dt_3_mul_temp_n_61,dt_3_mul_temp_n_62,dt_3_mul_temp_n_63,dt_3_mul_temp_n_64,dt_3_mul_temp_n_65,dt_3_mul_temp_n_66,dt_3_mul_temp_n_67,dt_3_mul_temp_n_68,dt_3_mul_temp_n_69,dt_3_mul_temp_n_70,dt_3_mul_temp_n_71,dt_3_mul_temp_n_72,dt_3_mul_temp_n_73,dt_3_mul_temp_n_74,dt_3_mul_temp_n_75,dt_3_mul_temp_n_76,dt_3_mul_temp_n_77,dt_3_mul_temp_n_78,dt_3_mul_temp_n_79,dt_3_mul_temp_n_80,dt_3_mul_temp_n_81,dt_3_mul_temp_n_82,dt_3_mul_temp_n_83,dt_3_mul_temp_n_84,dt_3_mul_temp_n_85,dt_3_mul_temp_n_86,dt_3_mul_temp_n_87,dt_3_mul_temp_n_88,dt_3_mul_temp_n_89,dt_3_mul_temp_n_90,dt_3_mul_temp_n_91,dt_3_mul_temp_n_92,dt_3_mul_temp_n_93,dt_3_mul_temp_n_94,dt_3_mul_temp_n_95,dt_3_mul_temp_n_96,dt_3_mul_temp_n_97,dt_3_mul_temp_n_98,dt_3_mul_temp_n_99,dt_3_mul_temp_n_100,dt_3_mul_temp_n_101,dt_3_mul_temp_n_102,dt_3_mul_temp_n_103,dt_3_mul_temp_n_104,dt_3_mul_temp_n_105}),
        .PATTERNBDETECT(NLW_dt_3_mul_temp_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dt_3_mul_temp_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dt_3_mul_temp_n_106,dt_3_mul_temp_n_107,dt_3_mul_temp_n_108,dt_3_mul_temp_n_109,dt_3_mul_temp_n_110,dt_3_mul_temp_n_111,dt_3_mul_temp_n_112,dt_3_mul_temp_n_113,dt_3_mul_temp_n_114,dt_3_mul_temp_n_115,dt_3_mul_temp_n_116,dt_3_mul_temp_n_117,dt_3_mul_temp_n_118,dt_3_mul_temp_n_119,dt_3_mul_temp_n_120,dt_3_mul_temp_n_121,dt_3_mul_temp_n_122,dt_3_mul_temp_n_123,dt_3_mul_temp_n_124,dt_3_mul_temp_n_125,dt_3_mul_temp_n_126,dt_3_mul_temp_n_127,dt_3_mul_temp_n_128,dt_3_mul_temp_n_129,dt_3_mul_temp_n_130,dt_3_mul_temp_n_131,dt_3_mul_temp_n_132,dt_3_mul_temp_n_133,dt_3_mul_temp_n_134,dt_3_mul_temp_n_135,dt_3_mul_temp_n_136,dt_3_mul_temp_n_137,dt_3_mul_temp_n_138,dt_3_mul_temp_n_139,dt_3_mul_temp_n_140,dt_3_mul_temp_n_141,dt_3_mul_temp_n_142,dt_3_mul_temp_n_143,dt_3_mul_temp_n_144,dt_3_mul_temp_n_145,dt_3_mul_temp_n_146,dt_3_mul_temp_n_147,dt_3_mul_temp_n_148,dt_3_mul_temp_n_149,dt_3_mul_temp_n_150,dt_3_mul_temp_n_151,dt_3_mul_temp_n_152,dt_3_mul_temp_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dt_3_mul_temp_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dt_3_mul_temp__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dt_2_out1_1[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dt_3_mul_temp__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,Delay34_out1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dt_3_mul_temp__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dt_3_mul_temp__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dt_3_mul_temp__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dt_3_mul_temp__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dt_3_mul_temp__0_OVERFLOW_UNCONNECTED),
        .P({dt_3_mul_temp__0_n_58,dt_3_mul_temp__0_n_59,dt_3_mul_temp__0_n_60,dt_3_mul_temp__0_n_61,dt_3_mul_temp__0_n_62,dt_3_mul_temp__0_n_63,dt_3_mul_temp__0_n_64,dt_3_mul_temp__0_n_65,dt_3_mul_temp__0_n_66,dt_3_mul_temp__0_n_67,dt_3_mul_temp__0_n_68,dt_3_mul_temp__0_n_69,dt_3_mul_temp__0_n_70,dt_3_mul_temp__0_n_71,dt_3_mul_temp__0_n_72,dt_3_mul_temp__0_n_73,dt_3_mul_temp__0_n_74,dt_3_mul_temp__0_n_75,dt_3_mul_temp__0_n_76,dt_3_mul_temp__0_n_77,dt_3_mul_temp__0_n_78,dt_3_mul_temp__0_n_79,dt_3_mul_temp__0_n_80,dt_3_mul_temp__0_n_81,dt_3_mul_temp__0_n_82,dt_3_mul_temp__0_n_83,dt_3_mul_temp__0_n_84,dt_3_mul_temp__0_n_85,dt_3_mul_temp__0_n_86,dt_3_mul_temp__0_n_87,dt_3_mul_temp__0_n_88,dt_3_mul_temp__0_n_89,dt_3_mul_temp__0_n_90,dt_3_mul_temp__0_n_91,dt_3_mul_temp__0_n_92,dt_3_mul_temp__0_n_93,dt_3_mul_temp__0_n_94,dt_3_mul_temp__0_n_95,dt_3_mul_temp__0_n_96,dt_3_mul_temp__0_n_97,dt_3_mul_temp__0_n_98,dt_3_mul_temp__0_n_99,dt_3_mul_temp__0_n_100,dt_3_mul_temp__0_n_101,dt_3_mul_temp__0_n_102,dt_3_mul_temp__0_n_103,dt_3_mul_temp__0_n_104,dt_3_mul_temp__0_n_105}),
        .PATTERNBDETECT(NLW_dt_3_mul_temp__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dt_3_mul_temp__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dt_3_mul_temp_n_106,dt_3_mul_temp_n_107,dt_3_mul_temp_n_108,dt_3_mul_temp_n_109,dt_3_mul_temp_n_110,dt_3_mul_temp_n_111,dt_3_mul_temp_n_112,dt_3_mul_temp_n_113,dt_3_mul_temp_n_114,dt_3_mul_temp_n_115,dt_3_mul_temp_n_116,dt_3_mul_temp_n_117,dt_3_mul_temp_n_118,dt_3_mul_temp_n_119,dt_3_mul_temp_n_120,dt_3_mul_temp_n_121,dt_3_mul_temp_n_122,dt_3_mul_temp_n_123,dt_3_mul_temp_n_124,dt_3_mul_temp_n_125,dt_3_mul_temp_n_126,dt_3_mul_temp_n_127,dt_3_mul_temp_n_128,dt_3_mul_temp_n_129,dt_3_mul_temp_n_130,dt_3_mul_temp_n_131,dt_3_mul_temp_n_132,dt_3_mul_temp_n_133,dt_3_mul_temp_n_134,dt_3_mul_temp_n_135,dt_3_mul_temp_n_136,dt_3_mul_temp_n_137,dt_3_mul_temp_n_138,dt_3_mul_temp_n_139,dt_3_mul_temp_n_140,dt_3_mul_temp_n_141,dt_3_mul_temp_n_142,dt_3_mul_temp_n_143,dt_3_mul_temp_n_144,dt_3_mul_temp_n_145,dt_3_mul_temp_n_146,dt_3_mul_temp_n_147,dt_3_mul_temp_n_148,dt_3_mul_temp_n_149,dt_3_mul_temp_n_150,dt_3_mul_temp_n_151,dt_3_mul_temp_n_152,dt_3_mul_temp_n_153}),
        .PCOUT(NLW_dt_3_mul_temp__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dt_3_mul_temp__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dt_3_mul_temp__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dt_2_out1_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dt_3_mul_temp__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\Delay2_reg_reg[0][16]__0_n_0 ,\Delay2_reg_reg[0][15]__0_n_0 ,\Delay2_reg_reg[0][14]__1_n_0 ,\Delay2_reg_reg[0][13]__1_n_0 ,\Delay2_reg_reg[0][12]__1_n_0 ,\Delay2_reg_reg[0][11]__1_n_0 ,\Delay2_reg_reg[0][10]__1_n_0 ,\Delay2_reg_reg[0][9]__1_n_0 ,\Delay2_reg_reg[0][8]__1_n_0 ,\Delay2_reg_reg[0][7]__1_n_0 ,\Delay2_reg_reg[0][6]__1_n_0 ,\Delay2_reg_reg[0][5]__1_n_0 ,\Delay2_reg_reg[0][4]__1_n_0 ,\Delay2_reg_reg[0][3]__1_n_0 ,\Delay2_reg_reg[0][2]__1_n_0 ,\Delay2_reg_reg[0][1]__1_n_0 ,\Delay2_reg_reg[0][0]__1_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dt_3_mul_temp__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dt_3_mul_temp__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dt_3_mul_temp__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dt_3_mul_temp__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dt_3_mul_temp__1_OVERFLOW_UNCONNECTED),
        .P({dt_3_mul_temp__1_n_58,dt_3_mul_temp__1_n_59,dt_3_mul_temp__1_n_60,dt_3_mul_temp__1_n_61,dt_3_mul_temp__1_n_62,dt_3_mul_temp__1_n_63,dt_3_mul_temp__1_n_64,dt_3_mul_temp__1_n_65,dt_3_mul_temp__1_n_66,dt_3_mul_temp__1_n_67,dt_3_mul_temp__1_n_68,dt_3_mul_temp__1_n_69,dt_3_mul_temp__1_n_70,dt_3_mul_temp__1_n_71,dt_3_mul_temp__1_n_72,dt_3_mul_temp__1_n_73,dt_3_mul_temp__1_n_74,dt_3_mul_temp__1_n_75,dt_3_mul_temp__1_n_76,dt_3_mul_temp__1_n_77,dt_3_mul_temp__1_n_78,dt_3_mul_temp__1_n_79,dt_3_mul_temp__1_n_80,dt_3_mul_temp__1_n_81,dt_3_mul_temp__1_n_82,dt_3_mul_temp__1_n_83,dt_3_mul_temp__1_n_84,dt_3_mul_temp__1_n_85,dt_3_mul_temp__1_n_86,dt_3_mul_temp__1_n_87,dt_3_mul_temp__1_n_88,dt_3_mul_temp__1_n_89,dt_3_mul_temp__1_n_90,dt_3_mul_temp__1_n_91,dt_3_mul_temp__1_n_92,dt_3_mul_temp__1_n_93,dt_3_mul_temp__1_n_94,dt_3_mul_temp__1_n_95,dt_3_mul_temp__1_n_96,dt_3_mul_temp__1_n_97,dt_3_mul_temp__1_n_98,dt_3_mul_temp__1_n_99,dt_3_mul_temp__1_n_100,dt_3_mul_temp__1_n_101,dt_3_mul_temp__1_n_102,dt_3_mul_temp__1_n_103,dt_3_mul_temp__1_n_104,dt_3_mul_temp__1_n_105}),
        .PATTERNBDETECT(NLW_dt_3_mul_temp__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dt_3_mul_temp__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dt_3_mul_temp__1_n_106,dt_3_mul_temp__1_n_107,dt_3_mul_temp__1_n_108,dt_3_mul_temp__1_n_109,dt_3_mul_temp__1_n_110,dt_3_mul_temp__1_n_111,dt_3_mul_temp__1_n_112,dt_3_mul_temp__1_n_113,dt_3_mul_temp__1_n_114,dt_3_mul_temp__1_n_115,dt_3_mul_temp__1_n_116,dt_3_mul_temp__1_n_117,dt_3_mul_temp__1_n_118,dt_3_mul_temp__1_n_119,dt_3_mul_temp__1_n_120,dt_3_mul_temp__1_n_121,dt_3_mul_temp__1_n_122,dt_3_mul_temp__1_n_123,dt_3_mul_temp__1_n_124,dt_3_mul_temp__1_n_125,dt_3_mul_temp__1_n_126,dt_3_mul_temp__1_n_127,dt_3_mul_temp__1_n_128,dt_3_mul_temp__1_n_129,dt_3_mul_temp__1_n_130,dt_3_mul_temp__1_n_131,dt_3_mul_temp__1_n_132,dt_3_mul_temp__1_n_133,dt_3_mul_temp__1_n_134,dt_3_mul_temp__1_n_135,dt_3_mul_temp__1_n_136,dt_3_mul_temp__1_n_137,dt_3_mul_temp__1_n_138,dt_3_mul_temp__1_n_139,dt_3_mul_temp__1_n_140,dt_3_mul_temp__1_n_141,dt_3_mul_temp__1_n_142,dt_3_mul_temp__1_n_143,dt_3_mul_temp__1_n_144,dt_3_mul_temp__1_n_145,dt_3_mul_temp__1_n_146,dt_3_mul_temp__1_n_147,dt_3_mul_temp__1_n_148,dt_3_mul_temp__1_n_149,dt_3_mul_temp__1_n_150,dt_3_mul_temp__1_n_151,dt_3_mul_temp__1_n_152,dt_3_mul_temp__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dt_3_mul_temp__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dt_3_mul_temp__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dt_2_out1_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dt_3_mul_temp__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,Delay34_out1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dt_3_mul_temp__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dt_3_mul_temp__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dt_3_mul_temp__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dt_3_mul_temp__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dt_3_mul_temp__2_OVERFLOW_UNCONNECTED),
        .P({dt_3_mul_temp__2_n_58,dt_3_mul_temp__2_n_59,dt_3_mul_temp__2_n_60,dt_3_mul_temp__2_n_61,dt_3_mul_temp__2_n_62,dt_3_mul_temp__2_n_63,dt_3_mul_temp__2_n_64,dt_3_mul_temp__2_n_65,dt_3_mul_temp__2_n_66,dt_3_mul_temp__2_n_67,dt_3_mul_temp__2_n_68,dt_3_mul_temp__2_n_69,dt_3_mul_temp__2_n_70,dt_3_mul_temp__2_n_71,dt_3_mul_temp__2_n_72,dt_3_mul_temp__2_n_73,dt_3_mul_temp__2_n_74,dt_3_mul_temp__2_n_75,dt_3_mul_temp__2_n_76,dt_3_mul_temp__2_n_77,dt_3_mul_temp__2_n_78,dt_3_mul_temp__2_n_79,dt_3_mul_temp__2_n_80,dt_3_mul_temp__2_n_81,dt_3_mul_temp__2_n_82,dt_3_mul_temp__2_n_83,dt_3_mul_temp__2_n_84,dt_3_mul_temp__2_n_85,dt_3_mul_temp__2_n_86,dt_3_mul_temp__2_n_87,dt_3_mul_temp__2_n_88,dt_3_mul_temp__2_n_89,dt_3_mul_temp__2_n_90,dt_3_mul_temp__2_n_91,dt_3_mul_temp__2_n_92,dt_3_mul_temp__2_n_93,dt_3_mul_temp__2_n_94,dt_3_mul_temp__2_n_95,dt_3_mul_temp__2_n_96,dt_3_mul_temp__2_n_97,dt_3_mul_temp__2_n_98,dt_3_mul_temp__2_n_99,dt_3_mul_temp__2_n_100,dt_3_mul_temp__2_n_101,dt_3_mul_temp__2_n_102,dt_3_mul_temp__2_n_103,dt_3_mul_temp__2_n_104,dt_3_mul_temp__2_n_105}),
        .PATTERNBDETECT(NLW_dt_3_mul_temp__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dt_3_mul_temp__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({dt_3_mul_temp__1_n_106,dt_3_mul_temp__1_n_107,dt_3_mul_temp__1_n_108,dt_3_mul_temp__1_n_109,dt_3_mul_temp__1_n_110,dt_3_mul_temp__1_n_111,dt_3_mul_temp__1_n_112,dt_3_mul_temp__1_n_113,dt_3_mul_temp__1_n_114,dt_3_mul_temp__1_n_115,dt_3_mul_temp__1_n_116,dt_3_mul_temp__1_n_117,dt_3_mul_temp__1_n_118,dt_3_mul_temp__1_n_119,dt_3_mul_temp__1_n_120,dt_3_mul_temp__1_n_121,dt_3_mul_temp__1_n_122,dt_3_mul_temp__1_n_123,dt_3_mul_temp__1_n_124,dt_3_mul_temp__1_n_125,dt_3_mul_temp__1_n_126,dt_3_mul_temp__1_n_127,dt_3_mul_temp__1_n_128,dt_3_mul_temp__1_n_129,dt_3_mul_temp__1_n_130,dt_3_mul_temp__1_n_131,dt_3_mul_temp__1_n_132,dt_3_mul_temp__1_n_133,dt_3_mul_temp__1_n_134,dt_3_mul_temp__1_n_135,dt_3_mul_temp__1_n_136,dt_3_mul_temp__1_n_137,dt_3_mul_temp__1_n_138,dt_3_mul_temp__1_n_139,dt_3_mul_temp__1_n_140,dt_3_mul_temp__1_n_141,dt_3_mul_temp__1_n_142,dt_3_mul_temp__1_n_143,dt_3_mul_temp__1_n_144,dt_3_mul_temp__1_n_145,dt_3_mul_temp__1_n_146,dt_3_mul_temp__1_n_147,dt_3_mul_temp__1_n_148,dt_3_mul_temp__1_n_149,dt_3_mul_temp__1_n_150,dt_3_mul_temp__1_n_151,dt_3_mul_temp__1_n_152,dt_3_mul_temp__1_n_153}),
        .PCOUT(NLW_dt_3_mul_temp__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dt_3_mul_temp__2_UNDERFLOW_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[12]_i_1 
       (.I0(ime_1[12]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[12]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[13]_i_1 
       (.I0(ime_1[13]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[14]_i_1 
       (.I0(ime_1[14]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[14]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[15]_i_1 
       (.I0(ime_1[15]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[15]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[16]_i_1 
       (.I0(ime_1[16]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[16]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[17]_i_1 
       (.I0(ime_1[17]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[17]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[18]_i_1 
       (.I0(ime_1[18]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[18]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[19]_i_1 
       (.I0(ime_1[19]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[19]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[20]_i_1 
       (.I0(ime_1[20]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[20]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[21]_i_1 
       (.I0(ime_1[21]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[21]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[22]_i_1 
       (.I0(ime_1[22]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[22]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[23]_i_1 
       (.I0(ime_1[23]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[23]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[24]_i_1 
       (.I0(ime_1[24]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[24]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[25]_i_1 
       (.I0(ime_1[25]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[25]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[26]_i_1 
       (.I0(ime_1[26]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[26]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[27]_i_1 
       (.I0(ime_1[27]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[27]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[28]_i_1 
       (.I0(ime_1[28]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[28]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[29]_i_1 
       (.I0(ime_1[29]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[29]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[30]_i_1 
       (.I0(ime_1[30]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[30]));
  LUT4 #(
    .INIT(16'hFFF6)) 
    \t0_1[31]_i_1 
       (.I0(\Delay32_reg_reg_n_0_[1][6] ),
        .I1(Delay4_out1[6]),
        .I2(\t0_1[31]_i_3_n_0 ),
        .I3(\t0_1[31]_i_4_n_0 ),
        .O(addr_chg));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \t0_1[31]_i_2 
       (.I0(ime_1[31]),
        .I1(\t0_1_reg[31]_0 ),
        .O(time_rsvd[31]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \t0_1[31]_i_3 
       (.I0(\Delay32_reg_reg_n_0_[1][3] ),
        .I1(Delay4_out1[3]),
        .I2(Delay4_out1[5]),
        .I3(\Delay32_reg_reg_n_0_[1][5] ),
        .I4(Delay4_out1[4]),
        .I5(\Delay32_reg_reg_n_0_[1][4] ),
        .O(\t0_1[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \t0_1[31]_i_4 
       (.I0(\Delay32_reg_reg_n_0_[1][0] ),
        .I1(Delay4_out1[0]),
        .I2(Delay4_out1[2]),
        .I3(\Delay32_reg_reg_n_0_[1][2] ),
        .I4(Delay4_out1[1]),
        .I5(\Delay32_reg_reg_n_0_[1][1] ),
        .O(\t0_1[31]_i_4_n_0 ));
  FDCE \t0_1_reg[0] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[0]),
        .Q(t0_1[0]));
  FDCE \t0_1_reg[10] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[10]),
        .Q(t0_1[10]));
  FDCE \t0_1_reg[11] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[11]),
        .Q(t0_1[11]));
  FDCE \t0_1_reg[12] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[12]),
        .Q(t0_1[12]));
  FDCE \t0_1_reg[13] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[13]),
        .Q(t0_1[13]));
  FDCE \t0_1_reg[14] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[14]),
        .Q(t0_1[14]));
  FDCE \t0_1_reg[15] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[15]),
        .Q(t0_1[15]));
  FDCE \t0_1_reg[16] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[16]),
        .Q(t0_1[16]));
  FDCE \t0_1_reg[17] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[17]),
        .Q(t0_1[17]));
  FDCE \t0_1_reg[18] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[18]),
        .Q(t0_1[18]));
  FDCE \t0_1_reg[19] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[19]),
        .Q(t0_1[19]));
  FDCE \t0_1_reg[1] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[1]),
        .Q(t0_1[1]));
  FDCE \t0_1_reg[20] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[20]),
        .Q(t0_1[20]));
  FDCE \t0_1_reg[21] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[21]),
        .Q(t0_1[21]));
  FDCE \t0_1_reg[22] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[22]),
        .Q(t0_1[22]));
  FDCE \t0_1_reg[23] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[23]),
        .Q(t0_1[23]));
  FDCE \t0_1_reg[24] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[24]),
        .Q(t0_1[24]));
  FDCE \t0_1_reg[25] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[25]),
        .Q(t0_1[25]));
  FDCE \t0_1_reg[26] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[26]),
        .Q(t0_1[26]));
  FDCE \t0_1_reg[27] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[27]),
        .Q(t0_1[27]));
  FDCE \t0_1_reg[28] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[28]),
        .Q(t0_1[28]));
  FDCE \t0_1_reg[29] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[29]),
        .Q(t0_1[29]));
  FDCE \t0_1_reg[2] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[2]),
        .Q(t0_1[2]));
  FDCE \t0_1_reg[30] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[30]),
        .Q(t0_1[30]));
  FDCE \t0_1_reg[31] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[31]),
        .Q(t0_1[31]));
  FDCE \t0_1_reg[3] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[3]),
        .Q(t0_1[3]));
  FDCE \t0_1_reg[4] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[4]),
        .Q(t0_1[4]));
  FDCE \t0_1_reg[5] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[5]),
        .Q(t0_1[5]));
  FDCE \t0_1_reg[6] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[6]),
        .Q(t0_1[6]));
  FDCE \t0_1_reg[7] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[7]),
        .Q(t0_1[7]));
  FDCE \t0_1_reg[8] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[8]),
        .Q(t0_1[8]));
  FDCE \t0_1_reg[9] 
       (.C(clk),
        .CE(addr_chg),
        .CLR(reset),
        .D(time_rsvd[9]),
        .Q(t0_1[9]));
  FDCE \time_rsvd_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(ime_1[0]),
        .Q(time_rsvd[0]));
  FDCE \time_rsvd_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(ime_1[10]),
        .Q(time_rsvd[10]));
  FDCE \time_rsvd_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(ime_1[11]),
        .Q(time_rsvd[11]));
  FDCE \time_rsvd_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(ime_1[1]),
        .Q(time_rsvd[1]));
  FDCE \time_rsvd_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(ime_1[2]),
        .Q(time_rsvd[2]));
  FDCE \time_rsvd_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(ime_1[3]),
        .Q(time_rsvd[3]));
  FDCE \time_rsvd_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(ime_1[4]),
        .Q(time_rsvd[4]));
  FDCE \time_rsvd_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(ime_1[5]),
        .Q(time_rsvd[5]));
  FDCE \time_rsvd_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(ime_1[6]),
        .Q(time_rsvd[6]));
  FDCE \time_rsvd_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(ime_1[7]),
        .Q(time_rsvd[7]));
  FDCE \time_rsvd_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(ime_1[8]),
        .Q(time_rsvd[8]));
  FDCE \time_rsvd_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(ime_1[9]),
        .Q(time_rsvd[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Coeff_Memory u_Coeff_Memory
       (.Coeff_Memory_out1(Coeff_Memory_out1),
        .Coeff_Memory_out2(Coeff_Memory_out2),
        .Coeff_Memory_out3(Coeff_Memory_out3),
        .Coeff_Memory_out4(Coeff_Memory_out4),
        .Delay23_out1(Delay23_out1),
        .Delay24_out1(Delay24_out1),
        .Delay25_out1(Delay25_out1),
        .Delay26_out1(Delay26_out1),
        .Delay27_out1(Delay27_out1),
        .Delay28_out1(Delay28_out1),
        .clk(clk),
        .ram_reg(\Delay32_reg_reg_n_0_[1][0] ),
        .ram_reg_0(\Delay32_reg_reg_n_0_[1][1] ),
        .ram_reg_1(\Delay32_reg_reg_n_0_[1][2] ),
        .ram_reg_2(\Delay32_reg_reg_n_0_[1][3] ),
        .ram_reg_3(\Delay32_reg_reg_n_0_[1][4] ),
        .ram_reg_4(\Delay32_reg_reg_n_0_[1][5] ),
        .ram_reg_5(\Delay32_reg_reg_n_0_[1][6] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SinglePortRAM_generic
   (Coeff_Memory_out1,
    clk,
    ADDRARDADDR,
    Delay28_out1,
    Delay23_out1);
  output [31:0]Coeff_Memory_out1;
  input clk;
  input [6:0]ADDRARDADDR;
  input [17:0]Delay28_out1;
  input Delay23_out1;

  wire [6:0]ADDRARDADDR;
  wire [31:0]Coeff_Memory_out1;
  wire Delay23_out1;
  wire [17:0]Delay28_out1;
  wire clk;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "127" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({Delay28_out1[1:0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b1,1'b1,Delay28_out1[17:4]}),
        .DIPADIP(Delay28_out1[3:2]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(Coeff_Memory_out1[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],Coeff_Memory_out1[31:18]}),
        .DOPADOP(Coeff_Memory_out1[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({Delay23_out1,Delay23_out1}),
        .WEBWE({1'b0,1'b0,Delay23_out1,Delay23_out1}));
endmodule

(* ORIG_REF_NAME = "SinglePortRAM_generic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SinglePortRAM_generic_0
   (Coeff_Memory_out2,
    clk,
    ADDRARDADDR,
    Delay26_out1,
    Delay23_out1);
  output [31:0]Coeff_Memory_out2;
  input clk;
  input [6:0]ADDRARDADDR;
  input [31:0]Delay26_out1;
  input Delay23_out1;

  wire [6:0]ADDRARDADDR;
  wire [31:0]Coeff_Memory_out2;
  wire Delay23_out1;
  wire [31:0]Delay26_out1;
  wire clk;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "127" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI(Delay26_out1[15:0]),
        .DIBDI({1'b1,1'b1,Delay26_out1[31:18]}),
        .DIPADIP(Delay26_out1[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(Coeff_Memory_out2[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],Coeff_Memory_out2[31:18]}),
        .DOPADOP(Coeff_Memory_out2[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({Delay23_out1,Delay23_out1}),
        .WEBWE({1'b0,1'b0,Delay23_out1,Delay23_out1}));
endmodule

(* ORIG_REF_NAME = "SinglePortRAM_generic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SinglePortRAM_generic_1
   (Coeff_Memory_out3,
    clk,
    ADDRARDADDR,
    Delay25_out1,
    Delay23_out1);
  output [31:0]Coeff_Memory_out3;
  input clk;
  input [6:0]ADDRARDADDR;
  input [31:0]Delay25_out1;
  input Delay23_out1;

  wire [6:0]ADDRARDADDR;
  wire [31:0]Coeff_Memory_out3;
  wire Delay23_out1;
  wire [31:0]Delay25_out1;
  wire clk;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "127" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI(Delay25_out1[15:0]),
        .DIBDI({1'b1,1'b1,Delay25_out1[31:18]}),
        .DIPADIP(Delay25_out1[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(Coeff_Memory_out3[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],Coeff_Memory_out3[31:18]}),
        .DOPADOP(Coeff_Memory_out3[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({Delay23_out1,Delay23_out1}),
        .WEBWE({1'b0,1'b0,Delay23_out1,Delay23_out1}));
endmodule

(* ORIG_REF_NAME = "SinglePortRAM_generic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SinglePortRAM_generic_2
   (Coeff_Memory_out4,
    ADDRARDADDR,
    clk,
    Delay24_out1,
    Delay23_out1,
    Delay27_out1,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6);
  output [31:0]Coeff_Memory_out4;
  output [6:0]ADDRARDADDR;
  input clk;
  input [31:0]Delay24_out1;
  input Delay23_out1;
  input [6:0]Delay27_out1;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;

  wire [6:0]ADDRARDADDR;
  wire [31:0]Coeff_Memory_out4;
  wire Delay23_out1;
  wire [31:0]Delay24_out1;
  wire [6:0]Delay27_out1;
  wire clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "127" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI(Delay24_out1[15:0]),
        .DIBDI({1'b1,1'b1,Delay24_out1[31:18]}),
        .DIPADIP(Delay24_out1[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(Coeff_Memory_out4[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],Coeff_Memory_out4[31:18]}),
        .DOPADOP(Coeff_Memory_out4[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({Delay23_out1,Delay23_out1}),
        .WEBWE({1'b0,1'b0,Delay23_out1,Delay23_out1}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1
       (.I0(Delay27_out1[6]),
        .I1(Delay23_out1),
        .I2(ram_reg_6),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2
       (.I0(Delay27_out1[5]),
        .I1(Delay23_out1),
        .I2(ram_reg_5),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3
       (.I0(Delay27_out1[4]),
        .I1(Delay23_out1),
        .I2(ram_reg_4),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4
       (.I0(Delay27_out1[3]),
        .I1(Delay23_out1),
        .I2(ram_reg_3),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5
       (.I0(Delay27_out1[2]),
        .I1(Delay23_out1),
        .I2(ram_reg_2),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6
       (.I0(Delay27_out1[1]),
        .I1(Delay23_out1),
        .I2(ram_reg_1),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7
       (.I0(Delay27_out1[0]),
        .I1(Delay23_out1),
        .I2(ram_reg_0),
        .O(ADDRARDADDR[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bus_bridge_16
   (response_en_rx_reg_0,
    cmd_par,
    Q,
    \rx_csm_current_state_reg[2]_0 ,
    E,
    D,
    bus_dout110_out,
    bus_dout1,
    bus_dout113_out,
    sbus_ack0,
    bus_we,
    SR,
    \bus_addr_int_reg[15]_0 ,
    \num_reg[5]_0 ,
    \num_reg[2]_0 ,
    \rx_csm_current_state_reg[4]_0 ,
    \bus_dout_int_reg[31]_0 ,
    \rx_csm_current_state_reg[1]_0 ,
    \rx_csm_current_state_reg[4]_1 ,
    \response_nibble_rx_reg[3]_0 ,
    lock_rx_reg_0,
    \response_nibble_rx_reg[1]_0 ,
    lock_rx_reg_1,
    lock_rx_reg_2,
    reset,
    clk,
    cmd_par_reg_0,
    cmd_we,
    tx_ack,
    \reg_reg[127] ,
    bus_ack,
    \rx_csm_current_state_reg[4]_2 ,
    \num_reg[2]_1 ,
    \sbus_rdata_reg[0] ,
    \sbus_rdata_reg[31] ,
    \sbus_rdata_reg[1] ,
    \sbus_rdata_reg[2] ,
    \sbus_rdata_reg[3] ,
    \sbus_rdata_reg[4] ,
    \sbus_rdata_reg[5] ,
    \sbus_rdata_reg[6] ,
    \sbus_rdata_reg[7] ,
    \sbus_rdata_reg[8] ,
    \sbus_rdata_reg[9] ,
    \sbus_rdata_reg[10] ,
    \sbus_rdata_reg[11] ,
    \sbus_rdata_reg[12] ,
    \sbus_rdata_reg[13] ,
    \sbus_rdata_reg[14] ,
    \sbus_rdata_reg[15] ,
    \sbus_rdata_reg[16] ,
    \sbus_rdata_reg[17] ,
    \sbus_rdata_reg[18] ,
    \sbus_rdata_reg[19] ,
    \sbus_rdata_reg[20] ,
    \sbus_rdata_reg[21] ,
    \sbus_rdata_reg[22] ,
    \sbus_rdata_reg[23] ,
    \sbus_rdata_reg[24] ,
    \sbus_rdata_reg[25] ,
    \sbus_rdata_reg[26] ,
    \sbus_rdata_reg[27] ,
    \sbus_rdata_reg[28] ,
    \sbus_rdata_reg[29] ,
    \sbus_rdata_reg[30] ,
    \sbus_rdata_reg[31]_0 ,
    current_state,
    \rx_csm_current_state_reg[2]_1 ,
    \rx_csm_current_state_reg[2]_2 ,
    \rx_csm_current_state_reg[3]_0 ,
    \rx_csm_current_state_reg[3]_1 ,
    \rx_csm_current_state_reg[4]_3 ,
    \rx_csm_current_state_reg[4]_4 ,
    \rx_csm_current_state_reg[5]_0 ,
    bus_addr_int,
    \bus_dout_int_reg[16]_0 ,
    \bus_dout_int_reg[20]_0 ,
    \rx_csm_current_state[1]_i_2_0 ,
    \bus_addr_int_reg[0]_0 ,
    \tx_reg_reg[4] ,
    \rx_csm_current_state_reg[1]_1 ,
    \num_reg[5]_1 ,
    \bus_din_tmp_reg[31]_0 ,
    \bus_addr_int_reg[14]_0 );
  output response_en_rx_reg_0;
  output cmd_par;
  output [3:0]Q;
  output \rx_csm_current_state_reg[2]_0 ;
  output [3:0]E;
  output [31:0]D;
  output bus_dout110_out;
  output bus_dout1;
  output bus_dout113_out;
  output sbus_ack0;
  output bus_we;
  output [0:0]SR;
  output [6:0]\bus_addr_int_reg[15]_0 ;
  output [0:0]\num_reg[5]_0 ;
  output \num_reg[2]_0 ;
  output \rx_csm_current_state_reg[4]_0 ;
  output [31:0]\bus_dout_int_reg[31]_0 ;
  output \rx_csm_current_state_reg[1]_0 ;
  output \rx_csm_current_state_reg[4]_1 ;
  output [0:0]\response_nibble_rx_reg[3]_0 ;
  output lock_rx_reg_0;
  output \response_nibble_rx_reg[1]_0 ;
  output lock_rx_reg_1;
  output lock_rx_reg_2;
  input reset;
  input clk;
  input cmd_par_reg_0;
  input cmd_we;
  input tx_ack;
  input \reg_reg[127] ;
  input bus_ack;
  input \rx_csm_current_state_reg[4]_2 ;
  input \num_reg[2]_1 ;
  input \sbus_rdata_reg[0] ;
  input [31:0]\sbus_rdata_reg[31] ;
  input \sbus_rdata_reg[1] ;
  input \sbus_rdata_reg[2] ;
  input \sbus_rdata_reg[3] ;
  input \sbus_rdata_reg[4] ;
  input \sbus_rdata_reg[5] ;
  input \sbus_rdata_reg[6] ;
  input \sbus_rdata_reg[7] ;
  input \sbus_rdata_reg[8] ;
  input \sbus_rdata_reg[9] ;
  input \sbus_rdata_reg[10] ;
  input \sbus_rdata_reg[11] ;
  input \sbus_rdata_reg[12] ;
  input \sbus_rdata_reg[13] ;
  input \sbus_rdata_reg[14] ;
  input \sbus_rdata_reg[15] ;
  input \sbus_rdata_reg[16] ;
  input \sbus_rdata_reg[17] ;
  input \sbus_rdata_reg[18] ;
  input \sbus_rdata_reg[19] ;
  input \sbus_rdata_reg[20] ;
  input \sbus_rdata_reg[21] ;
  input \sbus_rdata_reg[22] ;
  input \sbus_rdata_reg[23] ;
  input \sbus_rdata_reg[24] ;
  input \sbus_rdata_reg[25] ;
  input \sbus_rdata_reg[26] ;
  input \sbus_rdata_reg[27] ;
  input \sbus_rdata_reg[28] ;
  input \sbus_rdata_reg[29] ;
  input \sbus_rdata_reg[30] ;
  input \sbus_rdata_reg[31]_0 ;
  input current_state;
  input \rx_csm_current_state_reg[2]_1 ;
  input \rx_csm_current_state_reg[2]_2 ;
  input \rx_csm_current_state_reg[3]_0 ;
  input \rx_csm_current_state_reg[3]_1 ;
  input \rx_csm_current_state_reg[4]_3 ;
  input \rx_csm_current_state_reg[4]_4 ;
  input \rx_csm_current_state_reg[5]_0 ;
  input [3:0]bus_addr_int;
  input \bus_dout_int_reg[16]_0 ;
  input \bus_dout_int_reg[20]_0 ;
  input \rx_csm_current_state[1]_i_2_0 ;
  input [2:0]\bus_addr_int_reg[0]_0 ;
  input [0:0]\tx_reg_reg[4] ;
  input [1:0]\rx_csm_current_state_reg[1]_1 ;
  input [0:0]\num_reg[5]_1 ;
  input [31:0]\bus_din_tmp_reg[31]_0 ;
  input [6:0]\bus_addr_int_reg[14]_0 ;

  wire [31:0]D;
  wire [3:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \U_6/bus_cs ;
  wire \U_6/eqOp ;
  wire bus_ack;
  wire [3:0]bus_addr_int;
  wire [15:2]bus_addr_int0;
  wire \bus_addr_int[0]_i_1_n_0 ;
  wire \bus_addr_int[11]_i_1_n_0 ;
  wire \bus_addr_int[11]_i_2_n_0 ;
  wire \bus_addr_int[11]_i_3_n_0 ;
  wire \bus_addr_int[12]_i_1_n_0 ;
  wire \bus_addr_int[15]_i_1_n_0 ;
  wire \bus_addr_int[15]_i_2_n_0 ;
  wire \bus_addr_int[15]_i_3_n_0 ;
  wire \bus_addr_int[15]_i_4_n_0 ;
  wire \bus_addr_int[15]_i_5_n_0 ;
  wire \bus_addr_int[2]_i_1_n_0 ;
  wire \bus_addr_int[3]_i_1_n_0 ;
  wire \bus_addr_int[3]_i_2_n_0 ;
  wire \bus_addr_int[3]_i_3_n_0 ;
  wire \bus_addr_int[4]_i_1_n_0 ;
  wire \bus_addr_int[7]_i_1_n_0 ;
  wire \bus_addr_int[7]_i_2_n_0 ;
  wire \bus_addr_int[7]_i_3_n_0 ;
  wire \bus_addr_int[8]_i_1_n_0 ;
  wire [2:0]\bus_addr_int_reg[0]_0 ;
  wire \bus_addr_int_reg[12]_i_2_n_0 ;
  wire \bus_addr_int_reg[12]_i_2_n_1 ;
  wire \bus_addr_int_reg[12]_i_2_n_2 ;
  wire \bus_addr_int_reg[12]_i_2_n_3 ;
  wire [6:0]\bus_addr_int_reg[14]_0 ;
  wire [6:0]\bus_addr_int_reg[15]_0 ;
  wire \bus_addr_int_reg[15]_i_6_n_2 ;
  wire \bus_addr_int_reg[15]_i_6_n_3 ;
  wire \bus_addr_int_reg[4]_i_2_n_0 ;
  wire \bus_addr_int_reg[4]_i_2_n_1 ;
  wire \bus_addr_int_reg[4]_i_2_n_2 ;
  wire \bus_addr_int_reg[4]_i_2_n_3 ;
  wire \bus_addr_int_reg[8]_i_2_n_0 ;
  wire \bus_addr_int_reg[8]_i_2_n_1 ;
  wire \bus_addr_int_reg[8]_i_2_n_2 ;
  wire \bus_addr_int_reg[8]_i_2_n_3 ;
  wire \bus_addr_int_reg_n_0_[0] ;
  wire \bus_addr_int_reg_n_0_[10] ;
  wire \bus_addr_int_reg_n_0_[11] ;
  wire \bus_addr_int_reg_n_0_[12] ;
  wire \bus_addr_int_reg_n_0_[13] ;
  wire \bus_addr_int_reg_n_0_[14] ;
  wire \bus_addr_int_reg_n_0_[15] ;
  wire \bus_addr_int_reg_n_0_[1] ;
  wire \bus_addr_int_reg_n_0_[2] ;
  wire \bus_addr_int_reg_n_0_[3] ;
  wire \bus_addr_int_reg_n_0_[4] ;
  wire \bus_addr_int_reg_n_0_[5] ;
  wire \bus_addr_int_reg_n_0_[6] ;
  wire \bus_addr_int_reg_n_0_[7] ;
  wire \bus_addr_int_reg_n_0_[8] ;
  wire \bus_addr_int_reg_n_0_[9] ;
  wire \bus_din_tmp[31]_i_1_n_0 ;
  wire [31:0]\bus_din_tmp_reg[31]_0 ;
  wire \bus_din_tmp_reg_n_0_[0] ;
  wire \bus_din_tmp_reg_n_0_[1] ;
  wire \bus_din_tmp_reg_n_0_[2] ;
  wire \bus_din_tmp_reg_n_0_[3] ;
  wire bus_dout1;
  wire bus_dout110_out;
  wire bus_dout113_out;
  wire [31:0]bus_dout_int;
  wire [31:3]bus_dout_int_0;
  wire \bus_dout_int_reg[16]_0 ;
  wire \bus_dout_int_reg[20]_0 ;
  wire [31:0]\bus_dout_int_reg[31]_0 ;
  wire bus_rd;
  wire bus_we;
  wire clk;
  wire cmd_par;
  wire cmd_par_reg_0;
  wire cmd_we;
  wire current_state;
  wire [3:0]data0;
  wire [3:0]data1;
  wire [3:0]data2;
  wire [3:0]data3;
  wire [3:0]data4;
  wire [3:0]data5;
  wire [3:0]data6;
  wire lock_rx;
  wire lock_rx_i_1_n_0;
  wire lock_rx_i_2_n_0;
  wire lock_rx_i_3_n_0;
  wire lock_rx_i_4_n_0;
  wire lock_rx_i_5_n_0;
  wire lock_rx_reg_0;
  wire lock_rx_reg_1;
  wire lock_rx_reg_2;
  wire [7:0]num;
  wire \num[0]_i_1_n_0 ;
  wire \num[1]_i_1_n_0 ;
  wire \num[2]_i_1_n_0 ;
  wire \num[3]_i_1_n_0 ;
  wire \num[3]_i_2_n_0 ;
  wire \num[4]_i_1_n_0 ;
  wire \num[4]_i_2_n_0 ;
  wire \num[6]_i_1_n_0 ;
  wire \num[7]_i_1_n_0 ;
  wire \num[7]_i_2_n_0 ;
  wire \num[7]_i_3_n_0 ;
  wire \num_reg[2]_0 ;
  wire \num_reg[2]_1 ;
  wire [0:0]\num_reg[5]_0 ;
  wire [0:0]\num_reg[5]_1 ;
  wire \reg[127]_i_3_n_0 ;
  wire \reg[127]_i_4_n_0 ;
  wire \reg[63]_i_3_n_0 ;
  wire \reg[95]_i_3_n_0 ;
  wire \reg_reg[127] ;
  wire reset;
  wire response_en_rx;
  wire response_en_rx_reg_0;
  wire [3:0]response_nibble_rx;
  wire \response_nibble_rx[0]_i_2_n_0 ;
  wire \response_nibble_rx[0]_i_3_n_0 ;
  wire \response_nibble_rx[0]_i_4_n_0 ;
  wire \response_nibble_rx[1]_i_2_n_0 ;
  wire \response_nibble_rx[1]_i_3_n_0 ;
  wire \response_nibble_rx[1]_i_4_n_0 ;
  wire \response_nibble_rx[2]_i_2_n_0 ;
  wire \response_nibble_rx[2]_i_3_n_0 ;
  wire \response_nibble_rx[2]_i_4_n_0 ;
  wire \response_nibble_rx[3]_i_1_n_0 ;
  wire \response_nibble_rx[3]_i_3_n_0 ;
  wire \response_nibble_rx[3]_i_4_n_0 ;
  wire \response_nibble_rx[3]_i_5_n_0 ;
  wire \response_nibble_rx[3]_i_6_n_0 ;
  wire \response_nibble_rx[3]_i_7_n_0 ;
  wire \response_nibble_rx[3]_i_8_n_0 ;
  wire [3:0]response_nibble_rx_1;
  wire \response_nibble_rx_reg[1]_0 ;
  wire [0:0]\response_nibble_rx_reg[3]_0 ;
  wire [5:4]rx_csm_current_state;
  wire \rx_csm_current_state[0]_i_10_n_0 ;
  wire \rx_csm_current_state[0]_i_11_n_0 ;
  wire \rx_csm_current_state[0]_i_12_n_0 ;
  wire \rx_csm_current_state[0]_i_13_n_0 ;
  wire \rx_csm_current_state[0]_i_14_n_0 ;
  wire \rx_csm_current_state[0]_i_5_n_0 ;
  wire \rx_csm_current_state[0]_i_6_n_0 ;
  wire \rx_csm_current_state[0]_i_7_n_0 ;
  wire \rx_csm_current_state[0]_i_8_n_0 ;
  wire \rx_csm_current_state[0]_i_9_n_0 ;
  wire \rx_csm_current_state[1]_i_2_0 ;
  wire \rx_csm_current_state[1]_i_3_n_0 ;
  wire \rx_csm_current_state[1]_i_4_n_0 ;
  wire \rx_csm_current_state[1]_i_5_n_0 ;
  wire \rx_csm_current_state[1]_i_6_n_0 ;
  wire \rx_csm_current_state[1]_i_8_n_0 ;
  wire \rx_csm_current_state[2]_i_10_n_0 ;
  wire \rx_csm_current_state[2]_i_11_n_0 ;
  wire \rx_csm_current_state[2]_i_12_n_0 ;
  wire \rx_csm_current_state[2]_i_13_n_0 ;
  wire \rx_csm_current_state[2]_i_14_n_0 ;
  wire \rx_csm_current_state[2]_i_1_n_0 ;
  wire \rx_csm_current_state[2]_i_2_n_0 ;
  wire \rx_csm_current_state[2]_i_3_n_0 ;
  wire \rx_csm_current_state[2]_i_4_n_0 ;
  wire \rx_csm_current_state[2]_i_5_n_0 ;
  wire \rx_csm_current_state[2]_i_8_n_0 ;
  wire \rx_csm_current_state[2]_i_9_n_0 ;
  wire \rx_csm_current_state[3]_i_1_n_0 ;
  wire \rx_csm_current_state[3]_i_4_n_0 ;
  wire \rx_csm_current_state[3]_i_5_n_0 ;
  wire \rx_csm_current_state[3]_i_6_n_0 ;
  wire \rx_csm_current_state[3]_i_7_n_0 ;
  wire \rx_csm_current_state[3]_i_8_n_0 ;
  wire \rx_csm_current_state[3]_i_9_n_0 ;
  wire \rx_csm_current_state[4]_i_11_n_0 ;
  wire \rx_csm_current_state[4]_i_1_n_0 ;
  wire \rx_csm_current_state[4]_i_4_n_0 ;
  wire \rx_csm_current_state[4]_i_5_n_0 ;
  wire \rx_csm_current_state[4]_i_6_n_0 ;
  wire \rx_csm_current_state[4]_i_7_n_0 ;
  wire \rx_csm_current_state[4]_i_9_n_0 ;
  wire \rx_csm_current_state[5]_i_1_n_0 ;
  wire \rx_csm_current_state[5]_i_2_n_0 ;
  wire \rx_csm_current_state[5]_i_4_n_0 ;
  wire \rx_csm_current_state[5]_i_5_n_0 ;
  wire \rx_csm_current_state[5]_i_6_n_0 ;
  wire \rx_csm_current_state[5]_i_7_n_0 ;
  wire \rx_csm_current_state[5]_i_8_n_0 ;
  wire \rx_csm_current_state_reg[1]_0 ;
  wire [1:0]\rx_csm_current_state_reg[1]_1 ;
  wire \rx_csm_current_state_reg[2]_0 ;
  wire \rx_csm_current_state_reg[2]_1 ;
  wire \rx_csm_current_state_reg[2]_2 ;
  wire \rx_csm_current_state_reg[3]_0 ;
  wire \rx_csm_current_state_reg[3]_1 ;
  wire \rx_csm_current_state_reg[4]_0 ;
  wire \rx_csm_current_state_reg[4]_1 ;
  wire \rx_csm_current_state_reg[4]_2 ;
  wire \rx_csm_current_state_reg[4]_3 ;
  wire \rx_csm_current_state_reg[4]_4 ;
  wire \rx_csm_current_state_reg[5]_0 ;
  wire sbus_ack0;
  wire sbus_ack_i_3__0_n_0;
  wire sbus_ack_i_4__0_n_0;
  wire sbus_ack_i_5_n_0;
  wire \sbus_rdata_reg[0] ;
  wire \sbus_rdata_reg[10] ;
  wire \sbus_rdata_reg[11] ;
  wire \sbus_rdata_reg[12] ;
  wire \sbus_rdata_reg[13] ;
  wire \sbus_rdata_reg[14] ;
  wire \sbus_rdata_reg[15] ;
  wire \sbus_rdata_reg[16] ;
  wire \sbus_rdata_reg[17] ;
  wire \sbus_rdata_reg[18] ;
  wire \sbus_rdata_reg[19] ;
  wire \sbus_rdata_reg[1] ;
  wire \sbus_rdata_reg[20] ;
  wire \sbus_rdata_reg[21] ;
  wire \sbus_rdata_reg[22] ;
  wire \sbus_rdata_reg[23] ;
  wire \sbus_rdata_reg[24] ;
  wire \sbus_rdata_reg[25] ;
  wire \sbus_rdata_reg[26] ;
  wire \sbus_rdata_reg[27] ;
  wire \sbus_rdata_reg[28] ;
  wire \sbus_rdata_reg[29] ;
  wire \sbus_rdata_reg[2] ;
  wire \sbus_rdata_reg[30] ;
  wire [31:0]\sbus_rdata_reg[31] ;
  wire \sbus_rdata_reg[31]_0 ;
  wire \sbus_rdata_reg[3] ;
  wire \sbus_rdata_reg[4] ;
  wire \sbus_rdata_reg[5] ;
  wire \sbus_rdata_reg[6] ;
  wire \sbus_rdata_reg[7] ;
  wire \sbus_rdata_reg[8] ;
  wire \sbus_rdata_reg[9] ;
  wire tx_ack;
  wire [0:0]\tx_reg_reg[4] ;
  wire [3:2]\NLW_bus_addr_int_reg[15]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_bus_addr_int_reg[15]_i_6_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h02)) 
    \bit_cnt[3]_i_1__0 
       (.I0(response_en_rx_reg_0),
        .I1(reset),
        .I2(current_state),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h553C3C3C)) 
    \bus_addr_int[0]_i_1 
       (.I0(\bus_addr_int_reg_n_0_[0] ),
        .I1(\bus_addr_int_reg[0]_0 [2]),
        .I2(\bus_addr_int_reg[0]_0 [0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(\bus_addr_int[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000055555555)) 
    \bus_addr_int[11]_i_1 
       (.I0(reset),
        .I1(cmd_we),
        .I2(\bus_addr_int[15]_i_3_n_0 ),
        .I3(\bus_addr_int[11]_i_3_n_0 ),
        .I4(\bus_addr_int[15]_i_4_n_0 ),
        .I5(\bus_addr_int[15]_i_5_n_0 ),
        .O(\bus_addr_int[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_addr_int[11]_i_2 
       (.I0(bus_addr_int0[11]),
        .I1(Q[3]),
        .I2(bus_addr_int[3]),
        .O(\bus_addr_int[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000484414406431)) 
    \bus_addr_int[11]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(rx_csm_current_state[4]),
        .I5(rx_csm_current_state[5]),
        .O(\bus_addr_int[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \bus_addr_int[12]_i_1 
       (.I0(bus_addr_int0[12]),
        .I1(Q[3]),
        .I2(\bus_addr_int_reg[0]_0 [2]),
        .I3(\bus_addr_int_reg[0]_0 [0]),
        .O(\bus_addr_int[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40005555)) 
    \bus_addr_int[15]_i_1 
       (.I0(reset),
        .I1(cmd_we),
        .I2(\bus_addr_int[15]_i_3_n_0 ),
        .I3(\bus_addr_int[15]_i_4_n_0 ),
        .I4(\bus_addr_int[15]_i_5_n_0 ),
        .O(\bus_addr_int[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_addr_int[15]_i_2 
       (.I0(bus_addr_int0[15]),
        .I1(Q[3]),
        .I2(bus_addr_int[3]),
        .O(\bus_addr_int[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDFAFFFFBF95FFF9)) 
    \bus_addr_int[15]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rx_csm_current_state[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(rx_csm_current_state[4]),
        .O(\bus_addr_int[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000037E00000807)) 
    \bus_addr_int[15]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rx_csm_current_state[5]),
        .I3(rx_csm_current_state[4]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\bus_addr_int[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEFFFEFEEEFFF)) 
    \bus_addr_int[15]_i_5 
       (.I0(\bus_addr_int[15]_i_4_n_0 ),
        .I1(\bus_addr_int[15]_i_3_n_0 ),
        .I2(bus_ack),
        .I3(\bus_addr_int[11]_i_3_n_0 ),
        .I4(tx_ack),
        .I5(cmd_par),
        .O(\bus_addr_int[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bus_addr_int[2]_i_1 
       (.I0(bus_addr_int[2]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(bus_addr_int0[2]),
        .O(\bus_addr_int[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E222)) 
    \bus_addr_int[3]_i_1 
       (.I0(\bus_addr_int[3]_i_3_n_0 ),
        .I1(\bus_addr_int[15]_i_3_n_0 ),
        .I2(cmd_we),
        .I3(\bus_addr_int[11]_i_3_n_0 ),
        .I4(\bus_addr_int[15]_i_4_n_0 ),
        .I5(reset),
        .O(\bus_addr_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bus_addr_int[3]_i_2 
       (.I0(bus_addr_int[3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(bus_addr_int0[3]),
        .O(\bus_addr_int[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \bus_addr_int[3]_i_3 
       (.I0(bus_ack),
        .I1(\bus_addr_int[11]_i_3_n_0 ),
        .I2(tx_ack),
        .I3(cmd_par),
        .O(\bus_addr_int[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \bus_addr_int[4]_i_1 
       (.I0(bus_addr_int0[4]),
        .I1(Q[3]),
        .I2(\bus_addr_int_reg[0]_0 [2]),
        .I3(\bus_addr_int_reg[0]_0 [0]),
        .O(\bus_addr_int[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40005555)) 
    \bus_addr_int[7]_i_1 
       (.I0(reset),
        .I1(\bus_addr_int[7]_i_3_n_0 ),
        .I2(cmd_we),
        .I3(\bus_addr_int[11]_i_3_n_0 ),
        .I4(\bus_addr_int[15]_i_5_n_0 ),
        .O(\bus_addr_int[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_addr_int[7]_i_2 
       (.I0(bus_addr_int0[7]),
        .I1(Q[3]),
        .I2(bus_addr_int[3]),
        .O(\bus_addr_int[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0004040504090008)) 
    \bus_addr_int[7]_i_3 
       (.I0(rx_csm_current_state[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(rx_csm_current_state[5]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\bus_addr_int[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \bus_addr_int[8]_i_1 
       (.I0(bus_addr_int0[8]),
        .I1(Q[3]),
        .I2(\bus_addr_int_reg[0]_0 [2]),
        .I3(\bus_addr_int_reg[0]_0 [0]),
        .O(\bus_addr_int[8]_i_1_n_0 ));
  FDRE \bus_addr_int_reg[0] 
       (.C(clk),
        .CE(\bus_addr_int[3]_i_1_n_0 ),
        .D(\bus_addr_int[0]_i_1_n_0 ),
        .Q(\bus_addr_int_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_addr_int_reg[10] 
       (.C(clk),
        .CE(\bus_addr_int[11]_i_1_n_0 ),
        .D(\bus_addr_int_reg[14]_0 [4]),
        .Q(\bus_addr_int_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_addr_int_reg[11] 
       (.C(clk),
        .CE(\bus_addr_int[11]_i_1_n_0 ),
        .D(\bus_addr_int[11]_i_2_n_0 ),
        .Q(\bus_addr_int_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_addr_int_reg[12] 
       (.C(clk),
        .CE(\bus_addr_int[15]_i_1_n_0 ),
        .D(\bus_addr_int[12]_i_1_n_0 ),
        .Q(\bus_addr_int_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \bus_addr_int_reg[12]_i_2 
       (.CI(\bus_addr_int_reg[8]_i_2_n_0 ),
        .CO({\bus_addr_int_reg[12]_i_2_n_0 ,\bus_addr_int_reg[12]_i_2_n_1 ,\bus_addr_int_reg[12]_i_2_n_2 ,\bus_addr_int_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({bus_addr_int0[12:11],\bus_addr_int_reg[15]_0 [4:3]}),
        .S({\bus_addr_int_reg_n_0_[12] ,\bus_addr_int_reg_n_0_[11] ,\bus_addr_int_reg_n_0_[10] ,\bus_addr_int_reg_n_0_[9] }));
  FDRE \bus_addr_int_reg[13] 
       (.C(clk),
        .CE(\bus_addr_int[15]_i_1_n_0 ),
        .D(\bus_addr_int_reg[14]_0 [5]),
        .Q(\bus_addr_int_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_addr_int_reg[14] 
       (.C(clk),
        .CE(\bus_addr_int[15]_i_1_n_0 ),
        .D(\bus_addr_int_reg[14]_0 [6]),
        .Q(\bus_addr_int_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_addr_int_reg[15] 
       (.C(clk),
        .CE(\bus_addr_int[15]_i_1_n_0 ),
        .D(\bus_addr_int[15]_i_2_n_0 ),
        .Q(\bus_addr_int_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \bus_addr_int_reg[15]_i_6 
       (.CI(\bus_addr_int_reg[12]_i_2_n_0 ),
        .CO({\NLW_bus_addr_int_reg[15]_i_6_CO_UNCONNECTED [3:2],\bus_addr_int_reg[15]_i_6_n_2 ,\bus_addr_int_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bus_addr_int_reg[15]_i_6_O_UNCONNECTED [3],bus_addr_int0[15],\bus_addr_int_reg[15]_0 [6:5]}),
        .S({1'b0,\bus_addr_int_reg_n_0_[15] ,\bus_addr_int_reg_n_0_[14] ,\bus_addr_int_reg_n_0_[13] }));
  FDRE \bus_addr_int_reg[1] 
       (.C(clk),
        .CE(\bus_addr_int[3]_i_1_n_0 ),
        .D(\bus_addr_int_reg[14]_0 [0]),
        .Q(\bus_addr_int_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bus_addr_int_reg[2] 
       (.C(clk),
        .CE(\bus_addr_int[3]_i_1_n_0 ),
        .D(\bus_addr_int[2]_i_1_n_0 ),
        .Q(\bus_addr_int_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bus_addr_int_reg[3] 
       (.C(clk),
        .CE(\bus_addr_int[3]_i_1_n_0 ),
        .D(\bus_addr_int[3]_i_2_n_0 ),
        .Q(\bus_addr_int_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \bus_addr_int_reg[4] 
       (.C(clk),
        .CE(\bus_addr_int[7]_i_1_n_0 ),
        .D(\bus_addr_int[4]_i_1_n_0 ),
        .Q(\bus_addr_int_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \bus_addr_int_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\bus_addr_int_reg[4]_i_2_n_0 ,\bus_addr_int_reg[4]_i_2_n_1 ,\bus_addr_int_reg[4]_i_2_n_2 ,\bus_addr_int_reg[4]_i_2_n_3 }),
        .CYINIT(\bus_addr_int_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({bus_addr_int0[4:2],\bus_addr_int_reg[15]_0 [0]}),
        .S({\bus_addr_int_reg_n_0_[4] ,\bus_addr_int_reg_n_0_[3] ,\bus_addr_int_reg_n_0_[2] ,\bus_addr_int_reg_n_0_[1] }));
  FDRE \bus_addr_int_reg[5] 
       (.C(clk),
        .CE(\bus_addr_int[7]_i_1_n_0 ),
        .D(\bus_addr_int_reg[14]_0 [1]),
        .Q(\bus_addr_int_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \bus_addr_int_reg[6] 
       (.C(clk),
        .CE(\bus_addr_int[7]_i_1_n_0 ),
        .D(\bus_addr_int_reg[14]_0 [2]),
        .Q(\bus_addr_int_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \bus_addr_int_reg[7] 
       (.C(clk),
        .CE(\bus_addr_int[7]_i_1_n_0 ),
        .D(\bus_addr_int[7]_i_2_n_0 ),
        .Q(\bus_addr_int_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \bus_addr_int_reg[8] 
       (.C(clk),
        .CE(\bus_addr_int[11]_i_1_n_0 ),
        .D(\bus_addr_int[8]_i_1_n_0 ),
        .Q(\bus_addr_int_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \bus_addr_int_reg[8]_i_2 
       (.CI(\bus_addr_int_reg[4]_i_2_n_0 ),
        .CO({\bus_addr_int_reg[8]_i_2_n_0 ,\bus_addr_int_reg[8]_i_2_n_1 ,\bus_addr_int_reg[8]_i_2_n_2 ,\bus_addr_int_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({bus_addr_int0[8:7],\bus_addr_int_reg[15]_0 [2:1]}),
        .S({\bus_addr_int_reg_n_0_[8] ,\bus_addr_int_reg_n_0_[7] ,\bus_addr_int_reg_n_0_[6] ,\bus_addr_int_reg_n_0_[5] }));
  FDRE \bus_addr_int_reg[9] 
       (.C(clk),
        .CE(\bus_addr_int[11]_i_1_n_0 ),
        .D(\bus_addr_int_reg[14]_0 [3]),
        .Q(\bus_addr_int_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \bus_din_tmp[31]_i_1 
       (.I0(bus_rd),
        .I1(bus_ack),
        .I2(reset),
        .O(\bus_din_tmp[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000024000000000)) 
    \bus_din_tmp[31]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(rx_csm_current_state[5]),
        .I4(rx_csm_current_state[4]),
        .I5(Q[0]),
        .O(bus_rd));
  FDRE \bus_din_tmp_reg[0] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [0]),
        .Q(\bus_din_tmp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[10] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [10]),
        .Q(data5[2]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[11] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [11]),
        .Q(data5[3]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[12] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [12]),
        .Q(data3[0]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[13] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [13]),
        .Q(data3[1]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[14] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [14]),
        .Q(data3[2]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[15] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [15]),
        .Q(data3[3]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[16] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [16]),
        .Q(data2[0]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[17] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [17]),
        .Q(data2[1]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[18] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [18]),
        .Q(data2[2]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[19] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [19]),
        .Q(data2[3]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[1] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [1]),
        .Q(\bus_din_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[20] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [20]),
        .Q(data1[0]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[21] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [21]),
        .Q(data1[1]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[22] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [22]),
        .Q(data1[2]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[23] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [23]),
        .Q(data1[3]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[24] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [24]),
        .Q(data0[0]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[25] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [25]),
        .Q(data0[1]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[26] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [26]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[27] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [27]),
        .Q(data0[3]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[28] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [28]),
        .Q(data4[0]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[29] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [29]),
        .Q(data4[1]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[2] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [2]),
        .Q(\bus_din_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[30] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [30]),
        .Q(data4[2]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[31] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [31]),
        .Q(data4[3]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[3] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [3]),
        .Q(\bus_din_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[4] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [4]),
        .Q(data6[0]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[5] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [5]),
        .Q(data6[1]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[6] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [6]),
        .Q(data6[2]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[7] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [7]),
        .Q(data6[3]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[8] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [8]),
        .Q(data5[0]),
        .R(1'b0));
  FDRE \bus_din_tmp_reg[9] 
       (.C(clk),
        .CE(\bus_din_tmp[31]_i_1_n_0 ),
        .D(\bus_din_tmp_reg[31]_0 [9]),
        .Q(data5[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000004200)) 
    \bus_dout_int[11]_i_1 
       (.I0(Q[1]),
        .I1(rx_csm_current_state[5]),
        .I2(Q[3]),
        .I3(\bus_dout_int_reg[16]_0 ),
        .I4(Q[2]),
        .I5(rx_csm_current_state[4]),
        .O(bus_dout_int_0[11]));
  LUT6 #(
    .INIT(64'h0000000024000000)) 
    \bus_dout_int[15]_i_1 
       (.I0(rx_csm_current_state[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\bus_dout_int_reg[20]_0 ),
        .I4(rx_csm_current_state[5]),
        .I5(Q[2]),
        .O(bus_dout_int_0[15]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \bus_dout_int[19]_i_1 
       (.I0(\bus_dout_int_reg[16]_0 ),
        .I1(Q[3]),
        .I2(rx_csm_current_state[4]),
        .I3(rx_csm_current_state[5]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(bus_dout_int_0[19]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \bus_dout_int[23]_i_1 
       (.I0(\bus_dout_int_reg[20]_0 ),
        .I1(Q[3]),
        .I2(rx_csm_current_state[4]),
        .I3(rx_csm_current_state[5]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(bus_dout_int_0[23]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \bus_dout_int[27]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(rx_csm_current_state[5]),
        .I3(rx_csm_current_state[4]),
        .I4(\bus_dout_int_reg[16]_0 ),
        .I5(Q[1]),
        .O(bus_dout_int_0[27]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \bus_dout_int[31]_i_1 
       (.I0(rx_csm_current_state[4]),
        .I1(\bus_dout_int_reg[20]_0 ),
        .I2(Q[2]),
        .I3(rx_csm_current_state[5]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(bus_dout_int_0[31]));
  LUT6 #(
    .INIT(64'h0060000000000000)) 
    \bus_dout_int[3]_i_1 
       (.I0(rx_csm_current_state[5]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(rx_csm_current_state[4]),
        .I4(Q[1]),
        .I5(\bus_dout_int_reg[16]_0 ),
        .O(bus_dout_int_0[3]));
  LUT6 #(
    .INIT(64'h0040000000000020)) 
    \bus_dout_int[7]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\bus_dout_int_reg[20]_0 ),
        .I3(rx_csm_current_state[4]),
        .I4(Q[3]),
        .I5(rx_csm_current_state[5]),
        .O(bus_dout_int_0[7]));
  FDRE \bus_dout_int_reg[0] 
       (.C(clk),
        .CE(bus_dout_int_0[3]),
        .D(bus_addr_int[0]),
        .Q(bus_dout_int[0]),
        .R(reset));
  FDRE \bus_dout_int_reg[10] 
       (.C(clk),
        .CE(bus_dout_int_0[11]),
        .D(bus_addr_int[2]),
        .Q(bus_dout_int[10]),
        .R(reset));
  FDRE \bus_dout_int_reg[11] 
       (.C(clk),
        .CE(bus_dout_int_0[11]),
        .D(bus_addr_int[3]),
        .Q(bus_dout_int[11]),
        .R(reset));
  FDRE \bus_dout_int_reg[12] 
       (.C(clk),
        .CE(bus_dout_int_0[15]),
        .D(bus_addr_int[0]),
        .Q(bus_dout_int[12]),
        .R(reset));
  FDRE \bus_dout_int_reg[13] 
       (.C(clk),
        .CE(bus_dout_int_0[15]),
        .D(bus_addr_int[1]),
        .Q(bus_dout_int[13]),
        .R(reset));
  FDRE \bus_dout_int_reg[14] 
       (.C(clk),
        .CE(bus_dout_int_0[15]),
        .D(bus_addr_int[2]),
        .Q(bus_dout_int[14]),
        .R(reset));
  FDRE \bus_dout_int_reg[15] 
       (.C(clk),
        .CE(bus_dout_int_0[15]),
        .D(bus_addr_int[3]),
        .Q(bus_dout_int[15]),
        .R(reset));
  FDRE \bus_dout_int_reg[16] 
       (.C(clk),
        .CE(bus_dout_int_0[19]),
        .D(bus_addr_int[0]),
        .Q(bus_dout_int[16]),
        .R(reset));
  FDRE \bus_dout_int_reg[17] 
       (.C(clk),
        .CE(bus_dout_int_0[19]),
        .D(bus_addr_int[1]),
        .Q(bus_dout_int[17]),
        .R(reset));
  FDRE \bus_dout_int_reg[18] 
       (.C(clk),
        .CE(bus_dout_int_0[19]),
        .D(bus_addr_int[2]),
        .Q(bus_dout_int[18]),
        .R(reset));
  FDRE \bus_dout_int_reg[19] 
       (.C(clk),
        .CE(bus_dout_int_0[19]),
        .D(bus_addr_int[3]),
        .Q(bus_dout_int[19]),
        .R(reset));
  FDRE \bus_dout_int_reg[1] 
       (.C(clk),
        .CE(bus_dout_int_0[3]),
        .D(bus_addr_int[1]),
        .Q(bus_dout_int[1]),
        .R(reset));
  FDRE \bus_dout_int_reg[20] 
       (.C(clk),
        .CE(bus_dout_int_0[23]),
        .D(bus_addr_int[0]),
        .Q(bus_dout_int[20]),
        .R(reset));
  FDRE \bus_dout_int_reg[21] 
       (.C(clk),
        .CE(bus_dout_int_0[23]),
        .D(bus_addr_int[1]),
        .Q(bus_dout_int[21]),
        .R(reset));
  FDRE \bus_dout_int_reg[22] 
       (.C(clk),
        .CE(bus_dout_int_0[23]),
        .D(bus_addr_int[2]),
        .Q(bus_dout_int[22]),
        .R(reset));
  FDRE \bus_dout_int_reg[23] 
       (.C(clk),
        .CE(bus_dout_int_0[23]),
        .D(bus_addr_int[3]),
        .Q(bus_dout_int[23]),
        .R(reset));
  FDRE \bus_dout_int_reg[24] 
       (.C(clk),
        .CE(bus_dout_int_0[27]),
        .D(bus_addr_int[0]),
        .Q(bus_dout_int[24]),
        .R(reset));
  FDRE \bus_dout_int_reg[25] 
       (.C(clk),
        .CE(bus_dout_int_0[27]),
        .D(bus_addr_int[1]),
        .Q(bus_dout_int[25]),
        .R(reset));
  FDRE \bus_dout_int_reg[26] 
       (.C(clk),
        .CE(bus_dout_int_0[27]),
        .D(bus_addr_int[2]),
        .Q(bus_dout_int[26]),
        .R(reset));
  FDRE \bus_dout_int_reg[27] 
       (.C(clk),
        .CE(bus_dout_int_0[27]),
        .D(bus_addr_int[3]),
        .Q(bus_dout_int[27]),
        .R(reset));
  FDRE \bus_dout_int_reg[28] 
       (.C(clk),
        .CE(bus_dout_int_0[31]),
        .D(bus_addr_int[0]),
        .Q(bus_dout_int[28]),
        .R(reset));
  FDRE \bus_dout_int_reg[29] 
       (.C(clk),
        .CE(bus_dout_int_0[31]),
        .D(bus_addr_int[1]),
        .Q(bus_dout_int[29]),
        .R(reset));
  FDRE \bus_dout_int_reg[2] 
       (.C(clk),
        .CE(bus_dout_int_0[3]),
        .D(bus_addr_int[2]),
        .Q(bus_dout_int[2]),
        .R(reset));
  FDRE \bus_dout_int_reg[30] 
       (.C(clk),
        .CE(bus_dout_int_0[31]),
        .D(bus_addr_int[2]),
        .Q(bus_dout_int[30]),
        .R(reset));
  FDRE \bus_dout_int_reg[31] 
       (.C(clk),
        .CE(bus_dout_int_0[31]),
        .D(bus_addr_int[3]),
        .Q(bus_dout_int[31]),
        .R(reset));
  FDRE \bus_dout_int_reg[3] 
       (.C(clk),
        .CE(bus_dout_int_0[3]),
        .D(bus_addr_int[3]),
        .Q(bus_dout_int[3]),
        .R(reset));
  FDRE \bus_dout_int_reg[4] 
       (.C(clk),
        .CE(bus_dout_int_0[7]),
        .D(bus_addr_int[0]),
        .Q(bus_dout_int[4]),
        .R(reset));
  FDRE \bus_dout_int_reg[5] 
       (.C(clk),
        .CE(bus_dout_int_0[7]),
        .D(bus_addr_int[1]),
        .Q(bus_dout_int[5]),
        .R(reset));
  FDRE \bus_dout_int_reg[6] 
       (.C(clk),
        .CE(bus_dout_int_0[7]),
        .D(bus_addr_int[2]),
        .Q(bus_dout_int[6]),
        .R(reset));
  FDRE \bus_dout_int_reg[7] 
       (.C(clk),
        .CE(bus_dout_int_0[7]),
        .D(bus_addr_int[3]),
        .Q(bus_dout_int[7]),
        .R(reset));
  FDRE \bus_dout_int_reg[8] 
       (.C(clk),
        .CE(bus_dout_int_0[11]),
        .D(bus_addr_int[0]),
        .Q(bus_dout_int[8]),
        .R(reset));
  FDRE \bus_dout_int_reg[9] 
       (.C(clk),
        .CE(bus_dout_int_0[11]),
        .D(bus_addr_int[1]),
        .Q(bus_dout_int[9]),
        .R(reset));
  LUT6 #(
    .INIT(64'h0200000000000200)) 
    bus_we_q_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rx_csm_current_state[4]),
        .I3(rx_csm_current_state[5]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(bus_we));
  FDRE cmd_par_reg
       (.C(clk),
        .CE(1'b1),
        .D(cmd_par_reg_0),
        .Q(cmd_par),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1F11BFBF1011B0B0)) 
    lock_rx_i_1
       (.I0(Q[0]),
        .I1(rx_csm_current_state[5]),
        .I2(lock_rx_i_2_n_0),
        .I3(lock_rx_i_3_n_0),
        .I4(lock_rx_i_4_n_0),
        .I5(lock_rx),
        .O(lock_rx_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000008220022)) 
    lock_rx_i_2
       (.I0(rx_csm_current_state[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(rx_csm_current_state[5]),
        .I4(tx_ack),
        .I5(lock_rx_i_5_n_0),
        .O(lock_rx_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    lock_rx_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(rx_csm_current_state[4]),
        .I5(rx_csm_current_state[5]),
        .O(lock_rx_i_3_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    lock_rx_i_4
       (.I0(\num_reg[2]_0 ),
        .I1(num[6]),
        .I2(num[7]),
        .I3(\num_reg[5]_0 ),
        .O(lock_rx_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hB)) 
    lock_rx_i_5
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(lock_rx_i_5_n_0));
  FDRE lock_rx_reg
       (.C(clk),
        .CE(1'b1),
        .D(lock_rx_i_1_n_0),
        .Q(lock_rx),
        .R(reset));
  LUT4 #(
    .INIT(16'h4774)) 
    \num[0]_i_1 
       (.I0(num[0]),
        .I1(Q[1]),
        .I2(\bus_addr_int_reg[0]_0 [2]),
        .I3(\bus_addr_int_reg[0]_0 [0]),
        .O(\num[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h909F9F909F909F90)) 
    \num[1]_i_1 
       (.I0(num[1]),
        .I1(num[0]),
        .I2(Q[1]),
        .I3(\bus_addr_int_reg[0]_0 [1]),
        .I4(\bus_addr_int_reg[0]_0 [0]),
        .I5(\bus_addr_int_reg[0]_0 [2]),
        .O(\num[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \num[2]_i_1 
       (.I0(num[1]),
        .I1(num[0]),
        .I2(num[2]),
        .I3(Q[1]),
        .I4(bus_addr_int[2]),
        .O(\num[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \num[3]_i_1 
       (.I0(reset),
        .I1(\num_reg[2]_1 ),
        .I2(rx_csm_current_state[4]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(rx_csm_current_state[5]),
        .O(\num[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \num[3]_i_2 
       (.I0(num[3]),
        .I1(num[1]),
        .I2(num[0]),
        .I3(num[2]),
        .I4(Q[1]),
        .I5(bus_addr_int[3]),
        .O(\num[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \num[4]_i_1 
       (.I0(bus_addr_int[0]),
        .I1(Q[0]),
        .I2(num[4]),
        .I3(num[2]),
        .I4(num[3]),
        .I5(\num[4]_i_2_n_0 ),
        .O(\num[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \num[4]_i_2 
       (.I0(num[1]),
        .I1(num[0]),
        .O(\num[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \num[6]_i_1 
       (.I0(bus_addr_int[2]),
        .I1(Q[0]),
        .I2(num[6]),
        .I3(\num_reg[5]_0 ),
        .I4(\num_reg[2]_0 ),
        .O(\num[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00005808)) 
    \num[7]_i_1 
       (.I0(Q[0]),
        .I1(cmd_we),
        .I2(Q[3]),
        .I3(tx_ack),
        .I4(\num[7]_i_3_n_0 ),
        .O(\num[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B88BB8B8)) 
    \num[7]_i_2 
       (.I0(bus_addr_int[3]),
        .I1(Q[0]),
        .I2(num[7]),
        .I3(num[6]),
        .I4(\num_reg[2]_0 ),
        .I5(\num_reg[5]_0 ),
        .O(\num[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \num[7]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(reset),
        .I3(rx_csm_current_state[5]),
        .I4(rx_csm_current_state[4]),
        .O(\num[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \num[7]_i_4 
       (.I0(num[2]),
        .I1(num[3]),
        .I2(num[1]),
        .I3(num[0]),
        .I4(num[4]),
        .O(\num_reg[2]_0 ));
  FDRE \num_reg[0] 
       (.C(clk),
        .CE(\num[3]_i_1_n_0 ),
        .D(\num[0]_i_1_n_0 ),
        .Q(num[0]),
        .R(1'b0));
  FDRE \num_reg[1] 
       (.C(clk),
        .CE(\num[3]_i_1_n_0 ),
        .D(\num[1]_i_1_n_0 ),
        .Q(num[1]),
        .R(1'b0));
  FDRE \num_reg[2] 
       (.C(clk),
        .CE(\num[3]_i_1_n_0 ),
        .D(\num[2]_i_1_n_0 ),
        .Q(num[2]),
        .R(1'b0));
  FDRE \num_reg[3] 
       (.C(clk),
        .CE(\num[3]_i_1_n_0 ),
        .D(\num[3]_i_2_n_0 ),
        .Q(num[3]),
        .R(1'b0));
  FDRE \num_reg[4] 
       (.C(clk),
        .CE(\num[7]_i_1_n_0 ),
        .D(\num[4]_i_1_n_0 ),
        .Q(num[4]),
        .R(1'b0));
  FDRE \num_reg[5] 
       (.C(clk),
        .CE(\num[7]_i_1_n_0 ),
        .D(\num_reg[5]_1 ),
        .Q(\num_reg[5]_0 ),
        .R(1'b0));
  FDRE \num_reg[6] 
       (.C(clk),
        .CE(\num[7]_i_1_n_0 ),
        .D(\num[6]_i_1_n_0 ),
        .Q(num[6]),
        .R(1'b0));
  FDRE \num_reg[7] 
       (.C(clk),
        .CE(\num[7]_i_1_n_0 ),
        .D(\num[7]_i_2_n_0 ),
        .Q(num[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[100]_i_1 
       (.I0(bus_dout_int[4]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[101]_i_1 
       (.I0(bus_dout_int[5]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[102]_i_1 
       (.I0(bus_dout_int[6]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[103]_i_1 
       (.I0(bus_dout_int[7]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[104]_i_1 
       (.I0(bus_dout_int[8]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[105]_i_1 
       (.I0(bus_dout_int[9]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[106]_i_1 
       (.I0(bus_dout_int[10]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[107]_i_1 
       (.I0(bus_dout_int[11]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[108]_i_1 
       (.I0(bus_dout_int[12]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[109]_i_1 
       (.I0(bus_dout_int[13]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[110]_i_1 
       (.I0(bus_dout_int[14]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[111]_i_1 
       (.I0(bus_dout_int[15]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[112]_i_1 
       (.I0(bus_dout_int[16]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[113]_i_1 
       (.I0(bus_dout_int[17]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[114]_i_1 
       (.I0(bus_dout_int[18]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[115]_i_1 
       (.I0(bus_dout_int[19]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[116]_i_1 
       (.I0(bus_dout_int[20]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[117]_i_1 
       (.I0(bus_dout_int[21]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[118]_i_1 
       (.I0(bus_dout_int[22]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[119]_i_1 
       (.I0(bus_dout_int[23]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[120]_i_1 
       (.I0(bus_dout_int[24]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[121]_i_1 
       (.I0(bus_dout_int[25]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[122]_i_1 
       (.I0(bus_dout_int[26]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[123]_i_1 
       (.I0(bus_dout_int[27]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[124]_i_1 
       (.I0(bus_dout_int[28]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[125]_i_1 
       (.I0(bus_dout_int[29]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[126]_i_1 
       (.I0(bus_dout_int[30]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \reg[127]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\reg[127]_i_4_n_0 ),
        .O(E[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[127]_i_2__0 
       (.I0(bus_dout_int[31]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [31]));
  LUT6 #(
    .INIT(64'hFFFFBFBFFBFFFBFF)) 
    \reg[127]_i_3 
       (.I0(rx_csm_current_state[4]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(rx_csm_current_state[5]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\reg[127]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000900000)) 
    \reg[127]_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\rx_csm_current_state[2]_i_5_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\reg_reg[127] ),
        .O(\reg[127]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg[31]_i_1__0 
       (.I0(\reg[127]_i_4_n_0 ),
        .I1(bus_dout1),
        .O(E[0]));
  LUT6 #(
    .INIT(64'h0000000D00000000)) 
    \reg[31]_i_2__0 
       (.I0(\bus_addr_int_reg_n_0_[2] ),
        .I1(\reg[127]_i_3_n_0 ),
        .I2(sbus_ack_i_5_n_0),
        .I3(sbus_ack_i_4__0_n_0),
        .I4(sbus_ack_i_3__0_n_0),
        .I5(\U_6/eqOp ),
        .O(bus_dout1));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \reg[31]_i_3 
       (.I0(\bus_addr_int_reg_n_0_[0] ),
        .I1(\reg[127]_i_3_n_0 ),
        .I2(\bus_addr_int_reg_n_0_[1] ),
        .O(\U_6/eqOp ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg[63]_i_1__0 
       (.I0(\reg[127]_i_4_n_0 ),
        .I1(bus_dout110_out),
        .O(E[1]));
  LUT6 #(
    .INIT(64'h0000000D00000000)) 
    \reg[63]_i_2__0 
       (.I0(\bus_addr_int_reg_n_0_[2] ),
        .I1(\reg[127]_i_3_n_0 ),
        .I2(sbus_ack_i_5_n_0),
        .I3(sbus_ack_i_4__0_n_0),
        .I4(sbus_ack_i_3__0_n_0),
        .I5(\reg[63]_i_3_n_0 ),
        .O(bus_dout110_out));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \reg[63]_i_3 
       (.I0(\bus_addr_int_reg_n_0_[0] ),
        .I1(\reg[127]_i_3_n_0 ),
        .I2(\bus_addr_int_reg_n_0_[1] ),
        .O(\reg[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg[95]_i_1__0 
       (.I0(\reg[127]_i_4_n_0 ),
        .I1(bus_dout113_out),
        .O(E[2]));
  LUT6 #(
    .INIT(64'h0000000D00000000)) 
    \reg[95]_i_2__0 
       (.I0(\bus_addr_int_reg_n_0_[2] ),
        .I1(\reg[127]_i_3_n_0 ),
        .I2(sbus_ack_i_5_n_0),
        .I3(sbus_ack_i_4__0_n_0),
        .I4(sbus_ack_i_3__0_n_0),
        .I5(\reg[95]_i_3_n_0 ),
        .O(bus_dout113_out));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \reg[95]_i_3 
       (.I0(\bus_addr_int_reg_n_0_[1] ),
        .I1(\reg[127]_i_3_n_0 ),
        .I2(\bus_addr_int_reg_n_0_[0] ),
        .O(\reg[95]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[96]_i_1 
       (.I0(bus_dout_int[0]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[97]_i_1 
       (.I0(bus_dout_int[1]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[98]_i_1 
       (.I0(bus_dout_int[2]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg[99]_i_1 
       (.I0(bus_dout_int[3]),
        .I1(\reg[127]_i_3_n_0 ),
        .O(\bus_dout_int_reg[31]_0 [3]));
  LUT3 #(
    .INIT(8'h0B)) 
    response_en_rx_i_1
       (.I0(\response_nibble_rx[3]_i_3_n_0 ),
        .I1(\response_nibble_rx[3]_i_4_n_0 ),
        .I2(\response_nibble_rx[3]_i_5_n_0 ),
        .O(response_en_rx));
  FDRE response_en_rx_reg
       (.C(clk),
        .CE(1'b1),
        .D(response_en_rx),
        .Q(response_en_rx_reg_0),
        .R(reset));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \response_nibble_rx[0]_i_1 
       (.I0(\response_nibble_rx[0]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\response_nibble_rx[0]_i_3_n_0 ),
        .I3(Q[1]),
        .I4(\response_nibble_rx[0]_i_4_n_0 ),
        .O(response_nibble_rx_1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \response_nibble_rx[0]_i_2 
       (.I0(\bus_din_tmp_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(data2[0]),
        .I3(Q[1]),
        .I4(data6[0]),
        .O(\response_nibble_rx[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \response_nibble_rx[0]_i_3 
       (.I0(data5[0]),
        .I1(Q[0]),
        .I2(data3[0]),
        .I3(Q[3]),
        .I4(data4[0]),
        .O(\response_nibble_rx[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \response_nibble_rx[0]_i_4 
       (.I0(data1[0]),
        .I1(Q[0]),
        .I2(data0[0]),
        .I3(Q[3]),
        .I4(data3[0]),
        .O(\response_nibble_rx[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \response_nibble_rx[1]_i_1 
       (.I0(\response_nibble_rx[1]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\response_nibble_rx[1]_i_3_n_0 ),
        .I3(Q[1]),
        .I4(\response_nibble_rx[1]_i_4_n_0 ),
        .O(response_nibble_rx_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \response_nibble_rx[1]_i_2 
       (.I0(\bus_din_tmp_reg_n_0_[1] ),
        .I1(Q[0]),
        .I2(data2[1]),
        .I3(Q[1]),
        .I4(data6[1]),
        .O(\response_nibble_rx[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \response_nibble_rx[1]_i_3 
       (.I0(data5[1]),
        .I1(Q[0]),
        .I2(data3[1]),
        .I3(Q[3]),
        .I4(data4[1]),
        .O(\response_nibble_rx[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \response_nibble_rx[1]_i_4 
       (.I0(data1[1]),
        .I1(Q[0]),
        .I2(data0[1]),
        .I3(Q[3]),
        .I4(data3[1]),
        .O(\response_nibble_rx[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \response_nibble_rx[2]_i_1 
       (.I0(\response_nibble_rx[2]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\response_nibble_rx[2]_i_3_n_0 ),
        .I3(Q[1]),
        .I4(\response_nibble_rx[2]_i_4_n_0 ),
        .O(response_nibble_rx_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \response_nibble_rx[2]_i_2 
       (.I0(\bus_din_tmp_reg_n_0_[2] ),
        .I1(Q[0]),
        .I2(data2[2]),
        .I3(Q[1]),
        .I4(data6[2]),
        .O(\response_nibble_rx[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \response_nibble_rx[2]_i_3 
       (.I0(data5[2]),
        .I1(Q[0]),
        .I2(data3[2]),
        .I3(Q[3]),
        .I4(data4[2]),
        .O(\response_nibble_rx[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \response_nibble_rx[2]_i_4 
       (.I0(data1[2]),
        .I1(Q[0]),
        .I2(data0[2]),
        .I3(Q[3]),
        .I4(data3[2]),
        .O(\response_nibble_rx[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h000B)) 
    \response_nibble_rx[3]_i_1 
       (.I0(\response_nibble_rx[3]_i_3_n_0 ),
        .I1(\response_nibble_rx[3]_i_4_n_0 ),
        .I2(\response_nibble_rx[3]_i_5_n_0 ),
        .I3(reset),
        .O(\response_nibble_rx[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \response_nibble_rx[3]_i_2 
       (.I0(\response_nibble_rx[3]_i_6_n_0 ),
        .I1(Q[2]),
        .I2(\response_nibble_rx[3]_i_7_n_0 ),
        .I3(Q[1]),
        .I4(\response_nibble_rx[3]_i_8_n_0 ),
        .O(response_nibble_rx_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hEFC3C3EC)) 
    \response_nibble_rx[3]_i_3 
       (.I0(rx_csm_current_state[4]),
        .I1(rx_csm_current_state[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\response_nibble_rx[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000050F4F844)) 
    \response_nibble_rx[3]_i_4 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(rx_csm_current_state[4]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(tx_ack),
        .O(\response_nibble_rx[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9FEF69EBDFFFF)) 
    \response_nibble_rx[3]_i_5 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(rx_csm_current_state[5]),
        .I3(Q[0]),
        .I4(rx_csm_current_state[4]),
        .I5(Q[3]),
        .O(\response_nibble_rx[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \response_nibble_rx[3]_i_6 
       (.I0(\bus_din_tmp_reg_n_0_[3] ),
        .I1(Q[0]),
        .I2(data2[3]),
        .I3(Q[1]),
        .I4(data6[3]),
        .O(\response_nibble_rx[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \response_nibble_rx[3]_i_7 
       (.I0(data5[3]),
        .I1(Q[0]),
        .I2(data3[3]),
        .I3(Q[3]),
        .I4(data4[3]),
        .O(\response_nibble_rx[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \response_nibble_rx[3]_i_8 
       (.I0(data1[3]),
        .I1(Q[0]),
        .I2(data0[3]),
        .I3(Q[3]),
        .I4(data3[3]),
        .O(\response_nibble_rx[3]_i_8_n_0 ));
  FDRE \response_nibble_rx_reg[0] 
       (.C(clk),
        .CE(\response_nibble_rx[3]_i_1_n_0 ),
        .D(response_nibble_rx_1[0]),
        .Q(response_nibble_rx[0]),
        .R(1'b0));
  FDRE \response_nibble_rx_reg[1] 
       (.C(clk),
        .CE(\response_nibble_rx[3]_i_1_n_0 ),
        .D(response_nibble_rx_1[1]),
        .Q(response_nibble_rx[1]),
        .R(1'b0));
  FDRE \response_nibble_rx_reg[2] 
       (.C(clk),
        .CE(\response_nibble_rx[3]_i_1_n_0 ),
        .D(response_nibble_rx_1[2]),
        .Q(response_nibble_rx[2]),
        .R(1'b0));
  FDRE \response_nibble_rx_reg[3] 
       (.C(clk),
        .CE(\response_nibble_rx[3]_i_1_n_0 ),
        .D(response_nibble_rx_1[3]),
        .Q(response_nibble_rx[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0BB330CF088FF3F)) 
    \rx_csm_current_state[0]_i_10 
       (.I0(bus_ack),
        .I1(Q[2]),
        .I2(cmd_we),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tx_ack),
        .O(\rx_csm_current_state[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_csm_current_state[0]_i_11 
       (.I0(Q[3]),
        .I1(rx_csm_current_state[4]),
        .O(\rx_csm_current_state[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rx_csm_current_state[0]_i_12 
       (.I0(rx_csm_current_state[4]),
        .I1(Q[3]),
        .O(\rx_csm_current_state[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rx_csm_current_state[0]_i_13 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\rx_csm_current_state[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rx_csm_current_state[0]_i_14 
       (.I0(rx_csm_current_state[4]),
        .I1(rx_csm_current_state[5]),
        .O(\rx_csm_current_state[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000AFC0A000A000A)) 
    \rx_csm_current_state[0]_i_2 
       (.I0(\rx_csm_current_state[0]_i_5_n_0 ),
        .I1(\rx_csm_current_state[0]_i_6_n_0 ),
        .I2(rx_csm_current_state[4]),
        .I3(rx_csm_current_state[5]),
        .I4(\rx_csm_current_state[0]_i_7_n_0 ),
        .I5(\rx_csm_current_state[0]_i_8_n_0 ),
        .O(\rx_csm_current_state_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0800088888880000)) 
    \rx_csm_current_state[0]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(lock_rx_i_4_n_0),
        .I3(Q[1]),
        .I4(tx_ack),
        .I5(Q[0]),
        .O(\rx_csm_current_state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00003C75)) 
    \rx_csm_current_state[0]_i_4 
       (.I0(Q[1]),
        .I1(cmd_we),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\rx_csm_current_state[0]_i_9_n_0 ),
        .O(\rx_csm_current_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h8BBB88888B88BBBB)) 
    \rx_csm_current_state[0]_i_5 
       (.I0(\rx_csm_current_state[0]_i_10_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(cmd_we),
        .I5(Q[0]),
        .O(\rx_csm_current_state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFB3FF3B7FB3F7337)) 
    \rx_csm_current_state[0]_i_6 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(cmd_we),
        .I4(Q[1]),
        .I5(bus_ack),
        .O(\rx_csm_current_state[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0055115055001150)) 
    \rx_csm_current_state[0]_i_7 
       (.I0(\rx_csm_current_state[0]_i_11_n_0 ),
        .I1(bus_ack),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(cmd_we),
        .O(\rx_csm_current_state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB3BFE12DFFFFFFFF)) 
    \rx_csm_current_state[0]_i_8 
       (.I0(tx_ack),
        .I1(\rx_csm_current_state[2]_i_11_n_0 ),
        .I2(Q[0]),
        .I3(cmd_we),
        .I4(Q[1]),
        .I5(\rx_csm_current_state[0]_i_12_n_0 ),
        .O(\rx_csm_current_state[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h77FC0000FFFFFFFF)) 
    \rx_csm_current_state[0]_i_9 
       (.I0(tx_ack),
        .I1(Q[1]),
        .I2(cmd_we),
        .I3(Q[0]),
        .I4(\rx_csm_current_state[0]_i_13_n_0 ),
        .I5(\rx_csm_current_state[0]_i_14_n_0 ),
        .O(\rx_csm_current_state[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \rx_csm_current_state[1]_i_2 
       (.I0(\rx_csm_current_state[1]_i_3_n_0 ),
        .I1(rx_csm_current_state[4]),
        .I2(Q[3]),
        .I3(\rx_csm_current_state[1]_i_4_n_0 ),
        .I4(rx_csm_current_state[5]),
        .I5(\rx_csm_current_state[1]_i_5_n_0 ),
        .O(\rx_csm_current_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hF4373F0F)) 
    \rx_csm_current_state[1]_i_3 
       (.I0(cmd_we),
        .I1(\rx_csm_current_state[2]_i_11_n_0 ),
        .I2(Q[1]),
        .I3(tx_ack),
        .I4(Q[0]),
        .O(\rx_csm_current_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEBAFAFC3BF0FBF)) 
    \rx_csm_current_state[1]_i_4 
       (.I0(rx_csm_current_state[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(cmd_we),
        .I5(Q[3]),
        .O(\rx_csm_current_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8BBBBBB)) 
    \rx_csm_current_state[1]_i_5 
       (.I0(\rx_csm_current_state[1]_i_6_n_0 ),
        .I1(rx_csm_current_state[4]),
        .I2(\rx_csm_current_state[1]_i_2_0 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\rx_csm_current_state[1]_i_8_n_0 ),
        .O(\rx_csm_current_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFD0911FFA84D11FF)) 
    \rx_csm_current_state[1]_i_6 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(tx_ack),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(cmd_we),
        .O(\rx_csm_current_state[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00C800F8FF3CF0F0)) 
    \rx_csm_current_state[1]_i_8 
       (.I0(tx_ack),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(cmd_we),
        .I5(Q[3]),
        .O(\rx_csm_current_state[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FDDD)) 
    \rx_csm_current_state[2]_i_1 
       (.I0(\rx_csm_current_state[2]_i_2_n_0 ),
        .I1(\rx_csm_current_state[2]_i_3_n_0 ),
        .I2(\rx_csm_current_state[2]_i_4_n_0 ),
        .I3(\rx_csm_current_state[2]_i_5_n_0 ),
        .I4(\rx_csm_current_state_reg[2]_1 ),
        .I5(\rx_csm_current_state_reg[2]_2 ),
        .O(\rx_csm_current_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \rx_csm_current_state[2]_i_10 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(tx_ack),
        .O(\rx_csm_current_state[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \rx_csm_current_state[2]_i_11 
       (.I0(rx_csm_current_state[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .O(\rx_csm_current_state[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \rx_csm_current_state[2]_i_12 
       (.I0(Q[3]),
        .I1(rx_csm_current_state[4]),
        .I2(rx_csm_current_state[5]),
        .O(\rx_csm_current_state[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \rx_csm_current_state[2]_i_13 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(cmd_we),
        .O(\rx_csm_current_state[2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rx_csm_current_state[2]_i_14 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rx_csm_current_state[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABABABABABA)) 
    \rx_csm_current_state[2]_i_2 
       (.I0(rx_csm_current_state[5]),
        .I1(\rx_csm_current_state[2]_i_8_n_0 ),
        .I2(\rx_csm_current_state[3]_i_9_n_0 ),
        .I3(Q[2]),
        .I4(\rx_csm_current_state[2]_i_9_n_0 ),
        .I5(\rx_csm_current_state[2]_i_10_n_0 ),
        .O(\rx_csm_current_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEBABABBB)) 
    \rx_csm_current_state[2]_i_3 
       (.I0(\rx_csm_current_state_reg[5]_0 ),
        .I1(\rx_csm_current_state[2]_i_11_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tx_ack),
        .I5(\rx_csm_current_state[2]_i_12_n_0 ),
        .O(\rx_csm_current_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0C70F3F0F070F3F0)) 
    \rx_csm_current_state[2]_i_4 
       (.I0(bus_ack),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(cmd_we),
        .O(\rx_csm_current_state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rx_csm_current_state[2]_i_5 
       (.I0(rx_csm_current_state[5]),
        .I1(rx_csm_current_state[4]),
        .O(\rx_csm_current_state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC300A5A5C000A5A5)) 
    \rx_csm_current_state[2]_i_8 
       (.I0(\rx_csm_current_state[2]_i_13_n_0 ),
        .I1(\rx_csm_current_state[2]_i_14_n_0 ),
        .I2(Q[2]),
        .I3(rx_csm_current_state[4]),
        .I4(Q[3]),
        .I5(tx_ack),
        .O(\rx_csm_current_state[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \rx_csm_current_state[2]_i_9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(cmd_we),
        .O(\rx_csm_current_state[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h88888A8888AA8AAA)) 
    \rx_csm_current_state[3]_i_1 
       (.I0(\rx_csm_current_state_reg[3]_0 ),
        .I1(\rx_csm_current_state_reg[3]_1 ),
        .I2(\rx_csm_current_state[3]_i_4_n_0 ),
        .I3(rx_csm_current_state[5]),
        .I4(rx_csm_current_state[4]),
        .I5(\rx_csm_current_state[3]_i_5_n_0 ),
        .O(\rx_csm_current_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA555555515051505)) 
    \rx_csm_current_state[3]_i_4 
       (.I0(Q[3]),
        .I1(bus_ack),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(cmd_we),
        .I5(Q[2]),
        .O(\rx_csm_current_state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0D0D0D0D00000D00)) 
    \rx_csm_current_state[3]_i_5 
       (.I0(\rx_csm_current_state[4]_i_9_n_0 ),
        .I1(\rx_csm_current_state[3]_i_6_n_0 ),
        .I2(\rx_csm_current_state[3]_i_7_n_0 ),
        .I3(\bus_dout_int_reg[16]_0 ),
        .I4(\rx_csm_current_state[3]_i_8_n_0 ),
        .I5(\rx_csm_current_state[3]_i_9_n_0 ),
        .O(\rx_csm_current_state[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rx_csm_current_state[3]_i_6 
       (.I0(Q[3]),
        .I1(rx_csm_current_state[4]),
        .O(\rx_csm_current_state[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000840400008600)) 
    \rx_csm_current_state[3]_i_7 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(cmd_we),
        .I4(Q[3]),
        .I5(rx_csm_current_state[4]),
        .O(\rx_csm_current_state[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rx_csm_current_state[3]_i_8 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\rx_csm_current_state[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    \rx_csm_current_state[3]_i_9 
       (.I0(Q[2]),
        .I1(\rx_csm_current_state_reg[4]_2 ),
        .I2(rx_csm_current_state[4]),
        .I3(Q[3]),
        .O(\rx_csm_current_state[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABBBABBBBBBBA)) 
    \rx_csm_current_state[4]_i_1 
       (.I0(\rx_csm_current_state_reg[4]_3 ),
        .I1(\rx_csm_current_state_reg[4]_4 ),
        .I2(\rx_csm_current_state[4]_i_4_n_0 ),
        .I3(\rx_csm_current_state[4]_i_5_n_0 ),
        .I4(\rx_csm_current_state[4]_i_6_n_0 ),
        .I5(\rx_csm_current_state[4]_i_7_n_0 ),
        .O(\rx_csm_current_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hC4C7FFFF)) 
    \rx_csm_current_state[4]_i_11 
       (.I0(cmd_we),
        .I1(\rx_csm_current_state[2]_i_11_n_0 ),
        .I2(Q[0]),
        .I3(tx_ack),
        .I4(Q[1]),
        .O(\rx_csm_current_state[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000FE0E00000000)) 
    \rx_csm_current_state[4]_i_4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\rx_csm_current_state[4]_i_9_n_0 ),
        .I4(rx_csm_current_state[5]),
        .I5(rx_csm_current_state[4]),
        .O(\rx_csm_current_state[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F00008000000080)) 
    \rx_csm_current_state[4]_i_5 
       (.I0(Q[2]),
        .I1(\rx_csm_current_state_reg[4]_2 ),
        .I2(Q[3]),
        .I3(rx_csm_current_state[4]),
        .I4(rx_csm_current_state[5]),
        .I5(\rx_csm_current_state[4]_i_11_n_0 ),
        .O(\rx_csm_current_state[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000EAAA)) 
    \rx_csm_current_state[4]_i_6 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(bus_ack),
        .I4(rx_csm_current_state[4]),
        .I5(Q[2]),
        .O(\rx_csm_current_state[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF0000FFFFFFFF)) 
    \rx_csm_current_state[4]_i_7 
       (.I0(Q[2]),
        .I1(cmd_we),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(rx_csm_current_state[5]),
        .O(\rx_csm_current_state[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h7DFD)) 
    \rx_csm_current_state[4]_i_9 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(lock_rx_i_4_n_0),
        .O(\rx_csm_current_state[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000EEEF)) 
    \rx_csm_current_state[5]_i_1 
       (.I0(\rx_csm_current_state[5]_i_2_n_0 ),
        .I1(\rx_csm_current_state_reg[5]_0 ),
        .I2(rx_csm_current_state[5]),
        .I3(\rx_csm_current_state[5]_i_4_n_0 ),
        .I4(\rx_csm_current_state_reg[2]_1 ),
        .O(\rx_csm_current_state[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC8CCC8C0C8CCC8)) 
    \rx_csm_current_state[5]_i_2 
       (.I0(\rx_csm_current_state[5]_i_5_n_0 ),
        .I1(rx_csm_current_state[5]),
        .I2(Q[3]),
        .I3(rx_csm_current_state[4]),
        .I4(\bus_dout_int_reg[20]_0 ),
        .I5(\rx_csm_current_state[3]_i_8_n_0 ),
        .O(\rx_csm_current_state[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2333233323032333)) 
    \rx_csm_current_state[5]_i_4 
       (.I0(\rx_csm_current_state[4]_i_9_n_0 ),
        .I1(\rx_csm_current_state[5]_i_6_n_0 ),
        .I2(Q[3]),
        .I3(rx_csm_current_state[4]),
        .I4(\rx_csm_current_state[5]_i_7_n_0 ),
        .I5(\rx_csm_current_state[5]_i_8_n_0 ),
        .O(\rx_csm_current_state[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \rx_csm_current_state[5]_i_5 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(bus_ack),
        .I3(Q[0]),
        .O(\rx_csm_current_state[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004404)) 
    \rx_csm_current_state[5]_i_6 
       (.I0(Q[3]),
        .I1(rx_csm_current_state[4]),
        .I2(Q[0]),
        .I3(tx_ack),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\rx_csm_current_state[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_csm_current_state[5]_i_7 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\rx_csm_current_state[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \rx_csm_current_state[5]_i_8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(cmd_we),
        .O(\rx_csm_current_state[5]_i_8_n_0 ));
  FDRE \rx_csm_current_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_csm_current_state_reg[1]_1 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \rx_csm_current_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_csm_current_state_reg[1]_1 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \rx_csm_current_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_csm_current_state[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \rx_csm_current_state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_csm_current_state[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \rx_csm_current_state_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_csm_current_state[4]_i_1_n_0 ),
        .Q(rx_csm_current_state[4]),
        .R(1'b0));
  FDSE \rx_csm_current_state_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_csm_current_state[5]_i_1_n_0 ),
        .Q(rx_csm_current_state[5]),
        .S(reset));
  LUT3 #(
    .INIT(8'hE0)) 
    sbus_ack_i_1__0
       (.I0(bus_rd),
        .I1(bus_we),
        .I2(\U_6/bus_cs ),
        .O(sbus_ack0));
  LUT5 #(
    .INIT(32'h01000101)) 
    sbus_ack_i_2__0
       (.I0(sbus_ack_i_3__0_n_0),
        .I1(sbus_ack_i_4__0_n_0),
        .I2(sbus_ack_i_5_n_0),
        .I3(\reg[127]_i_3_n_0 ),
        .I4(\bus_addr_int_reg_n_0_[2] ),
        .O(\U_6/bus_cs ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    sbus_ack_i_3__0
       (.I0(\bus_addr_int_reg_n_0_[9] ),
        .I1(\bus_addr_int_reg_n_0_[8] ),
        .I2(\bus_addr_int_reg_n_0_[11] ),
        .I3(\reg[127]_i_3_n_0 ),
        .I4(\bus_addr_int_reg_n_0_[10] ),
        .O(sbus_ack_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    sbus_ack_i_4__0
       (.I0(\bus_addr_int_reg_n_0_[13] ),
        .I1(\bus_addr_int_reg_n_0_[12] ),
        .I2(\bus_addr_int_reg_n_0_[15] ),
        .I3(\reg[127]_i_3_n_0 ),
        .I4(\bus_addr_int_reg_n_0_[14] ),
        .O(sbus_ack_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F0E)) 
    sbus_ack_i_5
       (.I0(\bus_addr_int_reg_n_0_[3] ),
        .I1(\bus_addr_int_reg_n_0_[6] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[7] ),
        .I4(\bus_addr_int_reg_n_0_[4] ),
        .I5(\bus_addr_int_reg_n_0_[5] ),
        .O(sbus_ack_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[0]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[0] ),
        .I5(\sbus_rdata_reg[31] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[10]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[10] ),
        .I5(\sbus_rdata_reg[31] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[11]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[11] ),
        .I5(\sbus_rdata_reg[31] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[12]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[12] ),
        .I5(\sbus_rdata_reg[31] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[13]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[13] ),
        .I5(\sbus_rdata_reg[31] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[14]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[14] ),
        .I5(\sbus_rdata_reg[31] [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[15]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[15] ),
        .I5(\sbus_rdata_reg[31] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[16]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[16] ),
        .I5(\sbus_rdata_reg[31] [16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[17]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[17] ),
        .I5(\sbus_rdata_reg[31] [17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[18]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[18] ),
        .I5(\sbus_rdata_reg[31] [18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[19]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[19] ),
        .I5(\sbus_rdata_reg[31] [19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[1]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[1] ),
        .I5(\sbus_rdata_reg[31] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[20]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[20] ),
        .I5(\sbus_rdata_reg[31] [20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[21]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[21] ),
        .I5(\sbus_rdata_reg[31] [21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[22]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[22] ),
        .I5(\sbus_rdata_reg[31] [22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[23]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[23] ),
        .I5(\sbus_rdata_reg[31] [23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[24]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[24] ),
        .I5(\sbus_rdata_reg[31] [24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[25]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[25] ),
        .I5(\sbus_rdata_reg[31] [25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[26]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[26] ),
        .I5(\sbus_rdata_reg[31] [26]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[27]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[27] ),
        .I5(\sbus_rdata_reg[31] [27]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[28]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[28] ),
        .I5(\sbus_rdata_reg[31] [28]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[29]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[29] ),
        .I5(\sbus_rdata_reg[31] [29]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[2]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[2] ),
        .I5(\sbus_rdata_reg[31] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[30]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[30] ),
        .I5(\sbus_rdata_reg[31] [30]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[31]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[31]_0 ),
        .I5(\sbus_rdata_reg[31] [31]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[3]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[3] ),
        .I5(\sbus_rdata_reg[31] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[4]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[4] ),
        .I5(\sbus_rdata_reg[31] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[5]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[5] ),
        .I5(\sbus_rdata_reg[31] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[6]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[6] ),
        .I5(\sbus_rdata_reg[31] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[7]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[7] ),
        .I5(\sbus_rdata_reg[31] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[8]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[8] ),
        .I5(\sbus_rdata_reg[31] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \sbus_rdata[9]_i_1__0 
       (.I0(\U_6/bus_cs ),
        .I1(\bus_addr_int_reg_n_0_[1] ),
        .I2(\reg[127]_i_3_n_0 ),
        .I3(\bus_addr_int_reg_n_0_[0] ),
        .I4(\sbus_rdata_reg[9] ),
        .I5(\sbus_rdata_reg[31] [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h1FE00000)) 
    \tx_reg[1]_i_2 
       (.I0(response_nibble_rx[1]),
        .I1(response_nibble_rx[2]),
        .I2(response_nibble_rx[3]),
        .I3(response_nibble_rx[0]),
        .I4(lock_rx),
        .O(\response_nibble_rx_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h8A8A2000)) 
    \tx_reg[2]_i_2 
       (.I0(lock_rx),
        .I1(response_nibble_rx[0]),
        .I2(response_nibble_rx[3]),
        .I3(response_nibble_rx[2]),
        .I4(response_nibble_rx[1]),
        .O(lock_rx_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hA0A080A0)) 
    \tx_reg[3]_i_2 
       (.I0(lock_rx),
        .I1(response_nibble_rx[1]),
        .I2(response_nibble_rx[2]),
        .I3(response_nibble_rx[3]),
        .I4(response_nibble_rx[0]),
        .O(lock_rx_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF400040)) 
    \tx_reg[4]_i_1 
       (.I0(lock_rx_reg_0),
        .I1(response_nibble_rx[3]),
        .I2(lock_rx),
        .I3(current_state),
        .I4(\tx_reg_reg[4] ),
        .I5(reset),
        .O(\response_nibble_rx_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \tx_reg[7]_i_2 
       (.I0(lock_rx),
        .I1(response_nibble_rx[3]),
        .I2(response_nibble_rx[2]),
        .I3(response_nibble_rx[1]),
        .O(lock_rx_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnt_modulus
   (\cnt_reg[15]_0 ,
    clk,
    reset);
  output [11:0]\cnt_reg[15]_0 ;
  input clk;
  input reset;

  wire clk;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[0]_i_3_n_0 ;
  wire \cnt[0]_i_4_n_0 ;
  wire \cnt[0]_i_5_n_0 ;
  wire \cnt[0]_i_6_n_0 ;
  wire [3:0]cnt_reg;
  wire \cnt_reg[0]_i_2_n_0 ;
  wire \cnt_reg[0]_i_2_n_1 ;
  wire \cnt_reg[0]_i_2_n_2 ;
  wire \cnt_reg[0]_i_2_n_3 ;
  wire \cnt_reg[0]_i_2_n_4 ;
  wire \cnt_reg[0]_i_2_n_5 ;
  wire \cnt_reg[0]_i_2_n_6 ;
  wire \cnt_reg[0]_i_2_n_7 ;
  wire \cnt_reg[12]_i_1_n_1 ;
  wire \cnt_reg[12]_i_1_n_2 ;
  wire \cnt_reg[12]_i_1_n_3 ;
  wire \cnt_reg[12]_i_1_n_4 ;
  wire \cnt_reg[12]_i_1_n_5 ;
  wire \cnt_reg[12]_i_1_n_6 ;
  wire \cnt_reg[12]_i_1_n_7 ;
  wire [11:0]\cnt_reg[15]_0 ;
  wire \cnt_reg[4]_i_1_n_0 ;
  wire \cnt_reg[4]_i_1_n_1 ;
  wire \cnt_reg[4]_i_1_n_2 ;
  wire \cnt_reg[4]_i_1_n_3 ;
  wire \cnt_reg[4]_i_1_n_4 ;
  wire \cnt_reg[4]_i_1_n_5 ;
  wire \cnt_reg[4]_i_1_n_6 ;
  wire \cnt_reg[4]_i_1_n_7 ;
  wire \cnt_reg[8]_i_1_n_0 ;
  wire \cnt_reg[8]_i_1_n_1 ;
  wire \cnt_reg[8]_i_1_n_2 ;
  wire \cnt_reg[8]_i_1_n_3 ;
  wire \cnt_reg[8]_i_1_n_4 ;
  wire \cnt_reg[8]_i_1_n_5 ;
  wire \cnt_reg[8]_i_1_n_6 ;
  wire \cnt_reg[8]_i_1_n_7 ;
  wire reset;
  wire [3:3]\NLW_cnt_reg[12]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFF80)) 
    \cnt[0]_i_1 
       (.I0(\cnt[0]_i_3_n_0 ),
        .I1(\cnt[0]_i_4_n_0 ),
        .I2(\cnt[0]_i_5_n_0 ),
        .I3(reset),
        .O(\cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt[0]_i_3 
       (.I0(\cnt_reg[15]_0 [2]),
        .I1(\cnt_reg[15]_0 [3]),
        .I2(\cnt_reg[15]_0 [0]),
        .I3(\cnt_reg[15]_0 [1]),
        .I4(\cnt_reg[15]_0 [5]),
        .I5(\cnt_reg[15]_0 [4]),
        .O(\cnt[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \cnt[0]_i_4 
       (.I0(cnt_reg[1]),
        .I1(cnt_reg[0]),
        .I2(cnt_reg[3]),
        .I3(cnt_reg[2]),
        .O(\cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt[0]_i_5 
       (.I0(\cnt_reg[15]_0 [8]),
        .I1(\cnt_reg[15]_0 [9]),
        .I2(\cnt_reg[15]_0 [6]),
        .I3(\cnt_reg[15]_0 [7]),
        .I4(\cnt_reg[15]_0 [11]),
        .I5(\cnt_reg[15]_0 [10]),
        .O(\cnt[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt[0]_i_6 
       (.I0(cnt_reg[0]),
        .O(\cnt[0]_i_6_n_0 ));
  FDRE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[0]_i_2_n_7 ),
        .Q(cnt_reg[0]),
        .R(\cnt[0]_i_1_n_0 ));
  CARRY4 \cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\cnt_reg[0]_i_2_n_0 ,\cnt_reg[0]_i_2_n_1 ,\cnt_reg[0]_i_2_n_2 ,\cnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\cnt_reg[0]_i_2_n_4 ,\cnt_reg[0]_i_2_n_5 ,\cnt_reg[0]_i_2_n_6 ,\cnt_reg[0]_i_2_n_7 }),
        .S({cnt_reg[3:1],\cnt[0]_i_6_n_0 }));
  FDRE \cnt_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[8]_i_1_n_5 ),
        .Q(\cnt_reg[15]_0 [6]),
        .R(\cnt[0]_i_1_n_0 ));
  FDRE \cnt_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[8]_i_1_n_4 ),
        .Q(\cnt_reg[15]_0 [7]),
        .R(\cnt[0]_i_1_n_0 ));
  FDRE \cnt_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[12]_i_1_n_7 ),
        .Q(\cnt_reg[15]_0 [8]),
        .R(\cnt[0]_i_1_n_0 ));
  CARRY4 \cnt_reg[12]_i_1 
       (.CI(\cnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_cnt_reg[12]_i_1_CO_UNCONNECTED [3],\cnt_reg[12]_i_1_n_1 ,\cnt_reg[12]_i_1_n_2 ,\cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[12]_i_1_n_4 ,\cnt_reg[12]_i_1_n_5 ,\cnt_reg[12]_i_1_n_6 ,\cnt_reg[12]_i_1_n_7 }),
        .S(\cnt_reg[15]_0 [11:8]));
  FDRE \cnt_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[12]_i_1_n_6 ),
        .Q(\cnt_reg[15]_0 [9]),
        .R(\cnt[0]_i_1_n_0 ));
  FDRE \cnt_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[12]_i_1_n_5 ),
        .Q(\cnt_reg[15]_0 [10]),
        .R(\cnt[0]_i_1_n_0 ));
  FDRE \cnt_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[12]_i_1_n_4 ),
        .Q(\cnt_reg[15]_0 [11]),
        .R(\cnt[0]_i_1_n_0 ));
  FDRE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[0]_i_2_n_6 ),
        .Q(cnt_reg[1]),
        .R(\cnt[0]_i_1_n_0 ));
  FDRE \cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[0]_i_2_n_5 ),
        .Q(cnt_reg[2]),
        .R(\cnt[0]_i_1_n_0 ));
  FDRE \cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[0]_i_2_n_4 ),
        .Q(cnt_reg[3]),
        .R(\cnt[0]_i_1_n_0 ));
  FDRE \cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[4]_i_1_n_7 ),
        .Q(\cnt_reg[15]_0 [0]),
        .R(\cnt[0]_i_1_n_0 ));
  CARRY4 \cnt_reg[4]_i_1 
       (.CI(\cnt_reg[0]_i_2_n_0 ),
        .CO({\cnt_reg[4]_i_1_n_0 ,\cnt_reg[4]_i_1_n_1 ,\cnt_reg[4]_i_1_n_2 ,\cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[4]_i_1_n_4 ,\cnt_reg[4]_i_1_n_5 ,\cnt_reg[4]_i_1_n_6 ,\cnt_reg[4]_i_1_n_7 }),
        .S(\cnt_reg[15]_0 [3:0]));
  FDRE \cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[4]_i_1_n_6 ),
        .Q(\cnt_reg[15]_0 [1]),
        .R(\cnt[0]_i_1_n_0 ));
  FDRE \cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[4]_i_1_n_5 ),
        .Q(\cnt_reg[15]_0 [2]),
        .R(\cnt[0]_i_1_n_0 ));
  FDRE \cnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[4]_i_1_n_4 ),
        .Q(\cnt_reg[15]_0 [3]),
        .R(\cnt[0]_i_1_n_0 ));
  FDRE \cnt_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[8]_i_1_n_7 ),
        .Q(\cnt_reg[15]_0 [4]),
        .R(\cnt[0]_i_1_n_0 ));
  CARRY4 \cnt_reg[8]_i_1 
       (.CI(\cnt_reg[4]_i_1_n_0 ),
        .CO({\cnt_reg[8]_i_1_n_0 ,\cnt_reg[8]_i_1_n_1 ,\cnt_reg[8]_i_1_n_2 ,\cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[8]_i_1_n_4 ,\cnt_reg[8]_i_1_n_5 ,\cnt_reg[8]_i_1_n_6 ,\cnt_reg[8]_i_1_n_7 }),
        .S(\cnt_reg[15]_0 [7:4]));
  FDRE \cnt_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[8]_i_1_n_6 ),
        .Q(\cnt_reg[15]_0 [5]),
        .R(\cnt[0]_i_1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comp_signal_synchr
   (signal_vec_q3,
    signal_vec,
    clk);
  output [7:0]signal_vec_q3;
  input [7:0]signal_vec;
  input clk;

  wire clear;
  wire clk;
  wire [7:0]signal_vec;
  wire [11:4]signal_vec_q0;
  wire [11:4]signal_vec_q1;
  wire [11:4]signal_vec_q2;
  wire \signal_vec_q2[11]_i_2_n_0 ;
  wire \signal_vec_q2[11]_i_3_n_0 ;
  wire \signal_vec_q2[11]_i_4_n_0 ;
  wire \signal_vec_q2[11]_i_5_n_0 ;
  wire \signal_vec_q2[11]_i_6_n_0 ;
  wire [7:0]signal_vec_q3;
  wire \timer_debounce[0]_i_2_n_0 ;
  wire [27:0]timer_debounce_reg;
  wire \timer_debounce_reg[0]_i_1_n_0 ;
  wire \timer_debounce_reg[0]_i_1_n_1 ;
  wire \timer_debounce_reg[0]_i_1_n_2 ;
  wire \timer_debounce_reg[0]_i_1_n_3 ;
  wire \timer_debounce_reg[0]_i_1_n_4 ;
  wire \timer_debounce_reg[0]_i_1_n_5 ;
  wire \timer_debounce_reg[0]_i_1_n_6 ;
  wire \timer_debounce_reg[0]_i_1_n_7 ;
  wire \timer_debounce_reg[12]_i_1_n_0 ;
  wire \timer_debounce_reg[12]_i_1_n_1 ;
  wire \timer_debounce_reg[12]_i_1_n_2 ;
  wire \timer_debounce_reg[12]_i_1_n_3 ;
  wire \timer_debounce_reg[12]_i_1_n_4 ;
  wire \timer_debounce_reg[12]_i_1_n_5 ;
  wire \timer_debounce_reg[12]_i_1_n_6 ;
  wire \timer_debounce_reg[12]_i_1_n_7 ;
  wire \timer_debounce_reg[16]_i_1_n_0 ;
  wire \timer_debounce_reg[16]_i_1_n_1 ;
  wire \timer_debounce_reg[16]_i_1_n_2 ;
  wire \timer_debounce_reg[16]_i_1_n_3 ;
  wire \timer_debounce_reg[16]_i_1_n_4 ;
  wire \timer_debounce_reg[16]_i_1_n_5 ;
  wire \timer_debounce_reg[16]_i_1_n_6 ;
  wire \timer_debounce_reg[16]_i_1_n_7 ;
  wire \timer_debounce_reg[20]_i_1_n_0 ;
  wire \timer_debounce_reg[20]_i_1_n_1 ;
  wire \timer_debounce_reg[20]_i_1_n_2 ;
  wire \timer_debounce_reg[20]_i_1_n_3 ;
  wire \timer_debounce_reg[20]_i_1_n_4 ;
  wire \timer_debounce_reg[20]_i_1_n_5 ;
  wire \timer_debounce_reg[20]_i_1_n_6 ;
  wire \timer_debounce_reg[20]_i_1_n_7 ;
  wire \timer_debounce_reg[24]_i_1_n_1 ;
  wire \timer_debounce_reg[24]_i_1_n_2 ;
  wire \timer_debounce_reg[24]_i_1_n_3 ;
  wire \timer_debounce_reg[24]_i_1_n_4 ;
  wire \timer_debounce_reg[24]_i_1_n_5 ;
  wire \timer_debounce_reg[24]_i_1_n_6 ;
  wire \timer_debounce_reg[24]_i_1_n_7 ;
  wire \timer_debounce_reg[4]_i_1_n_0 ;
  wire \timer_debounce_reg[4]_i_1_n_1 ;
  wire \timer_debounce_reg[4]_i_1_n_2 ;
  wire \timer_debounce_reg[4]_i_1_n_3 ;
  wire \timer_debounce_reg[4]_i_1_n_4 ;
  wire \timer_debounce_reg[4]_i_1_n_5 ;
  wire \timer_debounce_reg[4]_i_1_n_6 ;
  wire \timer_debounce_reg[4]_i_1_n_7 ;
  wire \timer_debounce_reg[8]_i_1_n_0 ;
  wire \timer_debounce_reg[8]_i_1_n_1 ;
  wire \timer_debounce_reg[8]_i_1_n_2 ;
  wire \timer_debounce_reg[8]_i_1_n_3 ;
  wire \timer_debounce_reg[8]_i_1_n_4 ;
  wire \timer_debounce_reg[8]_i_1_n_5 ;
  wire \timer_debounce_reg[8]_i_1_n_6 ;
  wire \timer_debounce_reg[8]_i_1_n_7 ;
  wire [3:3]\NLW_timer_debounce_reg[24]_i_1_CO_UNCONNECTED ;

  FDRE \signal_vec_q0_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec[6]),
        .Q(signal_vec_q0[10]),
        .R(1'b0));
  FDRE \signal_vec_q0_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec[7]),
        .Q(signal_vec_q0[11]),
        .R(1'b0));
  FDRE \signal_vec_q0_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec[0]),
        .Q(signal_vec_q0[4]),
        .R(1'b0));
  FDRE \signal_vec_q0_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec[1]),
        .Q(signal_vec_q0[5]),
        .R(1'b0));
  FDRE \signal_vec_q0_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec[2]),
        .Q(signal_vec_q0[6]),
        .R(1'b0));
  FDRE \signal_vec_q0_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec[3]),
        .Q(signal_vec_q0[7]),
        .R(1'b0));
  FDRE \signal_vec_q0_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec[4]),
        .Q(signal_vec_q0[8]),
        .R(1'b0));
  FDRE \signal_vec_q0_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec[5]),
        .Q(signal_vec_q0[9]),
        .R(1'b0));
  FDRE \signal_vec_q1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec_q0[10]),
        .Q(signal_vec_q1[10]),
        .R(1'b0));
  FDRE \signal_vec_q1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec_q0[11]),
        .Q(signal_vec_q1[11]),
        .R(1'b0));
  FDRE \signal_vec_q1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec_q0[4]),
        .Q(signal_vec_q1[4]),
        .R(1'b0));
  FDRE \signal_vec_q1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec_q0[5]),
        .Q(signal_vec_q1[5]),
        .R(1'b0));
  FDRE \signal_vec_q1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec_q0[6]),
        .Q(signal_vec_q1[6]),
        .R(1'b0));
  FDRE \signal_vec_q1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec_q0[7]),
        .Q(signal_vec_q1[7]),
        .R(1'b0));
  FDRE \signal_vec_q1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec_q0[8]),
        .Q(signal_vec_q1[8]),
        .R(1'b0));
  FDRE \signal_vec_q1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec_q0[9]),
        .Q(signal_vec_q1[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \signal_vec_q2[11]_i_1 
       (.I0(\signal_vec_q2[11]_i_2_n_0 ),
        .I1(\signal_vec_q2[11]_i_3_n_0 ),
        .I2(\signal_vec_q2[11]_i_4_n_0 ),
        .I3(\signal_vec_q2[11]_i_5_n_0 ),
        .I4(\signal_vec_q2[11]_i_6_n_0 ),
        .O(clear));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \signal_vec_q2[11]_i_2 
       (.I0(timer_debounce_reg[18]),
        .I1(timer_debounce_reg[19]),
        .I2(timer_debounce_reg[16]),
        .I3(timer_debounce_reg[17]),
        .I4(timer_debounce_reg[21]),
        .I5(timer_debounce_reg[20]),
        .O(\signal_vec_q2[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \signal_vec_q2[11]_i_3 
       (.I0(timer_debounce_reg[24]),
        .I1(timer_debounce_reg[25]),
        .I2(timer_debounce_reg[22]),
        .I3(timer_debounce_reg[23]),
        .I4(timer_debounce_reg[27]),
        .I5(timer_debounce_reg[26]),
        .O(\signal_vec_q2[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \signal_vec_q2[11]_i_4 
       (.I0(timer_debounce_reg[13]),
        .I1(timer_debounce_reg[12]),
        .I2(timer_debounce_reg[11]),
        .I3(timer_debounce_reg[10]),
        .I4(timer_debounce_reg[15]),
        .I5(timer_debounce_reg[14]),
        .O(\signal_vec_q2[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \signal_vec_q2[11]_i_5 
       (.I0(timer_debounce_reg[1]),
        .I1(timer_debounce_reg[0]),
        .I2(timer_debounce_reg[3]),
        .I3(timer_debounce_reg[2]),
        .O(\signal_vec_q2[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \signal_vec_q2[11]_i_6 
       (.I0(timer_debounce_reg[6]),
        .I1(timer_debounce_reg[7]),
        .I2(timer_debounce_reg[4]),
        .I3(timer_debounce_reg[5]),
        .I4(timer_debounce_reg[9]),
        .I5(timer_debounce_reg[8]),
        .O(\signal_vec_q2[11]_i_6_n_0 ));
  FDRE \signal_vec_q2_reg[10] 
       (.C(clk),
        .CE(clear),
        .D(signal_vec_q1[10]),
        .Q(signal_vec_q2[10]),
        .R(1'b0));
  FDRE \signal_vec_q2_reg[11] 
       (.C(clk),
        .CE(clear),
        .D(signal_vec_q1[11]),
        .Q(signal_vec_q2[11]),
        .R(1'b0));
  FDRE \signal_vec_q2_reg[4] 
       (.C(clk),
        .CE(clear),
        .D(signal_vec_q1[4]),
        .Q(signal_vec_q2[4]),
        .R(1'b0));
  FDRE \signal_vec_q2_reg[5] 
       (.C(clk),
        .CE(clear),
        .D(signal_vec_q1[5]),
        .Q(signal_vec_q2[5]),
        .R(1'b0));
  FDRE \signal_vec_q2_reg[6] 
       (.C(clk),
        .CE(clear),
        .D(signal_vec_q1[6]),
        .Q(signal_vec_q2[6]),
        .R(1'b0));
  FDRE \signal_vec_q2_reg[7] 
       (.C(clk),
        .CE(clear),
        .D(signal_vec_q1[7]),
        .Q(signal_vec_q2[7]),
        .R(1'b0));
  FDRE \signal_vec_q2_reg[8] 
       (.C(clk),
        .CE(clear),
        .D(signal_vec_q1[8]),
        .Q(signal_vec_q2[8]),
        .R(1'b0));
  FDRE \signal_vec_q2_reg[9] 
       (.C(clk),
        .CE(clear),
        .D(signal_vec_q1[9]),
        .Q(signal_vec_q2[9]),
        .R(1'b0));
  FDRE \signal_vec_q3_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec_q2[10]),
        .Q(signal_vec_q3[6]),
        .R(1'b0));
  FDRE \signal_vec_q3_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec_q2[11]),
        .Q(signal_vec_q3[7]),
        .R(1'b0));
  FDRE \signal_vec_q3_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec_q2[4]),
        .Q(signal_vec_q3[0]),
        .R(1'b0));
  FDRE \signal_vec_q3_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec_q2[5]),
        .Q(signal_vec_q3[1]),
        .R(1'b0));
  FDRE \signal_vec_q3_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec_q2[6]),
        .Q(signal_vec_q3[2]),
        .R(1'b0));
  FDRE \signal_vec_q3_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec_q2[7]),
        .Q(signal_vec_q3[3]),
        .R(1'b0));
  FDRE \signal_vec_q3_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec_q2[8]),
        .Q(signal_vec_q3[4]),
        .R(1'b0));
  FDRE \signal_vec_q3_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(signal_vec_q2[9]),
        .Q(signal_vec_q3[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \timer_debounce[0]_i_2 
       (.I0(timer_debounce_reg[0]),
        .O(\timer_debounce[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[0]_i_1_n_7 ),
        .Q(timer_debounce_reg[0]),
        .R(clear));
  CARRY4 \timer_debounce_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\timer_debounce_reg[0]_i_1_n_0 ,\timer_debounce_reg[0]_i_1_n_1 ,\timer_debounce_reg[0]_i_1_n_2 ,\timer_debounce_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\timer_debounce_reg[0]_i_1_n_4 ,\timer_debounce_reg[0]_i_1_n_5 ,\timer_debounce_reg[0]_i_1_n_6 ,\timer_debounce_reg[0]_i_1_n_7 }),
        .S({timer_debounce_reg[3:1],\timer_debounce[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[8]_i_1_n_5 ),
        .Q(timer_debounce_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[8]_i_1_n_4 ),
        .Q(timer_debounce_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[12]_i_1_n_7 ),
        .Q(timer_debounce_reg[12]),
        .R(clear));
  CARRY4 \timer_debounce_reg[12]_i_1 
       (.CI(\timer_debounce_reg[8]_i_1_n_0 ),
        .CO({\timer_debounce_reg[12]_i_1_n_0 ,\timer_debounce_reg[12]_i_1_n_1 ,\timer_debounce_reg[12]_i_1_n_2 ,\timer_debounce_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_debounce_reg[12]_i_1_n_4 ,\timer_debounce_reg[12]_i_1_n_5 ,\timer_debounce_reg[12]_i_1_n_6 ,\timer_debounce_reg[12]_i_1_n_7 }),
        .S(timer_debounce_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[12]_i_1_n_6 ),
        .Q(timer_debounce_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[12]_i_1_n_5 ),
        .Q(timer_debounce_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[12]_i_1_n_4 ),
        .Q(timer_debounce_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[16]_i_1_n_7 ),
        .Q(timer_debounce_reg[16]),
        .R(clear));
  CARRY4 \timer_debounce_reg[16]_i_1 
       (.CI(\timer_debounce_reg[12]_i_1_n_0 ),
        .CO({\timer_debounce_reg[16]_i_1_n_0 ,\timer_debounce_reg[16]_i_1_n_1 ,\timer_debounce_reg[16]_i_1_n_2 ,\timer_debounce_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_debounce_reg[16]_i_1_n_4 ,\timer_debounce_reg[16]_i_1_n_5 ,\timer_debounce_reg[16]_i_1_n_6 ,\timer_debounce_reg[16]_i_1_n_7 }),
        .S(timer_debounce_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[16]_i_1_n_6 ),
        .Q(timer_debounce_reg[17]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[16]_i_1_n_5 ),
        .Q(timer_debounce_reg[18]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[16]_i_1_n_4 ),
        .Q(timer_debounce_reg[19]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[0]_i_1_n_6 ),
        .Q(timer_debounce_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[20]_i_1_n_7 ),
        .Q(timer_debounce_reg[20]),
        .R(clear));
  CARRY4 \timer_debounce_reg[20]_i_1 
       (.CI(\timer_debounce_reg[16]_i_1_n_0 ),
        .CO({\timer_debounce_reg[20]_i_1_n_0 ,\timer_debounce_reg[20]_i_1_n_1 ,\timer_debounce_reg[20]_i_1_n_2 ,\timer_debounce_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_debounce_reg[20]_i_1_n_4 ,\timer_debounce_reg[20]_i_1_n_5 ,\timer_debounce_reg[20]_i_1_n_6 ,\timer_debounce_reg[20]_i_1_n_7 }),
        .S(timer_debounce_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[20]_i_1_n_6 ),
        .Q(timer_debounce_reg[21]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[20]_i_1_n_5 ),
        .Q(timer_debounce_reg[22]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[20]_i_1_n_4 ),
        .Q(timer_debounce_reg[23]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[24]_i_1_n_7 ),
        .Q(timer_debounce_reg[24]),
        .R(clear));
  CARRY4 \timer_debounce_reg[24]_i_1 
       (.CI(\timer_debounce_reg[20]_i_1_n_0 ),
        .CO({\NLW_timer_debounce_reg[24]_i_1_CO_UNCONNECTED [3],\timer_debounce_reg[24]_i_1_n_1 ,\timer_debounce_reg[24]_i_1_n_2 ,\timer_debounce_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_debounce_reg[24]_i_1_n_4 ,\timer_debounce_reg[24]_i_1_n_5 ,\timer_debounce_reg[24]_i_1_n_6 ,\timer_debounce_reg[24]_i_1_n_7 }),
        .S(timer_debounce_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[24]_i_1_n_6 ),
        .Q(timer_debounce_reg[25]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[24]_i_1_n_5 ),
        .Q(timer_debounce_reg[26]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[24]_i_1_n_4 ),
        .Q(timer_debounce_reg[27]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[0]_i_1_n_5 ),
        .Q(timer_debounce_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[0]_i_1_n_4 ),
        .Q(timer_debounce_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[4]_i_1_n_7 ),
        .Q(timer_debounce_reg[4]),
        .R(clear));
  CARRY4 \timer_debounce_reg[4]_i_1 
       (.CI(\timer_debounce_reg[0]_i_1_n_0 ),
        .CO({\timer_debounce_reg[4]_i_1_n_0 ,\timer_debounce_reg[4]_i_1_n_1 ,\timer_debounce_reg[4]_i_1_n_2 ,\timer_debounce_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_debounce_reg[4]_i_1_n_4 ,\timer_debounce_reg[4]_i_1_n_5 ,\timer_debounce_reg[4]_i_1_n_6 ,\timer_debounce_reg[4]_i_1_n_7 }),
        .S(timer_debounce_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[4]_i_1_n_6 ),
        .Q(timer_debounce_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[4]_i_1_n_5 ),
        .Q(timer_debounce_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[4]_i_1_n_4 ),
        .Q(timer_debounce_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[8]_i_1_n_7 ),
        .Q(timer_debounce_reg[8]),
        .R(clear));
  CARRY4 \timer_debounce_reg[8]_i_1 
       (.CI(\timer_debounce_reg[4]_i_1_n_0 ),
        .CO({\timer_debounce_reg[8]_i_1_n_0 ,\timer_debounce_reg[8]_i_1_n_1 ,\timer_debounce_reg[8]_i_1_n_2 ,\timer_debounce_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_debounce_reg[8]_i_1_n_4 ,\timer_debounce_reg[8]_i_1_n_5 ,\timer_debounce_reg[8]_i_1_n_6 ,\timer_debounce_reg[8]_i_1_n_7 }),
        .S(timer_debounce_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \timer_debounce_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_debounce_reg[8]_i_1_n_6 ),
        .Q(timer_debounce_reg[9]),
        .R(clear));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comp_timer
   (sample_daq,
    clk,
    reset);
  output sample_daq;
  input clk;
  input reset;

  wire clk;
  wire reset;
  wire sample_daq;
  wire \timer[0]_i_10_n_0 ;
  wire \timer[0]_i_11_n_0 ;
  wire \timer[0]_i_12_n_0 ;
  wire \timer[0]_i_1_n_0 ;
  wire \timer[0]_i_4_n_0 ;
  wire \timer[0]_i_5_n_0 ;
  wire \timer[0]_i_6_n_0 ;
  wire \timer[0]_i_7_n_0 ;
  wire \timer[0]_i_8_n_0 ;
  wire \timer[0]_i_9_n_0 ;
  wire [31:0]timer_reg;
  wire \timer_reg[0]_i_2_n_0 ;
  wire \timer_reg[0]_i_2_n_1 ;
  wire \timer_reg[0]_i_2_n_2 ;
  wire \timer_reg[0]_i_2_n_3 ;
  wire \timer_reg[0]_i_2_n_4 ;
  wire \timer_reg[0]_i_2_n_5 ;
  wire \timer_reg[0]_i_2_n_6 ;
  wire \timer_reg[0]_i_2_n_7 ;
  wire \timer_reg[12]_i_1_n_0 ;
  wire \timer_reg[12]_i_1_n_1 ;
  wire \timer_reg[12]_i_1_n_2 ;
  wire \timer_reg[12]_i_1_n_3 ;
  wire \timer_reg[12]_i_1_n_4 ;
  wire \timer_reg[12]_i_1_n_5 ;
  wire \timer_reg[12]_i_1_n_6 ;
  wire \timer_reg[12]_i_1_n_7 ;
  wire \timer_reg[16]_i_1_n_0 ;
  wire \timer_reg[16]_i_1_n_1 ;
  wire \timer_reg[16]_i_1_n_2 ;
  wire \timer_reg[16]_i_1_n_3 ;
  wire \timer_reg[16]_i_1_n_4 ;
  wire \timer_reg[16]_i_1_n_5 ;
  wire \timer_reg[16]_i_1_n_6 ;
  wire \timer_reg[16]_i_1_n_7 ;
  wire \timer_reg[20]_i_1_n_0 ;
  wire \timer_reg[20]_i_1_n_1 ;
  wire \timer_reg[20]_i_1_n_2 ;
  wire \timer_reg[20]_i_1_n_3 ;
  wire \timer_reg[20]_i_1_n_4 ;
  wire \timer_reg[20]_i_1_n_5 ;
  wire \timer_reg[20]_i_1_n_6 ;
  wire \timer_reg[20]_i_1_n_7 ;
  wire \timer_reg[24]_i_1_n_0 ;
  wire \timer_reg[24]_i_1_n_1 ;
  wire \timer_reg[24]_i_1_n_2 ;
  wire \timer_reg[24]_i_1_n_3 ;
  wire \timer_reg[24]_i_1_n_4 ;
  wire \timer_reg[24]_i_1_n_5 ;
  wire \timer_reg[24]_i_1_n_6 ;
  wire \timer_reg[24]_i_1_n_7 ;
  wire \timer_reg[28]_i_1_n_1 ;
  wire \timer_reg[28]_i_1_n_2 ;
  wire \timer_reg[28]_i_1_n_3 ;
  wire \timer_reg[28]_i_1_n_4 ;
  wire \timer_reg[28]_i_1_n_5 ;
  wire \timer_reg[28]_i_1_n_6 ;
  wire \timer_reg[28]_i_1_n_7 ;
  wire \timer_reg[4]_i_1_n_0 ;
  wire \timer_reg[4]_i_1_n_1 ;
  wire \timer_reg[4]_i_1_n_2 ;
  wire \timer_reg[4]_i_1_n_3 ;
  wire \timer_reg[4]_i_1_n_4 ;
  wire \timer_reg[4]_i_1_n_5 ;
  wire \timer_reg[4]_i_1_n_6 ;
  wire \timer_reg[4]_i_1_n_7 ;
  wire \timer_reg[8]_i_1_n_0 ;
  wire \timer_reg[8]_i_1_n_1 ;
  wire \timer_reg[8]_i_1_n_2 ;
  wire \timer_reg[8]_i_1_n_3 ;
  wire \timer_reg[8]_i_1_n_4 ;
  wire \timer_reg[8]_i_1_n_5 ;
  wire \timer_reg[8]_i_1_n_6 ;
  wire \timer_reg[8]_i_1_n_7 ;
  wire [3:3]\NLW_timer_reg[28]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    \timer[0]_i_1 
       (.I0(reset),
        .I1(sample_daq),
        .O(\timer[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timer[0]_i_10 
       (.I0(timer_reg[25]),
        .I1(timer_reg[24]),
        .I2(timer_reg[27]),
        .I3(timer_reg[26]),
        .O(\timer[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timer[0]_i_11 
       (.I0(timer_reg[9]),
        .I1(timer_reg[8]),
        .I2(timer_reg[11]),
        .I3(timer_reg[10]),
        .O(\timer[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \timer[0]_i_12 
       (.I0(timer_reg[1]),
        .I1(timer_reg[0]),
        .I2(timer_reg[6]),
        .I3(timer_reg[5]),
        .O(\timer[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \timer[0]_i_3 
       (.I0(\timer[0]_i_5_n_0 ),
        .I1(\timer[0]_i_6_n_0 ),
        .I2(\timer[0]_i_7_n_0 ),
        .I3(\timer[0]_i_8_n_0 ),
        .O(sample_daq));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[0]_i_4 
       (.I0(timer_reg[0]),
        .O(\timer[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \timer[0]_i_5 
       (.I0(timer_reg[16]),
        .I1(timer_reg[17]),
        .I2(timer_reg[18]),
        .I3(timer_reg[19]),
        .I4(\timer[0]_i_9_n_0 ),
        .O(\timer[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \timer[0]_i_6 
       (.I0(timer_reg[28]),
        .I1(timer_reg[29]),
        .I2(timer_reg[31]),
        .I3(timer_reg[30]),
        .I4(\timer[0]_i_10_n_0 ),
        .O(\timer[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \timer[0]_i_7 
       (.I0(timer_reg[12]),
        .I1(timer_reg[13]),
        .I2(timer_reg[14]),
        .I3(timer_reg[15]),
        .I4(\timer[0]_i_11_n_0 ),
        .O(\timer[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \timer[0]_i_8 
       (.I0(timer_reg[2]),
        .I1(timer_reg[3]),
        .I2(timer_reg[4]),
        .I3(timer_reg[7]),
        .I4(\timer[0]_i_12_n_0 ),
        .O(\timer[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \timer[0]_i_9 
       (.I0(timer_reg[23]),
        .I1(timer_reg[22]),
        .I2(timer_reg[21]),
        .I3(timer_reg[20]),
        .O(\timer[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[0]_i_2_n_7 ),
        .Q(timer_reg[0]),
        .R(\timer[0]_i_1_n_0 ));
  CARRY4 \timer_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\timer_reg[0]_i_2_n_0 ,\timer_reg[0]_i_2_n_1 ,\timer_reg[0]_i_2_n_2 ,\timer_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\timer_reg[0]_i_2_n_4 ,\timer_reg[0]_i_2_n_5 ,\timer_reg[0]_i_2_n_6 ,\timer_reg[0]_i_2_n_7 }),
        .S({timer_reg[3:1],\timer[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[8]_i_1_n_5 ),
        .Q(timer_reg[10]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[8]_i_1_n_4 ),
        .Q(timer_reg[11]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[12]_i_1_n_7 ),
        .Q(timer_reg[12]),
        .R(\timer[0]_i_1_n_0 ));
  CARRY4 \timer_reg[12]_i_1 
       (.CI(\timer_reg[8]_i_1_n_0 ),
        .CO({\timer_reg[12]_i_1_n_0 ,\timer_reg[12]_i_1_n_1 ,\timer_reg[12]_i_1_n_2 ,\timer_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[12]_i_1_n_4 ,\timer_reg[12]_i_1_n_5 ,\timer_reg[12]_i_1_n_6 ,\timer_reg[12]_i_1_n_7 }),
        .S(timer_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[12]_i_1_n_6 ),
        .Q(timer_reg[13]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[12]_i_1_n_5 ),
        .Q(timer_reg[14]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[12]_i_1_n_4 ),
        .Q(timer_reg[15]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[16]_i_1_n_7 ),
        .Q(timer_reg[16]),
        .R(\timer[0]_i_1_n_0 ));
  CARRY4 \timer_reg[16]_i_1 
       (.CI(\timer_reg[12]_i_1_n_0 ),
        .CO({\timer_reg[16]_i_1_n_0 ,\timer_reg[16]_i_1_n_1 ,\timer_reg[16]_i_1_n_2 ,\timer_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[16]_i_1_n_4 ,\timer_reg[16]_i_1_n_5 ,\timer_reg[16]_i_1_n_6 ,\timer_reg[16]_i_1_n_7 }),
        .S(timer_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[16]_i_1_n_6 ),
        .Q(timer_reg[17]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[16]_i_1_n_5 ),
        .Q(timer_reg[18]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[16]_i_1_n_4 ),
        .Q(timer_reg[19]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[0]_i_2_n_6 ),
        .Q(timer_reg[1]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[20]_i_1_n_7 ),
        .Q(timer_reg[20]),
        .R(\timer[0]_i_1_n_0 ));
  CARRY4 \timer_reg[20]_i_1 
       (.CI(\timer_reg[16]_i_1_n_0 ),
        .CO({\timer_reg[20]_i_1_n_0 ,\timer_reg[20]_i_1_n_1 ,\timer_reg[20]_i_1_n_2 ,\timer_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[20]_i_1_n_4 ,\timer_reg[20]_i_1_n_5 ,\timer_reg[20]_i_1_n_6 ,\timer_reg[20]_i_1_n_7 }),
        .S(timer_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[20]_i_1_n_6 ),
        .Q(timer_reg[21]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[20]_i_1_n_5 ),
        .Q(timer_reg[22]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[20]_i_1_n_4 ),
        .Q(timer_reg[23]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[24]_i_1_n_7 ),
        .Q(timer_reg[24]),
        .R(\timer[0]_i_1_n_0 ));
  CARRY4 \timer_reg[24]_i_1 
       (.CI(\timer_reg[20]_i_1_n_0 ),
        .CO({\timer_reg[24]_i_1_n_0 ,\timer_reg[24]_i_1_n_1 ,\timer_reg[24]_i_1_n_2 ,\timer_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[24]_i_1_n_4 ,\timer_reg[24]_i_1_n_5 ,\timer_reg[24]_i_1_n_6 ,\timer_reg[24]_i_1_n_7 }),
        .S(timer_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[24]_i_1_n_6 ),
        .Q(timer_reg[25]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[24]_i_1_n_5 ),
        .Q(timer_reg[26]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[24]_i_1_n_4 ),
        .Q(timer_reg[27]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[28]_i_1_n_7 ),
        .Q(timer_reg[28]),
        .R(\timer[0]_i_1_n_0 ));
  CARRY4 \timer_reg[28]_i_1 
       (.CI(\timer_reg[24]_i_1_n_0 ),
        .CO({\NLW_timer_reg[28]_i_1_CO_UNCONNECTED [3],\timer_reg[28]_i_1_n_1 ,\timer_reg[28]_i_1_n_2 ,\timer_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[28]_i_1_n_4 ,\timer_reg[28]_i_1_n_5 ,\timer_reg[28]_i_1_n_6 ,\timer_reg[28]_i_1_n_7 }),
        .S(timer_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[28]_i_1_n_6 ),
        .Q(timer_reg[29]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[0]_i_2_n_5 ),
        .Q(timer_reg[2]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[28]_i_1_n_5 ),
        .Q(timer_reg[30]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[28]_i_1_n_4 ),
        .Q(timer_reg[31]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[0]_i_2_n_4 ),
        .Q(timer_reg[3]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[4]_i_1_n_7 ),
        .Q(timer_reg[4]),
        .R(\timer[0]_i_1_n_0 ));
  CARRY4 \timer_reg[4]_i_1 
       (.CI(\timer_reg[0]_i_2_n_0 ),
        .CO({\timer_reg[4]_i_1_n_0 ,\timer_reg[4]_i_1_n_1 ,\timer_reg[4]_i_1_n_2 ,\timer_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[4]_i_1_n_4 ,\timer_reg[4]_i_1_n_5 ,\timer_reg[4]_i_1_n_6 ,\timer_reg[4]_i_1_n_7 }),
        .S(timer_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[4]_i_1_n_6 ),
        .Q(timer_reg[5]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[4]_i_1_n_5 ),
        .Q(timer_reg[6]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[4]_i_1_n_4 ),
        .Q(timer_reg[7]),
        .R(\timer[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[8]_i_1_n_7 ),
        .Q(timer_reg[8]),
        .R(\timer[0]_i_1_n_0 ));
  CARRY4 \timer_reg[8]_i_1 
       (.CI(\timer_reg[4]_i_1_n_0 ),
        .CO({\timer_reg[8]_i_1_n_0 ,\timer_reg[8]_i_1_n_1 ,\timer_reg[8]_i_1_n_2 ,\timer_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[8]_i_1_n_4 ,\timer_reg[8]_i_1_n_5 ,\timer_reg[8]_i_1_n_6 ,\timer_reg[8]_i_1_n_7 }),
        .S(timer_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_reg[8]_i_1_n_6 ),
        .Q(timer_reg[9]),
        .R(\timer[0]_i_1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_ctrl
   (dac_sdin0,
    dac_sdin1,
    dac_sclk,
    dac_sync,
    dac1,
    Q,
    reset,
    clk,
    sample_daq);
  output dac_sdin0;
  output dac_sdin1;
  output dac_sclk;
  output dac_sync;
  input [11:0]dac1;
  input [11:0]Q;
  input reset;
  input clk;
  input sample_daq;

  wire \FSM_sequential_current_state[0]_i_1_n_0 ;
  wire \FSM_sequential_current_state[1]_i_1_n_0 ;
  wire [11:0]Q;
  wire \bit_cnt[0]_i_1_n_0 ;
  wire \bit_cnt[1]_i_1_n_0 ;
  wire \bit_cnt[2]_i_1__0_n_0 ;
  wire \bit_cnt[3]_i_1_n_0 ;
  wire \bit_cnt[4]_i_1_n_0 ;
  wire \bit_cnt_reg_n_0_[0] ;
  wire \bit_cnt_reg_n_0_[1] ;
  wire \bit_cnt_reg_n_0_[2] ;
  wire \bit_cnt_reg_n_0_[3] ;
  wire \bit_cnt_reg_n_0_[4] ;
  wire clk;
  wire [1:0]current_state;
  wire [11:0]dac1;
  wire dac_sclk;
  wire dac_sdin0;
  wire dac_sdin1;
  wire dac_sync;
  wire eqOp;
  wire [2:0]fsm_en_cnt;
  wire \fsm_en_cnt[0]_i_1_n_0 ;
  wire \fsm_en_cnt[1]_i_1_n_0 ;
  wire \fsm_en_cnt[2]_i_1_n_0 ;
  wire reset;
  wire sample_dac_reg;
  wire sample_dac_reg_i_1_n_0;
  wire sample_daq;
  wire sclk_tmp_i_1_n_0;
  wire sclk_tmp_i_2_n_0;
  wire sync_tmp_i_1_n_0;
  wire [14:2]txreg0;
  wire [13:3]txreg00_in;
  wire \txreg0[15]_i_1_n_0 ;
  wire \txreg0[15]_i_2_n_0 ;
  wire \txreg0[2]_i_1_n_0 ;
  wire [13:3]txreg1;
  wire \txreg1[2]_i_1_n_0 ;
  wire \txreg1_reg_n_0_[10] ;
  wire \txreg1_reg_n_0_[11] ;
  wire \txreg1_reg_n_0_[12] ;
  wire \txreg1_reg_n_0_[13] ;
  wire \txreg1_reg_n_0_[14] ;
  wire \txreg1_reg_n_0_[2] ;
  wire \txreg1_reg_n_0_[3] ;
  wire \txreg1_reg_n_0_[4] ;
  wire \txreg1_reg_n_0_[5] ;
  wire \txreg1_reg_n_0_[6] ;
  wire \txreg1_reg_n_0_[7] ;
  wire \txreg1_reg_n_0_[8] ;
  wire \txreg1_reg_n_0_[9] ;

  LUT6 #(
    .INIT(64'hFFFFF0FF00000E00)) 
    \FSM_sequential_current_state[0]_i_1 
       (.I0(sample_dac_reg),
        .I1(current_state[1]),
        .I2(fsm_en_cnt[0]),
        .I3(fsm_en_cnt[1]),
        .I4(fsm_en_cnt[2]),
        .I5(current_state[0]),
        .O(\FSM_sequential_current_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4FF00000A00)) 
    \FSM_sequential_current_state[1]_i_1 
       (.I0(current_state[0]),
        .I1(eqOp),
        .I2(fsm_en_cnt[0]),
        .I3(fsm_en_cnt[1]),
        .I4(fsm_en_cnt[2]),
        .I5(current_state[1]),
        .O(\FSM_sequential_current_state[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "s1:10,s_wait:00,s0:01,s_end:11" *) 
  FDRE \FSM_sequential_current_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_current_state[0]_i_1_n_0 ),
        .Q(current_state[0]),
        .R(reset));
  (* FSM_ENCODED_STATES = "s1:10,s_wait:00,s0:01,s_end:11" *) 
  FDRE \FSM_sequential_current_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_current_state[1]_i_1_n_0 ),
        .Q(current_state[1]),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \bit_cnt[0]_i_1 
       (.I0(\bit_cnt_reg_n_0_[0] ),
        .O(\bit_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bit_cnt[1]_i_1 
       (.I0(\bit_cnt_reg_n_0_[0] ),
        .I1(\bit_cnt_reg_n_0_[1] ),
        .O(\bit_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bit_cnt[2]_i_1__0 
       (.I0(\bit_cnt_reg_n_0_[1] ),
        .I1(\bit_cnt_reg_n_0_[0] ),
        .I2(\bit_cnt_reg_n_0_[2] ),
        .O(\bit_cnt[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bit_cnt[3]_i_1 
       (.I0(\bit_cnt_reg_n_0_[1] ),
        .I1(\bit_cnt_reg_n_0_[0] ),
        .I2(\bit_cnt_reg_n_0_[2] ),
        .I3(\bit_cnt_reg_n_0_[3] ),
        .O(\bit_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bit_cnt[4]_i_1 
       (.I0(\bit_cnt_reg_n_0_[2] ),
        .I1(\bit_cnt_reg_n_0_[0] ),
        .I2(\bit_cnt_reg_n_0_[1] ),
        .I3(\bit_cnt_reg_n_0_[3] ),
        .I4(\bit_cnt_reg_n_0_[4] ),
        .O(\bit_cnt[4]_i_1_n_0 ));
  FDRE \bit_cnt_reg[0] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(\bit_cnt[0]_i_1_n_0 ),
        .Q(\bit_cnt_reg_n_0_[0] ),
        .R(\txreg0[15]_i_1_n_0 ));
  FDRE \bit_cnt_reg[1] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(\bit_cnt[1]_i_1_n_0 ),
        .Q(\bit_cnt_reg_n_0_[1] ),
        .R(\txreg0[15]_i_1_n_0 ));
  FDRE \bit_cnt_reg[2] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(\bit_cnt[2]_i_1__0_n_0 ),
        .Q(\bit_cnt_reg_n_0_[2] ),
        .R(\txreg0[15]_i_1_n_0 ));
  FDRE \bit_cnt_reg[3] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(\bit_cnt[3]_i_1_n_0 ),
        .Q(\bit_cnt_reg_n_0_[3] ),
        .R(\txreg0[15]_i_1_n_0 ));
  FDRE \bit_cnt_reg[4] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(\bit_cnt[4]_i_1_n_0 ),
        .Q(\bit_cnt_reg_n_0_[4] ),
        .R(\txreg0[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \fsm_en_cnt[0]_i_1 
       (.I0(fsm_en_cnt[0]),
        .I1(fsm_en_cnt[1]),
        .I2(fsm_en_cnt[2]),
        .I3(reset),
        .O(\fsm_en_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0062)) 
    \fsm_en_cnt[1]_i_1 
       (.I0(fsm_en_cnt[0]),
        .I1(fsm_en_cnt[1]),
        .I2(fsm_en_cnt[2]),
        .I3(reset),
        .O(\fsm_en_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \fsm_en_cnt[2]_i_1 
       (.I0(fsm_en_cnt[0]),
        .I1(fsm_en_cnt[1]),
        .I2(fsm_en_cnt[2]),
        .I3(reset),
        .O(\fsm_en_cnt[2]_i_1_n_0 ));
  FDRE \fsm_en_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\fsm_en_cnt[0]_i_1_n_0 ),
        .Q(fsm_en_cnt[0]),
        .R(1'b0));
  FDRE \fsm_en_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\fsm_en_cnt[1]_i_1_n_0 ),
        .Q(fsm_en_cnt[1]),
        .R(1'b0));
  FDRE \fsm_en_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\fsm_en_cnt[2]_i_1_n_0 ),
        .Q(fsm_en_cnt[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    sample_dac_reg_i_1
       (.I0(sample_daq),
        .I1(fsm_en_cnt[2]),
        .I2(fsm_en_cnt[1]),
        .I3(fsm_en_cnt[0]),
        .I4(sample_dac_reg),
        .O(sample_dac_reg_i_1_n_0));
  FDRE sample_dac_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(sample_dac_reg_i_1_n_0),
        .Q(sample_dac_reg),
        .R(reset));
  LUT6 #(
    .INIT(64'hFF5FFF5F00080A08)) 
    sclk_tmp_i_1
       (.I0(sclk_tmp_i_2_n_0),
        .I1(sample_dac_reg),
        .I2(current_state[0]),
        .I3(current_state[1]),
        .I4(eqOp),
        .I5(dac_sclk),
        .O(sclk_tmp_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h04)) 
    sclk_tmp_i_2
       (.I0(fsm_en_cnt[0]),
        .I1(fsm_en_cnt[1]),
        .I2(fsm_en_cnt[2]),
        .O(sclk_tmp_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    sclk_tmp_i_3
       (.I0(\bit_cnt_reg_n_0_[4] ),
        .I1(\bit_cnt_reg_n_0_[3] ),
        .I2(\bit_cnt_reg_n_0_[2] ),
        .I3(\bit_cnt_reg_n_0_[0] ),
        .I4(\bit_cnt_reg_n_0_[1] ),
        .O(eqOp));
  FDSE sclk_tmp_reg
       (.C(clk),
        .CE(1'b1),
        .D(sclk_tmp_i_1_n_0),
        .Q(dac_sclk),
        .S(reset));
  LUT6 #(
    .INIT(64'hFFDDFFFF20002000)) 
    sync_tmp_i_1
       (.I0(sclk_tmp_i_2_n_0),
        .I1(current_state[0]),
        .I2(eqOp),
        .I3(current_state[1]),
        .I4(sample_dac_reg),
        .I5(dac_sync),
        .O(sync_tmp_i_1_n_0));
  FDSE sync_tmp_reg
       (.C(clk),
        .CE(1'b1),
        .D(sync_tmp_i_1_n_0),
        .Q(dac_sync),
        .S(reset));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg0[10]_i_1 
       (.I0(txreg0[9]),
        .I1(current_state[1]),
        .I2(Q[8]),
        .O(txreg00_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg0[11]_i_1 
       (.I0(txreg0[10]),
        .I1(current_state[1]),
        .I2(Q[9]),
        .O(txreg00_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg0[12]_i_1 
       (.I0(txreg0[11]),
        .I1(current_state[1]),
        .I2(Q[10]),
        .O(txreg00_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \txreg0[13]_i_1 
       (.I0(txreg0[12]),
        .I1(current_state[1]),
        .I2(Q[11]),
        .O(txreg00_in[13]));
  LUT5 #(
    .INIT(32'h00000200)) 
    \txreg0[15]_i_1 
       (.I0(sample_dac_reg),
        .I1(current_state[1]),
        .I2(current_state[0]),
        .I3(sclk_tmp_i_2_n_0),
        .I4(reset),
        .O(\txreg0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000002E0000)) 
    \txreg0[15]_i_2 
       (.I0(sample_dac_reg),
        .I1(current_state[1]),
        .I2(eqOp),
        .I3(current_state[0]),
        .I4(sclk_tmp_i_2_n_0),
        .I5(reset),
        .O(\txreg0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \txreg0[2]_i_1 
       (.I0(Q[0]),
        .I1(current_state[1]),
        .O(\txreg0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg0[3]_i_1 
       (.I0(txreg0[2]),
        .I1(current_state[1]),
        .I2(Q[1]),
        .O(txreg00_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg0[4]_i_1 
       (.I0(txreg0[3]),
        .I1(current_state[1]),
        .I2(Q[2]),
        .O(txreg00_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg0[5]_i_1 
       (.I0(txreg0[4]),
        .I1(current_state[1]),
        .I2(Q[3]),
        .O(txreg00_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg0[6]_i_1 
       (.I0(txreg0[5]),
        .I1(current_state[1]),
        .I2(Q[4]),
        .O(txreg00_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg0[7]_i_1 
       (.I0(txreg0[6]),
        .I1(current_state[1]),
        .I2(Q[5]),
        .O(txreg00_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg0[8]_i_1 
       (.I0(txreg0[7]),
        .I1(current_state[1]),
        .I2(Q[6]),
        .O(txreg00_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg0[9]_i_1 
       (.I0(txreg0[8]),
        .I1(current_state[1]),
        .I2(Q[7]),
        .O(txreg00_in[9]));
  FDRE \txreg0_reg[10] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg00_in[10]),
        .Q(txreg0[10]),
        .R(1'b0));
  FDRE \txreg0_reg[11] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg00_in[11]),
        .Q(txreg0[11]),
        .R(1'b0));
  FDRE \txreg0_reg[12] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg00_in[12]),
        .Q(txreg0[12]),
        .R(1'b0));
  FDRE \txreg0_reg[13] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg00_in[13]),
        .Q(txreg0[13]),
        .R(1'b0));
  FDRE \txreg0_reg[14] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg0[13]),
        .Q(txreg0[14]),
        .R(\txreg0[15]_i_1_n_0 ));
  FDRE \txreg0_reg[15] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg0[14]),
        .Q(dac_sdin0),
        .R(\txreg0[15]_i_1_n_0 ));
  FDRE \txreg0_reg[2] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(\txreg0[2]_i_1_n_0 ),
        .Q(txreg0[2]),
        .R(1'b0));
  FDRE \txreg0_reg[3] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg00_in[3]),
        .Q(txreg0[3]),
        .R(1'b0));
  FDRE \txreg0_reg[4] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg00_in[4]),
        .Q(txreg0[4]),
        .R(1'b0));
  FDRE \txreg0_reg[5] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg00_in[5]),
        .Q(txreg0[5]),
        .R(1'b0));
  FDRE \txreg0_reg[6] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg00_in[6]),
        .Q(txreg0[6]),
        .R(1'b0));
  FDRE \txreg0_reg[7] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg00_in[7]),
        .Q(txreg0[7]),
        .R(1'b0));
  FDRE \txreg0_reg[8] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg00_in[8]),
        .Q(txreg0[8]),
        .R(1'b0));
  FDRE \txreg0_reg[9] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg00_in[9]),
        .Q(txreg0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg1[10]_i_1 
       (.I0(\txreg1_reg_n_0_[9] ),
        .I1(current_state[1]),
        .I2(dac1[8]),
        .O(txreg1[10]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg1[11]_i_1 
       (.I0(\txreg1_reg_n_0_[10] ),
        .I1(current_state[1]),
        .I2(dac1[9]),
        .O(txreg1[11]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg1[12]_i_1 
       (.I0(\txreg1_reg_n_0_[11] ),
        .I1(current_state[1]),
        .I2(dac1[10]),
        .O(txreg1[12]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \txreg1[13]_i_1 
       (.I0(\txreg1_reg_n_0_[12] ),
        .I1(current_state[1]),
        .I2(dac1[11]),
        .O(txreg1[13]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \txreg1[2]_i_1 
       (.I0(dac1[0]),
        .I1(current_state[1]),
        .O(\txreg1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg1[3]_i_1 
       (.I0(\txreg1_reg_n_0_[2] ),
        .I1(current_state[1]),
        .I2(dac1[1]),
        .O(txreg1[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg1[4]_i_1 
       (.I0(\txreg1_reg_n_0_[3] ),
        .I1(current_state[1]),
        .I2(dac1[2]),
        .O(txreg1[4]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg1[5]_i_1 
       (.I0(\txreg1_reg_n_0_[4] ),
        .I1(current_state[1]),
        .I2(dac1[3]),
        .O(txreg1[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg1[6]_i_1 
       (.I0(\txreg1_reg_n_0_[5] ),
        .I1(current_state[1]),
        .I2(dac1[4]),
        .O(txreg1[6]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg1[7]_i_1 
       (.I0(\txreg1_reg_n_0_[6] ),
        .I1(current_state[1]),
        .I2(dac1[5]),
        .O(txreg1[7]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg1[8]_i_1 
       (.I0(\txreg1_reg_n_0_[7] ),
        .I1(current_state[1]),
        .I2(dac1[6]),
        .O(txreg1[8]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txreg1[9]_i_1 
       (.I0(\txreg1_reg_n_0_[8] ),
        .I1(current_state[1]),
        .I2(dac1[7]),
        .O(txreg1[9]));
  FDRE \txreg1_reg[10] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg1[10]),
        .Q(\txreg1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \txreg1_reg[11] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg1[11]),
        .Q(\txreg1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \txreg1_reg[12] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg1[12]),
        .Q(\txreg1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \txreg1_reg[13] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg1[13]),
        .Q(\txreg1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \txreg1_reg[14] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(\txreg1_reg_n_0_[13] ),
        .Q(\txreg1_reg_n_0_[14] ),
        .R(\txreg0[15]_i_1_n_0 ));
  FDRE \txreg1_reg[15] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(\txreg1_reg_n_0_[14] ),
        .Q(dac_sdin1),
        .R(\txreg0[15]_i_1_n_0 ));
  FDRE \txreg1_reg[2] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(\txreg1[2]_i_1_n_0 ),
        .Q(\txreg1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \txreg1_reg[3] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg1[3]),
        .Q(\txreg1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \txreg1_reg[4] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg1[4]),
        .Q(\txreg1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \txreg1_reg[5] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg1[5]),
        .Q(\txreg1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \txreg1_reg[6] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg1[6]),
        .Q(\txreg1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \txreg1_reg[7] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg1[7]),
        .Q(\txreg1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \txreg1_reg[8] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg1[8]),
        .Q(\txreg1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \txreg1_reg[9] 
       (.C(clk),
        .CE(\txreg0[15]_i_2_n_0 ),
        .D(txreg1[9]),
        .Q(\txreg1_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_registers
   (D,
    \reg_reg[483]_0 ,
    \reg_reg[7]_0 ,
    sbus_ack,
    sbus_rdata,
    Q,
    cnt_reg,
    clk,
    sbus_we,
    reset,
    sbus_wdata,
    \reg_din_reg[479]_0 ,
    sbus_addr,
    sbus_rd);
  output [7:0]D;
  output [226:0]\reg_reg[483]_0 ;
  output [7:0]\reg_reg[7]_0 ;
  output sbus_ack;
  output [31:0]sbus_rdata;
  input [7:0]Q;
  input [7:0]cnt_reg;
  input clk;
  input sbus_we;
  input reset;
  input [31:0]sbus_wdata;
  input [63:0]\reg_din_reg[479]_0 ;
  input [15:0]sbus_addr;
  input sbus_rd;

  wire [7:7]Addr;
  wire [7:0]D;
  wire [7:0]Q;
  wire bus_we_q_reg_n_0;
  wire clk;
  wire [7:0]cnt_reg;
  wire [31:0]data0;
  wire [31:0]data1;
  wire [31:0]data10;
  wire [31:0]data11;
  wire [31:0]data12;
  wire [31:0]data13;
  wire [31:0]data14;
  wire [31:0]data2;
  wire [31:0]data3;
  wire [31:0]data4;
  wire [31:0]data5;
  wire [31:0]data6;
  wire [31:0]data7;
  wire [31:0]data8;
  wire [31:0]data9;
  wire [7:0]pmod_o;
  wire [511:33]\reg ;
  wire \reg[127]_i_1_n_0 ;
  wire \reg[127]_i_2_n_0 ;
  wire \reg[159]_i_1_n_0 ;
  wire \reg[159]_i_2_n_0 ;
  wire \reg[191]_i_1_n_0 ;
  wire \reg[191]_i_2_n_0 ;
  wire \reg[223]_i_1_n_0 ;
  wire \reg[223]_i_2_n_0 ;
  wire \reg[255]_i_1_n_0 ;
  wire \reg[255]_i_2_n_0 ;
  wire \reg[287]_i_1_n_0 ;
  wire \reg[287]_i_2_n_0 ;
  wire \reg[319]_i_1_n_0 ;
  wire \reg[319]_i_2_n_0 ;
  wire \reg[31]_i_1_n_0 ;
  wire \reg[31]_i_2_n_0 ;
  wire \reg[351]_i_1_n_0 ;
  wire \reg[351]_i_2_n_0 ;
  wire \reg[383]_i_1_n_0 ;
  wire \reg[383]_i_2_n_0 ;
  wire \reg[415]_i_1_n_0 ;
  wire \reg[415]_i_2_n_0 ;
  wire \reg[483]_i_1_n_0 ;
  wire \reg[483]_i_2_n_0 ;
  wire \reg[63]_i_1_n_0 ;
  wire \reg[63]_i_2_n_0 ;
  wire \reg[95]_i_1_n_0 ;
  wire \reg[95]_i_2_n_0 ;
  wire [63:0]\reg_din_reg[479]_0 ;
  wire \reg_din_reg_n_0_[0] ;
  wire \reg_din_reg_n_0_[10] ;
  wire \reg_din_reg_n_0_[11] ;
  wire \reg_din_reg_n_0_[12] ;
  wire \reg_din_reg_n_0_[13] ;
  wire \reg_din_reg_n_0_[14] ;
  wire \reg_din_reg_n_0_[15] ;
  wire \reg_din_reg_n_0_[16] ;
  wire \reg_din_reg_n_0_[17] ;
  wire \reg_din_reg_n_0_[18] ;
  wire \reg_din_reg_n_0_[19] ;
  wire \reg_din_reg_n_0_[1] ;
  wire \reg_din_reg_n_0_[20] ;
  wire \reg_din_reg_n_0_[21] ;
  wire \reg_din_reg_n_0_[22] ;
  wire \reg_din_reg_n_0_[23] ;
  wire \reg_din_reg_n_0_[24] ;
  wire \reg_din_reg_n_0_[25] ;
  wire \reg_din_reg_n_0_[26] ;
  wire \reg_din_reg_n_0_[27] ;
  wire \reg_din_reg_n_0_[28] ;
  wire \reg_din_reg_n_0_[29] ;
  wire \reg_din_reg_n_0_[2] ;
  wire \reg_din_reg_n_0_[30] ;
  wire \reg_din_reg_n_0_[31] ;
  wire \reg_din_reg_n_0_[3] ;
  wire \reg_din_reg_n_0_[4] ;
  wire \reg_din_reg_n_0_[5] ;
  wire \reg_din_reg_n_0_[6] ;
  wire \reg_din_reg_n_0_[7] ;
  wire \reg_din_reg_n_0_[8] ;
  wire \reg_din_reg_n_0_[9] ;
  wire [226:0]\reg_reg[483]_0 ;
  wire [7:0]\reg_reg[7]_0 ;
  wire \reg_reg_n_0_[10] ;
  wire \reg_reg_n_0_[11] ;
  wire \reg_reg_n_0_[12] ;
  wire \reg_reg_n_0_[13] ;
  wire \reg_reg_n_0_[14] ;
  wire \reg_reg_n_0_[15] ;
  wire \reg_reg_n_0_[16] ;
  wire \reg_reg_n_0_[17] ;
  wire \reg_reg_n_0_[18] ;
  wire \reg_reg_n_0_[192] ;
  wire \reg_reg_n_0_[19] ;
  wire \reg_reg_n_0_[20] ;
  wire \reg_reg_n_0_[213] ;
  wire \reg_reg_n_0_[214] ;
  wire \reg_reg_n_0_[215] ;
  wire \reg_reg_n_0_[216] ;
  wire \reg_reg_n_0_[217] ;
  wire \reg_reg_n_0_[218] ;
  wire \reg_reg_n_0_[219] ;
  wire \reg_reg_n_0_[21] ;
  wire \reg_reg_n_0_[220] ;
  wire \reg_reg_n_0_[221] ;
  wire \reg_reg_n_0_[222] ;
  wire \reg_reg_n_0_[223] ;
  wire \reg_reg_n_0_[224] ;
  wire \reg_reg_n_0_[225] ;
  wire \reg_reg_n_0_[226] ;
  wire \reg_reg_n_0_[227] ;
  wire \reg_reg_n_0_[228] ;
  wire \reg_reg_n_0_[229] ;
  wire \reg_reg_n_0_[22] ;
  wire \reg_reg_n_0_[230] ;
  wire \reg_reg_n_0_[231] ;
  wire \reg_reg_n_0_[232] ;
  wire \reg_reg_n_0_[233] ;
  wire \reg_reg_n_0_[234] ;
  wire \reg_reg_n_0_[235] ;
  wire \reg_reg_n_0_[236] ;
  wire \reg_reg_n_0_[237] ;
  wire \reg_reg_n_0_[238] ;
  wire \reg_reg_n_0_[239] ;
  wire \reg_reg_n_0_[23] ;
  wire \reg_reg_n_0_[24] ;
  wire \reg_reg_n_0_[257] ;
  wire \reg_reg_n_0_[258] ;
  wire \reg_reg_n_0_[259] ;
  wire \reg_reg_n_0_[25] ;
  wire \reg_reg_n_0_[260] ;
  wire \reg_reg_n_0_[261] ;
  wire \reg_reg_n_0_[262] ;
  wire \reg_reg_n_0_[263] ;
  wire \reg_reg_n_0_[264] ;
  wire \reg_reg_n_0_[265] ;
  wire \reg_reg_n_0_[266] ;
  wire \reg_reg_n_0_[267] ;
  wire \reg_reg_n_0_[268] ;
  wire \reg_reg_n_0_[269] ;
  wire \reg_reg_n_0_[26] ;
  wire \reg_reg_n_0_[270] ;
  wire \reg_reg_n_0_[271] ;
  wire \reg_reg_n_0_[272] ;
  wire \reg_reg_n_0_[273] ;
  wire \reg_reg_n_0_[274] ;
  wire \reg_reg_n_0_[275] ;
  wire \reg_reg_n_0_[276] ;
  wire \reg_reg_n_0_[277] ;
  wire \reg_reg_n_0_[278] ;
  wire \reg_reg_n_0_[279] ;
  wire \reg_reg_n_0_[27] ;
  wire \reg_reg_n_0_[280] ;
  wire \reg_reg_n_0_[281] ;
  wire \reg_reg_n_0_[282] ;
  wire \reg_reg_n_0_[283] ;
  wire \reg_reg_n_0_[284] ;
  wire \reg_reg_n_0_[285] ;
  wire \reg_reg_n_0_[286] ;
  wire \reg_reg_n_0_[287] ;
  wire \reg_reg_n_0_[28] ;
  wire \reg_reg_n_0_[29] ;
  wire \reg_reg_n_0_[30] ;
  wire \reg_reg_n_0_[31] ;
  wire \reg_reg_n_0_[82] ;
  wire \reg_reg_n_0_[83] ;
  wire \reg_reg_n_0_[84] ;
  wire \reg_reg_n_0_[85] ;
  wire \reg_reg_n_0_[86] ;
  wire \reg_reg_n_0_[87] ;
  wire \reg_reg_n_0_[88] ;
  wire \reg_reg_n_0_[89] ;
  wire \reg_reg_n_0_[8] ;
  wire \reg_reg_n_0_[90] ;
  wire \reg_reg_n_0_[91] ;
  wire \reg_reg_n_0_[92] ;
  wire \reg_reg_n_0_[93] ;
  wire \reg_reg_n_0_[94] ;
  wire \reg_reg_n_0_[95] ;
  wire \reg_reg_n_0_[9] ;
  wire reset;
  wire sbus_ack;
  wire sbus_ack0;
  wire sbus_ack_i_2_n_0;
  wire sbus_ack_i_3_n_0;
  wire sbus_ack_i_4_n_0;
  wire [15:0]sbus_addr;
  wire sbus_rd;
  wire [31:0]sbus_rdata;
  wire \sbus_rdata[0]_i_1_n_0 ;
  wire \sbus_rdata[0]_i_2_n_0 ;
  wire \sbus_rdata[0]_i_3_n_0 ;
  wire \sbus_rdata[0]_i_4_n_0 ;
  wire \sbus_rdata[0]_i_5_n_0 ;
  wire \sbus_rdata[0]_i_6_n_0 ;
  wire \sbus_rdata[0]_i_7_n_0 ;
  wire \sbus_rdata[10]_i_1_n_0 ;
  wire \sbus_rdata[10]_i_2_n_0 ;
  wire \sbus_rdata[10]_i_3_n_0 ;
  wire \sbus_rdata[10]_i_4_n_0 ;
  wire \sbus_rdata[10]_i_5_n_0 ;
  wire \sbus_rdata[10]_i_6_n_0 ;
  wire \sbus_rdata[10]_i_7_n_0 ;
  wire \sbus_rdata[11]_i_1_n_0 ;
  wire \sbus_rdata[11]_i_2_n_0 ;
  wire \sbus_rdata[11]_i_3_n_0 ;
  wire \sbus_rdata[11]_i_4_n_0 ;
  wire \sbus_rdata[11]_i_5_n_0 ;
  wire \sbus_rdata[11]_i_6_n_0 ;
  wire \sbus_rdata[11]_i_7_n_0 ;
  wire \sbus_rdata[12]_i_1_n_0 ;
  wire \sbus_rdata[12]_i_2_n_0 ;
  wire \sbus_rdata[12]_i_3_n_0 ;
  wire \sbus_rdata[12]_i_4_n_0 ;
  wire \sbus_rdata[12]_i_5_n_0 ;
  wire \sbus_rdata[12]_i_6_n_0 ;
  wire \sbus_rdata[12]_i_7_n_0 ;
  wire \sbus_rdata[13]_i_1_n_0 ;
  wire \sbus_rdata[13]_i_2_n_0 ;
  wire \sbus_rdata[13]_i_3_n_0 ;
  wire \sbus_rdata[13]_i_4_n_0 ;
  wire \sbus_rdata[13]_i_5_n_0 ;
  wire \sbus_rdata[13]_i_6_n_0 ;
  wire \sbus_rdata[13]_i_7_n_0 ;
  wire \sbus_rdata[14]_i_1_n_0 ;
  wire \sbus_rdata[14]_i_2_n_0 ;
  wire \sbus_rdata[14]_i_3_n_0 ;
  wire \sbus_rdata[14]_i_4_n_0 ;
  wire \sbus_rdata[14]_i_5_n_0 ;
  wire \sbus_rdata[14]_i_6_n_0 ;
  wire \sbus_rdata[14]_i_7_n_0 ;
  wire \sbus_rdata[15]_i_1_n_0 ;
  wire \sbus_rdata[15]_i_2_n_0 ;
  wire \sbus_rdata[15]_i_3_n_0 ;
  wire \sbus_rdata[15]_i_4_n_0 ;
  wire \sbus_rdata[15]_i_5_n_0 ;
  wire \sbus_rdata[15]_i_6_n_0 ;
  wire \sbus_rdata[15]_i_7_n_0 ;
  wire \sbus_rdata[16]_i_1_n_0 ;
  wire \sbus_rdata[16]_i_2_n_0 ;
  wire \sbus_rdata[16]_i_3_n_0 ;
  wire \sbus_rdata[16]_i_4_n_0 ;
  wire \sbus_rdata[16]_i_5_n_0 ;
  wire \sbus_rdata[16]_i_6_n_0 ;
  wire \sbus_rdata[16]_i_7_n_0 ;
  wire \sbus_rdata[17]_i_1_n_0 ;
  wire \sbus_rdata[17]_i_2_n_0 ;
  wire \sbus_rdata[17]_i_3_n_0 ;
  wire \sbus_rdata[17]_i_4_n_0 ;
  wire \sbus_rdata[17]_i_5_n_0 ;
  wire \sbus_rdata[17]_i_6_n_0 ;
  wire \sbus_rdata[17]_i_7_n_0 ;
  wire \sbus_rdata[18]_i_1_n_0 ;
  wire \sbus_rdata[18]_i_2_n_0 ;
  wire \sbus_rdata[18]_i_3_n_0 ;
  wire \sbus_rdata[18]_i_4_n_0 ;
  wire \sbus_rdata[18]_i_5_n_0 ;
  wire \sbus_rdata[18]_i_6_n_0 ;
  wire \sbus_rdata[18]_i_7_n_0 ;
  wire \sbus_rdata[19]_i_1_n_0 ;
  wire \sbus_rdata[19]_i_2_n_0 ;
  wire \sbus_rdata[19]_i_3_n_0 ;
  wire \sbus_rdata[19]_i_4_n_0 ;
  wire \sbus_rdata[19]_i_5_n_0 ;
  wire \sbus_rdata[19]_i_6_n_0 ;
  wire \sbus_rdata[19]_i_7_n_0 ;
  wire \sbus_rdata[1]_i_1_n_0 ;
  wire \sbus_rdata[1]_i_2_n_0 ;
  wire \sbus_rdata[1]_i_3_n_0 ;
  wire \sbus_rdata[1]_i_4_n_0 ;
  wire \sbus_rdata[1]_i_5_n_0 ;
  wire \sbus_rdata[1]_i_6_n_0 ;
  wire \sbus_rdata[1]_i_7_n_0 ;
  wire \sbus_rdata[20]_i_1_n_0 ;
  wire \sbus_rdata[20]_i_2_n_0 ;
  wire \sbus_rdata[20]_i_3_n_0 ;
  wire \sbus_rdata[20]_i_4_n_0 ;
  wire \sbus_rdata[20]_i_5_n_0 ;
  wire \sbus_rdata[20]_i_6_n_0 ;
  wire \sbus_rdata[20]_i_7_n_0 ;
  wire \sbus_rdata[21]_i_1_n_0 ;
  wire \sbus_rdata[21]_i_2_n_0 ;
  wire \sbus_rdata[21]_i_3_n_0 ;
  wire \sbus_rdata[21]_i_4_n_0 ;
  wire \sbus_rdata[21]_i_5_n_0 ;
  wire \sbus_rdata[21]_i_6_n_0 ;
  wire \sbus_rdata[21]_i_7_n_0 ;
  wire \sbus_rdata[22]_i_1_n_0 ;
  wire \sbus_rdata[22]_i_2_n_0 ;
  wire \sbus_rdata[22]_i_3_n_0 ;
  wire \sbus_rdata[22]_i_4_n_0 ;
  wire \sbus_rdata[22]_i_5_n_0 ;
  wire \sbus_rdata[22]_i_6_n_0 ;
  wire \sbus_rdata[22]_i_7_n_0 ;
  wire \sbus_rdata[23]_i_1_n_0 ;
  wire \sbus_rdata[23]_i_2_n_0 ;
  wire \sbus_rdata[23]_i_3_n_0 ;
  wire \sbus_rdata[23]_i_4_n_0 ;
  wire \sbus_rdata[23]_i_5_n_0 ;
  wire \sbus_rdata[23]_i_6_n_0 ;
  wire \sbus_rdata[23]_i_7_n_0 ;
  wire \sbus_rdata[24]_i_1_n_0 ;
  wire \sbus_rdata[24]_i_2_n_0 ;
  wire \sbus_rdata[24]_i_3_n_0 ;
  wire \sbus_rdata[24]_i_4_n_0 ;
  wire \sbus_rdata[24]_i_5_n_0 ;
  wire \sbus_rdata[24]_i_6_n_0 ;
  wire \sbus_rdata[24]_i_7_n_0 ;
  wire \sbus_rdata[25]_i_1_n_0 ;
  wire \sbus_rdata[25]_i_2_n_0 ;
  wire \sbus_rdata[25]_i_3_n_0 ;
  wire \sbus_rdata[25]_i_4_n_0 ;
  wire \sbus_rdata[25]_i_5_n_0 ;
  wire \sbus_rdata[25]_i_6_n_0 ;
  wire \sbus_rdata[25]_i_7_n_0 ;
  wire \sbus_rdata[26]_i_1_n_0 ;
  wire \sbus_rdata[26]_i_2_n_0 ;
  wire \sbus_rdata[26]_i_3_n_0 ;
  wire \sbus_rdata[26]_i_4_n_0 ;
  wire \sbus_rdata[26]_i_5_n_0 ;
  wire \sbus_rdata[26]_i_6_n_0 ;
  wire \sbus_rdata[26]_i_7_n_0 ;
  wire \sbus_rdata[27]_i_1_n_0 ;
  wire \sbus_rdata[27]_i_2_n_0 ;
  wire \sbus_rdata[27]_i_3_n_0 ;
  wire \sbus_rdata[27]_i_4_n_0 ;
  wire \sbus_rdata[27]_i_5_n_0 ;
  wire \sbus_rdata[27]_i_6_n_0 ;
  wire \sbus_rdata[27]_i_7_n_0 ;
  wire \sbus_rdata[28]_i_1_n_0 ;
  wire \sbus_rdata[28]_i_2_n_0 ;
  wire \sbus_rdata[28]_i_3_n_0 ;
  wire \sbus_rdata[28]_i_4_n_0 ;
  wire \sbus_rdata[28]_i_5_n_0 ;
  wire \sbus_rdata[28]_i_6_n_0 ;
  wire \sbus_rdata[28]_i_7_n_0 ;
  wire \sbus_rdata[29]_i_1_n_0 ;
  wire \sbus_rdata[29]_i_2_n_0 ;
  wire \sbus_rdata[29]_i_3_n_0 ;
  wire \sbus_rdata[29]_i_4_n_0 ;
  wire \sbus_rdata[29]_i_5_n_0 ;
  wire \sbus_rdata[29]_i_6_n_0 ;
  wire \sbus_rdata[29]_i_7_n_0 ;
  wire \sbus_rdata[2]_i_1_n_0 ;
  wire \sbus_rdata[2]_i_2_n_0 ;
  wire \sbus_rdata[2]_i_3_n_0 ;
  wire \sbus_rdata[2]_i_4_n_0 ;
  wire \sbus_rdata[2]_i_5_n_0 ;
  wire \sbus_rdata[2]_i_6_n_0 ;
  wire \sbus_rdata[2]_i_7_n_0 ;
  wire \sbus_rdata[30]_i_1_n_0 ;
  wire \sbus_rdata[30]_i_2_n_0 ;
  wire \sbus_rdata[30]_i_3_n_0 ;
  wire \sbus_rdata[30]_i_4_n_0 ;
  wire \sbus_rdata[30]_i_5_n_0 ;
  wire \sbus_rdata[30]_i_6_n_0 ;
  wire \sbus_rdata[30]_i_7_n_0 ;
  wire \sbus_rdata[31]_i_1_n_0 ;
  wire \sbus_rdata[31]_i_2_n_0 ;
  wire \sbus_rdata[31]_i_3_n_0 ;
  wire \sbus_rdata[31]_i_4_n_0 ;
  wire \sbus_rdata[31]_i_5_n_0 ;
  wire \sbus_rdata[31]_i_6_n_0 ;
  wire \sbus_rdata[31]_i_7_n_0 ;
  wire \sbus_rdata[31]_i_8_n_0 ;
  wire \sbus_rdata[31]_i_9_n_0 ;
  wire \sbus_rdata[3]_i_1_n_0 ;
  wire \sbus_rdata[3]_i_2_n_0 ;
  wire \sbus_rdata[3]_i_3_n_0 ;
  wire \sbus_rdata[3]_i_4_n_0 ;
  wire \sbus_rdata[3]_i_5_n_0 ;
  wire \sbus_rdata[3]_i_6_n_0 ;
  wire \sbus_rdata[3]_i_7_n_0 ;
  wire \sbus_rdata[4]_i_1_n_0 ;
  wire \sbus_rdata[4]_i_2_n_0 ;
  wire \sbus_rdata[4]_i_3_n_0 ;
  wire \sbus_rdata[4]_i_4_n_0 ;
  wire \sbus_rdata[4]_i_5_n_0 ;
  wire \sbus_rdata[4]_i_6_n_0 ;
  wire \sbus_rdata[4]_i_7_n_0 ;
  wire \sbus_rdata[5]_i_1_n_0 ;
  wire \sbus_rdata[5]_i_2_n_0 ;
  wire \sbus_rdata[5]_i_3_n_0 ;
  wire \sbus_rdata[5]_i_4_n_0 ;
  wire \sbus_rdata[5]_i_5_n_0 ;
  wire \sbus_rdata[5]_i_6_n_0 ;
  wire \sbus_rdata[5]_i_7_n_0 ;
  wire \sbus_rdata[6]_i_1_n_0 ;
  wire \sbus_rdata[6]_i_2_n_0 ;
  wire \sbus_rdata[6]_i_3_n_0 ;
  wire \sbus_rdata[6]_i_4_n_0 ;
  wire \sbus_rdata[6]_i_5_n_0 ;
  wire \sbus_rdata[6]_i_6_n_0 ;
  wire \sbus_rdata[6]_i_7_n_0 ;
  wire \sbus_rdata[7]_i_1_n_0 ;
  wire \sbus_rdata[7]_i_2_n_0 ;
  wire \sbus_rdata[7]_i_3_n_0 ;
  wire \sbus_rdata[7]_i_4_n_0 ;
  wire \sbus_rdata[7]_i_5_n_0 ;
  wire \sbus_rdata[7]_i_6_n_0 ;
  wire \sbus_rdata[7]_i_7_n_0 ;
  wire \sbus_rdata[8]_i_1_n_0 ;
  wire \sbus_rdata[8]_i_2_n_0 ;
  wire \sbus_rdata[8]_i_3_n_0 ;
  wire \sbus_rdata[8]_i_4_n_0 ;
  wire \sbus_rdata[8]_i_5_n_0 ;
  wire \sbus_rdata[8]_i_6_n_0 ;
  wire \sbus_rdata[8]_i_7_n_0 ;
  wire \sbus_rdata[9]_i_1_n_0 ;
  wire \sbus_rdata[9]_i_2_n_0 ;
  wire \sbus_rdata[9]_i_3_n_0 ;
  wire \sbus_rdata[9]_i_4_n_0 ;
  wire \sbus_rdata[9]_i_5_n_0 ;
  wire \sbus_rdata[9]_i_6_n_0 ;
  wire \sbus_rdata[9]_i_7_n_0 ;
  wire [31:0]sbus_wdata;
  wire sbus_we;

  FDRE bus_we_q_reg
       (.C(clk),
        .CE(1'b1),
        .D(sbus_we),
        .Q(bus_we_q_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac1[10]_i_1 
       (.I0(\reg_reg[483]_0 [2]),
        .I1(Q[1]),
        .I2(cnt_reg[2]),
        .O(\reg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac1[11]_i_1 
       (.I0(\reg_reg[483]_0 [3]),
        .I1(Q[1]),
        .I2(cnt_reg[3]),
        .O(\reg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac1[12]_i_1 
       (.I0(\reg_reg[483]_0 [4]),
        .I1(Q[1]),
        .I2(cnt_reg[4]),
        .O(\reg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac1[13]_i_1 
       (.I0(\reg_reg[483]_0 [5]),
        .I1(Q[1]),
        .I2(cnt_reg[5]),
        .O(\reg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac1[14]_i_1 
       (.I0(\reg_reg[483]_0 [6]),
        .I1(Q[1]),
        .I2(cnt_reg[6]),
        .O(\reg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac1[15]_i_1 
       (.I0(Addr),
        .I1(Q[1]),
        .I2(cnt_reg[7]),
        .O(\reg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac1[8]_i_1 
       (.I0(\reg_reg[483]_0 [0]),
        .I1(Q[1]),
        .I2(cnt_reg[0]),
        .O(\reg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac1[9]_i_1 
       (.I0(\reg_reg[483]_0 [1]),
        .I1(Q[1]),
        .I2(cnt_reg[1]),
        .O(\reg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmod_jc[0]_i_1 
       (.I0(pmod_o[0]),
        .I1(Q[0]),
        .I2(\reg_reg[483]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmod_jc[1]_i_1 
       (.I0(pmod_o[1]),
        .I1(Q[0]),
        .I2(\reg_reg[483]_0 [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmod_jc[2]_i_1 
       (.I0(pmod_o[2]),
        .I1(Q[0]),
        .I2(\reg_reg[483]_0 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmod_jc[3]_i_1 
       (.I0(pmod_o[3]),
        .I1(Q[0]),
        .I2(\reg_reg[483]_0 [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmod_jc[4]_i_1 
       (.I0(pmod_o[4]),
        .I1(Q[0]),
        .I2(\reg_reg[483]_0 [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmod_jc[5]_i_1 
       (.I0(pmod_o[5]),
        .I1(Q[0]),
        .I2(\reg_reg[483]_0 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmod_jc[6]_i_1 
       (.I0(pmod_o[6]),
        .I1(Q[0]),
        .I2(\reg_reg[483]_0 [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmod_jc[7]_i_1 
       (.I0(pmod_o[7]),
        .I1(Q[0]),
        .I2(\reg_reg[483]_0 [7]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h40)) 
    \reg[127]_i_1 
       (.I0(bus_we_q_reg_n_0),
        .I1(sbus_we),
        .I2(\reg[127]_i_2_n_0 ),
        .O(\reg[127]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \reg[127]_i_2 
       (.I0(sbus_addr[3]),
        .I1(sbus_ack_i_2_n_0),
        .I2(sbus_addr[2]),
        .I3(sbus_addr[1]),
        .I4(sbus_addr[0]),
        .O(\reg[127]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \reg[159]_i_1 
       (.I0(bus_we_q_reg_n_0),
        .I1(sbus_we),
        .I2(\reg[159]_i_2_n_0 ),
        .O(\reg[159]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \reg[159]_i_2 
       (.I0(sbus_addr[3]),
        .I1(sbus_ack_i_2_n_0),
        .I2(sbus_addr[2]),
        .I3(sbus_addr[1]),
        .I4(sbus_addr[0]),
        .O(\reg[159]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \reg[191]_i_1 
       (.I0(bus_we_q_reg_n_0),
        .I1(sbus_we),
        .I2(\reg[191]_i_2_n_0 ),
        .O(\reg[191]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \reg[191]_i_2 
       (.I0(sbus_addr[1]),
        .I1(sbus_addr[0]),
        .I2(sbus_addr[3]),
        .I3(sbus_ack_i_2_n_0),
        .I4(sbus_addr[2]),
        .O(\reg[191]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \reg[223]_i_1 
       (.I0(bus_we_q_reg_n_0),
        .I1(sbus_we),
        .I2(\reg[223]_i_2_n_0 ),
        .O(\reg[223]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \reg[223]_i_2 
       (.I0(sbus_addr[0]),
        .I1(sbus_addr[1]),
        .I2(sbus_addr[3]),
        .I3(sbus_ack_i_2_n_0),
        .I4(sbus_addr[2]),
        .O(\reg[223]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \reg[255]_i_1 
       (.I0(bus_we_q_reg_n_0),
        .I1(sbus_we),
        .I2(\reg[255]_i_2_n_0 ),
        .O(\reg[255]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \reg[255]_i_2 
       (.I0(sbus_addr[3]),
        .I1(sbus_ack_i_2_n_0),
        .I2(sbus_addr[2]),
        .I3(sbus_addr[1]),
        .I4(sbus_addr[0]),
        .O(\reg[255]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \reg[287]_i_1 
       (.I0(bus_we_q_reg_n_0),
        .I1(sbus_we),
        .I2(\reg[287]_i_2_n_0 ),
        .O(\reg[287]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \reg[287]_i_2 
       (.I0(sbus_addr[3]),
        .I1(sbus_ack_i_2_n_0),
        .I2(sbus_addr[2]),
        .I3(sbus_addr[1]),
        .I4(sbus_addr[0]),
        .O(\reg[287]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \reg[319]_i_1 
       (.I0(bus_we_q_reg_n_0),
        .I1(sbus_we),
        .I2(\reg[319]_i_2_n_0 ),
        .O(\reg[319]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \reg[319]_i_2 
       (.I0(sbus_addr[1]),
        .I1(sbus_addr[0]),
        .I2(sbus_addr[3]),
        .I3(sbus_ack_i_2_n_0),
        .I4(sbus_addr[2]),
        .O(\reg[319]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \reg[31]_i_1 
       (.I0(bus_we_q_reg_n_0),
        .I1(sbus_we),
        .I2(\reg[31]_i_2_n_0 ),
        .O(\reg[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \reg[31]_i_2 
       (.I0(sbus_addr[3]),
        .I1(sbus_ack_i_2_n_0),
        .I2(sbus_addr[2]),
        .I3(sbus_addr[1]),
        .I4(sbus_addr[0]),
        .O(\reg[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \reg[351]_i_1 
       (.I0(bus_we_q_reg_n_0),
        .I1(sbus_we),
        .I2(\reg[351]_i_2_n_0 ),
        .O(\reg[351]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \reg[351]_i_2 
       (.I0(sbus_addr[0]),
        .I1(sbus_addr[1]),
        .I2(sbus_addr[3]),
        .I3(sbus_ack_i_2_n_0),
        .I4(sbus_addr[2]),
        .O(\reg[351]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \reg[383]_i_1 
       (.I0(bus_we_q_reg_n_0),
        .I1(sbus_we),
        .I2(\reg[383]_i_2_n_0 ),
        .O(\reg[383]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \reg[383]_i_2 
       (.I0(sbus_addr[3]),
        .I1(sbus_ack_i_2_n_0),
        .I2(sbus_addr[2]),
        .I3(sbus_addr[1]),
        .I4(sbus_addr[0]),
        .O(\reg[383]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \reg[415]_i_1 
       (.I0(bus_we_q_reg_n_0),
        .I1(sbus_we),
        .I2(\reg[415]_i_2_n_0 ),
        .O(\reg[415]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \reg[415]_i_2 
       (.I0(sbus_addr[3]),
        .I1(sbus_ack_i_2_n_0),
        .I2(sbus_addr[2]),
        .I3(sbus_addr[1]),
        .I4(sbus_addr[0]),
        .O(\reg[415]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \reg[483]_i_1 
       (.I0(bus_we_q_reg_n_0),
        .I1(sbus_we),
        .I2(\reg[483]_i_2_n_0 ),
        .O(\reg[483]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \reg[483]_i_2 
       (.I0(sbus_addr[3]),
        .I1(sbus_ack_i_2_n_0),
        .I2(sbus_addr[2]),
        .I3(sbus_addr[1]),
        .I4(sbus_addr[0]),
        .O(\reg[483]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \reg[63]_i_1 
       (.I0(bus_we_q_reg_n_0),
        .I1(sbus_we),
        .I2(\reg[63]_i_2_n_0 ),
        .O(\reg[63]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000400)) 
    \reg[63]_i_2 
       (.I0(sbus_addr[1]),
        .I1(sbus_addr[0]),
        .I2(sbus_addr[3]),
        .I3(sbus_ack_i_2_n_0),
        .I4(sbus_addr[2]),
        .O(\reg[63]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \reg[95]_i_1 
       (.I0(bus_we_q_reg_n_0),
        .I1(sbus_we),
        .I2(\reg[95]_i_2_n_0 ),
        .O(\reg[95]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000400)) 
    \reg[95]_i_2 
       (.I0(sbus_addr[0]),
        .I1(sbus_addr[1]),
        .I2(sbus_addr[3]),
        .I3(sbus_ack_i_2_n_0),
        .I4(sbus_addr[2]),
        .O(\reg[95]_i_2_n_0 ));
  FDRE \reg_din_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [0]),
        .Q(\reg_din_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_din_reg[100] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [30]),
        .Q(data12[4]),
        .R(1'b0));
  FDRE \reg_din_reg[101] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [31]),
        .Q(data12[5]),
        .R(1'b0));
  FDRE \reg_din_reg[102] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [32]),
        .Q(data12[6]),
        .R(1'b0));
  FDRE \reg_din_reg[103] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [33]),
        .Q(data12[7]),
        .R(1'b0));
  FDRE \reg_din_reg[104] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [34]),
        .Q(data12[8]),
        .R(1'b0));
  FDRE \reg_din_reg[105] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [35]),
        .Q(data12[9]),
        .R(1'b0));
  FDRE \reg_din_reg[106] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [36]),
        .Q(data12[10]),
        .R(1'b0));
  FDRE \reg_din_reg[107] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [37]),
        .Q(data12[11]),
        .R(1'b0));
  FDRE \reg_din_reg[108] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [38]),
        .Q(data12[12]),
        .R(1'b0));
  FDRE \reg_din_reg[109] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [39]),
        .Q(data12[13]),
        .R(1'b0));
  FDRE \reg_din_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[10] ),
        .Q(\reg_din_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_din_reg[110] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [40]),
        .Q(data12[14]),
        .R(1'b0));
  FDRE \reg_din_reg[111] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [41]),
        .Q(data12[15]),
        .R(1'b0));
  FDRE \reg_din_reg[112] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [42]),
        .Q(data12[16]),
        .R(1'b0));
  FDRE \reg_din_reg[113] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [43]),
        .Q(data12[17]),
        .R(1'b0));
  FDRE \reg_din_reg[114] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [44]),
        .Q(data12[18]),
        .R(1'b0));
  FDRE \reg_din_reg[115] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [45]),
        .Q(data12[19]),
        .R(1'b0));
  FDRE \reg_din_reg[116] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [46]),
        .Q(data12[20]),
        .R(1'b0));
  FDRE \reg_din_reg[117] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [47]),
        .Q(data12[21]),
        .R(1'b0));
  FDRE \reg_din_reg[118] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [48]),
        .Q(data12[22]),
        .R(1'b0));
  FDRE \reg_din_reg[119] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [49]),
        .Q(data12[23]),
        .R(1'b0));
  FDRE \reg_din_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[11] ),
        .Q(\reg_din_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_din_reg[120] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [50]),
        .Q(data12[24]),
        .R(1'b0));
  FDRE \reg_din_reg[121] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [51]),
        .Q(data12[25]),
        .R(1'b0));
  FDRE \reg_din_reg[122] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [52]),
        .Q(data12[26]),
        .R(1'b0));
  FDRE \reg_din_reg[123] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [53]),
        .Q(data12[27]),
        .R(1'b0));
  FDRE \reg_din_reg[124] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [54]),
        .Q(data12[28]),
        .R(1'b0));
  FDRE \reg_din_reg[125] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [55]),
        .Q(data12[29]),
        .R(1'b0));
  FDRE \reg_din_reg[126] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [56]),
        .Q(data12[30]),
        .R(1'b0));
  FDRE \reg_din_reg[127] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [57]),
        .Q(data12[31]),
        .R(1'b0));
  FDRE \reg_din_reg[128] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [58]),
        .Q(data11[0]),
        .R(1'b0));
  FDRE \reg_din_reg[129] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [59]),
        .Q(data11[1]),
        .R(1'b0));
  FDRE \reg_din_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[12] ),
        .Q(\reg_din_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_din_reg[130] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [60]),
        .Q(data11[2]),
        .R(1'b0));
  FDRE \reg_din_reg[131] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [61]),
        .Q(data11[3]),
        .R(1'b0));
  FDRE \reg_din_reg[132] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [62]),
        .Q(data11[4]),
        .R(1'b0));
  FDRE \reg_din_reg[133] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [63]),
        .Q(data11[5]),
        .R(1'b0));
  FDRE \reg_din_reg[134] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [64]),
        .Q(data11[6]),
        .R(1'b0));
  FDRE \reg_din_reg[135] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [65]),
        .Q(data11[7]),
        .R(1'b0));
  FDRE \reg_din_reg[136] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [66]),
        .Q(data11[8]),
        .R(1'b0));
  FDRE \reg_din_reg[137] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [67]),
        .Q(data11[9]),
        .R(1'b0));
  FDRE \reg_din_reg[138] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [68]),
        .Q(data11[10]),
        .R(1'b0));
  FDRE \reg_din_reg[139] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [69]),
        .Q(data11[11]),
        .R(1'b0));
  FDRE \reg_din_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[13] ),
        .Q(\reg_din_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_din_reg[140] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [70]),
        .Q(data11[12]),
        .R(1'b0));
  FDRE \reg_din_reg[141] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [71]),
        .Q(data11[13]),
        .R(1'b0));
  FDRE \reg_din_reg[142] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [72]),
        .Q(data11[14]),
        .R(1'b0));
  FDRE \reg_din_reg[143] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [73]),
        .Q(data11[15]),
        .R(1'b0));
  FDRE \reg_din_reg[144] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [74]),
        .Q(data11[16]),
        .R(1'b0));
  FDRE \reg_din_reg[145] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [75]),
        .Q(data11[17]),
        .R(1'b0));
  FDRE \reg_din_reg[146] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [76]),
        .Q(data11[18]),
        .R(1'b0));
  FDRE \reg_din_reg[147] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [77]),
        .Q(data11[19]),
        .R(1'b0));
  FDRE \reg_din_reg[148] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [78]),
        .Q(data11[20]),
        .R(1'b0));
  FDRE \reg_din_reg[149] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [79]),
        .Q(data11[21]),
        .R(1'b0));
  FDRE \reg_din_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[14] ),
        .Q(\reg_din_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_din_reg[150] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [80]),
        .Q(data11[22]),
        .R(1'b0));
  FDRE \reg_din_reg[151] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [81]),
        .Q(data11[23]),
        .R(1'b0));
  FDRE \reg_din_reg[152] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [82]),
        .Q(data11[24]),
        .R(1'b0));
  FDRE \reg_din_reg[153] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [83]),
        .Q(data11[25]),
        .R(1'b0));
  FDRE \reg_din_reg[154] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [84]),
        .Q(data11[26]),
        .R(1'b0));
  FDRE \reg_din_reg[155] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [85]),
        .Q(data11[27]),
        .R(1'b0));
  FDRE \reg_din_reg[156] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [86]),
        .Q(data11[28]),
        .R(1'b0));
  FDRE \reg_din_reg[157] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [87]),
        .Q(data11[29]),
        .R(1'b0));
  FDRE \reg_din_reg[158] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [88]),
        .Q(data11[30]),
        .R(1'b0));
  FDRE \reg_din_reg[159] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [89]),
        .Q(data11[31]),
        .R(1'b0));
  FDRE \reg_din_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[15] ),
        .Q(\reg_din_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_din_reg[160] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [90]),
        .Q(data10[0]),
        .R(1'b0));
  FDRE \reg_din_reg[161] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [91]),
        .Q(data10[1]),
        .R(1'b0));
  FDRE \reg_din_reg[162] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [92]),
        .Q(data10[2]),
        .R(1'b0));
  FDRE \reg_din_reg[163] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [93]),
        .Q(data10[3]),
        .R(1'b0));
  FDRE \reg_din_reg[164] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [94]),
        .Q(data10[4]),
        .R(1'b0));
  FDRE \reg_din_reg[165] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [95]),
        .Q(data10[5]),
        .R(1'b0));
  FDRE \reg_din_reg[166] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [96]),
        .Q(data10[6]),
        .R(1'b0));
  FDRE \reg_din_reg[167] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [97]),
        .Q(data10[7]),
        .R(1'b0));
  FDRE \reg_din_reg[168] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [98]),
        .Q(data10[8]),
        .R(1'b0));
  FDRE \reg_din_reg[169] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [99]),
        .Q(data10[9]),
        .R(1'b0));
  FDRE \reg_din_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[16] ),
        .Q(\reg_din_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \reg_din_reg[170] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [100]),
        .Q(data10[10]),
        .R(1'b0));
  FDRE \reg_din_reg[171] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [101]),
        .Q(data10[11]),
        .R(1'b0));
  FDRE \reg_din_reg[172] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [102]),
        .Q(data10[12]),
        .R(1'b0));
  FDRE \reg_din_reg[173] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [103]),
        .Q(data10[13]),
        .R(1'b0));
  FDRE \reg_din_reg[174] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [104]),
        .Q(data10[14]),
        .R(1'b0));
  FDRE \reg_din_reg[175] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [105]),
        .Q(data10[15]),
        .R(1'b0));
  FDRE \reg_din_reg[176] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [106]),
        .Q(data10[16]),
        .R(1'b0));
  FDRE \reg_din_reg[177] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [107]),
        .Q(data10[17]),
        .R(1'b0));
  FDRE \reg_din_reg[178] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [108]),
        .Q(data10[18]),
        .R(1'b0));
  FDRE \reg_din_reg[179] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [109]),
        .Q(data10[19]),
        .R(1'b0));
  FDRE \reg_din_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[17] ),
        .Q(\reg_din_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \reg_din_reg[180] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [110]),
        .Q(data10[20]),
        .R(1'b0));
  FDRE \reg_din_reg[181] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [111]),
        .Q(data10[21]),
        .R(1'b0));
  FDRE \reg_din_reg[182] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [112]),
        .Q(data10[22]),
        .R(1'b0));
  FDRE \reg_din_reg[183] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [113]),
        .Q(data10[23]),
        .R(1'b0));
  FDRE \reg_din_reg[184] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [114]),
        .Q(data10[24]),
        .R(1'b0));
  FDRE \reg_din_reg[185] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [115]),
        .Q(data10[25]),
        .R(1'b0));
  FDRE \reg_din_reg[186] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [116]),
        .Q(data10[26]),
        .R(1'b0));
  FDRE \reg_din_reg[187] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [117]),
        .Q(data10[27]),
        .R(1'b0));
  FDRE \reg_din_reg[188] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [118]),
        .Q(data10[28]),
        .R(1'b0));
  FDRE \reg_din_reg[189] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [119]),
        .Q(data10[29]),
        .R(1'b0));
  FDRE \reg_din_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[18] ),
        .Q(\reg_din_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \reg_din_reg[190] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [120]),
        .Q(data10[30]),
        .R(1'b0));
  FDRE \reg_din_reg[191] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [121]),
        .Q(data10[31]),
        .R(1'b0));
  FDRE \reg_din_reg[192] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[192] ),
        .Q(data9[0]),
        .R(1'b0));
  FDRE \reg_din_reg[193] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [122]),
        .Q(data9[1]),
        .R(1'b0));
  FDRE \reg_din_reg[194] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [123]),
        .Q(data9[2]),
        .R(1'b0));
  FDRE \reg_din_reg[195] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [124]),
        .Q(data9[3]),
        .R(1'b0));
  FDRE \reg_din_reg[196] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [125]),
        .Q(data9[4]),
        .R(1'b0));
  FDRE \reg_din_reg[197] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [126]),
        .Q(data9[5]),
        .R(1'b0));
  FDRE \reg_din_reg[198] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [127]),
        .Q(data9[6]),
        .R(1'b0));
  FDRE \reg_din_reg[199] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [128]),
        .Q(data9[7]),
        .R(1'b0));
  FDRE \reg_din_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[19] ),
        .Q(\reg_din_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \reg_din_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [1]),
        .Q(\reg_din_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_din_reg[200] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [129]),
        .Q(data9[8]),
        .R(1'b0));
  FDRE \reg_din_reg[201] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [130]),
        .Q(data9[9]),
        .R(1'b0));
  FDRE \reg_din_reg[202] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [131]),
        .Q(data9[10]),
        .R(1'b0));
  FDRE \reg_din_reg[203] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [132]),
        .Q(data9[11]),
        .R(1'b0));
  FDRE \reg_din_reg[204] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [133]),
        .Q(data9[12]),
        .R(1'b0));
  FDRE \reg_din_reg[205] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [134]),
        .Q(data9[13]),
        .R(1'b0));
  FDRE \reg_din_reg[206] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [135]),
        .Q(data9[14]),
        .R(1'b0));
  FDRE \reg_din_reg[207] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [136]),
        .Q(data9[15]),
        .R(1'b0));
  FDRE \reg_din_reg[208] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [137]),
        .Q(data9[16]),
        .R(1'b0));
  FDRE \reg_din_reg[209] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [138]),
        .Q(data9[17]),
        .R(1'b0));
  FDRE \reg_din_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[20] ),
        .Q(\reg_din_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \reg_din_reg[210] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [139]),
        .Q(data9[18]),
        .R(1'b0));
  FDRE \reg_din_reg[211] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [140]),
        .Q(data9[19]),
        .R(1'b0));
  FDRE \reg_din_reg[212] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [141]),
        .Q(data9[20]),
        .R(1'b0));
  FDRE \reg_din_reg[213] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[213] ),
        .Q(data9[21]),
        .R(1'b0));
  FDRE \reg_din_reg[214] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[214] ),
        .Q(data9[22]),
        .R(1'b0));
  FDRE \reg_din_reg[215] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[215] ),
        .Q(data9[23]),
        .R(1'b0));
  FDRE \reg_din_reg[216] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[216] ),
        .Q(data9[24]),
        .R(1'b0));
  FDRE \reg_din_reg[217] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[217] ),
        .Q(data9[25]),
        .R(1'b0));
  FDRE \reg_din_reg[218] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[218] ),
        .Q(data9[26]),
        .R(1'b0));
  FDRE \reg_din_reg[219] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[219] ),
        .Q(data9[27]),
        .R(1'b0));
  FDRE \reg_din_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[21] ),
        .Q(\reg_din_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \reg_din_reg[220] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[220] ),
        .Q(data9[28]),
        .R(1'b0));
  FDRE \reg_din_reg[221] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[221] ),
        .Q(data9[29]),
        .R(1'b0));
  FDRE \reg_din_reg[222] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[222] ),
        .Q(data9[30]),
        .R(1'b0));
  FDRE \reg_din_reg[223] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[223] ),
        .Q(data9[31]),
        .R(1'b0));
  FDRE \reg_din_reg[224] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[224] ),
        .Q(data8[0]),
        .R(1'b0));
  FDRE \reg_din_reg[225] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[225] ),
        .Q(data8[1]),
        .R(1'b0));
  FDRE \reg_din_reg[226] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[226] ),
        .Q(data8[2]),
        .R(1'b0));
  FDRE \reg_din_reg[227] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[227] ),
        .Q(data8[3]),
        .R(1'b0));
  FDRE \reg_din_reg[228] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[228] ),
        .Q(data8[4]),
        .R(1'b0));
  FDRE \reg_din_reg[229] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[229] ),
        .Q(data8[5]),
        .R(1'b0));
  FDRE \reg_din_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[22] ),
        .Q(\reg_din_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \reg_din_reg[230] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[230] ),
        .Q(data8[6]),
        .R(1'b0));
  FDRE \reg_din_reg[231] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[231] ),
        .Q(data8[7]),
        .R(1'b0));
  FDRE \reg_din_reg[232] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[232] ),
        .Q(data8[8]),
        .R(1'b0));
  FDRE \reg_din_reg[233] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[233] ),
        .Q(data8[9]),
        .R(1'b0));
  FDRE \reg_din_reg[234] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[234] ),
        .Q(data8[10]),
        .R(1'b0));
  FDRE \reg_din_reg[235] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[235] ),
        .Q(data8[11]),
        .R(1'b0));
  FDRE \reg_din_reg[236] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[236] ),
        .Q(data8[12]),
        .R(1'b0));
  FDRE \reg_din_reg[237] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[237] ),
        .Q(data8[13]),
        .R(1'b0));
  FDRE \reg_din_reg[238] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[238] ),
        .Q(data8[14]),
        .R(1'b0));
  FDRE \reg_din_reg[239] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[239] ),
        .Q(data8[15]),
        .R(1'b0));
  FDRE \reg_din_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[23] ),
        .Q(\reg_din_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \reg_din_reg[240] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [142]),
        .Q(data8[16]),
        .R(1'b0));
  FDRE \reg_din_reg[241] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [143]),
        .Q(data8[17]),
        .R(1'b0));
  FDRE \reg_din_reg[242] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [144]),
        .Q(data8[18]),
        .R(1'b0));
  FDRE \reg_din_reg[243] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [145]),
        .Q(data8[19]),
        .R(1'b0));
  FDRE \reg_din_reg[244] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [146]),
        .Q(data8[20]),
        .R(1'b0));
  FDRE \reg_din_reg[245] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [147]),
        .Q(data8[21]),
        .R(1'b0));
  FDRE \reg_din_reg[246] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [148]),
        .Q(data8[22]),
        .R(1'b0));
  FDRE \reg_din_reg[247] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [149]),
        .Q(data8[23]),
        .R(1'b0));
  FDRE \reg_din_reg[248] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [150]),
        .Q(data8[24]),
        .R(1'b0));
  FDRE \reg_din_reg[249] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [151]),
        .Q(data8[25]),
        .R(1'b0));
  FDRE \reg_din_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[24] ),
        .Q(\reg_din_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \reg_din_reg[250] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [152]),
        .Q(data8[26]),
        .R(1'b0));
  FDRE \reg_din_reg[251] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [153]),
        .Q(data8[27]),
        .R(1'b0));
  FDRE \reg_din_reg[252] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [154]),
        .Q(data8[28]),
        .R(1'b0));
  FDRE \reg_din_reg[253] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [155]),
        .Q(data8[29]),
        .R(1'b0));
  FDRE \reg_din_reg[254] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [156]),
        .Q(data8[30]),
        .R(1'b0));
  FDRE \reg_din_reg[255] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [157]),
        .Q(data8[31]),
        .R(1'b0));
  FDRE \reg_din_reg[256] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [158]),
        .Q(data7[0]),
        .R(1'b0));
  FDRE \reg_din_reg[257] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[257] ),
        .Q(data7[1]),
        .R(1'b0));
  FDRE \reg_din_reg[258] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[258] ),
        .Q(data7[2]),
        .R(1'b0));
  FDRE \reg_din_reg[259] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[259] ),
        .Q(data7[3]),
        .R(1'b0));
  FDRE \reg_din_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[25] ),
        .Q(\reg_din_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \reg_din_reg[260] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[260] ),
        .Q(data7[4]),
        .R(1'b0));
  FDRE \reg_din_reg[261] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[261] ),
        .Q(data7[5]),
        .R(1'b0));
  FDRE \reg_din_reg[262] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[262] ),
        .Q(data7[6]),
        .R(1'b0));
  FDRE \reg_din_reg[263] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[263] ),
        .Q(data7[7]),
        .R(1'b0));
  FDRE \reg_din_reg[264] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[264] ),
        .Q(data7[8]),
        .R(1'b0));
  FDRE \reg_din_reg[265] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[265] ),
        .Q(data7[9]),
        .R(1'b0));
  FDRE \reg_din_reg[266] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[266] ),
        .Q(data7[10]),
        .R(1'b0));
  FDRE \reg_din_reg[267] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[267] ),
        .Q(data7[11]),
        .R(1'b0));
  FDRE \reg_din_reg[268] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[268] ),
        .Q(data7[12]),
        .R(1'b0));
  FDRE \reg_din_reg[269] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[269] ),
        .Q(data7[13]),
        .R(1'b0));
  FDRE \reg_din_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[26] ),
        .Q(\reg_din_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \reg_din_reg[270] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[270] ),
        .Q(data7[14]),
        .R(1'b0));
  FDRE \reg_din_reg[271] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[271] ),
        .Q(data7[15]),
        .R(1'b0));
  FDRE \reg_din_reg[272] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[272] ),
        .Q(data7[16]),
        .R(1'b0));
  FDRE \reg_din_reg[273] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[273] ),
        .Q(data7[17]),
        .R(1'b0));
  FDRE \reg_din_reg[274] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[274] ),
        .Q(data7[18]),
        .R(1'b0));
  FDRE \reg_din_reg[275] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[275] ),
        .Q(data7[19]),
        .R(1'b0));
  FDRE \reg_din_reg[276] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[276] ),
        .Q(data7[20]),
        .R(1'b0));
  FDRE \reg_din_reg[277] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[277] ),
        .Q(data7[21]),
        .R(1'b0));
  FDRE \reg_din_reg[278] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[278] ),
        .Q(data7[22]),
        .R(1'b0));
  FDRE \reg_din_reg[279] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[279] ),
        .Q(data7[23]),
        .R(1'b0));
  FDRE \reg_din_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[27] ),
        .Q(\reg_din_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \reg_din_reg[280] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[280] ),
        .Q(data7[24]),
        .R(1'b0));
  FDRE \reg_din_reg[281] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[281] ),
        .Q(data7[25]),
        .R(1'b0));
  FDRE \reg_din_reg[282] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[282] ),
        .Q(data7[26]),
        .R(1'b0));
  FDRE \reg_din_reg[283] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[283] ),
        .Q(data7[27]),
        .R(1'b0));
  FDRE \reg_din_reg[284] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[284] ),
        .Q(data7[28]),
        .R(1'b0));
  FDRE \reg_din_reg[285] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[285] ),
        .Q(data7[29]),
        .R(1'b0));
  FDRE \reg_din_reg[286] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[286] ),
        .Q(data7[30]),
        .R(1'b0));
  FDRE \reg_din_reg[287] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[287] ),
        .Q(data7[31]),
        .R(1'b0));
  FDRE \reg_din_reg[288] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [159]),
        .Q(data6[0]),
        .R(1'b0));
  FDRE \reg_din_reg[289] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [160]),
        .Q(data6[1]),
        .R(1'b0));
  FDRE \reg_din_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[28] ),
        .Q(\reg_din_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \reg_din_reg[290] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [161]),
        .Q(data6[2]),
        .R(1'b0));
  FDRE \reg_din_reg[291] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [162]),
        .Q(data6[3]),
        .R(1'b0));
  FDRE \reg_din_reg[292] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [163]),
        .Q(data6[4]),
        .R(1'b0));
  FDRE \reg_din_reg[293] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [164]),
        .Q(data6[5]),
        .R(1'b0));
  FDRE \reg_din_reg[294] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [165]),
        .Q(data6[6]),
        .R(1'b0));
  FDRE \reg_din_reg[295] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [166]),
        .Q(data6[7]),
        .R(1'b0));
  FDRE \reg_din_reg[296] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [167]),
        .Q(data6[8]),
        .R(1'b0));
  FDRE \reg_din_reg[297] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [168]),
        .Q(data6[9]),
        .R(1'b0));
  FDRE \reg_din_reg[298] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [169]),
        .Q(data6[10]),
        .R(1'b0));
  FDRE \reg_din_reg[299] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [170]),
        .Q(data6[11]),
        .R(1'b0));
  FDRE \reg_din_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[29] ),
        .Q(\reg_din_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \reg_din_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [2]),
        .Q(\reg_din_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_din_reg[300] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [171]),
        .Q(data6[12]),
        .R(1'b0));
  FDRE \reg_din_reg[301] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [172]),
        .Q(data6[13]),
        .R(1'b0));
  FDRE \reg_din_reg[302] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [173]),
        .Q(data6[14]),
        .R(1'b0));
  FDRE \reg_din_reg[303] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [174]),
        .Q(data6[15]),
        .R(1'b0));
  FDRE \reg_din_reg[304] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [175]),
        .Q(data6[16]),
        .R(1'b0));
  FDRE \reg_din_reg[305] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [176]),
        .Q(data6[17]),
        .R(1'b0));
  FDRE \reg_din_reg[306] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [177]),
        .Q(data6[18]),
        .R(1'b0));
  FDRE \reg_din_reg[307] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [178]),
        .Q(data6[19]),
        .R(1'b0));
  FDRE \reg_din_reg[308] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [179]),
        .Q(data6[20]),
        .R(1'b0));
  FDRE \reg_din_reg[309] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [180]),
        .Q(data6[21]),
        .R(1'b0));
  FDRE \reg_din_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[30] ),
        .Q(\reg_din_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \reg_din_reg[310] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [181]),
        .Q(data6[22]),
        .R(1'b0));
  FDRE \reg_din_reg[311] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [182]),
        .Q(data6[23]),
        .R(1'b0));
  FDRE \reg_din_reg[312] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [183]),
        .Q(data6[24]),
        .R(1'b0));
  FDRE \reg_din_reg[313] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [184]),
        .Q(data6[25]),
        .R(1'b0));
  FDRE \reg_din_reg[314] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [185]),
        .Q(data6[26]),
        .R(1'b0));
  FDRE \reg_din_reg[315] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [186]),
        .Q(data6[27]),
        .R(1'b0));
  FDRE \reg_din_reg[316] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [187]),
        .Q(data6[28]),
        .R(1'b0));
  FDRE \reg_din_reg[317] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [188]),
        .Q(data6[29]),
        .R(1'b0));
  FDRE \reg_din_reg[318] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [189]),
        .Q(data6[30]),
        .R(1'b0));
  FDRE \reg_din_reg[319] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [190]),
        .Q(data6[31]),
        .R(1'b0));
  FDRE \reg_din_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[31] ),
        .Q(\reg_din_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \reg_din_reg[320] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [191]),
        .Q(data5[0]),
        .R(1'b0));
  FDRE \reg_din_reg[321] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [192]),
        .Q(data5[1]),
        .R(1'b0));
  FDRE \reg_din_reg[322] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [193]),
        .Q(data5[2]),
        .R(1'b0));
  FDRE \reg_din_reg[323] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [194]),
        .Q(data5[3]),
        .R(1'b0));
  FDRE \reg_din_reg[324] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [195]),
        .Q(data5[4]),
        .R(1'b0));
  FDRE \reg_din_reg[325] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [196]),
        .Q(data5[5]),
        .R(1'b0));
  FDRE \reg_din_reg[326] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [197]),
        .Q(data5[6]),
        .R(1'b0));
  FDRE \reg_din_reg[327] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [198]),
        .Q(data5[7]),
        .R(1'b0));
  FDRE \reg_din_reg[328] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [199]),
        .Q(data5[8]),
        .R(1'b0));
  FDRE \reg_din_reg[329] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [200]),
        .Q(data5[9]),
        .R(1'b0));
  FDRE \reg_din_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [7]),
        .Q(data14[0]),
        .R(1'b0));
  FDRE \reg_din_reg[330] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [201]),
        .Q(data5[10]),
        .R(1'b0));
  FDRE \reg_din_reg[331] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [202]),
        .Q(data5[11]),
        .R(1'b0));
  FDRE \reg_din_reg[332] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [203]),
        .Q(data5[12]),
        .R(1'b0));
  FDRE \reg_din_reg[333] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [204]),
        .Q(data5[13]),
        .R(1'b0));
  FDRE \reg_din_reg[334] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [205]),
        .Q(data5[14]),
        .R(1'b0));
  FDRE \reg_din_reg[335] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [206]),
        .Q(data5[15]),
        .R(1'b0));
  FDRE \reg_din_reg[336] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [207]),
        .Q(data5[16]),
        .R(1'b0));
  FDRE \reg_din_reg[337] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [208]),
        .Q(data5[17]),
        .R(1'b0));
  FDRE \reg_din_reg[338] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [209]),
        .Q(data5[18]),
        .R(1'b0));
  FDRE \reg_din_reg[339] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [210]),
        .Q(data5[19]),
        .R(1'b0));
  FDRE \reg_din_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [33]),
        .Q(data14[1]),
        .R(1'b0));
  FDRE \reg_din_reg[340] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [211]),
        .Q(data5[20]),
        .R(1'b0));
  FDRE \reg_din_reg[341] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [212]),
        .Q(data5[21]),
        .R(1'b0));
  FDRE \reg_din_reg[342] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [213]),
        .Q(data5[22]),
        .R(1'b0));
  FDRE \reg_din_reg[343] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [214]),
        .Q(data5[23]),
        .R(1'b0));
  FDRE \reg_din_reg[344] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [215]),
        .Q(data5[24]),
        .R(1'b0));
  FDRE \reg_din_reg[345] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [216]),
        .Q(data5[25]),
        .R(1'b0));
  FDRE \reg_din_reg[346] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [217]),
        .Q(data5[26]),
        .R(1'b0));
  FDRE \reg_din_reg[347] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [218]),
        .Q(data5[27]),
        .R(1'b0));
  FDRE \reg_din_reg[348] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [219]),
        .Q(data5[28]),
        .R(1'b0));
  FDRE \reg_din_reg[349] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [220]),
        .Q(data5[29]),
        .R(1'b0));
  FDRE \reg_din_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [34]),
        .Q(data14[2]),
        .R(1'b0));
  FDRE \reg_din_reg[350] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [221]),
        .Q(data5[30]),
        .R(1'b0));
  FDRE \reg_din_reg[351] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [222]),
        .Q(data5[31]),
        .R(1'b0));
  FDRE \reg_din_reg[352] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(data4[0]),
        .R(1'b0));
  FDRE \reg_din_reg[353] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(data4[1]),
        .R(1'b0));
  FDRE \reg_din_reg[354] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(data4[2]),
        .R(1'b0));
  FDRE \reg_din_reg[355] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(data4[3]),
        .R(1'b0));
  FDRE \reg_din_reg[356] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(data4[4]),
        .R(1'b0));
  FDRE \reg_din_reg[357] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(data4[5]),
        .R(1'b0));
  FDRE \reg_din_reg[358] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(data4[6]),
        .R(1'b0));
  FDRE \reg_din_reg[359] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(data4[7]),
        .R(1'b0));
  FDRE \reg_din_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [35]),
        .Q(data14[3]),
        .R(1'b0));
  FDRE \reg_din_reg[360] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [360]),
        .Q(data4[8]),
        .R(1'b0));
  FDRE \reg_din_reg[361] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [361]),
        .Q(data4[9]),
        .R(1'b0));
  FDRE \reg_din_reg[362] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [362]),
        .Q(data4[10]),
        .R(1'b0));
  FDRE \reg_din_reg[363] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [363]),
        .Q(data4[11]),
        .R(1'b0));
  FDRE \reg_din_reg[364] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [364]),
        .Q(data4[12]),
        .R(1'b0));
  FDRE \reg_din_reg[365] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [365]),
        .Q(data4[13]),
        .R(1'b0));
  FDRE \reg_din_reg[366] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [366]),
        .Q(data4[14]),
        .R(1'b0));
  FDRE \reg_din_reg[367] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [367]),
        .Q(data4[15]),
        .R(1'b0));
  FDRE \reg_din_reg[368] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [368]),
        .Q(data4[16]),
        .R(1'b0));
  FDRE \reg_din_reg[369] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [369]),
        .Q(data4[17]),
        .R(1'b0));
  FDRE \reg_din_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [36]),
        .Q(data14[4]),
        .R(1'b0));
  FDRE \reg_din_reg[370] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [370]),
        .Q(data4[18]),
        .R(1'b0));
  FDRE \reg_din_reg[371] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [371]),
        .Q(data4[19]),
        .R(1'b0));
  FDRE \reg_din_reg[372] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [372]),
        .Q(data4[20]),
        .R(1'b0));
  FDRE \reg_din_reg[373] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [373]),
        .Q(data4[21]),
        .R(1'b0));
  FDRE \reg_din_reg[374] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [374]),
        .Q(data4[22]),
        .R(1'b0));
  FDRE \reg_din_reg[375] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [375]),
        .Q(data4[23]),
        .R(1'b0));
  FDRE \reg_din_reg[376] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [376]),
        .Q(data4[24]),
        .R(1'b0));
  FDRE \reg_din_reg[377] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [377]),
        .Q(data4[25]),
        .R(1'b0));
  FDRE \reg_din_reg[378] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [378]),
        .Q(data4[26]),
        .R(1'b0));
  FDRE \reg_din_reg[379] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [379]),
        .Q(data4[27]),
        .R(1'b0));
  FDRE \reg_din_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [37]),
        .Q(data14[5]),
        .R(1'b0));
  FDRE \reg_din_reg[380] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [380]),
        .Q(data4[28]),
        .R(1'b0));
  FDRE \reg_din_reg[381] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [381]),
        .Q(data4[29]),
        .R(1'b0));
  FDRE \reg_din_reg[382] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [382]),
        .Q(data4[30]),
        .R(1'b0));
  FDRE \reg_din_reg[383] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [383]),
        .Q(data4[31]),
        .R(1'b0));
  FDRE \reg_din_reg[384] 
       (.C(clk),
        .CE(1'b1),
        .D(pmod_o[0]),
        .Q(data3[0]),
        .R(1'b0));
  FDRE \reg_din_reg[385] 
       (.C(clk),
        .CE(1'b1),
        .D(pmod_o[1]),
        .Q(data3[1]),
        .R(1'b0));
  FDRE \reg_din_reg[386] 
       (.C(clk),
        .CE(1'b1),
        .D(pmod_o[2]),
        .Q(data3[2]),
        .R(1'b0));
  FDRE \reg_din_reg[387] 
       (.C(clk),
        .CE(1'b1),
        .D(pmod_o[3]),
        .Q(data3[3]),
        .R(1'b0));
  FDRE \reg_din_reg[388] 
       (.C(clk),
        .CE(1'b1),
        .D(pmod_o[4]),
        .Q(data3[4]),
        .R(1'b0));
  FDRE \reg_din_reg[389] 
       (.C(clk),
        .CE(1'b1),
        .D(pmod_o[5]),
        .Q(data3[5]),
        .R(1'b0));
  FDRE \reg_din_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [38]),
        .Q(data14[6]),
        .R(1'b0));
  FDRE \reg_din_reg[390] 
       (.C(clk),
        .CE(1'b1),
        .D(pmod_o[6]),
        .Q(data3[6]),
        .R(1'b0));
  FDRE \reg_din_reg[391] 
       (.C(clk),
        .CE(1'b1),
        .D(pmod_o[7]),
        .Q(data3[7]),
        .R(1'b0));
  FDRE \reg_din_reg[392] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [392]),
        .Q(data3[8]),
        .R(1'b0));
  FDRE \reg_din_reg[393] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [393]),
        .Q(data3[9]),
        .R(1'b0));
  FDRE \reg_din_reg[394] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [394]),
        .Q(data3[10]),
        .R(1'b0));
  FDRE \reg_din_reg[395] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [395]),
        .Q(data3[11]),
        .R(1'b0));
  FDRE \reg_din_reg[396] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [396]),
        .Q(data3[12]),
        .R(1'b0));
  FDRE \reg_din_reg[397] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [397]),
        .Q(data3[13]),
        .R(1'b0));
  FDRE \reg_din_reg[398] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [398]),
        .Q(data3[14]),
        .R(1'b0));
  FDRE \reg_din_reg[399] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [399]),
        .Q(data3[15]),
        .R(1'b0));
  FDRE \reg_din_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [39]),
        .Q(data14[7]),
        .R(1'b0));
  FDRE \reg_din_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [3]),
        .Q(\reg_din_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_din_reg[400] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [400]),
        .Q(data3[16]),
        .R(1'b0));
  FDRE \reg_din_reg[401] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [401]),
        .Q(data3[17]),
        .R(1'b0));
  FDRE \reg_din_reg[402] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [402]),
        .Q(data3[18]),
        .R(1'b0));
  FDRE \reg_din_reg[403] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [403]),
        .Q(data3[19]),
        .R(1'b0));
  FDRE \reg_din_reg[404] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [404]),
        .Q(data3[20]),
        .R(1'b0));
  FDRE \reg_din_reg[405] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [405]),
        .Q(data3[21]),
        .R(1'b0));
  FDRE \reg_din_reg[406] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [406]),
        .Q(data3[22]),
        .R(1'b0));
  FDRE \reg_din_reg[407] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [407]),
        .Q(data3[23]),
        .R(1'b0));
  FDRE \reg_din_reg[408] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [408]),
        .Q(data3[24]),
        .R(1'b0));
  FDRE \reg_din_reg[409] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [409]),
        .Q(data3[25]),
        .R(1'b0));
  FDRE \reg_din_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [40]),
        .Q(data14[8]),
        .R(1'b0));
  FDRE \reg_din_reg[410] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [410]),
        .Q(data3[26]),
        .R(1'b0));
  FDRE \reg_din_reg[411] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [411]),
        .Q(data3[27]),
        .R(1'b0));
  FDRE \reg_din_reg[412] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [412]),
        .Q(data3[28]),
        .R(1'b0));
  FDRE \reg_din_reg[413] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [413]),
        .Q(data3[29]),
        .R(1'b0));
  FDRE \reg_din_reg[414] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [414]),
        .Q(data3[30]),
        .R(1'b0));
  FDRE \reg_din_reg[415] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [415]),
        .Q(data3[31]),
        .R(1'b0));
  FDRE \reg_din_reg[416] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [0]),
        .Q(data2[0]),
        .R(1'b0));
  FDRE \reg_din_reg[417] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [1]),
        .Q(data2[1]),
        .R(1'b0));
  FDRE \reg_din_reg[418] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [2]),
        .Q(data2[2]),
        .R(1'b0));
  FDRE \reg_din_reg[419] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [3]),
        .Q(data2[3]),
        .R(1'b0));
  FDRE \reg_din_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [41]),
        .Q(data14[9]),
        .R(1'b0));
  FDRE \reg_din_reg[420] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [4]),
        .Q(data2[4]),
        .R(1'b0));
  FDRE \reg_din_reg[421] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [5]),
        .Q(data2[5]),
        .R(1'b0));
  FDRE \reg_din_reg[422] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [6]),
        .Q(data2[6]),
        .R(1'b0));
  FDRE \reg_din_reg[423] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [7]),
        .Q(data2[7]),
        .R(1'b0));
  FDRE \reg_din_reg[424] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [8]),
        .Q(data2[8]),
        .R(1'b0));
  FDRE \reg_din_reg[425] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [9]),
        .Q(data2[9]),
        .R(1'b0));
  FDRE \reg_din_reg[426] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [10]),
        .Q(data2[10]),
        .R(1'b0));
  FDRE \reg_din_reg[427] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [11]),
        .Q(data2[11]),
        .R(1'b0));
  FDRE \reg_din_reg[428] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [12]),
        .Q(data2[12]),
        .R(1'b0));
  FDRE \reg_din_reg[429] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [13]),
        .Q(data2[13]),
        .R(1'b0));
  FDRE \reg_din_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [42]),
        .Q(data14[10]),
        .R(1'b0));
  FDRE \reg_din_reg[430] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [14]),
        .Q(data2[14]),
        .R(1'b0));
  FDRE \reg_din_reg[431] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [15]),
        .Q(data2[15]),
        .R(1'b0));
  FDRE \reg_din_reg[432] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [16]),
        .Q(data2[16]),
        .R(1'b0));
  FDRE \reg_din_reg[433] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [17]),
        .Q(data2[17]),
        .R(1'b0));
  FDRE \reg_din_reg[434] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [18]),
        .Q(data2[18]),
        .R(1'b0));
  FDRE \reg_din_reg[435] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [19]),
        .Q(data2[19]),
        .R(1'b0));
  FDRE \reg_din_reg[436] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [20]),
        .Q(data2[20]),
        .R(1'b0));
  FDRE \reg_din_reg[437] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [21]),
        .Q(data2[21]),
        .R(1'b0));
  FDRE \reg_din_reg[438] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [22]),
        .Q(data2[22]),
        .R(1'b0));
  FDRE \reg_din_reg[439] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [23]),
        .Q(data2[23]),
        .R(1'b0));
  FDRE \reg_din_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [43]),
        .Q(data14[11]),
        .R(1'b0));
  FDRE \reg_din_reg[440] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [24]),
        .Q(data2[24]),
        .R(1'b0));
  FDRE \reg_din_reg[441] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [25]),
        .Q(data2[25]),
        .R(1'b0));
  FDRE \reg_din_reg[442] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [26]),
        .Q(data2[26]),
        .R(1'b0));
  FDRE \reg_din_reg[443] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [27]),
        .Q(data2[27]),
        .R(1'b0));
  FDRE \reg_din_reg[444] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [28]),
        .Q(data2[28]),
        .R(1'b0));
  FDRE \reg_din_reg[445] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [29]),
        .Q(data2[29]),
        .R(1'b0));
  FDRE \reg_din_reg[446] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [30]),
        .Q(data2[30]),
        .R(1'b0));
  FDRE \reg_din_reg[447] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [31]),
        .Q(data2[31]),
        .R(1'b0));
  FDRE \reg_din_reg[448] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [32]),
        .Q(data1[0]),
        .R(1'b0));
  FDRE \reg_din_reg[449] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [33]),
        .Q(data1[1]),
        .R(1'b0));
  FDRE \reg_din_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [44]),
        .Q(data14[12]),
        .R(1'b0));
  FDRE \reg_din_reg[450] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [34]),
        .Q(data1[2]),
        .R(1'b0));
  FDRE \reg_din_reg[451] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [35]),
        .Q(data1[3]),
        .R(1'b0));
  FDRE \reg_din_reg[452] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [36]),
        .Q(data1[4]),
        .R(1'b0));
  FDRE \reg_din_reg[453] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [37]),
        .Q(data1[5]),
        .R(1'b0));
  FDRE \reg_din_reg[454] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [38]),
        .Q(data1[6]),
        .R(1'b0));
  FDRE \reg_din_reg[455] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [39]),
        .Q(data1[7]),
        .R(1'b0));
  FDRE \reg_din_reg[456] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [40]),
        .Q(data1[8]),
        .R(1'b0));
  FDRE \reg_din_reg[457] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [41]),
        .Q(data1[9]),
        .R(1'b0));
  FDRE \reg_din_reg[458] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [42]),
        .Q(data1[10]),
        .R(1'b0));
  FDRE \reg_din_reg[459] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [43]),
        .Q(data1[11]),
        .R(1'b0));
  FDRE \reg_din_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [45]),
        .Q(data14[13]),
        .R(1'b0));
  FDRE \reg_din_reg[460] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [44]),
        .Q(data1[12]),
        .R(1'b0));
  FDRE \reg_din_reg[461] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [45]),
        .Q(data1[13]),
        .R(1'b0));
  FDRE \reg_din_reg[462] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [46]),
        .Q(data1[14]),
        .R(1'b0));
  FDRE \reg_din_reg[463] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [47]),
        .Q(data1[15]),
        .R(1'b0));
  FDRE \reg_din_reg[464] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [48]),
        .Q(data1[16]),
        .R(1'b0));
  FDRE \reg_din_reg[465] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [49]),
        .Q(data1[17]),
        .R(1'b0));
  FDRE \reg_din_reg[466] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [50]),
        .Q(data1[18]),
        .R(1'b0));
  FDRE \reg_din_reg[467] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [51]),
        .Q(data1[19]),
        .R(1'b0));
  FDRE \reg_din_reg[468] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [52]),
        .Q(data1[20]),
        .R(1'b0));
  FDRE \reg_din_reg[469] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [53]),
        .Q(data1[21]),
        .R(1'b0));
  FDRE \reg_din_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [46]),
        .Q(data14[14]),
        .R(1'b0));
  FDRE \reg_din_reg[470] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [54]),
        .Q(data1[22]),
        .R(1'b0));
  FDRE \reg_din_reg[471] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [55]),
        .Q(data1[23]),
        .R(1'b0));
  FDRE \reg_din_reg[472] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [56]),
        .Q(data1[24]),
        .R(1'b0));
  FDRE \reg_din_reg[473] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [57]),
        .Q(data1[25]),
        .R(1'b0));
  FDRE \reg_din_reg[474] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [58]),
        .Q(data1[26]),
        .R(1'b0));
  FDRE \reg_din_reg[475] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [59]),
        .Q(data1[27]),
        .R(1'b0));
  FDRE \reg_din_reg[476] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [60]),
        .Q(data1[28]),
        .R(1'b0));
  FDRE \reg_din_reg[477] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [61]),
        .Q(data1[29]),
        .R(1'b0));
  FDRE \reg_din_reg[478] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [62]),
        .Q(data1[30]),
        .R(1'b0));
  FDRE \reg_din_reg[479] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_din_reg[479]_0 [63]),
        .Q(data1[31]),
        .R(1'b0));
  FDRE \reg_din_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [47]),
        .Q(data14[15]),
        .R(1'b0));
  FDRE \reg_din_reg[480] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [223]),
        .Q(data0[0]),
        .R(1'b0));
  FDRE \reg_din_reg[481] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [224]),
        .Q(data0[1]),
        .R(1'b0));
  FDRE \reg_din_reg[482] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [225]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE \reg_din_reg[483] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [226]),
        .Q(data0[3]),
        .R(1'b0));
  FDRE \reg_din_reg[484] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [484]),
        .Q(data0[4]),
        .R(1'b0));
  FDRE \reg_din_reg[485] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [485]),
        .Q(data0[5]),
        .R(1'b0));
  FDRE \reg_din_reg[486] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [486]),
        .Q(data0[6]),
        .R(1'b0));
  FDRE \reg_din_reg[487] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [487]),
        .Q(data0[7]),
        .R(1'b0));
  FDRE \reg_din_reg[488] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [488]),
        .Q(data0[8]),
        .R(1'b0));
  FDRE \reg_din_reg[489] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [489]),
        .Q(data0[9]),
        .R(1'b0));
  FDRE \reg_din_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [48]),
        .Q(data14[16]),
        .R(1'b0));
  FDRE \reg_din_reg[490] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [490]),
        .Q(data0[10]),
        .R(1'b0));
  FDRE \reg_din_reg[491] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [491]),
        .Q(data0[11]),
        .R(1'b0));
  FDRE \reg_din_reg[492] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [492]),
        .Q(data0[12]),
        .R(1'b0));
  FDRE \reg_din_reg[493] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [493]),
        .Q(data0[13]),
        .R(1'b0));
  FDRE \reg_din_reg[494] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [494]),
        .Q(data0[14]),
        .R(1'b0));
  FDRE \reg_din_reg[495] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [495]),
        .Q(data0[15]),
        .R(1'b0));
  FDRE \reg_din_reg[496] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [496]),
        .Q(data0[16]),
        .R(1'b0));
  FDRE \reg_din_reg[497] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [497]),
        .Q(data0[17]),
        .R(1'b0));
  FDRE \reg_din_reg[498] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [498]),
        .Q(data0[18]),
        .R(1'b0));
  FDRE \reg_din_reg[499] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [499]),
        .Q(data0[19]),
        .R(1'b0));
  FDRE \reg_din_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [49]),
        .Q(data14[17]),
        .R(1'b0));
  FDRE \reg_din_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [4]),
        .Q(\reg_din_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_din_reg[500] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [500]),
        .Q(data0[20]),
        .R(1'b0));
  FDRE \reg_din_reg[501] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [501]),
        .Q(data0[21]),
        .R(1'b0));
  FDRE \reg_din_reg[502] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [502]),
        .Q(data0[22]),
        .R(1'b0));
  FDRE \reg_din_reg[503] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [503]),
        .Q(data0[23]),
        .R(1'b0));
  FDRE \reg_din_reg[504] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [504]),
        .Q(data0[24]),
        .R(1'b0));
  FDRE \reg_din_reg[505] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [505]),
        .Q(data0[25]),
        .R(1'b0));
  FDRE \reg_din_reg[506] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [506]),
        .Q(data0[26]),
        .R(1'b0));
  FDRE \reg_din_reg[507] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [507]),
        .Q(data0[27]),
        .R(1'b0));
  FDRE \reg_din_reg[508] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [508]),
        .Q(data0[28]),
        .R(1'b0));
  FDRE \reg_din_reg[509] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [509]),
        .Q(data0[29]),
        .R(1'b0));
  FDRE \reg_din_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [50]),
        .Q(data14[18]),
        .R(1'b0));
  FDRE \reg_din_reg[510] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [510]),
        .Q(data0[30]),
        .R(1'b0));
  FDRE \reg_din_reg[511] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [511]),
        .Q(data0[31]),
        .R(1'b0));
  FDRE \reg_din_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [51]),
        .Q(data14[19]),
        .R(1'b0));
  FDRE \reg_din_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [52]),
        .Q(data14[20]),
        .R(1'b0));
  FDRE \reg_din_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [53]),
        .Q(data14[21]),
        .R(1'b0));
  FDRE \reg_din_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [54]),
        .Q(data14[22]),
        .R(1'b0));
  FDRE \reg_din_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [55]),
        .Q(data14[23]),
        .R(1'b0));
  FDRE \reg_din_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [56]),
        .Q(data14[24]),
        .R(1'b0));
  FDRE \reg_din_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [57]),
        .Q(data14[25]),
        .R(1'b0));
  FDRE \reg_din_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [58]),
        .Q(data14[26]),
        .R(1'b0));
  FDRE \reg_din_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [59]),
        .Q(data14[27]),
        .R(1'b0));
  FDRE \reg_din_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [5]),
        .Q(\reg_din_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_din_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [60]),
        .Q(data14[28]),
        .R(1'b0));
  FDRE \reg_din_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [61]),
        .Q(data14[29]),
        .R(1'b0));
  FDRE \reg_din_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [62]),
        .Q(data14[30]),
        .R(1'b0));
  FDRE \reg_din_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [63]),
        .Q(data14[31]),
        .R(1'b0));
  FDRE \reg_din_reg[64] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [8]),
        .Q(data13[0]),
        .R(1'b0));
  FDRE \reg_din_reg[65] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [9]),
        .Q(data13[1]),
        .R(1'b0));
  FDRE \reg_din_reg[66] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [10]),
        .Q(data13[2]),
        .R(1'b0));
  FDRE \reg_din_reg[67] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [11]),
        .Q(data13[3]),
        .R(1'b0));
  FDRE \reg_din_reg[68] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [12]),
        .Q(data13[4]),
        .R(1'b0));
  FDRE \reg_din_reg[69] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [13]),
        .Q(data13[5]),
        .R(1'b0));
  FDRE \reg_din_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [6]),
        .Q(\reg_din_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_din_reg[70] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [14]),
        .Q(data13[6]),
        .R(1'b0));
  FDRE \reg_din_reg[71] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [15]),
        .Q(data13[7]),
        .R(1'b0));
  FDRE \reg_din_reg[72] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [16]),
        .Q(data13[8]),
        .R(1'b0));
  FDRE \reg_din_reg[73] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [17]),
        .Q(data13[9]),
        .R(1'b0));
  FDRE \reg_din_reg[74] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [18]),
        .Q(data13[10]),
        .R(1'b0));
  FDRE \reg_din_reg[75] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [19]),
        .Q(data13[11]),
        .R(1'b0));
  FDRE \reg_din_reg[76] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [20]),
        .Q(data13[12]),
        .R(1'b0));
  FDRE \reg_din_reg[77] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [21]),
        .Q(data13[13]),
        .R(1'b0));
  FDRE \reg_din_reg[78] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [22]),
        .Q(data13[14]),
        .R(1'b0));
  FDRE \reg_din_reg[79] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [23]),
        .Q(data13[15]),
        .R(1'b0));
  FDRE \reg_din_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(Addr),
        .Q(\reg_din_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_din_reg[80] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [24]),
        .Q(data13[16]),
        .R(1'b0));
  FDRE \reg_din_reg[81] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [25]),
        .Q(data13[17]),
        .R(1'b0));
  FDRE \reg_din_reg[82] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[82] ),
        .Q(data13[18]),
        .R(1'b0));
  FDRE \reg_din_reg[83] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[83] ),
        .Q(data13[19]),
        .R(1'b0));
  FDRE \reg_din_reg[84] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[84] ),
        .Q(data13[20]),
        .R(1'b0));
  FDRE \reg_din_reg[85] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[85] ),
        .Q(data13[21]),
        .R(1'b0));
  FDRE \reg_din_reg[86] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[86] ),
        .Q(data13[22]),
        .R(1'b0));
  FDRE \reg_din_reg[87] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[87] ),
        .Q(data13[23]),
        .R(1'b0));
  FDRE \reg_din_reg[88] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[88] ),
        .Q(data13[24]),
        .R(1'b0));
  FDRE \reg_din_reg[89] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[89] ),
        .Q(data13[25]),
        .R(1'b0));
  FDRE \reg_din_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[8] ),
        .Q(\reg_din_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_din_reg[90] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[90] ),
        .Q(data13[26]),
        .R(1'b0));
  FDRE \reg_din_reg[91] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[91] ),
        .Q(data13[27]),
        .R(1'b0));
  FDRE \reg_din_reg[92] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[92] ),
        .Q(data13[28]),
        .R(1'b0));
  FDRE \reg_din_reg[93] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[93] ),
        .Q(data13[29]),
        .R(1'b0));
  FDRE \reg_din_reg[94] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[94] ),
        .Q(data13[30]),
        .R(1'b0));
  FDRE \reg_din_reg[95] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[95] ),
        .Q(data13[31]),
        .R(1'b0));
  FDRE \reg_din_reg[96] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [26]),
        .Q(data12[0]),
        .R(1'b0));
  FDRE \reg_din_reg[97] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [27]),
        .Q(data12[1]),
        .R(1'b0));
  FDRE \reg_din_reg[98] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [28]),
        .Q(data12[2]),
        .R(1'b0));
  FDRE \reg_din_reg[99] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg[483]_0 [29]),
        .Q(data12[3]),
        .R(1'b0));
  FDRE \reg_din_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_reg_n_0_[9] ),
        .Q(\reg_din_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \reg_reg[0] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[0]),
        .Q(\reg_reg[483]_0 [0]),
        .R(reset));
  FDRE \reg_reg[100] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[4]),
        .Q(\reg_reg[483]_0 [30]),
        .R(reset));
  FDRE \reg_reg[101] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[5]),
        .Q(\reg_reg[483]_0 [31]),
        .R(reset));
  FDRE \reg_reg[102] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[6]),
        .Q(\reg_reg[483]_0 [32]),
        .R(reset));
  FDRE \reg_reg[103] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[7]),
        .Q(\reg_reg[483]_0 [33]),
        .R(reset));
  FDRE \reg_reg[104] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[8]),
        .Q(\reg_reg[483]_0 [34]),
        .R(reset));
  FDRE \reg_reg[105] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[9]),
        .Q(\reg_reg[483]_0 [35]),
        .R(reset));
  FDRE \reg_reg[106] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[10]),
        .Q(\reg_reg[483]_0 [36]),
        .R(reset));
  FDRE \reg_reg[107] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[11]),
        .Q(\reg_reg[483]_0 [37]),
        .R(reset));
  FDRE \reg_reg[108] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[12]),
        .Q(\reg_reg[483]_0 [38]),
        .R(reset));
  FDRE \reg_reg[109] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[13]),
        .Q(\reg_reg[483]_0 [39]),
        .R(reset));
  FDRE \reg_reg[10] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[10]),
        .Q(\reg_reg_n_0_[10] ),
        .R(reset));
  FDRE \reg_reg[110] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[14]),
        .Q(\reg_reg[483]_0 [40]),
        .R(reset));
  FDRE \reg_reg[111] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[15]),
        .Q(\reg_reg[483]_0 [41]),
        .R(reset));
  FDRE \reg_reg[112] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[16]),
        .Q(\reg_reg[483]_0 [42]),
        .R(reset));
  FDRE \reg_reg[113] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[17]),
        .Q(\reg_reg[483]_0 [43]),
        .R(reset));
  FDRE \reg_reg[114] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[18]),
        .Q(\reg_reg[483]_0 [44]),
        .R(reset));
  FDRE \reg_reg[115] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[19]),
        .Q(\reg_reg[483]_0 [45]),
        .R(reset));
  FDRE \reg_reg[116] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[20]),
        .Q(\reg_reg[483]_0 [46]),
        .R(reset));
  FDRE \reg_reg[117] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[21]),
        .Q(\reg_reg[483]_0 [47]),
        .R(reset));
  FDRE \reg_reg[118] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[22]),
        .Q(\reg_reg[483]_0 [48]),
        .R(reset));
  FDRE \reg_reg[119] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[23]),
        .Q(\reg_reg[483]_0 [49]),
        .R(reset));
  FDRE \reg_reg[11] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[11]),
        .Q(\reg_reg_n_0_[11] ),
        .R(reset));
  FDRE \reg_reg[120] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[24]),
        .Q(\reg_reg[483]_0 [50]),
        .R(reset));
  FDRE \reg_reg[121] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[25]),
        .Q(\reg_reg[483]_0 [51]),
        .R(reset));
  FDRE \reg_reg[122] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[26]),
        .Q(\reg_reg[483]_0 [52]),
        .R(reset));
  FDRE \reg_reg[123] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[27]),
        .Q(\reg_reg[483]_0 [53]),
        .R(reset));
  FDRE \reg_reg[124] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[28]),
        .Q(\reg_reg[483]_0 [54]),
        .R(reset));
  FDRE \reg_reg[125] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[29]),
        .Q(\reg_reg[483]_0 [55]),
        .R(reset));
  FDRE \reg_reg[126] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[30]),
        .Q(\reg_reg[483]_0 [56]),
        .R(reset));
  FDRE \reg_reg[127] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[31]),
        .Q(\reg_reg[483]_0 [57]),
        .R(reset));
  FDRE \reg_reg[128] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[0]),
        .Q(\reg_reg[483]_0 [58]),
        .R(reset));
  FDRE \reg_reg[129] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[1]),
        .Q(\reg_reg[483]_0 [59]),
        .R(reset));
  FDRE \reg_reg[12] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[12]),
        .Q(\reg_reg_n_0_[12] ),
        .R(reset));
  FDRE \reg_reg[130] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[2]),
        .Q(\reg_reg[483]_0 [60]),
        .R(reset));
  FDRE \reg_reg[131] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[3]),
        .Q(\reg_reg[483]_0 [61]),
        .R(reset));
  FDRE \reg_reg[132] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[4]),
        .Q(\reg_reg[483]_0 [62]),
        .R(reset));
  FDRE \reg_reg[133] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[5]),
        .Q(\reg_reg[483]_0 [63]),
        .R(reset));
  FDRE \reg_reg[134] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[6]),
        .Q(\reg_reg[483]_0 [64]),
        .R(reset));
  FDRE \reg_reg[135] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[7]),
        .Q(\reg_reg[483]_0 [65]),
        .R(reset));
  FDRE \reg_reg[136] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[8]),
        .Q(\reg_reg[483]_0 [66]),
        .R(reset));
  FDRE \reg_reg[137] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[9]),
        .Q(\reg_reg[483]_0 [67]),
        .R(reset));
  FDRE \reg_reg[138] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[10]),
        .Q(\reg_reg[483]_0 [68]),
        .R(reset));
  FDRE \reg_reg[139] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[11]),
        .Q(\reg_reg[483]_0 [69]),
        .R(reset));
  FDRE \reg_reg[13] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[13]),
        .Q(\reg_reg_n_0_[13] ),
        .R(reset));
  FDRE \reg_reg[140] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[12]),
        .Q(\reg_reg[483]_0 [70]),
        .R(reset));
  FDRE \reg_reg[141] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[13]),
        .Q(\reg_reg[483]_0 [71]),
        .R(reset));
  FDRE \reg_reg[142] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[14]),
        .Q(\reg_reg[483]_0 [72]),
        .R(reset));
  FDRE \reg_reg[143] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[15]),
        .Q(\reg_reg[483]_0 [73]),
        .R(reset));
  FDRE \reg_reg[144] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[16]),
        .Q(\reg_reg[483]_0 [74]),
        .R(reset));
  FDRE \reg_reg[145] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[17]),
        .Q(\reg_reg[483]_0 [75]),
        .R(reset));
  FDRE \reg_reg[146] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[18]),
        .Q(\reg_reg[483]_0 [76]),
        .R(reset));
  FDRE \reg_reg[147] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[19]),
        .Q(\reg_reg[483]_0 [77]),
        .R(reset));
  FDRE \reg_reg[148] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[20]),
        .Q(\reg_reg[483]_0 [78]),
        .R(reset));
  FDRE \reg_reg[149] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[21]),
        .Q(\reg_reg[483]_0 [79]),
        .R(reset));
  FDRE \reg_reg[14] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[14]),
        .Q(\reg_reg_n_0_[14] ),
        .R(reset));
  FDRE \reg_reg[150] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[22]),
        .Q(\reg_reg[483]_0 [80]),
        .R(reset));
  FDRE \reg_reg[151] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[23]),
        .Q(\reg_reg[483]_0 [81]),
        .R(reset));
  FDRE \reg_reg[152] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[24]),
        .Q(\reg_reg[483]_0 [82]),
        .R(reset));
  FDRE \reg_reg[153] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[25]),
        .Q(\reg_reg[483]_0 [83]),
        .R(reset));
  FDRE \reg_reg[154] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[26]),
        .Q(\reg_reg[483]_0 [84]),
        .R(reset));
  FDRE \reg_reg[155] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[27]),
        .Q(\reg_reg[483]_0 [85]),
        .R(reset));
  FDRE \reg_reg[156] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[28]),
        .Q(\reg_reg[483]_0 [86]),
        .R(reset));
  FDRE \reg_reg[157] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[29]),
        .Q(\reg_reg[483]_0 [87]),
        .R(reset));
  FDRE \reg_reg[158] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[30]),
        .Q(\reg_reg[483]_0 [88]),
        .R(reset));
  FDRE \reg_reg[159] 
       (.C(clk),
        .CE(\reg[159]_i_1_n_0 ),
        .D(sbus_wdata[31]),
        .Q(\reg_reg[483]_0 [89]),
        .R(reset));
  FDRE \reg_reg[15] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[15]),
        .Q(\reg_reg_n_0_[15] ),
        .R(reset));
  FDRE \reg_reg[160] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[0]),
        .Q(\reg_reg[483]_0 [90]),
        .R(reset));
  FDRE \reg_reg[161] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[1]),
        .Q(\reg_reg[483]_0 [91]),
        .R(reset));
  FDRE \reg_reg[162] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[2]),
        .Q(\reg_reg[483]_0 [92]),
        .R(reset));
  FDRE \reg_reg[163] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[3]),
        .Q(\reg_reg[483]_0 [93]),
        .R(reset));
  FDRE \reg_reg[164] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[4]),
        .Q(\reg_reg[483]_0 [94]),
        .R(reset));
  FDRE \reg_reg[165] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[5]),
        .Q(\reg_reg[483]_0 [95]),
        .R(reset));
  FDRE \reg_reg[166] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[6]),
        .Q(\reg_reg[483]_0 [96]),
        .R(reset));
  FDRE \reg_reg[167] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[7]),
        .Q(\reg_reg[483]_0 [97]),
        .R(reset));
  FDRE \reg_reg[168] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[8]),
        .Q(\reg_reg[483]_0 [98]),
        .R(reset));
  FDRE \reg_reg[169] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[9]),
        .Q(\reg_reg[483]_0 [99]),
        .R(reset));
  FDRE \reg_reg[16] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[16]),
        .Q(\reg_reg_n_0_[16] ),
        .R(reset));
  FDRE \reg_reg[170] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[10]),
        .Q(\reg_reg[483]_0 [100]),
        .R(reset));
  FDRE \reg_reg[171] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[11]),
        .Q(\reg_reg[483]_0 [101]),
        .R(reset));
  FDRE \reg_reg[172] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[12]),
        .Q(\reg_reg[483]_0 [102]),
        .R(reset));
  FDRE \reg_reg[173] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[13]),
        .Q(\reg_reg[483]_0 [103]),
        .R(reset));
  FDRE \reg_reg[174] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[14]),
        .Q(\reg_reg[483]_0 [104]),
        .R(reset));
  FDRE \reg_reg[175] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[15]),
        .Q(\reg_reg[483]_0 [105]),
        .R(reset));
  FDRE \reg_reg[176] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[16]),
        .Q(\reg_reg[483]_0 [106]),
        .R(reset));
  FDRE \reg_reg[177] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[17]),
        .Q(\reg_reg[483]_0 [107]),
        .R(reset));
  FDRE \reg_reg[178] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[18]),
        .Q(\reg_reg[483]_0 [108]),
        .R(reset));
  FDRE \reg_reg[179] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[19]),
        .Q(\reg_reg[483]_0 [109]),
        .R(reset));
  FDRE \reg_reg[17] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[17]),
        .Q(\reg_reg_n_0_[17] ),
        .R(reset));
  FDRE \reg_reg[180] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[20]),
        .Q(\reg_reg[483]_0 [110]),
        .R(reset));
  FDRE \reg_reg[181] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[21]),
        .Q(\reg_reg[483]_0 [111]),
        .R(reset));
  FDRE \reg_reg[182] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[22]),
        .Q(\reg_reg[483]_0 [112]),
        .R(reset));
  FDRE \reg_reg[183] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[23]),
        .Q(\reg_reg[483]_0 [113]),
        .R(reset));
  FDRE \reg_reg[184] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[24]),
        .Q(\reg_reg[483]_0 [114]),
        .R(reset));
  FDRE \reg_reg[185] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[25]),
        .Q(\reg_reg[483]_0 [115]),
        .R(reset));
  FDRE \reg_reg[186] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[26]),
        .Q(\reg_reg[483]_0 [116]),
        .R(reset));
  FDRE \reg_reg[187] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[27]),
        .Q(\reg_reg[483]_0 [117]),
        .R(reset));
  FDRE \reg_reg[188] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[28]),
        .Q(\reg_reg[483]_0 [118]),
        .R(reset));
  FDRE \reg_reg[189] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[29]),
        .Q(\reg_reg[483]_0 [119]),
        .R(reset));
  FDRE \reg_reg[18] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[18]),
        .Q(\reg_reg_n_0_[18] ),
        .R(reset));
  FDRE \reg_reg[190] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[30]),
        .Q(\reg_reg[483]_0 [120]),
        .R(reset));
  FDRE \reg_reg[191] 
       (.C(clk),
        .CE(\reg[191]_i_1_n_0 ),
        .D(sbus_wdata[31]),
        .Q(\reg_reg[483]_0 [121]),
        .R(reset));
  FDRE \reg_reg[192] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[0]),
        .Q(\reg_reg_n_0_[192] ),
        .R(reset));
  FDRE \reg_reg[193] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[1]),
        .Q(\reg_reg[483]_0 [122]),
        .R(reset));
  FDRE \reg_reg[194] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[2]),
        .Q(\reg_reg[483]_0 [123]),
        .R(reset));
  FDRE \reg_reg[195] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[3]),
        .Q(\reg_reg[483]_0 [124]),
        .R(reset));
  FDRE \reg_reg[196] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[4]),
        .Q(\reg_reg[483]_0 [125]),
        .R(reset));
  FDRE \reg_reg[197] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[5]),
        .Q(\reg_reg[483]_0 [126]),
        .R(reset));
  FDRE \reg_reg[198] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[6]),
        .Q(\reg_reg[483]_0 [127]),
        .R(reset));
  FDRE \reg_reg[199] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[7]),
        .Q(\reg_reg[483]_0 [128]),
        .R(reset));
  FDRE \reg_reg[19] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[19]),
        .Q(\reg_reg_n_0_[19] ),
        .R(reset));
  FDRE \reg_reg[1] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[1]),
        .Q(\reg_reg[483]_0 [1]),
        .R(reset));
  FDRE \reg_reg[200] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[8]),
        .Q(\reg_reg[483]_0 [129]),
        .R(reset));
  FDRE \reg_reg[201] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[9]),
        .Q(\reg_reg[483]_0 [130]),
        .R(reset));
  FDRE \reg_reg[202] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[10]),
        .Q(\reg_reg[483]_0 [131]),
        .R(reset));
  FDRE \reg_reg[203] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[11]),
        .Q(\reg_reg[483]_0 [132]),
        .R(reset));
  FDRE \reg_reg[204] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[12]),
        .Q(\reg_reg[483]_0 [133]),
        .R(reset));
  FDRE \reg_reg[205] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[13]),
        .Q(\reg_reg[483]_0 [134]),
        .R(reset));
  FDRE \reg_reg[206] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[14]),
        .Q(\reg_reg[483]_0 [135]),
        .R(reset));
  FDRE \reg_reg[207] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[15]),
        .Q(\reg_reg[483]_0 [136]),
        .R(reset));
  FDRE \reg_reg[208] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[16]),
        .Q(\reg_reg[483]_0 [137]),
        .R(reset));
  FDRE \reg_reg[209] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[17]),
        .Q(\reg_reg[483]_0 [138]),
        .R(reset));
  FDRE \reg_reg[20] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[20]),
        .Q(\reg_reg_n_0_[20] ),
        .R(reset));
  FDRE \reg_reg[210] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[18]),
        .Q(\reg_reg[483]_0 [139]),
        .R(reset));
  FDRE \reg_reg[211] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[19]),
        .Q(\reg_reg[483]_0 [140]),
        .R(reset));
  FDRE \reg_reg[212] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[20]),
        .Q(\reg_reg[483]_0 [141]),
        .R(reset));
  FDRE \reg_reg[213] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[21]),
        .Q(\reg_reg_n_0_[213] ),
        .R(reset));
  FDRE \reg_reg[214] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[22]),
        .Q(\reg_reg_n_0_[214] ),
        .R(reset));
  FDRE \reg_reg[215] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[23]),
        .Q(\reg_reg_n_0_[215] ),
        .R(reset));
  FDRE \reg_reg[216] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[24]),
        .Q(\reg_reg_n_0_[216] ),
        .R(reset));
  FDRE \reg_reg[217] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[25]),
        .Q(\reg_reg_n_0_[217] ),
        .R(reset));
  FDRE \reg_reg[218] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[26]),
        .Q(\reg_reg_n_0_[218] ),
        .R(reset));
  FDRE \reg_reg[219] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[27]),
        .Q(\reg_reg_n_0_[219] ),
        .R(reset));
  FDRE \reg_reg[21] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[21]),
        .Q(\reg_reg_n_0_[21] ),
        .R(reset));
  FDRE \reg_reg[220] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[28]),
        .Q(\reg_reg_n_0_[220] ),
        .R(reset));
  FDRE \reg_reg[221] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[29]),
        .Q(\reg_reg_n_0_[221] ),
        .R(reset));
  FDRE \reg_reg[222] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[30]),
        .Q(\reg_reg_n_0_[222] ),
        .R(reset));
  FDRE \reg_reg[223] 
       (.C(clk),
        .CE(\reg[223]_i_1_n_0 ),
        .D(sbus_wdata[31]),
        .Q(\reg_reg_n_0_[223] ),
        .R(reset));
  FDRE \reg_reg[224] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[0]),
        .Q(\reg_reg_n_0_[224] ),
        .R(reset));
  FDRE \reg_reg[225] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[1]),
        .Q(\reg_reg_n_0_[225] ),
        .R(reset));
  FDRE \reg_reg[226] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[2]),
        .Q(\reg_reg_n_0_[226] ),
        .R(reset));
  FDRE \reg_reg[227] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[3]),
        .Q(\reg_reg_n_0_[227] ),
        .R(reset));
  FDRE \reg_reg[228] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[4]),
        .Q(\reg_reg_n_0_[228] ),
        .R(reset));
  FDRE \reg_reg[229] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[5]),
        .Q(\reg_reg_n_0_[229] ),
        .R(reset));
  FDRE \reg_reg[22] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[22]),
        .Q(\reg_reg_n_0_[22] ),
        .R(reset));
  FDRE \reg_reg[230] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[6]),
        .Q(\reg_reg_n_0_[230] ),
        .R(reset));
  FDRE \reg_reg[231] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[7]),
        .Q(\reg_reg_n_0_[231] ),
        .R(reset));
  FDRE \reg_reg[232] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[8]),
        .Q(\reg_reg_n_0_[232] ),
        .R(reset));
  FDRE \reg_reg[233] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[9]),
        .Q(\reg_reg_n_0_[233] ),
        .R(reset));
  FDRE \reg_reg[234] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[10]),
        .Q(\reg_reg_n_0_[234] ),
        .R(reset));
  FDRE \reg_reg[235] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[11]),
        .Q(\reg_reg_n_0_[235] ),
        .R(reset));
  FDRE \reg_reg[236] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[12]),
        .Q(\reg_reg_n_0_[236] ),
        .R(reset));
  FDRE \reg_reg[237] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[13]),
        .Q(\reg_reg_n_0_[237] ),
        .R(reset));
  FDRE \reg_reg[238] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[14]),
        .Q(\reg_reg_n_0_[238] ),
        .R(reset));
  FDRE \reg_reg[239] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[15]),
        .Q(\reg_reg_n_0_[239] ),
        .R(reset));
  FDRE \reg_reg[23] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[23]),
        .Q(\reg_reg_n_0_[23] ),
        .R(reset));
  FDRE \reg_reg[240] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[16]),
        .Q(\reg_reg[483]_0 [142]),
        .R(reset));
  FDRE \reg_reg[241] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[17]),
        .Q(\reg_reg[483]_0 [143]),
        .R(reset));
  FDRE \reg_reg[242] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[18]),
        .Q(\reg_reg[483]_0 [144]),
        .R(reset));
  FDRE \reg_reg[243] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[19]),
        .Q(\reg_reg[483]_0 [145]),
        .R(reset));
  FDRE \reg_reg[244] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[20]),
        .Q(\reg_reg[483]_0 [146]),
        .R(reset));
  FDRE \reg_reg[245] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[21]),
        .Q(\reg_reg[483]_0 [147]),
        .R(reset));
  FDRE \reg_reg[246] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[22]),
        .Q(\reg_reg[483]_0 [148]),
        .R(reset));
  FDRE \reg_reg[247] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[23]),
        .Q(\reg_reg[483]_0 [149]),
        .R(reset));
  FDRE \reg_reg[248] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[24]),
        .Q(\reg_reg[483]_0 [150]),
        .R(reset));
  FDRE \reg_reg[249] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[25]),
        .Q(\reg_reg[483]_0 [151]),
        .R(reset));
  FDRE \reg_reg[24] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[24]),
        .Q(\reg_reg_n_0_[24] ),
        .R(reset));
  FDRE \reg_reg[250] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[26]),
        .Q(\reg_reg[483]_0 [152]),
        .R(reset));
  FDRE \reg_reg[251] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[27]),
        .Q(\reg_reg[483]_0 [153]),
        .R(reset));
  FDRE \reg_reg[252] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[28]),
        .Q(\reg_reg[483]_0 [154]),
        .R(reset));
  FDRE \reg_reg[253] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[29]),
        .Q(\reg_reg[483]_0 [155]),
        .R(reset));
  FDRE \reg_reg[254] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[30]),
        .Q(\reg_reg[483]_0 [156]),
        .R(reset));
  FDRE \reg_reg[255] 
       (.C(clk),
        .CE(\reg[255]_i_1_n_0 ),
        .D(sbus_wdata[31]),
        .Q(\reg_reg[483]_0 [157]),
        .R(reset));
  FDRE \reg_reg[256] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[0]),
        .Q(\reg_reg[483]_0 [158]),
        .R(reset));
  FDRE \reg_reg[257] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[1]),
        .Q(\reg_reg_n_0_[257] ),
        .R(reset));
  FDRE \reg_reg[258] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[2]),
        .Q(\reg_reg_n_0_[258] ),
        .R(reset));
  FDRE \reg_reg[259] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[3]),
        .Q(\reg_reg_n_0_[259] ),
        .R(reset));
  FDRE \reg_reg[25] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[25]),
        .Q(\reg_reg_n_0_[25] ),
        .R(reset));
  FDRE \reg_reg[260] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[4]),
        .Q(\reg_reg_n_0_[260] ),
        .R(reset));
  FDRE \reg_reg[261] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[5]),
        .Q(\reg_reg_n_0_[261] ),
        .R(reset));
  FDRE \reg_reg[262] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[6]),
        .Q(\reg_reg_n_0_[262] ),
        .R(reset));
  FDRE \reg_reg[263] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[7]),
        .Q(\reg_reg_n_0_[263] ),
        .R(reset));
  FDRE \reg_reg[264] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[8]),
        .Q(\reg_reg_n_0_[264] ),
        .R(reset));
  FDRE \reg_reg[265] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[9]),
        .Q(\reg_reg_n_0_[265] ),
        .R(reset));
  FDRE \reg_reg[266] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[10]),
        .Q(\reg_reg_n_0_[266] ),
        .R(reset));
  FDRE \reg_reg[267] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[11]),
        .Q(\reg_reg_n_0_[267] ),
        .R(reset));
  FDRE \reg_reg[268] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[12]),
        .Q(\reg_reg_n_0_[268] ),
        .R(reset));
  FDRE \reg_reg[269] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[13]),
        .Q(\reg_reg_n_0_[269] ),
        .R(reset));
  FDRE \reg_reg[26] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[26]),
        .Q(\reg_reg_n_0_[26] ),
        .R(reset));
  FDRE \reg_reg[270] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[14]),
        .Q(\reg_reg_n_0_[270] ),
        .R(reset));
  FDRE \reg_reg[271] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[15]),
        .Q(\reg_reg_n_0_[271] ),
        .R(reset));
  FDRE \reg_reg[272] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[16]),
        .Q(\reg_reg_n_0_[272] ),
        .R(reset));
  FDRE \reg_reg[273] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[17]),
        .Q(\reg_reg_n_0_[273] ),
        .R(reset));
  FDRE \reg_reg[274] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[18]),
        .Q(\reg_reg_n_0_[274] ),
        .R(reset));
  FDRE \reg_reg[275] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[19]),
        .Q(\reg_reg_n_0_[275] ),
        .R(reset));
  FDRE \reg_reg[276] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[20]),
        .Q(\reg_reg_n_0_[276] ),
        .R(reset));
  FDRE \reg_reg[277] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[21]),
        .Q(\reg_reg_n_0_[277] ),
        .R(reset));
  FDRE \reg_reg[278] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[22]),
        .Q(\reg_reg_n_0_[278] ),
        .R(reset));
  FDRE \reg_reg[279] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[23]),
        .Q(\reg_reg_n_0_[279] ),
        .R(reset));
  FDRE \reg_reg[27] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[27]),
        .Q(\reg_reg_n_0_[27] ),
        .R(reset));
  FDRE \reg_reg[280] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[24]),
        .Q(\reg_reg_n_0_[280] ),
        .R(reset));
  FDRE \reg_reg[281] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[25]),
        .Q(\reg_reg_n_0_[281] ),
        .R(reset));
  FDRE \reg_reg[282] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[26]),
        .Q(\reg_reg_n_0_[282] ),
        .R(reset));
  FDRE \reg_reg[283] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[27]),
        .Q(\reg_reg_n_0_[283] ),
        .R(reset));
  FDRE \reg_reg[284] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[28]),
        .Q(\reg_reg_n_0_[284] ),
        .R(reset));
  FDRE \reg_reg[285] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[29]),
        .Q(\reg_reg_n_0_[285] ),
        .R(reset));
  FDRE \reg_reg[286] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[30]),
        .Q(\reg_reg_n_0_[286] ),
        .R(reset));
  FDRE \reg_reg[287] 
       (.C(clk),
        .CE(\reg[287]_i_1_n_0 ),
        .D(sbus_wdata[31]),
        .Q(\reg_reg_n_0_[287] ),
        .R(reset));
  FDRE \reg_reg[288] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[0]),
        .Q(\reg_reg[483]_0 [159]),
        .R(reset));
  FDRE \reg_reg[289] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[1]),
        .Q(\reg_reg[483]_0 [160]),
        .R(reset));
  FDRE \reg_reg[28] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[28]),
        .Q(\reg_reg_n_0_[28] ),
        .R(reset));
  FDRE \reg_reg[290] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[2]),
        .Q(\reg_reg[483]_0 [161]),
        .R(reset));
  FDRE \reg_reg[291] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[3]),
        .Q(\reg_reg[483]_0 [162]),
        .R(reset));
  FDRE \reg_reg[292] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[4]),
        .Q(\reg_reg[483]_0 [163]),
        .R(reset));
  FDRE \reg_reg[293] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[5]),
        .Q(\reg_reg[483]_0 [164]),
        .R(reset));
  FDRE \reg_reg[294] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[6]),
        .Q(\reg_reg[483]_0 [165]),
        .R(reset));
  FDRE \reg_reg[295] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[7]),
        .Q(\reg_reg[483]_0 [166]),
        .R(reset));
  FDRE \reg_reg[296] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[8]),
        .Q(\reg_reg[483]_0 [167]),
        .R(reset));
  FDRE \reg_reg[297] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[9]),
        .Q(\reg_reg[483]_0 [168]),
        .R(reset));
  FDRE \reg_reg[298] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[10]),
        .Q(\reg_reg[483]_0 [169]),
        .R(reset));
  FDRE \reg_reg[299] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[11]),
        .Q(\reg_reg[483]_0 [170]),
        .R(reset));
  FDRE \reg_reg[29] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[29]),
        .Q(\reg_reg_n_0_[29] ),
        .R(reset));
  FDRE \reg_reg[2] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[2]),
        .Q(\reg_reg[483]_0 [2]),
        .R(reset));
  FDRE \reg_reg[300] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[12]),
        .Q(\reg_reg[483]_0 [171]),
        .R(reset));
  FDRE \reg_reg[301] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[13]),
        .Q(\reg_reg[483]_0 [172]),
        .R(reset));
  FDRE \reg_reg[302] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[14]),
        .Q(\reg_reg[483]_0 [173]),
        .R(reset));
  FDRE \reg_reg[303] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[15]),
        .Q(\reg_reg[483]_0 [174]),
        .R(reset));
  FDRE \reg_reg[304] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[16]),
        .Q(\reg_reg[483]_0 [175]),
        .R(reset));
  FDRE \reg_reg[305] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[17]),
        .Q(\reg_reg[483]_0 [176]),
        .R(reset));
  FDRE \reg_reg[306] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[18]),
        .Q(\reg_reg[483]_0 [177]),
        .R(reset));
  FDRE \reg_reg[307] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[19]),
        .Q(\reg_reg[483]_0 [178]),
        .R(reset));
  FDRE \reg_reg[308] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[20]),
        .Q(\reg_reg[483]_0 [179]),
        .R(reset));
  FDRE \reg_reg[309] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[21]),
        .Q(\reg_reg[483]_0 [180]),
        .R(reset));
  FDRE \reg_reg[30] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[30]),
        .Q(\reg_reg_n_0_[30] ),
        .R(reset));
  FDRE \reg_reg[310] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[22]),
        .Q(\reg_reg[483]_0 [181]),
        .R(reset));
  FDRE \reg_reg[311] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[23]),
        .Q(\reg_reg[483]_0 [182]),
        .R(reset));
  FDRE \reg_reg[312] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[24]),
        .Q(\reg_reg[483]_0 [183]),
        .R(reset));
  FDRE \reg_reg[313] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[25]),
        .Q(\reg_reg[483]_0 [184]),
        .R(reset));
  FDRE \reg_reg[314] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[26]),
        .Q(\reg_reg[483]_0 [185]),
        .R(reset));
  FDRE \reg_reg[315] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[27]),
        .Q(\reg_reg[483]_0 [186]),
        .R(reset));
  FDRE \reg_reg[316] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[28]),
        .Q(\reg_reg[483]_0 [187]),
        .R(reset));
  FDRE \reg_reg[317] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[29]),
        .Q(\reg_reg[483]_0 [188]),
        .R(reset));
  FDRE \reg_reg[318] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[30]),
        .Q(\reg_reg[483]_0 [189]),
        .R(reset));
  FDRE \reg_reg[319] 
       (.C(clk),
        .CE(\reg[319]_i_1_n_0 ),
        .D(sbus_wdata[31]),
        .Q(\reg_reg[483]_0 [190]),
        .R(reset));
  FDRE \reg_reg[31] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[31]),
        .Q(\reg_reg_n_0_[31] ),
        .R(reset));
  FDRE \reg_reg[320] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[0]),
        .Q(\reg_reg[483]_0 [191]),
        .R(reset));
  FDRE \reg_reg[321] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[1]),
        .Q(\reg_reg[483]_0 [192]),
        .R(reset));
  FDRE \reg_reg[322] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[2]),
        .Q(\reg_reg[483]_0 [193]),
        .R(reset));
  FDRE \reg_reg[323] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[3]),
        .Q(\reg_reg[483]_0 [194]),
        .R(reset));
  FDRE \reg_reg[324] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[4]),
        .Q(\reg_reg[483]_0 [195]),
        .R(reset));
  FDRE \reg_reg[325] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[5]),
        .Q(\reg_reg[483]_0 [196]),
        .R(reset));
  FDRE \reg_reg[326] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[6]),
        .Q(\reg_reg[483]_0 [197]),
        .R(reset));
  FDRE \reg_reg[327] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[7]),
        .Q(\reg_reg[483]_0 [198]),
        .R(reset));
  FDRE \reg_reg[328] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[8]),
        .Q(\reg_reg[483]_0 [199]),
        .R(reset));
  FDRE \reg_reg[329] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[9]),
        .Q(\reg_reg[483]_0 [200]),
        .R(reset));
  FDRE \reg_reg[32] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[0]),
        .Q(\reg_reg[483]_0 [7]),
        .R(reset));
  FDRE \reg_reg[330] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[10]),
        .Q(\reg_reg[483]_0 [201]),
        .R(reset));
  FDRE \reg_reg[331] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[11]),
        .Q(\reg_reg[483]_0 [202]),
        .R(reset));
  FDRE \reg_reg[332] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[12]),
        .Q(\reg_reg[483]_0 [203]),
        .R(reset));
  FDRE \reg_reg[333] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[13]),
        .Q(\reg_reg[483]_0 [204]),
        .R(reset));
  FDRE \reg_reg[334] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[14]),
        .Q(\reg_reg[483]_0 [205]),
        .R(reset));
  FDRE \reg_reg[335] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[15]),
        .Q(\reg_reg[483]_0 [206]),
        .R(reset));
  FDRE \reg_reg[336] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[16]),
        .Q(\reg_reg[483]_0 [207]),
        .R(reset));
  FDRE \reg_reg[337] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[17]),
        .Q(\reg_reg[483]_0 [208]),
        .R(reset));
  FDRE \reg_reg[338] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[18]),
        .Q(\reg_reg[483]_0 [209]),
        .R(reset));
  FDRE \reg_reg[339] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[19]),
        .Q(\reg_reg[483]_0 [210]),
        .R(reset));
  FDRE \reg_reg[33] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[1]),
        .Q(\reg [33]),
        .R(reset));
  FDRE \reg_reg[340] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[20]),
        .Q(\reg_reg[483]_0 [211]),
        .R(reset));
  FDRE \reg_reg[341] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[21]),
        .Q(\reg_reg[483]_0 [212]),
        .R(reset));
  FDRE \reg_reg[342] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[22]),
        .Q(\reg_reg[483]_0 [213]),
        .R(reset));
  FDRE \reg_reg[343] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[23]),
        .Q(\reg_reg[483]_0 [214]),
        .R(reset));
  FDRE \reg_reg[344] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[24]),
        .Q(\reg_reg[483]_0 [215]),
        .R(reset));
  FDRE \reg_reg[345] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[25]),
        .Q(\reg_reg[483]_0 [216]),
        .R(reset));
  FDRE \reg_reg[346] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[26]),
        .Q(\reg_reg[483]_0 [217]),
        .R(reset));
  FDRE \reg_reg[347] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[27]),
        .Q(\reg_reg[483]_0 [218]),
        .R(reset));
  FDRE \reg_reg[348] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[28]),
        .Q(\reg_reg[483]_0 [219]),
        .R(reset));
  FDRE \reg_reg[349] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[29]),
        .Q(\reg_reg[483]_0 [220]),
        .R(reset));
  FDRE \reg_reg[34] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[2]),
        .Q(\reg [34]),
        .R(reset));
  FDRE \reg_reg[350] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[30]),
        .Q(\reg_reg[483]_0 [221]),
        .R(reset));
  FDRE \reg_reg[351] 
       (.C(clk),
        .CE(\reg[351]_i_1_n_0 ),
        .D(sbus_wdata[31]),
        .Q(\reg_reg[483]_0 [222]),
        .R(reset));
  FDRE \reg_reg[35] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[3]),
        .Q(\reg [35]),
        .R(reset));
  FDRE \reg_reg[360] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[8]),
        .Q(\reg [360]),
        .R(reset));
  FDRE \reg_reg[361] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[9]),
        .Q(\reg [361]),
        .R(reset));
  FDRE \reg_reg[362] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[10]),
        .Q(\reg [362]),
        .R(reset));
  FDRE \reg_reg[363] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[11]),
        .Q(\reg [363]),
        .R(reset));
  FDRE \reg_reg[364] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[12]),
        .Q(\reg [364]),
        .R(reset));
  FDRE \reg_reg[365] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[13]),
        .Q(\reg [365]),
        .R(reset));
  FDRE \reg_reg[366] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[14]),
        .Q(\reg [366]),
        .R(reset));
  FDRE \reg_reg[367] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[15]),
        .Q(\reg [367]),
        .R(reset));
  FDRE \reg_reg[368] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[16]),
        .Q(\reg [368]),
        .R(reset));
  FDRE \reg_reg[369] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[17]),
        .Q(\reg [369]),
        .R(reset));
  FDRE \reg_reg[36] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[4]),
        .Q(\reg [36]),
        .R(reset));
  FDRE \reg_reg[370] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[18]),
        .Q(\reg [370]),
        .R(reset));
  FDRE \reg_reg[371] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[19]),
        .Q(\reg [371]),
        .R(reset));
  FDRE \reg_reg[372] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[20]),
        .Q(\reg [372]),
        .R(reset));
  FDRE \reg_reg[373] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[21]),
        .Q(\reg [373]),
        .R(reset));
  FDRE \reg_reg[374] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[22]),
        .Q(\reg [374]),
        .R(reset));
  FDRE \reg_reg[375] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[23]),
        .Q(\reg [375]),
        .R(reset));
  FDRE \reg_reg[376] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[24]),
        .Q(\reg [376]),
        .R(reset));
  FDRE \reg_reg[377] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[25]),
        .Q(\reg [377]),
        .R(reset));
  FDRE \reg_reg[378] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[26]),
        .Q(\reg [378]),
        .R(reset));
  FDRE \reg_reg[379] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[27]),
        .Q(\reg [379]),
        .R(reset));
  FDRE \reg_reg[37] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[5]),
        .Q(\reg [37]),
        .R(reset));
  FDRE \reg_reg[380] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[28]),
        .Q(\reg [380]),
        .R(reset));
  FDRE \reg_reg[381] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[29]),
        .Q(\reg [381]),
        .R(reset));
  FDRE \reg_reg[382] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[30]),
        .Q(\reg [382]),
        .R(reset));
  FDRE \reg_reg[383] 
       (.C(clk),
        .CE(\reg[383]_i_1_n_0 ),
        .D(sbus_wdata[31]),
        .Q(\reg [383]),
        .R(reset));
  FDRE \reg_reg[384] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[0]),
        .Q(pmod_o[0]),
        .R(reset));
  FDRE \reg_reg[385] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[1]),
        .Q(pmod_o[1]),
        .R(reset));
  FDRE \reg_reg[386] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[2]),
        .Q(pmod_o[2]),
        .R(reset));
  FDRE \reg_reg[387] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[3]),
        .Q(pmod_o[3]),
        .R(reset));
  FDRE \reg_reg[388] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[4]),
        .Q(pmod_o[4]),
        .R(reset));
  FDRE \reg_reg[389] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[5]),
        .Q(pmod_o[5]),
        .R(reset));
  FDRE \reg_reg[38] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[6]),
        .Q(\reg [38]),
        .R(reset));
  FDRE \reg_reg[390] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[6]),
        .Q(pmod_o[6]),
        .R(reset));
  FDRE \reg_reg[391] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[7]),
        .Q(pmod_o[7]),
        .R(reset));
  FDRE \reg_reg[392] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[8]),
        .Q(\reg [392]),
        .R(reset));
  FDRE \reg_reg[393] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[9]),
        .Q(\reg [393]),
        .R(reset));
  FDRE \reg_reg[394] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[10]),
        .Q(\reg [394]),
        .R(reset));
  FDRE \reg_reg[395] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[11]),
        .Q(\reg [395]),
        .R(reset));
  FDRE \reg_reg[396] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[12]),
        .Q(\reg [396]),
        .R(reset));
  FDRE \reg_reg[397] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[13]),
        .Q(\reg [397]),
        .R(reset));
  FDRE \reg_reg[398] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[14]),
        .Q(\reg [398]),
        .R(reset));
  FDRE \reg_reg[399] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[15]),
        .Q(\reg [399]),
        .R(reset));
  FDRE \reg_reg[39] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[7]),
        .Q(\reg [39]),
        .R(reset));
  FDRE \reg_reg[3] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[3]),
        .Q(\reg_reg[483]_0 [3]),
        .R(reset));
  FDRE \reg_reg[400] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[16]),
        .Q(\reg [400]),
        .R(reset));
  FDRE \reg_reg[401] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[17]),
        .Q(\reg [401]),
        .R(reset));
  FDRE \reg_reg[402] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[18]),
        .Q(\reg [402]),
        .R(reset));
  FDRE \reg_reg[403] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[19]),
        .Q(\reg [403]),
        .R(reset));
  FDRE \reg_reg[404] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[20]),
        .Q(\reg [404]),
        .R(reset));
  FDRE \reg_reg[405] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[21]),
        .Q(\reg [405]),
        .R(reset));
  FDRE \reg_reg[406] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[22]),
        .Q(\reg [406]),
        .R(reset));
  FDRE \reg_reg[407] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[23]),
        .Q(\reg [407]),
        .R(reset));
  FDRE \reg_reg[408] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[24]),
        .Q(\reg [408]),
        .R(reset));
  FDRE \reg_reg[409] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[25]),
        .Q(\reg [409]),
        .R(reset));
  FDRE \reg_reg[40] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[8]),
        .Q(\reg [40]),
        .R(reset));
  FDRE \reg_reg[410] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[26]),
        .Q(\reg [410]),
        .R(reset));
  FDRE \reg_reg[411] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[27]),
        .Q(\reg [411]),
        .R(reset));
  FDRE \reg_reg[412] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[28]),
        .Q(\reg [412]),
        .R(reset));
  FDRE \reg_reg[413] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[29]),
        .Q(\reg [413]),
        .R(reset));
  FDRE \reg_reg[414] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[30]),
        .Q(\reg [414]),
        .R(reset));
  FDRE \reg_reg[415] 
       (.C(clk),
        .CE(\reg[415]_i_1_n_0 ),
        .D(sbus_wdata[31]),
        .Q(\reg [415]),
        .R(reset));
  FDRE \reg_reg[41] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[9]),
        .Q(\reg [41]),
        .R(reset));
  FDRE \reg_reg[42] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[10]),
        .Q(\reg [42]),
        .R(reset));
  FDRE \reg_reg[43] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[11]),
        .Q(\reg [43]),
        .R(reset));
  FDRE \reg_reg[44] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[12]),
        .Q(\reg [44]),
        .R(reset));
  FDRE \reg_reg[45] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[13]),
        .Q(\reg [45]),
        .R(reset));
  FDRE \reg_reg[46] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[14]),
        .Q(\reg [46]),
        .R(reset));
  FDRE \reg_reg[47] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[15]),
        .Q(\reg [47]),
        .R(reset));
  FDRE \reg_reg[480] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[0]),
        .Q(\reg_reg[483]_0 [223]),
        .R(reset));
  FDSE \reg_reg[481] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[1]),
        .Q(\reg_reg[483]_0 [224]),
        .S(reset));
  FDSE \reg_reg[482] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[2]),
        .Q(\reg_reg[483]_0 [225]),
        .S(reset));
  FDRE \reg_reg[483] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[3]),
        .Q(\reg_reg[483]_0 [226]),
        .R(reset));
  FDRE \reg_reg[484] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[4]),
        .Q(\reg [484]),
        .R(reset));
  FDRE \reg_reg[485] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[5]),
        .Q(\reg [485]),
        .R(reset));
  FDRE \reg_reg[486] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[6]),
        .Q(\reg [486]),
        .R(reset));
  FDRE \reg_reg[487] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[7]),
        .Q(\reg [487]),
        .R(reset));
  FDRE \reg_reg[488] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[8]),
        .Q(\reg [488]),
        .R(reset));
  FDRE \reg_reg[489] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[9]),
        .Q(\reg [489]),
        .R(reset));
  FDRE \reg_reg[48] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[16]),
        .Q(\reg [48]),
        .R(reset));
  FDRE \reg_reg[490] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[10]),
        .Q(\reg [490]),
        .R(reset));
  FDRE \reg_reg[491] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[11]),
        .Q(\reg [491]),
        .R(reset));
  FDRE \reg_reg[492] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[12]),
        .Q(\reg [492]),
        .R(reset));
  FDRE \reg_reg[493] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[13]),
        .Q(\reg [493]),
        .R(reset));
  FDRE \reg_reg[494] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[14]),
        .Q(\reg [494]),
        .R(reset));
  FDRE \reg_reg[495] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[15]),
        .Q(\reg [495]),
        .R(reset));
  FDRE \reg_reg[496] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[16]),
        .Q(\reg [496]),
        .R(reset));
  FDRE \reg_reg[497] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[17]),
        .Q(\reg [497]),
        .R(reset));
  FDRE \reg_reg[498] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[18]),
        .Q(\reg [498]),
        .R(reset));
  FDRE \reg_reg[499] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[19]),
        .Q(\reg [499]),
        .R(reset));
  FDRE \reg_reg[49] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[17]),
        .Q(\reg [49]),
        .R(reset));
  FDRE \reg_reg[4] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[4]),
        .Q(\reg_reg[483]_0 [4]),
        .R(reset));
  FDRE \reg_reg[500] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[20]),
        .Q(\reg [500]),
        .R(reset));
  FDRE \reg_reg[501] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[21]),
        .Q(\reg [501]),
        .R(reset));
  FDRE \reg_reg[502] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[22]),
        .Q(\reg [502]),
        .R(reset));
  FDRE \reg_reg[503] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[23]),
        .Q(\reg [503]),
        .R(reset));
  FDRE \reg_reg[504] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[24]),
        .Q(\reg [504]),
        .R(reset));
  FDRE \reg_reg[505] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[25]),
        .Q(\reg [505]),
        .R(reset));
  FDRE \reg_reg[506] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[26]),
        .Q(\reg [506]),
        .R(reset));
  FDRE \reg_reg[507] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[27]),
        .Q(\reg [507]),
        .R(reset));
  FDRE \reg_reg[508] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[28]),
        .Q(\reg [508]),
        .R(reset));
  FDRE \reg_reg[509] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[29]),
        .Q(\reg [509]),
        .R(reset));
  FDRE \reg_reg[50] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[18]),
        .Q(\reg [50]),
        .R(reset));
  FDRE \reg_reg[510] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[30]),
        .Q(\reg [510]),
        .R(reset));
  FDRE \reg_reg[511] 
       (.C(clk),
        .CE(\reg[483]_i_1_n_0 ),
        .D(sbus_wdata[31]),
        .Q(\reg [511]),
        .R(reset));
  FDRE \reg_reg[51] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[19]),
        .Q(\reg [51]),
        .R(reset));
  FDRE \reg_reg[52] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[20]),
        .Q(\reg [52]),
        .R(reset));
  FDRE \reg_reg[53] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[21]),
        .Q(\reg [53]),
        .R(reset));
  FDRE \reg_reg[54] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[22]),
        .Q(\reg [54]),
        .R(reset));
  FDRE \reg_reg[55] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[23]),
        .Q(\reg [55]),
        .R(reset));
  FDRE \reg_reg[56] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[24]),
        .Q(\reg [56]),
        .R(reset));
  FDRE \reg_reg[57] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[25]),
        .Q(\reg [57]),
        .R(reset));
  FDRE \reg_reg[58] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[26]),
        .Q(\reg [58]),
        .R(reset));
  FDRE \reg_reg[59] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[27]),
        .Q(\reg [59]),
        .R(reset));
  FDRE \reg_reg[5] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[5]),
        .Q(\reg_reg[483]_0 [5]),
        .R(reset));
  FDRE \reg_reg[60] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[28]),
        .Q(\reg [60]),
        .R(reset));
  FDRE \reg_reg[61] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[29]),
        .Q(\reg [61]),
        .R(reset));
  FDRE \reg_reg[62] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[30]),
        .Q(\reg [62]),
        .R(reset));
  FDRE \reg_reg[63] 
       (.C(clk),
        .CE(\reg[63]_i_1_n_0 ),
        .D(sbus_wdata[31]),
        .Q(\reg [63]),
        .R(reset));
  FDRE \reg_reg[64] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[0]),
        .Q(\reg_reg[483]_0 [8]),
        .R(reset));
  FDRE \reg_reg[65] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[1]),
        .Q(\reg_reg[483]_0 [9]),
        .R(reset));
  FDRE \reg_reg[66] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[2]),
        .Q(\reg_reg[483]_0 [10]),
        .R(reset));
  FDRE \reg_reg[67] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[3]),
        .Q(\reg_reg[483]_0 [11]),
        .R(reset));
  FDRE \reg_reg[68] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[4]),
        .Q(\reg_reg[483]_0 [12]),
        .R(reset));
  FDRE \reg_reg[69] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[5]),
        .Q(\reg_reg[483]_0 [13]),
        .R(reset));
  FDRE \reg_reg[6] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[6]),
        .Q(\reg_reg[483]_0 [6]),
        .R(reset));
  FDRE \reg_reg[70] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[6]),
        .Q(\reg_reg[483]_0 [14]),
        .R(reset));
  FDRE \reg_reg[71] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[7]),
        .Q(\reg_reg[483]_0 [15]),
        .R(reset));
  FDRE \reg_reg[72] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[8]),
        .Q(\reg_reg[483]_0 [16]),
        .R(reset));
  FDRE \reg_reg[73] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[9]),
        .Q(\reg_reg[483]_0 [17]),
        .R(reset));
  FDRE \reg_reg[74] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[10]),
        .Q(\reg_reg[483]_0 [18]),
        .R(reset));
  FDRE \reg_reg[75] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[11]),
        .Q(\reg_reg[483]_0 [19]),
        .R(reset));
  FDRE \reg_reg[76] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[12]),
        .Q(\reg_reg[483]_0 [20]),
        .R(reset));
  FDRE \reg_reg[77] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[13]),
        .Q(\reg_reg[483]_0 [21]),
        .R(reset));
  FDRE \reg_reg[78] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[14]),
        .Q(\reg_reg[483]_0 [22]),
        .R(reset));
  FDRE \reg_reg[79] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[15]),
        .Q(\reg_reg[483]_0 [23]),
        .R(reset));
  FDRE \reg_reg[7] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[7]),
        .Q(Addr),
        .R(reset));
  FDRE \reg_reg[80] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[16]),
        .Q(\reg_reg[483]_0 [24]),
        .R(reset));
  FDRE \reg_reg[81] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[17]),
        .Q(\reg_reg[483]_0 [25]),
        .R(reset));
  FDRE \reg_reg[82] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[18]),
        .Q(\reg_reg_n_0_[82] ),
        .R(reset));
  FDRE \reg_reg[83] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[19]),
        .Q(\reg_reg_n_0_[83] ),
        .R(reset));
  FDRE \reg_reg[84] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[20]),
        .Q(\reg_reg_n_0_[84] ),
        .R(reset));
  FDRE \reg_reg[85] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[21]),
        .Q(\reg_reg_n_0_[85] ),
        .R(reset));
  FDRE \reg_reg[86] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[22]),
        .Q(\reg_reg_n_0_[86] ),
        .R(reset));
  FDRE \reg_reg[87] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[23]),
        .Q(\reg_reg_n_0_[87] ),
        .R(reset));
  FDRE \reg_reg[88] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[24]),
        .Q(\reg_reg_n_0_[88] ),
        .R(reset));
  FDRE \reg_reg[89] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[25]),
        .Q(\reg_reg_n_0_[89] ),
        .R(reset));
  FDRE \reg_reg[8] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[8]),
        .Q(\reg_reg_n_0_[8] ),
        .R(reset));
  FDRE \reg_reg[90] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[26]),
        .Q(\reg_reg_n_0_[90] ),
        .R(reset));
  FDRE \reg_reg[91] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[27]),
        .Q(\reg_reg_n_0_[91] ),
        .R(reset));
  FDRE \reg_reg[92] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[28]),
        .Q(\reg_reg_n_0_[92] ),
        .R(reset));
  FDRE \reg_reg[93] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[29]),
        .Q(\reg_reg_n_0_[93] ),
        .R(reset));
  FDRE \reg_reg[94] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[30]),
        .Q(\reg_reg_n_0_[94] ),
        .R(reset));
  FDRE \reg_reg[95] 
       (.C(clk),
        .CE(\reg[95]_i_1_n_0 ),
        .D(sbus_wdata[31]),
        .Q(\reg_reg_n_0_[95] ),
        .R(reset));
  FDRE \reg_reg[96] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[0]),
        .Q(\reg_reg[483]_0 [26]),
        .R(reset));
  FDRE \reg_reg[97] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[1]),
        .Q(\reg_reg[483]_0 [27]),
        .R(reset));
  FDRE \reg_reg[98] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[2]),
        .Q(\reg_reg[483]_0 [28]),
        .R(reset));
  FDRE \reg_reg[99] 
       (.C(clk),
        .CE(\reg[127]_i_1_n_0 ),
        .D(sbus_wdata[3]),
        .Q(\reg_reg[483]_0 [29]),
        .R(reset));
  FDRE \reg_reg[9] 
       (.C(clk),
        .CE(\reg[31]_i_1_n_0 ),
        .D(sbus_wdata[9]),
        .Q(\reg_reg_n_0_[9] ),
        .R(reset));
  LUT3 #(
    .INIT(8'hE0)) 
    sbus_ack_i_1
       (.I0(sbus_rd),
        .I1(sbus_we),
        .I2(sbus_ack_i_2_n_0),
        .O(sbus_ack0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sbus_ack_i_2
       (.I0(sbus_ack_i_3_n_0),
        .I1(sbus_addr[7]),
        .I2(sbus_addr[6]),
        .I3(sbus_addr[5]),
        .I4(sbus_addr[4]),
        .I5(sbus_ack_i_4_n_0),
        .O(sbus_ack_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    sbus_ack_i_3
       (.I0(sbus_addr[11]),
        .I1(sbus_addr[10]),
        .I2(sbus_addr[9]),
        .I3(sbus_addr[8]),
        .O(sbus_ack_i_3_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    sbus_ack_i_4
       (.I0(sbus_addr[15]),
        .I1(sbus_addr[14]),
        .I2(sbus_addr[13]),
        .I3(sbus_addr[12]),
        .O(sbus_ack_i_4_n_0));
  FDRE sbus_ack_reg
       (.C(clk),
        .CE(1'b1),
        .D(sbus_ack0),
        .Q(sbus_ack),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[0]_i_1 
       (.I0(\sbus_rdata[0]_i_2_n_0 ),
        .I1(\sbus_rdata[0]_i_3_n_0 ),
        .I2(\sbus_rdata[0]_i_4_n_0 ),
        .I3(\sbus_rdata[0]_i_5_n_0 ),
        .I4(\sbus_rdata[0]_i_6_n_0 ),
        .I5(\sbus_rdata[0]_i_7_n_0 ),
        .O(\sbus_rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[0]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[0]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[0]),
        .I4(data4[0]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[0]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[0]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[0]),
        .I4(data7[0]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[0]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[0] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[0]),
        .I4(data13[0]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[0]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[0]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[0]),
        .I4(data10[0]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[0]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[0]),
        .O(\sbus_rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[0]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[0]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[0]),
        .I4(data1[0]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[10]_i_1 
       (.I0(\sbus_rdata[10]_i_2_n_0 ),
        .I1(\sbus_rdata[10]_i_3_n_0 ),
        .I2(\sbus_rdata[10]_i_4_n_0 ),
        .I3(\sbus_rdata[10]_i_5_n_0 ),
        .I4(\sbus_rdata[10]_i_6_n_0 ),
        .I5(\sbus_rdata[10]_i_7_n_0 ),
        .O(\sbus_rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[10]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[10]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[10]),
        .I4(data4[10]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[10]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[10]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[10]),
        .I4(data7[10]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[10]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[10] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[10]),
        .I4(data13[10]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[10]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[10]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[10]),
        .I4(data10[10]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[10]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[10]),
        .O(\sbus_rdata[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[10]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[10]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[10]),
        .I4(data1[10]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[11]_i_1 
       (.I0(\sbus_rdata[11]_i_2_n_0 ),
        .I1(\sbus_rdata[11]_i_3_n_0 ),
        .I2(\sbus_rdata[11]_i_4_n_0 ),
        .I3(\sbus_rdata[11]_i_5_n_0 ),
        .I4(\sbus_rdata[11]_i_6_n_0 ),
        .I5(\sbus_rdata[11]_i_7_n_0 ),
        .O(\sbus_rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[11]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[11]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[11]),
        .I4(data4[11]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[11]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[11]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[11]),
        .I4(data7[11]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[11]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[11] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[11]),
        .I4(data13[11]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[11]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[11]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[11]),
        .I4(data10[11]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[11]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[11]),
        .O(\sbus_rdata[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[11]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[11]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[11]),
        .I4(data1[11]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[12]_i_1 
       (.I0(\sbus_rdata[12]_i_2_n_0 ),
        .I1(\sbus_rdata[12]_i_3_n_0 ),
        .I2(\sbus_rdata[12]_i_4_n_0 ),
        .I3(\sbus_rdata[12]_i_5_n_0 ),
        .I4(\sbus_rdata[12]_i_6_n_0 ),
        .I5(\sbus_rdata[12]_i_7_n_0 ),
        .O(\sbus_rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[12]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[12]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[12]),
        .I4(data4[12]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[12]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[12]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[12]),
        .I4(data7[12]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[12]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[12] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[12]),
        .I4(data13[12]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[12]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[12]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[12]),
        .I4(data10[12]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[12]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[12]),
        .O(\sbus_rdata[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[12]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[12]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[12]),
        .I4(data1[12]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[13]_i_1 
       (.I0(\sbus_rdata[13]_i_2_n_0 ),
        .I1(\sbus_rdata[13]_i_3_n_0 ),
        .I2(\sbus_rdata[13]_i_4_n_0 ),
        .I3(\sbus_rdata[13]_i_5_n_0 ),
        .I4(\sbus_rdata[13]_i_6_n_0 ),
        .I5(\sbus_rdata[13]_i_7_n_0 ),
        .O(\sbus_rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[13]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[13]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[13]),
        .I4(data4[13]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[13]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[13]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[13]),
        .I4(data7[13]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[13]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[13] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[13]),
        .I4(data13[13]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[13]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[13]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[13]),
        .I4(data10[13]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[13]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[13]),
        .O(\sbus_rdata[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[13]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[13]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[13]),
        .I4(data1[13]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[14]_i_1 
       (.I0(\sbus_rdata[14]_i_2_n_0 ),
        .I1(\sbus_rdata[14]_i_3_n_0 ),
        .I2(\sbus_rdata[14]_i_4_n_0 ),
        .I3(\sbus_rdata[14]_i_5_n_0 ),
        .I4(\sbus_rdata[14]_i_6_n_0 ),
        .I5(\sbus_rdata[14]_i_7_n_0 ),
        .O(\sbus_rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[14]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[14]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[14]),
        .I4(data4[14]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[14]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[14]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[14]),
        .I4(data7[14]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[14]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[14] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[14]),
        .I4(data13[14]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[14]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[14]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[14]),
        .I4(data10[14]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[14]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[14]),
        .O(\sbus_rdata[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[14]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[14]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[14]),
        .I4(data1[14]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[15]_i_1 
       (.I0(\sbus_rdata[15]_i_2_n_0 ),
        .I1(\sbus_rdata[15]_i_3_n_0 ),
        .I2(\sbus_rdata[15]_i_4_n_0 ),
        .I3(\sbus_rdata[15]_i_5_n_0 ),
        .I4(\sbus_rdata[15]_i_6_n_0 ),
        .I5(\sbus_rdata[15]_i_7_n_0 ),
        .O(\sbus_rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[15]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[15]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[15]),
        .I4(data4[15]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[15]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[15]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[15]),
        .I4(data7[15]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[15]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[15] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[15]),
        .I4(data13[15]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[15]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[15]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[15]),
        .I4(data10[15]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[15]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[15]),
        .O(\sbus_rdata[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[15]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[15]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[15]),
        .I4(data1[15]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[16]_i_1 
       (.I0(\sbus_rdata[16]_i_2_n_0 ),
        .I1(\sbus_rdata[16]_i_3_n_0 ),
        .I2(\sbus_rdata[16]_i_4_n_0 ),
        .I3(\sbus_rdata[16]_i_5_n_0 ),
        .I4(\sbus_rdata[16]_i_6_n_0 ),
        .I5(\sbus_rdata[16]_i_7_n_0 ),
        .O(\sbus_rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[16]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[16]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[16]),
        .I4(data4[16]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[16]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[16]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[16]),
        .I4(data7[16]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[16]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[16] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[16]),
        .I4(data13[16]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[16]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[16]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[16]),
        .I4(data10[16]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[16]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[16]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[16]),
        .O(\sbus_rdata[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[16]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[16]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[16]),
        .I4(data1[16]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[17]_i_1 
       (.I0(\sbus_rdata[17]_i_2_n_0 ),
        .I1(\sbus_rdata[17]_i_3_n_0 ),
        .I2(\sbus_rdata[17]_i_4_n_0 ),
        .I3(\sbus_rdata[17]_i_5_n_0 ),
        .I4(\sbus_rdata[17]_i_6_n_0 ),
        .I5(\sbus_rdata[17]_i_7_n_0 ),
        .O(\sbus_rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[17]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[17]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[17]),
        .I4(data4[17]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[17]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[17]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[17]),
        .I4(data7[17]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[17]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[17] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[17]),
        .I4(data13[17]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[17]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[17]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[17]),
        .I4(data10[17]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[17]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[17]),
        .O(\sbus_rdata[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[17]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[17]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[17]),
        .I4(data1[17]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[18]_i_1 
       (.I0(\sbus_rdata[18]_i_2_n_0 ),
        .I1(\sbus_rdata[18]_i_3_n_0 ),
        .I2(\sbus_rdata[18]_i_4_n_0 ),
        .I3(\sbus_rdata[18]_i_5_n_0 ),
        .I4(\sbus_rdata[18]_i_6_n_0 ),
        .I5(\sbus_rdata[18]_i_7_n_0 ),
        .O(\sbus_rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[18]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[18]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[18]),
        .I4(data4[18]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[18]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[18]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[18]),
        .I4(data7[18]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[18]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[18] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[18]),
        .I4(data13[18]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[18]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[18]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[18]),
        .I4(data10[18]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[18]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[18]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[18]),
        .O(\sbus_rdata[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[18]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[18]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[18]),
        .I4(data1[18]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[19]_i_1 
       (.I0(\sbus_rdata[19]_i_2_n_0 ),
        .I1(\sbus_rdata[19]_i_3_n_0 ),
        .I2(\sbus_rdata[19]_i_4_n_0 ),
        .I3(\sbus_rdata[19]_i_5_n_0 ),
        .I4(\sbus_rdata[19]_i_6_n_0 ),
        .I5(\sbus_rdata[19]_i_7_n_0 ),
        .O(\sbus_rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[19]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[19]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[19]),
        .I4(data4[19]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[19]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[19]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[19]),
        .I4(data7[19]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[19]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[19] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[19]),
        .I4(data13[19]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[19]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[19]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[19]),
        .I4(data10[19]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[19]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[19]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[19]),
        .O(\sbus_rdata[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[19]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[19]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[19]),
        .I4(data1[19]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[1]_i_1 
       (.I0(\sbus_rdata[1]_i_2_n_0 ),
        .I1(\sbus_rdata[1]_i_3_n_0 ),
        .I2(\sbus_rdata[1]_i_4_n_0 ),
        .I3(\sbus_rdata[1]_i_5_n_0 ),
        .I4(\sbus_rdata[1]_i_6_n_0 ),
        .I5(\sbus_rdata[1]_i_7_n_0 ),
        .O(\sbus_rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[1]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[1]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[1]),
        .I4(data4[1]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[1]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[1]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[1]),
        .I4(data7[1]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[1]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[1] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[1]),
        .I4(data13[1]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[1]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[1]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[1]),
        .I4(data10[1]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[1]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[1]),
        .O(\sbus_rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[1]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[1]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[1]),
        .I4(data1[1]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[20]_i_1 
       (.I0(\sbus_rdata[20]_i_2_n_0 ),
        .I1(\sbus_rdata[20]_i_3_n_0 ),
        .I2(\sbus_rdata[20]_i_4_n_0 ),
        .I3(\sbus_rdata[20]_i_5_n_0 ),
        .I4(\sbus_rdata[20]_i_6_n_0 ),
        .I5(\sbus_rdata[20]_i_7_n_0 ),
        .O(\sbus_rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[20]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[20]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[20]),
        .I4(data4[20]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[20]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[20]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[20]),
        .I4(data7[20]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[20]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[20] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[20]),
        .I4(data13[20]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[20]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[20]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[20]),
        .I4(data10[20]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[20]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[20]),
        .O(\sbus_rdata[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[20]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[20]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[20]),
        .I4(data1[20]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[21]_i_1 
       (.I0(\sbus_rdata[21]_i_2_n_0 ),
        .I1(\sbus_rdata[21]_i_3_n_0 ),
        .I2(\sbus_rdata[21]_i_4_n_0 ),
        .I3(\sbus_rdata[21]_i_5_n_0 ),
        .I4(\sbus_rdata[21]_i_6_n_0 ),
        .I5(\sbus_rdata[21]_i_7_n_0 ),
        .O(\sbus_rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[21]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[21]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[21]),
        .I4(data4[21]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[21]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[21]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[21]),
        .I4(data7[21]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[21]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[21] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[21]),
        .I4(data13[21]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[21]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[21]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[21]),
        .I4(data10[21]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[21]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[21]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[21]),
        .O(\sbus_rdata[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[21]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[21]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[21]),
        .I4(data1[21]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[22]_i_1 
       (.I0(\sbus_rdata[22]_i_2_n_0 ),
        .I1(\sbus_rdata[22]_i_3_n_0 ),
        .I2(\sbus_rdata[22]_i_4_n_0 ),
        .I3(\sbus_rdata[22]_i_5_n_0 ),
        .I4(\sbus_rdata[22]_i_6_n_0 ),
        .I5(\sbus_rdata[22]_i_7_n_0 ),
        .O(\sbus_rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[22]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[22]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[22]),
        .I4(data4[22]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[22]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[22]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[22]),
        .I4(data7[22]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[22]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[22] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[22]),
        .I4(data13[22]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[22]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[22]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[22]),
        .I4(data10[22]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[22]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[22]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[22]),
        .O(\sbus_rdata[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[22]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[22]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[22]),
        .I4(data1[22]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[23]_i_1 
       (.I0(\sbus_rdata[23]_i_2_n_0 ),
        .I1(\sbus_rdata[23]_i_3_n_0 ),
        .I2(\sbus_rdata[23]_i_4_n_0 ),
        .I3(\sbus_rdata[23]_i_5_n_0 ),
        .I4(\sbus_rdata[23]_i_6_n_0 ),
        .I5(\sbus_rdata[23]_i_7_n_0 ),
        .O(\sbus_rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[23]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[23]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[23]),
        .I4(data4[23]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[23]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[23]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[23]),
        .I4(data7[23]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[23]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[23] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[23]),
        .I4(data13[23]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[23]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[23]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[23]),
        .I4(data10[23]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[23]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[23]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[23]),
        .O(\sbus_rdata[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[23]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[23]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[23]),
        .I4(data1[23]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[24]_i_1 
       (.I0(\sbus_rdata[24]_i_2_n_0 ),
        .I1(\sbus_rdata[24]_i_3_n_0 ),
        .I2(\sbus_rdata[24]_i_4_n_0 ),
        .I3(\sbus_rdata[24]_i_5_n_0 ),
        .I4(\sbus_rdata[24]_i_6_n_0 ),
        .I5(\sbus_rdata[24]_i_7_n_0 ),
        .O(\sbus_rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[24]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[24]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[24]),
        .I4(data4[24]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[24]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[24]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[24]),
        .I4(data7[24]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[24]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[24] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[24]),
        .I4(data13[24]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[24]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[24]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[24]),
        .I4(data10[24]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[24]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[24]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[24]),
        .O(\sbus_rdata[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[24]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[24]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[24]),
        .I4(data1[24]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[25]_i_1 
       (.I0(\sbus_rdata[25]_i_2_n_0 ),
        .I1(\sbus_rdata[25]_i_3_n_0 ),
        .I2(\sbus_rdata[25]_i_4_n_0 ),
        .I3(\sbus_rdata[25]_i_5_n_0 ),
        .I4(\sbus_rdata[25]_i_6_n_0 ),
        .I5(\sbus_rdata[25]_i_7_n_0 ),
        .O(\sbus_rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[25]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[25]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[25]),
        .I4(data4[25]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[25]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[25]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[25]),
        .I4(data7[25]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[25]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[25] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[25]),
        .I4(data13[25]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[25]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[25]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[25]),
        .I4(data10[25]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[25]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[25]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[25]),
        .O(\sbus_rdata[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[25]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[25]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[25]),
        .I4(data1[25]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[26]_i_1 
       (.I0(\sbus_rdata[26]_i_2_n_0 ),
        .I1(\sbus_rdata[26]_i_3_n_0 ),
        .I2(\sbus_rdata[26]_i_4_n_0 ),
        .I3(\sbus_rdata[26]_i_5_n_0 ),
        .I4(\sbus_rdata[26]_i_6_n_0 ),
        .I5(\sbus_rdata[26]_i_7_n_0 ),
        .O(\sbus_rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[26]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[26]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[26]),
        .I4(data4[26]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[26]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[26]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[26]),
        .I4(data7[26]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[26]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[26] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[26]),
        .I4(data13[26]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[26]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[26]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[26]),
        .I4(data10[26]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[26]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[26]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[26]),
        .O(\sbus_rdata[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[26]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[26]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[26]),
        .I4(data1[26]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[27]_i_1 
       (.I0(\sbus_rdata[27]_i_2_n_0 ),
        .I1(\sbus_rdata[27]_i_3_n_0 ),
        .I2(\sbus_rdata[27]_i_4_n_0 ),
        .I3(\sbus_rdata[27]_i_5_n_0 ),
        .I4(\sbus_rdata[27]_i_6_n_0 ),
        .I5(\sbus_rdata[27]_i_7_n_0 ),
        .O(\sbus_rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[27]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[27]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[27]),
        .I4(data4[27]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[27]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[27]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[27]),
        .I4(data7[27]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[27]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[27] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[27]),
        .I4(data13[27]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[27]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[27]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[27]),
        .I4(data10[27]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[27]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[27]),
        .O(\sbus_rdata[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[27]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[27]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[27]),
        .I4(data1[27]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[28]_i_1 
       (.I0(\sbus_rdata[28]_i_2_n_0 ),
        .I1(\sbus_rdata[28]_i_3_n_0 ),
        .I2(\sbus_rdata[28]_i_4_n_0 ),
        .I3(\sbus_rdata[28]_i_5_n_0 ),
        .I4(\sbus_rdata[28]_i_6_n_0 ),
        .I5(\sbus_rdata[28]_i_7_n_0 ),
        .O(\sbus_rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[28]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[28]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[28]),
        .I4(data4[28]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[28]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[28]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[28]),
        .I4(data7[28]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[28]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[28] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[28]),
        .I4(data13[28]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[28]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[28]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[28]),
        .I4(data10[28]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[28]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[28]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[28]),
        .O(\sbus_rdata[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[28]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[28]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[28]),
        .I4(data1[28]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[29]_i_1 
       (.I0(\sbus_rdata[29]_i_2_n_0 ),
        .I1(\sbus_rdata[29]_i_3_n_0 ),
        .I2(\sbus_rdata[29]_i_4_n_0 ),
        .I3(\sbus_rdata[29]_i_5_n_0 ),
        .I4(\sbus_rdata[29]_i_6_n_0 ),
        .I5(\sbus_rdata[29]_i_7_n_0 ),
        .O(\sbus_rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[29]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[29]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[29]),
        .I4(data4[29]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[29]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[29]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[29]),
        .I4(data7[29]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[29]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[29] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[29]),
        .I4(data13[29]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[29]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[29]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[29]),
        .I4(data10[29]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[29]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[29]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[29]),
        .O(\sbus_rdata[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[29]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[29]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[29]),
        .I4(data1[29]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[2]_i_1 
       (.I0(\sbus_rdata[2]_i_2_n_0 ),
        .I1(\sbus_rdata[2]_i_3_n_0 ),
        .I2(\sbus_rdata[2]_i_4_n_0 ),
        .I3(\sbus_rdata[2]_i_5_n_0 ),
        .I4(\sbus_rdata[2]_i_6_n_0 ),
        .I5(\sbus_rdata[2]_i_7_n_0 ),
        .O(\sbus_rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[2]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[2]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[2]),
        .I4(data4[2]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[2]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[2]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[2]),
        .I4(data7[2]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[2]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[2] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[2]),
        .I4(data13[2]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[2]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[2]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[2]),
        .I4(data10[2]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[2]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[2]),
        .O(\sbus_rdata[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[2]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[2]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[2]),
        .I4(data1[2]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[30]_i_1 
       (.I0(\sbus_rdata[30]_i_2_n_0 ),
        .I1(\sbus_rdata[30]_i_3_n_0 ),
        .I2(\sbus_rdata[30]_i_4_n_0 ),
        .I3(\sbus_rdata[30]_i_5_n_0 ),
        .I4(\sbus_rdata[30]_i_6_n_0 ),
        .I5(\sbus_rdata[30]_i_7_n_0 ),
        .O(\sbus_rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[30]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[30]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[30]),
        .I4(data4[30]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[30]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[30]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[30]),
        .I4(data7[30]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[30]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[30] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[30]),
        .I4(data13[30]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[30]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[30]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[30]),
        .I4(data10[30]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[30]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[30]),
        .O(\sbus_rdata[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[30]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[30]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[30]),
        .I4(data1[30]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[31]_i_1 
       (.I0(\sbus_rdata[31]_i_2_n_0 ),
        .I1(\sbus_rdata[31]_i_3_n_0 ),
        .I2(\sbus_rdata[31]_i_4_n_0 ),
        .I3(\sbus_rdata[31]_i_5_n_0 ),
        .I4(\sbus_rdata[31]_i_6_n_0 ),
        .I5(\sbus_rdata[31]_i_7_n_0 ),
        .O(\sbus_rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[31]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[31]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[31]),
        .I4(data4[31]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[31]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[31]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[31]),
        .I4(data7[31]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[31]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[31] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[31]),
        .I4(data13[31]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[31]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[31]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[31]),
        .I4(data10[31]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[31]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[31]),
        .O(\sbus_rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[31]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[31]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[31]),
        .I4(data1[31]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \sbus_rdata[31]_i_8 
       (.I0(sbus_addr[3]),
        .I1(sbus_ack_i_2_n_0),
        .I2(sbus_addr[2]),
        .I3(sbus_addr[1]),
        .I4(sbus_addr[0]),
        .O(\sbus_rdata[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \sbus_rdata[31]_i_9 
       (.I0(sbus_addr[3]),
        .I1(sbus_ack_i_2_n_0),
        .I2(sbus_addr[2]),
        .I3(sbus_addr[0]),
        .I4(sbus_addr[1]),
        .O(\sbus_rdata[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[3]_i_1 
       (.I0(\sbus_rdata[3]_i_2_n_0 ),
        .I1(\sbus_rdata[3]_i_3_n_0 ),
        .I2(\sbus_rdata[3]_i_4_n_0 ),
        .I3(\sbus_rdata[3]_i_5_n_0 ),
        .I4(\sbus_rdata[3]_i_6_n_0 ),
        .I5(\sbus_rdata[3]_i_7_n_0 ),
        .O(\sbus_rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[3]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[3]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[3]),
        .I4(data4[3]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[3]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[3]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[3]),
        .I4(data7[3]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[3]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[3] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[3]),
        .I4(data13[3]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[3]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[3]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[3]),
        .I4(data10[3]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[3]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[3]),
        .O(\sbus_rdata[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[3]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[3]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[3]),
        .I4(data1[3]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[4]_i_1 
       (.I0(\sbus_rdata[4]_i_2_n_0 ),
        .I1(\sbus_rdata[4]_i_3_n_0 ),
        .I2(\sbus_rdata[4]_i_4_n_0 ),
        .I3(\sbus_rdata[4]_i_5_n_0 ),
        .I4(\sbus_rdata[4]_i_6_n_0 ),
        .I5(\sbus_rdata[4]_i_7_n_0 ),
        .O(\sbus_rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[4]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[4]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[4]),
        .I4(data4[4]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[4]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[4]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[4]),
        .I4(data7[4]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[4]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[4] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[4]),
        .I4(data13[4]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[4]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[4]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[4]),
        .I4(data10[4]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[4]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[4]),
        .O(\sbus_rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[4]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[4]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[4]),
        .I4(data1[4]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[5]_i_1 
       (.I0(\sbus_rdata[5]_i_2_n_0 ),
        .I1(\sbus_rdata[5]_i_3_n_0 ),
        .I2(\sbus_rdata[5]_i_4_n_0 ),
        .I3(\sbus_rdata[5]_i_5_n_0 ),
        .I4(\sbus_rdata[5]_i_6_n_0 ),
        .I5(\sbus_rdata[5]_i_7_n_0 ),
        .O(\sbus_rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[5]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[5]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[5]),
        .I4(data4[5]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[5]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[5]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[5]),
        .I4(data7[5]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[5]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[5] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[5]),
        .I4(data13[5]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[5]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[5]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[5]),
        .I4(data10[5]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[5]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[5]),
        .O(\sbus_rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[5]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[5]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[5]),
        .I4(data1[5]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[6]_i_1 
       (.I0(\sbus_rdata[6]_i_2_n_0 ),
        .I1(\sbus_rdata[6]_i_3_n_0 ),
        .I2(\sbus_rdata[6]_i_4_n_0 ),
        .I3(\sbus_rdata[6]_i_5_n_0 ),
        .I4(\sbus_rdata[6]_i_6_n_0 ),
        .I5(\sbus_rdata[6]_i_7_n_0 ),
        .O(\sbus_rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[6]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[6]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[6]),
        .I4(data4[6]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[6]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[6]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[6]),
        .I4(data7[6]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[6]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[6] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[6]),
        .I4(data13[6]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[6]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[6]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[6]),
        .I4(data10[6]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[6]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[6]),
        .O(\sbus_rdata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[6]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[6]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[6]),
        .I4(data1[6]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[7]_i_1 
       (.I0(\sbus_rdata[7]_i_2_n_0 ),
        .I1(\sbus_rdata[7]_i_3_n_0 ),
        .I2(\sbus_rdata[7]_i_4_n_0 ),
        .I3(\sbus_rdata[7]_i_5_n_0 ),
        .I4(\sbus_rdata[7]_i_6_n_0 ),
        .I5(\sbus_rdata[7]_i_7_n_0 ),
        .O(\sbus_rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[7]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[7]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[7]),
        .I4(data4[7]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[7]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[7]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[7]),
        .I4(data7[7]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[7]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[7] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[7]),
        .I4(data13[7]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[7]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[7]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[7]),
        .I4(data10[7]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[7]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[7]),
        .O(\sbus_rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[7]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[7]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[7]),
        .I4(data1[7]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[8]_i_1 
       (.I0(\sbus_rdata[8]_i_2_n_0 ),
        .I1(\sbus_rdata[8]_i_3_n_0 ),
        .I2(\sbus_rdata[8]_i_4_n_0 ),
        .I3(\sbus_rdata[8]_i_5_n_0 ),
        .I4(\sbus_rdata[8]_i_6_n_0 ),
        .I5(\sbus_rdata[8]_i_7_n_0 ),
        .O(\sbus_rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[8]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[8]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[8]),
        .I4(data4[8]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[8]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[8]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[8]),
        .I4(data7[8]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[8]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[8] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[8]),
        .I4(data13[8]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[8]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[8]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[8]),
        .I4(data10[8]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[8]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[8]),
        .O(\sbus_rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[8]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[8]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[8]),
        .I4(data1[8]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sbus_rdata[9]_i_1 
       (.I0(\sbus_rdata[9]_i_2_n_0 ),
        .I1(\sbus_rdata[9]_i_3_n_0 ),
        .I2(\sbus_rdata[9]_i_4_n_0 ),
        .I3(\sbus_rdata[9]_i_5_n_0 ),
        .I4(\sbus_rdata[9]_i_6_n_0 ),
        .I5(\sbus_rdata[9]_i_7_n_0 ),
        .O(\sbus_rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[9]_i_2 
       (.I0(\reg[319]_i_2_n_0 ),
        .I1(data6[9]),
        .I2(\reg[351]_i_2_n_0 ),
        .I3(data5[9]),
        .I4(data4[9]),
        .I5(\reg[383]_i_2_n_0 ),
        .O(\sbus_rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[9]_i_3 
       (.I0(\reg[223]_i_2_n_0 ),
        .I1(data9[9]),
        .I2(\reg[255]_i_2_n_0 ),
        .I3(data8[9]),
        .I4(data7[9]),
        .I5(\reg[287]_i_2_n_0 ),
        .O(\sbus_rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[9]_i_4 
       (.I0(\reg[31]_i_2_n_0 ),
        .I1(\reg_din_reg_n_0_[9] ),
        .I2(\reg[63]_i_2_n_0 ),
        .I3(data14[9]),
        .I4(data13[9]),
        .I5(\reg[95]_i_2_n_0 ),
        .O(\sbus_rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[9]_i_5 
       (.I0(\reg[127]_i_2_n_0 ),
        .I1(data12[9]),
        .I2(\reg[159]_i_2_n_0 ),
        .I3(data11[9]),
        .I4(data10[9]),
        .I5(\reg[191]_i_2_n_0 ),
        .O(\sbus_rdata[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sbus_rdata[9]_i_6 
       (.I0(\reg[483]_i_2_n_0 ),
        .I1(data0[9]),
        .O(\sbus_rdata[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sbus_rdata[9]_i_7 
       (.I0(\reg[415]_i_2_n_0 ),
        .I1(data3[9]),
        .I2(\sbus_rdata[31]_i_8_n_0 ),
        .I3(data2[9]),
        .I4(data1[9]),
        .I5(\sbus_rdata[31]_i_9_n_0 ),
        .O(\sbus_rdata[9]_i_7_n_0 ));
  FDRE \sbus_rdata_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[0]_i_1_n_0 ),
        .Q(sbus_rdata[0]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[10]_i_1_n_0 ),
        .Q(sbus_rdata[10]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[11]_i_1_n_0 ),
        .Q(sbus_rdata[11]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[12]_i_1_n_0 ),
        .Q(sbus_rdata[12]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[13]_i_1_n_0 ),
        .Q(sbus_rdata[13]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[14]_i_1_n_0 ),
        .Q(sbus_rdata[14]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[15]_i_1_n_0 ),
        .Q(sbus_rdata[15]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[16]_i_1_n_0 ),
        .Q(sbus_rdata[16]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[17]_i_1_n_0 ),
        .Q(sbus_rdata[17]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[18]_i_1_n_0 ),
        .Q(sbus_rdata[18]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[19]_i_1_n_0 ),
        .Q(sbus_rdata[19]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[1]_i_1_n_0 ),
        .Q(sbus_rdata[1]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[20]_i_1_n_0 ),
        .Q(sbus_rdata[20]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[21]_i_1_n_0 ),
        .Q(sbus_rdata[21]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[22]_i_1_n_0 ),
        .Q(sbus_rdata[22]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[23]_i_1_n_0 ),
        .Q(sbus_rdata[23]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[24]_i_1_n_0 ),
        .Q(sbus_rdata[24]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[25]_i_1_n_0 ),
        .Q(sbus_rdata[25]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[26]_i_1_n_0 ),
        .Q(sbus_rdata[26]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[27]_i_1_n_0 ),
        .Q(sbus_rdata[27]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[28]_i_1_n_0 ),
        .Q(sbus_rdata[28]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[29]_i_1_n_0 ),
        .Q(sbus_rdata[29]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[2]_i_1_n_0 ),
        .Q(sbus_rdata[2]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[30]_i_1_n_0 ),
        .Q(sbus_rdata[30]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[31]_i_1_n_0 ),
        .Q(sbus_rdata[31]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[3]_i_1_n_0 ),
        .Q(sbus_rdata[3]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[4]_i_1_n_0 ),
        .Q(sbus_rdata[4]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[5]_i_1_n_0 ),
        .Q(sbus_rdata[5]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[6]_i_1_n_0 ),
        .Q(sbus_rdata[6]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[7]_i_1_n_0 ),
        .Q(sbus_rdata[7]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[8]_i_1_n_0 ),
        .Q(sbus_rdata[8]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata[9]_i_1_n_0 ),
        .Q(sbus_rdata[9]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "system_sbus_awfg_0_0,top_awfg,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "top_awfg,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (buttons,
    clk,
    reset,
    rxd,
    sbus_addr,
    sbus_be,
    sbus_rd,
    sbus_wdata,
    sbus_we,
    sliders,
    dac_sclk,
    dac_sdin0,
    dac_sdin1,
    dac_sync,
    leds,
    pmod_jc,
    sbus_ack,
    sbus_rdata,
    txd);
  input [3:0]buttons;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input reset;
  input rxd;
  (* x_interface_info = "fh-joanneum.local:user:sbus:1.0 sbus_slv sbus_addr" *) input [15:0]sbus_addr;
  (* x_interface_info = "fh-joanneum.local:user:sbus:1.0 sbus_slv sbus_be" *) input [3:0]sbus_be;
  (* x_interface_info = "fh-joanneum.local:user:sbus:1.0 sbus_slv sbus_rd" *) input sbus_rd;
  (* x_interface_info = "fh-joanneum.local:user:sbus:1.0 sbus_slv sbus_wdata" *) input [31:0]sbus_wdata;
  (* x_interface_info = "fh-joanneum.local:user:sbus:1.0 sbus_slv sbus_we" *) input sbus_we;
  input [3:0]sliders;
  (* x_interface_info = "fh-joanneum.local:user:dac_dual:1.0 dac_dual dac_sclk, fh-joanneum.local:user:seg7:1.0 dac sclk" *) output dac_sclk;
  (* x_interface_info = "fh-joanneum.local:user:dac_dual:1.0 dac_dual dac_sdin0" *) output dac_sdin0;
  (* x_interface_info = "fh-joanneum.local:user:dac_dual:1.0 dac_dual dac_sdin1" *) output dac_sdin1;
  (* x_interface_info = "fh-joanneum.local:user:dac_dual:1.0 dac_dual dac_sync" *) output dac_sync;
  output [3:0]leds;
  output [7:0]pmod_jc;
  (* x_interface_info = "fh-joanneum.local:user:sbus:1.0 sbus_slv sbus_ack" *) output sbus_ack;
  (* x_interface_info = "fh-joanneum.local:user:sbus:1.0 sbus_slv sbus_rdata" *) output [31:0]sbus_rdata;
  output txd;

  wire \Delay2_reg_reg[1][14]__1_i_7_n_0 ;
  wire \Delay2_reg_reg[1][16]_i_2_n_0 ;
  wire \Delay2_reg_reg[2][14]__0_i_5_n_0 ;
  wire \Delay9_out1_reg[31]_i_28_n_0 ;
  wire \Delay9_out1_reg[31]_i_29_n_0 ;
  wire \Delay9_out1_reg[31]_i_30_n_0 ;
  wire \Delay9_out1_reg[31]_i_31_n_0 ;
  wire [3:0]buttons;
  wire clk;
  wire dac_sclk;
  wire dac_sdin0;
  wire dac_sdin1;
  wire dac_sync;
  wire [3:0]leds;
  wire [7:0]pmod_jc;
  wire reset;
  wire rxd;
  wire sbus_ack;
  wire [15:0]sbus_addr;
  wire sbus_rd;
  wire [31:0]sbus_rdata;
  wire [31:0]sbus_wdata;
  wire sbus_we;
  wire [3:0]sliders;
  wire \t0_1_reg[31]_i_5_n_0 ;
  wire txd;

  FDCE \Delay2_reg_reg[1][14]__1_i_7 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(\Delay2_reg_reg[1][14]__1_i_7_n_0 ));
  FDCE \Delay2_reg_reg[1][16]_i_2 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(\Delay2_reg_reg[1][16]_i_2_n_0 ));
  FDCE \Delay2_reg_reg[2][14]__0_i_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(\Delay2_reg_reg[2][14]__0_i_5_n_0 ));
  FDCE \Delay9_out1_reg[31]_i_28 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(\Delay9_out1_reg[31]_i_28_n_0 ));
  FDCE \Delay9_out1_reg[31]_i_29 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(\Delay9_out1_reg[31]_i_29_n_0 ));
  FDCE \Delay9_out1_reg[31]_i_30 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(\Delay9_out1_reg[31]_i_30_n_0 ));
  FDCE \Delay9_out1_reg[31]_i_31 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(\Delay9_out1_reg[31]_i_31_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_awfg U0
       (.\Delay2_reg_reg[1][14]__1 (\Delay2_reg_reg[1][14]__1_i_7_n_0 ),
        .\Delay2_reg_reg[1][16] (\Delay2_reg_reg[1][16]_i_2_n_0 ),
        .\Delay2_reg_reg[2][14]__0 (\Delay2_reg_reg[2][14]__0_i_5_n_0 ),
        .\Delay9_out1_reg[19]_i_11 (\Delay9_out1_reg[31]_i_28_n_0 ),
        .\Delay9_out1_reg[19]_i_11_0 (\Delay9_out1_reg[31]_i_29_n_0 ),
        .\Delay9_out1_reg[19]_i_12 (\Delay9_out1_reg[31]_i_30_n_0 ),
        .\Delay9_out1_reg[19]_i_12_0 (\Delay9_out1_reg[31]_i_31_n_0 ),
        .buttons(buttons),
        .clk(clk),
        .dac_sclk(dac_sclk),
        .dac_sdin0(dac_sdin0),
        .dac_sdin1(dac_sdin1),
        .dac_sync(dac_sync),
        .leds(leds),
        .pmod_jc(pmod_jc),
        .reset(reset),
        .rxd(rxd),
        .sbus_ack(sbus_ack),
        .sbus_addr(sbus_addr),
        .sbus_rd(sbus_rd),
        .sbus_rdata(sbus_rdata),
        .sbus_wdata(sbus_wdata),
        .sbus_we(sbus_we),
        .sliders(sliders),
        .\t0_1_reg[31] (\t0_1_reg[31]_i_5_n_0 ),
        .txd(txd));
  FDCE \t0_1_reg[31]_i_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(\t0_1_reg[31]_i_5_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_awfg
   (dac_sdin0,
    dac_sdin1,
    dac_sclk,
    dac_sync,
    sbus_ack,
    leds,
    sbus_rdata,
    txd,
    pmod_jc,
    clk,
    reset,
    \t0_1_reg[31] ,
    \Delay2_reg_reg[1][16] ,
    \Delay9_out1_reg[19]_i_12 ,
    \Delay9_out1_reg[19]_i_11 ,
    \Delay2_reg_reg[1][14]__1 ,
    \Delay2_reg_reg[2][14]__0 ,
    \Delay9_out1_reg[19]_i_12_0 ,
    \Delay9_out1_reg[19]_i_11_0 ,
    buttons,
    sliders,
    sbus_we,
    sbus_wdata,
    sbus_addr,
    sbus_rd,
    rxd);
  output dac_sdin0;
  output dac_sdin1;
  output dac_sclk;
  output dac_sync;
  output sbus_ack;
  output [3:0]leds;
  output [31:0]sbus_rdata;
  output txd;
  output [7:0]pmod_jc;
  input clk;
  input reset;
  input \t0_1_reg[31] ;
  input \Delay2_reg_reg[1][16] ;
  input \Delay9_out1_reg[19]_i_12 ;
  input \Delay9_out1_reg[19]_i_11 ;
  input \Delay2_reg_reg[1][14]__1 ;
  input \Delay2_reg_reg[2][14]__0 ;
  input \Delay9_out1_reg[19]_i_12_0 ;
  input \Delay9_out1_reg[19]_i_11_0 ;
  input [3:0]buttons;
  input [3:0]sliders;
  input sbus_we;
  input [31:0]sbus_wdata;
  input [15:0]sbus_addr;
  input sbus_rd;
  input rxd;

  wire [6:0]Addr;
  wire [17:0]C0;
  wire [31:0]C1;
  wire [31:0]C2;
  wire [31:0]C3;
  wire \Delay2_reg_reg[1][14]__1 ;
  wire \Delay2_reg_reg[1][16] ;
  wire \Delay2_reg_reg[2][14]__0 ;
  wire \Delay9_out1_reg[19]_i_11 ;
  wire \Delay9_out1_reg[19]_i_11_0 ;
  wire \Delay9_out1_reg[19]_i_12 ;
  wire \Delay9_out1_reg[19]_i_12_0 ;
  wire [20:1]M;
  wire [0:0]Reset_HDL;
  wire U_0_n_0;
  wire U_0_n_1;
  wire U_0_n_10;
  wire U_0_n_11;
  wire U_0_n_2;
  wire U_0_n_3;
  wire U_0_n_4;
  wire U_0_n_5;
  wire U_0_n_6;
  wire U_0_n_7;
  wire U_0_n_8;
  wire U_0_n_9;
  wire U_1_n_235;
  wire U_1_n_236;
  wire U_1_n_237;
  wire U_1_n_238;
  wire U_1_n_239;
  wire U_1_n_240;
  wire U_1_n_241;
  wire U_1_n_242;
  wire U_3_n_5;
  wire U_3_n_7;
  wire U_5_n_0;
  wire U_5_n_1;
  wire U_5_n_10;
  wire U_5_n_11;
  wire U_5_n_12;
  wire U_5_n_13;
  wire U_5_n_14;
  wire U_5_n_15;
  wire U_5_n_16;
  wire U_5_n_17;
  wire U_5_n_18;
  wire U_5_n_19;
  wire U_5_n_2;
  wire U_5_n_20;
  wire U_5_n_21;
  wire U_5_n_22;
  wire U_5_n_23;
  wire U_5_n_24;
  wire U_5_n_25;
  wire U_5_n_26;
  wire U_5_n_27;
  wire U_5_n_28;
  wire U_5_n_29;
  wire U_5_n_3;
  wire U_5_n_30;
  wire U_5_n_31;
  wire U_5_n_32;
  wire U_5_n_33;
  wire U_5_n_34;
  wire U_5_n_35;
  wire U_5_n_4;
  wire U_5_n_5;
  wire U_5_n_6;
  wire U_5_n_7;
  wire U_5_n_8;
  wire U_5_n_9;
  wire U_6_n_1;
  wire U_6_n_10;
  wire U_6_n_100;
  wire U_6_n_101;
  wire U_6_n_102;
  wire U_6_n_103;
  wire U_6_n_104;
  wire U_6_n_105;
  wire U_6_n_106;
  wire U_6_n_107;
  wire U_6_n_108;
  wire U_6_n_109;
  wire U_6_n_11;
  wire U_6_n_110;
  wire U_6_n_111;
  wire U_6_n_112;
  wire U_6_n_113;
  wire U_6_n_114;
  wire U_6_n_115;
  wire U_6_n_116;
  wire U_6_n_117;
  wire U_6_n_118;
  wire U_6_n_119;
  wire U_6_n_12;
  wire U_6_n_120;
  wire U_6_n_121;
  wire U_6_n_122;
  wire U_6_n_123;
  wire U_6_n_124;
  wire U_6_n_125;
  wire U_6_n_126;
  wire U_6_n_127;
  wire U_6_n_128;
  wire U_6_n_129;
  wire U_6_n_13;
  wire U_6_n_130;
  wire U_6_n_131;
  wire U_6_n_132;
  wire U_6_n_133;
  wire U_6_n_134;
  wire U_6_n_135;
  wire U_6_n_136;
  wire U_6_n_137;
  wire U_6_n_138;
  wire U_6_n_139;
  wire U_6_n_14;
  wire U_6_n_140;
  wire U_6_n_141;
  wire U_6_n_142;
  wire U_6_n_143;
  wire U_6_n_144;
  wire U_6_n_145;
  wire U_6_n_146;
  wire U_6_n_147;
  wire U_6_n_148;
  wire U_6_n_149;
  wire U_6_n_15;
  wire U_6_n_150;
  wire U_6_n_151;
  wire U_6_n_152;
  wire U_6_n_153;
  wire U_6_n_154;
  wire U_6_n_155;
  wire U_6_n_156;
  wire U_6_n_157;
  wire U_6_n_158;
  wire U_6_n_159;
  wire U_6_n_16;
  wire U_6_n_160;
  wire U_6_n_161;
  wire U_6_n_17;
  wire U_6_n_18;
  wire U_6_n_19;
  wire U_6_n_2;
  wire U_6_n_20;
  wire U_6_n_21;
  wire U_6_n_22;
  wire U_6_n_23;
  wire U_6_n_24;
  wire U_6_n_25;
  wire U_6_n_26;
  wire U_6_n_27;
  wire U_6_n_28;
  wire U_6_n_29;
  wire U_6_n_3;
  wire U_6_n_30;
  wire U_6_n_31;
  wire U_6_n_32;
  wire U_6_n_33;
  wire U_6_n_4;
  wire U_6_n_5;
  wire U_6_n_6;
  wire U_6_n_7;
  wire U_6_n_8;
  wire U_6_n_9;
  wire U_6_n_98;
  wire U_6_n_99;
  wire Write;
  wire [31:0]amplitude_o;
  wire \amplitude_reg_n_0_[0] ;
  wire \amplitude_reg_n_0_[10] ;
  wire \amplitude_reg_n_0_[11] ;
  wire \amplitude_reg_n_0_[12] ;
  wire \amplitude_reg_n_0_[13] ;
  wire \amplitude_reg_n_0_[14] ;
  wire \amplitude_reg_n_0_[15] ;
  wire \amplitude_reg_n_0_[16] ;
  wire \amplitude_reg_n_0_[17] ;
  wire \amplitude_reg_n_0_[18] ;
  wire \amplitude_reg_n_0_[19] ;
  wire \amplitude_reg_n_0_[1] ;
  wire \amplitude_reg_n_0_[20] ;
  wire \amplitude_reg_n_0_[21] ;
  wire \amplitude_reg_n_0_[22] ;
  wire \amplitude_reg_n_0_[23] ;
  wire \amplitude_reg_n_0_[24] ;
  wire \amplitude_reg_n_0_[25] ;
  wire \amplitude_reg_n_0_[26] ;
  wire \amplitude_reg_n_0_[27] ;
  wire \amplitude_reg_n_0_[28] ;
  wire \amplitude_reg_n_0_[29] ;
  wire \amplitude_reg_n_0_[2] ;
  wire \amplitude_reg_n_0_[30] ;
  wire \amplitude_reg_n_0_[31] ;
  wire \amplitude_reg_n_0_[3] ;
  wire \amplitude_reg_n_0_[4] ;
  wire \amplitude_reg_n_0_[5] ;
  wire \amplitude_reg_n_0_[6] ;
  wire \amplitude_reg_n_0_[7] ;
  wire \amplitude_reg_n_0_[8] ;
  wire \amplitude_reg_n_0_[9] ;
  wire bus_ack;
  wire [31:0]bus_din;
  wire [31:0]bus_dout;
  wire bus_dout1;
  wire bus_dout110_out;
  wire bus_dout113_out;
  wire bus_we;
  wire [3:0]buttons;
  wire [3:0]buttons_s;
  wire clk;
  wire [15:4]cnt_reg;
  wire [15:4]dac0;
  wire [15:4]dac1;
  wire dac_sclk;
  wire dac_sdin0;
  wire dac_sdin1;
  wire dac_sync;
  wire [31:0]data0;
  wire [31:0]frequency_o;
  wire \frequency_reg_n_0_[0] ;
  wire \frequency_reg_n_0_[10] ;
  wire \frequency_reg_n_0_[11] ;
  wire \frequency_reg_n_0_[12] ;
  wire \frequency_reg_n_0_[13] ;
  wire \frequency_reg_n_0_[14] ;
  wire \frequency_reg_n_0_[15] ;
  wire \frequency_reg_n_0_[16] ;
  wire \frequency_reg_n_0_[17] ;
  wire \frequency_reg_n_0_[18] ;
  wire \frequency_reg_n_0_[19] ;
  wire \frequency_reg_n_0_[1] ;
  wire \frequency_reg_n_0_[20] ;
  wire \frequency_reg_n_0_[21] ;
  wire \frequency_reg_n_0_[22] ;
  wire \frequency_reg_n_0_[23] ;
  wire \frequency_reg_n_0_[24] ;
  wire \frequency_reg_n_0_[25] ;
  wire \frequency_reg_n_0_[26] ;
  wire \frequency_reg_n_0_[27] ;
  wire \frequency_reg_n_0_[28] ;
  wire \frequency_reg_n_0_[29] ;
  wire \frequency_reg_n_0_[2] ;
  wire \frequency_reg_n_0_[30] ;
  wire \frequency_reg_n_0_[31] ;
  wire \frequency_reg_n_0_[3] ;
  wire \frequency_reg_n_0_[4] ;
  wire \frequency_reg_n_0_[5] ;
  wire \frequency_reg_n_0_[6] ;
  wire \frequency_reg_n_0_[7] ;
  wire \frequency_reg_n_0_[8] ;
  wire \frequency_reg_n_0_[9] ;
  wire [3:0]leds;
  wire p_0_in;
  wire [7:0]p_0_in__0;
  wire p_1_in;
  wire [7:0]pmod_jc;
  wire reset;
  wire rxd;
  wire sample_daq;
  wire sbus_ack;
  wire sbus_ack0;
  wire [15:0]sbus_addr;
  wire sbus_rd;
  wire [31:0]sbus_rdata;
  wire [31:0]sbus_wdata;
  wire sbus_we;
  wire [3:0]sliders;
  wire \t0_1_reg[31] ;
  wire [31:16]tper_cnt;
  wire txd;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FPGA U_0
       (.D({U_0_n_0,U_0_n_1,U_0_n_2,U_0_n_3,U_0_n_4,U_0_n_5,U_0_n_6,U_0_n_7,U_0_n_8,U_0_n_9,U_0_n_10,U_0_n_11}),
        .Delay22_out1_reg_0({Reset_HDL,tper_cnt,M,C3,C2,C1,C0,Write,Addr}),
        .\Delay2_reg_reg[1][14]__1_0 (\Delay2_reg_reg[1][14]__1 ),
        .\Delay2_reg_reg[1][16]_0 (\Delay2_reg_reg[1][16] ),
        .\Delay2_reg_reg[2][14]__0_0 (\Delay2_reg_reg[2][14]__0 ),
        .\Delay9_out1_reg[19]_i_11_0 (\Delay9_out1_reg[19]_i_11 ),
        .\Delay9_out1_reg[19]_i_11_1 (\Delay9_out1_reg[19]_i_11_0 ),
        .\Delay9_out1_reg[19]_i_12_0 (\Delay9_out1_reg[19]_i_12 ),
        .\Delay9_out1_reg[19]_i_12_1 (\Delay9_out1_reg[19]_i_12_0 ),
        .Q({U_3_n_5,p_1_in}),
        .amplitude({U_6_n_98,U_6_n_99,U_6_n_100,U_6_n_101,U_6_n_102,U_6_n_103,U_6_n_104,U_6_n_105,U_6_n_106,U_6_n_107,U_6_n_108,U_6_n_109,U_6_n_110,U_6_n_111,U_6_n_112,U_6_n_113,U_6_n_114,U_6_n_115,U_6_n_116,U_6_n_117,U_6_n_118,U_6_n_119,U_6_n_120,U_6_n_121,U_6_n_122,U_6_n_123,U_6_n_124,U_6_n_125,U_6_n_126,U_6_n_127,U_6_n_128,U_6_n_129}),
        .clk(clk),
        .cnt_reg(cnt_reg),
        .reset(reset),
        .\t0_1_reg[31]_0 (\t0_1_reg[31] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_registers U_1
       (.D(p_0_in__0),
        .Q({buttons_s,p_0_in,U_3_n_5,p_1_in,U_3_n_7}),
        .clk(clk),
        .cnt_reg(cnt_reg[15:8]),
        .\reg_din_reg[479]_0 ({\frequency_reg_n_0_[31] ,\frequency_reg_n_0_[30] ,\frequency_reg_n_0_[29] ,\frequency_reg_n_0_[28] ,\frequency_reg_n_0_[27] ,\frequency_reg_n_0_[26] ,\frequency_reg_n_0_[25] ,\frequency_reg_n_0_[24] ,\frequency_reg_n_0_[23] ,\frequency_reg_n_0_[22] ,\frequency_reg_n_0_[21] ,\frequency_reg_n_0_[20] ,\frequency_reg_n_0_[19] ,\frequency_reg_n_0_[18] ,\frequency_reg_n_0_[17] ,\frequency_reg_n_0_[16] ,\frequency_reg_n_0_[15] ,\frequency_reg_n_0_[14] ,\frequency_reg_n_0_[13] ,\frequency_reg_n_0_[12] ,\frequency_reg_n_0_[11] ,\frequency_reg_n_0_[10] ,\frequency_reg_n_0_[9] ,\frequency_reg_n_0_[8] ,\frequency_reg_n_0_[7] ,\frequency_reg_n_0_[6] ,\frequency_reg_n_0_[5] ,\frequency_reg_n_0_[4] ,\frequency_reg_n_0_[3] ,\frequency_reg_n_0_[2] ,\frequency_reg_n_0_[1] ,\frequency_reg_n_0_[0] ,\amplitude_reg_n_0_[31] ,\amplitude_reg_n_0_[30] ,\amplitude_reg_n_0_[29] ,\amplitude_reg_n_0_[28] ,\amplitude_reg_n_0_[27] ,\amplitude_reg_n_0_[26] ,\amplitude_reg_n_0_[25] ,\amplitude_reg_n_0_[24] ,\amplitude_reg_n_0_[23] ,\amplitude_reg_n_0_[22] ,\amplitude_reg_n_0_[21] ,\amplitude_reg_n_0_[20] ,\amplitude_reg_n_0_[19] ,\amplitude_reg_n_0_[18] ,\amplitude_reg_n_0_[17] ,\amplitude_reg_n_0_[16] ,\amplitude_reg_n_0_[15] ,\amplitude_reg_n_0_[14] ,\amplitude_reg_n_0_[13] ,\amplitude_reg_n_0_[12] ,\amplitude_reg_n_0_[11] ,\amplitude_reg_n_0_[10] ,\amplitude_reg_n_0_[9] ,\amplitude_reg_n_0_[8] ,\amplitude_reg_n_0_[7] ,\amplitude_reg_n_0_[6] ,\amplitude_reg_n_0_[5] ,\amplitude_reg_n_0_[4] ,\amplitude_reg_n_0_[3] ,\amplitude_reg_n_0_[2] ,\amplitude_reg_n_0_[1] ,\amplitude_reg_n_0_[0] }),
        .\reg_reg[483]_0 ({leds,frequency_o,amplitude_o,Reset_HDL,tper_cnt,M,C3,C2,C1,C0,Write,Addr}),
        .\reg_reg[7]_0 ({U_1_n_235,U_1_n_236,U_1_n_237,U_1_n_238,U_1_n_239,U_1_n_240,U_1_n_241,U_1_n_242}),
        .reset(reset),
        .sbus_ack(sbus_ack),
        .sbus_addr(sbus_addr),
        .sbus_rd(sbus_rd),
        .sbus_rdata(sbus_rdata),
        .sbus_wdata(sbus_wdata),
        .sbus_we(sbus_we));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_ctrl U_2
       (.Q(dac0),
        .clk(clk),
        .dac1(dac1),
        .dac_sclk(dac_sclk),
        .dac_sdin0(dac_sdin0),
        .dac_sdin1(dac_sdin1),
        .dac_sync(dac_sync),
        .reset(reset),
        .sample_daq(sample_daq));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comp_signal_synchr U_3
       (.clk(clk),
        .signal_vec({buttons,sliders}),
        .signal_vec_q3({buttons_s,p_0_in,U_3_n_5,p_1_in,U_3_n_7}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnt_modulus U_4
       (.clk(clk),
        .\cnt_reg[15]_0 (cnt_reg),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_bridge_32 U_5
       (.D({U_5_n_4,U_5_n_5,U_5_n_6,U_5_n_7,U_5_n_8,U_5_n_9,U_5_n_10,U_5_n_11,U_5_n_12,U_5_n_13,U_5_n_14,U_5_n_15,U_5_n_16,U_5_n_17,U_5_n_18,U_5_n_19,U_5_n_20,U_5_n_21,U_5_n_22,U_5_n_23,U_5_n_24,U_5_n_25,U_5_n_26,U_5_n_27,U_5_n_28,U_5_n_29,U_5_n_30,U_5_n_31,U_5_n_32,U_5_n_33,U_5_n_34,U_5_n_35}),
        .E({U_5_n_0,U_5_n_1,U_5_n_2,U_5_n_3}),
        .Q(data0),
        .bus_ack(bus_ack),
        .\bus_din_tmp_reg[31] (bus_din),
        .bus_dout1(bus_dout1),
        .bus_dout110_out(bus_dout110_out),
        .bus_dout113_out(bus_dout113_out),
        .\bus_dout_int_reg[31] (bus_dout),
        .bus_we(bus_we),
        .clk(clk),
        .\reg_reg[127] (U_6_n_1),
        .reset(reset),
        .rxd(rxd),
        .sbus_ack0(sbus_ack0),
        .\sbus_rdata_reg[0] (U_6_n_33),
        .\sbus_rdata_reg[10] (U_6_n_23),
        .\sbus_rdata_reg[11] (U_6_n_22),
        .\sbus_rdata_reg[12] (U_6_n_21),
        .\sbus_rdata_reg[13] (U_6_n_20),
        .\sbus_rdata_reg[14] (U_6_n_19),
        .\sbus_rdata_reg[15] (U_6_n_18),
        .\sbus_rdata_reg[16] (U_6_n_17),
        .\sbus_rdata_reg[17] (U_6_n_16),
        .\sbus_rdata_reg[18] (U_6_n_15),
        .\sbus_rdata_reg[19] (U_6_n_14),
        .\sbus_rdata_reg[1] (U_6_n_32),
        .\sbus_rdata_reg[20] (U_6_n_13),
        .\sbus_rdata_reg[21] (U_6_n_12),
        .\sbus_rdata_reg[22] (U_6_n_11),
        .\sbus_rdata_reg[23] (U_6_n_10),
        .\sbus_rdata_reg[24] (U_6_n_9),
        .\sbus_rdata_reg[25] (U_6_n_8),
        .\sbus_rdata_reg[26] (U_6_n_7),
        .\sbus_rdata_reg[27] (U_6_n_6),
        .\sbus_rdata_reg[28] (U_6_n_5),
        .\sbus_rdata_reg[29] (U_6_n_4),
        .\sbus_rdata_reg[2] (U_6_n_31),
        .\sbus_rdata_reg[30] (U_6_n_3),
        .\sbus_rdata_reg[31] (U_6_n_2),
        .\sbus_rdata_reg[3] (U_6_n_30),
        .\sbus_rdata_reg[4] (U_6_n_29),
        .\sbus_rdata_reg[5] (U_6_n_28),
        .\sbus_rdata_reg[6] (U_6_n_27),
        .\sbus_rdata_reg[7] (U_6_n_26),
        .\sbus_rdata_reg[8] (U_6_n_25),
        .\sbus_rdata_reg[9] (U_6_n_24),
        .txd(txd));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_regs U_6
       (.D(bus_dout),
        .E({U_5_n_0,U_5_n_1,U_5_n_2,U_5_n_3}),
        .Q(data0),
        .bus_ack(bus_ack),
        .bus_dout1(bus_dout1),
        .bus_dout110_out(bus_dout110_out),
        .bus_dout113_out(bus_dout113_out),
        .bus_we(bus_we),
        .bus_we_q_reg_0(U_6_n_1),
        .clk(clk),
        .\frequency_reg[31] ({frequency_o,amplitude_o}),
        .\reg_din_reg[64]_0 (U_6_n_33),
        .\reg_din_reg[65]_0 (U_6_n_32),
        .\reg_din_reg[66]_0 (U_6_n_31),
        .\reg_din_reg[67]_0 (U_6_n_30),
        .\reg_din_reg[68]_0 (U_6_n_29),
        .\reg_din_reg[69]_0 (U_6_n_28),
        .\reg_din_reg[70]_0 (U_6_n_27),
        .\reg_din_reg[71]_0 (U_6_n_26),
        .\reg_din_reg[72]_0 (U_6_n_25),
        .\reg_din_reg[73]_0 (U_6_n_24),
        .\reg_din_reg[74]_0 (U_6_n_23),
        .\reg_din_reg[75]_0 (U_6_n_22),
        .\reg_din_reg[76]_0 (U_6_n_21),
        .\reg_din_reg[77]_0 (U_6_n_20),
        .\reg_din_reg[78]_0 (U_6_n_19),
        .\reg_din_reg[79]_0 (U_6_n_18),
        .\reg_din_reg[80]_0 (U_6_n_17),
        .\reg_din_reg[81]_0 (U_6_n_16),
        .\reg_din_reg[82]_0 (U_6_n_15),
        .\reg_din_reg[83]_0 (U_6_n_14),
        .\reg_din_reg[84]_0 (U_6_n_13),
        .\reg_din_reg[85]_0 (U_6_n_12),
        .\reg_din_reg[86]_0 (U_6_n_11),
        .\reg_din_reg[87]_0 (U_6_n_10),
        .\reg_din_reg[88]_0 (U_6_n_9),
        .\reg_din_reg[89]_0 (U_6_n_8),
        .\reg_din_reg[90]_0 (U_6_n_7),
        .\reg_din_reg[91]_0 (U_6_n_6),
        .\reg_din_reg[92]_0 (U_6_n_5),
        .\reg_din_reg[93]_0 (U_6_n_4),
        .\reg_din_reg[94]_0 (U_6_n_3),
        .\reg_din_reg[95]_0 (U_6_n_2),
        .\reg_reg[31]_0 ({U_6_n_98,U_6_n_99,U_6_n_100,U_6_n_101,U_6_n_102,U_6_n_103,U_6_n_104,U_6_n_105,U_6_n_106,U_6_n_107,U_6_n_108,U_6_n_109,U_6_n_110,U_6_n_111,U_6_n_112,U_6_n_113,U_6_n_114,U_6_n_115,U_6_n_116,U_6_n_117,U_6_n_118,U_6_n_119,U_6_n_120,U_6_n_121,U_6_n_122,U_6_n_123,U_6_n_124,U_6_n_125,U_6_n_126,U_6_n_127,U_6_n_128,U_6_n_129}),
        .\reg_reg[63]_0 ({U_6_n_130,U_6_n_131,U_6_n_132,U_6_n_133,U_6_n_134,U_6_n_135,U_6_n_136,U_6_n_137,U_6_n_138,U_6_n_139,U_6_n_140,U_6_n_141,U_6_n_142,U_6_n_143,U_6_n_144,U_6_n_145,U_6_n_146,U_6_n_147,U_6_n_148,U_6_n_149,U_6_n_150,U_6_n_151,U_6_n_152,U_6_n_153,U_6_n_154,U_6_n_155,U_6_n_156,U_6_n_157,U_6_n_158,U_6_n_159,U_6_n_160,U_6_n_161}),
        .reset(reset),
        .sbus_ack0(sbus_ack0),
        .\sbus_rdata_reg[31]_0 (bus_din),
        .\sbus_rdata_reg[31]_1 ({U_5_n_4,U_5_n_5,U_5_n_6,U_5_n_7,U_5_n_8,U_5_n_9,U_5_n_10,U_5_n_11,U_5_n_12,U_5_n_13,U_5_n_14,U_5_n_15,U_5_n_16,U_5_n_17,U_5_n_18,U_5_n_19,U_5_n_20,U_5_n_21,U_5_n_22,U_5_n_23,U_5_n_24,U_5_n_25,U_5_n_26,U_5_n_27,U_5_n_28,U_5_n_29,U_5_n_30,U_5_n_31,U_5_n_32,U_5_n_33,U_5_n_34,U_5_n_35}),
        .signal_vec_q3(p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comp_timer U_7
       (.clk(clk),
        .reset(reset),
        .sample_daq(sample_daq));
  FDRE \amplitude_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_129),
        .Q(\amplitude_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \amplitude_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_119),
        .Q(\amplitude_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \amplitude_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_118),
        .Q(\amplitude_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \amplitude_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_117),
        .Q(\amplitude_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \amplitude_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_116),
        .Q(\amplitude_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \amplitude_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_115),
        .Q(\amplitude_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \amplitude_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_114),
        .Q(\amplitude_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \amplitude_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_113),
        .Q(\amplitude_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \amplitude_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_112),
        .Q(\amplitude_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \amplitude_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_111),
        .Q(\amplitude_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \amplitude_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_110),
        .Q(\amplitude_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \amplitude_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_128),
        .Q(\amplitude_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \amplitude_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_109),
        .Q(\amplitude_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \amplitude_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_108),
        .Q(\amplitude_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \amplitude_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_107),
        .Q(\amplitude_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \amplitude_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_106),
        .Q(\amplitude_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \amplitude_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_105),
        .Q(\amplitude_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \amplitude_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_104),
        .Q(\amplitude_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \amplitude_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_103),
        .Q(\amplitude_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \amplitude_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_102),
        .Q(\amplitude_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \amplitude_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_101),
        .Q(\amplitude_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \amplitude_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_100),
        .Q(\amplitude_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \amplitude_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_127),
        .Q(\amplitude_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \amplitude_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_99),
        .Q(\amplitude_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \amplitude_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_98),
        .Q(\amplitude_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \amplitude_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_126),
        .Q(\amplitude_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \amplitude_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_125),
        .Q(\amplitude_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \amplitude_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_124),
        .Q(\amplitude_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \amplitude_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_123),
        .Q(\amplitude_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \amplitude_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_122),
        .Q(\amplitude_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \amplitude_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_121),
        .Q(\amplitude_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \amplitude_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_120),
        .Q(\amplitude_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \dac0_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(U_0_n_5),
        .Q(dac0[10]),
        .R(1'b0));
  FDRE \dac0_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(U_0_n_4),
        .Q(dac0[11]),
        .R(1'b0));
  FDRE \dac0_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(U_0_n_3),
        .Q(dac0[12]),
        .R(1'b0));
  FDRE \dac0_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(U_0_n_2),
        .Q(dac0[13]),
        .R(1'b0));
  FDRE \dac0_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(U_0_n_1),
        .Q(dac0[14]),
        .R(1'b0));
  FDRE \dac0_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(U_0_n_0),
        .Q(dac0[15]),
        .R(1'b0));
  FDRE \dac0_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(U_0_n_11),
        .Q(dac0[4]),
        .R(1'b0));
  FDRE \dac0_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(U_0_n_10),
        .Q(dac0[5]),
        .R(1'b0));
  FDRE \dac0_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(U_0_n_9),
        .Q(dac0[6]),
        .R(1'b0));
  FDRE \dac0_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(U_0_n_8),
        .Q(dac0[7]),
        .R(1'b0));
  FDRE \dac0_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(U_0_n_7),
        .Q(dac0[8]),
        .R(1'b0));
  FDRE \dac0_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(U_0_n_6),
        .Q(dac0[9]),
        .R(1'b0));
  FDRE \dac1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(U_1_n_240),
        .Q(dac1[10]),
        .R(1'b0));
  FDRE \dac1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(U_1_n_239),
        .Q(dac1[11]),
        .R(1'b0));
  FDRE \dac1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(U_1_n_238),
        .Q(dac1[12]),
        .R(1'b0));
  FDRE \dac1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(U_1_n_237),
        .Q(dac1[13]),
        .R(1'b0));
  FDRE \dac1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(U_1_n_236),
        .Q(dac1[14]),
        .R(1'b0));
  FDRE \dac1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(U_1_n_235),
        .Q(dac1[15]),
        .R(1'b0));
  FDRE \dac1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(cnt_reg[4]),
        .Q(dac1[4]),
        .R(p_1_in));
  FDRE \dac1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(cnt_reg[5]),
        .Q(dac1[5]),
        .R(p_1_in));
  FDRE \dac1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(cnt_reg[6]),
        .Q(dac1[6]),
        .R(p_1_in));
  FDRE \dac1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(cnt_reg[7]),
        .Q(dac1[7]),
        .R(p_1_in));
  FDRE \dac1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(U_1_n_242),
        .Q(dac1[8]),
        .R(1'b0));
  FDRE \dac1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(U_1_n_241),
        .Q(dac1[9]),
        .R(1'b0));
  FDRE \frequency_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_161),
        .Q(\frequency_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \frequency_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_151),
        .Q(\frequency_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \frequency_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_150),
        .Q(\frequency_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \frequency_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_149),
        .Q(\frequency_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \frequency_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_148),
        .Q(\frequency_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \frequency_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_147),
        .Q(\frequency_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \frequency_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_146),
        .Q(\frequency_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \frequency_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_145),
        .Q(\frequency_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \frequency_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_144),
        .Q(\frequency_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \frequency_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_143),
        .Q(\frequency_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \frequency_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_142),
        .Q(\frequency_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \frequency_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_160),
        .Q(\frequency_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \frequency_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_141),
        .Q(\frequency_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \frequency_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_140),
        .Q(\frequency_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \frequency_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_139),
        .Q(\frequency_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \frequency_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_138),
        .Q(\frequency_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \frequency_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_137),
        .Q(\frequency_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \frequency_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_136),
        .Q(\frequency_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \frequency_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_135),
        .Q(\frequency_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \frequency_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_134),
        .Q(\frequency_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \frequency_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_133),
        .Q(\frequency_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \frequency_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_132),
        .Q(\frequency_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \frequency_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_159),
        .Q(\frequency_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \frequency_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_131),
        .Q(\frequency_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \frequency_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_130),
        .Q(\frequency_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \frequency_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_158),
        .Q(\frequency_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \frequency_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_157),
        .Q(\frequency_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \frequency_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_156),
        .Q(\frequency_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \frequency_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_155),
        .Q(\frequency_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \frequency_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_154),
        .Q(\frequency_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \frequency_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_153),
        .Q(\frequency_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \frequency_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(U_6_n_152),
        .Q(\frequency_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \pmod_jc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(pmod_jc[0]),
        .R(1'b0));
  FDRE \pmod_jc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(pmod_jc[1]),
        .R(1'b0));
  FDRE \pmod_jc_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(pmod_jc[2]),
        .R(1'b0));
  FDRE \pmod_jc_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(pmod_jc[3]),
        .R(1'b0));
  FDRE \pmod_jc_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(pmod_jc[4]),
        .R(1'b0));
  FDRE \pmod_jc_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(pmod_jc[5]),
        .R(1'b0));
  FDRE \pmod_jc_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(pmod_jc[6]),
        .R(1'b0));
  FDRE \pmod_jc_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(pmod_jc[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_bridge_32
   (E,
    D,
    bus_dout110_out,
    bus_dout1,
    bus_dout113_out,
    sbus_ack0,
    bus_we,
    txd,
    \bus_dout_int_reg[31] ,
    reset,
    \reg_reg[127] ,
    bus_ack,
    \sbus_rdata_reg[0] ,
    Q,
    \sbus_rdata_reg[1] ,
    \sbus_rdata_reg[2] ,
    \sbus_rdata_reg[3] ,
    \sbus_rdata_reg[4] ,
    \sbus_rdata_reg[5] ,
    \sbus_rdata_reg[6] ,
    \sbus_rdata_reg[7] ,
    \sbus_rdata_reg[8] ,
    \sbus_rdata_reg[9] ,
    \sbus_rdata_reg[10] ,
    \sbus_rdata_reg[11] ,
    \sbus_rdata_reg[12] ,
    \sbus_rdata_reg[13] ,
    \sbus_rdata_reg[14] ,
    \sbus_rdata_reg[15] ,
    \sbus_rdata_reg[16] ,
    \sbus_rdata_reg[17] ,
    \sbus_rdata_reg[18] ,
    \sbus_rdata_reg[19] ,
    \sbus_rdata_reg[20] ,
    \sbus_rdata_reg[21] ,
    \sbus_rdata_reg[22] ,
    \sbus_rdata_reg[23] ,
    \sbus_rdata_reg[24] ,
    \sbus_rdata_reg[25] ,
    \sbus_rdata_reg[26] ,
    \sbus_rdata_reg[27] ,
    \sbus_rdata_reg[28] ,
    \sbus_rdata_reg[29] ,
    \sbus_rdata_reg[30] ,
    \sbus_rdata_reg[31] ,
    clk,
    rxd,
    \bus_din_tmp_reg[31] );
  output [3:0]E;
  output [31:0]D;
  output bus_dout110_out;
  output bus_dout1;
  output bus_dout113_out;
  output sbus_ack0;
  output bus_we;
  output txd;
  output [31:0]\bus_dout_int_reg[31] ;
  input reset;
  input \reg_reg[127] ;
  input bus_ack;
  input \sbus_rdata_reg[0] ;
  input [31:0]Q;
  input \sbus_rdata_reg[1] ;
  input \sbus_rdata_reg[2] ;
  input \sbus_rdata_reg[3] ;
  input \sbus_rdata_reg[4] ;
  input \sbus_rdata_reg[5] ;
  input \sbus_rdata_reg[6] ;
  input \sbus_rdata_reg[7] ;
  input \sbus_rdata_reg[8] ;
  input \sbus_rdata_reg[9] ;
  input \sbus_rdata_reg[10] ;
  input \sbus_rdata_reg[11] ;
  input \sbus_rdata_reg[12] ;
  input \sbus_rdata_reg[13] ;
  input \sbus_rdata_reg[14] ;
  input \sbus_rdata_reg[15] ;
  input \sbus_rdata_reg[16] ;
  input \sbus_rdata_reg[17] ;
  input \sbus_rdata_reg[18] ;
  input \sbus_rdata_reg[19] ;
  input \sbus_rdata_reg[20] ;
  input \sbus_rdata_reg[21] ;
  input \sbus_rdata_reg[22] ;
  input \sbus_rdata_reg[23] ;
  input \sbus_rdata_reg[24] ;
  input \sbus_rdata_reg[25] ;
  input \sbus_rdata_reg[26] ;
  input \sbus_rdata_reg[27] ;
  input \sbus_rdata_reg[28] ;
  input \sbus_rdata_reg[29] ;
  input \sbus_rdata_reg[30] ;
  input \sbus_rdata_reg[31] ;
  input clk;
  input rxd;
  input [31:0]\bus_din_tmp_reg[31] ;

  wire [31:0]D;
  wire [3:0]E;
  wire \I1/current_state ;
  wire [31:0]Q;
  wire bus_ack;
  wire [3:0]bus_addr_int;
  wire [14:1]bus_addr_int0;
  wire [31:0]\bus_din_tmp_reg[31] ;
  wire bus_dout1;
  wire bus_dout110_out;
  wire bus_dout113_out;
  wire [31:0]\bus_dout_int_reg[31] ;
  wire bus_we;
  wire clk;
  wire cmd_par;
  wire cmd_we;
  wire \g0.I1_n_0 ;
  wire \g0.I1_n_48 ;
  wire \g0.I1_n_57 ;
  wire \g0.I1_n_58 ;
  wire \g0.I1_n_6 ;
  wire \g0.I1_n_91 ;
  wire \g0.I1_n_92 ;
  wire \g0.I1_n_94 ;
  wire \g0.I1_n_95 ;
  wire \g0.I1_n_96 ;
  wire \g0.I1_n_97 ;
  wire \g0.I6_n_10 ;
  wire \g0.I6_n_11 ;
  wire \g0.I6_n_12 ;
  wire \g0.I6_n_13 ;
  wire \g0.I6_n_14 ;
  wire \g0.I6_n_15 ;
  wire \g0.I6_n_16 ;
  wire \g0.I6_n_21 ;
  wire \g0.I6_n_22 ;
  wire \g0.I6_n_23 ;
  wire \g0.I6_n_24 ;
  wire \g0.I6_n_25 ;
  wire \g0.I6_n_26 ;
  wire \g0.I6_n_27 ;
  wire \g0.I6_n_28 ;
  wire \g0.I6_n_29 ;
  wire \g0.I6_n_3 ;
  wire \g0.I6_n_30 ;
  wire \g0.I6_n_31 ;
  wire \g0.I6_n_32 ;
  wire \g0.I6_n_33 ;
  wire \g0.I6_n_5 ;
  wire \g0.I6_n_6 ;
  wire \g0.I6_n_8 ;
  wire \g0.I6_n_9 ;
  wire [5:5]num;
  wire p_0_in0;
  wire [4:4]p_1_in;
  wire \reg_reg[127] ;
  wire reset;
  wire [3:0]rx_csm_current_state;
  wire rxd;
  wire sbus_ack0;
  wire \sbus_rdata_reg[0] ;
  wire \sbus_rdata_reg[10] ;
  wire \sbus_rdata_reg[11] ;
  wire \sbus_rdata_reg[12] ;
  wire \sbus_rdata_reg[13] ;
  wire \sbus_rdata_reg[14] ;
  wire \sbus_rdata_reg[15] ;
  wire \sbus_rdata_reg[16] ;
  wire \sbus_rdata_reg[17] ;
  wire \sbus_rdata_reg[18] ;
  wire \sbus_rdata_reg[19] ;
  wire \sbus_rdata_reg[1] ;
  wire \sbus_rdata_reg[20] ;
  wire \sbus_rdata_reg[21] ;
  wire \sbus_rdata_reg[22] ;
  wire \sbus_rdata_reg[23] ;
  wire \sbus_rdata_reg[24] ;
  wire \sbus_rdata_reg[25] ;
  wire \sbus_rdata_reg[26] ;
  wire \sbus_rdata_reg[27] ;
  wire \sbus_rdata_reg[28] ;
  wire \sbus_rdata_reg[29] ;
  wire \sbus_rdata_reg[2] ;
  wire \sbus_rdata_reg[30] ;
  wire \sbus_rdata_reg[31] ;
  wire \sbus_rdata_reg[3] ;
  wire \sbus_rdata_reg[4] ;
  wire \sbus_rdata_reg[5] ;
  wire \sbus_rdata_reg[6] ;
  wire \sbus_rdata_reg[7] ;
  wire \sbus_rdata_reg[8] ;
  wire \sbus_rdata_reg[9] ;
  wire tx_ack;
  wire [5:5]tx_reg;
  wire txd;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bus_bridge_16 \g0.I1 
       (.D(D),
        .E(E),
        .Q(rx_csm_current_state),
        .SR(\g0.I1_n_48 ),
        .bus_ack(bus_ack),
        .bus_addr_int(bus_addr_int),
        .\bus_addr_int_reg[0]_0 ({p_0_in0,\g0.I6_n_5 ,\g0.I6_n_6 }),
        .\bus_addr_int_reg[14]_0 ({\g0.I6_n_23 ,\g0.I6_n_24 ,\g0.I6_n_25 ,\g0.I6_n_26 ,\g0.I6_n_27 ,\g0.I6_n_28 ,\g0.I6_n_29 }),
        .\bus_addr_int_reg[15]_0 ({bus_addr_int0[14:13],bus_addr_int0[10:9],bus_addr_int0[6:5],bus_addr_int0[1]}),
        .\bus_din_tmp_reg[31]_0 (\bus_din_tmp_reg[31] ),
        .bus_dout1(bus_dout1),
        .bus_dout110_out(bus_dout110_out),
        .bus_dout113_out(bus_dout113_out),
        .\bus_dout_int_reg[16]_0 (\g0.I6_n_32 ),
        .\bus_dout_int_reg[20]_0 (\g0.I6_n_33 ),
        .\bus_dout_int_reg[31]_0 (\bus_dout_int_reg[31] ),
        .bus_we(bus_we),
        .clk(clk),
        .cmd_par(cmd_par),
        .cmd_par_reg_0(\g0.I6_n_14 ),
        .cmd_we(cmd_we),
        .current_state(\I1/current_state ),
        .lock_rx_reg_0(\g0.I1_n_94 ),
        .lock_rx_reg_1(\g0.I1_n_96 ),
        .lock_rx_reg_2(\g0.I1_n_97 ),
        .\num_reg[2]_0 (\g0.I1_n_57 ),
        .\num_reg[2]_1 (\g0.I6_n_21 ),
        .\num_reg[5]_0 (num),
        .\num_reg[5]_1 (\g0.I6_n_22 ),
        .\reg_reg[127] (\reg_reg[127] ),
        .reset(reset),
        .response_en_rx_reg_0(\g0.I1_n_0 ),
        .\response_nibble_rx_reg[1]_0 (\g0.I1_n_95 ),
        .\response_nibble_rx_reg[3]_0 (p_1_in),
        .\rx_csm_current_state[1]_i_2_0 (\g0.I6_n_31 ),
        .\rx_csm_current_state_reg[1]_0 (\g0.I1_n_91 ),
        .\rx_csm_current_state_reg[1]_1 ({\g0.I6_n_8 ,\g0.I6_n_9 }),
        .\rx_csm_current_state_reg[2]_0 (\g0.I1_n_6 ),
        .\rx_csm_current_state_reg[2]_1 (\g0.I6_n_13 ),
        .\rx_csm_current_state_reg[2]_2 (\g0.I6_n_3 ),
        .\rx_csm_current_state_reg[3]_0 (\g0.I6_n_12 ),
        .\rx_csm_current_state_reg[3]_1 (\g0.I6_n_16 ),
        .\rx_csm_current_state_reg[4]_0 (\g0.I1_n_58 ),
        .\rx_csm_current_state_reg[4]_1 (\g0.I1_n_92 ),
        .\rx_csm_current_state_reg[4]_2 (\g0.I6_n_30 ),
        .\rx_csm_current_state_reg[4]_3 (\g0.I6_n_11 ),
        .\rx_csm_current_state_reg[4]_4 (\g0.I6_n_10 ),
        .\rx_csm_current_state_reg[5]_0 (\g0.I6_n_15 ),
        .sbus_ack0(sbus_ack0),
        .\sbus_rdata_reg[0] (\sbus_rdata_reg[0] ),
        .\sbus_rdata_reg[10] (\sbus_rdata_reg[10] ),
        .\sbus_rdata_reg[11] (\sbus_rdata_reg[11] ),
        .\sbus_rdata_reg[12] (\sbus_rdata_reg[12] ),
        .\sbus_rdata_reg[13] (\sbus_rdata_reg[13] ),
        .\sbus_rdata_reg[14] (\sbus_rdata_reg[14] ),
        .\sbus_rdata_reg[15] (\sbus_rdata_reg[15] ),
        .\sbus_rdata_reg[16] (\sbus_rdata_reg[16] ),
        .\sbus_rdata_reg[17] (\sbus_rdata_reg[17] ),
        .\sbus_rdata_reg[18] (\sbus_rdata_reg[18] ),
        .\sbus_rdata_reg[19] (\sbus_rdata_reg[19] ),
        .\sbus_rdata_reg[1] (\sbus_rdata_reg[1] ),
        .\sbus_rdata_reg[20] (\sbus_rdata_reg[20] ),
        .\sbus_rdata_reg[21] (\sbus_rdata_reg[21] ),
        .\sbus_rdata_reg[22] (\sbus_rdata_reg[22] ),
        .\sbus_rdata_reg[23] (\sbus_rdata_reg[23] ),
        .\sbus_rdata_reg[24] (\sbus_rdata_reg[24] ),
        .\sbus_rdata_reg[25] (\sbus_rdata_reg[25] ),
        .\sbus_rdata_reg[26] (\sbus_rdata_reg[26] ),
        .\sbus_rdata_reg[27] (\sbus_rdata_reg[27] ),
        .\sbus_rdata_reg[28] (\sbus_rdata_reg[28] ),
        .\sbus_rdata_reg[29] (\sbus_rdata_reg[29] ),
        .\sbus_rdata_reg[2] (\sbus_rdata_reg[2] ),
        .\sbus_rdata_reg[30] (\sbus_rdata_reg[30] ),
        .\sbus_rdata_reg[31] (Q),
        .\sbus_rdata_reg[31]_0 (\sbus_rdata_reg[31] ),
        .\sbus_rdata_reg[3] (\sbus_rdata_reg[3] ),
        .\sbus_rdata_reg[4] (\sbus_rdata_reg[4] ),
        .\sbus_rdata_reg[5] (\sbus_rdata_reg[5] ),
        .\sbus_rdata_reg[6] (\sbus_rdata_reg[6] ),
        .\sbus_rdata_reg[7] (\sbus_rdata_reg[7] ),
        .\sbus_rdata_reg[8] (\sbus_rdata_reg[8] ),
        .\sbus_rdata_reg[9] (\sbus_rdata_reg[9] ),
        .tx_ack(tx_ack),
        .\tx_reg_reg[4] (tx_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_top \g0.I6 
       (.D(p_1_in),
        .Q({p_0_in0,\g0.I6_n_5 ,\g0.I6_n_6 }),
        .SR(\g0.I1_n_48 ),
        .bus_ack(bus_ack),
        .bus_addr_int(bus_addr_int),
        .\bus_addr_int_reg[14] ({bus_addr_int0[14:13],bus_addr_int0[10:9],bus_addr_int0[6:5],bus_addr_int0[1]}),
        .\bus_addr_int_reg[5] (rx_csm_current_state),
        .clk(clk),
        .cmd_par(cmd_par),
        .cmd_par_reg(\g0.I6_n_14 ),
        .cmd_we(cmd_we),
        .current_state(\I1/current_state ),
        .current_state_reg(\g0.I1_n_0 ),
        .\dout_int_reg[0] (\g0.I6_n_11 ),
        .\dout_int_reg[1] (\g0.I6_n_12 ),
        .\dout_int_reg[1]_0 (\g0.I6_n_22 ),
        .\dout_int_reg[4] (\g0.I6_n_15 ),
        .\dout_int_reg[5] (\g0.I6_n_16 ),
        .\dout_int_reg[6] ({\g0.I6_n_8 ,\g0.I6_n_9 }),
        .\dout_int_reg[6]_0 (\g0.I6_n_10 ),
        .\num_reg[5] (num),
        .\num_reg[5]_0 (\g0.I1_n_57 ),
        .reset(reset),
        .reset_0(\g0.I6_n_3 ),
        .reset_1(\g0.I6_n_13 ),
        .rx_ack_cld_reg(\g0.I6_n_21 ),
        .rx_ack_cld_reg_0(\g0.I6_n_30 ),
        .rx_ack_cld_reg_1(\g0.I6_n_32 ),
        .rx_ack_cld_reg_2(\g0.I6_n_33 ),
        .\rx_csm_current_state_reg[0] (\g0.I1_n_92 ),
        .\rx_csm_current_state_reg[0]_0 (\g0.I1_n_6 ),
        .\rx_csm_current_state_reg[0]_1 (\g0.I1_n_91 ),
        .\rx_csm_current_state_reg[1] (\g0.I1_n_58 ),
        .\rx_csm_current_state_reg[3] ({\g0.I6_n_23 ,\g0.I6_n_24 ,\g0.I6_n_25 ,\g0.I6_n_26 ,\g0.I6_n_27 ,\g0.I6_n_28 ,\g0.I6_n_29 }),
        .rxd(rxd),
        .tx_ack(tx_ack),
        .tx_ack_cld_reg(\g0.I6_n_31 ),
        .\tx_reg_reg[1] (\g0.I1_n_95 ),
        .\tx_reg_reg[2] (\g0.I1_n_96 ),
        .\tx_reg_reg[3] (\g0.I1_n_97 ),
        .\tx_reg_reg[5] (tx_reg),
        .\tx_reg_reg[6] (\g0.I1_n_94 ),
        .txd(txd));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_regs
   (bus_ack,
    bus_we_q_reg_0,
    \reg_din_reg[95]_0 ,
    \reg_din_reg[94]_0 ,
    \reg_din_reg[93]_0 ,
    \reg_din_reg[92]_0 ,
    \reg_din_reg[91]_0 ,
    \reg_din_reg[90]_0 ,
    \reg_din_reg[89]_0 ,
    \reg_din_reg[88]_0 ,
    \reg_din_reg[87]_0 ,
    \reg_din_reg[86]_0 ,
    \reg_din_reg[85]_0 ,
    \reg_din_reg[84]_0 ,
    \reg_din_reg[83]_0 ,
    \reg_din_reg[82]_0 ,
    \reg_din_reg[81]_0 ,
    \reg_din_reg[80]_0 ,
    \reg_din_reg[79]_0 ,
    \reg_din_reg[78]_0 ,
    \reg_din_reg[77]_0 ,
    \reg_din_reg[76]_0 ,
    \reg_din_reg[75]_0 ,
    \reg_din_reg[74]_0 ,
    \reg_din_reg[73]_0 ,
    \reg_din_reg[72]_0 ,
    \reg_din_reg[71]_0 ,
    \reg_din_reg[70]_0 ,
    \reg_din_reg[69]_0 ,
    \reg_din_reg[68]_0 ,
    \reg_din_reg[67]_0 ,
    \reg_din_reg[66]_0 ,
    \reg_din_reg[65]_0 ,
    \reg_din_reg[64]_0 ,
    Q,
    \sbus_rdata_reg[31]_0 ,
    \reg_reg[31]_0 ,
    \reg_reg[63]_0 ,
    sbus_ack0,
    clk,
    bus_we,
    bus_dout113_out,
    bus_dout1,
    bus_dout110_out,
    reset,
    E,
    D,
    \sbus_rdata_reg[31]_1 ,
    \frequency_reg[31] ,
    signal_vec_q3);
  output bus_ack;
  output bus_we_q_reg_0;
  output \reg_din_reg[95]_0 ;
  output \reg_din_reg[94]_0 ;
  output \reg_din_reg[93]_0 ;
  output \reg_din_reg[92]_0 ;
  output \reg_din_reg[91]_0 ;
  output \reg_din_reg[90]_0 ;
  output \reg_din_reg[89]_0 ;
  output \reg_din_reg[88]_0 ;
  output \reg_din_reg[87]_0 ;
  output \reg_din_reg[86]_0 ;
  output \reg_din_reg[85]_0 ;
  output \reg_din_reg[84]_0 ;
  output \reg_din_reg[83]_0 ;
  output \reg_din_reg[82]_0 ;
  output \reg_din_reg[81]_0 ;
  output \reg_din_reg[80]_0 ;
  output \reg_din_reg[79]_0 ;
  output \reg_din_reg[78]_0 ;
  output \reg_din_reg[77]_0 ;
  output \reg_din_reg[76]_0 ;
  output \reg_din_reg[75]_0 ;
  output \reg_din_reg[74]_0 ;
  output \reg_din_reg[73]_0 ;
  output \reg_din_reg[72]_0 ;
  output \reg_din_reg[71]_0 ;
  output \reg_din_reg[70]_0 ;
  output \reg_din_reg[69]_0 ;
  output \reg_din_reg[68]_0 ;
  output \reg_din_reg[67]_0 ;
  output \reg_din_reg[66]_0 ;
  output \reg_din_reg[65]_0 ;
  output \reg_din_reg[64]_0 ;
  output [31:0]Q;
  output [31:0]\sbus_rdata_reg[31]_0 ;
  output [31:0]\reg_reg[31]_0 ;
  output [31:0]\reg_reg[63]_0 ;
  input sbus_ack0;
  input clk;
  input bus_we;
  input bus_dout113_out;
  input bus_dout1;
  input bus_dout110_out;
  input reset;
  input [3:0]E;
  input [31:0]D;
  input [31:0]\sbus_rdata_reg[31]_1 ;
  input [63:0]\frequency_reg[31] ;
  input [0:0]signal_vec_q3;

  wire [31:0]D;
  wire [3:0]E;
  wire [31:0]Q;
  wire [31:0]amplitude;
  wire bus_ack;
  wire bus_dout1;
  wire bus_dout110_out;
  wire bus_dout113_out;
  wire bus_we;
  wire bus_we_q_reg_0;
  wire clk;
  wire [31:0]data1;
  wire [31:0]data2;
  wire [31:0]frequency;
  wire [63:0]\frequency_reg[31] ;
  wire [127:64]\reg ;
  wire \reg_din_reg[64]_0 ;
  wire \reg_din_reg[65]_0 ;
  wire \reg_din_reg[66]_0 ;
  wire \reg_din_reg[67]_0 ;
  wire \reg_din_reg[68]_0 ;
  wire \reg_din_reg[69]_0 ;
  wire \reg_din_reg[70]_0 ;
  wire \reg_din_reg[71]_0 ;
  wire \reg_din_reg[72]_0 ;
  wire \reg_din_reg[73]_0 ;
  wire \reg_din_reg[74]_0 ;
  wire \reg_din_reg[75]_0 ;
  wire \reg_din_reg[76]_0 ;
  wire \reg_din_reg[77]_0 ;
  wire \reg_din_reg[78]_0 ;
  wire \reg_din_reg[79]_0 ;
  wire \reg_din_reg[80]_0 ;
  wire \reg_din_reg[81]_0 ;
  wire \reg_din_reg[82]_0 ;
  wire \reg_din_reg[83]_0 ;
  wire \reg_din_reg[84]_0 ;
  wire \reg_din_reg[85]_0 ;
  wire \reg_din_reg[86]_0 ;
  wire \reg_din_reg[87]_0 ;
  wire \reg_din_reg[88]_0 ;
  wire \reg_din_reg[89]_0 ;
  wire \reg_din_reg[90]_0 ;
  wire \reg_din_reg[91]_0 ;
  wire \reg_din_reg[92]_0 ;
  wire \reg_din_reg[93]_0 ;
  wire \reg_din_reg[94]_0 ;
  wire \reg_din_reg[95]_0 ;
  wire \reg_din_reg_n_0_[0] ;
  wire \reg_din_reg_n_0_[10] ;
  wire \reg_din_reg_n_0_[11] ;
  wire \reg_din_reg_n_0_[12] ;
  wire \reg_din_reg_n_0_[13] ;
  wire \reg_din_reg_n_0_[14] ;
  wire \reg_din_reg_n_0_[15] ;
  wire \reg_din_reg_n_0_[16] ;
  wire \reg_din_reg_n_0_[17] ;
  wire \reg_din_reg_n_0_[18] ;
  wire \reg_din_reg_n_0_[19] ;
  wire \reg_din_reg_n_0_[1] ;
  wire \reg_din_reg_n_0_[20] ;
  wire \reg_din_reg_n_0_[21] ;
  wire \reg_din_reg_n_0_[22] ;
  wire \reg_din_reg_n_0_[23] ;
  wire \reg_din_reg_n_0_[24] ;
  wire \reg_din_reg_n_0_[25] ;
  wire \reg_din_reg_n_0_[26] ;
  wire \reg_din_reg_n_0_[27] ;
  wire \reg_din_reg_n_0_[28] ;
  wire \reg_din_reg_n_0_[29] ;
  wire \reg_din_reg_n_0_[2] ;
  wire \reg_din_reg_n_0_[30] ;
  wire \reg_din_reg_n_0_[31] ;
  wire \reg_din_reg_n_0_[3] ;
  wire \reg_din_reg_n_0_[4] ;
  wire \reg_din_reg_n_0_[5] ;
  wire \reg_din_reg_n_0_[6] ;
  wire \reg_din_reg_n_0_[7] ;
  wire \reg_din_reg_n_0_[8] ;
  wire \reg_din_reg_n_0_[9] ;
  wire [31:0]\reg_reg[31]_0 ;
  wire [31:0]\reg_reg[63]_0 ;
  wire reset;
  wire sbus_ack0;
  wire [31:0]\sbus_rdata_reg[31]_0 ;
  wire [31:0]\sbus_rdata_reg[31]_1 ;
  wire [0:0]signal_vec_q3;

  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp__0_i_1
       (.I0(amplitude[31]),
        .I1(\frequency_reg[31] [31]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [31]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp__0_i_10
       (.I0(amplitude[22]),
        .I1(\frequency_reg[31] [22]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp__0_i_11
       (.I0(amplitude[21]),
        .I1(\frequency_reg[31] [21]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp__0_i_12
       (.I0(amplitude[20]),
        .I1(\frequency_reg[31] [20]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp__0_i_13
       (.I0(amplitude[19]),
        .I1(\frequency_reg[31] [19]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp__0_i_14
       (.I0(amplitude[18]),
        .I1(\frequency_reg[31] [18]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp__0_i_15
       (.I0(amplitude[17]),
        .I1(\frequency_reg[31] [17]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp__0_i_2
       (.I0(amplitude[30]),
        .I1(\frequency_reg[31] [30]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp__0_i_3
       (.I0(amplitude[29]),
        .I1(\frequency_reg[31] [29]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp__0_i_4
       (.I0(amplitude[28]),
        .I1(\frequency_reg[31] [28]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp__0_i_5
       (.I0(amplitude[27]),
        .I1(\frequency_reg[31] [27]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp__0_i_6
       (.I0(amplitude[26]),
        .I1(\frequency_reg[31] [26]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp__0_i_7
       (.I0(amplitude[25]),
        .I1(\frequency_reg[31] [25]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp__0_i_8
       (.I0(amplitude[24]),
        .I1(\frequency_reg[31] [24]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp__0_i_9
       (.I0(amplitude[23]),
        .I1(\frequency_reg[31] [23]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp_i_1
       (.I0(amplitude[16]),
        .I1(\frequency_reg[31] [16]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp_i_10
       (.I0(amplitude[7]),
        .I1(\frequency_reg[31] [7]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp_i_11
       (.I0(amplitude[6]),
        .I1(\frequency_reg[31] [6]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp_i_12
       (.I0(amplitude[5]),
        .I1(\frequency_reg[31] [5]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp_i_13
       (.I0(amplitude[4]),
        .I1(\frequency_reg[31] [4]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp_i_14
       (.I0(amplitude[3]),
        .I1(\frequency_reg[31] [3]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp_i_15
       (.I0(amplitude[2]),
        .I1(\frequency_reg[31] [2]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp_i_16
       (.I0(amplitude[1]),
        .I1(\frequency_reg[31] [1]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp_i_17
       (.I0(amplitude[0]),
        .I1(\frequency_reg[31] [0]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp_i_2
       (.I0(amplitude[15]),
        .I1(\frequency_reg[31] [15]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp_i_3
       (.I0(amplitude[14]),
        .I1(\frequency_reg[31] [14]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp_i_4
       (.I0(amplitude[13]),
        .I1(\frequency_reg[31] [13]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp_i_5
       (.I0(amplitude[12]),
        .I1(\frequency_reg[31] [12]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp_i_6
       (.I0(amplitude[11]),
        .I1(\frequency_reg[31] [11]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp_i_7
       (.I0(amplitude[10]),
        .I1(\frequency_reg[31] [10]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp_i_8
       (.I0(amplitude[9]),
        .I1(\frequency_reg[31] [9]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    Product_mul_temp_i_9
       (.I0(amplitude[8]),
        .I1(\frequency_reg[31] [8]),
        .I2(signal_vec_q3),
        .O(\reg_reg[31]_0 [8]));
  FDRE bus_we_q_reg
       (.C(clk),
        .CE(1'b1),
        .D(bus_we),
        .Q(bus_we_q_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[0]_i_1 
       (.I0(frequency[0]),
        .I1(\frequency_reg[31] [32]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[10]_i_1 
       (.I0(frequency[10]),
        .I1(\frequency_reg[31] [42]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[11]_i_1 
       (.I0(frequency[11]),
        .I1(\frequency_reg[31] [43]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[12]_i_1 
       (.I0(frequency[12]),
        .I1(\frequency_reg[31] [44]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[13]_i_1 
       (.I0(frequency[13]),
        .I1(\frequency_reg[31] [45]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[14]_i_1 
       (.I0(frequency[14]),
        .I1(\frequency_reg[31] [46]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[15]_i_1 
       (.I0(frequency[15]),
        .I1(\frequency_reg[31] [47]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[16]_i_1 
       (.I0(frequency[16]),
        .I1(\frequency_reg[31] [48]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[17]_i_1 
       (.I0(frequency[17]),
        .I1(\frequency_reg[31] [49]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[18]_i_1 
       (.I0(frequency[18]),
        .I1(\frequency_reg[31] [50]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[19]_i_1 
       (.I0(frequency[19]),
        .I1(\frequency_reg[31] [51]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[1]_i_1 
       (.I0(frequency[1]),
        .I1(\frequency_reg[31] [33]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[20]_i_1 
       (.I0(frequency[20]),
        .I1(\frequency_reg[31] [52]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[21]_i_1 
       (.I0(frequency[21]),
        .I1(\frequency_reg[31] [53]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[22]_i_1 
       (.I0(frequency[22]),
        .I1(\frequency_reg[31] [54]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[23]_i_1 
       (.I0(frequency[23]),
        .I1(\frequency_reg[31] [55]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[24]_i_1 
       (.I0(frequency[24]),
        .I1(\frequency_reg[31] [56]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[25]_i_1 
       (.I0(frequency[25]),
        .I1(\frequency_reg[31] [57]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[26]_i_1 
       (.I0(frequency[26]),
        .I1(\frequency_reg[31] [58]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[27]_i_1 
       (.I0(frequency[27]),
        .I1(\frequency_reg[31] [59]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[28]_i_1 
       (.I0(frequency[28]),
        .I1(\frequency_reg[31] [60]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[29]_i_1 
       (.I0(frequency[29]),
        .I1(\frequency_reg[31] [61]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[2]_i_1 
       (.I0(frequency[2]),
        .I1(\frequency_reg[31] [34]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[30]_i_1 
       (.I0(frequency[30]),
        .I1(\frequency_reg[31] [62]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[31]_i_1 
       (.I0(frequency[31]),
        .I1(\frequency_reg[31] [63]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[3]_i_1 
       (.I0(frequency[3]),
        .I1(\frequency_reg[31] [35]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[4]_i_1 
       (.I0(frequency[4]),
        .I1(\frequency_reg[31] [36]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[5]_i_1 
       (.I0(frequency[5]),
        .I1(\frequency_reg[31] [37]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[6]_i_1 
       (.I0(frequency[6]),
        .I1(\frequency_reg[31] [38]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[7]_i_1 
       (.I0(frequency[7]),
        .I1(\frequency_reg[31] [39]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[8]_i_1 
       (.I0(frequency[8]),
        .I1(\frequency_reg[31] [40]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \frequency[9]_i_1 
       (.I0(frequency[9]),
        .I1(\frequency_reg[31] [41]),
        .I2(signal_vec_q3),
        .O(\reg_reg[63]_0 [9]));
  FDRE \reg_din_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[0]),
        .Q(\reg_din_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_din_reg[100] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [100]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \reg_din_reg[101] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [101]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \reg_din_reg[102] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [102]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \reg_din_reg[103] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [103]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \reg_din_reg[104] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [104]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \reg_din_reg[105] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [105]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \reg_din_reg[106] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [106]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \reg_din_reg[107] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [107]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \reg_din_reg[108] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [108]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \reg_din_reg[109] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [109]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \reg_din_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[10]),
        .Q(\reg_din_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_din_reg[110] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [110]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \reg_din_reg[111] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [111]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \reg_din_reg[112] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [112]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \reg_din_reg[113] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [113]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \reg_din_reg[114] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [114]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \reg_din_reg[115] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [115]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \reg_din_reg[116] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [116]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \reg_din_reg[117] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [117]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \reg_din_reg[118] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [118]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \reg_din_reg[119] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [119]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \reg_din_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[11]),
        .Q(\reg_din_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_din_reg[120] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [120]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \reg_din_reg[121] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [121]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \reg_din_reg[122] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [122]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \reg_din_reg[123] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [123]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \reg_din_reg[124] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [124]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \reg_din_reg[125] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [125]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \reg_din_reg[126] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [126]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \reg_din_reg[127] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [127]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \reg_din_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[12]),
        .Q(\reg_din_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_din_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[13]),
        .Q(\reg_din_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_din_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[14]),
        .Q(\reg_din_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_din_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[15]),
        .Q(\reg_din_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_din_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[16]),
        .Q(\reg_din_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \reg_din_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[17]),
        .Q(\reg_din_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \reg_din_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[18]),
        .Q(\reg_din_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \reg_din_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[19]),
        .Q(\reg_din_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \reg_din_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[1]),
        .Q(\reg_din_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_din_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[20]),
        .Q(\reg_din_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \reg_din_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[21]),
        .Q(\reg_din_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \reg_din_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[22]),
        .Q(\reg_din_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \reg_din_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[23]),
        .Q(\reg_din_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \reg_din_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[24]),
        .Q(\reg_din_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \reg_din_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[25]),
        .Q(\reg_din_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \reg_din_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[26]),
        .Q(\reg_din_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \reg_din_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[27]),
        .Q(\reg_din_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \reg_din_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[28]),
        .Q(\reg_din_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \reg_din_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[29]),
        .Q(\reg_din_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \reg_din_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[2]),
        .Q(\reg_din_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_din_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[30]),
        .Q(\reg_din_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \reg_din_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[31]),
        .Q(\reg_din_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \reg_din_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[0]),
        .Q(data2[0]),
        .R(1'b0));
  FDRE \reg_din_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[1]),
        .Q(data2[1]),
        .R(1'b0));
  FDRE \reg_din_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[2]),
        .Q(data2[2]),
        .R(1'b0));
  FDRE \reg_din_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[3]),
        .Q(data2[3]),
        .R(1'b0));
  FDRE \reg_din_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[4]),
        .Q(data2[4]),
        .R(1'b0));
  FDRE \reg_din_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[5]),
        .Q(data2[5]),
        .R(1'b0));
  FDRE \reg_din_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[6]),
        .Q(data2[6]),
        .R(1'b0));
  FDRE \reg_din_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[7]),
        .Q(data2[7]),
        .R(1'b0));
  FDRE \reg_din_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[3]),
        .Q(\reg_din_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_din_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[8]),
        .Q(data2[8]),
        .R(1'b0));
  FDRE \reg_din_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[9]),
        .Q(data2[9]),
        .R(1'b0));
  FDRE \reg_din_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[10]),
        .Q(data2[10]),
        .R(1'b0));
  FDRE \reg_din_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[11]),
        .Q(data2[11]),
        .R(1'b0));
  FDRE \reg_din_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[12]),
        .Q(data2[12]),
        .R(1'b0));
  FDRE \reg_din_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[13]),
        .Q(data2[13]),
        .R(1'b0));
  FDRE \reg_din_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[14]),
        .Q(data2[14]),
        .R(1'b0));
  FDRE \reg_din_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[15]),
        .Q(data2[15]),
        .R(1'b0));
  FDRE \reg_din_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[16]),
        .Q(data2[16]),
        .R(1'b0));
  FDRE \reg_din_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[17]),
        .Q(data2[17]),
        .R(1'b0));
  FDRE \reg_din_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[4]),
        .Q(\reg_din_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_din_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[18]),
        .Q(data2[18]),
        .R(1'b0));
  FDRE \reg_din_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[19]),
        .Q(data2[19]),
        .R(1'b0));
  FDRE \reg_din_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[20]),
        .Q(data2[20]),
        .R(1'b0));
  FDRE \reg_din_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[21]),
        .Q(data2[21]),
        .R(1'b0));
  FDRE \reg_din_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[22]),
        .Q(data2[22]),
        .R(1'b0));
  FDRE \reg_din_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[23]),
        .Q(data2[23]),
        .R(1'b0));
  FDRE \reg_din_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[24]),
        .Q(data2[24]),
        .R(1'b0));
  FDRE \reg_din_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[25]),
        .Q(data2[25]),
        .R(1'b0));
  FDRE \reg_din_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[26]),
        .Q(data2[26]),
        .R(1'b0));
  FDRE \reg_din_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[27]),
        .Q(data2[27]),
        .R(1'b0));
  FDRE \reg_din_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[5]),
        .Q(\reg_din_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_din_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[28]),
        .Q(data2[28]),
        .R(1'b0));
  FDRE \reg_din_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[29]),
        .Q(data2[29]),
        .R(1'b0));
  FDRE \reg_din_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[30]),
        .Q(data2[30]),
        .R(1'b0));
  FDRE \reg_din_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency[31]),
        .Q(data2[31]),
        .R(1'b0));
  FDRE \reg_din_reg[64] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [64]),
        .Q(data1[0]),
        .R(1'b0));
  FDRE \reg_din_reg[65] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [65]),
        .Q(data1[1]),
        .R(1'b0));
  FDRE \reg_din_reg[66] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [66]),
        .Q(data1[2]),
        .R(1'b0));
  FDRE \reg_din_reg[67] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [67]),
        .Q(data1[3]),
        .R(1'b0));
  FDRE \reg_din_reg[68] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [68]),
        .Q(data1[4]),
        .R(1'b0));
  FDRE \reg_din_reg[69] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [69]),
        .Q(data1[5]),
        .R(1'b0));
  FDRE \reg_din_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[6]),
        .Q(\reg_din_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_din_reg[70] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [70]),
        .Q(data1[6]),
        .R(1'b0));
  FDRE \reg_din_reg[71] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [71]),
        .Q(data1[7]),
        .R(1'b0));
  FDRE \reg_din_reg[72] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [72]),
        .Q(data1[8]),
        .R(1'b0));
  FDRE \reg_din_reg[73] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [73]),
        .Q(data1[9]),
        .R(1'b0));
  FDRE \reg_din_reg[74] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [74]),
        .Q(data1[10]),
        .R(1'b0));
  FDRE \reg_din_reg[75] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [75]),
        .Q(data1[11]),
        .R(1'b0));
  FDRE \reg_din_reg[76] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [76]),
        .Q(data1[12]),
        .R(1'b0));
  FDRE \reg_din_reg[77] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [77]),
        .Q(data1[13]),
        .R(1'b0));
  FDRE \reg_din_reg[78] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [78]),
        .Q(data1[14]),
        .R(1'b0));
  FDRE \reg_din_reg[79] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [79]),
        .Q(data1[15]),
        .R(1'b0));
  FDRE \reg_din_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[7]),
        .Q(\reg_din_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_din_reg[80] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [80]),
        .Q(data1[16]),
        .R(1'b0));
  FDRE \reg_din_reg[81] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [81]),
        .Q(data1[17]),
        .R(1'b0));
  FDRE \reg_din_reg[82] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [82]),
        .Q(data1[18]),
        .R(1'b0));
  FDRE \reg_din_reg[83] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [83]),
        .Q(data1[19]),
        .R(1'b0));
  FDRE \reg_din_reg[84] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [84]),
        .Q(data1[20]),
        .R(1'b0));
  FDRE \reg_din_reg[85] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [85]),
        .Q(data1[21]),
        .R(1'b0));
  FDRE \reg_din_reg[86] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [86]),
        .Q(data1[22]),
        .R(1'b0));
  FDRE \reg_din_reg[87] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [87]),
        .Q(data1[23]),
        .R(1'b0));
  FDRE \reg_din_reg[88] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [88]),
        .Q(data1[24]),
        .R(1'b0));
  FDRE \reg_din_reg[89] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [89]),
        .Q(data1[25]),
        .R(1'b0));
  FDRE \reg_din_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[8]),
        .Q(\reg_din_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_din_reg[90] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [90]),
        .Q(data1[26]),
        .R(1'b0));
  FDRE \reg_din_reg[91] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [91]),
        .Q(data1[27]),
        .R(1'b0));
  FDRE \reg_din_reg[92] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [92]),
        .Q(data1[28]),
        .R(1'b0));
  FDRE \reg_din_reg[93] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [93]),
        .Q(data1[29]),
        .R(1'b0));
  FDRE \reg_din_reg[94] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [94]),
        .Q(data1[30]),
        .R(1'b0));
  FDRE \reg_din_reg[95] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [95]),
        .Q(data1[31]),
        .R(1'b0));
  FDRE \reg_din_reg[96] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [96]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \reg_din_reg[97] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [97]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \reg_din_reg[98] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [98]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \reg_din_reg[99] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg [99]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \reg_din_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(amplitude[9]),
        .Q(\reg_din_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \reg_reg[0] 
       (.C(clk),
        .CE(E[0]),
        .D(D[0]),
        .Q(amplitude[0]),
        .R(reset));
  FDRE \reg_reg[100] 
       (.C(clk),
        .CE(E[3]),
        .D(D[4]),
        .Q(\reg [100]),
        .R(reset));
  FDRE \reg_reg[101] 
       (.C(clk),
        .CE(E[3]),
        .D(D[5]),
        .Q(\reg [101]),
        .R(reset));
  FDRE \reg_reg[102] 
       (.C(clk),
        .CE(E[3]),
        .D(D[6]),
        .Q(\reg [102]),
        .R(reset));
  FDRE \reg_reg[103] 
       (.C(clk),
        .CE(E[3]),
        .D(D[7]),
        .Q(\reg [103]),
        .R(reset));
  FDRE \reg_reg[104] 
       (.C(clk),
        .CE(E[3]),
        .D(D[8]),
        .Q(\reg [104]),
        .R(reset));
  FDRE \reg_reg[105] 
       (.C(clk),
        .CE(E[3]),
        .D(D[9]),
        .Q(\reg [105]),
        .R(reset));
  FDRE \reg_reg[106] 
       (.C(clk),
        .CE(E[3]),
        .D(D[10]),
        .Q(\reg [106]),
        .R(reset));
  FDRE \reg_reg[107] 
       (.C(clk),
        .CE(E[3]),
        .D(D[11]),
        .Q(\reg [107]),
        .R(reset));
  FDRE \reg_reg[108] 
       (.C(clk),
        .CE(E[3]),
        .D(D[12]),
        .Q(\reg [108]),
        .R(reset));
  FDRE \reg_reg[109] 
       (.C(clk),
        .CE(E[3]),
        .D(D[13]),
        .Q(\reg [109]),
        .R(reset));
  FDRE \reg_reg[10] 
       (.C(clk),
        .CE(E[0]),
        .D(D[10]),
        .Q(amplitude[10]),
        .R(reset));
  FDRE \reg_reg[110] 
       (.C(clk),
        .CE(E[3]),
        .D(D[14]),
        .Q(\reg [110]),
        .R(reset));
  FDRE \reg_reg[111] 
       (.C(clk),
        .CE(E[3]),
        .D(D[15]),
        .Q(\reg [111]),
        .R(reset));
  FDRE \reg_reg[112] 
       (.C(clk),
        .CE(E[3]),
        .D(D[16]),
        .Q(\reg [112]),
        .R(reset));
  FDRE \reg_reg[113] 
       (.C(clk),
        .CE(E[3]),
        .D(D[17]),
        .Q(\reg [113]),
        .R(reset));
  FDRE \reg_reg[114] 
       (.C(clk),
        .CE(E[3]),
        .D(D[18]),
        .Q(\reg [114]),
        .R(reset));
  FDRE \reg_reg[115] 
       (.C(clk),
        .CE(E[3]),
        .D(D[19]),
        .Q(\reg [115]),
        .R(reset));
  FDRE \reg_reg[116] 
       (.C(clk),
        .CE(E[3]),
        .D(D[20]),
        .Q(\reg [116]),
        .R(reset));
  FDRE \reg_reg[117] 
       (.C(clk),
        .CE(E[3]),
        .D(D[21]),
        .Q(\reg [117]),
        .R(reset));
  FDRE \reg_reg[118] 
       (.C(clk),
        .CE(E[3]),
        .D(D[22]),
        .Q(\reg [118]),
        .R(reset));
  FDRE \reg_reg[119] 
       (.C(clk),
        .CE(E[3]),
        .D(D[23]),
        .Q(\reg [119]),
        .R(reset));
  FDRE \reg_reg[11] 
       (.C(clk),
        .CE(E[0]),
        .D(D[11]),
        .Q(amplitude[11]),
        .R(reset));
  FDRE \reg_reg[120] 
       (.C(clk),
        .CE(E[3]),
        .D(D[24]),
        .Q(\reg [120]),
        .R(reset));
  FDRE \reg_reg[121] 
       (.C(clk),
        .CE(E[3]),
        .D(D[25]),
        .Q(\reg [121]),
        .R(reset));
  FDRE \reg_reg[122] 
       (.C(clk),
        .CE(E[3]),
        .D(D[26]),
        .Q(\reg [122]),
        .R(reset));
  FDRE \reg_reg[123] 
       (.C(clk),
        .CE(E[3]),
        .D(D[27]),
        .Q(\reg [123]),
        .R(reset));
  FDRE \reg_reg[124] 
       (.C(clk),
        .CE(E[3]),
        .D(D[28]),
        .Q(\reg [124]),
        .R(reset));
  FDRE \reg_reg[125] 
       (.C(clk),
        .CE(E[3]),
        .D(D[29]),
        .Q(\reg [125]),
        .R(reset));
  FDRE \reg_reg[126] 
       (.C(clk),
        .CE(E[3]),
        .D(D[30]),
        .Q(\reg [126]),
        .R(reset));
  FDRE \reg_reg[127] 
       (.C(clk),
        .CE(E[3]),
        .D(D[31]),
        .Q(\reg [127]),
        .R(reset));
  FDSE \reg_reg[12] 
       (.C(clk),
        .CE(E[0]),
        .D(D[12]),
        .Q(amplitude[12]),
        .S(reset));
  FDRE \reg_reg[13] 
       (.C(clk),
        .CE(E[0]),
        .D(D[13]),
        .Q(amplitude[13]),
        .R(reset));
  FDRE \reg_reg[14] 
       (.C(clk),
        .CE(E[0]),
        .D(D[14]),
        .Q(amplitude[14]),
        .R(reset));
  FDRE \reg_reg[15] 
       (.C(clk),
        .CE(E[0]),
        .D(D[15]),
        .Q(amplitude[15]),
        .R(reset));
  FDRE \reg_reg[16] 
       (.C(clk),
        .CE(E[0]),
        .D(D[16]),
        .Q(amplitude[16]),
        .R(reset));
  FDRE \reg_reg[17] 
       (.C(clk),
        .CE(E[0]),
        .D(D[17]),
        .Q(amplitude[17]),
        .R(reset));
  FDRE \reg_reg[18] 
       (.C(clk),
        .CE(E[0]),
        .D(D[18]),
        .Q(amplitude[18]),
        .R(reset));
  FDRE \reg_reg[19] 
       (.C(clk),
        .CE(E[0]),
        .D(D[19]),
        .Q(amplitude[19]),
        .R(reset));
  FDRE \reg_reg[1] 
       (.C(clk),
        .CE(E[0]),
        .D(D[1]),
        .Q(amplitude[1]),
        .R(reset));
  FDRE \reg_reg[20] 
       (.C(clk),
        .CE(E[0]),
        .D(D[20]),
        .Q(amplitude[20]),
        .R(reset));
  FDRE \reg_reg[21] 
       (.C(clk),
        .CE(E[0]),
        .D(D[21]),
        .Q(amplitude[21]),
        .R(reset));
  FDRE \reg_reg[22] 
       (.C(clk),
        .CE(E[0]),
        .D(D[22]),
        .Q(amplitude[22]),
        .R(reset));
  FDRE \reg_reg[23] 
       (.C(clk),
        .CE(E[0]),
        .D(D[23]),
        .Q(amplitude[23]),
        .R(reset));
  FDRE \reg_reg[24] 
       (.C(clk),
        .CE(E[0]),
        .D(D[24]),
        .Q(amplitude[24]),
        .R(reset));
  FDRE \reg_reg[25] 
       (.C(clk),
        .CE(E[0]),
        .D(D[25]),
        .Q(amplitude[25]),
        .R(reset));
  FDRE \reg_reg[26] 
       (.C(clk),
        .CE(E[0]),
        .D(D[26]),
        .Q(amplitude[26]),
        .R(reset));
  FDRE \reg_reg[27] 
       (.C(clk),
        .CE(E[0]),
        .D(D[27]),
        .Q(amplitude[27]),
        .R(reset));
  FDRE \reg_reg[28] 
       (.C(clk),
        .CE(E[0]),
        .D(D[28]),
        .Q(amplitude[28]),
        .R(reset));
  FDRE \reg_reg[29] 
       (.C(clk),
        .CE(E[0]),
        .D(D[29]),
        .Q(amplitude[29]),
        .R(reset));
  FDRE \reg_reg[2] 
       (.C(clk),
        .CE(E[0]),
        .D(D[2]),
        .Q(amplitude[2]),
        .R(reset));
  FDRE \reg_reg[30] 
       (.C(clk),
        .CE(E[0]),
        .D(D[30]),
        .Q(amplitude[30]),
        .R(reset));
  FDRE \reg_reg[31] 
       (.C(clk),
        .CE(E[0]),
        .D(D[31]),
        .Q(amplitude[31]),
        .R(reset));
  FDRE \reg_reg[32] 
       (.C(clk),
        .CE(E[1]),
        .D(D[0]),
        .Q(frequency[0]),
        .R(reset));
  FDRE \reg_reg[33] 
       (.C(clk),
        .CE(E[1]),
        .D(D[1]),
        .Q(frequency[1]),
        .R(reset));
  FDRE \reg_reg[34] 
       (.C(clk),
        .CE(E[1]),
        .D(D[2]),
        .Q(frequency[2]),
        .R(reset));
  FDRE \reg_reg[35] 
       (.C(clk),
        .CE(E[1]),
        .D(D[3]),
        .Q(frequency[3]),
        .R(reset));
  FDRE \reg_reg[36] 
       (.C(clk),
        .CE(E[1]),
        .D(D[4]),
        .Q(frequency[4]),
        .R(reset));
  FDRE \reg_reg[37] 
       (.C(clk),
        .CE(E[1]),
        .D(D[5]),
        .Q(frequency[5]),
        .R(reset));
  FDRE \reg_reg[38] 
       (.C(clk),
        .CE(E[1]),
        .D(D[6]),
        .Q(frequency[6]),
        .R(reset));
  FDRE \reg_reg[39] 
       (.C(clk),
        .CE(E[1]),
        .D(D[7]),
        .Q(frequency[7]),
        .R(reset));
  FDRE \reg_reg[3] 
       (.C(clk),
        .CE(E[0]),
        .D(D[3]),
        .Q(amplitude[3]),
        .R(reset));
  FDRE \reg_reg[40] 
       (.C(clk),
        .CE(E[1]),
        .D(D[8]),
        .Q(frequency[8]),
        .R(reset));
  FDRE \reg_reg[41] 
       (.C(clk),
        .CE(E[1]),
        .D(D[9]),
        .Q(frequency[9]),
        .R(reset));
  FDRE \reg_reg[42] 
       (.C(clk),
        .CE(E[1]),
        .D(D[10]),
        .Q(frequency[10]),
        .R(reset));
  FDRE \reg_reg[43] 
       (.C(clk),
        .CE(E[1]),
        .D(D[11]),
        .Q(frequency[11]),
        .R(reset));
  FDRE \reg_reg[44] 
       (.C(clk),
        .CE(E[1]),
        .D(D[12]),
        .Q(frequency[12]),
        .R(reset));
  FDSE \reg_reg[45] 
       (.C(clk),
        .CE(E[1]),
        .D(D[13]),
        .Q(frequency[13]),
        .S(reset));
  FDRE \reg_reg[46] 
       (.C(clk),
        .CE(E[1]),
        .D(D[14]),
        .Q(frequency[14]),
        .R(reset));
  FDRE \reg_reg[47] 
       (.C(clk),
        .CE(E[1]),
        .D(D[15]),
        .Q(frequency[15]),
        .R(reset));
  FDRE \reg_reg[48] 
       (.C(clk),
        .CE(E[1]),
        .D(D[16]),
        .Q(frequency[16]),
        .R(reset));
  FDRE \reg_reg[49] 
       (.C(clk),
        .CE(E[1]),
        .D(D[17]),
        .Q(frequency[17]),
        .R(reset));
  FDRE \reg_reg[4] 
       (.C(clk),
        .CE(E[0]),
        .D(D[4]),
        .Q(amplitude[4]),
        .R(reset));
  FDRE \reg_reg[50] 
       (.C(clk),
        .CE(E[1]),
        .D(D[18]),
        .Q(frequency[18]),
        .R(reset));
  FDRE \reg_reg[51] 
       (.C(clk),
        .CE(E[1]),
        .D(D[19]),
        .Q(frequency[19]),
        .R(reset));
  FDRE \reg_reg[52] 
       (.C(clk),
        .CE(E[1]),
        .D(D[20]),
        .Q(frequency[20]),
        .R(reset));
  FDRE \reg_reg[53] 
       (.C(clk),
        .CE(E[1]),
        .D(D[21]),
        .Q(frequency[21]),
        .R(reset));
  FDRE \reg_reg[54] 
       (.C(clk),
        .CE(E[1]),
        .D(D[22]),
        .Q(frequency[22]),
        .R(reset));
  FDRE \reg_reg[55] 
       (.C(clk),
        .CE(E[1]),
        .D(D[23]),
        .Q(frequency[23]),
        .R(reset));
  FDRE \reg_reg[56] 
       (.C(clk),
        .CE(E[1]),
        .D(D[24]),
        .Q(frequency[24]),
        .R(reset));
  FDRE \reg_reg[57] 
       (.C(clk),
        .CE(E[1]),
        .D(D[25]),
        .Q(frequency[25]),
        .R(reset));
  FDRE \reg_reg[58] 
       (.C(clk),
        .CE(E[1]),
        .D(D[26]),
        .Q(frequency[26]),
        .R(reset));
  FDRE \reg_reg[59] 
       (.C(clk),
        .CE(E[1]),
        .D(D[27]),
        .Q(frequency[27]),
        .R(reset));
  FDRE \reg_reg[5] 
       (.C(clk),
        .CE(E[0]),
        .D(D[5]),
        .Q(amplitude[5]),
        .R(reset));
  FDRE \reg_reg[60] 
       (.C(clk),
        .CE(E[1]),
        .D(D[28]),
        .Q(frequency[28]),
        .R(reset));
  FDRE \reg_reg[61] 
       (.C(clk),
        .CE(E[1]),
        .D(D[29]),
        .Q(frequency[29]),
        .R(reset));
  FDRE \reg_reg[62] 
       (.C(clk),
        .CE(E[1]),
        .D(D[30]),
        .Q(frequency[30]),
        .R(reset));
  FDRE \reg_reg[63] 
       (.C(clk),
        .CE(E[1]),
        .D(D[31]),
        .Q(frequency[31]),
        .R(reset));
  FDRE \reg_reg[64] 
       (.C(clk),
        .CE(E[2]),
        .D(D[0]),
        .Q(\reg [64]),
        .R(reset));
  FDRE \reg_reg[65] 
       (.C(clk),
        .CE(E[2]),
        .D(D[1]),
        .Q(\reg [65]),
        .R(reset));
  FDRE \reg_reg[66] 
       (.C(clk),
        .CE(E[2]),
        .D(D[2]),
        .Q(\reg [66]),
        .R(reset));
  FDRE \reg_reg[67] 
       (.C(clk),
        .CE(E[2]),
        .D(D[3]),
        .Q(\reg [67]),
        .R(reset));
  FDRE \reg_reg[68] 
       (.C(clk),
        .CE(E[2]),
        .D(D[4]),
        .Q(\reg [68]),
        .R(reset));
  FDRE \reg_reg[69] 
       (.C(clk),
        .CE(E[2]),
        .D(D[5]),
        .Q(\reg [69]),
        .R(reset));
  FDRE \reg_reg[6] 
       (.C(clk),
        .CE(E[0]),
        .D(D[6]),
        .Q(amplitude[6]),
        .R(reset));
  FDRE \reg_reg[70] 
       (.C(clk),
        .CE(E[2]),
        .D(D[6]),
        .Q(\reg [70]),
        .R(reset));
  FDRE \reg_reg[71] 
       (.C(clk),
        .CE(E[2]),
        .D(D[7]),
        .Q(\reg [71]),
        .R(reset));
  FDRE \reg_reg[72] 
       (.C(clk),
        .CE(E[2]),
        .D(D[8]),
        .Q(\reg [72]),
        .R(reset));
  FDRE \reg_reg[73] 
       (.C(clk),
        .CE(E[2]),
        .D(D[9]),
        .Q(\reg [73]),
        .R(reset));
  FDRE \reg_reg[74] 
       (.C(clk),
        .CE(E[2]),
        .D(D[10]),
        .Q(\reg [74]),
        .R(reset));
  FDRE \reg_reg[75] 
       (.C(clk),
        .CE(E[2]),
        .D(D[11]),
        .Q(\reg [75]),
        .R(reset));
  FDRE \reg_reg[76] 
       (.C(clk),
        .CE(E[2]),
        .D(D[12]),
        .Q(\reg [76]),
        .R(reset));
  FDRE \reg_reg[77] 
       (.C(clk),
        .CE(E[2]),
        .D(D[13]),
        .Q(\reg [77]),
        .R(reset));
  FDRE \reg_reg[78] 
       (.C(clk),
        .CE(E[2]),
        .D(D[14]),
        .Q(\reg [78]),
        .R(reset));
  FDRE \reg_reg[79] 
       (.C(clk),
        .CE(E[2]),
        .D(D[15]),
        .Q(\reg [79]),
        .R(reset));
  FDRE \reg_reg[7] 
       (.C(clk),
        .CE(E[0]),
        .D(D[7]),
        .Q(amplitude[7]),
        .R(reset));
  FDRE \reg_reg[80] 
       (.C(clk),
        .CE(E[2]),
        .D(D[16]),
        .Q(\reg [80]),
        .R(reset));
  FDRE \reg_reg[81] 
       (.C(clk),
        .CE(E[2]),
        .D(D[17]),
        .Q(\reg [81]),
        .R(reset));
  FDRE \reg_reg[82] 
       (.C(clk),
        .CE(E[2]),
        .D(D[18]),
        .Q(\reg [82]),
        .R(reset));
  FDRE \reg_reg[83] 
       (.C(clk),
        .CE(E[2]),
        .D(D[19]),
        .Q(\reg [83]),
        .R(reset));
  FDRE \reg_reg[84] 
       (.C(clk),
        .CE(E[2]),
        .D(D[20]),
        .Q(\reg [84]),
        .R(reset));
  FDRE \reg_reg[85] 
       (.C(clk),
        .CE(E[2]),
        .D(D[21]),
        .Q(\reg [85]),
        .R(reset));
  FDRE \reg_reg[86] 
       (.C(clk),
        .CE(E[2]),
        .D(D[22]),
        .Q(\reg [86]),
        .R(reset));
  FDRE \reg_reg[87] 
       (.C(clk),
        .CE(E[2]),
        .D(D[23]),
        .Q(\reg [87]),
        .R(reset));
  FDRE \reg_reg[88] 
       (.C(clk),
        .CE(E[2]),
        .D(D[24]),
        .Q(\reg [88]),
        .R(reset));
  FDRE \reg_reg[89] 
       (.C(clk),
        .CE(E[2]),
        .D(D[25]),
        .Q(\reg [89]),
        .R(reset));
  FDRE \reg_reg[8] 
       (.C(clk),
        .CE(E[0]),
        .D(D[8]),
        .Q(amplitude[8]),
        .R(reset));
  FDRE \reg_reg[90] 
       (.C(clk),
        .CE(E[2]),
        .D(D[26]),
        .Q(\reg [90]),
        .R(reset));
  FDRE \reg_reg[91] 
       (.C(clk),
        .CE(E[2]),
        .D(D[27]),
        .Q(\reg [91]),
        .R(reset));
  FDRE \reg_reg[92] 
       (.C(clk),
        .CE(E[2]),
        .D(D[28]),
        .Q(\reg [92]),
        .R(reset));
  FDRE \reg_reg[93] 
       (.C(clk),
        .CE(E[2]),
        .D(D[29]),
        .Q(\reg [93]),
        .R(reset));
  FDRE \reg_reg[94] 
       (.C(clk),
        .CE(E[2]),
        .D(D[30]),
        .Q(\reg [94]),
        .R(reset));
  FDRE \reg_reg[95] 
       (.C(clk),
        .CE(E[2]),
        .D(D[31]),
        .Q(\reg [95]),
        .R(reset));
  FDRE \reg_reg[96] 
       (.C(clk),
        .CE(E[3]),
        .D(D[0]),
        .Q(\reg [96]),
        .R(reset));
  FDRE \reg_reg[97] 
       (.C(clk),
        .CE(E[3]),
        .D(D[1]),
        .Q(\reg [97]),
        .R(reset));
  FDRE \reg_reg[98] 
       (.C(clk),
        .CE(E[3]),
        .D(D[2]),
        .Q(\reg [98]),
        .R(reset));
  FDRE \reg_reg[99] 
       (.C(clk),
        .CE(E[3]),
        .D(D[3]),
        .Q(\reg [99]),
        .R(reset));
  FDRE \reg_reg[9] 
       (.C(clk),
        .CE(E[0]),
        .D(D[9]),
        .Q(amplitude[9]),
        .R(reset));
  FDRE sbus_ack_reg
       (.C(clk),
        .CE(1'b1),
        .D(sbus_ack0),
        .Q(bus_ack),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[0]_i_2__0 
       (.I0(data1[0]),
        .I1(\reg_din_reg_n_0_[0] ),
        .I2(data2[0]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[64]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[10]_i_2__0 
       (.I0(data1[10]),
        .I1(\reg_din_reg_n_0_[10] ),
        .I2(data2[10]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[74]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[11]_i_2__0 
       (.I0(data1[11]),
        .I1(\reg_din_reg_n_0_[11] ),
        .I2(data2[11]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[75]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[12]_i_2__0 
       (.I0(data1[12]),
        .I1(\reg_din_reg_n_0_[12] ),
        .I2(data2[12]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[76]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[13]_i_2__0 
       (.I0(data1[13]),
        .I1(\reg_din_reg_n_0_[13] ),
        .I2(data2[13]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[77]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[14]_i_2__0 
       (.I0(data1[14]),
        .I1(\reg_din_reg_n_0_[14] ),
        .I2(data2[14]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[78]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[15]_i_2__0 
       (.I0(data1[15]),
        .I1(\reg_din_reg_n_0_[15] ),
        .I2(data2[15]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[79]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[16]_i_2__0 
       (.I0(data1[16]),
        .I1(\reg_din_reg_n_0_[16] ),
        .I2(data2[16]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[80]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[17]_i_2__0 
       (.I0(data1[17]),
        .I1(\reg_din_reg_n_0_[17] ),
        .I2(data2[17]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[81]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[18]_i_2__0 
       (.I0(data1[18]),
        .I1(\reg_din_reg_n_0_[18] ),
        .I2(data2[18]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[82]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[19]_i_2__0 
       (.I0(data1[19]),
        .I1(\reg_din_reg_n_0_[19] ),
        .I2(data2[19]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[83]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[1]_i_2__0 
       (.I0(data1[1]),
        .I1(\reg_din_reg_n_0_[1] ),
        .I2(data2[1]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[65]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[20]_i_2__0 
       (.I0(data1[20]),
        .I1(\reg_din_reg_n_0_[20] ),
        .I2(data2[20]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[84]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[21]_i_2__0 
       (.I0(data1[21]),
        .I1(\reg_din_reg_n_0_[21] ),
        .I2(data2[21]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[85]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[22]_i_2__0 
       (.I0(data1[22]),
        .I1(\reg_din_reg_n_0_[22] ),
        .I2(data2[22]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[86]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[23]_i_2__0 
       (.I0(data1[23]),
        .I1(\reg_din_reg_n_0_[23] ),
        .I2(data2[23]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[87]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[24]_i_2__0 
       (.I0(data1[24]),
        .I1(\reg_din_reg_n_0_[24] ),
        .I2(data2[24]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[88]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[25]_i_2__0 
       (.I0(data1[25]),
        .I1(\reg_din_reg_n_0_[25] ),
        .I2(data2[25]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[89]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[26]_i_2__0 
       (.I0(data1[26]),
        .I1(\reg_din_reg_n_0_[26] ),
        .I2(data2[26]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[90]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[27]_i_2__0 
       (.I0(data1[27]),
        .I1(\reg_din_reg_n_0_[27] ),
        .I2(data2[27]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[91]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[28]_i_2__0 
       (.I0(data1[28]),
        .I1(\reg_din_reg_n_0_[28] ),
        .I2(data2[28]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[92]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[29]_i_2__0 
       (.I0(data1[29]),
        .I1(\reg_din_reg_n_0_[29] ),
        .I2(data2[29]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[93]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[2]_i_2__0 
       (.I0(data1[2]),
        .I1(\reg_din_reg_n_0_[2] ),
        .I2(data2[2]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[66]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[30]_i_2__0 
       (.I0(data1[30]),
        .I1(\reg_din_reg_n_0_[30] ),
        .I2(data2[30]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[94]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[31]_i_2__0 
       (.I0(data1[31]),
        .I1(\reg_din_reg_n_0_[31] ),
        .I2(data2[31]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[95]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[3]_i_2__0 
       (.I0(data1[3]),
        .I1(\reg_din_reg_n_0_[3] ),
        .I2(data2[3]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[67]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[4]_i_2__0 
       (.I0(data1[4]),
        .I1(\reg_din_reg_n_0_[4] ),
        .I2(data2[4]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[68]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[5]_i_2__0 
       (.I0(data1[5]),
        .I1(\reg_din_reg_n_0_[5] ),
        .I2(data2[5]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[69]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[6]_i_2__0 
       (.I0(data1[6]),
        .I1(\reg_din_reg_n_0_[6] ),
        .I2(data2[6]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[70]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[7]_i_2__0 
       (.I0(data1[7]),
        .I1(\reg_din_reg_n_0_[7] ),
        .I2(data2[7]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[71]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[8]_i_2__0 
       (.I0(data1[8]),
        .I1(\reg_din_reg_n_0_[8] ),
        .I2(data2[8]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[72]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \sbus_rdata[9]_i_2__0 
       (.I0(data1[9]),
        .I1(\reg_din_reg_n_0_[9] ),
        .I2(data2[9]),
        .I3(bus_dout113_out),
        .I4(bus_dout1),
        .I5(bus_dout110_out),
        .O(\reg_din_reg[73]_0 ));
  FDRE \sbus_rdata_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [0]),
        .Q(\sbus_rdata_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [10]),
        .Q(\sbus_rdata_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [11]),
        .Q(\sbus_rdata_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [12]),
        .Q(\sbus_rdata_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [13]),
        .Q(\sbus_rdata_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [14]),
        .Q(\sbus_rdata_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [15]),
        .Q(\sbus_rdata_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [16]),
        .Q(\sbus_rdata_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [17]),
        .Q(\sbus_rdata_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [18]),
        .Q(\sbus_rdata_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [19]),
        .Q(\sbus_rdata_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [1]),
        .Q(\sbus_rdata_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [20]),
        .Q(\sbus_rdata_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [21]),
        .Q(\sbus_rdata_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [22]),
        .Q(\sbus_rdata_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [23]),
        .Q(\sbus_rdata_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [24]),
        .Q(\sbus_rdata_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [25]),
        .Q(\sbus_rdata_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [26]),
        .Q(\sbus_rdata_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [27]),
        .Q(\sbus_rdata_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [28]),
        .Q(\sbus_rdata_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [29]),
        .Q(\sbus_rdata_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [2]),
        .Q(\sbus_rdata_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [30]),
        .Q(\sbus_rdata_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [31]),
        .Q(\sbus_rdata_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [3]),
        .Q(\sbus_rdata_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [4]),
        .Q(\sbus_rdata_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [5]),
        .Q(\sbus_rdata_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [6]),
        .Q(\sbus_rdata_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [7]),
        .Q(\sbus_rdata_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [8]),
        .Q(\sbus_rdata_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \sbus_rdata_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\sbus_rdata_reg[31]_1 [9]),
        .Q(\sbus_rdata_reg[31]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_rx
   (rx_ack_cld_reg_0,
    reset_0,
    Q,
    \dout_int_reg[6]_0 ,
    \dout_int_reg[6]_1 ,
    \dout_int_reg[0]_0 ,
    \dout_int_reg[1]_0 ,
    reset_1,
    cmd_par_reg,
    \dout_int_reg[4]_0 ,
    \dout_int_reg[5]_0 ,
    bus_addr_int,
    rx_ack_cld_reg_1,
    \dout_int_reg[1]_1 ,
    \rx_csm_current_state_reg[3] ,
    rx_ack_cld_reg_2,
    rx_ack_cld_reg_3,
    rx_ack_cld_reg_4,
    reset,
    rxd,
    clk,
    \rx_csm_current_state_reg[0] ,
    \rx_csm_current_state_reg[0]_0 ,
    \rx_csm_current_state_reg[0]_1 ,
    \rx_csm_current_state_reg[1] ,
    cmd_par,
    \bus_addr_int_reg[5] ,
    \num_reg[2] ,
    \num_reg[5] ,
    \num_reg[5]_0 ,
    \bus_addr_int_reg[14] ,
    bus_ack);
  output rx_ack_cld_reg_0;
  output reset_0;
  output [2:0]Q;
  output [1:0]\dout_int_reg[6]_0 ;
  output \dout_int_reg[6]_1 ;
  output \dout_int_reg[0]_0 ;
  output \dout_int_reg[1]_0 ;
  output reset_1;
  output cmd_par_reg;
  output \dout_int_reg[4]_0 ;
  output \dout_int_reg[5]_0 ;
  output [3:0]bus_addr_int;
  output rx_ack_cld_reg_1;
  output [0:0]\dout_int_reg[1]_1 ;
  output [6:0]\rx_csm_current_state_reg[3] ;
  output rx_ack_cld_reg_2;
  output rx_ack_cld_reg_3;
  output rx_ack_cld_reg_4;
  input reset;
  input rxd;
  input clk;
  input \rx_csm_current_state_reg[0] ;
  input \rx_csm_current_state_reg[0]_0 ;
  input \rx_csm_current_state_reg[0]_1 ;
  input \rx_csm_current_state_reg[1] ;
  input cmd_par;
  input [3:0]\bus_addr_int_reg[5] ;
  input \num_reg[2] ;
  input [0:0]\num_reg[5] ;
  input \num_reg[5]_0 ;
  input [6:0]\bus_addr_int_reg[14] ;
  input bus_ack;

  wire \FSM_sequential_current_state[0]_i_2_n_0 ;
  wire \FSM_sequential_current_state[0]_i_3_n_0 ;
  wire \FSM_sequential_current_state[0]_i_4_n_0 ;
  wire \FSM_sequential_current_state[1]_i_2_n_0 ;
  wire \FSM_sequential_current_state[1]_i_3_n_0 ;
  wire \FSM_sequential_current_state[1]_i_4_n_0 ;
  wire [2:0]Q;
  wire \bdcnt[6]_i_1__0_n_0 ;
  wire \bdcnt[6]_i_3_n_0 ;
  wire [6:0]bdcnt_reg;
  wire \bit_cnt[0]_i_1_n_0 ;
  wire \bit_cnt[1]_i_1_n_0 ;
  wire \bit_cnt[2]_i_1_n_0 ;
  wire \bit_cnt[3]_i_1_n_0 ;
  wire \bit_cnt_reg_n_0_[0] ;
  wire \bit_cnt_reg_n_0_[1] ;
  wire \bit_cnt_reg_n_0_[2] ;
  wire \bit_cnt_reg_n_0_[3] ;
  wire bus_ack;
  wire [3:0]bus_addr_int;
  wire [6:0]\bus_addr_int_reg[14] ;
  wire [3:0]\bus_addr_int_reg[5] ;
  wire clk;
  wire cmd_par;
  wire cmd_par_i_2_n_0;
  wire cmd_par_i_3_n_0;
  wire cmd_par_reg;
  wire [1:0]current_state;
  wire dout_int;
  wire \dout_int_reg[0]_0 ;
  wire \dout_int_reg[1]_0 ;
  wire [0:0]\dout_int_reg[1]_1 ;
  wire \dout_int_reg[4]_0 ;
  wire \dout_int_reg[5]_0 ;
  wire [1:0]\dout_int_reg[6]_0 ;
  wire \dout_int_reg[6]_1 ;
  wire \dout_int_reg_n_0_[2] ;
  wire \dout_int_reg_n_0_[3] ;
  wire \dout_int_reg_n_0_[4] ;
  wire \dout_int_reg_n_0_[5] ;
  wire \dout_int_reg_n_0_[7] ;
  wire [1:0]next_state;
  wire \num_reg[2] ;
  wire [0:0]\num_reg[5] ;
  wire \num_reg[5]_0 ;
  wire [6:0]p_0_in;
  wire p_0_in_0;
  wire [6:0]p_1_in;
  wire reset;
  wire reset_0;
  wire reset_1;
  wire rx_ack_cld_i_1_n_0;
  wire rx_ack_cld_reg_0;
  wire rx_ack_cld_reg_1;
  wire rx_ack_cld_reg_2;
  wire rx_ack_cld_reg_3;
  wire rx_ack_cld_reg_4;
  wire \rx_csm_current_state[4]_i_8_n_0 ;
  wire \rx_csm_current_state_reg[0] ;
  wire \rx_csm_current_state_reg[0]_0 ;
  wire \rx_csm_current_state_reg[0]_1 ;
  wire \rx_csm_current_state_reg[1] ;
  wire [6:0]\rx_csm_current_state_reg[3] ;
  wire [7:0]rx_reg;
  wire \rx_reg[7]_i_1_n_0 ;
  wire \rx_reg_reg_n_0_[0] ;
  wire rxd;
  wire rxd_q1;
  wire rxd_q2;
  wire \sample_cnt[0]_i_1_n_0 ;
  wire \sample_cnt[1]_i_1_n_0 ;
  wire \sample_cnt[2]_i_1_n_0 ;
  wire \sample_cnt[2]_i_2_n_0 ;
  wire \sample_cnt[2]_i_3_n_0 ;
  wire \sample_cnt_reg_n_0_[0] ;
  wire \sample_cnt_reg_n_0_[1] ;
  wire \sample_cnt_reg_n_0_[2] ;
  wire [2:0]symbol_val;
  wire \symbol_val[3]_i_1_n_0 ;
  wire \symbol_val[3]_i_2_n_0 ;
  wire \symbol_val[3]_i_3_n_0 ;
  wire \symbol_val[3]_i_4_n_0 ;
  wire \symbol_val_reg_n_0_[0] ;
  wire \symbol_val_reg_n_0_[1] ;
  wire \symbol_val_reg_n_0_[2] ;

  LUT6 #(
    .INIT(64'h5DDDDDDDDDDDDDDD)) 
    \FSM_sequential_current_state[0]_i_1__0 
       (.I0(\FSM_sequential_current_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_current_state[0]_i_3_n_0 ),
        .I2(\FSM_sequential_current_state[1]_i_3_n_0 ),
        .I3(\sample_cnt_reg_n_0_[0] ),
        .I4(\sample_cnt_reg_n_0_[1] ),
        .I5(\sample_cnt_reg_n_0_[2] ),
        .O(next_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFFFFDDF0)) 
    \FSM_sequential_current_state[0]_i_2 
       (.I0(\FSM_sequential_current_state[1]_i_3_n_0 ),
        .I1(\FSM_sequential_current_state[0]_i_4_n_0 ),
        .I2(rxd_q2),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .O(\FSM_sequential_current_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_current_state[0]_i_3 
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .O(\FSM_sequential_current_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0400040004000000)) 
    \FSM_sequential_current_state[0]_i_4 
       (.I0(\bit_cnt_reg_n_0_[1] ),
        .I1(\bit_cnt_reg_n_0_[0] ),
        .I2(\bit_cnt_reg_n_0_[2] ),
        .I3(\bit_cnt_reg_n_0_[3] ),
        .I4(p_0_in_0),
        .I5(\symbol_val_reg_n_0_[2] ),
        .O(\FSM_sequential_current_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2C30203020302030)) 
    \FSM_sequential_current_state[1]_i_1__0 
       (.I0(\FSM_sequential_current_state[1]_i_2_n_0 ),
        .I1(current_state[0]),
        .I2(current_state[1]),
        .I3(\FSM_sequential_current_state[1]_i_3_n_0 ),
        .I4(\FSM_sequential_current_state[1]_i_4_n_0 ),
        .I5(\sample_cnt_reg_n_0_[2] ),
        .O(next_state[1]));
  LUT4 #(
    .INIT(16'h0010)) 
    \FSM_sequential_current_state[1]_i_2 
       (.I0(\bit_cnt_reg_n_0_[2] ),
        .I1(\bit_cnt_reg_n_0_[3] ),
        .I2(\bit_cnt_reg_n_0_[0] ),
        .I3(\bit_cnt_reg_n_0_[1] ),
        .O(\FSM_sequential_current_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \FSM_sequential_current_state[1]_i_3 
       (.I0(bdcnt_reg[4]),
        .I1(bdcnt_reg[3]),
        .I2(bdcnt_reg[5]),
        .I3(bdcnt_reg[2]),
        .I4(bdcnt_reg[6]),
        .I5(\bdcnt[6]_i_3_n_0 ),
        .O(\FSM_sequential_current_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_current_state[1]_i_4 
       (.I0(\sample_cnt_reg_n_0_[0] ),
        .I1(\sample_cnt_reg_n_0_[1] ),
        .O(\FSM_sequential_current_state[1]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "s_wait:00,s_reg:11,s_rx1:10,s_rx:01" *) 
  FDRE \FSM_sequential_current_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(current_state[0]),
        .R(reset));
  (* FSM_ENCODED_STATES = "s_wait:00,s_reg:11,s_rx1:10,s_rx:01" *) 
  FDRE \FSM_sequential_current_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(current_state[1]),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \bdcnt[0]_i_1 
       (.I0(bdcnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bdcnt[1]_i_1 
       (.I0(bdcnt_reg[0]),
        .I1(bdcnt_reg[1]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hFFFF00000000BFFF)) 
    \bdcnt[2]_i_1 
       (.I0(bdcnt_reg[4]),
        .I1(bdcnt_reg[5]),
        .I2(bdcnt_reg[6]),
        .I3(bdcnt_reg[3]),
        .I4(\bdcnt[6]_i_3_n_0 ),
        .I5(bdcnt_reg[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFF00BF0000FF00)) 
    \bdcnt[3]_i_1 
       (.I0(bdcnt_reg[4]),
        .I1(bdcnt_reg[5]),
        .I2(bdcnt_reg[6]),
        .I3(bdcnt_reg[2]),
        .I4(\bdcnt[6]_i_3_n_0 ),
        .I5(bdcnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bdcnt[4]_i_1 
       (.I0(bdcnt_reg[4]),
        .I1(bdcnt_reg[3]),
        .I2(bdcnt_reg[2]),
        .I3(bdcnt_reg[1]),
        .I4(bdcnt_reg[0]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hFFFF3FDF0000C000)) 
    \bdcnt[5]_i_1 
       (.I0(bdcnt_reg[6]),
        .I1(bdcnt_reg[4]),
        .I2(bdcnt_reg[3]),
        .I3(bdcnt_reg[2]),
        .I4(\bdcnt[6]_i_3_n_0 ),
        .I5(bdcnt_reg[5]),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \bdcnt[6]_i_1__0 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .O(\bdcnt[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFDFF20000000)) 
    \bdcnt[6]_i_2 
       (.I0(bdcnt_reg[5]),
        .I1(\bdcnt[6]_i_3_n_0 ),
        .I2(bdcnt_reg[2]),
        .I3(bdcnt_reg[3]),
        .I4(bdcnt_reg[4]),
        .I5(bdcnt_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bdcnt[6]_i_3 
       (.I0(bdcnt_reg[0]),
        .I1(bdcnt_reg[1]),
        .O(\bdcnt[6]_i_3_n_0 ));
  FDRE \bdcnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(bdcnt_reg[0]),
        .R(\bdcnt[6]_i_1__0_n_0 ));
  FDRE \bdcnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(bdcnt_reg[1]),
        .R(\bdcnt[6]_i_1__0_n_0 ));
  FDRE \bdcnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(bdcnt_reg[2]),
        .R(\bdcnt[6]_i_1__0_n_0 ));
  FDRE \bdcnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(bdcnt_reg[3]),
        .R(\bdcnt[6]_i_1__0_n_0 ));
  FDRE \bdcnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(bdcnt_reg[4]),
        .R(\bdcnt[6]_i_1__0_n_0 ));
  FDRE \bdcnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(bdcnt_reg[5]),
        .R(\bdcnt[6]_i_1__0_n_0 ));
  FDRE \bdcnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(bdcnt_reg[6]),
        .R(\bdcnt[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h7A)) 
    \bit_cnt[0]_i_1 
       (.I0(\bit_cnt_reg_n_0_[0] ),
        .I1(current_state[1]),
        .I2(\symbol_val[3]_i_3_n_0 ),
        .O(\bit_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h8F20)) 
    \bit_cnt[1]_i_1 
       (.I0(current_state[1]),
        .I1(\bit_cnt_reg_n_0_[0] ),
        .I2(\symbol_val[3]_i_3_n_0 ),
        .I3(\bit_cnt_reg_n_0_[1] ),
        .O(\bit_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hA8FF0200)) 
    \bit_cnt[2]_i_1 
       (.I0(current_state[1]),
        .I1(\bit_cnt_reg_n_0_[0] ),
        .I2(\bit_cnt_reg_n_0_[1] ),
        .I3(\symbol_val[3]_i_3_n_0 ),
        .I4(\bit_cnt_reg_n_0_[2] ),
        .O(\bit_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF01FF0000)) 
    \bit_cnt[3]_i_1 
       (.I0(\bit_cnt_reg_n_0_[1] ),
        .I1(\bit_cnt_reg_n_0_[0] ),
        .I2(\bit_cnt_reg_n_0_[2] ),
        .I3(current_state[1]),
        .I4(\symbol_val[3]_i_3_n_0 ),
        .I5(\bit_cnt_reg_n_0_[3] ),
        .O(\bit_cnt[3]_i_1_n_0 ));
  FDRE \bit_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\bit_cnt[0]_i_1_n_0 ),
        .Q(\bit_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bit_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\bit_cnt[1]_i_1_n_0 ),
        .Q(\bit_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bit_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\bit_cnt[2]_i_1_n_0 ),
        .Q(\bit_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bit_cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\bit_cnt[3]_i_1_n_0 ),
        .Q(\bit_cnt_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \bus_addr_int[10]_i_1 
       (.I0(\bus_addr_int_reg[14] [4]),
        .I1(\bus_addr_int_reg[5] [3]),
        .I2(\dout_int_reg_n_0_[2] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\rx_csm_current_state_reg[3] [4]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \bus_addr_int[13]_i_1 
       (.I0(\bus_addr_int_reg[14] [5]),
        .I1(\bus_addr_int_reg[5] [3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\rx_csm_current_state_reg[3] [5]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \bus_addr_int[14]_i_1 
       (.I0(\bus_addr_int_reg[14] [6]),
        .I1(\bus_addr_int_reg[5] [3]),
        .I2(\dout_int_reg_n_0_[2] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\rx_csm_current_state_reg[3] [6]));
  LUT6 #(
    .INIT(64'hFF6A6A6A006A6A6A)) 
    \bus_addr_int[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\bus_addr_int_reg[5] [3]),
        .I4(\bus_addr_int_reg[5] [2]),
        .I5(\bus_addr_int_reg[14] [0]),
        .O(\rx_csm_current_state_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \bus_addr_int[5]_i_1 
       (.I0(\bus_addr_int_reg[14] [1]),
        .I1(\bus_addr_int_reg[5] [3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\rx_csm_current_state_reg[3] [1]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \bus_addr_int[6]_i_1 
       (.I0(\bus_addr_int_reg[14] [2]),
        .I1(\bus_addr_int_reg[5] [3]),
        .I2(\dout_int_reg_n_0_[2] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\rx_csm_current_state_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \bus_addr_int[9]_i_1 
       (.I0(\bus_addr_int_reg[14] [3]),
        .I1(\bus_addr_int_reg[5] [3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\rx_csm_current_state_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_dout_int[27]_i_2 
       (.I0(rx_ack_cld_reg_0),
        .I1(\bus_addr_int_reg[5] [0]),
        .O(rx_ack_cld_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_dout_int[28]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(bus_addr_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_dout_int[29]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(bus_addr_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_dout_int[30]_i_1 
       (.I0(\dout_int_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(bus_addr_int[2]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h807FFF00)) 
    \bus_dout_int[31]_i_2 
       (.I0(\dout_int_reg_n_0_[2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\dout_int_reg_n_0_[3] ),
        .I4(Q[2]),
        .O(bus_addr_int[3]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_dout_int[31]_i_3 
       (.I0(rx_ack_cld_reg_0),
        .I1(\bus_addr_int_reg[5] [0]),
        .O(rx_ack_cld_reg_4));
  LUT6 #(
    .INIT(64'hAABA0000AABAAAAA)) 
    cmd_par_i_1
       (.I0(cmd_par),
        .I1(cmd_par_i_2_n_0),
        .I2(Q[1]),
        .I3(cmd_par_i_3_n_0),
        .I4(\dout_int_reg_n_0_[2] ),
        .I5(\dout_int_reg[0]_0 ),
        .O(cmd_par_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    cmd_par_i_2
       (.I0(\dout_int_reg_n_0_[4] ),
        .I1(\dout_int_reg_n_0_[3] ),
        .I2(\dout_int_reg_n_0_[7] ),
        .I3(\dout_int_reg_n_0_[5] ),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(cmd_par_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00009000)) 
    cmd_par_i_3
       (.I0(\dout_int_reg_n_0_[2] ),
        .I1(Q[0]),
        .I2(\dout_int_reg_n_0_[4] ),
        .I3(Q[1]),
        .I4(\rx_csm_current_state[4]_i_8_n_0 ),
        .I5(reset),
        .O(cmd_par_i_3_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    \dout_int[7]_i_1 
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .I2(reset),
        .O(dout_int));
  FDRE \dout_int_reg[0] 
       (.C(clk),
        .CE(dout_int),
        .D(\rx_reg_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dout_int_reg[1] 
       (.C(clk),
        .CE(dout_int),
        .D(p_1_in[0]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dout_int_reg[2] 
       (.C(clk),
        .CE(dout_int),
        .D(p_1_in[1]),
        .Q(\dout_int_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dout_int_reg[3] 
       (.C(clk),
        .CE(dout_int),
        .D(p_1_in[2]),
        .Q(\dout_int_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dout_int_reg[4] 
       (.C(clk),
        .CE(dout_int),
        .D(p_1_in[3]),
        .Q(\dout_int_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dout_int_reg[5] 
       (.C(clk),
        .CE(dout_int),
        .D(p_1_in[4]),
        .Q(\dout_int_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dout_int_reg[6] 
       (.C(clk),
        .CE(dout_int),
        .D(p_1_in[5]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dout_int_reg[7] 
       (.C(clk),
        .CE(dout_int),
        .D(p_1_in[6]),
        .Q(\dout_int_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h3DFD)) 
    \num[3]_i_3 
       (.I0(rx_ack_cld_reg_0),
        .I1(\bus_addr_int_reg[5] [2]),
        .I2(\bus_addr_int_reg[5] [1]),
        .I3(\num_reg[2] ),
        .O(rx_ack_cld_reg_1));
  LUT6 #(
    .INIT(64'h6A006AFF6AFF6A00)) 
    \num[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\bus_addr_int_reg[5] [0]),
        .I4(\num_reg[5] ),
        .I5(\num_reg[5]_0 ),
        .O(\dout_int_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    rx_ack_cld_i_1
       (.I0(rx_ack_cld_reg_0),
        .I1(reset),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .O(rx_ack_cld_i_1_n_0));
  FDRE rx_ack_cld_reg
       (.C(clk),
        .CE(1'b1),
        .D(rx_ack_cld_i_1_n_0),
        .Q(rx_ack_cld_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    \rx_csm_current_state[0]_i_1 
       (.I0(\dout_int_reg[6]_1 ),
        .I1(\rx_csm_current_state_reg[0] ),
        .I2(\rx_csm_current_state_reg[0]_0 ),
        .I3(\rx_csm_current_state_reg[0]_1 ),
        .I4(reset_0),
        .I5(\dout_int_reg[0]_0 ),
        .O(\dout_int_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'hBBBBBBBFAAAAAAAA)) 
    \rx_csm_current_state[1]_i_1 
       (.I0(\dout_int_reg[0]_0 ),
        .I1(\rx_csm_current_state_reg[1] ),
        .I2(Q[2]),
        .I3(\dout_int_reg_n_0_[7] ),
        .I4(\dout_int_reg_n_0_[5] ),
        .I5(\dout_int_reg[1]_0 ),
        .O(\dout_int_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hAAEAAABFAAAAAAAA)) 
    \rx_csm_current_state[2]_i_6 
       (.I0(reset),
        .I1(\dout_int_reg_n_0_[2] ),
        .I2(\dout_int_reg_n_0_[4] ),
        .I3(\rx_csm_current_state[4]_i_8_n_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(reset_1));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \rx_csm_current_state[2]_i_7 
       (.I0(reset),
        .I1(Q[1]),
        .I2(\dout_int_reg_n_0_[2] ),
        .I3(\dout_int_reg_n_0_[4] ),
        .I4(Q[0]),
        .I5(\rx_csm_current_state[4]_i_8_n_0 ),
        .O(reset_0));
  LUT6 #(
    .INIT(64'h00000000F5FDFDFD)) 
    \rx_csm_current_state[3]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\rx_csm_current_state[4]_i_8_n_0 ),
        .I3(\dout_int_reg_n_0_[4] ),
        .I4(\dout_int_reg_n_0_[2] ),
        .I5(reset),
        .O(\dout_int_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rx_csm_current_state[3]_i_3 
       (.I0(\dout_int_reg_n_0_[5] ),
        .I1(\dout_int_reg_n_0_[7] ),
        .I2(Q[2]),
        .O(\dout_int_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rx_csm_current_state[4]_i_10 
       (.I0(rx_ack_cld_reg_0),
        .I1(\num_reg[2] ),
        .I2(\bus_addr_int_reg[5] [1]),
        .I3(bus_ack),
        .I4(\bus_addr_int_reg[5] [0]),
        .O(rx_ack_cld_reg_2));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rx_csm_current_state[4]_i_2 
       (.I0(Q[0]),
        .I1(\dout_int_reg_n_0_[4] ),
        .I2(Q[1]),
        .I3(\rx_csm_current_state[4]_i_8_n_0 ),
        .I4(reset),
        .O(\dout_int_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \rx_csm_current_state[4]_i_3 
       (.I0(Q[2]),
        .I1(\dout_int_reg_n_0_[7] ),
        .I2(\dout_int_reg_n_0_[5] ),
        .I3(\dout_int_reg[1]_0 ),
        .O(\dout_int_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \rx_csm_current_state[4]_i_8 
       (.I0(\dout_int_reg_n_0_[3] ),
        .I1(\dout_int_reg_n_0_[7] ),
        .I2(\dout_int_reg_n_0_[5] ),
        .I3(Q[2]),
        .O(\rx_csm_current_state[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \rx_csm_current_state[5]_i_3 
       (.I0(\rx_csm_current_state[4]_i_8_n_0 ),
        .I1(\dout_int_reg_n_0_[4] ),
        .I2(\dout_int_reg_n_0_[2] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\dout_int_reg[5]_0 ),
        .O(\dout_int_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_reg[0]_i_1 
       (.I0(p_1_in[0]),
        .I1(current_state[1]),
        .I2(rxd_q2),
        .O(rx_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_reg[1]_i_1 
       (.I0(p_1_in[1]),
        .I1(current_state[1]),
        .I2(rxd_q2),
        .O(rx_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_reg[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(current_state[1]),
        .I2(rxd_q2),
        .O(rx_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_reg[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(current_state[1]),
        .I2(rxd_q2),
        .O(rx_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_reg[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(current_state[1]),
        .I2(rxd_q2),
        .O(rx_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_reg[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(current_state[1]),
        .I2(rxd_q2),
        .O(rx_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_reg[6]_i_1 
       (.I0(p_1_in[6]),
        .I1(current_state[1]),
        .I2(rxd_q2),
        .O(rx_reg[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \rx_reg[7]_i_1 
       (.I0(\FSM_sequential_current_state[0]_i_2_n_0 ),
        .O(\rx_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFCAA)) 
    \rx_reg[7]_i_2 
       (.I0(rxd_q2),
        .I1(p_0_in_0),
        .I2(\symbol_val_reg_n_0_[2] ),
        .I3(current_state[1]),
        .O(rx_reg[7]));
  FDRE \rx_reg_reg[0] 
       (.C(clk),
        .CE(\rx_reg[7]_i_1_n_0 ),
        .D(rx_reg[0]),
        .Q(\rx_reg_reg_n_0_[0] ),
        .R(reset));
  FDRE \rx_reg_reg[1] 
       (.C(clk),
        .CE(\rx_reg[7]_i_1_n_0 ),
        .D(rx_reg[1]),
        .Q(p_1_in[0]),
        .R(reset));
  FDRE \rx_reg_reg[2] 
       (.C(clk),
        .CE(\rx_reg[7]_i_1_n_0 ),
        .D(rx_reg[2]),
        .Q(p_1_in[1]),
        .R(reset));
  FDRE \rx_reg_reg[3] 
       (.C(clk),
        .CE(\rx_reg[7]_i_1_n_0 ),
        .D(rx_reg[3]),
        .Q(p_1_in[2]),
        .R(reset));
  FDRE \rx_reg_reg[4] 
       (.C(clk),
        .CE(\rx_reg[7]_i_1_n_0 ),
        .D(rx_reg[4]),
        .Q(p_1_in[3]),
        .R(reset));
  FDRE \rx_reg_reg[5] 
       (.C(clk),
        .CE(\rx_reg[7]_i_1_n_0 ),
        .D(rx_reg[5]),
        .Q(p_1_in[4]),
        .R(reset));
  FDRE \rx_reg_reg[6] 
       (.C(clk),
        .CE(\rx_reg[7]_i_1_n_0 ),
        .D(rx_reg[6]),
        .Q(p_1_in[5]),
        .R(reset));
  FDRE \rx_reg_reg[7] 
       (.C(clk),
        .CE(\rx_reg[7]_i_1_n_0 ),
        .D(rx_reg[7]),
        .Q(p_1_in[6]),
        .R(reset));
  FDSE rxd_q1_reg
       (.C(clk),
        .CE(1'b1),
        .D(rxd),
        .Q(rxd_q1),
        .S(reset));
  FDSE rxd_q2_reg
       (.C(clk),
        .CE(1'b1),
        .D(rxd_q1),
        .Q(rxd_q2),
        .S(reset));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \sample_cnt[0]_i_1 
       (.I0(current_state[0]),
        .I1(\sample_cnt[2]_i_2_n_0 ),
        .I2(\sample_cnt_reg_n_0_[0] ),
        .O(\sample_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F80)) 
    \sample_cnt[1]_i_1 
       (.I0(\sample_cnt_reg_n_0_[0] ),
        .I1(current_state[0]),
        .I2(\sample_cnt[2]_i_2_n_0 ),
        .I3(\sample_cnt_reg_n_0_[1] ),
        .O(\sample_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h70FF8000)) 
    \sample_cnt[2]_i_1 
       (.I0(\sample_cnt_reg_n_0_[0] ),
        .I1(\sample_cnt_reg_n_0_[1] ),
        .I2(current_state[0]),
        .I3(\sample_cnt[2]_i_2_n_0 ),
        .I4(\sample_cnt_reg_n_0_[2] ),
        .O(\sample_cnt[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0455)) 
    \sample_cnt[2]_i_2 
       (.I0(reset),
        .I1(\FSM_sequential_current_state[1]_i_3_n_0 ),
        .I2(\sample_cnt[2]_i_3_n_0 ),
        .I3(\FSM_sequential_current_state[0]_i_2_n_0 ),
        .O(\sample_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8000FFFFFFFF)) 
    \sample_cnt[2]_i_3 
       (.I0(\sample_cnt_reg_n_0_[2] ),
        .I1(\sample_cnt_reg_n_0_[1] ),
        .I2(\sample_cnt_reg_n_0_[0] ),
        .I3(\FSM_sequential_current_state[1]_i_3_n_0 ),
        .I4(current_state[1]),
        .I5(current_state[0]),
        .O(\sample_cnt[2]_i_3_n_0 ));
  FDRE \sample_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\sample_cnt[0]_i_1_n_0 ),
        .Q(\sample_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sample_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\sample_cnt[1]_i_1_n_0 ),
        .Q(\sample_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sample_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\sample_cnt[2]_i_1_n_0 ),
        .Q(\sample_cnt_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hAA3A)) 
    \symbol_val[0]_i_1 
       (.I0(rxd_q2),
        .I1(\symbol_val_reg_n_0_[0] ),
        .I2(current_state[0]),
        .I3(current_state[1]),
        .O(symbol_val[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h00002EE2)) 
    \symbol_val[1]_i_1 
       (.I0(rxd_q2),
        .I1(current_state[0]),
        .I2(\symbol_val_reg_n_0_[1] ),
        .I3(\symbol_val_reg_n_0_[0] ),
        .I4(current_state[1]),
        .O(symbol_val[1]));
  LUT6 #(
    .INIT(64'h000000002EEEE222)) 
    \symbol_val[2]_i_1 
       (.I0(rxd_q2),
        .I1(current_state[0]),
        .I2(\symbol_val_reg_n_0_[0] ),
        .I3(\symbol_val_reg_n_0_[1] ),
        .I4(\symbol_val_reg_n_0_[2] ),
        .I5(current_state[1]),
        .O(symbol_val[2]));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \symbol_val[3]_i_1 
       (.I0(\symbol_val[3]_i_3_n_0 ),
        .I1(current_state[1]),
        .I2(current_state[0]),
        .I3(reset),
        .I4(rxd_q2),
        .I5(\FSM_sequential_current_state[1]_i_3_n_0 ),
        .O(\symbol_val[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1555511104444000)) 
    \symbol_val[3]_i_2 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .I2(\symbol_val_reg_n_0_[2] ),
        .I3(\symbol_val[3]_i_4_n_0 ),
        .I4(p_0_in_0),
        .I5(rxd_q2),
        .O(\symbol_val[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \symbol_val[3]_i_3 
       (.I0(reset),
        .I1(\FSM_sequential_current_state[0]_i_2_n_0 ),
        .O(\symbol_val[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \symbol_val[3]_i_4 
       (.I0(\symbol_val_reg_n_0_[0] ),
        .I1(\symbol_val_reg_n_0_[1] ),
        .O(\symbol_val[3]_i_4_n_0 ));
  FDRE \symbol_val_reg[0] 
       (.C(clk),
        .CE(\symbol_val[3]_i_1_n_0 ),
        .D(symbol_val[0]),
        .Q(\symbol_val_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \symbol_val_reg[1] 
       (.C(clk),
        .CE(\symbol_val[3]_i_1_n_0 ),
        .D(symbol_val[1]),
        .Q(\symbol_val_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \symbol_val_reg[2] 
       (.C(clk),
        .CE(\symbol_val[3]_i_1_n_0 ),
        .D(symbol_val[2]),
        .Q(\symbol_val_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \symbol_val_reg[3] 
       (.C(clk),
        .CE(\symbol_val[3]_i_1_n_0 ),
        .D(\symbol_val[3]_i_2_n_0 ),
        .Q(p_0_in_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_top
   (current_state,
    cmd_we,
    tx_ack,
    reset_0,
    Q,
    \tx_reg_reg[5] ,
    \dout_int_reg[6] ,
    \dout_int_reg[6]_0 ,
    \dout_int_reg[0] ,
    \dout_int_reg[1] ,
    reset_1,
    cmd_par_reg,
    \dout_int_reg[4] ,
    \dout_int_reg[5] ,
    bus_addr_int,
    rx_ack_cld_reg,
    \dout_int_reg[1]_0 ,
    \rx_csm_current_state_reg[3] ,
    rx_ack_cld_reg_0,
    tx_ack_cld_reg,
    rx_ack_cld_reg_1,
    rx_ack_cld_reg_2,
    txd,
    reset,
    rxd,
    clk,
    current_state_reg,
    D,
    \tx_reg_reg[3] ,
    \tx_reg_reg[6] ,
    \rx_csm_current_state_reg[0] ,
    \rx_csm_current_state_reg[0]_0 ,
    \rx_csm_current_state_reg[0]_1 ,
    \rx_csm_current_state_reg[1] ,
    cmd_par,
    \bus_addr_int_reg[5] ,
    \num_reg[5] ,
    \num_reg[5]_0 ,
    \bus_addr_int_reg[14] ,
    bus_ack,
    \tx_reg_reg[1] ,
    \tx_reg_reg[2] ,
    SR);
  output current_state;
  output cmd_we;
  output tx_ack;
  output reset_0;
  output [2:0]Q;
  output [0:0]\tx_reg_reg[5] ;
  output [1:0]\dout_int_reg[6] ;
  output \dout_int_reg[6]_0 ;
  output \dout_int_reg[0] ;
  output \dout_int_reg[1] ;
  output reset_1;
  output cmd_par_reg;
  output \dout_int_reg[4] ;
  output \dout_int_reg[5] ;
  output [3:0]bus_addr_int;
  output rx_ack_cld_reg;
  output [0:0]\dout_int_reg[1]_0 ;
  output [6:0]\rx_csm_current_state_reg[3] ;
  output rx_ack_cld_reg_0;
  output tx_ack_cld_reg;
  output rx_ack_cld_reg_1;
  output rx_ack_cld_reg_2;
  output txd;
  input reset;
  input rxd;
  input clk;
  input current_state_reg;
  input [0:0]D;
  input \tx_reg_reg[3] ;
  input \tx_reg_reg[6] ;
  input \rx_csm_current_state_reg[0] ;
  input \rx_csm_current_state_reg[0]_0 ;
  input \rx_csm_current_state_reg[0]_1 ;
  input \rx_csm_current_state_reg[1] ;
  input cmd_par;
  input [3:0]\bus_addr_int_reg[5] ;
  input [0:0]\num_reg[5] ;
  input \num_reg[5]_0 ;
  input [6:0]\bus_addr_int_reg[14] ;
  input bus_ack;
  input \tx_reg_reg[1] ;
  input \tx_reg_reg[2] ;
  input [0:0]SR;

  wire [0:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire bus_ack;
  wire [3:0]bus_addr_int;
  wire [6:0]\bus_addr_int_reg[14] ;
  wire [3:0]\bus_addr_int_reg[5] ;
  wire clk;
  wire cmd_par;
  wire cmd_par_reg;
  wire cmd_we;
  wire current_state;
  wire current_state_reg;
  wire \dout_int_reg[0] ;
  wire \dout_int_reg[1] ;
  wire [0:0]\dout_int_reg[1]_0 ;
  wire \dout_int_reg[4] ;
  wire \dout_int_reg[5] ;
  wire [1:0]\dout_int_reg[6] ;
  wire \dout_int_reg[6]_0 ;
  wire [0:0]\num_reg[5] ;
  wire \num_reg[5]_0 ;
  wire reset;
  wire reset_0;
  wire reset_1;
  wire rx_ack_cld_reg;
  wire rx_ack_cld_reg_0;
  wire rx_ack_cld_reg_1;
  wire rx_ack_cld_reg_2;
  wire \rx_csm_current_state_reg[0] ;
  wire \rx_csm_current_state_reg[0]_0 ;
  wire \rx_csm_current_state_reg[0]_1 ;
  wire \rx_csm_current_state_reg[1] ;
  wire [6:0]\rx_csm_current_state_reg[3] ;
  wire rxd;
  wire tx_ack;
  wire tx_ack_cld_reg;
  wire \tx_reg_reg[1] ;
  wire \tx_reg_reg[2] ;
  wire \tx_reg_reg[3] ;
  wire [0:0]\tx_reg_reg[5] ;
  wire \tx_reg_reg[6] ;
  wire txd;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_rx I0
       (.Q(Q),
        .bus_ack(bus_ack),
        .bus_addr_int(bus_addr_int),
        .\bus_addr_int_reg[14] (\bus_addr_int_reg[14] ),
        .\bus_addr_int_reg[5] (\bus_addr_int_reg[5] ),
        .clk(clk),
        .cmd_par(cmd_par),
        .cmd_par_reg(cmd_par_reg),
        .\dout_int_reg[0]_0 (\dout_int_reg[0] ),
        .\dout_int_reg[1]_0 (\dout_int_reg[1] ),
        .\dout_int_reg[1]_1 (\dout_int_reg[1]_0 ),
        .\dout_int_reg[4]_0 (\dout_int_reg[4] ),
        .\dout_int_reg[5]_0 (\dout_int_reg[5] ),
        .\dout_int_reg[6]_0 (\dout_int_reg[6] ),
        .\dout_int_reg[6]_1 (\dout_int_reg[6]_0 ),
        .\num_reg[2] (tx_ack),
        .\num_reg[5] (\num_reg[5] ),
        .\num_reg[5]_0 (\num_reg[5]_0 ),
        .reset(reset),
        .reset_0(reset_0),
        .reset_1(reset_1),
        .rx_ack_cld_reg_0(cmd_we),
        .rx_ack_cld_reg_1(rx_ack_cld_reg),
        .rx_ack_cld_reg_2(rx_ack_cld_reg_0),
        .rx_ack_cld_reg_3(rx_ack_cld_reg_1),
        .rx_ack_cld_reg_4(rx_ack_cld_reg_2),
        .\rx_csm_current_state_reg[0] (\rx_csm_current_state_reg[0] ),
        .\rx_csm_current_state_reg[0]_0 (\rx_csm_current_state_reg[0]_0 ),
        .\rx_csm_current_state_reg[0]_1 (\rx_csm_current_state_reg[0]_1 ),
        .\rx_csm_current_state_reg[1] (\rx_csm_current_state_reg[1] ),
        .\rx_csm_current_state_reg[3] (\rx_csm_current_state_reg[3] ),
        .rxd(rxd));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_tx I1
       (.D(D),
        .SR(SR),
        .bus_ack(bus_ack),
        .clk(clk),
        .cmd_we(cmd_we),
        .current_state_reg_0(current_state),
        .current_state_reg_1(current_state_reg),
        .reset(reset),
        .\rx_csm_current_state[1]_i_5 (\bus_addr_int_reg[5] [1:0]),
        .tx_ack(tx_ack),
        .tx_ack_cld_reg_0(tx_ack_cld_reg),
        .\tx_reg_reg[1]_0 (\tx_reg_reg[1] ),
        .\tx_reg_reg[2]_0 (\tx_reg_reg[2] ),
        .\tx_reg_reg[3]_0 (\tx_reg_reg[3] ),
        .\tx_reg_reg[5]_0 (\tx_reg_reg[5] ),
        .\tx_reg_reg[6]_0 (\tx_reg_reg[6] ),
        .txd(txd));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_tx
   (current_state_reg_0,
    tx_ack,
    tx_ack_cld_reg_0,
    \tx_reg_reg[5]_0 ,
    txd,
    reset,
    clk,
    current_state_reg_1,
    \tx_reg_reg[3]_0 ,
    \tx_reg_reg[6]_0 ,
    \rx_csm_current_state[1]_i_5 ,
    cmd_we,
    bus_ack,
    D,
    \tx_reg_reg[1]_0 ,
    \tx_reg_reg[2]_0 ,
    SR);
  output current_state_reg_0;
  output tx_ack;
  output tx_ack_cld_reg_0;
  output [0:0]\tx_reg_reg[5]_0 ;
  output txd;
  input reset;
  input clk;
  input current_state_reg_1;
  input \tx_reg_reg[3]_0 ;
  input \tx_reg_reg[6]_0 ;
  input [1:0]\rx_csm_current_state[1]_i_5 ;
  input cmd_we;
  input bus_ack;
  input [0:0]D;
  input \tx_reg_reg[1]_0 ;
  input \tx_reg_reg[2]_0 ;
  input [0:0]SR;

  wire [0:0]D;
  wire [0:0]SR;
  wire \bdcnt[2]_i_2_n_0 ;
  wire \bdcnt[2]_i_3_n_0 ;
  wire \bdcnt[5]_i_2_n_0 ;
  wire \bdcnt[8]_i_2_n_0 ;
  wire \bdcnt[9]_i_1_n_0 ;
  wire \bdcnt[9]_i_3_n_0 ;
  wire \bdcnt[9]_i_4_n_0 ;
  wire \bdcnt[9]_i_5_n_0 ;
  wire [9:0]bdcnt_reg;
  wire bit_cnt;
  wire [3:0]bit_cnt0;
  wire \bit_cnt[1]_i_1__0_n_0 ;
  wire [3:0]bit_cnt_reg;
  wire bus_ack;
  wire clk;
  wire cmd_we;
  wire current_state_i_2_n_0;
  wire current_state_reg_0;
  wire current_state_reg_1;
  wire next_state;
  wire [9:0]p_0_in__0;
  wire [8:3]p_1_in;
  wire reset;
  wire [1:0]\rx_csm_current_state[1]_i_5 ;
  wire tx_ack;
  wire tx_ack_cld_i_1_n_0;
  wire tx_ack_cld_i_2_n_0;
  wire tx_ack_cld_reg_0;
  wire [8:1]tx_reg;
  wire \tx_reg[0]_i_1_n_0 ;
  wire \tx_reg[1]_i_1_n_0 ;
  wire \tx_reg[2]_i_1_n_0 ;
  wire \tx_reg[8]_i_1_n_0 ;
  wire \tx_reg[8]_i_3_n_0 ;
  wire \tx_reg_reg[1]_0 ;
  wire \tx_reg_reg[2]_0 ;
  wire \tx_reg_reg[3]_0 ;
  wire [0:0]\tx_reg_reg[5]_0 ;
  wire \tx_reg_reg[6]_0 ;
  wire txd;

  LUT1 #(
    .INIT(2'h1)) 
    \bdcnt[0]_i_1__0 
       (.I0(bdcnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bdcnt[1]_i_1__0 
       (.I0(bdcnt_reg[0]),
        .I1(bdcnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \bdcnt[2]_i_1__0 
       (.I0(bdcnt_reg[0]),
        .I1(bdcnt_reg[1]),
        .I2(bdcnt_reg[2]),
        .I3(\bdcnt[2]_i_2_n_0 ),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \bdcnt[2]_i_2 
       (.I0(bdcnt_reg[3]),
        .I1(bdcnt_reg[7]),
        .I2(bdcnt_reg[2]),
        .I3(bdcnt_reg[4]),
        .I4(\bdcnt[2]_i_3_n_0 ),
        .O(\bdcnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \bdcnt[2]_i_3 
       (.I0(bdcnt_reg[1]),
        .I1(bdcnt_reg[0]),
        .I2(bdcnt_reg[8]),
        .I3(bdcnt_reg[9]),
        .I4(bdcnt_reg[5]),
        .I5(bdcnt_reg[6]),
        .O(\bdcnt[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bdcnt[3]_i_1__0 
       (.I0(bdcnt_reg[3]),
        .I1(bdcnt_reg[1]),
        .I2(bdcnt_reg[0]),
        .I3(bdcnt_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bdcnt[4]_i_1__0 
       (.I0(bdcnt_reg[4]),
        .I1(bdcnt_reg[2]),
        .I2(bdcnt_reg[0]),
        .I3(bdcnt_reg[1]),
        .I4(bdcnt_reg[3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \bdcnt[5]_i_1__0 
       (.I0(\bdcnt[9]_i_3_n_0 ),
        .I1(bdcnt_reg[3]),
        .I2(\bdcnt[5]_i_2_n_0 ),
        .I3(bdcnt_reg[2]),
        .I4(bdcnt_reg[4]),
        .I5(bdcnt_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bdcnt[5]_i_2 
       (.I0(bdcnt_reg[0]),
        .I1(bdcnt_reg[1]),
        .O(\bdcnt[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A20)) 
    \bdcnt[6]_i_1 
       (.I0(\bdcnt[9]_i_3_n_0 ),
        .I1(\bdcnt[8]_i_2_n_0 ),
        .I2(bdcnt_reg[5]),
        .I3(bdcnt_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \bdcnt[7]_i_1 
       (.I0(bdcnt_reg[5]),
        .I1(\bdcnt[8]_i_2_n_0 ),
        .I2(bdcnt_reg[6]),
        .I3(bdcnt_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'hAA2AAAAA00800000)) 
    \bdcnt[8]_i_1 
       (.I0(\bdcnt[9]_i_3_n_0 ),
        .I1(bdcnt_reg[7]),
        .I2(bdcnt_reg[6]),
        .I3(\bdcnt[8]_i_2_n_0 ),
        .I4(bdcnt_reg[5]),
        .I5(bdcnt_reg[8]),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \bdcnt[8]_i_2 
       (.I0(bdcnt_reg[3]),
        .I1(bdcnt_reg[1]),
        .I2(bdcnt_reg[0]),
        .I3(bdcnt_reg[2]),
        .I4(bdcnt_reg[4]),
        .O(\bdcnt[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bdcnt[9]_i_1 
       (.I0(current_state_reg_0),
        .O(\bdcnt[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2A80)) 
    \bdcnt[9]_i_2 
       (.I0(\bdcnt[9]_i_3_n_0 ),
        .I1(\bdcnt[9]_i_4_n_0 ),
        .I2(bdcnt_reg[8]),
        .I3(bdcnt_reg[9]),
        .O(p_0_in__0[9]));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \bdcnt[9]_i_3 
       (.I0(bdcnt_reg[7]),
        .I1(bdcnt_reg[8]),
        .I2(\bdcnt[9]_i_5_n_0 ),
        .I3(bdcnt_reg[6]),
        .I4(bdcnt_reg[9]),
        .O(\bdcnt[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \bdcnt[9]_i_4 
       (.I0(bdcnt_reg[7]),
        .I1(bdcnt_reg[6]),
        .I2(\bdcnt[8]_i_2_n_0 ),
        .I3(bdcnt_reg[5]),
        .O(\bdcnt[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \bdcnt[9]_i_5 
       (.I0(bdcnt_reg[3]),
        .I1(bdcnt_reg[2]),
        .I2(bdcnt_reg[1]),
        .I3(bdcnt_reg[0]),
        .I4(bdcnt_reg[5]),
        .I5(bdcnt_reg[4]),
        .O(\bdcnt[9]_i_5_n_0 ));
  FDRE \bdcnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(bdcnt_reg[0]),
        .R(\bdcnt[9]_i_1_n_0 ));
  FDRE \bdcnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(bdcnt_reg[1]),
        .R(\bdcnt[9]_i_1_n_0 ));
  FDRE \bdcnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(bdcnt_reg[2]),
        .R(\bdcnt[9]_i_1_n_0 ));
  FDRE \bdcnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(bdcnt_reg[3]),
        .R(\bdcnt[9]_i_1_n_0 ));
  FDRE \bdcnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(bdcnt_reg[4]),
        .R(\bdcnt[9]_i_1_n_0 ));
  FDRE \bdcnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(bdcnt_reg[5]),
        .R(\bdcnt[9]_i_1_n_0 ));
  FDRE \bdcnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(bdcnt_reg[6]),
        .R(\bdcnt[9]_i_1_n_0 ));
  FDRE \bdcnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(bdcnt_reg[7]),
        .R(\bdcnt[9]_i_1_n_0 ));
  FDRE \bdcnt_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(bdcnt_reg[8]),
        .R(\bdcnt[9]_i_1_n_0 ));
  FDRE \bdcnt_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(bdcnt_reg[9]),
        .R(\bdcnt[9]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bit_cnt[0]_i_1__0 
       (.I0(bit_cnt_reg[0]),
        .O(bit_cnt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \bit_cnt[1]_i_1__0 
       (.I0(bit_cnt_reg[0]),
        .I1(bit_cnt_reg[1]),
        .O(\bit_cnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \bit_cnt[2]_i_1 
       (.I0(bit_cnt_reg[2]),
        .I1(bit_cnt_reg[1]),
        .I2(bit_cnt_reg[0]),
        .O(bit_cnt0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \bit_cnt[3]_i_2 
       (.I0(\tx_reg[8]_i_3_n_0 ),
        .I1(reset),
        .O(bit_cnt));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \bit_cnt[3]_i_3 
       (.I0(bit_cnt_reg[3]),
        .I1(bit_cnt_reg[2]),
        .I2(bit_cnt_reg[0]),
        .I3(bit_cnt_reg[1]),
        .O(bit_cnt0[3]));
  FDSE \bit_cnt_reg[0] 
       (.C(clk),
        .CE(bit_cnt),
        .D(bit_cnt0[0]),
        .Q(bit_cnt_reg[0]),
        .S(SR));
  FDRE \bit_cnt_reg[1] 
       (.C(clk),
        .CE(bit_cnt),
        .D(\bit_cnt[1]_i_1__0_n_0 ),
        .Q(bit_cnt_reg[1]),
        .R(SR));
  FDRE \bit_cnt_reg[2] 
       (.C(clk),
        .CE(bit_cnt),
        .D(bit_cnt0[2]),
        .Q(bit_cnt_reg[2]),
        .R(SR));
  FDSE \bit_cnt_reg[3] 
       (.C(clk),
        .CE(bit_cnt),
        .D(bit_cnt0[3]),
        .Q(bit_cnt_reg[3]),
        .S(SR));
  LUT3 #(
    .INIT(8'h4F)) 
    current_state_i_1
       (.I0(current_state_reg_0),
        .I1(current_state_reg_1),
        .I2(current_state_i_2_n_0),
        .O(next_state));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    current_state_i_2
       (.I0(bit_cnt_reg[3]),
        .I1(bit_cnt_reg[2]),
        .I2(bit_cnt_reg[0]),
        .I3(bit_cnt_reg[1]),
        .I4(\bdcnt[2]_i_2_n_0 ),
        .I5(current_state_reg_0),
        .O(current_state_i_2_n_0));
  FDRE current_state_reg
       (.C(clk),
        .CE(1'b1),
        .D(next_state),
        .Q(current_state_reg_0),
        .R(reset));
  LUT5 #(
    .INIT(32'hC08BF38B)) 
    \rx_csm_current_state[1]_i_7 
       (.I0(tx_ack),
        .I1(\rx_csm_current_state[1]_i_5 [1]),
        .I2(cmd_we),
        .I3(\rx_csm_current_state[1]_i_5 [0]),
        .I4(bus_ack),
        .O(tx_ack_cld_reg_0));
  LUT3 #(
    .INIT(8'h08)) 
    tx_ack_cld_i_1
       (.I0(tx_ack_cld_i_2_n_0),
        .I1(current_state_reg_0),
        .I2(reset),
        .O(tx_ack_cld_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    tx_ack_cld_i_2
       (.I0(\bdcnt[2]_i_2_n_0 ),
        .I1(bit_cnt_reg[1]),
        .I2(bit_cnt_reg[0]),
        .I3(bit_cnt_reg[2]),
        .I4(bit_cnt_reg[3]),
        .O(tx_ack_cld_i_2_n_0));
  FDRE tx_ack_cld_reg
       (.C(clk),
        .CE(1'b1),
        .D(tx_ack_cld_i_1_n_0),
        .Q(tx_ack),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFAAC0AA)) 
    \tx_reg[0]_i_1 
       (.I0(txd),
        .I1(tx_reg[1]),
        .I2(current_state_reg_0),
        .I3(\tx_reg[8]_i_1_n_0 ),
        .I4(reset),
        .O(\tx_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFC0CAAAA)) 
    \tx_reg[1]_i_1 
       (.I0(tx_reg[1]),
        .I1(\tx_reg_reg[1]_0 ),
        .I2(current_state_reg_0),
        .I3(tx_reg[2]),
        .I4(\tx_reg[8]_i_1_n_0 ),
        .I5(reset),
        .O(\tx_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFC0CAAAA)) 
    \tx_reg[2]_i_1 
       (.I0(tx_reg[2]),
        .I1(\tx_reg_reg[2]_0 ),
        .I2(current_state_reg_0),
        .I3(tx_reg[3]),
        .I4(\tx_reg[8]_i_1_n_0 ),
        .I5(reset),
        .O(\tx_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hFFAC)) 
    \tx_reg[3]_i_1 
       (.I0(tx_reg[4]),
        .I1(\tx_reg_reg[3]_0 ),
        .I2(current_state_reg_0),
        .I3(reset),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hFCDD)) 
    \tx_reg[5]_i_1 
       (.I0(\tx_reg_reg[6]_0 ),
        .I1(reset),
        .I2(tx_reg[6]),
        .I3(current_state_reg_0),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hFF8B)) 
    \tx_reg[6]_i_1 
       (.I0(tx_reg[7]),
        .I1(current_state_reg_0),
        .I2(\tx_reg_reg[6]_0 ),
        .I3(reset),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hFFAC)) 
    \tx_reg[7]_i_1 
       (.I0(tx_reg[8]),
        .I1(\tx_reg_reg[6]_0 ),
        .I2(current_state_reg_0),
        .I3(reset),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \tx_reg[8]_i_1 
       (.I0(\tx_reg[8]_i_3_n_0 ),
        .I1(current_state_reg_1),
        .I2(current_state_reg_0),
        .I3(reset),
        .O(\tx_reg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_reg[8]_i_2 
       (.I0(reset),
        .I1(current_state_reg_0),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \tx_reg[8]_i_3 
       (.I0(current_state_reg_0),
        .I1(\bdcnt[2]_i_2_n_0 ),
        .I2(bit_cnt_reg[1]),
        .I3(bit_cnt_reg[0]),
        .I4(bit_cnt_reg[2]),
        .I5(bit_cnt_reg[3]),
        .O(\tx_reg[8]_i_3_n_0 ));
  FDRE \tx_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\tx_reg[0]_i_1_n_0 ),
        .Q(txd),
        .R(1'b0));
  FDRE \tx_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\tx_reg[1]_i_1_n_0 ),
        .Q(tx_reg[1]),
        .R(1'b0));
  FDRE \tx_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\tx_reg[2]_i_1_n_0 ),
        .Q(tx_reg[2]),
        .R(1'b0));
  FDRE \tx_reg_reg[3] 
       (.C(clk),
        .CE(\tx_reg[8]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(tx_reg[3]),
        .R(1'b0));
  FDRE \tx_reg_reg[4] 
       (.C(clk),
        .CE(\tx_reg[8]_i_1_n_0 ),
        .D(D),
        .Q(tx_reg[4]),
        .R(1'b0));
  FDRE \tx_reg_reg[5] 
       (.C(clk),
        .CE(\tx_reg[8]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\tx_reg_reg[5]_0 ),
        .R(1'b0));
  FDRE \tx_reg_reg[6] 
       (.C(clk),
        .CE(\tx_reg[8]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(tx_reg[6]),
        .R(1'b0));
  FDRE \tx_reg_reg[7] 
       (.C(clk),
        .CE(\tx_reg[8]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(tx_reg[7]),
        .R(1'b0));
  FDRE \tx_reg_reg[8] 
       (.C(clk),
        .CE(\tx_reg[8]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(tx_reg[8]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
