Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 25 20:56:01 2022
| Host         : LAPTOP-BIDCKM4G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              27 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+--------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+--------------------------+--------------------------+------------------+----------------+
|  u1/CLK        |                          |                          |                1 |              1 |
| ~u1/CLK        |                          |                          |                2 |              4 |
|  clk_IBUF_BUFG |                          | u3/led[3]_i_1_n_0        |                2 |              4 |
|  u1/btn1_reg   |                          |                          |                3 |              8 |
|  clk_IBUF_BUFG |                          |                          |                7 |              9 |
|  clk_IBUF_BUFG | u3/clk_count[27]_i_2_n_0 | u3/clk_count[27]_i_1_n_0 |                7 |             27 |
|  clk_IBUF_BUFG |                          | u1/clk_1k                |                8 |             31 |
|  clk_IBUF_BUFG |                          | u1/clk_50                |                8 |             31 |
+----------------+--------------------------+--------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     2 |
| 8      |                     1 |
| 9      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


