// Seed: 2841503912
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    output uwire id_6,
    input supply1 id_7
    , id_13,
    input wire id_8,
    input wor id_9,
    output wire id_10,
    input tri1 id_11
);
  wire id_14;
  assign id_13 = id_7;
  wire id_15;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input tri id_2,
    output tri id_3,
    output supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    output wor id_7,
    input uwire id_8,
    input wand id_9,
    output tri0 id_10,
    output tri0 id_11,
    input supply0 id_12,
    output wor id_13,
    input tri0 id_14
);
  tri id_16 = id_0;
  module_0(
      id_16, id_5, id_14, id_5, id_1, id_1, id_11, id_12, id_14, id_16, id_3, id_8
  );
endmodule
