\subsection{dfn102}
\index{flipflop!dfn102}
Function: D-type positive edge triggered flipflop

Terminals: (D, CK, Q, QN, vss, vdd)


IEC-symbol:
%figuur dfn10.iec.eps
\begin{figure}[h]
\callpsfig{dfn102.iec.eps}{width=.31\textwidth}
\end{figure}

Function table:
\begin{table}[h]
\begin{tabular}{|c|c||c|c|}
\hline
D	&CK	&Q	&QN\\
\hline
L	&$\uparrow$	&L	&H\\
H	&$\uparrow$	&H	&L\\
\hline
\end{tabular}
\vspace{1cm}

Propagation and load dependent delays:\\

\begin{tabular}{|c|c|c|c|c|}
\hline
Parameter               &From            &To   &Typ    &Unit\\
\hline
T$_{PLH}$               &CK     	&Q      &1.8    &ns\\
T$_{PHL}$               &CK    		&Q      &2.3    &ns\\
T$_{PLH}$               &CK     	&QN     &1.9    &ns\\
T$_{PHL}$               &CK    		&QN     &2.3    &ns\\
\hline
$\Delta$T$_{PLH}$       &CK          	&any    &8.0    &ns/pF\\
$\Delta$T$_{PHL}$       &CK           	&any    &7.0    &ns/pF\\
\hline
C$_{in}$                &D	    	&vss    &0.12   &pF\\
C$_{in}$                &CK	    	&vss    &0.43   &pF\\
\hline
\end{tabular}
\end{table}

Equivalent chip area: 12

\clearpage

%figuur dfn10.cir.eps
% \begin{figure}[bht]
% circuit:\\
% accidentally deleted....
% \callpsfig{dfn10.cir.eps}{width=1\textwidth}
% \end{figure}


%figuur dfn10.lay.eps
\begin{figure}[bth]
layout:\\

\callpsfig{dfn102.lay.eps}{height=5in}
\end{figure}


\clearpage
