verilog adi_common_v1_00_a /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/verilog/ad_mmcm_drp.v
verilog adi_common_v1_00_a /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/verilog/up_clkgen.v
verilog adi_common_v1_00_a /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/verilog/up_axi.v
verilog axi_clkgen_v2_00_a /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/edk/pcores/axi_clkgen_v2_00_a/hdl/verilog/axi_clkgen.v
verilog work ../hdl/system_axi_clkgen_0_wrapper.v
