INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab6_Task4/Lab6_Task4.srcs/sources_1/new/Encoder_4x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encoder_4x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab6_Task4/Lab6_Task4.srcs/sim_1/new/Encoder_4x2_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encoder_4x2_Sim
