// Seed: 593393129
module module_0 (
    output tri0 id_0,
    output tri id_1,
    input tri0 id_2,
    output tri1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    output tri1 id_6,
    input wire id_7
);
  assign module_2.id_1   = 0;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    input  uwire id_2,
    output tri1  id_3,
    input  tri1  id_4
);
  wire id_6;
  xor primCall (id_3, id_0, id_2, id_1);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 (
    output supply0 id_0,
    input supply0 id_1,
    input wor id_2
);
  wand id_4;
  assign id_4 = id_4 ? id_4 : 1;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1
  );
  id_5 :
  assert property (@(id_4) id_1)
  else id_4 = 1;
  assign id_4 = 1;
  wire id_6;
  wire id_7;
endmodule
