// Seed: 932266357
module module_0 (
    output wire id_0,
    input wand id_1,
    output supply1 id_2,
    output wand id_3
);
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input wire id_4,
    output tri1 id_5,
    input wand id_6
    , id_38,
    output tri1 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input supply0 id_10,
    inout supply1 id_11,
    output supply0 id_12,
    input supply0 id_13,
    output uwire id_14,
    input tri id_15,
    input wor id_16,
    input uwire id_17,
    input wor id_18
    , id_39,
    input tri0 id_19,
    input tri1 id_20,
    input wand id_21,
    input tri0 id_22,
    output tri0 id_23,
    input tri0 id_24,
    input wor id_25,
    output tri id_26,
    input tri0 id_27,
    input tri id_28,
    input supply1 id_29,
    input uwire id_30
    , id_40,
    input tri0 id_31,
    output wor id_32,
    input tri1 id_33,
    output tri0 id_34,
    input wire id_35,
    output tri0 id_36
);
  assign id_38 = ~id_10;
  assign id_38 = id_8;
  module_0 modCall_1 (
      id_40,
      id_33,
      id_7,
      id_39
  );
  assign modCall_1.type_0 = 0;
  wire id_41;
  assign id_14 = 1;
endmodule
