-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
-- Date        : Tue Aug 24 08:31:53 2021
-- Host        : ugt-synth running 64-bit Ubuntu 16.04.7 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/bergauer/github/cms-l1-globaltrigger/mp7_ugt_legacy/firmware/ngc/rom_lut_muon_inv_dr_sq_4/rom_lut_muon_inv_dr_sq_4_sim_netlist.vhdl
-- Design      : rom_lut_muon_inv_dr_sq_4
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"E07F007FE00007FFC0FE01FF0001FFFF81F807FC003FFFFF03F01FE003FFFFFF",
      INITP_01 => X"F00FF003FFF00000F01FE007FFC00000F01FC00FFF000000F03F803FF8000000",
      INITP_02 => X"E03FE003FFFC0000F01FF003FFFC0000F01FF003FFFC0000F00FF003FFF80000",
      INITP_03 => X"03FC00FFFC00000001FF003FFF800000807F800FFFE00000C03FC007FFF80000",
      INITP_04 => X"F801FFC0003FFFFFFF007FF80000FFFF3FC00FFF8000007F0FF003FFF0000000",
      INITP_05 => X"3FE003FFFC00000007FE001FFFFC000000FFE000FFFFFFF8E00FFC0007FFFFFF",
      INITP_06 => X"0FFC001FFFFFC00000FFF0001FFFFFFFE007FF80000FFFFFFE003FFE00000000",
      INITP_07 => X"1FFC000FFFFFFF0000FFF80003FFFFFFF003FFF0000001FFFF8007FFF8000000",
      INITP_08 => X"FFC001FFFFFC000007FF80003FFFFFFF800FFFC000000FFFFE000FFFF8000000",
      INITP_09 => X"C003FFFE00000000FFC0007FFFFFF00003FFE00001FFFFFFC003FFFC00000000",
      INITP_0A => X"3FFF00000FFFFFFF000FFFF800000000FF8000FFFFFFE00007FFE00001FFFFFF",
      INITP_0B => X"0003FFFFC0000000FFE00007FFFFFFFF00FFFF000000001FF8000FFFFFF00000",
      INITP_0C => X"FF00003FFFFFFFFF03FFFE0000000000F0000FFFFFFE00003FFF800000FFFFFF",
      INITP_0D => X"FFFC000003FFFFFF0007FFFFE0000000FFE00000FFFFFFFF007FFFF800000000",
      INITP_0E => X"FFFFC00000000FFF00007FFFFFFF0000FFFF00000007FFFF0001FFFFFFC00000",
      INITP_0F => X"FFFFC0000000000000001FFFFFFFFFFFFFFFE0000000000F00001FFFFFFFFF00",
      INIT_00 => X"89A1B8CEE3F80B1E3142536372808E9BA7B2BDC7D0D8DFE6ECF1F5F9FBFDFEFF",
      INIT_01 => X"174573A0CCF8234E77A0C8F0173D6387ABCFF11334557594B2CFEC08233E5871",
      INIT_02 => X"40576E8398ACC0D2E4F506152432404C58636D7780888F969BA0A5A8ABADAEAE",
      INIT_03 => X"E5123F6B97C2EC153E668EB4DB0025496C8FB1D2F21231506D8AA6C2DDF71028",
      INIT_04 => X"00172D42566A7D8FA1B1C2D1DFEDFA07121D27313941484F54595D6163656667",
      INIT_05 => X"BBE8143F6A94BDE60E355C82A7CCF01335577999B9D8F714314E69849EB8D1E9",
      INIT_06 => X"C9DFF4091D31435566778695A4B1BECAD5E0EAF3FC030A10161B1F2225272828",
      INIT_07 => X"9AC5F11B456E96BEE50C32577CA0C3E50729496988A7C5E2FE1A354F69829AB2",
      INIT_08 => X"9AB0C5D9ED00122334445462707E8A96A1ACB5BEC7CED5DBE1E5E9ECEFF1F2F2",
      INIT_09 => X"80ABD5FF2850789FC5EB1035597C9FC0E2022241607E9BB8D4EF09233C556D84",
      INIT_0A => X"74899EB2C5D7E9FA0B1B2A3846535F6B768089929AA2A8AEB4B8BCBFC2C4C5C5",
      INIT_0B => X"6F99C2EB133B6288AED3F71B3E6082A4C4E40322405D7A96B1CCE6FF1830475E",
      INIT_0C => X"566B7F92A5B7C9DAEAF9081624303C48525C666E767E848A8F94989B9D9FA0A0",
      INIT_0D => X"658EB7DF062D53799EC2E6092B4D6E8FAFCEED0B2845617C97B1CBE3FC132A40",
      INIT_0E => X"4054687B8E9FB1C1D1E0EEFC0916222D37414A535B62686E73777B7E81828384",
      INIT_0F => X"638BB3DA01274C7195B9DCFE20416282A1C0DEFB1834506B859EB7D0E7FF152B",
      INIT_10 => X"3246596C7E8FA0B0C0CFDDEBF7040F1A242E373F474E545A5F63676A6C6E6F6F",
      INIT_11 => X"6890B7DD03284D7195B8DAFC1D3D5D7C9BB9D7F4102B46617A94ACC4DBF2081D",
      INIT_12 => X"2B3F5264768798A8B7C5D3E1EDF9050F19232C343B42484E53575A5D60616263",
      INIT_13 => X"759CC2E80D3155799BBEDF002141607F9DBAD7F30F2A455F7890A8C0D7ED0217",
      INIT_14 => X"2D405365768797A7B5C4D1DEEBF7020C161F2830373E44494E5256595B5D5E5E",
      INIT_15 => X"89AFD4F91E416587A9CBEC0C2C4C6A88A6C3DFFB16314B647D95ACC3DAEF0419",
      INIT_16 => X"36485B6C7D8E9EADBCCAD7E4F0FB06111A232C343B41474D5155595C5E5F6061",
      INIT_17 => X"A3C9ED1235597B9DBFE000203F5E7C99B6D3EE0A243E587189A1B8CEE4F90E22",
      INIT_18 => X"46586A7B8C9CACBBC9D7E4F1FC08121D262F373F464C52575C606366686A6B6B",
      INIT_19 => X"C5EA0E31547799BADBFB1B3A597794B1CEEA05203A536C859CB4CAE0F60B1F33",
      INIT_1A => X"5D6F8192A2B2C1D0DEEBF805101B263039424A51585F64696E7275787A7B7C7D",
      INIT_1B => X"ED1135587A9CBDDEFE1E3D5C7A97B4D0EC08223C566F88A0B7CEE4F90F23374A",
      INIT_1C => X"7B8D9EAFBFCFDEECFA0714202B36404A535C646B72787E83878B8E9193949595",
      INIT_1D => X"1D406385A6C8E80828476684A1BEDBF6122C47607992AAC2D8EF051A2E425669",
      INIT_1E => X"A1B2C3D3E3F2010F1D2A36424D58626B747D848C92989EA3A7ABAEB1B3B4B5B5",
      INIT_1F => X"527597B8D9FA1A3A597795B3CFEC08233E58728BA4BCD3EA01172C4155697C8F",
      INIT_20 => X"CDDEEEFE0E1D2B3946535F6B76808A949CA5ACB3BAC0C5CACED2D5D8DADBDCDC",
      INIT_21 => X"8EB0D2F21333527190AECBE804203B56718AA4BCD4EC031A30455A6F8396A9BB",
      INIT_22 => X"FF1020303F4E5C6A77838F9AA5B0B9C2CBD3DBE2E8EEF3F8FC0003050709090A",
      INIT_23 => X"D0F21333537291AFCDEB0724405B7690AAC3DCF40C233A50667B8FA3B7CADCEE",
      INIT_24 => X"39495969778694A1AEBAC6D1DBE5EFF8000810171D23282C3134373A3B3D3E3E",
      INIT_25 => X"193A5A7999B8D6F4112E4A66819CB6D0E9021B324A60778CA2B6CBDEF1041628",
      INIT_26 => X"788898A7B6C4D2DFEBF7030E18222B343C444B52585E63676B6F727476787879",
      INIT_27 => X"6787A7C6E503213E5B7793AEC9E3FD172F4860778EA4BACFE4F80C2032455668",
      INIT_28 => X"BECEDDECFB0816232F3B46515B656E767F868D949A9FA4A9ADB0B3B6B7B9BABA",
      INIT_29 => X"BCDBFA193755728FABC7E2FD17314A637B93ABC2D8EE03182D4154677A8B9DAE",
      INIT_2A => X"0A1A29384653606D7984909AA4AEB7BFC7CFD6DCE2E7ECF1F5F8FBFDFF000101",
      INIT_2B => X"163553718FACC9E5011C37516B849DB6CDE5FC12283E53677C8FA2B5C7D8EAFA",
      INIT_2C => X"5C6C7B8997A4B1BDC9D4DFEAF3FD060E161D242A30353A3F4246484B4C4E4E4F",
      INIT_2D => X"7694B2D0ED0925415C7791ABC5DEF60E253C53697F94A8BDD0E4F6081A2C3C4D",
      INIT_2E => X"B4C3D2E0EEFB07131F2A353F49525B636A72787F84898E9296999C9EA0A1A2A2",
      INIT_2F => X"DCF91734506C88A3BED8F20B243D556C839AB0C6DBF004182B3E5062748495A5",
      INIT_30 => X"12212F3D4B5764707B86909AA4ADB5BDC5CCD3D9DEE3E8ECF0F3F6F8FAFBFCFC",
      INIT_31 => X"4764819DB9D5F00B253F587189A1B9D0E7FD13283D5165788B9EB0C2D3E3F303",
      INIT_32 => X"768493A0ADBAC6D2DDE8F2FC050E161E252C33393E43484C50535557595A5B5B",
      INIT_33 => X"B7D4F00C28435D7891ABC4DCF40C233A50667B90A4B8CCDFF104152737485867",
      INIT_34 => X"DFEEFB0915222E39444F59626C747C848B92999FA4A9ADB1B5B8BABDBEBFC0C0",
      INIT_35 => X"2D4965819CB6D0EA031C354D647C92A8BED4E9FD1125384B5D6F8091A2B2C1D1",
      INIT_36 => X"4E5C6A77838F9BA6B1BBC5CFD8E0E8F0F7FE040A0F14181C20232527292A2B2B",
      INIT_37 => X"A8C4DFFA152F49627B93ABC3DAF1071D32475C708497AABCCEE0F10212213140",
      INIT_38 => X"C2D0DDEAF6020E19242E37414A525A61686F757B8085898D90939698999A9B9B",
      INIT_39 => X"29445F7993ADC6DFF70F273E556B8197ACC0D4E8FC0F2133455667778797A6B4",
      INIT_3A => X"3C4956636F7B86919BA5AFB8C1C9D1D8DFE5EBF1F6FBFF0306090B0D0F101111",
      INIT_3B => X"AEC9E3FD173049617991A8BFD5EB00152A3E5266798B9DAFC1D1E2F20211202E",
      INIT_3C => X"BBC8D5E1EDF8040E18222C353D454D545B61676C71767A7E818486888A8B8C8C",
      INIT_3D => X"38536D869FB8D0E800172E445A708599AEC2D5E8FB0D1F314252627281909FAD",
      INIT_3E => X"3E4B5864707B86919BA4ADB6BFC7CED5DCE2E8EDF2F7FBFE020407090A0B0C0C",
      INIT_3F => X"C8E1FB142D455D748CA2B9CFE4F90E22364A5D708294A6B7C8D8E8F706152331",
      INIT_40 => X"C7D4E1ECF8030E18222B343D454D545B62686E73787C8084878A8C8E90919191",
      INIT_41 => X"5C758EA7BFD7EE051C32485E73889CB0C4D7EAFC0F20314253637281909FADBA",
      INIT_42 => X"55626E7A85909AA5AEB8C0C9D1D9E0E7EDF3F9FE03070B0E121417181A1B1C1C",
      INIT_43 => X"F40D263E566D849BB1C7DDF2071B304356697C8EA0B1C2D2E3F202111F2D3B48",
      INIT_44 => X"E8F4000C17222C364049515A626970777D83898E92979B9EA1A4A6A8A9AAABAB",
      INIT_45 => X"92AAC2DAF2091F364C61768BA0B4C7DBEE00122436475768778796A5B3C1CEDB",
      INIT_46 => X"808C97A3AEB8C2CCD6DFE7EFF7FE050C12181D22272B2F3235383A3C3D3E3F3F",
      INIT_47 => X"344C637B92A8BFD5EAFF14293D5164778A9CAEBFD0E1F10111202F3D4B596673",
      INIT_48 => X"1C28333E49545E677079828A91999FA6ACB2B7BCC0C4C8CCCFD1D3D5D6D7D8D8",
      INIT_49 => X"DAF20920374D63788EA2B7CBDFF205182A3C4E5F708090A0AFBECDDBE9F60310",
      INIT_4A => X"BDC9D4DFE9F4FD071018212930373E444A50555A5E6266696C6F717374757676",
      INIT_4B => X"859CB3CAE0F60B20354A5E728598ABBDCFE1F2031324334352616F7D8A98A4B1",
      INIT_4C => X"626E79848E98A2ABB4BCC4CCD4DBE1E7EDF3F8FD0105090C0F11131516171818",
      INIT_4D => X"344B61788DA3B8CDE1F6091D30435567798A9BACBCCCDBEAF9081623313E4A56",
      INIT_4E => X"0C17222D37414A545C656D747C82898F959A9FA4A8ACB0B3B6B8BABCBDBEBFBF",
      INIT_4F => X"E7FE142A3F54697E92A6B9CCDFF103152738485969788796A5B3C1CEDBE8F401",
      INIT_50 => X"BAC6D0DBE5EEF80109111921282F353B41464B5054585B5E6163656768696A6A",
      INIT_51 => X"9FB5CBE0F50A1F33475A6D8092A4B6C8D9E9FA0A1A2938475563707E8A97A3AF",
      INIT_52 => X"6D78838D97A0A9B2BAC3CAD2D9DFE6ECF1F6FB0004080B0E111315171819191A",
      INIT_53 => X"5B70869BB0C4D8ECFF1325384A5C6D7E8FA0B0BFCFDEEDFB091724313E4A5662",
      INIT_54 => X"242F39434D565F68707880878E949AA0A6ABB0B4B8BCBFC2C5C7C9CBCCCDCDCE",
      INIT_55 => X"1A30455A6E8296A9BCCFE2F4061728394A5A6A798897A6B4C2CFDCE9F6020D19",
      INIT_56 => X"DFE9F4FD071019222A313940474D53595F64686D7174787B7D7F818384858686",
      INIT_57 => X"DEF3081C3044586B7D90A2B4C6D7E8F808182837465563717E8C98A5B1BDC9D4",
      INIT_58 => X"9EA8B2BCC5CED7E0E8EFF7FE040B11161B2025292D3134373A3C3E3F40414242",
      INIT_59 => X"A6BACFE3F70A1D3042556778899AABBBCBDBEAF9081624323F4C5965717D8893",
      INIT_5A => X"616B757F889199A2A9B1B8BFC6CCD2D7DDE1E6EAEEF2F5F8FAFCFE0001020202",
      INIT_5B => X"71869AADC1D4E7F90B1D2F405162728292A1B0BFCDDBE9F704111D2935414C57",
      INIT_5C => X"28323C454E5760686F777E858B91979CA2A6ABAFB3B6B9BCBFC1C3C4C5C6C7C7",
      INIT_5D => X"4054687C8FA2B4C6D8EAFB0C1D2D3D4D5C6B7A8997A5B2C0CCD9E5F1FD08131E",
      INIT_5E => X"F3FD071019212A323940474E545A60656B6F74787B7F828587898B8D8E8F8F8F",
      INIT_5F => X"13273B4E60738597A9BACBDCECFC0C1B2B3A485664727F8C99A5B1BDC9D4DFE9",
      INIT_60 => X"C2CCD5DEE7EFF8FF070E151B22282D32373C4044484B4E51545657595A5B5B5B",
      INIT_61 => X"EAFE112336485A6C7D8E9FAFBFCFDFEEFD0B1A283543505D6975818D98A3AEB8",
      INIT_62 => X"959EA7B0B9C1C9D1D8DFE6EDF3F8FE03080D1115181C1F21242628292A2B2B2B",
      INIT_63 => X"C4D8EAFD0F2132445566768696A6B5C4D3E1EFFD0A1824313D4955606B76818B",
      INIT_64 => X"6B747D868F979FA6ADB4BBC1C7CDD3D8DCE1E5E9EDF0F3F5F8FAFBFDFEFFFFFF",
      INIT_65 => X"A2B5C8DAECFD0F203041516171808F9EACBAC8D6E3F0FD0915212C38424D5761",
      INIT_66 => X"454E57606870787F868D949AA0A5ABB0B5B9BDC1C4C8CACDCFD1D3D4D5D6D7D7",
      INIT_67 => X"8496A8BACCDDEEFF0F20303F4F5E6C7B8997A5B2BFCCD8E4F0FC07121D27323B",
      INIT_68 => X"222C343D454D545C636A70767C81878C9095999CA0A3A6A8ABADAEB0B1B1B2B2",
      INIT_69 => X"687B8C9EAFC0D1E2F2021221303F4D5C6A7785929FABB8C4CFDBE6F1FB050F19",
      INIT_6A => X"040C151D252D353C434950565C61666B7074787C7F8285878A8B8D8E8F909191",
      INIT_6B => X"5162748596A7B8C8D8E8F706152432404E5B6875828E9AA6B2BDC8D3DDE7F1FA",
      INIT_6C => X"E8F1F90209111920262D33393F44494E52575A5E6165676A6C6E6F7172727373",
      INIT_6D => X"3C4E5F708191A2B2C1D1E0EFFD0C1A2835424F5C6975818C98A3ADB8C2CCD6DF",
      INIT_6E => X"D0D9E1E9F1F800070D141A20252B3034393D4144474A4D505254555657585959",
      INIT_6F => X"2B3C4D5E6F7F8F9EAEBDCCDBE9F70513202D3A46535F6A76818C96A1ABB4BEC7",
      INIT_70 => X"BBC4CCD4DCE3EAF1F8FE040A0F14191E22262A2E313437393B3D3E4041414242",
      INIT_71 => X"1D2E3F4F5F6F7F8F9EADBCCAD8E6F4010E1B2834404C57626D78838D97A0A9B3",
      INIT_72 => X"AAB2BAC2CAD1D8DFE5ECF1F7FD02060B0F13171A1E21232628292B2C2D2E2E2E",
      INIT_73 => X"122333445463738291A0AEBCCAD8E5F3000C1925313C47525D68727C868F98A1",
      INIT_74 => X"9CA4ACB4BBC2C9D0D6DCE2E8EDF2F7FB0004070B0E11131518191B1C1D1E1E1E",
      INIT_75 => X"0A1B2B3B4B5A6A798796A4B2C0CDDAE7F4010D1924303B46505B656F78828B93",
      INIT_76 => X"9199A1A9B0B7BEC4CAD0D6DCE1E6EBEFF3F7FBFE010406090B0C0E0F10111111",
      INIT_77 => X"0616263645556472818F9DABB8C6D3DFECF804101B27323C47515B646E778089",
      INIT_78 => X"899199A0A8AFB5BCC2C8CDD3D8DDE1E6EAEEF1F4F7FAFDFF0103040506070707",
      INIT_79 => X"041424334352616F7D8B99A7B4C1CEDAE7F3FF0A15202B36404A545D67707881",
      INIT_7A => X"858C949BA2A9B0B6BCC2C8CDD2D7DBE0E4E7EBEEF1F4F6F9FAFCFEFF00000101",
      INIT_7B => X"061525344352606F7D8B98A6B3C0CCD8E5F0FC07131D28323D465059636B747C",
      INIT_7C => X"838B9299A0A7AEB4BAC0C5CACFD4D8DDE1E4E8EBEEF1F3F5F7F9FAFBFCFDFDFD",
      INIT_7D => X"0A192938475563727F8D9AA7B4C1CDDAE6F1FD08131D28323C464F59626A737B",
      INIT_7E => X"848C939BA1A8AEB5BAC0C5CBCFD4D9DDE1E4E8EBEEF0F3F5F7F8FAFBFCFCFDFD",
      INIT_7F => X"1121303E4D5B697785929FACB9C5D2DEE9F5000B16202B353F48525B636C747D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F",
      INIT_01 => X"6D6D6D6D6D6D6D6D6D6D6D6D6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6F6F6F6F6F",
      INIT_02 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_03 => X"6B6C6C6C6C6C6C6C6C6C6C6C6C6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6E6E",
      INIT_04 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_05 => X"6A6A6B6B6B6B6B6B6B6B6B6B6B6B6B6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_06 => X"6B6B6B6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_07 => X"6969696A6A6A6A6A6A6A6A6A6A6A6A6A6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_08 => X"6A6A6A6A6A6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_09 => X"68686868696969696969696969696969696A6A6A6A6A6A6A6A6A6A6A6A6A6A6A",
      INIT_0A => X"69696969696969696A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A",
      INIT_0B => X"6767676768686868686868686868686868686969696969696969696969696969",
      INIT_0C => X"6868686868686868686869696969696969696969696969696969696969696969",
      INIT_0D => X"6666666667676767676767676767676767676768686868686868686868686868",
      INIT_0E => X"6767676767676767676767676868686868686868686868686868686868686868",
      INIT_0F => X"6565656566666666666666666666666666666666676767676767676767676767",
      INIT_10 => X"6666666666666666666666666667676767676767676767676767676767676767",
      INIT_11 => X"6464646465656565656565656565656565656565666666666666666666666666",
      INIT_12 => X"6565656565656565656565656565666666666666666666666666666666666666",
      INIT_13 => X"6363636364646464646464646464646464646464656565656565656565656565",
      INIT_14 => X"6464646464646464646464646464656565656565656565656565656565656565",
      INIT_15 => X"6262626263636363636363636363636363636363646464646464646464646464",
      INIT_16 => X"6363636363636363636363636363646464646464646464646464646464646464",
      INIT_17 => X"6161616262626262626262626262626262626263636363636363636363636363",
      INIT_18 => X"6262626262626262626262626263636363636363636363636363636363636363",
      INIT_19 => X"6060616161616161616161616161616161616262626262626262626262626262",
      INIT_1A => X"6161616161616161616161626262626262626262626262626262626262626262",
      INIT_1B => X"5F60606060606060606060606060606060616161616161616161616161616161",
      INIT_1C => X"6060606060606060606161616161616161616161616161616161616161616161",
      INIT_1D => X"5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F60606060606060606060606060606060",
      INIT_1E => X"5F5F5F5F5F5F6060606060606060606060606060606060606060606060606060",
      INIT_1F => X"5E5E5E5E5E5E5E5E5E5E5E5E5E5E5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F",
      INIT_20 => X"5E5E5E5E5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F",
      INIT_21 => X"5D5D5D5D5D5D5D5D5D5D5D5D5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_22 => X"5D5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_23 => X"5C5C5C5C5C5C5C5C5C5C5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_24 => X"5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_25 => X"5B5B5B5B5B5B5B5B5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5D5D5D",
      INIT_26 => X"5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_27 => X"5A5A5A5A5A5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5C5C5C5C5C5C",
      INIT_28 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_29 => X"5959595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5B5B5B5B5B5B5B",
      INIT_2A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B",
      INIT_2B => X"595959595959595959595959595959595959595A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2C => X"59595959595959595959595959595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_2D => X"5858585858585858585858585858585959595959595959595959595959595959",
      INIT_2E => X"5858585858585959595959595959595959595959595959595959595959595959",
      INIT_2F => X"5757575757575757575757585858585858585858585858585858585858585858",
      INIT_30 => X"5858585858585858585858585858585858585858585858585858585858585858",
      INIT_31 => X"5656565656565657575757575757575757575757575757575757575757575758",
      INIT_32 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_33 => X"5555555656565656565656565656565656565656565656565657575757575757",
      INIT_34 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_35 => X"5555555555555555555555555555555555555555565656565656565656565656",
      INIT_36 => X"5555555555555555555555555555555555555656565656565656565656565656",
      INIT_37 => X"5454545454545454545454545454555555555555555555555555555555555555",
      INIT_38 => X"5454545454555555555555555555555555555555555555555555555555555555",
      INIT_39 => X"5353535353535353535454545454545454545454545454545454545454545454",
      INIT_3A => X"5454545454545454545454545454545454545454545454545454545454545454",
      INIT_3B => X"5252525253535353535353535353535353535353535353535353535354545454",
      INIT_3C => X"5353535353535353535353535353535353535353535353535353535353535353",
      INIT_3D => X"5252525252525252525252525252525252525252525353535353535353535353",
      INIT_3E => X"5252525252525252525252525252525252525252525252525353535353535353",
      INIT_3F => X"5151515151515151515151515151525252525252525252525252525252525252",
      INIT_40 => X"5151515151525252525252525252525252525252525252525252525252525252",
      INIT_41 => X"5050505050505051515151515151515151515151515151515151515151515151",
      INIT_42 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_43 => X"4F50505050505050505050505050505050505050505050505050515151515151",
      INIT_44 => X"5050505050505050505050505050505050505050505050505050505050505050",
      INIT_45 => X"4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F505050505050505050505050505050",
      INIT_46 => X"4F4F4F4F4F4F4F4F4F4F4F4F4F4F505050505050505050505050505050505050",
      INIT_47 => X"4E4E4E4E4E4E4E4E4E4E4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F",
      INIT_48 => X"4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F",
      INIT_49 => X"4D4D4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4F4F",
      INIT_4A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4B => X"4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4C => X"4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4D => X"4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D",
      INIT_4E => X"4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D",
      INIT_4F => X"4B4B4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D",
      INIT_50 => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_51 => X"4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_52 => X"4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_53 => X"4A4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B",
      INIT_54 => X"4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B",
      INIT_55 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4B4B4B",
      INIT_56 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_57 => X"494949494949494949494949494949494A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_58 => X"4949494949494949494949494A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_59 => X"4848484848494949494949494949494949494949494949494949494949494949",
      INIT_5A => X"4949494949494949494949494949494949494949494949494949494949494949",
      INIT_5B => X"4848484848484848484848484848484848484848484848484949494949494949",
      INIT_5C => X"4848484848484848484848484848484848484848484848484848484848484848",
      INIT_5D => X"4747474747474747474747484848484848484848484848484848484848484848",
      INIT_5E => X"4747484848484848484848484848484848484848484848484848484848484848",
      INIT_5F => X"4747474747474747474747474747474747474747474747474747474747474747",
      INIT_60 => X"4747474747474747474747474747474747474747474747474747474747474747",
      INIT_61 => X"4646464646464646464646464646464646474747474747474747474747474747",
      INIT_62 => X"4646464646464646464646464646464747474747474747474747474747474747",
      INIT_63 => X"4545454546464646464646464646464646464646464646464646464646464646",
      INIT_64 => X"4646464646464646464646464646464646464646464646464646464646464646",
      INIT_65 => X"4545454545454545454545454545454545454545454545464646464646464646",
      INIT_66 => X"4545454545454545454545454545454545454545454545454545454545454545",
      INIT_67 => X"4444444444444444454545454545454545454545454545454545454545454545",
      INIT_68 => X"4545454545454545454545454545454545454545454545454545454545454545",
      INIT_69 => X"4444444444444444444444444444444444444444444444444444444444454545",
      INIT_6A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6B => X"4343434343434343434343444444444444444444444444444444444444444444",
      INIT_6C => X"4343434444444444444444444444444444444444444444444444444444444444",
      INIT_6D => X"4343434343434343434343434343434343434343434343434343434343434343",
      INIT_6E => X"4343434343434343434343434343434343434343434343434343434343434343",
      INIT_6F => X"4242424242424242424242424242434343434343434343434343434343434343",
      INIT_70 => X"4242424242424242424243434343434343434343434343434343434343434343",
      INIT_71 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_72 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_73 => X"4141414141414141414141414141414142424242424242424242424242424242",
      INIT_74 => X"4141414141414141414141414141414142424242424242424242424242424242",
      INIT_75 => X"4141414141414141414141414141414141414141414141414141414141414141",
      INIT_76 => X"4141414141414141414141414141414141414141414141414141414141414141",
      INIT_77 => X"4040404040404040404040404040404040404141414141414141414141414141",
      INIT_78 => X"4040404040404040404040404040404040404040404040404141414141414141",
      INIT_79 => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_7A => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_7B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F40404040404040404040404040",
      INIT_7C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7F => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(6 downto 0) => douta(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_4_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end rom_lut_muon_inv_dr_sq_4_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(6 downto 0) => douta(15 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_4_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_top : entity is "blk_mem_gen_top";
end rom_lut_muon_inv_dr_sq_4_blk_mem_gen_top;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_lut_muon_inv_dr_sq_4_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_lut_muon_inv_dr_sq_4_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     4.652799 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_4 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_lut_muon_inv_dr_sq_4 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_lut_muon_inv_dr_sq_4 : entity is "rom_lut_muon_inv_dr_sq_4,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_4 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_lut_muon_inv_dr_sq_4 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_lut_muon_inv_dr_sq_4;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_4 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.652799 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_muon_inv_dr_sq_4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_muon_inv_dr_sq_4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
