// SPDX-License-Identifier: MIT

// The GameCube and Wii DSP: a 16-bit Macronix DSP with 4 KWords each of instruction and data RAM. It runs AX's
// microcode. This class covers the DSP and its DSP-side hardware: the mailboxes, DMA to and from main memory, the
// accelerator that streams and decodes samples, and the DSP-side bits of the control register (reset, halt, the CPU's
// interrupt request and the init path). The CPU-side registers around it (the rest of DSPCR, and the audio interface's
// DMA) belong to the system that contains the DSP.
//
// The DSP was written in a clean room from a behavioural specification of Dolphin's DSP interpreter. It gives the same
// results as Dolphin, instruction by instruction. The boot ROM isn't shipped. The routines of the boot ROM that games
// use are implemented here: the entry and command loop that load a microcode, the loader at 0x80B5, and the four mixing
// routines that an older AX microcode calls.

#pragma once

#include <array>
#include <cstdint>
#include <span>
#include <vector>

#include "dsp/main_memory.h"

namespace wsf::dsp
{

// Instruction and data memory sizes, in words.
constexpr uint16_t kIramSize = 0x1000;
constexpr uint16_t kDramSize = 0x1000;

// DSPCR's DSP-side bits.
namespace control
{

constexpr uint16_t kReset = 1u << 0;
constexpr uint16_t kInterrupt = 1u << 1;
constexpr uint16_t kHalt = 1u << 2;
constexpr uint16_t kInitBusy = 1u << 10;
constexpr uint16_t kInit = 1u << 11;

} // namespace control

// A hardware stack: a visible top and 32 hidden entries behind a 5-bit pointer.
struct Stack
{
    uint16_t top = 0;
    uint8_t pointer = 0;
    std::array<uint16_t, 32> hidden{};
};

struct Registers
{
    std::array<uint16_t, 4> ar{};
    std::array<uint16_t, 4> ix{};
    std::array<uint16_t, 4> wr{0xffff, 0xffff, 0xffff, 0xffff};
    std::array<Stack, 4> stacks{};
    std::array<int64_t, 2> ac{}; // 40-bit, sign-extended
    std::array<uint16_t, 2> ax_l{};
    std::array<uint16_t, 2> ax_h{};
    uint16_t prod_l = 0;
    uint16_t prod_m1 = 0;
    uint16_t prod_h = 0; // 8 bits
    uint16_t prod_m2 = 0;
    uint16_t sr = 0x0a00;
    uint8_t cr = 0;
    uint16_t pc = 0x8000;
};

// The accelerator's state.
struct Accelerator
{
    uint32_t start = 0;
    uint32_t end = 0;
    uint32_t current = 0;
    uint16_t format = 0;
    uint16_t gain = 0;
    uint16_t yn1 = 0;
    uint16_t yn2 = 0;
    uint16_t pred_scale = 0;
    uint16_t input = 0;
    bool reads_stopped = false;
};

// A copy of a Dsp is a snapshot of the DSP's state. Assigning the copy back restores that state. The copy shares main
// memory with the original Dsp.
class Dsp
{
public:
    explicit Dsp(MainMemory& memory);

    // Runs one step: an exception if one is due, one instruction (or one step of a boot ROM routine), and the loop
    // check.
    void Step();

    // Runs up to `steps` steps. Stops early if the DSP halts. Returns the number of steps run.
    uint64_t Run(uint64_t steps);

    bool Halted() const
    {
        return (control_ & control::kHalt) != 0;
    }

    // Whether the next step starts a polling loop that waits for a mailbox (as Dolphin's analysis finds them), whatever
    // the mailbox holds, or one of the boot ROM's waits for mail. A batch of DSP cycles ends early at these points.
    bool AtIdleLoop() const;

    // Starts `microcode` at `entry` without running the boot code. The DSP is left in the state that the boot ROM
    // leaves when the SDK's boot code loads the microcode from `address`. IRAM holds the microcode and DRAM is clear.
    void StartMicrocode(std::span<const uint16_t> microcode, uint32_t address, uint16_t entry);

    // Starts running at `pc` with the halt and init bits clear. This matches the hand-over from the boot ROM.
    void StartAt(uint16_t pc)
    {
        regs_.pc = pc;
        control_ &= ~(control::kHalt | control::kInit);
    }

    // A hardware register's stored value. For registers that are plain storage, this is what a read returns.
    uint16_t HardwareRegister(uint8_t reg) const
    {
        return hardware_[reg];
    }

    const Accelerator& AcceleratorState() const
    {
        return accelerator_;
    }

    // The pending exceptions as a bit mask indexed by exception number.
    uint8_t PendingExceptions() const
    {
        return pending_exceptions_;
    }

    // The exception that the last step took before its instruction, or -1.
    int TakenException() const
    {
        return taken_exception_;
    }

    // Loads words into IRAM or DRAM like a DMA. An IRAM load rebuilds the loop-end map.
    void LoadIram(uint16_t address, std::span<const uint16_t> words);
    void LoadDram(uint16_t address, std::span<const uint16_t> words);

    std::span<const uint16_t> Iram() const
    {
        return iram_;
    }

    std::span<const uint16_t> Dram() const
    {
        return dram_;
    }

    // The CPU side of the mailboxes: the high and low halves that the CPU reads and writes.
    uint16_t CpuReadMailboxHigh(bool to_dsp) const;
    uint16_t CpuReadMailboxLow(bool to_dsp);
    void CpuWriteMailboxHigh(uint16_t value);
    void CpuWriteMailboxLow(uint16_t value);

    // The 32 bits of each mailbox. Bit 31 is the full flag.
    uint32_t MailboxToDsp() const
    {
        return mailbox_to_dsp_;
    }

    uint32_t MailboxToCpu() const
    {
        return mailbox_to_cpu_;
    }

    // DSPCR's DSP-side bits, and a CPU write of DSPCR. `time_base` is the CPU's time base. The init path's busy bit
    // uses it.
    uint16_t Control(uint64_t time_base);
    void WriteControl(uint16_t value, uint64_t time_base);

    // Whether the DSP has requested a CPU interrupt (a DIRQ write with bit 0 set) since the last call.
    bool TakeInterruptRequest()
    {
        const bool requested = interrupt_request_;
        interrupt_request_ = false;

        return requested;
    }

    // Steps run since construction.
    uint64_t Steps() const
    {
        return steps_;
    }

    // The instruction words with dedicated handlers, and a switch that sends every word through the generic decoder
    // instead. Tests use these to compare the two paths.
    static std::span<const uint16_t> FrequentWords();
    void UseGenericHandlers();

    Registers regs_;

private:
    enum class Rom : uint8_t;

    // A register write that an extension defers until the main instruction has run.
    struct PendingWrite
    {
        enum Kind : uint8_t
        {
            kRegister,     // a write by number
            kLoadExtended, // a 'L or 'LN load into $acX.m in 40-bit mode
        };

        Kind kind = kRegister;
        uint8_t reg = 0;
        uint16_t value = 0;
    };

    // The writes that an instruction's extension defers: at most four (two registers and two address registers).
    struct HeldWrites
    {
        std::array<PendingWrite, 4> writes{};
        int count = 0;
    };

    // An instruction's handler (instructions.cpp). A table maps each instruction word to its handler. Most words go to
    // Execute. The words that AX's microcodes run most have dedicated handlers. The compiler folds the decoding away in
    // those handlers.
    using Handler = void (*)(Dsp& dsp, uint16_t op);

    static const Handler* Handlers();
    static const Handler* GenericHandlers();

    template <uint16_t kOp>
    static void ExecuteWord(Dsp& dsp, uint16_t op);

    // Instruction execution (instructions.cpp). ExecuteOp holds the body of every instruction. `kind` is the form that
    // the decoder gives the instruction. ExecuteOp and Extension are inlined into each handler.
    void Execute(uint16_t op);
    inline void ExecuteOp(uint16_t op, uint8_t kind);
    inline void Extension(uint16_t op, uint8_t field, HeldWrites& held);
    static void Hold(HeldWrites& held, uint8_t reg, uint16_t value);
    uint16_t FetchSecondWord();
    int SizeOf(uint16_t op) const;
    void SkipNextInstruction();
    void BuildDecodeTable();
    void BuildLoopMap();

    // Registers (dsp.cpp).
    inline uint16_t ReadReg(int reg);
    inline void WriteReg(int reg, uint16_t value);
    void WriteRegLoad(int reg, uint16_t value);
    inline uint16_t RawReg(int reg) const;
    void Push(int stack, uint16_t value);
    uint16_t Pop(int stack);
    int64_t Product() const;
    void SetProduct(int64_t value);
    uint16_t AcH(int i) const;
    uint16_t AcM(int i) const;
    uint16_t AcL(int i) const;
    void SetAcH(int i, uint16_t value);
    void SetAcM(int i, uint16_t value);
    void SetAcL(int i, uint16_t value);
    void SetAc(int i, int64_t value);
    int32_t Ax(int i) const;
    bool Condition(int cc) const;
    void SetFlags40(int64_t value, bool carry, bool overflow);
    void SetFlagsAdd(int64_t a, int64_t b, int64_t result);
    void SetFlagsSub(int64_t a, int64_t b, int64_t result);
    void SetFlags16(uint16_t value, bool above_s32);
    uint16_t Increment(uint16_t address, uint16_t wrap) const;
    uint16_t Decrement(uint16_t address, uint16_t wrap) const;
    uint16_t AddIndex(uint16_t address, uint16_t index, uint16_t wrap) const;
    uint16_t SubtractIndex(uint16_t address, uint16_t index, uint16_t wrap) const;
    void RaiseException(int number);
    void CheckExceptions();
    void CheckLoop();

    // Memory and hardware (hardware.cpp).
    uint16_t ReadImem(uint16_t address) const
    {
        // Addresses outside IRAM read as 0. The boot ROM isn't shipped. Its routines run in boot_rom.cpp.
        return address < kIramSize ? iram_[address] : 0;
    }

    uint16_t ReadDmem(uint16_t address);
    void WriteDmem(uint16_t address, uint16_t value);
    uint16_t ReadHardware(uint8_t reg);
    void WriteHardware(uint8_t reg, uint16_t value);
    void Dma();
    bool MainMemoryRange(uint32_t address, uint32_t size, uint8_t*& host);
    uint16_t AcceleratorRead(bool raw);
    void AcceleratorWrite(uint16_t value);
    uint16_t AcceleratorMemory(uint32_t current, int size);
    uint16_t DecodeSample(uint16_t raw);
    static uint16_t MailboxReadHigh(uint32_t mailbox);
    static uint16_t MailboxReadLow(uint32_t& mailbox);
    static void MailboxWriteHigh(uint32_t& mailbox, uint16_t value);
    static void MailboxWriteLow(uint32_t& mailbox, uint16_t value);
    void Reset();
    void InitPath();

    // The boot ROM (boot_rom.cpp).
    void RomStep();
    void RomEntry();
    void RomLoader();
    void RomMix(uint16_t routine);

    MainMemory* memory_;
    const Handler* handlers_ = Handlers();
    std::vector<uint16_t> iram_;
    std::vector<uint16_t> dram_;
    std::array<uint16_t, 256> hardware_{};
    Accelerator accelerator_;
    uint32_t mailbox_to_dsp_ = 0;
    uint32_t mailbox_to_cpu_ = 0;
    uint16_t control_ = control::kHalt | control::kInit;
    uint64_t init_busy_until_ = 0; // the time base at which DSPCR's init busy bit clears
    bool interrupt_request_ = false;
    uint8_t pending_exceptions_ = 0;
    int taken_exception_ = -1;
    uint64_t steps_ = 0;

    // The static analysis of IRAM. It records the loop ends that the loops in IRAM name, and the starts of mail-polling
    // loops. A loop end can be anywhere in the 64K of IMEM addresses.
    std::vector<uint8_t> loop_end_;
    std::vector<uint8_t> idle_;

    // The position in the boot ROM routines between steps: the current routine and the number of steps it has left.
    Rom rom_state_;
    uint16_t rom_command_ = 0;
    uint32_t rom_delay_ = 0;
};

} // namespace wsf::dsp
