R1 and R2 form a voltage-divider network for the input signal. When R2 is increased in value, the
input signal to the transistor (Q1) increases. This causes a larger output signal, and the gain of the stage
increases.
