<div id=toc></div>

# Table of Contents

- [cs.AR](#cs.AR) [Total: 2]


<div id='cs.AR'></div>

# cs.AR [[Back]](#toc)

### [1] [Lightweight Congruence Profiling for Early Design Exploration of Heterogeneous FPGAs](https://arxiv.org/abs/2509.18295)
*Allen Boston,Biruk Seyoum,Luca Carloni,Pierre-Emmanuel Gaillardon*

Main category: cs.AR

TL;DR: 提出一种基于Roofline模型的轻量级分析方法，通过三个一致性评分快速识别异构FPGA中的性能瓶颈


<details>
  <summary>Details</summary>
Motivation: FPGA从均匀逻辑阵列发展为集成DSP、存储器和专用加速器的异构架构，虽然提升了PPA（功耗、性能、面积），但复杂的资源交互使设计空间探索和应用优化变得困难

Method: 采用受Roofline模型启发的轻量级分析方法，定义三个一致性评分来评估异构资源、架构和应用逻辑之间的匹配程度

Result: 在Stratix 10类似FPGA上使用Koios和VPR基准测试套件进行评估，验证了该方法的有效性

Conclusion: 该方法支持高效的FPGA架构协同设计，能够显著提升异构FPGA的性能表现

Abstract: Field-Programmable Gate Arrays (FPGAs) have evolved from uniform logic arrays
into heterogeneous fabrics integrating digital signal processors (DSPs),
memories, and specialized accelerators to support emerging workloads such as
machine learning. While these enhancements improve power, performance, and area
(PPA), they complicate design space exploration and application optimization
due to complex resource interactions.
  To address these challenges, we propose a lightweight profiling methodology
inspired by the Roofline model. It introduces three congruence scores that
quickly identify bottlenecks related to heterogeneous resources, fabric, and
application logic. Evaluated on the Koios and VPR benchmark suites using a
Stratix 10 like FPGA, this approach enables efficient FPGA architecture
co-design to improve heterogeneous FPGA performance.

</details>


### [2] [Chiplet-Based RISC-V SoC with Modular AI Acceleration](https://arxiv.org/abs/2509.18355)
*P. Ramkumar,S. S. Bharadwaj*

Main category: cs.AR

TL;DR: 本文提出了一种基于小芯片的RISC-V SoC架构，通过模块化AI加速和系统级优化解决边缘AI设备在性能、能效和成本之间的平衡问题。


<details>
  <summary>Details</summary>
Motivation: 传统单片SoC设计在先进工艺节点下制造良率低（低于16%），难以同时实现高性能、高能效和成本效益。

Method: 采用30mm x 30mm硅中介层集成4项关键技术：自适应跨芯片DVFS、AI感知UCIe协议扩展、分布式加密安全、智能传感器驱动的负载迁移，集成7nm RISC-V CPU芯片和双5nm AI加速器。

Result: 在行业标准基准测试中，AI优化配置相比基础小芯片实现实现了14.7%延迟降低、17.3%吞吐量提升和16.2%功耗降低，整体效率提升40.1%。

Conclusion: 模块化小芯片设计能够在保持接近单片计算密度的同时，实现成本效益、可扩展性和可升级性，适用于下一代边缘AI设备。

Abstract: Achieving high performance, energy efficiency, and cost-effectiveness while
maintaining architectural flexibility is a critical challenge in the
development and deployment of edge AI devices. Monolithic SoC designs struggle
with this complex balance mainly due to low manufacturing yields (below 16%) at
advanced 360 mm^2 process nodes. This paper presents a novel chiplet-based
RISC-V SoC architecture that addresses these limitations through modular AI
acceleration and intelligent system level optimization. Our proposed design
integrates 4 different key innovations in a 30mm x 30mm silicon interposer:
adaptive cross-chiplet Dynamic Voltage and Frequency Scaling (DVFS); AI-aware
Universal Chiplet Interconnect Express (UCIe) protocol extensions featuring
streaming flow control units and compression-aware transfers; distributed
cryptographic security across heterogeneous chiplets; and intelligent
sensor-driven load migration. The proposed architecture integrates a 7nm RISC-V
CPU chiplet with dual 5nm AI accelerators (15 TOPS INT8 each), 16GB HBM3 memory
stacks, and dedicated power management controllers. Experimental results across
industry standard benchmarks like MobileNetV2, ResNet-50 and real-time video
processing demonstrate significant performance improvements. The AI-optimized
configuration achieves ~14.7% latency reduction, 17.3% throughput improvement,
and 16.2% power reduction compared to previous basic chiplet implementations.
These improvements collectively translate to a 40.1% efficiency gain
corresponding to ~3.5 mJ per MobileNetV2 inference (860 mW/244 images/s), while
maintaining sub-5ms real-time capability across all experimented workloads.
These performance upgrades demonstrate that modular chiplet designs can achieve
near-monolithic computational density while enabling cost efficiency,
scalability and upgradeability, crucial for next-generation edge AI device
applications.

</details>
