

================================================================
== Vivado HLS Report for 'A_IO_L1_in_0_0_s'
================================================================
* Date:           Thu May 27 10:23:02 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      483|      483| 1.610 us | 1.610 us |  483|  483|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      460|      460|        23|          -|          -|    20|    no    |
        | + Loop 1.1  |       20|       20|         2|          1|          1|    20|    yes   |
        | + Loop 1.2  |       20|       20|         2|          1|          1|    20|    yes   |
        |- Loop 2     |       20|       20|         2|          1|          1|    20|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      103|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        0|      100|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      176|    -|
|Register             |        -|      -|      692|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      692|      379|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+---+-----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT | URAM|
    +----------------------------+------------------------+---------+-------+---+-----+-----+
    |kernel0_mux_205_32_1_1_U10  |kernel0_mux_205_32_1_1  |        0|      0|  0|  100|    0|
    +----------------------------+------------------------+---------+-------+---+-----+-----+
    |Total                       |                        |        0|      0|  0|  100|    0|
    +----------------------------+------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c1_V_fu_235_p2                    |     +    |      0|  0|   6|           5|           1|
    |c2_V_37_fu_253_p2                 |     +    |      0|  0|   6|           5|           1|
    |c2_V_38_fu_265_p2                 |     +    |      0|  0|   6|           5|           1|
    |c2_V_fu_377_p2                    |     +    |      0|  0|   6|           5|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln879_fu_241_p2              |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln899_39_fu_371_p2           |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln899_40_fu_259_p2           |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln899_41_fu_247_p2           |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln899_fu_229_p2              |   icmp   |      0|  0|  11|           5|           5|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 103|          60|          40|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  41|          8|    1|          8|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1             |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1             |  15|          3|    1|          3|
    |ap_phi_mux_p_02_0_i_phi_fu_221_p4   |   9|          2|    5|         10|
    |ap_phi_mux_p_050_0_i_phi_fu_209_p4  |   9|          2|    5|         10|
    |fifo_A_in_V_blk_n                   |   9|          2|    1|          2|
    |fifo_A_local_out_V_blk_n            |   9|          2|    1|          2|
    |fifo_A_out_V_blk_n                  |   9|          2|    1|          2|
    |p_02_0_i_reg_217                    |   9|          2|    5|         10|
    |p_039_0_i_reg_194                   |   9|          2|    5|         10|
    |p_04_0_i_reg_183                    |   9|          2|    5|         10|
    |p_050_0_i_reg_205                   |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 176|         37|   38|         85|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |c1_V_reg_614             |   5|   0|    5|          0|
    |c2_V_38_reg_636          |   5|   0|    5|          0|
    |c2_V_reg_645             |   5|   0|    5|          0|
    |icmp_ln899_39_reg_641    |   1|   0|    1|          0|
    |icmp_ln899_40_reg_632    |   1|   0|    1|          0|
    |icmp_ln899_41_reg_623    |   1|   0|    1|          0|
    |p_02_0_i_reg_217         |   5|   0|    5|          0|
    |p_039_0_i_reg_194        |   5|   0|    5|          0|
    |p_04_0_i_reg_183         |   5|   0|    5|          0|
    |p_050_0_i_reg_205        |   5|   0|    5|          0|
    |tmp_2620_fu_86           |  32|   0|   32|          0|
    |tmp_2621_fu_90           |  32|   0|   32|          0|
    |tmp_2622_fu_94           |  32|   0|   32|          0|
    |tmp_2623_fu_98           |  32|   0|   32|          0|
    |tmp_2624_fu_102          |  32|   0|   32|          0|
    |tmp_2625_fu_106          |  32|   0|   32|          0|
    |tmp_2626_fu_110          |  32|   0|   32|          0|
    |tmp_2627_fu_114          |  32|   0|   32|          0|
    |tmp_2628_fu_118          |  32|   0|   32|          0|
    |tmp_2629_fu_122          |  32|   0|   32|          0|
    |tmp_2630_fu_126          |  32|   0|   32|          0|
    |tmp_2631_fu_130          |  32|   0|   32|          0|
    |tmp_2632_fu_134          |  32|   0|   32|          0|
    |tmp_2633_fu_138          |  32|   0|   32|          0|
    |tmp_2634_fu_142          |  32|   0|   32|          0|
    |tmp_2635_fu_146          |  32|   0|   32|          0|
    |tmp_2636_fu_150          |  32|   0|   32|          0|
    |tmp_2637_fu_154          |  32|   0|   32|          0|
    |tmp_2638_fu_158          |  32|   0|   32|          0|
    |tmp_fu_82                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 692|   0|  692|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|fifo_A_in_V_dout           |  in |   32|   ap_fifo  |     fifo_A_in_V    |    pointer   |
|fifo_A_in_V_empty_n        |  in |    1|   ap_fifo  |     fifo_A_in_V    |    pointer   |
|fifo_A_in_V_read           | out |    1|   ap_fifo  |     fifo_A_in_V    |    pointer   |
|fifo_A_out_V_din           | out |   32|   ap_fifo  |    fifo_A_out_V    |    pointer   |
|fifo_A_out_V_full_n        |  in |    1|   ap_fifo  |    fifo_A_out_V    |    pointer   |
|fifo_A_out_V_write         | out |    1|   ap_fifo  |    fifo_A_out_V    |    pointer   |
|fifo_A_local_out_V_din     | out |   32|   ap_fifo  | fifo_A_local_out_V |    pointer   |
|fifo_A_local_out_V_full_n  |  in |    1|   ap_fifo  | fifo_A_local_out_V |    pointer   |
|fifo_A_local_out_V_write   | out |    1|   ap_fifo  | fifo_A_local_out_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 8 
3 --> 5 4 
4 --> 3 
5 --> 2 
6 --> 5 7 
7 --> 6 
8 --> 10 9 
9 --> 8 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 11 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_2620 = alloca float"   --->   Operation 12 'alloca' 'tmp_2620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_2621 = alloca float"   --->   Operation 13 'alloca' 'tmp_2621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_2622 = alloca float"   --->   Operation 14 'alloca' 'tmp_2622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2623 = alloca float"   --->   Operation 15 'alloca' 'tmp_2623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_2624 = alloca float"   --->   Operation 16 'alloca' 'tmp_2624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_2625 = alloca float"   --->   Operation 17 'alloca' 'tmp_2625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_2626 = alloca float"   --->   Operation 18 'alloca' 'tmp_2626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2627 = alloca float"   --->   Operation 19 'alloca' 'tmp_2627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2628 = alloca float"   --->   Operation 20 'alloca' 'tmp_2628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2629 = alloca float"   --->   Operation 21 'alloca' 'tmp_2629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2630 = alloca float"   --->   Operation 22 'alloca' 'tmp_2630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2631 = alloca float"   --->   Operation 23 'alloca' 'tmp_2631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2632 = alloca float"   --->   Operation 24 'alloca' 'tmp_2632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2633 = alloca float"   --->   Operation 25 'alloca' 'tmp_2633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2634 = alloca float"   --->   Operation 26 'alloca' 'tmp_2634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2635 = alloca float"   --->   Operation 27 'alloca' 'tmp_2635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2636 = alloca float"   --->   Operation 28 'alloca' 'tmp_2636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2637 = alloca float"   --->   Operation 29 'alloca' 'tmp_2637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2638 = alloca float"   --->   Operation 30 'alloca' 'tmp_2638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_local_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.60ns)   --->   "br label %.preheader94.i" [src/kernel_kernel.cpp:113->src/kernel_kernel.cpp:183]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_04_0_i = phi i5 [ 0, %0 ], [ %c1_V, %.preheader94.i.backedge ]"   --->   Operation 35 'phi' 'p_04_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.63ns)   --->   "%icmp_ln899 = icmp eq i5 %p_04_0_i, -12" [src/kernel_kernel.cpp:115->src/kernel_kernel.cpp:183]   --->   Operation 36 'icmp' 'icmp_ln899' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.34ns)   --->   "%c1_V = add i5 %p_04_0_i, 1" [src/kernel_kernel.cpp:115->src/kernel_kernel.cpp:183]   --->   Operation 38 'add' 'c1_V' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %.preheader.i2.preheader, label %1" [src/kernel_kernel.cpp:115->src/kernel_kernel.cpp:183]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.63ns)   --->   "%icmp_ln879 = icmp eq i5 %p_04_0_i, 0" [src/kernel_kernel.cpp:117->src/kernel_kernel.cpp:183]   --->   Operation 40 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln899)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %.preheader92.i.preheader, label %.preheader.i.preheader" [src/kernel_kernel.cpp:117->src/kernel_kernel.cpp:183]   --->   Operation 41 'br' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.60ns)   --->   "br label %.preheader.i" [src/kernel_kernel.cpp:126->src/kernel_kernel.cpp:183]   --->   Operation 42 'br' <Predicate = (!icmp_ln899 & !icmp_ln879)> <Delay = 0.60>
ST_2 : Operation 43 [1/1] (0.60ns)   --->   "br label %.preheader92.i" [src/kernel_kernel.cpp:118->src/kernel_kernel.cpp:183]   --->   Operation 43 'br' <Predicate = (!icmp_ln899 & icmp_ln879)> <Delay = 0.60>
ST_2 : Operation 44 [1/1] (0.60ns)   --->   "br label %.preheader.i2" [src/kernel_kernel.cpp:94->src/kernel_kernel.cpp:218]   --->   Operation 44 'br' <Predicate = (icmp_ln899)> <Delay = 0.60>

State 3 <SV = 2> <Delay = 0.63>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_039_0_i = phi i5 [ %c2_V_37, %hls_label_5 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 45 'phi' 'p_039_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.63ns)   --->   "%icmp_ln899_41 = icmp eq i5 %p_039_0_i, -12" [src/kernel_kernel.cpp:126->src/kernel_kernel.cpp:183]   --->   Operation 46 'icmp' 'icmp_ln899_41' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_1645 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 47 'speclooptripcount' 'empty_1645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.34ns)   --->   "%c2_V_37 = add i5 %p_039_0_i, 1" [src/kernel_kernel.cpp:126->src/kernel_kernel.cpp:183]   --->   Operation 48 'add' 'c2_V_37' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899_41, label %.preheader94.i.backedge.loopexit, label %hls_label_5" [src/kernel_kernel.cpp:126->src/kernel_kernel.cpp:183]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_446 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str605)" [src/kernel_kernel.cpp:126->src/kernel_kernel.cpp:183]   --->   Operation 50 'specregionbegin' 'tmp_446' <Predicate = (!icmp_ln899_41)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:127->src/kernel_kernel.cpp:183]   --->   Operation 51 'specpipeline' <Predicate = (!icmp_ln899_41)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.21ns)   --->   "%tmp_2642 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_A_in_V)" [src/kernel_kernel.cpp:130->src/kernel_kernel.cpp:183]   --->   Operation 52 'read' 'tmp_2642' <Predicate = (!icmp_ln899_41)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 53 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_A_out_V, float %tmp_2642)" [src/kernel_kernel.cpp:131->src/kernel_kernel.cpp:183]   --->   Operation 53 'write' <Predicate = (!icmp_ln899_41)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_1646 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str605, i32 %tmp_446)" [src/kernel_kernel.cpp:132->src/kernel_kernel.cpp:183]   --->   Operation 54 'specregionend' 'empty_1646' <Predicate = (!icmp_ln899_41)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader.i" [src/kernel_kernel.cpp:126->src/kernel_kernel.cpp:183]   --->   Operation 55 'br' <Predicate = (!icmp_ln899_41)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader94.i.backedge"   --->   Operation 56 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader94.i.backedge"   --->   Operation 57 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader94.i"   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.63>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%p_050_0_i = phi i5 [ %c2_V_38, %hls_label_4_end ], [ 0, %.preheader92.i.preheader ]"   --->   Operation 59 'phi' 'p_050_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.63ns)   --->   "%icmp_ln899_40 = icmp eq i5 %p_050_0_i, -12" [src/kernel_kernel.cpp:118->src/kernel_kernel.cpp:183]   --->   Operation 60 'icmp' 'icmp_ln899_40' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_1643 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 61 'speclooptripcount' 'empty_1643' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.34ns)   --->   "%c2_V_38 = add i5 %p_050_0_i, 1" [src/kernel_kernel.cpp:118->src/kernel_kernel.cpp:183]   --->   Operation 62 'add' 'c2_V_38' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899_40, label %.preheader94.i.backedge.loopexit4, label %hls_label_4_begin" [src/kernel_kernel.cpp:118->src/kernel_kernel.cpp:183]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.61ns)   --->   "switch i5 %p_050_0_i, label %branch19 [
    i5 0, label %hls_label_4_begin.hls_label_4_end_crit_edge
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
  ]" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 64 'switch' <Predicate = (!icmp_ln899_40)> <Delay = 0.61>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 65 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 18)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 66 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 17)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 67 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 16)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 68 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 15)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 69 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 14)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 70 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 13)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 71 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 12)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 72 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 11)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 73 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 10)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 74 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 9)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 75 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 8)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 76 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 7)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 77 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 6)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 78 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 5)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 79 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 4)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 80 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 3)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 81 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 2)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 82 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 1)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 83 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i == 0)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 84 'br' <Predicate = (!icmp_ln899_40 & p_050_0_i != 0 & p_050_0_i != 1 & p_050_0_i != 2 & p_050_0_i != 3 & p_050_0_i != 4 & p_050_0_i != 5 & p_050_0_i != 6 & p_050_0_i != 7 & p_050_0_i != 8 & p_050_0_i != 9 & p_050_0_i != 10 & p_050_0_i != 11 & p_050_0_i != 12 & p_050_0_i != 13 & p_050_0_i != 14 & p_050_0_i != 15 & p_050_0_i != 16 & p_050_0_i != 17 & p_050_0_i != 18)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.21>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_445 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str604)" [src/kernel_kernel.cpp:118->src/kernel_kernel.cpp:183]   --->   Operation 85 'specregionbegin' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:119->src/kernel_kernel.cpp:183]   --->   Operation 86 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (1.21ns)   --->   "%tmp_2643 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_A_in_V)" [src/kernel_kernel.cpp:122->src/kernel_kernel.cpp:183]   --->   Operation 87 'read' 'tmp_2643' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2637" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 88 'store' <Predicate = (p_050_0_i == 18)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2636" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 89 'store' <Predicate = (p_050_0_i == 17)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2635" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 90 'store' <Predicate = (p_050_0_i == 16)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2634" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 91 'store' <Predicate = (p_050_0_i == 15)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2633" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 92 'store' <Predicate = (p_050_0_i == 14)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2632" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 93 'store' <Predicate = (p_050_0_i == 13)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2631" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 94 'store' <Predicate = (p_050_0_i == 12)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2630" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 95 'store' <Predicate = (p_050_0_i == 11)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2629" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 96 'store' <Predicate = (p_050_0_i == 10)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2628" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 97 'store' <Predicate = (p_050_0_i == 9)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2627" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 98 'store' <Predicate = (p_050_0_i == 8)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2626" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 99 'store' <Predicate = (p_050_0_i == 7)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2625" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 100 'store' <Predicate = (p_050_0_i == 6)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2624" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 101 'store' <Predicate = (p_050_0_i == 5)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2623" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 102 'store' <Predicate = (p_050_0_i == 4)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2622" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 103 'store' <Predicate = (p_050_0_i == 3)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2621" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 104 'store' <Predicate = (p_050_0_i == 2)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2620" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 105 'store' <Predicate = (p_050_0_i == 1)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 106 'store' <Predicate = (p_050_0_i == 0)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "store float %tmp_2643, float* %tmp_2638" [src/kernel_kernel.cpp:123->src/kernel_kernel.cpp:183]   --->   Operation 107 'store' <Predicate = (p_050_0_i == 31) | (p_050_0_i == 30) | (p_050_0_i == 29) | (p_050_0_i == 28) | (p_050_0_i == 27) | (p_050_0_i == 26) | (p_050_0_i == 25) | (p_050_0_i == 24) | (p_050_0_i == 23) | (p_050_0_i == 22) | (p_050_0_i == 21) | (p_050_0_i == 20) | (p_050_0_i == 19)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%empty_1644 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str604, i32 %tmp_445)" [src/kernel_kernel.cpp:124->src/kernel_kernel.cpp:183]   --->   Operation 108 'specregionend' 'empty_1644' <Predicate = (!icmp_ln899_40)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader92.i" [src/kernel_kernel.cpp:118->src/kernel_kernel.cpp:183]   --->   Operation 109 'br' <Predicate = (!icmp_ln899_40)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.63>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%p_02_0_i = phi i5 [ %c2_V, %hls_label_6 ], [ 0, %.preheader.i2.preheader ]"   --->   Operation 110 'phi' 'p_02_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.63ns)   --->   "%icmp_ln899_39 = icmp eq i5 %p_02_0_i, -12" [src/kernel_kernel.cpp:94->src/kernel_kernel.cpp:218]   --->   Operation 111 'icmp' 'icmp_ln899_39' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%empty_1647 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 112 'speclooptripcount' 'empty_1647' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.34ns)   --->   "%c2_V = add i5 %p_02_0_i, 1" [src/kernel_kernel.cpp:94->src/kernel_kernel.cpp:218]   --->   Operation 113 'add' 'c2_V' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899_39, label %"A_IO_L1_in_intra_trans<0, 0>.exit", label %hls_label_6" [src/kernel_kernel.cpp:94->src/kernel_kernel.cpp:218]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 1.88>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%local_A_pong_0_0_01_load = load float* %tmp" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 115 'load' 'local_A_pong_0_0_01_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_2620_load = load float* %tmp_2620" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 116 'load' 'tmp_2620_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_2621_load = load float* %tmp_2621" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 117 'load' 'tmp_2621_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_2622_load = load float* %tmp_2622" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 118 'load' 'tmp_2622_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_2623_load = load float* %tmp_2623" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 119 'load' 'tmp_2623_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_2624_load = load float* %tmp_2624" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 120 'load' 'tmp_2624_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_2625_load = load float* %tmp_2625" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 121 'load' 'tmp_2625_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_2626_load = load float* %tmp_2626" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 122 'load' 'tmp_2626_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_2627_load = load float* %tmp_2627" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 123 'load' 'tmp_2627_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_2628_load = load float* %tmp_2628" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 124 'load' 'tmp_2628_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_2629_load = load float* %tmp_2629" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 125 'load' 'tmp_2629_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_2630_load = load float* %tmp_2630" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 126 'load' 'tmp_2630_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_2631_load = load float* %tmp_2631" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 127 'load' 'tmp_2631_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_2632_load = load float* %tmp_2632" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 128 'load' 'tmp_2632_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_2633_load = load float* %tmp_2633" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 129 'load' 'tmp_2633_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_2634_load = load float* %tmp_2634" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 130 'load' 'tmp_2634_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_2635_load = load float* %tmp_2635" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 131 'load' 'tmp_2635_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_2636_load = load float* %tmp_2636" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 132 'load' 'tmp_2636_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_2637_load = load float* %tmp_2637" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 133 'load' 'tmp_2637_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_2638_load = load float* %tmp_2638" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 134 'load' 'tmp_2638_load' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str603)" [src/kernel_kernel.cpp:94->src/kernel_kernel.cpp:218]   --->   Operation 135 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:95->src/kernel_kernel.cpp:218]   --->   Operation 136 'specpipeline' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.67ns)   --->   "%fifo_data = call float @_ssdm_op_Mux.ap_auto.20float.i5(float %local_A_pong_0_0_01_load, float %tmp_2620_load, float %tmp_2621_load, float %tmp_2622_load, float %tmp_2623_load, float %tmp_2624_load, float %tmp_2625_load, float %tmp_2626_load, float %tmp_2627_load, float %tmp_2628_load, float %tmp_2629_load, float %tmp_2630_load, float %tmp_2631_load, float %tmp_2632_load, float %tmp_2633_load, float %tmp_2634_load, float %tmp_2635_load, float %tmp_2636_load, float %tmp_2637_load, float %tmp_2638_load, i5 %p_02_0_i)" [src/kernel_kernel.cpp:98->src/kernel_kernel.cpp:218]   --->   Operation 137 'mux' 'fifo_data' <Predicate = (!icmp_ln899_39)> <Delay = 0.67> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_A_local_out_V, float %fifo_data)" [src/kernel_kernel.cpp:99->src/kernel_kernel.cpp:218]   --->   Operation 138 'write' <Predicate = (!icmp_ln899_39)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%empty_1648 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str603, i32 %tmp_s)" [src/kernel_kernel.cpp:100->src/kernel_kernel.cpp:218]   --->   Operation 139 'specregionend' 'empty_1648' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "br label %.preheader.i2" [src/kernel_kernel.cpp:94->src/kernel_kernel.cpp:218]   --->   Operation 140 'br' <Predicate = (!icmp_ln899_39)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:225]   --->   Operation 141 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_local_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                      (alloca           ) [ 00111111110]
tmp_2620                 (alloca           ) [ 00111111110]
tmp_2621                 (alloca           ) [ 00111111110]
tmp_2622                 (alloca           ) [ 00111111110]
tmp_2623                 (alloca           ) [ 00111111110]
tmp_2624                 (alloca           ) [ 00111111110]
tmp_2625                 (alloca           ) [ 00111111110]
tmp_2626                 (alloca           ) [ 00111111110]
tmp_2627                 (alloca           ) [ 00111111110]
tmp_2628                 (alloca           ) [ 00111111110]
tmp_2629                 (alloca           ) [ 00111111110]
tmp_2630                 (alloca           ) [ 00111111110]
tmp_2631                 (alloca           ) [ 00111111110]
tmp_2632                 (alloca           ) [ 00111111110]
tmp_2633                 (alloca           ) [ 00111111110]
tmp_2634                 (alloca           ) [ 00111111110]
tmp_2635                 (alloca           ) [ 00111111110]
tmp_2636                 (alloca           ) [ 00111111110]
tmp_2637                 (alloca           ) [ 00111111110]
tmp_2638                 (alloca           ) [ 00111111110]
specinterface_ln0        (specinterface    ) [ 00000000000]
specinterface_ln0        (specinterface    ) [ 00000000000]
specinterface_ln0        (specinterface    ) [ 00000000000]
br_ln113                 (br               ) [ 01111111000]
p_04_0_i                 (phi              ) [ 00100000000]
icmp_ln899               (icmp             ) [ 00111111110]
empty                    (speclooptripcount) [ 00000000000]
c1_V                     (add              ) [ 01111111000]
br_ln115                 (br               ) [ 00000000000]
icmp_ln879               (icmp             ) [ 00111111000]
br_ln117                 (br               ) [ 00000000000]
br_ln126                 (br               ) [ 00111111000]
br_ln118                 (br               ) [ 00111111000]
br_ln94                  (br               ) [ 00111111110]
p_039_0_i                (phi              ) [ 00010000000]
icmp_ln899_41            (icmp             ) [ 00111111000]
empty_1645               (speclooptripcount) [ 00000000000]
c2_V_37                  (add              ) [ 00111111000]
br_ln126                 (br               ) [ 00000000000]
tmp_446                  (specregionbegin  ) [ 00000000000]
specpipeline_ln127       (specpipeline     ) [ 00000000000]
tmp_2642                 (read             ) [ 00000000000]
write_ln131              (write            ) [ 00000000000]
empty_1646               (specregionend    ) [ 00000000000]
br_ln126                 (br               ) [ 00111111000]
br_ln0                   (br               ) [ 00000000000]
br_ln0                   (br               ) [ 00000000000]
br_ln0                   (br               ) [ 01111111000]
p_050_0_i                (phi              ) [ 00000011000]
icmp_ln899_40            (icmp             ) [ 00111111000]
empty_1643               (speclooptripcount) [ 00000000000]
c2_V_38                  (add              ) [ 00111111000]
br_ln118                 (br               ) [ 00000000000]
switch_ln123             (switch           ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
br_ln123                 (br               ) [ 00000000000]
tmp_445                  (specregionbegin  ) [ 00000000000]
specpipeline_ln119       (specpipeline     ) [ 00000000000]
tmp_2643                 (read             ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
store_ln123              (store            ) [ 00000000000]
empty_1644               (specregionend    ) [ 00000000000]
br_ln118                 (br               ) [ 00111111000]
p_02_0_i                 (phi              ) [ 00000000110]
icmp_ln899_39            (icmp             ) [ 00000000110]
empty_1647               (speclooptripcount) [ 00000000000]
c2_V                     (add              ) [ 00100000110]
br_ln94                  (br               ) [ 00000000000]
local_A_pong_0_0_01_load (load             ) [ 00000000000]
tmp_2620_load            (load             ) [ 00000000000]
tmp_2621_load            (load             ) [ 00000000000]
tmp_2622_load            (load             ) [ 00000000000]
tmp_2623_load            (load             ) [ 00000000000]
tmp_2624_load            (load             ) [ 00000000000]
tmp_2625_load            (load             ) [ 00000000000]
tmp_2626_load            (load             ) [ 00000000000]
tmp_2627_load            (load             ) [ 00000000000]
tmp_2628_load            (load             ) [ 00000000000]
tmp_2629_load            (load             ) [ 00000000000]
tmp_2630_load            (load             ) [ 00000000000]
tmp_2631_load            (load             ) [ 00000000000]
tmp_2632_load            (load             ) [ 00000000000]
tmp_2633_load            (load             ) [ 00000000000]
tmp_2634_load            (load             ) [ 00000000000]
tmp_2635_load            (load             ) [ 00000000000]
tmp_2636_load            (load             ) [ 00000000000]
tmp_2637_load            (load             ) [ 00000000000]
tmp_2638_load            (load             ) [ 00000000000]
tmp_s                    (specregionbegin  ) [ 00000000000]
specpipeline_ln95        (specpipeline     ) [ 00000000000]
fifo_data                (mux              ) [ 00000000000]
write_ln99               (write            ) [ 00000000000]
empty_1648               (specregionend    ) [ 00000000000]
br_ln94                  (br               ) [ 00100000110]
ret_ln225                (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_local_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_local_out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str605"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str604"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str603"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.20float.i5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_2620_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2620/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_2621_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2621/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_2622_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2622/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_2623_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2623/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_2624_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2624/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_2625_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2625/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_2626_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2626/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_2627_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2627/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_2628_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2628/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_2629_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2629/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_2630_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2630/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_2631_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2631/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_2632_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2632/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_2633_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2633/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_2634_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2634/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_2635_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2635/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_2636_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2636/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_2637_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2637/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_2638_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2638/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2642/4 tmp_2643/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln131_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln131/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_ln99_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln99/9 "/>
</bind>
</comp>

<comp id="183" class="1005" name="p_04_0_i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="1"/>
<pin id="185" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_04_0_i (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_04_0_i_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_0_i/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="p_039_0_i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="1"/>
<pin id="196" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_039_0_i (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_039_0_i_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_039_0_i/3 "/>
</bind>
</comp>

<comp id="205" class="1005" name="p_050_0_i_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="1"/>
<pin id="207" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_050_0_i (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_050_0_i_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_050_0_i/6 "/>
</bind>
</comp>

<comp id="217" class="1005" name="p_02_0_i_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="1"/>
<pin id="219" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_02_0_i (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_02_0_i_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="1" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_02_0_i/8 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln899_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="5" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="c1_V_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c1_V/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln879_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="0" index="1" bw="5" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln899_41_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="5" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_41/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="c2_V_37_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V_37/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln899_40_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_40/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="c2_V_38_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V_38/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln123_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="3"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln123_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="3"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln123_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="3"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln123_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="3"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln123_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="3"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln123_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="3"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln123_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="3"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln123_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="3"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln123_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="3"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln123_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="3"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln123_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="3"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln123_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="3"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln123_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="3"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln123_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="3"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln123_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="3"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln123_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="3"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln123_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="3"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln123_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="3"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln123_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="3"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln123_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="3"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln899_39_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="0" index="1" bw="5" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_39/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="c2_V_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="local_A_pong_0_0_01_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="3"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_A_pong_0_0_01_load/9 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_2620_load_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="3"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2620_load/9 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_2621_load_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="3"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2621_load/9 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_2622_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="3"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2622_load/9 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_2623_load_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="3"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2623_load/9 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_2624_load_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="3"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2624_load/9 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_2625_load_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="3"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2625_load/9 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_2626_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="3"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2626_load/9 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_2627_load_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="3"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2627_load/9 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_2628_load_load_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="3"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2628_load/9 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_2629_load_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="3"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2629_load/9 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_2630_load_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="3"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2630_load/9 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_2631_load_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="3"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2631_load/9 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_2632_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="3"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2632_load/9 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_2633_load_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="3"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2633_load/9 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_2634_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="3"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2634_load/9 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_2635_load_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="3"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2635_load/9 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_2636_load_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="3"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2636_load/9 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_2637_load_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="3"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2637_load/9 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_2638_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="3"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2638_load/9 "/>
</bind>
</comp>

<comp id="443" class="1004" name="fifo_data_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="32" slack="0"/>
<pin id="447" dir="0" index="3" bw="32" slack="0"/>
<pin id="448" dir="0" index="4" bw="32" slack="0"/>
<pin id="449" dir="0" index="5" bw="32" slack="0"/>
<pin id="450" dir="0" index="6" bw="32" slack="0"/>
<pin id="451" dir="0" index="7" bw="32" slack="0"/>
<pin id="452" dir="0" index="8" bw="32" slack="0"/>
<pin id="453" dir="0" index="9" bw="32" slack="0"/>
<pin id="454" dir="0" index="10" bw="32" slack="0"/>
<pin id="455" dir="0" index="11" bw="32" slack="0"/>
<pin id="456" dir="0" index="12" bw="32" slack="0"/>
<pin id="457" dir="0" index="13" bw="32" slack="0"/>
<pin id="458" dir="0" index="14" bw="32" slack="0"/>
<pin id="459" dir="0" index="15" bw="32" slack="0"/>
<pin id="460" dir="0" index="16" bw="32" slack="0"/>
<pin id="461" dir="0" index="17" bw="32" slack="0"/>
<pin id="462" dir="0" index="18" bw="32" slack="0"/>
<pin id="463" dir="0" index="19" bw="32" slack="0"/>
<pin id="464" dir="0" index="20" bw="32" slack="0"/>
<pin id="465" dir="0" index="21" bw="5" slack="1"/>
<pin id="466" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="fifo_data/9 "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="3"/>
<pin id="492" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_2620_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="3"/>
<pin id="498" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2620 "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_2621_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="3"/>
<pin id="504" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2621 "/>
</bind>
</comp>

<comp id="508" class="1005" name="tmp_2622_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="3"/>
<pin id="510" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2622 "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_2623_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="3"/>
<pin id="516" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2623 "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_2624_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="3"/>
<pin id="522" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2624 "/>
</bind>
</comp>

<comp id="526" class="1005" name="tmp_2625_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="3"/>
<pin id="528" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2625 "/>
</bind>
</comp>

<comp id="532" class="1005" name="tmp_2626_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="3"/>
<pin id="534" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2626 "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmp_2627_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="3"/>
<pin id="540" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2627 "/>
</bind>
</comp>

<comp id="544" class="1005" name="tmp_2628_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="3"/>
<pin id="546" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2628 "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_2629_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="3"/>
<pin id="552" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2629 "/>
</bind>
</comp>

<comp id="556" class="1005" name="tmp_2630_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="3"/>
<pin id="558" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2630 "/>
</bind>
</comp>

<comp id="562" class="1005" name="tmp_2631_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="3"/>
<pin id="564" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2631 "/>
</bind>
</comp>

<comp id="568" class="1005" name="tmp_2632_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="3"/>
<pin id="570" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2632 "/>
</bind>
</comp>

<comp id="574" class="1005" name="tmp_2633_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="3"/>
<pin id="576" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2633 "/>
</bind>
</comp>

<comp id="580" class="1005" name="tmp_2634_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="3"/>
<pin id="582" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2634 "/>
</bind>
</comp>

<comp id="586" class="1005" name="tmp_2635_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="3"/>
<pin id="588" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2635 "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_2636_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="3"/>
<pin id="594" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2636 "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_2637_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="3"/>
<pin id="600" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2637 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_2638_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="3"/>
<pin id="606" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2638 "/>
</bind>
</comp>

<comp id="610" class="1005" name="icmp_ln899_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="614" class="1005" name="c1_V_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="0"/>
<pin id="616" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c1_V "/>
</bind>
</comp>

<comp id="619" class="1005" name="icmp_ln879_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="1"/>
<pin id="621" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="623" class="1005" name="icmp_ln899_41_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln899_41 "/>
</bind>
</comp>

<comp id="627" class="1005" name="c2_V_37_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="0"/>
<pin id="629" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c2_V_37 "/>
</bind>
</comp>

<comp id="632" class="1005" name="icmp_ln899_40_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln899_40 "/>
</bind>
</comp>

<comp id="636" class="1005" name="c2_V_38_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="0"/>
<pin id="638" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c2_V_38 "/>
</bind>
</comp>

<comp id="641" class="1005" name="icmp_ln899_39_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln899_39 "/>
</bind>
</comp>

<comp id="645" class="1005" name="c2_V_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="0"/>
<pin id="647" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="162" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="233"><net_src comp="187" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="187" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="187" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="20" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="198" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="198" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="209" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="209" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="162" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="162" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="162" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="162" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="162" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="162" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="162" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="162" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="162" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="162" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="162" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="162" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="162" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="162" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="162" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="162" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="162" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="162" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="162" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="162" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="221" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="22" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="221" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="28" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="467"><net_src comp="80" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="468"><net_src comp="383" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="469"><net_src comp="386" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="470"><net_src comp="389" pin="1"/><net_sink comp="443" pin=3"/></net>

<net id="471"><net_src comp="392" pin="1"/><net_sink comp="443" pin=4"/></net>

<net id="472"><net_src comp="395" pin="1"/><net_sink comp="443" pin=5"/></net>

<net id="473"><net_src comp="398" pin="1"/><net_sink comp="443" pin=6"/></net>

<net id="474"><net_src comp="401" pin="1"/><net_sink comp="443" pin=7"/></net>

<net id="475"><net_src comp="404" pin="1"/><net_sink comp="443" pin=8"/></net>

<net id="476"><net_src comp="407" pin="1"/><net_sink comp="443" pin=9"/></net>

<net id="477"><net_src comp="410" pin="1"/><net_sink comp="443" pin=10"/></net>

<net id="478"><net_src comp="413" pin="1"/><net_sink comp="443" pin=11"/></net>

<net id="479"><net_src comp="416" pin="1"/><net_sink comp="443" pin=12"/></net>

<net id="480"><net_src comp="419" pin="1"/><net_sink comp="443" pin=13"/></net>

<net id="481"><net_src comp="422" pin="1"/><net_sink comp="443" pin=14"/></net>

<net id="482"><net_src comp="425" pin="1"/><net_sink comp="443" pin=15"/></net>

<net id="483"><net_src comp="428" pin="1"/><net_sink comp="443" pin=16"/></net>

<net id="484"><net_src comp="431" pin="1"/><net_sink comp="443" pin=17"/></net>

<net id="485"><net_src comp="434" pin="1"/><net_sink comp="443" pin=18"/></net>

<net id="486"><net_src comp="437" pin="1"/><net_sink comp="443" pin=19"/></net>

<net id="487"><net_src comp="440" pin="1"/><net_sink comp="443" pin=20"/></net>

<net id="488"><net_src comp="217" pin="1"/><net_sink comp="443" pin=21"/></net>

<net id="489"><net_src comp="443" pin="22"/><net_sink comp="176" pin=2"/></net>

<net id="493"><net_src comp="82" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="499"><net_src comp="86" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="505"><net_src comp="90" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="511"><net_src comp="94" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="517"><net_src comp="98" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="523"><net_src comp="102" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="529"><net_src comp="106" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="535"><net_src comp="110" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="541"><net_src comp="114" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="547"><net_src comp="118" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="553"><net_src comp="122" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="559"><net_src comp="126" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="565"><net_src comp="130" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="571"><net_src comp="134" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="577"><net_src comp="138" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="583"><net_src comp="142" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="589"><net_src comp="146" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="595"><net_src comp="150" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="601"><net_src comp="154" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="607"><net_src comp="158" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="613"><net_src comp="229" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="235" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="622"><net_src comp="241" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="247" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="253" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="635"><net_src comp="259" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="265" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="644"><net_src comp="371" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="377" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="221" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_out_V | {4 }
	Port: fifo_A_local_out_V | {9 }
 - Input state : 
	Port: A_IO_L1_in<0, 0> : fifo_A_in_V | {4 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln899 : 1
		c1_V : 1
		br_ln115 : 2
		icmp_ln879 : 1
		br_ln117 : 2
	State 3
		icmp_ln899_41 : 1
		c2_V_37 : 1
		br_ln126 : 2
	State 4
		empty_1646 : 1
	State 5
	State 6
		icmp_ln899_40 : 1
		c2_V_38 : 1
		br_ln118 : 2
		switch_ln123 : 1
	State 7
		empty_1644 : 1
	State 8
		icmp_ln899_39 : 1
		c2_V : 1
		br_ln94 : 2
	State 9
		fifo_data : 1
		write_ln99 : 2
		empty_1648 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    mux   |     fifo_data_fu_443     |    0    |   100   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln899_fu_229    |    0    |    11   |
|          |     icmp_ln879_fu_241    |    0    |    11   |
|   icmp   |   icmp_ln899_41_fu_247   |    0    |    11   |
|          |   icmp_ln899_40_fu_259   |    0    |    11   |
|          |   icmp_ln899_39_fu_371   |    0    |    11   |
|----------|--------------------------|---------|---------|
|          |        c1_V_fu_235       |    0    |    6    |
|    add   |      c2_V_37_fu_253      |    0    |    6    |
|          |      c2_V_38_fu_265      |    0    |    6    |
|          |        c2_V_fu_377       |    0    |    6    |
|----------|--------------------------|---------|---------|
|   read   |      grp_read_fu_162     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln131_write_fu_168 |    0    |    0    |
|          |  write_ln99_write_fu_176 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   179   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     c1_V_reg_614    |    5   |
|   c2_V_37_reg_627   |    5   |
|   c2_V_38_reg_636   |    5   |
|     c2_V_reg_645    |    5   |
|  icmp_ln879_reg_619 |    1   |
|icmp_ln899_39_reg_641|    1   |
|icmp_ln899_40_reg_632|    1   |
|icmp_ln899_41_reg_623|    1   |
|  icmp_ln899_reg_610 |    1   |
|   p_02_0_i_reg_217  |    5   |
|  p_039_0_i_reg_194  |    5   |
|   p_04_0_i_reg_183  |    5   |
|  p_050_0_i_reg_205  |    5   |
|   tmp_2620_reg_496  |   32   |
|   tmp_2621_reg_502  |   32   |
|   tmp_2622_reg_508  |   32   |
|   tmp_2623_reg_514  |   32   |
|   tmp_2624_reg_520  |   32   |
|   tmp_2625_reg_526  |   32   |
|   tmp_2626_reg_532  |   32   |
|   tmp_2627_reg_538  |   32   |
|   tmp_2628_reg_544  |   32   |
|   tmp_2629_reg_550  |   32   |
|   tmp_2630_reg_556  |   32   |
|   tmp_2631_reg_562  |   32   |
|   tmp_2632_reg_568  |   32   |
|   tmp_2633_reg_574  |   32   |
|   tmp_2634_reg_580  |   32   |
|   tmp_2635_reg_586  |   32   |
|   tmp_2636_reg_592  |   32   |
|   tmp_2637_reg_598  |   32   |
|   tmp_2638_reg_604  |   32   |
|     tmp_reg_490     |   32   |
+---------------------+--------+
|        Total        |   685  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| p_050_0_i_reg_205 |  p0  |   2  |   5  |   10   ||    9    |
|  p_02_0_i_reg_217 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  1.206  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   179  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   685  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   685  |   197  |
+-----------+--------+--------+--------+
