[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SM-K26-XCL2GC-ED production of XILINX from the text:28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 1/64Kria K26 SOM Data Sheet (DS987)\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 2/64Overview\nModule Description\nOrdering Information\nFunctional Ov erview and Block Diagr am\nFunctional Inter faces\nProcessing System\nProgrammable Logic\nBoot Sour ces and St orage De vices\nSecurity F eatur es\nElectrical Speciﬁcations\nSOM Connect or Ov erview\nSuppor ted I/O Standar ds\nSignal Naming Conv entions\nSOM240_1 Connect or Pinout\nSOM240_2 Connect or Pinout\nFunctional Signal Descriptions\nPower Management and Sequencing\nAbsolute Maximum Speciﬁcations\nVivado De vice Model\nCommer cial Gr ade (K26C ) Speciﬁcations\nIndustrial Gr ade (K26I) Speciﬁcations\nDevice Firmwar e\nEEPROM\nQSPI\neMMC\nMechanical and Thermal\nK26 SOM Mechanical Dimensions\nSOM PCB Assembly\nThermal\nK26 Reliability\nRegulat ory Compliance Statements\nSafety\nFCC Class A Pr oducts\nEMC Compliance\nFCC Class A User Information\nCanadian Compliance (Industr y Canada)\nRoHS Compliance\nVCCI Class A Statement\nKCC Notice Class A (Republic of K orea Only)\nBSMI Class A Notice (T aiwan)\nEU WEEE Logo\nManufactur er Declar ation E uropean Community\nReferences\nRevision Hist ory\nPlease Read: Impor tant Legal Notices\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 3/64Overview\nModule Description\nThe AMD Kria™ K26 system-on-module (SOM) is a compact embedded platform that integrates a custom-\nbuilt AMD Zynq™ UltraScale+™ MPSoC that runs optimally (and exclusively) on the K26 SOM with DDR\nmemory, nonvolatile storage devices, a security module, and an aluminum thermal heat spreader. The SOM\nis designed to be plugged into a carrier card with solution-speciﬁc peripherals. Key target applications\ninclude smart city, machine vision, industrial robotics, and AI/ML computing. The following ﬁgure shows the\ntop-side and bottom-side connector view.\nFigure: K26 SOM\nOrdering Information\nTable: Ordering Information\nPart Number Device Temperature GradeEncryption Description\nSM-K26-\nXCL2GCXCK26-C Commercial Enabled K26C SOM\nSM-K26-\nXCL2GIXCK26-I Industrial Enabled K26I SOM\nFunctional Overview and Block Diagram\nThe K26 SOM leverages the XCK26-SFVC784-2LV-C/I, a custom-built Zynq UltraScale+ MPSoC that runs\noptimally (and exclusively) on the SOM. It provides an embedded processing system (PS) with tightly\nintegrated programmable logic and a rich set of conﬁgurable I/O capabilities. The SOM hardware features\ninclude:\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 4/64Zynq UltraScale+ MPSoC (XCK26 in commercial (C) grade or industrial (I) grade)\n4 GB 64-bit wide, 2400 Mb/s memory\nIntegrated non-volatile memory devices\n512 Mb QSPI\n16 GB eMMC\n64 Kb EEPROM\nTPM2.0 security module\nTwo 240- pin connectors with access to user-conﬁgurable I/O:\nPS MIO\nPS-GTR transceivers\nPS I2C platform control bus\nPL HPIO\nPL HDIO\nPL GTH transceivers\nSideband platform signals\nPower and power sequencing signals\nIntegrated and ﬂexible power design\nSOC power supplies derived from a single +5V input\nPL I/O supplies customized through carrier card deﬁned power rails\nCompact mechanical size with integrated thermal heat spreader\nThe following sections provide a more detailed description of:\nFunctional interfaces and input/output\nMPSoC processing system (PS)\nMPSoC programmable logic (PL)\nBoot  sources and storage devices\nSecurity features and module\nFigure: K26 SOM Block Diagram\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 5/64\nFunctional Interfaces\nThe K26 SOM provides a combination of ﬁxed and user-deﬁned functional interfaces. Each interface is\nimplemented with one of the major systems within the MPSoC. The following table is a summary of the\ninterfaces, and system association (PS or PL), with a description of their use.\nTable: Interfaces Summary\nInterface Physical Location Linked SubsystemFunctional Description\nQSPI MIO bank 500\nMIO[5:0]PS SOM QSPI memory\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 6/64Interface Physical Location Linked SubsystemFunctional Description\nSD MIO bank 500\nMIO[23:13]PS SOM eMMC memory, MIO[22:13] =\neMMC, MIO[23] = eMMC reset\nI2C MIO bank 500\nMIO[25:24]PS SOM power management, EEPROM, and\ncarrier card extensible I2C bus\nSPI MIO bank 500\nMIO[11:9], MIO[6]PS Isolated SPI interface for TPM 2.0\nsecurity module\nPower\nmanagementMIO bank 501\nMIO[34:32]PS Fixed PMU SOM based power\nmanagement\nPower\nmanagementMIO bank 501\nMIO[31], MIO[35]PS MIO35_PMU_GPO and MIO31_PMU_GPI:\nOptional PMU input and output signals for\nuse by carrier card designer, can be\nmapped to PMU functions\nMIO – user deﬁned\nI/OMIO bank 501\nMIO[30:26],\nMIO[51:38]PS 19 user-deﬁned multiplexed CPU\nconnected I/O pins\nMIO – user deﬁned\nI/OMIO Bank 502\nMIO[77:52]PS 26 user-deﬁned multiplexed CPU\nconnected I/O pins\nDDR memory\ncontrollerMIO bank 504 PS SOM DDR4 memory\nHDA HDIO bank 45 PL 21 user-deﬁned high-density input/output\npins\nHDB HDIO bank 43 PL 24 user-deﬁned high-density input/output\npins\nHDC HDIO bank 44 PL 24 user-deﬁned high-density input/output\npins\nHPA HPIO bank 66 PL 16 user-deﬁned high-performance\ninput/output differential pin pairs\nHPB HPIO bank 65 PL 21 user-deﬁned high-performance\ninput/output differential pin pairs\nHPC HPIO bank 64 PL 21 user-deﬁned high-performance\ninput/output differential pin pairs\nPS-GTR\ntransceiversPS GTR 505 PS Four lanes of user-deﬁned high-speed\nserial transceivers\nGTH transceivers GTH Quad PL Four lanes of user-deﬁned high-speed\nserial transceivers\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 7/64The K26 SOM provides a large number of ﬂexible user-deﬁned I/O that can be conﬁgured for various I/O\nstandards and voltage levels. Voltage levels for each HDIO and HPIO bank can be customized by the SOM\ncarrier card to provide the application-required voltage rails to the corresponding I/O banks. See the\nSupported I/O Standards section for the I/O voltage rail pin deﬁnitions and corresponding decoupling\nrequirements.\nThe K26 SOM provides PS-GTR and GTH transceivers to implement various high-speed protocols. The\nsupported protocols are listed in the protocol tables of the Zynq UltraScale+ MPSoC Data Sheet: DC and AC\nSwitching Characteristics (DS925), and are described in the Zynq UltraScale+ Device Technical Reference\nManual (UG1085 ) and Zynq UltraScale+ MPSoC: Software Developers Guide (UG1137 ). The transceivers are\nconﬁgured via the AMD Vivado™ Design Suite.\nProcessing System\nThis section outlines the processing system (PS) resources. It includes:\nAPU\nArm® Cortex®-A53 based application processing unit (APU) consisting of quad-core Cortex-A53\nprocessors with an FMAX = 1333 MHz, L2 cache, SIMD, VFP4 ﬂoating point, and cryptography\nextensions.\nRPU\nArm Cortex-R5F based real-time processing unit (RPU) consisting of dual-core Cortex-R5F processors\nwith ﬂoating point unit support with an FMAX = 533 MHz, able to operate in stand-alone and lock-step\nfunctions.\nPMU\nPlatform management unit for dedicated SOM power and subsystem management functions.\nDynamic memory controller (DDRC)\nDDR memory controller with conﬁgurable quality-of-service conﬁguration capabilities.\nGPU\nArm Mali™ -400 MP2 based graphics processing unit with an FMAX = 600 MHz.\nSystem Monitor\nBuilt-in analog-digital-converter (ADC) with threshold checks for monitoring and reporting power supply\nand temperature conditions.\nRTC\nReal-time clock for maintaining an accurate time base with optional battery backup through a carrier\ncard pin.\nThe PS provides access to a number of integrated peripherals through multiplexed input/output (MIO)\nbanks. The MPSoC has a total of three MIO banks. The SOM uses the ﬁrst bank for the on-board peripherals,\nwhile the other two MIO banks are customizable and available through the SOM connector interface. All\nthree MIO banks are powered by the SOM with a 1.8V power rail.\nRefer to the MIO Interfaces table in the Zynq UltraScale+ Device Technical Reference Manual (UG1085 ) for\nmore information on MIO usage for Zynq UltraScale+ MPSoCs. MIO mapping must comply with the Zynq\nUltraScale+ MPSoC design constraints and requirements.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 8/64MIO Banks\nFor MIO assignment, refer to the MIO Table at a Glance in Zynq UltraScale+ Device Technical Reference\nManual (UG1085 ) for complete constraints.\nTable: MIO Banks\nMIO Banks\nBank\n5000 1 2 3 4 5 6 7 8 9 10 11 12\nQSPI SPI1 GPIO0 SPI1 GPIO0\n1.a\nsclk_outmiso_mo1mo2mo3mosi_mi0n_ss_outsclk_outLED_DS35LED_DS36n_ss_outmisomosiFW_UEn\n\xa0\n13 14 15 16 17 18 19 20 21 22 23 24 25\neMMC (SD0) GPIO0 I2C1\ndata[0]data[1]data[2]data[3]data[4]data[5]data[6]data[7]cmd_outclk_outeMMC_Rstscl sda\n\xa0\nBank\n50126 27 28 29 30 31 32 33 34 35 36 37 38\nUser Deﬁned PMU_GPI\n1.bPMU_GPO\n2PMU_GPO\n2PMU_GPO\n2PMU_GPO\n1.cUART1 1.d User\nDeﬁned\n\xa0 \xa0 \xa0 \xa0 \xa0 MIO31_PMU_GPI FPD_Pwr_EnPL_Pwr_ENPS_Pwr_EnMIO35_PMU_GPO txd rxd \xa0\n\xa0\n39 40 41 42 43 44 45 46 47 48 49 50 51\nUser Deﬁned\n\xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0\n\xa0\nBank\n50252 53 54 55 56 57 58 59 60 61 62 63 64\nUser Deﬁned\n\xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0\n\xa0\n65 66 67 68 69 70 71 72 73 74 75 76 77\nUser Deﬁned\n\xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0 \xa0\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 9/64MIO Banks\n1. AMD carrier cards, their reference designs and software stacks use some MIO pins for special\npurposes as listed by pin. They are used in the released Linux image, image selector, image\nrecovery, PMU ﬁrmware, and other ﬁrmware apps. Custom designs can choose to align the MIO pins\nto these optional default assignments to adopt these software features with minimal customization.\na. MIO12 is the ﬁrmware update enable pin\nb. MIO31 is the hardware driven pin that is used as an input to the PMU, it can be mapped to PMU\nfunctionality (e.g., shutdown)\nc. MIO35 is the PMU driven pin that can be mapped to PMU functionality (e.g., watchdog or reset)\nd. MIO36 and MIO37 are the default Linux console interface pins\n2. MIO32, MIO33, and MIO34 are reserved for the PMU. These pins are ﬁxed in the SOM hardware\ndesign. The K26 SOM only implements MIO34.\nMIO Peripherals\nA number of peripherals are available within the MIO. The following is a summary of the interfaces that can\nbe conﬁgured for your applications.\nPS-GTR transceivers (x4)\nFour dedicated PS-GTR receivers and transmitters with up to 6.0 Gb/s data rates supporting SGMII, tri-\nspeed Ethernet, PCI Express® Gen2, serial ATA (SATA), USB3.0, and DisplayPort\nGigabit Ethernet MAC (GEM)\nFour 10/100/ 1000 tri-speed GEM peripherals with IEEE Std 802. 3 and IEEE Std 1588 revision 2.0\nsupport\nDisplayPort controller\nProvides a ﬂexible display output with direct memory access (DM A), centralized buffer manager,\nrendering block, and audio mixer block.\nCAN controller\nTwo full CAN 2.0B, CAN 2.0A, and ISO 118981- 1 standards compliant CAN bus interfaces.\nUSB controller\nTwo USB 3.0/2.0 device, host, or OTG peripherals, each supporting up to 12 endpoints.\nPCI Express controller\nCompliant with the PCI Express base speciﬁcation 2.1 with support for x1, x2, or x4 line width at Gen1\n(2.5 GT/s) or Gen2 (5 GT/s) rates.\nSD/SDIO/eMMC controller\nOne SD 3.00, SDIO 3.0, and eMMC4.51 compliant controller can be used as a carrier card peripheral\nfrom MIO[22:13], the other eMMC controller is reserved for the eMMC on the SOM.\nUART controller\nZynq UltraScale+ MPSoC provides two high-speed UART controllers (up to 1 Mb/s).\nSPI controller\nOne SPI port is reserved for the trusted platform module on the SOM and one full-duplex SPI port (with\nthree peripheral chip selects) is available for the carrier card peripheral.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 10/64SATA Host controller\nSupports up to two channels at 1.5, 3.0, and 6.0 Gb/s data rates as deﬁned by the SATA speciﬁcation,\nrevision 3.1\nI2C controller\nMaster and slave I2C interface with support for multi-master designs and clock rates up to 400 Kb/s.\nI2C Bus Interface\nThe PS hosts the SOM I2C platform management bus for interfacing with supporting SOM peripherals.\nThese devices are summarized in the following table. The PS I2C bus interface can be extended on a carrier\ncard, but must not introduce address conﬂicts. The following table deﬁnes the K26 SOM I2C device\naddresses in 7-bit format.\nTable: SOM I2C Interface Addresses\nI2C 7-bit Address Description\n0x50, 0x58 SOM EEPROM\n0x30, 0x31 DA9062 PMIC\n0x32 DA9130 PMIC\n0x33 DA9131 PMIC\n0x68 PL power domain monitor\n0x70 PS power domain monitor\nProgrammable Logic\nThe K26 SOM includes a custom-built Zynq UltraScale+ MPSoC (XCK26), that runs optimally (and\nexclusively) on the K26 SOM and includes a ﬂexible and extensible programmable logic system (PL), an\nintegrated video codec (VCU), and up to 12.5 Gb/s high-speed transceivers (GTH). The PL resources are\nsummarized in the following table.\nTable: PL Resources\nResource K26 SOM Description\nSystem logic cells 256,200 Programmable logic cells for available\nCLB ﬂip-ﬂops 234,240 Conﬁgurable logic block (CLB): Total number of ﬂip-\nﬂops\nCLB LUTs 117,120 Conﬁgurable logic block: Total number of look-up tables\nDistributed RAM (Mb) 3.5 Distributed memory\nBlock RAM 144 Number of 36 Kb block RAMs\nBlock RAM (Mb) 5.1 Total block RAM memory footprint\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 11/64Resource K26 SOM Description\nUltraRAM blocks 64 288 Kb dual-port, 72-bit-wide memory with error\ncorrection\nDSP slices 1,248 27 x 18 signed multiplier with 48-bit adder/accumulator\nGTH transceivers 4 Up to 12.5 Gb/s serial transceivers\nVideo Codec 1 H.264 and H.265 supported simultaneous\nencode/decode\nHDIO 69 High-density I/O supports 1.2V to 3.3V rails\nHPIO 58 High-performance I/O differential pairs supports 1.0V to\n1.8V rails\nBoot Sources and Storage Devices\nThe K26 SOM includes two nonvolatile storage boot devices, a QSPI ﬂash memory, and an eMMC ﬂash\nmemory. The primary boot device is selected by tying the MODE[3:0] pins to the desired value on your carrier\ncard. The boot-mode pins are made available at the SOM connector to allow ﬂexibility in deﬁning the boot\ndevice. The boot-mode conﬁgurations for using QSPI or eMMC are shown in the following table. Other boot-\nmode options can be introduced based on your carrier card design. See the Zynq UltraScale+ Device\nTechnical Reference Manual (UG1085 ) for the full set of boot-mode deﬁnitions. Reference the Kria SOM\nCarrier Card Design Guide (UG1091 ) for details on strapping the boot-mode resistors.\nTable: Boot Mode Pins and Location\nBoot Mode PS_Mode Pins[3:0] Physical Pin Location\nQuad-SPI (32 bit) 0010 MIO[5:0]\neMMC 0110 MIO[22:13]\nThe K26 SOM provides two storage devices to enable a primary/secondary boot process with isolation\nbetween boot ﬁrmware and operating system (OS) storage, or similar device ﬁrmware segmentation. As an\nexample of a supported hierarchical boot process, the SOM boot mode can be set to QSPI as the primary\nboot device, which contains the power-on boot ﬁrmware, and then the power-on boot loader (e.g., U-Boot)\nloads the OS from the eMMC secondary boot device.\nSecurity Features\nThe K26 SOM provides two levels of security with dedicated hardware built into the MPSoC and an on-board\ntrusted platform module (TPM) device. Together they enable implementation of tamper monitoring, secure\nboot, measured boot, and hardware accelerated cryptographic functions.\nThe K26 SOM includes the following security features:\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 12/64Encryption and authentication of conﬁguration ﬁles\nHardened crypto-accelerators available for user applications\nSecure methods for storing cryptographic keys via eFUSEs\nMethods for detecting and responding to device tamper events\nMPSoCs have a dedicated conﬁguration security unit (CSU), which is used for supporting secure boot,\ntamper monitoring, secure key storage, and cryptographic hardware acceleration. See the Security chapter in\nthe Zynq UltraScale+ Device Technical Reference Manual (UG1085 ) for implementation details. The\ncryptographic accelerators available on the MPSoC are as follows:\nSHA-3/384\nAES-GCM-256\nRSA exponential multiplier\nThe CSU, an internal on-chip memory (OCM), and ﬂexible key storage provide hardware root of trust\nmechanisms for implementing secure boot within the MPSoC. The hardware capabilities support\nauthenticated and encrypted protections for boot and associated conﬁguration ﬁles.\nAfter ensuring the initial boot integrity of the device, the CSU then acts as a centralized tamper monitoring\nand response controller using the MPSoC integrated system monitor (SYSMON) for measuring and\nimplementing voltage and temperature alarms and conﬁgurations. Various alarms and set points can be\nconﬁgured as deﬁned in the Zynq UltraScale+ Device Technical Reference Manual (UG1085 ).\nThe MPSoC includes a key management infrastructure supporting battery-backed RAM (BBR AM), eFUSE,\nembedded boot keys, and device family keys. When BBR AM is required, battery backup must be provided on\nthe carrier card. Additional details on the key management functions of the MPSoC are outlined in the Zynq\nUltraScale+ Device Technical Reference Manual (UG1085 ).\nThe MPSoC contains a 96-bit unique, nonvolatile device identiﬁer called the device DNA that is permanently\nprogrammed in the MPSoC. The SOM EEPROM also contains a unique identiﬁer (UID), programmed at the\ntime of SOM manufacturing. These unique identiﬁers support the implementation over-the-air (OTA) device\nenrollment and attestation functionality.\nThe MPSoC eFUSEs allow permanent enable or disable of speciﬁc features to protect deployed systems. A\ncomplete list of these capabilities is outlined in the Zynq UltraScale+ Device Technical Reference Manual\n(UG1085 ). Two commonly used features are:\nRSA_EN\nForces every device boot to be authenticated via RSA\nJTAG_DIS\nDisables JTAG\nIn addition to the MPSoC security features, the SOM has an Inﬁneon OPTIGA TPM device that is compliant\nwith the trusted computing group (TCG) TPM 2.0 standard. This TPM 2.0 device enables hardware-based\nsecurity for remote attestation, measured boot, and other secure cryptographic functions. The TPM reset is\nconnected to the PS_POR_L pin. AMD does not preload the TPM, it only contains the Inﬁneon factory-\nprogrammed endorsement key.\nElectrical Specifications\nThis section describes the electrical interfaces and connections available on the SOM to use with your\ncarrier card design.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 13/64✎SOM Connector Overview\nThe K26 SOM uses two 240- pin connectors to provide electrical connectivity between the SOM and the\ncarrier card. These two connectors are referred to as SOM240_ 1 and SOM240_ 2.\nThe SOM240_ 1 and SOM240_ 2 connectors use the Samtec 0.635 mm AcceleRate HD high-density 4-row, 60\nposition connector set. The part number for the socket (ADF6–60–03.5–L–4–2–A) is used on the bottom\nside of the SOM. The part number for the terminal (ADM6–60–01.5–L–4–2–A) is for use on the carrier card.\nNote: The ADM6–60–01.5–L–4–2–A connector is referenced throughout this document. However, the\nSamtec REF-226081 is an alternative connector. Contact your Samtec distributor for more information.\nThe SOM240_ 1 and SOM240_ 2 connectors provide support for following interfaces.\nControl and status signals\nMultiplexed I/O (MIO) bank\nPS-GTR high-speed serial transceiver signals\nHigh-performance I/O (HPIO) bank signals\nHigh-density I/O (HDIO) bank signals\nGTH high-speed serial transceiver signals\nPower system\nSupported I/O Standards\nThe K26 SOM supports all I/O standards supported by the respective bank that a signal is connected to with\nthe exception of I/O standards that require a reference voltage (VREF). For more information, refer to the\nUltraScale Architecture SelectIO Resources User Guide (UG571).\nDuring power-up and conﬁguration, internal pull-up resistors are disabled and each SelectIO™ pin is set to 3-\nstate.\nThe K26 SOM is built with the XCK26-SFVC784- 2LV device; which has a -2 speed grade and is an LV device\n(operates at VCCINT = 0.72V). Consult the corresponding I/O speed tables in Zynq UltraScale+ MPSoC Data\nSheet: DC and AC Switching Characteristics (DS925) for the deﬁnition of maximum data rates.\nSignal Naming Conventions\nFor signal to connector mapping in text format, see the relevant XDC and trace delay ﬁles. These ﬁles\nprovide the AMD Zynq™ UltraScale+™ MPSoC constraints and package pin name to SOM240_ x mapping. The\nSOM240 connectors adopt the naming conventions outlined in the following table.\nTable: SOM240 Signal Naming Conventions\nSignal Description\nModule (M) The SOM, in this case the K26 SOM.\nCarrier card (C) The board that the SOM is plugged into is called the carrier card.\nC2M Signal names with C2M indicate that the signal is driven by the carrier card and\nreceived by the SOM.\nM2C Signal names with M2C indicate that the signal is driven by the SOM and\nreceived by the carrier card.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 14/64Signal Description\n_P The postﬁx _P on differential signal pairs indicates the positive component of\na differential signal.\n_N The postﬁx _N on differential signal pairs indicates the negative component of\na differential signal.\n_L The postﬁx _L on a single-ended signal indicates an active-Low signal. This is\nused for the connector pinouts only. The postﬁx _B is also used to indicate an\nactive-Low signal.\nTable: Legend for Connector Pinouts\nExample SOM240 Connector Function\nGND Both SOM240_ 1 and\nSOM240_ 2Ground pins\nVCC_SOM Both SOM240_ 1 and\nSOM240_ 2Power connection pins\nMIO35 SOM240_ 1 MIO 501 bank pins\nMIO58 SOM240_ 1 MIO 502 bank pins\nJTAG_TMS_C2M SOM240_ 1 Conﬁguration and control pins\nGTR_DP1_M2C_P SOM240_ 1 PS-GTR transceiver pins\nHPA04_P SOM240_ 1 HPA pins\nHDA00_CC SOM240_ 1 HDA pins\nHPB15_ CC_P SOM240_ 2 HPB pins\nHPC07_P SOM240_ 2 HPC pins\nHDB12 SOM240_ 2 HDB pins\nHDC00_CC SOM240_ 2 HDC pins\nGTH_DP2_C2M_P SOM240_ 2 GTH transceiver pins\nRefer to the Zynq UltraScale+ Device Packaging and Pinouts Product Speciﬁcation User Guide (UG1075 ) for\nmore information on pin types.\nTable: Legend for Pin Types\nExample Deﬁnition\nGC Global clock\nHDGC Global clock\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 15/64Example Deﬁnition\nVRP DCI voltage reference resistor\nQBC Byte lane clock\nDBC Byte lane clock\nPERSTN Default reset pin locations for integrated block for PCI Express®\nPU18_10 10.0 KΩ pull-up resistor to VCC_PS_1V80\nPU18_2p2 2.21 KΩ pull-up resistor to VCC_PS_1V80\nPU18_4p7 4.7 KΩ pull-up resistor to VCC_PS_1V80\nPU50 10.0 KΩ pull-up resistor to VCC_5V0\nPD50 49.9 KΩ pull-down resistor from VCC_5V0\nAC01UF AC coupled with 0.01 μF capacitor on the SOM\nSOM240_1 Connector Pinout\nThe SOM240_ 1 connector provides access to two MIO banks (MIO501,  MIO502) , HPIO bank 66 (HPA), HDIO\nbank 45 (HDA), and the PS-GTR transceivers (MIO505) . It also provides sideband signals for conﬁguration\nand operation of the board. For additional pin deﬁnitions see the K26 SOM XDC ﬁle.\nTable: SOM240_ 1 Connector Pinout\nConnector Row/Pin NumberA B C D\n1 VCC_BATT HPA05_CC_P GND VCCO_HPA\n2 GND HPA05_CC_N GND VCCO_HPA\n3 HPA06_P GND HPA00_CC_P GND\n4 HPA06_N HPA04_P HPA00_CC_N HPA02_P\n5 GND HPA04_N GND HPA02_N\n6 HPA_CLK0_P GND HPA03_P GND\n7 HPA_CLK0_N HPA07_P HPA03_N HPA01_P\n8 GND HPA07_N GND HPA01_N\n9 HPA12_P GND HPA08_P GND\n10 HPA12_N HPA11_P HPA08_N HPA09_P\n11 GND HPA11_N GND HPA09_N\n12 HPA13_P GND HPA10_CC_P GND\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 16/64Connector Row/Pin NumberA B C D\n13 HPA13_N VCCO_HDA HPA10_CC_N HPA14_P\n14 GND VCCO_HDA GND HPA14_N\n15 HDA09 GND PS_POR_L GND\n16 HDA10 HDA03 PS_SRST_C2M_L HDA00_CC\n17 HDA11 HDA04 GND HDA01\n18 GND HDA05 HDA06 HDA02\n19 VCCOEN_PS_M2C GND HDA07 GND\n20 VCCOEN_PL_M2C HDA15 HDA08_CC HDA12\n21 GND HDA16_CC GND HDA13\n22 JTAG_TMS_C2M HDA17 HDA18 HDA14\n23 JTAG_TDO_M2C GND HDA19 GND\n24 JTAG_TDI_C2M PS_ERROR_OUT_M2C HDA20 PWRGD_FPD_M2C\n25 JTAG_TCK_C2M PS_ERROR_STATUS_M2C GND PWRGD_LPD_M2C\n26 GND PWROFF_C2M_L MIO24_I2C_SCK PWRGD_PL_M2C\n27 MODE0_C2M GND MIO25_I2C_SDA GND\n28 MODE1_C2M MIO35_PMU_GPO MIO12_FWUEN_C2M_L MIO26\n29 MODE2_C2M MIO36 GND MIO27\n30 MODE3_C2M MIO37 MIO29 MIO28\n31 Reserved GND MIO30 GND\n32 Reserved MIO38 MIO31_PMU_GPI MIO44\n33 GND MIO39 GND MIO45\n34 MIO41 MIO40 MIO47 MIO46\n35 MIO42 GND MIO48 GND\n36 MIO43 MIO50 MIO49 MIO52\n37 GND MIO51 GND MIO53\n38 MIO61 Reserved MIO55 MIO54\n39 MIO62 GND MIO56 GND\n40 MIO63 MIO58 MIO57 MIO64\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 17/64Connector Row/Pin NumberA B C D\n41 GND MIO59 GND MIO65\n42 MIO73 MIO60 MIO67 MIO66\n43 MIO74 GND MIO68 GND\n44 MIO75 MIO70 MIO69 MIO76\n45 GND MIO71 Reserved MIO77\n46 GND MIO72 GND Reserved\n47 GTR_DP1_M2C_P GND GTR_REFCLK0_C2M_P GND\n48 GTR_DP1_M2C_N GND GTR_REFCLK0_C2M_N GND\n49 GND GTR_REFCLK1_C2M_P GND GTR_DP3_C2M_P\n50 GND GTR_REFCLK1_C2M_N GND GTR_DP3_C2M_N\n51 GTR_REFCLK3_C2M_P GND GTR_DP3_M2C_P GND\n52 GTR_REFCLK3_C2M_N GND GTR_DP3_M2C_N GND\n53 GND GTR_DP2_C2M_P GND GTR_REFCLK2_C2M_P\n54 GND GTR_DP2_C2M_N GND GTR_REFCLK2_C2M_N\n55 GTR_DP0_C2M_P GND GTR_DP1_C2M_P GND\n56 GTR_DP0_C2M_N GND GTR_DP1_C2M_N GND\n57 GND GTR_DP0_M2C_P GND GTR_DP2_M2C_P\n58 GND GTR_DP0_M2C_N GND GTR_DP2_M2C_N\n59 VCC_SOM GND VCC_SOM GND\n60 VCC_SOM VCC_SOM VCC_SOM VCC_SOM\nSOM240_1 Signal Names and Descriptions\nSee the Zynq UltraScale+ Device Packaging and Pinouts Product Speciﬁcation User Guide (UG1075 ) for\nfurther pin descriptions.\nTable: SOM240_ 1 Signal Pins\nPin NumberPin Type Signal Name Signal Description\nConnector Row A\nA1 \xa0 VCC_BATT PS BBR AM and real-time clock (RTC) supply voltage,\nrequires external battery. Connect to GND when battery is\nnot used.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 18/64Pin NumberPin Type Signal Name Signal Description\nA2 \xa0 GND Ground, connect to carrier card ground plane\nA3 \xa0 HPA06_P HPIO on bank 66\nA4 \xa0 HPA06_N HPIO on bank 66\nA5 \xa0 GND Ground, connect to carrier card ground plane\nA6 GC HPA_CLK0_P HPIO global clock pin on bank 66\nA7 GC HPA_CLK0_N HPIO global clock pin on bank 66\nA8 \xa0 GND Ground, connect to carrier card ground plane\nA9 \xa0 HPA12_P HPIO on bank 66\nA10 \xa0 HPA12_N HPIO on bank 66\nA11 \xa0 GND Ground, connect to carrier card ground plane\nA12 QBC HPA13_P HPIO on bank 66\nA13 QBC HPA13_N HPIO on bank 66\nA14 \xa0 GND Ground, connect to carrier card ground plane\nA15 HDGC HDA09 HDIO on bank 45\nA16 \xa0 HDA10 HDIO on bank 45\nA17 \xa0 HDA11 HDIO on bank 45\nA18 \xa0 GND Ground, connect to carrier card ground plane\nA19 PD50 VCCOEN_PS_M2C Indication to turn on power for PS I/O peripherals on the\ncarrier card\nA20 PD50 VCCOEN_PL_M2C Indication to turn on power for PL /IO peripherals on the\ncarrier card\nA21 \xa0 GND Ground, connect to carrier card ground plane\nA22 PU18_4p7 JTAG_TMS_C2M JTAG mode select\nA23 PU18_4p7 JTAG_TDO_M2C JTAG data out\nA24 PU18_4p7 JTAG_TDI_C2M JTAG data in\nA25 PU18_4p7 JTAG_TCK_C2M JTAG clock\nA26 \xa0 GND Ground, connect to carrier card ground plane\nA27 PU18_4p7 MODE0_C2M PS mode bit 0\nA28 PU18_4p7 MODE1_C2M PS mode bit 1\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 19/64Pin NumberPin Type Signal Name Signal Description\nA29 PU18_4p7 MODE2_C2M PS mode bit 2\nA30 PU18_4p7 MODE3_C2M PS mode bit 3\nA31 \xa0 Reserved No connect on the SOM\nA32 \xa0 Reserved No connect on the SOM\nA33 \xa0 GND Ground, connect to carrier card ground plane\nA34 \xa0 MIO41 PS MIO signal on bank 501\nA35 \xa0 MIO42 PS MIO signal on bank 501\nA36 \xa0 MIO43 PS MIO signal on bank 501\nA37 \xa0 GND Ground, connect to carrier card ground plane\nA38 \xa0 MIO61 PS MIO signal on bank 502\nA39 \xa0 MIO62 PS MIO signal on bank 502\nA40 \xa0 MIO63 PS MIO signal on bank 502\nA41 \xa0 GND Ground, connect to carrier card ground plane\nA42 \xa0 MIO73 PS MIO signal on bank 502\nA43 \xa0 MIO74 PS MIO signal on bank 502\nA44 \xa0 MIO75 PS MIO signal on bank 502\nA45 \xa0 GND Ground, connect to carrier card ground plane\nA46 \xa0 GND Ground, connect to carrier card ground plane\nA47 \xa0 GTR_DP1_M2C_PPS-GTR lane 1 TX, bank 505\nA48 \xa0 GTR_DP1_M2C_NPS-GTR lane 1 TX, bank 505\nA49 \xa0 GND Ground, connect to carrier card ground plane\nA50 \xa0 GND Ground, connect to carrier card ground plane\nA51 AC01UF GTR_REFCLK3_C2M_PPS-GTR REFCLK3 input, bank 505\nA52 AC01UF GTR_REFCLK3_C2M_NPS-GTR REFCLK3 input, bank 505\nA53 \xa0 GND Ground, connect to carrier card ground plane\nA54 \xa0 GND Ground, connect to carrier card ground plane\nA55 \xa0 GTR_DP0_C2M_PPS-GTR lane 0 RX, bank 505\nA56 \xa0 GTR_DP0_C2M_NPS-GTR lane 0 RX, bank 505\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 20/64Pin NumberPin Type Signal Name Signal Description\nA57 \xa0 GND Ground, connect to carrier card ground plane\nA58 \xa0 GND Ground, connect to carrier card ground plane\nA59 \xa0 VCC_SOM SOM main supply voltage, +5V\nA60 \xa0 VCC_SOM SOM main supply voltage, +5V\nConnector Row B\nB1 QBC HPA05_CC_P HPIO clock-capable pin on bank 66\nB2 QBC HPA05_CC_N HPIO clock-capable pin on bank 66\nB3 \xa0 GND Ground, connect to carrier card ground plane\nB4 \xa0 HPA04_P HPIO on bank 66\nB5 \xa0 HPA04_N HPIO on bank 66\nB6 \xa0 GND Ground, connect to carrier card ground plane\nB7 \xa0 HPA07_P HPIO on bank 66\nB8 \xa0 HPA07_N HPIO on bank 66\nB9 \xa0 GND Ground, connect to carrier card ground plane\nB10 GC HPA11_P HPIO on bank 66\nB11 GC HPA11_N HPIO on bank 66\nB12 \xa0 GND Ground, connect to carrier card ground plane\nB13 \xa0 VCCO_HDA HDA I/O voltage rail, 1.2V to 3.3V\nB14 \xa0 VCCO_HDA HDA I/O voltage rail, 1.2V to 3.3V\nB15 \xa0 GND Ground, connect to carrier card ground plane\nB16 \xa0 HDA03 HDIO on bank 45\nB17 \xa0 HDA04 HDIO on bank 45\nB18 \xa0 HDA05 HDIO on bank 45\nB19 \xa0 GND Ground, connect to carrier card ground plane\nB20 \xa0 HDA15 HDIO on bank 45\nB21 HDGC HDA16_CC HDIO clock-capable pin on bank 45\nB22 HDGC HDA17 HDIO on bank 45\nB23 \xa0 GND Ground, connect to carrier card ground plane\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 21/64Pin NumberPin Type Signal Name Signal Description\nB24 \xa0 PS_ERROR_OUT_M2CPS error indication from SOM\nB25 \xa0 PS_ERROR_STATUS_M2CPS error status from SOM\nB26 PU50 PWROFF_C2M_L Control signal to turn off all power rails on the SOM\nB27 \xa0 GND Ground, connect to carrier card ground plane\nB28 \xa0 MIO35_PMU_GPOPS MIO signal on bank 501.  Optional use as PMU output\nmapped to PMU function (e.g., watchdog or reset).\nB29 \xa0 MIO36 PS MIO signal on bank 501.  Optional use as PMU output.\nDefault use as UART txd in the released Kria PetaLinux\nBSPs.\nB30 \xa0 MIO37 PS MIO signal on bank 501.  Optional use as PMU output.\nDefault use as UART rxd in the released Kria PetaLinux\nBSPs.\nB31 \xa0 GND Ground, connect to carrier card ground plane\nB32 \xa0 MIO38 PS MIO signal on bank 501\nB33 \xa0 MIO39 PS MIO signal on bank 501\nB34 \xa0 MIO40 PS MIO signal on bank 501\nB35 \xa0 GND Ground, connect to carrier card ground plane\nB36 \xa0 MIO50 PS MIO signal on bank 501\nB37 \xa0 MIO51 PS MIO signal on bank 501\nB38 \xa0 Reserved Not connected to SOM connector\nB39 \xa0 GND Ground, connect to carrier card ground plane\nB40 \xa0 MIO58 PS MIO signal on bank 502\nB41 \xa0 MIO59 PS MIO signal on bank 502\nB42 \xa0 MIO60 PS MIO signal on bank 502\nB43 \xa0 GND Ground, connect to carrier card ground plane\nB44 \xa0 MIO70 PS MIO signal on bank 502\nB45 \xa0 MIO71 PS MIO signal on bank 502\nB46 \xa0 MIO72 PS MIO signal on bank 502\nB47 \xa0 GND Ground, connect to carrier card ground plane\nB48 \xa0 GND Ground, connect to carrier card ground plane\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 22/64Pin NumberPin Type Signal Name Signal Description\nB49 AC01UF GTR_REFCLK1_C2M_PPS-GTR REFCLK1 input, bank 505\nB50 AC01UF GTR_REFCLK1_C2M_NPS-GTR REFCLK1 input, bank 505\nB51 \xa0 GND Ground, connect to carrier card ground plane\nB52 \xa0 GND Ground, connect to carrier card ground plane\nB53 \xa0 GTR_DP2_C2M_PPS-GTR lane 2 RX, bank 505\nB54 \xa0 GTR_DP2_C2M_NPS-GTR lane 2 RX, bank 505\nB55 \xa0 GND Ground, connect to carrier card ground plane\nB56 \xa0 GND Ground, connect to carrier card ground plane\nB57 \xa0 GTR_DP0_M2C_PPS-GTR lane 0 TX, bank 505\nB58 \xa0 GTR_DP0_M2C_NPS-GTR lane 0 TX, bank 505\nB59 \xa0 GND Ground, connect to carrier card ground plane\nB60 \xa0 VCC_SOM SOM main supply voltage, +5V\nConnector Row C\nC1 \xa0 GND Ground, connect to carrier card ground plane\nC2 \xa0 GND Ground, connect to carrier card ground plane\nC3 DBC HPA00_CC_P HPIO clock-capable pin on bank 66\nC4 DBC HPA00_CC_N HPIO clock-capable pin on bank 66\nC5 \xa0 GND Ground, connect to carrier card ground plane\nC6 DBC HPA03_P HPIO on bank 66\nC7 DBC HPA03_N HPIO on bank 66\nC8 \xa0 GND Ground, connect to carrier card ground plane\nC9 QBC HPA08_P HPIO on bank 66\nC10 QBC HPA08_N HPIO on bank 66\nC11 \xa0 GND Ground, connect to carrier card ground plane\nC12 GC, QBC HPA10_CC_P HPIO clock-capable pin on bank 66\nC13 GC, QBC HPA10_CC_N HPIO clock-capable pin on bank 66\nC14 \xa0 GND Ground, connect to carrier card ground plane\nC15 PU18_4p7 PS_POR_L PS power-on reset driven by the carrier card. When\ndeasserted, the PS begins the boot process.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 23/64Pin NumberPin Type Signal Name Signal Description\nC16 PU18_4p7 PS_SRST_C2M_L PS system reset driven by the carrier card. When\nasserted, forces the PS to enter the system reset\nsequence.\nC17 \xa0 GND Ground, connect to carrier card ground plane\nC18 \xa0 HDA06 HDIO on bank 45\nC19 \xa0 HDA07 HDIO on bank 45\nC20 HDGC HDA08_CC HDIO clock-capable pin on bank 45\nC21 \xa0 GND Ground\nC22 \xa0 HDA18 HDIO on bank 45\nC23 \xa0 HDA19 HDIO on bank 45\nC24 \xa0 HDA20 HDIO on bank 45\nC25 \xa0 GND Ground, connect to carrier card ground plane\nC26 PU18_2p2 MIO24_I2C_SCK PS I2C clock output, bank 500\nC27 PU18_2p2 MIO25_I2C_SDA PS I2C serial data, bank 500\nC28 PU18_10 MIO12_FWUEN_C2M_LPS MIO signal on bank 500.  Optional default use as\nﬁrmware update enable indication in the released Kria\nPetaLinux BSPs.\nC29 \xa0 GND Ground, connect to carrier card ground plane\nC30 \xa0 MIO29 PS MIO signal on bank 501.  Optional use as PMU input.\nC31 \xa0 MIO30 PS MIO signal on bank 501.  Optional use as PMU input.\nC32 \xa0 MIO31_PMU_GPIPS MIO signal on bank 501.  Optional use as PMU input. In\ndefault Kria PetaLinux BSPs, this is a PMU library enabled\ninput for hardware-initiated shutdown by the PMU.\nC33 \xa0 GND Ground, connect to carrier card ground plane\nC34 \xa0 MIO47 PS MIO signal on bank 501\nC35 \xa0 MIO48 PS MIO signal on bank 501\nC36 \xa0 MIO49 PS MIO signal on bank 501\nC37 \xa0 GND Ground, connect to carrier card ground plane\nC38 \xa0 MIO55 PS MIO signal on bank 502\nC39 \xa0 MIO56 PS MIO signal on bank 502\nC40 \xa0 MIO57 PS MIO signal on bank 502\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 24/64Pin NumberPin Type Signal Name Signal Description\nC41 \xa0 GND Ground, connect to carrier card ground plane\nC42 \xa0 MIO67 PS MIO signal on bank 502\nC43 \xa0 MIO68 PS MIO signal on bank 502\nC44 \xa0 MIO69 PS MIO signal on bank 502\nC45 \xa0 Reserved No connect on the SOM\nC46 \xa0 GND Ground, connect to carrier card ground plane\nC47 AC01UF GTR_REFCLK0_C2M_PPS-GTR REFCLK0 input, bank 505\nC48 AC01UF GTR_REFCLK0_C2M_NPS-GTR REFCLK0 input, bank 505\nC49 \xa0 GND Ground, connect to carrier card ground plane\nC50 \xa0 GND Ground, connect to carrier card ground plane\nC51 \xa0 GTR_DP3_M2C_PPS-GTR lane 3 TX, bank 505\nC52 \xa0 GTR_DP3_M2C_NPS-GTR lane 3 TX, bank 505\nC53 \xa0 GND Ground, connect to carrier card ground plane\nC54 \xa0 GND Ground, connect to carrier card ground plane\nC55 \xa0 GTR_DP1_C2M_PPS-GTR lane 1 RX, bank 505\nC56 \xa0 GTR_DP1_C2M_NPS-GTR lane 1 RX, bank 505\nC57 \xa0 GND Ground, connect to carrier card ground plane\nC58 \xa0 GND Ground, connect to carrier card ground plane\nC59 \xa0 VCC_SOM SOM main supply voltage, +5V\nC60 \xa0 VCC_SOM SOM main supply voltage, +5V\nConnector Row D\nD1 \xa0 VCCO_HPA HPA I/O voltage rail, 1.0V to 1.8V\nD2 \xa0 VCCO_HPA HPA I/O voltage rail, 1.0V to 1.8V\nD3 \xa0 GND Ground, connect to carrier card ground plane\nD4 \xa0 HPA02_P HPIO on bank 66\nD5 \xa0 HPA02_N HPIO on bank 66\nD6 \xa0 GND Ground, connect to carrier card ground plane\nD7 \xa0 HPA01_P HPIO on bank 66\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 25/64Pin NumberPin Type Signal Name Signal Description\nD8 \xa0 HPA01_N HPIO on bank 66\nD9 \xa0 GND Ground, connect to carrier card ground plane\nD10 GC HPA09_P HPIO on bank 66\nD11 GC HPA09_N HPIO on bank 66\nD12 \xa0 GND Ground, connect to carrier card ground plane\nD13 \xa0 HPA14_P HPIO on bank 66\nD14 \xa0 HPA14_N HPIO on bank 66\nD15 \xa0 GND Ground, connect to carrier card ground plane\nD16 HDGC HDA00_CC HDIO clock-capable pin on bank 45\nD17 HDGC HDA01 HDIO on bank 45\nD18 \xa0 HDA02 HDIO on bank 45\nD19 \xa0 GND Ground, connect to carrier card ground plane\nD20 HDGC HDA12 HDIO on bank 45\nD21 HDGC HDA13 HDIO on bank 45\nD22 \xa0 HDA14 HDIO on bank 45\nD23 \xa0 GND Ground, connect to carrier card ground plane\nD24 PD50 PWRGD_FPD_M2C Power good indication for PS FPD power rails\nD25 PD50 PWRGD_LPD_M2C Power good indication for PS LPD power rails\nD26 PD50 PWRGD_PL_M2C Power good indication for all PL power rails\nD27 \xa0 GND Ground, connect to carrier card ground plane\nD28 \xa0 MIO26 PS MIO signal on bank 501.  Optional use as PMU input.\nD29 \xa0 MIO27 PS MIO signal on bank 501.  Optional use as PMU input.\nD30 \xa0 MIO28 PS MIO signal on bank 501.  Optional use as PMU input.\nD31 \xa0 GND Ground, connect to carrier card ground plane\nD32 \xa0 MIO44 PS MIO signal on bank 501\nD33 \xa0 MIO45 PS MIO signal on bank 501\nD34 \xa0 MIO46 PS MIO signal on bank 501\nD35 \xa0 GND Ground, connect to carrier card ground plane\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 26/64Pin NumberPin Type Signal Name Signal Description\nD36 \xa0 MIO52 PS MIO signal on bank 502\nD37 \xa0 MIO53 PS MIO signal on bank 502\nD38 \xa0 MIO54 PS MIO signal on bank 502\nD39 \xa0 GND Ground, connect to carrier card ground plane\nD40 \xa0 MIO64 PS MIO signal on bank 502\nD41 \xa0 MIO65 PS MIO signal on bank 502\nD42 \xa0 MIO66 PS MIO signal on bank 502\nD43 \xa0 GND Ground, connect to carrier card ground plane\nD44 \xa0 MIO76 PS MIO signal on bank 502\nD45 \xa0 MIO77 PS MIO signal on bank 502\nD46 \xa0 Reserved No connect on the SOM\nD47 \xa0 GND Ground, connect to carrier card ground plane\nD48 \xa0 GND Ground, connect to carrier card ground plane\nD49 \xa0 GTR_DP3_C2M_PPS-GTR lane 3 RX, bank 505\nD50 \xa0 GTR_DP3_C2M_NPS-GTR lane 3 RX, bank 505\nD51 \xa0 GND Ground, connect to carrier card ground plane\nD52 \xa0 GND Ground, connect to carrier card ground plane\nD53 AC01UF GTR_REFCLK2_C2M_PPS-GTR REFCLK2 input, bank 505\nD54 AC01UF GTR_REFCLK2_C2M_NPS-GTR REFCLK2 input, bank 505\nD55 \xa0 GND Ground, connect to carrier card ground plane\nD56 \xa0 GND Ground, connect to carrier card ground plane\nD57 \xa0 GTR_DP2_M2C_PPS-GTR lane 2 TX, bank 505\nD58 \xa0 GTR_DP2_M2C_NPS-GTR lane 2 TX, bank 505\nD59 \xa0 GND Ground, connect to carrier card ground plane\nD60 \xa0 VCC_SOM SOM main supply voltage, +5V\nSOM240_2 Connector Pinout\nThe SOM240_ 2 connector provides access to two HPIO bank 65 (HPB), HPIO bank 64 (HPC), HDIO bank43\n(HDB, HDIO bank 44 (HDC), and the PL GTH Quad. For additional pin deﬁnitions see the K26 SOM XDC ﬁle.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 27/64Table: SOM240_ 2 Connector Pinout\nConnector Row/Pin NumberA B C D\n1 GND GTH_DP2_C2M_P GND GTH_DP1_C2M_P\n2 GND GTH_DP2_C2M_N GND GTH_DP1_C2M_N\n3 GTH_DP3_M2C_P GND GTH_REFCLK0_C2M_P GND\n4 GTH_DP3_M2C_N GND GTH_REFCLK0_C2M_N GND\n5 GND GTH_DP2_M2C_P GND GTH_DP3_C2M_P\n6 GND GTH_DP2_M2C_N GND GTH_DP3_C2M_N\n7 GTH_REFCLK1_C2M_P GND GTH_DP1_M2C_P GND\n8 GTH_REFCLK1_C2M_N GND GTH_DP1_M2C_N GND\n9 GND GTH_DP0_C2M_P GND GTH_DP0_M2C_P\n10 GND GTH_DP0_C2M_N GND GTH_DP0_M2C_N\n11 HPB15_ CC_P GND HPB09_ P GND\n12 HPB15_ CC_N HPB10_ CC_P HPB09_ N HPB01_ P\n13 GND HPB10_ CC_N GND HPB01_ N\n14 HPB08_ P GND HPB14_ P GND\n15 HPB08_ N HPB07_ P HPB14_ N HPB00_ CC_P\n16 GND HPB07_ N GND HPB00_ CC_N\n17 HPB12_ P GND HPB02_ P GND\n18 HPB12_ N HPB05_ CC_P HPB02_ N HPB_CLK0_P\n19 GND HPB05_ CC_N GND HPB_CLK0_N\n20 HPB06_ P GND HPB13_ P GND\n21 HPB06_ N HPB11_ P HPB13_ N HPB04_ P\n22 GND HPB11_ N GND HPB04_ N\n23 HPB16_ P GND HPB18_ P GND\n24 HPB16_ N HPB03_ P HPB18_ N HPB17_ P\n25 GND HPB03_ N GND HPB17_ N\n26 HPB19_ P GND HPC17_P GND\n27 HPB19_ N HPC06_P HPC17_N HPC09_P\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 28/64Connector Row/Pin NumberA B C D\n28 GND HPC06_N GND HPC09_N\n29 HPC08_P GND HPC10_CC_P GND\n30 HPC08_N HPC13_P HPC10_CC_N HPC01_P\n31 GND HPC13_N GND HPC01_N\n32 HPC19_P GND HPC11_P GND\n33 HPC19_N HPC16_P HPC11_N HPC00_CC_P\n34 GND HPC16_N GND HPC00_CC_N\n35 HPC14_P GND HPC12_P GND\n36 HPC14_N HPC07_P HPC12_N HPC02_P\n37 GND HPC07_N GND HPC02_N\n38 HPC15_CC_P GND HPC05_CC_P GND\n39 HPC15_CC_N HPC18_P HPC05_CC_N HPC04_P\n40 GND HPC18_N GND HPC04_N\n41 HPC03_P GND HPC_CLK0_P GND\n42 HPC03_N VCCO_HPB HPC_CLK0_N VCCO_HPC\n43 GND GND GND GND\n44 VCCO_HPB HDB12 VCCO_HPC HDB00_ CC\n45 GND HDB13 GND HDB01\n46 HDB18 HDB14 HDB06 HDB02\n47 HDB19 GND HDB07 GND\n48 HDB20 HDB15 HDB08_ CC HDB03\n49 GND HDB16_ CC GND HDB04\n50 HDB21 HDB17 HDB09 HDB05\n51 HDB22 GND HDB10 GND\n52 HDB23 HDC12 HDB11 HDC00_CC\n53 GND HDC13 GND HDC01\n54 HDC18 HDC14 HDC06 HDC02\n55 HDC19 GND HDC07 GND\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 29/64Connector Row/Pin NumberA B C D\n56 HDC20 HDC15 HDC08_CC HDC03\n57 GND HDC16_CC GND HDC04\n58 HDC21 HDC17 HDC09 HDC05\n59 HDC22 VCCO_HDB HDC10 VCCO_HDC\n60 HDC23 VCCO_HDB HDC11 VCCO_HDC\nSOM240_2 Signal Names and Descriptions\nSee the Zynq UltraScale+ Device Packaging and Pinouts Product Speciﬁcation User Guide (UG1075 ) for\nfurther pin descriptions.\nTable: SOM240_ 2 Signal Pins\nPin NumberPin Type Signal Name Signal Description\nConnector Row A\nA1 \xa0 GND Ground, connect to carrier card ground plane\nA2 \xa0 GND Ground, connect to carrier card ground plane\nA3 \xa0 GTH_DP3_M2C_PGTH lane 3 TX, bank 224\nA4 \xa0 GTH_DP3_M2C_NGTH lane 3 TX, bank 224\nA5 \xa0 GND Ground, connect to carrier card ground plane\nA6 \xa0 GND Ground, connect to carrier card ground plane\nA7 AC01UF GTH_REFCLK1_C2M_PGTH REFCLK1 input, bank 224\nA8 AC01UF GTH_REFCLK1_C2M_NGTH REFCLK1 input, bank 224\nA9 \xa0 GND Ground, connect to carrier card ground plane\nA10 \xa0 GND Ground, connect to carrier card ground plane\nA11 DBC HPB15_ CC_P HPIO clock-capable pin on bank 65\nA12 DBC HPB15_ CC_N HPIO clock-capable pin on bank 65\nA13 \xa0 GND Ground, connect to carrier card ground plane\nA14 QBC HPB08_ P HPIO on bank 65\nA15 QBC HPB08_ N HPIO on bank 65\nA16 \xa0 GND Ground, connect to carrier card ground plane\nA17 \xa0 HPB12_ P HPIO on bank 65\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 30/64Pin NumberPin Type Signal Name Signal Description\nA18 \xa0 HPB12_ N HPIO on bank 65\nA19 \xa0 GND Ground, connect to carrier card ground plane\nA20 \xa0 HPB06_ P HPIO on bank 65\nA21 \xa0 HPB06_ N HPIO on bank 65\nA22 \xa0 GND Ground, connect to carrier card ground plane\nA23 \xa0 HPB16_ P HPIO on bank 65\nA24 \xa0 HPB16_ N HPIO on bank 65\nA25 \xa0 GND Ground, connect to carrier card ground plane\nA26 PERSTN1 HPB19_ P HPIO on bank 65\nA27 PERSTN0 HPB19_ N HPIO on bank 65\nA28 \xa0 GND Ground, connect to carrier card ground plane\nA29 QBC HPC08_P HPIO on bank 64\nA30 QBC HPC08_N HPIO on bank 64\nA31 \xa0 GND Ground, connect to carrier card ground plane\nA32 \xa0 HPC19_P HPIO on bank 64\nA33 \xa0 HPC19_N HPIO on bank 64\nA34 \xa0 GND Ground, connect to carrier card ground plane\nA35 \xa0 HPC14_P HPIO on bank 64\nA36 \xa0 HPC14_N HPIO on bank 64\nA37 \xa0 GND Ground, connect to carrier card ground plane\nA38 DBC HPC15_CC_P HPIO clock-capable pin on bank 64\nA39 DBC HPC15_CC_N HPIO clock-capable pin on bank 64\nA40 \xa0 GND Ground, connect to carrier card ground plane\nA41 DBC HPC03_P HPIO on bank 64\nA42 DBC HPC03_N HPIO on bank 64\nA43 \xa0 GND Ground, connect to carrier card ground plane\nA44 \xa0 VCCO_HPB HPB I/O voltage rail, 1.0V to 1.8V\nA45 \xa0 GND Ground, connect to carrier card ground plane\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 31/64Pin NumberPin Type Signal Name Signal Description\nA46 \xa0 HDB18 HDIO on bank 43\nA47 \xa0 HDB19 HDIO on bank 43\nA48 \xa0 HDB20 HDIO on bank 43\nA49 \xa0 GND Ground, connect to carrier card ground plane\nA50 \xa0 HDB21 HDIO on bank 43\nA51 \xa0 HDB22 HDIO on bank 43\nA52 \xa0 HDB23 HDIO on bank 43\nA53 \xa0 GND Ground, connect to carrier card ground plane\nA54 \xa0 HDC18 HDIO on bank 44\nA55 \xa0 HDC19 HDIO on bank 44\nA56 \xa0 HDC20 HDIO on bank 44\nA57 \xa0 GND Ground, connect to carrier card ground plane\nA58 \xa0 HDC21 HDIO on bank 44\nA59 \xa0 HDC22 HDIO on bank 44\nA60 \xa0 HDC23 HDIO on bank 44\nConnector Row B\nB1 \xa0 GTH_DP2_C2M_PGTH lane 2 RX, bank 224\nB2 \xa0 GTH_DP2_C2M_NGTH lane 2 RX, bank 224\nB3 \xa0 GND Ground, connect to carrier card ground plane\nB4 \xa0 GND Ground, connect to carrier card ground plane\nB5 \xa0 GTH_DP2_M2C_PGTH lane 2 TX, bank 224\nB6 \xa0 GTH_DP2_M2C_NGTH lane 2 TX, bank 224\nB7 \xa0 GND Ground, connect to carrier card ground plane\nB8 \xa0 GND Ground, connect to carrier card ground plane\nB9 \xa0 GTH_DP0_C2M_PGTH lane 0 RX, bank 224\nB10 \xa0 GTH_DP0_C2M_NGTH lane 0 RX, bank 224\nB11 \xa0 GND Ground, connect to carrier card ground plane\nB12 GC, QBC HPB10_ CC_P HPIO clock-capable pin on bank 65\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 32/64Pin NumberPin Type Signal Name Signal Description\nB13 GC, QBC HPB10_ CC_N HPIO clock-capable pin on bank 65\nB14 \xa0 GND Ground, connect to carrier card ground plane\nB15 \xa0 HPB07_ P HPIO on bank 65\nB16 \xa0 HPB07_ N HPIO on bank 65\nB17 \xa0 GND Ground, connect to carrier card ground plane\nB18 QBC HPB05_ CC_P HPIO clock-capable pin on bank 65\nB19 QBC HPB05_ CC_N HPIO clock-capable pin on bank 65\nB20 \xa0 GND Ground, connect to carrier card ground plane\nB21 GC HPB11_ P HPIO on bank 65\nB22 GC HPB11_ N HPIO on bank 65\nB23 \xa0 GND Ground, connect to carrier card ground plane\nB24 DBC HPB03_ P HPIO on bank 65\nB25 DBC HPB03_ N HPIO on bank 65\nB26 \xa0 GND Ground, connect to carrier card ground plane\nB27 \xa0 HPC06_P HPIO on bank 64\nB28 \xa0 HPC06_N HPIO on bank 64\nB29 \xa0 GND Ground, connect to carrier card ground plane\nB30 QBC HPC13_P HPIO on bank 64\nB31 QBC HPC13_N HPIO on bank 64\nB32 \xa0 GND Ground, connect to carrier card ground plane\nB33 \xa0 HPC16_P HPIO on bank 64\nB34 \xa0 HPC16_N HPIO on bank 64\nB35 \xa0 GND Ground, connect to carrier card ground plane\nB36 \xa0 HPC07_P HPIO on bank 64\nB37 \xa0 HPC07_N HPIO on bank 64\nB38 \xa0 GND Ground, connect to carrier card ground plane\nB39 DBC HPC18_P HPIO on bank 64\nB40 DBC HPC18_N HPIO on bank 64\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 33/64Pin NumberPin Type Signal Name Signal Description\nB41 \xa0 GND Ground, connect to carrier card ground plane\nB42 \xa0 VCCO_HPB HPB I/O voltage rail, 1.0V to 1.8V\nB43 \xa0 GND Ground, connect to carrier card ground plane\nB44 HDGC HDB12 HDIO on bank 43\nB45 HDGC HDB13 HDIO on bank 43\nB46 \xa0 HDB14 HDIO on bank 43\nB47 \xa0 GND Ground, connect to carrier card ground plane\nB48 \xa0 HDB15 HDIO on bank 43\nB49 HDGC HDB16_ CC HDIO clock-capable pin on bank 43\nB50 HDGC HDB17 HDIO on bank 43\nB51 \xa0 GND Ground, connect to carrier card ground plane\nB52 HDGC HDC12 HDIO on bank 44\nB53 HDGC HDC13 HDIO on bank 44\nB54 \xa0 HDC14 HDIO on bank 44\nB55 \xa0 GND Ground, connect to carrier card ground plane\nB56 \xa0 HDC15 HDIO on bank 44\nB57 HDGC HDC16_CC HDIO clock-capable pin on bank 44\nB58 HDGC HDC17 HDIO on bank 44\nB59 \xa0 VCCO_HDB HDB I/O voltage rail, 1.2V to 3.3V\nB60 \xa0 VCCO_HDB HDB I/O voltage rail, 1.2V to 3.3V\nConnector Row C\nC1 \xa0 GND Ground, connect to carrier card ground plane\nC2 \xa0 GND Ground, connect to carrier card ground plane\nC3 AC01UF GTH_REFCLK0_C2M_PGTH REFCLK0 input, bank 224\nC4 AC01UF GTH_REFCLK0_C2M_NGTH REFCLK0 input, bank 224\nC5 \xa0 GND Ground, connect to carrier card ground plane\nC6 \xa0 GND Ground, connect to carrier card ground plane\nC7 \xa0 GTH_DP1_M2C_PGTH lane 1 TX, bank 224\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 34/64Pin NumberPin Type Signal Name Signal Description\nC8 \xa0 GTH_DP1_M2C_NGTH lane 1 TX, bank 224\nC9 \xa0 GND Ground, connect to carrier card ground plane\nC10 \xa0 GND Ground, connect to carrier card ground plane\nC11 GC HPB09_ P HPIO on bank 65\nC12 GC HPB09_ N HPIO on bank 65\nC13 \xa0 GND Ground, connect to carrier card ground plane\nC14 \xa0 HPB14_ P HPIO on bank 65\nC15 \xa0 HPB14_ N HPIO on bank 65\nC16 \xa0 GND Ground, connect to carrier card ground plane\nC17 \xa0 HPB02_ P HPIO on bank 65\nC18 \xa0 HPB02_ N HPIO on bank 65\nC19 \xa0 GND Ground, connect to carrier card ground plane\nC20 QBC HPB13_ P HPIO on bank 65\nC21 QBC HPB13_ N HPIO on bank 65\nC22 \xa0 GND Ground, connect to carrier card ground plane\nC23 \xa0 HPB18_ P HPIO on bank 65\nC24 \xa0 HPB18_ N HPIO on bank 65\nC25 \xa0 GND Ground, connect to carrier card ground plane\nC26 \xa0 HPC17_P HPIO on bank 64\nC27 \xa0 HPC17_N HPIO on bank 64\nC28 \xa0 GND Ground, connect to carrier card ground plane\nC29 GC, QBC HPC10_CC_P HPIO clock-capable pin on bank 64\nC30 GC, QBC HPC10_CC_N HPIO clock-capable pin on bank 64\nC31 \xa0 GND Ground, connect to carrier card ground plane\nC32 GC HPC11_P HPIO on bank 64\nC33 GC HPC11_N HPIO on bank 64\nC34 \xa0 GND Ground, connect to carrier card ground plane\nC35 \xa0 HPC12_P HPIO on bank 64\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 35/64Pin NumberPin Type Signal Name Signal Description\nC36 \xa0 HPC12_N HPIO on bank 64\nC37 \xa0 GND Ground, connect to carrier card ground plane\nC38 QBC HPC05_CC_P HPIO clock-capable pin on bank 64\nC39 QBC HPC05_CC_N HPIO clock-capable pin on bank 64\nC40 \xa0 GND Ground, connect to carrier card ground plane\nC41 GC HPC_CLK0_P HPIO global clock pin on bank 64\nC42 GC HPC_CLK0_N HPIO global clock pin on bank 64\nC43 \xa0 GND Ground, connect to carrier card ground plane\nC44 \xa0 VCCO_HPC HPC I/O voltage rail, 1.0V to 1.8V\nC45 \xa0 GND Ground, connect to carrier card ground plane\nC46 \xa0 HDB06 HDIO on bank 43\nC47 \xa0 HDB07 HDIO on bank 43\nC48 HDGC HDB08_ CC HDIO clock-capable pin on bank 43\nC49 \xa0 GND Ground, connect to carrier card ground plane\nC50 HDGC HDB09 HDIO on bank 43\nC51 \xa0 HDB10 HDIO on bank 43\nC52 \xa0 HDB11 HDIO on bank 43\nC53 \xa0 GND Ground, connect to carrier card ground plane\nC54 \xa0 HDC06 HDIO on bank 44\nC55 \xa0 HDC07 HDIO on bank 44\nC56 HDGC HDC08_CC HDIO clock-capable pin on bank 44\nC57 \xa0 GND Ground, connect to carrier card ground plane\nC58 HDGC HDC09 HDIO on bank 44\nC59 \xa0 HDC10 HDIO on bank 44\nC60 \xa0 HDC11 HDIO on bank 44\nConnector Row D\nD1 \xa0 GTH_DP1_C2M_PGTH lane 1 RX, bank 224\nD2 \xa0 GTH_DP1_C2M_NGTH lane 1 RX, bank 224\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 36/64Pin NumberPin Type Signal Name Signal Description\nD3 \xa0 GND Ground, connect to carrier card ground plane\nD4 \xa0 GND Ground, connect to carrier card ground plane\nD5 \xa0 GTH_DP3_C2M_PGTH lane 3 RX, bank 224\nD6 \xa0 GTH_DP3_C2M_NGTH lane 3 RX, bank 224\nD7 \xa0 GND Ground, connect to carrier card ground plane\nD8 \xa0 GND Ground, connect to carrier card ground plane\nD9 \xa0 GTH_DP0_M2C_PGTH lane 0 TX, bank 224\nD10 \xa0 GTH_DP0_M2C_NGTH lane 0 TX, bank 224\nD11 \xa0 GND Ground, connect to carrier card ground plane\nD12 \xa0 HPB01_ P HPIO on bank 65\nD13 \xa0 HPB01_ N HPIO on bank 65\nD14 \xa0 GND Ground, connect to carrier card ground plane\nD15 DBC HPB00_ CC_P HPIO clock-capable pin on bank 65\nD16 DBC HPB00_ CC_N HPIO clock-capable pin on bank 65\nD17 \xa0 GND Ground, connect to carrier card ground plane\nD18 GC HPB_CLK0_P HPIO global clock pin on bank 65\nD19 GC HPB_CLK0_N HPIO global clock pin on bank 65\nD20 \xa0 GND Ground, connect to carrier card ground plane\nD21 \xa0 HPB04_ P HPIO on bank 65\nD22 \xa0 HPB04_ N HPIO on bank 65\nD23 \xa0 GND Ground, connect to carrier card ground plane\nD24 DBC HPB17_ P HPIO on bank 65\nD25 DBC HPB17_ N HPIO on bank 65\nD26 \xa0 GND Ground, connect to carrier card ground plane\nD27 GC HPC09_P HPIO on bank 64\nD28 GC HPC09_N HPIO on bank 64\nD29 \xa0 GND Ground, connect to carrier card ground plane\nD30 \xa0 HPC01_P HPIO on bank 64\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 37/64Pin NumberPin Type Signal Name Signal Description\nD31 \xa0 HPC01_N HPIO on bank 64\nD32 \xa0 GND Ground, connect to carrier card ground plane\nD33 DBC HPC00_CC_P HPIO clock-capable pin on bank 64\nD34 DBC HPC00_CC_N HPIO clock-capable pin on bank 64\nD35 \xa0 GND Ground, connect to carrier card ground plane\nD36 \xa0 HPC02_P HPIO on bank 64\nD37 \xa0 HPC02_N HPIO on bank 64\nD38 \xa0 GND Ground, connect to carrier card ground plane\nD39 \xa0 HPC04_P HPIO on bank 64\nD40 \xa0 HPC04_N HPIO on bank 64\nD41 \xa0 GND Ground, connect to carrier card ground plane\nD42 \xa0 VCCO_HPC HPC I/O voltage rail, 1.0V to 1.8V\nD43 \xa0 GND Ground, connect to carrier card ground plane\nD44 HDGC HDB00_ CC HDIO clock-capable pin on bank 43\nD45 HDGC HDB01 HDIO on bank 43\nD46 \xa0 HDB02 HDIO on bank 43\nD47 \xa0 GND Ground, connect to carrier card ground plane\nD48 \xa0 HDB03 HDIO on bank 43\nD49 \xa0 HDB04 HDIO on bank 43\nD50 \xa0 HDB05 HDIO on bank 43\nD51 \xa0 GND Ground, connect to carrier card ground plane\nD52 HDGC HDC00_CC HDIO clock-capable pin on bank 44\nD53 HDGC HDC01 HDIO on bank 44\nD54 \xa0 HDC02 HDIO on bank 44\nD55 \xa0 GND Ground, connect to carrier card ground plane\nD56 \xa0 HDC03 HDIO on bank 44\nD57 \xa0 HDC04 HDIO on bank 44\nD58 \xa0 HDC05 HDIO on bank 44\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 38/64Pin NumberPin Type Signal Name Signal Description\nD59 \xa0 VCCO_HDC HDC I/O voltage rail, 1.2V to 3.3V\nD60 \xa0 VCCO_HDC HDC I/O voltage rail, 1.2V to 3.3V\nFunctional Signal Descriptions\nSideband Signals\nThe sideband signals consist of power, processor, and conﬁguration signals. VCCO for sideband signals is\n1.80V.\nJTAG\nThe JTAG signals JTAG_TCK_C2M, JTAG_TMS_C2M, JTAG_TDI_C2M, and JTAG_TDO_M2C connect to\nthe SOM Zynq UltraScale+ MPSoC JTAG port.\nPS_REF_CLK\nThe PS_REF_CLK input is connected to a 33.33 MHz oscillator.\nPS_PAD_I/O\nThe PS RTC inputs are connected to a 32.768 kHz crystal.\nI2C\nThe I2C signals I2C_SCK and I2C_SDA connect to an I2C master on MIO bank 500 of the SOM Zynq\nUltraScale+ MPSoC. The I2C I/O standard is 1.8V.\nPS_MODE[3:0]\nThe connector PS_MODE[3:0] pins connect to the SOM Zynq UltraScale+ MPSoC PS_MODE pins. All\nmode pins are pulled High to 1.8V through a resistor on the SOM.\nThe carrier card boot mode is required to set the PS_MODE pins to a valid boot mode as deﬁned in the\nZynq UltraScale+ Device Technical Reference Manual (UG1085 ). To conﬁgure a PS_MODE pin to a logic\n1, the pin must be left ﬂoating, to conﬁgure a logic 0, the PS_MODE pin must be connected to GND with\na 0Ω resistor.\nPS_POR_L\nDuring power up, a voltage monitor keeps PS_POR_L asserted (Low) until all SOM power rails are\nstabilized. Afterward, PS_POR_L is released and the boot process starts. A carrier card can use\nPS_POR_L to reset any on-board devices. The carrier card can also force PS_POR_L Low to extend the\nreset during power on to reset the system at any time. The PS_POR_L signal drives the PS_POR_B\nsignal on Zynq UltraScale+ MPSoC. This signal is pulled up to 1.8V through a 4.70 KΩ resistor on the\nSOM.\nPS_SRST_C2M_L\nThe PS_SRST_C2M_L pin connects to PS_SRST_B signal on the SOM Zynq UltraScale+ MPSoC.\nPS_SRST_B input signal to the Zynq UltraScale+ MPSoC is the system reset signal, and it is commonly\nused during debug. PS_SRST_C2M_L is pulled High to 1.8V on the SOM.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 39/64✎\n✎Power Management Signals\nPWROFF_ C2M_L\nPWROFF_C2M_L is an active-Low signal to power down the SOM and pulled High to the +5V SOM\ninput power rail.\nWhen PWROFF_C2M_L is asserted, the SOM power regulators perform a full-power shutdown of\nthe device following the correct regulator power-down sequence. This signal does not alert\napplication software to the power shutdown.\nUpon deassertion of PWROFF_C2M_L, the SOM power regulators initiate a power-on sequence.\nNote: Asserting PWROFF_C2M_L does not perform a software shutdown or notify the system of the\nshutdown. The power regulators will start to power down instantly. Use the MIO31_PMU_GPI pin and\nPMU functionality to initiate a software shutdown.\nPWRGD_LPD_M2C\nPWRGD_LPD_M2C is an active-High push-pull output signal from the SOM power system that indicates\nthe power status of all SOM PS low-power domain (LPD) rails. PWRGD_LPD_M2C is pulled Low when\ninactive. When active, it sources the 5.0V rail on the SOM.\xa0A carrier card can use this signal to monitor\nLPD status.\nPWRGD_FPD_M2C\nPWRGD_FPD_M2C is an active-High push-pull output signal from the SOM power system that indicates\nthe power status of all SOM PS full-power domain (FPD) rails. PWRGD_FPD_M2C is pulled Low when\ninactive. When active, it sources the 5.0V rail on the SOM. A carrier card can use this signal to monitor\nFPD status.\nNote: The K26 SOM does not have split rails for LPD and FPD. PWRGD_LPD_M2C and\nPWRGD_FPD_M2C are tied together on the SOM.\nPWRGD_PL_M2C\nPWRGD_PL_M2C is an active-High push-pull output signal from the SOM power system that indicates\nthe power status of all SOM PL power rails. PWRGD_PL_M2C is pulled Low when inactive. When active,\nit sources the 5.0V rail on the SOM. A carrier card can use this signal to monitor PL power status.\nVCCOEN_PS_M2C\nVCCOEN_PS_M2C is an active-High push-pull output signal from the SOM power system to enable the\nPS VCCO rails that are supplied by the carrier card. VCCOEV_PS_M2C is pulled Low when inactive. When\nactive, it sources the 5.0V rail on the SOM. A carrier card can use this signal as an indication to turn\npower on for all PS peripherals.\nVCCOEN_PL_M2C\nVCCOEN_PL_M2C is an active-High push-pull output signal from the SOM power system to enable the\nPL VCCO rails that are supplied by the carrier card. VCCOEN_PL_M2C is pulled Low when inactive. When\nactive, it sources the 5.0V rail on the SOM.\xa0A carrier card can use this signal as an indication to turn\npower on for all PL peripherals.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 40/64✎\n✎MIO Banks\nMIO banks 501 and 502 signals are accessible through the SOM240_ 1 connector.\nMIO bank 501 contains the MIO[51:26] pins.\nNote: The MIO[34:32] pins of bank 501 a re reserved for the MPSoC PMU processor for power\nmanagement functions, they are not connected to the SOM240_ 1 connector.\nMIO bank 502 contains the MIO[77:52] pins.\nThe maximum data rate supported on MIO signals is 250 Mb/s.\nA carrier card is not required to deliver VCCO to the MIO banks. The VCCO for MIO banks 501 and 502 is ﬁxed\nat 1.8V and is supplied by the K26 SOM.\nPlatform Management Unit Signals\nThe platform management unit (PMU) processor supports up to twelve GPIO pins that are conﬁgurable\nwithin MIO bank 501.  MIO[31:26] can be conﬁgured as PMU inputs, and MIO[37:35] can be conﬁgured\nas PMU outputs.\nNote: MIO[34:32] are reserved on the K26 SOM for power management functions.\nThe PMU GPIOs are used for a variety of critical systems functions like watchdog timers and power\nmanagement related signals.\nWhen not used by the PMU, these signals can be used as regular MIO pins.\nPS-GTR Transceivers\nPS-GTR transceivers are accessible through the SOM240_ 1 connector.\nGTR_DP[3:0]_M2C_P/N pins are transmit signals from the MPSoC.\nGTR_DP[3:0]_C2M_P/N pins are receive signals to the MPSoC.\nGTR_REFCLK[3:0]_P/N pins are REFCLKs inputs to the MPSoC.\nPS-GTR transceivers support a maximum transfer rate of 6 Gb/s over each lane.\nThe carrier cards must supply the appropriate clock signals as required by the application.\nThe PS-GTR transceivers support the following protocols:\nPCIe Gen1/2\nSerial ATA (SATA) 3.1\nUSB 3.0\nDisplayPort 1.2\n10M /100M /1G Ethernet MAC (GEM)\nHPIO: HPA, HPB, and HPC Banks\nThis section describes the high-performance I/O (HPIO) banks. The HPIO bank HPA (bank 66) is accessible\nthrough the SOM240_ 1 connector. The HPIO banks HPB (bank 65) and HPC (bank 64) are accessible\nthrough the SOM240_ 2 connector.\nAll signals in the HPIO banks are routed as differential pairs. Each HPIO bank has a separate differential\nglobal clock input, namely HPA_CLK0_P/N, HPB_CLK0_P/N, and HPC_CLK0_P/N.\nThe maximum data rate supported on HPIO signals is 2.5 Gb/s.\nVCCO for the HP(x) bank is supplied by the carrier card through the VCCO_HP(x) pins where x = A, B, C.\nHPIO bank connections are listed in the following table.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 41/64Table: HPIO Bank Connections\nHPIO Bank Connector HPIO Signals Clock-capable Pins VCCO\nHPA bank 66 SOM240_ 1 HPA[14:00]_P/N,\nHPA_CLK0_P/NHPA_CLK0_P/N VCCO_HPA\nHPB bank 65 SOM240_ 2 HPB[19:00]_P/N,\nHPB_CLK0_P/NHPB_CLK0_P/N VCCO_HPB\nHPC bank 64 SOM240_ 2 HPC[19:00]_P/N,\nHPC_CLK0_P/NHPC_CLK0_P/N VCCO_HPC\nMIPI Suppor t\nThe differential signal pairs in HPIO banks HPA, HPB, and HPC are organized to support MIPI links with up to\nfour lanes. A four lane MIPI link requires ﬁve differential HPIO signals, with the ﬁrst signal pair supporting a\nclock-capable signal pair. Bank HPA can support three MIPI links. Banks HPB and HPC can support four MIPI\nlinks each. The following table lists the MIPI links.\nTable: Bank Organization\n\xa0 CLK CSI0 CSI1 CSI2 CSI3\nMIPIA0 HPA00_CC HPA01 HPA02 HPA03 HPA04\nMIPIA1 HPA05_CC HPA06 HPA07 HPA08 HPA09\nMIPIA2 HPA10_CC HPA11 HPA12 HPA13 HPA14\nMIPIB0 HPB00_ CC HPB01 HPB02 HPB03 HPB04\nMIPIB1 HPB05_ CC HPB06 HPB07 HPB08 HPB09\nMIPIB2 HPB10_ CC HPB11 HPB12 HPB13 HPB14\nMIPIB3 HPB15_ CC HPB16 HPB17 HPB18 HPB19\nMIPIC0 HPC00_CC HPC01 HPC02 HPC03 HPC04\nMIPIC1 HPC05_CC HPC06 HPC07 HPC08 HPC09\nMIPIC2 HPC10_CC HPC11 HPC12 HPC13 HPC14\nMIPIC3 HPC15_CC HPC16 HPC17 HPC18 HPC19\nHDIO: HDA, HDB, and HDC Banks\nThis section describes the high-density I/O (HDIO) banks. The HDIO bank HDA (bank 45) is accessible\nthrough the SOM240_ 1 connector. HDIO banks HDB (bank 43) and HDC (bank 44) are accessible through the\nSOM240_ 2 connector.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 42/64The HDA bank supports 21 single-ended signals HDA[20:0]. Three signals (HDA00_CC, HDA08_CC, and\nHDA16_CC) are clock-capable inputs available on the MPSoC.\nThe HDB and HDC bank supports 24 single-ended signals HDx[23:0]. Three signals (HDx00_CC,\nHDx08_CC, and HDx16_CC) are clock-capable inputs available on the MPSoC.\nThe maximum data rate supported on HDIO signals is 250 Mb/s.\nVCCO for the HD(x) bank is supplied by the carrier card through the VCCO_HD(x) pins where x = A, B, or\nC.\nHDIO bank connections are listed in the following table.\nTable: HDIO Bank Connections\nHDIO Bank Connector HDIO Signals Clock-capable Pins VCCO\nHDA bank 45 SOM240_ 1 HDA[20:00] HDA00, HDA08,\nHDA16VCCO_HDA\nHDB bank 43 SOM240_ 2 HDB[23:00] HDB00, HDB08,\nHDB16VCCO_HDB\nHDC bank 44 SOM240_ 2 HDC[23:00] HDC00, HDC08,\nHDC16VCCO_HDC\nGTH Transceivers\nThe PL GTH transceiver lanes on bank 224 are accessible through the SOM240_ 2 connector.\nThe GTH_DP[0:3]_M2C_P/N pins are transmit signals from the MPSoC.\nThe GTH_DP[3:0]_C2M_P/N pins are receive signals to the MPSoC.\nThe GTH_REFCLK[0:1]_P/N pins are REFCLK inputs to the MPSoC.\nGTH transceivers support a maximum transfer rate of up to 12.5 Gb/s over each lane.\nThe carrier cards must supply REFCLKs to the GTH_REFCLK[0:1]_P/N pins on the SOM240_ 2\nconnector.\nFor more information on the GTH transceivers, see the Commercial Grade (K26C ) Speciﬁcations, Industrial\nGrade (K26I ) Speciﬁcations, and UltraScale Architecture GTH Transceivers User Guide (UG576).\nPower Management and Sequencing\nThe main power supply for the K26 SOM is a single +5V power rail that is supplied by the carrier card. The\nVCCO power rails for the PL HPIO and HDIO banks are also powered by the carrier card. The carrier card can\nalso supply an external battery power rail to the VCC_BATT pin for RTC battery-backup power.\nSOM Connector Power Pins\nFor the selected I/O type, the supply voltage tolerance at the SOM connector must be within +3%/–2%. For\nexample:\nIf an HPIO bank is conﬁgured for the LVDS (1.8V) standard, the VCCO at the SOM connector pin must be\nwithin 1.764V –1.854V .\nIf an HDIO bank is conﬁgured for the LVDS_25 standard, the VCCO at the SOM connector pin must be\nwithin 2.450V –2.575V .\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 43/64Power Sequencing\nThe carrier card power management circuit for your application must use the following sequence to power\non the K26 SOM. Your carrier card supplies the +5V SOM power rail (VCC_SOM).\n1. When the VCC_SOM voltage level is within the speciﬁed range, the carrier card deasserts the\nPOWER_OFF_C2M_L signal.\n2. The K26 SOM initiates onboard power sequencing.\n3. The K26 SOM asserts the VCCOEN_PS_M2C signal, indicating to the carrier card to turn on the supply\nrails for the PS peripheral devices.\n4. The K26 SOM asserts the VCCOEN_PL_M2C signal, indicating to the carrier card to turn on the supply\nrails for the PL peripheral devices as well as all VCCO rails for the HPIO and HDIO banks.\nPL Power Domain Control\nThe K26 provides a mechanism to dynamically power up or down the PL power domain through the on-board\nPMICs. To change the state of the PL power domain, use an I2C register write to the PL power control\nregister in the PL power domain monitor IC. The PL power state register and value for toggling the on/off\nstate is deﬁned in the following table.\nTable: PL Power State Register\nPL Power State Register Value\nOff 0x08 0x00\nOn 0x08 0x3E\nA reference implementation is available in the som-pwrctl function of the AMD xmutil tool suite available on\nGitHub under pwrctl.\nSoftware Controlled Power Down\nThe K26 SOM provides a mechanism to power down all SOM power rails from software via the Zynq\nUltraScale+ MPSoC power management unit (PMU). The MIO34 pin on the Zynq UltraScale+ MPSoC is\nconnected to the power shutdown request of the SOM power sequencer on the board. The power sequencer\ndevice sequences down all supplies when it observes a transition from a logic-High to a logic-Low state. On\npower up, the power sequencer ignores the shutdown request signal until after the POR_B is released. When\nusing the software commanded shutdown feature, the MIO34 signal should be enabled and mapped to the\nPMU subsystem in the Vivado conﬁguration for your design. In released Vivado designs and PMUFW, the\nMIO34 signal is mapped to and driven by the PMU IOMODULE GPO1 register, bit 2 (GPO1[2]). Because this\npin is edge sensitive and the MIO multiplexer mappings on the Zynq UltraScale+ MPSoC are reset when the\ndevice is reset (POR_B or SRST), the PMU ﬁrmware must include the PMU build-time conﬁguration\nCONNECT_PMU_GPO_2_VAL= 0, to avoid glitches on the MIO34 signal during reset cycles. When not using\nthe software commanded shutdown feature, the MIO34 signal should not be conﬁgured and assigned to any\nPCW functionality in the Vivado hardware project. The MIO34 signal is left in reset as a tri-state voltage with\nexternal pull-up. For additional PMU ﬁrmware guidance, see the Kria SOM Wiki.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 44/64Absolute Maximum Speciﬁcations\nThe following tables describe the absolute maximum speciﬁcations.\nTable: Absolute Maximum Ratings\nSymbol Description 1, 2 Min Max Units\nVCC_SOM Primary supply voltage for the SOM –0.500 6.000 V\nVCCO Output drivers supply voltage for HD I/O banks\n(HDA, HDB, HDC)–0.500 3.400 V\nOutput drivers supply voltage for HP I/O banks\n(HPA, HPB, HPC)–0.500 2.000 V\nVIN 3, 4 I/O input voltage for HD I/O banks –0.550 VCCO\xa0+\xa00.550 V\nI/O input voltage for HP I/O banks –0.550 VCCO\xa0+\xa00.550 V\nI/O input voltage for MIO (PS I/O) –0.550 2.350 V\nVCC_BATT PS battery-backed RAM and battery-backed real-\ntime clock (RTC) supply voltage–0.500 2.000 V\nGTH Transceivers 5, 6\nVMGTREFCLK Transceiver reference clock absolute input\nvoltage–0.500 1.300 V\nVIN Receiver (RXP/RXN) and transmitter (TXP/TXN)\nabsolute input voltage–0.500 1.200 V\nTemperature 7\nTSTG Storage temperature (ambient) –40 75 °C\n1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to\nthe device. These are stress ratings only, and functional operation of the device at these or any other\nconditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute\nMaximum Ratings conditions for extended periods of time might affect device reliability.\n2. For more information on absolute ratings see Zynq UltraScale+ MPSoC Data Sheet: DC and AC\nSwitching Characteristics (DS925).\n3. The lower absolute voltage speciﬁcation always applies.\n4. For I/O operation, see the UltraScale Architecture SelectIO Resources User Guide (UG571).\n5. For more information on supported GTH transceiver terminations see the UltraScale Architecture\nGTH Transceivers User Guide (UG576).\n\x00. DC coupled operation is not supported for RX termination\xa0=\xa0programmable.\n7. For thermal considerations, see the Kria K26 SOM Thermal Design Guide (UG1090 ) and the Power\nDesign Manager (PDM) tool (download at www.xilinx.com/power).\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 45/64Vivado Device Model\nThis chapter speciﬁes where to locate the AMD Vivado™ device model for the Zynq UltraScale+ MPSoC used\non a Kria K26C SOM or a Kria K26I SOM.\nCommercial Grade (K26C) Speciﬁcations\nThe commercial grade Kria K26C SOM (K26C ) uses a standard Zynq UltraScale+ MPSoC with the\nspeed/temperature grade of -2LE (VCCINT = 0.72V). The Zynq UltraScale+ MPSoC Data Sheet: DC and AC\nSwitching Characteristics (DS925) lists the speciﬁcations for the -2 speed grade when VCCINT = 0.72V that is\napplicable to the -2LE (VCCINT = 0.72V) devices.\nIndustrial Grade (K26I) Speciﬁcations\nThe industrial grade Kria K26I SOM (K26I ) uses an exclusive Zynq UltraScale+ MPSoC with the\nspeed/temperature grade of -2LI (VCCINT = 0.72V). This device is not speciﬁed in the Zynq UltraScale+\nMPSoC Data Sheet: DC and AC Switching Characteristics (DS925). For some of the Zynq UltraScale+ MPSoC\nblocks, the -2LI (VCCINT = 0.72V) and -2LE (VCCINT = 0.72V) have the same switching characteristics. For the\nswitching characteristics of -2LI that are the same as the -2LE, refer to the Zynq UltraScale+ MPSoC Data\nSheet: DC and AC Switching Characteristics (DS925). For switching characteristics that are not the same as\nthose in the data sheet and are relevant to the K26I SOM, refer to the following tables.\nTable: Block RAM and FIFO Switching Characteristics\nSymbol Description -2LI Speed Grade and Operating Voltage (VCCINT = 0 Units\nMaximum Frequency\nFMAX_WF_NC Block RAM (WRITE_FIRST and\nNO_CHANGE modes)516 MHz\nFMAX_RF Block RAM (READ_FIRST mode) 495 MHz\nFMAX_FIFO FIFO in all modes without ECC 516 MHz\nFMAX_ECC Block RAM and FIFO in ECC conﬁguration\nwithout PIPELINE460 MHz\nBlock RAM and FIFO in ECC conﬁguration\nwith PIPELINE and Block RAM in\nWRITE_FIRST or NO_CHANGE mode516 MHz\nTPW 1 Minimum pulse width 578 ps\nBlock RAM and FIFO Clock-to-Out Delays\nTRCKO_DO Clock CLK to DOUT output (without output\nregister)1.53 ns,\nMax\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 46/64Symbol Description -2LI Speed Grade and Operating Voltage (VCCINT = 0 Units\nTRCKO_DO_REG Clock CLK to DOUT output (with output\nregister)0.44 ns,\nMax\n1. The MMCM and PLL DUTY_CYCLE attribute should be set to 50% to meet the pulse-width\nrequirements at the higher frequencies.\nTable: UltraRAM Switching Characteristics\nSymbol Description -2LI Speed Grade and Operating Voltage (VCCINT = 0 Units\nMaximum Frequency\nFMAX UltraRAM maximum frequency with\nOREG_B\xa0=\xa0True495 MHz\nFMAX_ECC_NOPIPELINEUltraRAM maximum frequency with\nOREG_B\xa0=\xa0False and EN_ECC_RD_B\xa0=\xa0True303 MHz\nFMAX_NOPIPELINEUltraRAM maximum frequency with\nOREG_B\xa0=\xa0False and EN_ECC_RD_B\xa0=\xa0False389 MHz\nTPW 1 Minimum pulse width 832 ps\nTRSTPW Asynchronous reset minimum pulse width.\nOne cycle required1 clock cycle\n1. The MMCM and PLL DUTY_CYCLE attribute should be set to 50% to meet the pulse-width\nrequirements at the higher frequencies.\nTable: DSP48 Slice Switching Characteristics\nSymbol Description -2LI Speed Grade and Operating Voltage (VCCINT = 0 Units\nMaximum Frequency\nFMAX With all registers used 600 MHz\nFMAX_PATDET With pattern detector 524 MHz\nFMAX_MULT_NOMREGTwo register multiply without MREG 413 MHz\nFMAX_MULT_NOMREG_PATDET Two register multiply without MREG with\npattern detect371 MHz\nFMAX_PREADD_NOADREGWithout ADREG 423 MHz\nFMAX_NOPIPELINEREGWithout pipeline registers (MREG,\nADREG)304 MHz\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 47/64Symbol Description -2LI Speed Grade and Operating Voltage (VCCINT = 0 Units\nFMAX_NOPIPELINEREG_PATDET Without pipeline registers (MREG,\nADREG) with pattern detect280 MHz\n1. For devices operating at the lower power VCCINT = 0.72V voltages, DSP cascades that cross the\nclock region center might operate below the speciﬁed FMAX.\nTable: GTH Transceiver Performance\nSymbol Description Output Divider -2LI Speed Grade and Operating Voltage (VCCINT = 0.72 Units\nFGTHMAX GTH maximum line rate 10.3125 Gb/s\nFGTHMIN GTH minimum line rate 0.5 Gb/s\n\xa0 Min Max \xa0\nFGTHCRANGE CPLL line rate range 1 1 4 8.5 Gb/s\n2 2 4.25 Gb/s\n4 1 2.125 Gb/s\n8 0.5 1.0625 Gb/s\n16 N/A Gb/s\n\xa0 Min Max \xa0\nFGTHQRANGE1 QPLL0 line rate range 2 1 9.8 10.3125 Gb/s\n2 4.9 8.15 Gb/s\n4 2.45 4.075 Gb/s\n8 1.225 2.0375 Gb/s\n16 0.6125 1.0118 Gb/s\n\xa0 Min Max \xa0\nFGTHQRANGE2 QPLL1 line rate range 3 1 8.0 10.3125 Gb/s\n2 4.0 6.5 Gb/s\n4 2.0 3.25 Gb/s\n8 1.0 1.625 Gb/s\n16 0.5 0.8125 Gb/s\n\xa0 Min Max \xa0\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 48/64Symbol Description Output Divider -2LI Speed Grade and Operating Voltage (VCCINT = 0.72 Units\nFCPLLRANGE CPLL frequency range 2 4.25 GHz\nFQPLL0RANGE QPLL0 frequency range 9.8 16.375 GHz\nFQPLL1RANGE QPLL1 frequency range 8 13 GHz\n1. The values listed are the rounded results of the calculated equation\n(2\xa0×\xa0CPLL_Frequency)/Output_Divider.\n2. The values listed are the rounded results of the calculated equation\n(QPLL0_Frequency)/Output_Divider.\n3. The values listed are the rounded results of the calculated equation\n(QPLL1_Frequency)/Output_Divider.\nTable: GTH Transceiver User Clock Switching Characteristics\nSymbol Description 1 Data Width Conditions (Bit)-2LI Speed Grade and Operating Voltage (VCCINT = Units\nInternal LogicInterconnect Logic\nFTXOUTPMA TXOUTCLK maximum frequency sourced from\nOUTCLKPMA322. 266 MHz\nFRXOUTPMA RXOUTCLK maximum frequency sourced from\nOUTCLKPMA322. 266 MHz\nFTXOUTPROGDIVTXOUTCLK maximum frequency sourced from\nTXPROGDIVCLK511. 719 MHz\nFRXOUTPROGDIVRXOUTCLK maximum frequency sourced from\nRXPROGDIVCLK511. 719 MHz\nFTXIN TXUSRCLK 3\nmaximum frequency16 16, 32 322. 266 MHz\n32 32, 64 322. 266 MHz\n20 20, 40 257. 813 MHz\n40 40, 80 257. 813 MHz\nFRXIN RXUSRCLK 3\nmaximum frequency16 16, 32 322. 266 MHz\n32 32, 64 322. 266 MHz\n20 20, 40 257. 813 MHz\n40 40, 80 257. 813 MHz\nFTXIN2 TXUSRCLK2 3\nmaximum frequency16 16 322. 266 MHz\n16 32 161. 133 MHz\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 49/64Symbol Description 1 Data Width Conditions (Bit)-2LI Speed Grade and Operating Voltage (VCCINT = Units\nInternal LogicInterconnect Logic\n32 32 322. 266 MHz\n32 64 161. 133 MHz\n20 20 322. 266 MHz\n20 40 161. 133 MHz\n40 40 257. 813 MHz\n40 80 128. 906 MHz\nFRXIN2 RXUSRCLK2 3\nmaximum frequency16 16 322. 266 MHz\n16 32 161. 133 MHz\n32 32 322. 266 MHz\n32 64 161. 133 MHz\n20 20 257. 813 MHz\n20 40 128. 906 MHz\n40 40 257. 813 MHz\n40 80 128. 906 MHz\n1. Clocking must be implemented as described in UltraScale Architecture GTH Transceivers User Guide\n(UG576).\n2. For speed grade -2LI (VCCINT\xa0=\xa00.72V), a 16-bit and 20-bit internal data path can only be used for line\nrates less than 5.15625\xa0 Gb/s.\n3. When the gearbox is used, these maximums refer to the XCLK. For more information, see the\nUltraScale Architecture GTH Transceivers User Guide (UG576).\nDevice Firmware\nThe K26 SOM includes two memory devices that are used for nonvolatile storage of ﬁrmware and an\nEEPROM for SOM device conﬁguration information.\nApplication-agnostic reference implementations of the SOM boot ﬁrmware and ﬁxed peripheral board\nsupport package (BSP) are made available in the AMD tools and software repositories. The references\ninclude:\nFirst-stage boot loader (FSBL)\nArm trusted ﬁrmware (ATF)\nU-Boot\nPlatform management unit (PMU)\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 50/64The reference implementations through the Kria SOM PetaLinux BSPs and Yocto are available to use and\nmodify for your unique product implementation.\nEEPROM\nThe K26 SOM EEPROM is pre-programmed during manufacturing and provides device conﬁguration,\nidentiﬁcation, and manufacturing data. The EEPROM content is protected as a read-only interface and\norganized per the IPMI speciﬁcation. See the information on EEPROM data mapping in the IPMI Platform\nManagement FRU Information Storage Deﬁnition v1.0, Revision 1.3, March 24, 2015.\nThe K26 SOM EEPROM includes the IPMI records. See the GitHubIO K26 SOM EEPROM Content pages.\nQSPI\nThe K26 includes a 512 Mb (64 MB) QSPI ﬂash memory device. It supports interface clock speeds up to 40\nMHz, and can be used as the primary boot device for the MPSoC processing subsystem. The QSPI device is\nleft blank during SOM manufacturing.\neMMC\nThe K26 SOM includes a 16 GB eMMC ﬂash memory device. It supports interface clock speeds up to 50\nMHz, and can be used as the primary or secondary boot device for the MPSoC processing subsystem. The\neMMC device is left blank during SOM manufacturing.\nMechanical and Thermal\nThe production K26 SOM is available in both commercial and industrial temperature grades. The\ntemperature speciﬁcation is deﬁned relative to the junction temperature of the MPSoC as measured by the\nintegrated System Monitor. All the other components on the SOM should remain within their operating limits\nas long as temperature is maintained in the MPSoC. Your design is expected to have a thermal solution\nconnected to the integrated heat spreader, this is to maintain the operating temperature within these limits\nunder the operating conditions (i.e., ambient temperature, airﬂow, etc.) of your system.\nTable: K26 SOM Speciﬁcations\nK26 SOM Operating Temperature\nCommercial grade: K26C SOM 0°C to 85°C (as measured at MPSoC junction\ntemperature)\nIndustrial grade: K26I SOM –40°C to 100° C (as measured at MPSoC junction\ntemperature)\nThe K26 SOM is supplied with an aluminum heat spreader. This heat spreader makes full contact with all the\nhigh-power active components, including the MPSoC, DDR4, eMMC, and power regulators. The primary\nfunction of the heat spreader is to transfer the non-uniform heat distribution of the module that is generated\non the PCB assembly to the heat spreader, making the heat ﬂux more uniform and spread over a larger\nsurface area. This allows for more eﬃcient heat transfer out of the package to an attached cooling device\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 51/64‼and simpliﬁes thermal design. The user-deﬁned system cooling solutions should be designed to directly\nattach to the heat spreader.\nFigure: K26 SOM\nImportant: The thermal solution on your system must provide adequate cooling to maintain all the\ncomponents on the PCB (including the K26 SOM) at below the maximum temperature speciﬁcations as\ndetailed in Table 1.\nK26 SOM Mechanical Dimensions\nThe following table and ﬁgures deﬁne the mechanical speciﬁcations of the K26 SOM. The following\nmechanical drawing provides the detailed dimensions of the SOM.\nTable: K26 SOM Mechanical Speciﬁcations\nParameter Speciﬁcation\nSOM length 77 mm\nSOM width 60 mm\nSOM height (without a thermal solution) 10.9 mm\nMass 58 grams\nFigure: K26 SOM Dimensions\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 52/64\nThe K26 SOM 3D CAD ﬁles are available for your platform or carrier design reference. These ﬁles are design\naides in your cooling mechanical design, system assembly interference and clearance reviews, and board-to-\nboard (B2B)  connector placement alignment checks.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 53/64SOM PCB Assembly\nFigure: Top PCBA Views\nFigure: Bottom PCBA Views\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 54/64\nThermal\nOper ating Envir onment and St orage Temper ature Conditions\nThe following table deﬁnes the temperature and humidity conditions for device operation and storage.\nTable: Operating Environment and Storage Temperatures and Humidity Conditions\nSpeciﬁcation Condition\nOperating environment temperature Use case dependent\nStorage temperature –40°C to 75°C\nOperating humidity, non-condensing 8% to 90%, and a dew point of –12°C\nStorage humidity, non-condensing 5% to 95%\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 55/64Thermal Design\nThe K26 SOM is built with a thermal interface plate that for most deployed applications is not a full thermal\nsolution. It is your responsibility to integrate the SOM into a system-level thermal solution that can dissipate\nthe application-speciﬁc thermal load of the SOM while maintaining it within speciﬁed temperature limits. The\nKria K26 SOM Thermal Design Guide (UG1090 ) and the Power Design Manager (PDM) tool (download at\nwww.xilinx.com/power) support the integration of the SOM into your application system thermal and\nmechanical solutions including thermal modeling and detailed design speciﬁcations.\nK26 Reliability\nThe following table captures a summary of the reliability testing completed on the K26 SOM. All reliability\ntesting was done with the production SOM assembly inclusive of the circuit card assembly and aluminum\nheat spreader. For the full K26 SOM reliability and qualiﬁcation report request access to the Kria SOM\nQualiﬁcation Report Lounge .\nTable: Reliability Testing\nReliability Test K26C  SOM (Commercial) K26I  SOM (Industrial)\nTemperature\ncyclingJESD22-A104, Condition J (0°C to\n100° C)JESD22-A104, Condition T (–40°C to\n100° C)\nPower cycling Ta = 50°C, RH = 80%;  55 min ON, 5 min\nOFFTa = 50°C, RH = 80%;  55 min ON, 5 min\nOFF\nStrife power\ncyclingPower cycling, 0°C; 1 min ON, 1 min OFF Power cycling, –40°C; 1 min ON, 1 min\nOFF\nTemperature and\nhumidityTa = 85°C, RH = 85% Ta = 85°C, RH = 85%\nMechanical\nvibrationIEC 60068- 2-64, 1.9 Grms IEC 60068- 2-64, 5.04 Grms\nMechanical shock IEC 60068- 2-27, 40 G IEC 60068- 2-27, 100 G\nConnector\ninsertion lifeRoom temperature, all the following\nconnectors: dual 240- pin connectors.Room temperature, all the following\nconnectors: dual 240- pin connectors.\n1. Samtec has performed connector level testing following EIA-364- 09C, while AMD has performed\nmechanical wellness testing of the bond between the PCB and the mating connector. Refer to the\nSamtec website for more information on connector reliability speciﬁcations.\nRegulatory Compliance Statements\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 56/64Safety\nThe following safety standards apply to all products listed in this document.\nIEC 62368- 1, 2nd Edition, 2014/ A11:2017,  Information technology equipment – Safety, Part 1: General\nrequirements\nEN 62368- 1, 2nd Edition, 2014/ A11:2017,  Information technology equipment – Safety, Part 1: General\nrequirements\nFCC Class A Products\nThe following is a list of the products covered by this data sheet:\nSM-K26-XCL2GC\nSM-K26-XCL2GI\nRegulatory Compliance Statements are valid for the production version of the K26 SOM.\nSafety Compliance\nThe following safety standards apply to all products listed in this document.\nUL 62368- 1, 2nd Edition, 2014/ A11:2017 (Information Technology Equipment - Safety - Part 1: General\nRequirements)\nUL 62368- 1, 2nd Edition, 2014- 12-01, Information technology equipment – Safety, Part 1: General\nrequirements\nCSA C22.2 No. 60950- 1-07, 2nd Edition, 2014/ A11:2017 (Information Technology Equipment - Safety - Part 1:\nGeneral Requirements)\nCSA C22.2 No. 62368- 1-14, 2nd Edition, 2014- 12-01, Information Technology Equipment – Safety, Part 1:\nGeneral Requirements\nEU LVD Directive 2014/ 35/EU\nEN/IEC-62368- 12014/ A11:2017\nEN 62368- 1, 2nd Edition, 2014/ A11:2017,  Information technology equipment – Safety, Part 1: General\nrequirements\nIEC 62368- 1, 2nd Edition, 2014/ A11:2017,  Information technology equipment – Safety, Part 1: General\nrequirements\nEMC Compliance\nClass A Pr oducts\nThe following standards apply:\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 57/64⚠ CAUTION!\n⚠ CAUTION!FCC Part 15 – Radiated & Conducted Emissions (USA)\nCAN ICES-3(A)/NMB-3(A) – Radiated & Conducted Emissions (Canada)\nCISPR 32 – Radiated & Conducted Emissions (International)\nEN55032:  2015 – Radiated & Conducted Emissions (European Union)\nEN55035: 2017 – Immunity (European Union)\nEMC Directive 2014/ 30/EU\nVCCI (Class A)– Radiated & Conducted Emissions (Japan)\nCNS13438 – Radiated & Conducted Emissions (Taiwan)\nCNS 15663 - RoHS (Taiwan)\nAS/NZS CISPR 32 – Radiated and Conducted Emissions (Australia/New Zealand)\nArticle 58-2 of Radio Waves Act, Clause 3 (Korea)\nRegulat ory Compliance Markings\nWhen required, these products are provided with the following product certiﬁcation markings:\nUL Listed Accessories Mark for the USA and Canada\nCE mark\nUKCA mark\nFCC markings\nVCCI marking\nAustralian RCM mark\nKorea MSIP mark\nTaiwan BSMI mark\nFCC Class A User Information\nThe Class A products listed above comply with Part 15 of the FCC Rules. Operation is subject to the\nfollowing two conditions:\n1. This device may not cause harmful interference.\n2. This device must accept any interference received, including interference that may cause undesired\noperation.\nThis equipment has been tested and found to comply with the limits for a Class A digital\ndevice, pursuant to Part 15 of the FCC rules. These limits are designed to provide reasonable protection\nagainst harmful interference when the equipment is operated in a commercial environment. This\nequipment generates, uses, and can radiate radio frequency energy and, if not installed and used in\naccordance with the instructions, may cause harmful interference to radio communications. Operation\nof this equipment in a residential area is likely to cause harmful interference, in which case the user will\nbe required to correct the interference at their own expense.\nCet équipement a été testé et jugé conforme à la Class A digital device, conformément à\nla règle 15 du standard FCC. Ces limites sont conçues pour fournir des protections contre des\ninterférences nuisibles lorsque l\'équipement est utilisé dans un environnement commercial. Cet\néquipement génère, utilise et peut émettre des énergies de radio-fréquence et, s\'il n\'est pas installé et\nutilisé conformément aux instructions, peut nuire aux communications radio. L\'exploitation de cet\néquipement dans une zone résidentielle est susceptible de causer des interférences nuisibles, auquel\ncas l\'utilisateur peut être tenu de prendre des mesures adéquates à ses propres frais.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 58/64⚠ CAUTION!\n⚠ CAUTION!\n⚠ CAUTION!\n⚠ CAUTION!Dieses Gerät wurde getestet und entspricht den Grenzwerten für digitale Geräte der\nKlasse A gemäß Teil 15 der FCC-Bestimmungen. Diese Grenzwerte bieten einen angemessenen Schutz\ngegen schädliche Interferenzen, wenn das Gerät in einer gewerblichen Umgebung betrieben wird.\nDieses Gerät erzeugt und verwendet Hochfrequenzenergie und kann diese abstrahlen. Wenn es nicht\ngemäß den Anweisungen installiert und verwendet wird, kann dies Funkstörungen verursachen. Der\nBetrieb dieses Geräts in einem Wohngebiet kann schädliche Interferenzen verursachen. In diesem Fall\nmuss der Benutzer die Interferenz auf eigene Kosten beheben.\nIf the device is changed or modiﬁed without permission from AMD, the user may void\ntheir authority to operate the equipment.\nSi l\'appareil est modiﬁé sans l\'autorisation d\'AMD, l\'utilisateur peut annuler son abilité à\nutiliser l\'équipement.\nWenn das Gerät ohne Erlaubnis von AMD geändert wird, kann der Benutzer seine\nBerechtigung zum Betrieb des Geräts verlieren.\nCanadian Compliance (Industry Canada)\nCAN ICES-3(A)/NMB-3(A)\nRoHS Compliance\nRoHS Directive 2011/ 65/EU\nRoHS 3 Directive 2015/ 863\nSJ/T 11363- 2006, 11364- 2006, and GB/T 26572- 2011 (C hina RoHS)\nVCCI Class A Statement\nKCC Notice Class A (Republic of Korea Only)\nBSMI Class A Notice (Taiwan)\n\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 59/64EU WEEE Logo\nManufacturer Declaration European Community\nManufactur er Declar ation\nXilinx declares that the equipment described in this document is in conformance with the requirements of\nthe European Council Directives listed below:\nLow Voltage Directive 2014/ 35/EU\nEMC Directive 2014/ 30/EU\nRoHS 3 Directive 2011/ 65/EU, 2015/863\nChina RoHS Declaration: Standards SJ/T 11363- 2006,  11364- 2006,  and GB/T 26572- 2011\nREACH Regulation 1907/ 2006\nPOP Regulation 2019/ 1021\nThese products follow the provisions of the European Directive 2014/ 53/EU.\nDette produkt er i overensstemmelse med det europæiske direktiv 2014/ 53/EU.\nDit product is in navolging van de bepalingen van Europees Directief 2014/ 53/EU.\nTämä tuote noudattaa EU-direktiivin 2014/ 53/EU määräyksiä.\nCe produit est conforme aux exigences de la Directive Européenne 2014/ 53/EU.\nDieses Produkt entspricht den Bestimmungen der Europäischen Richtlinie 2014/ 53/EU.\nÞessi vara stenst reglugerð Evrópska Efnahags Bandalagsins númer 2014/ 53/EU.\nQuesto prodotto è conforme alla Direttiva Europea 2014/ 53/EU.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 60/64⚠ CAUTION!\n⚠ CAUTION!\n⚠ CAUTION!Dette produktet er i henhold til bestemmelsene i det europeiske direktivet 2014/ 53/EU.\nEste produto cumpre com as normas da Diretiva Européia 2014/ 53/EU.\nEste producto cumple con las normas del Directivo Europeo 2014/ 53/EU.\nDenna produkt har tillverkats i enlighet med EG-direktiv 2014/ 53/EU.\nEN 55032 (CISPR 32 Class A) RF Emissions Control\nEN 55035: 2017 (CISPR 35) Electromagnetic compatibility of multimedia equipment – Immunity\nrequirements\nEN 62368- 1, 2nd Edition, 2014/ A11:2017 Information technology equipment – Safety, Part 1: General\nRequirements\nEN 50581: 2012 - Technical documentation for the assessment of electrical and electronic products\nwith respect to the restriction of hazardous substances.\nIn a domestic environment, Class A products could cause radio interference, in which case the\nuser may be required to take adequate measures.\nDans un environnement domestique, les produits de Classe A peuvent causer des\ninterférences radio, auquel cas l\'utilisateur peut être tenu de prendre des mesures adéquates.\nIn einer häuslichen Umgebung können Produkte der Klasse A Funkstörungen verursachen. In\ndiesem Fall muss der Benutzer möglicherweise geeignete Maßnahmen ergreifen.\nResponsible P arty\nXilinx, Inc.\n2100 Logic Drive, San Jose, CA 95124\nUnited States of America\nPhone: (408)  559- 7778\nReferences\nThese documents provide supplemental material useful with this guide:\n1. Kria K26 SOM Thermal Design Guide (UG1090 )\n2. Power Design Manager (PDM) tool (download at www.xilinx.com/power)\n3. Power Design Manager User Guide (UG1556 )\n4. Kria SOM Carrier Card Design Guide (UG1091 )\n5. Zynq UltraScale+ Device Technical Reference Manual (UG1085 )\n\x00. Zynq UltraScale+ Device Packaging and Pinouts Product Speciﬁcation User Guide (UG1075 )\n7. UltraScale Architecture GTH Transceivers User Guide (UG576)\n\x00. UltraScale Architecture and Product Data Sheet: Overview (DS890)\n9. Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics (DS925)\n10. UltraScale Architecture SelectIO Resources User Guide (UG571)\n11. UltraScale Architecture PCB Design User Guide (UG583)\n12. Zynq UltraScale+ MPSoC: Software Developers Guide (UG1137 )\n13. Kria SOM K26 - Known Issues and Release Notes Master Answer Record\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 61/64Revision History\nThe following table shows the revision history for this document.\nSection Revision Summary\n7/17/2023 Version 1.4.1\nGeneral Non-technical edits.\n7/06/2023 Version 1.4\nGeneral Updated information on MIO banks for MIO[31]\n(MIO31_PMU_GPI) and MIO[35]\n(MIO35_PMU_GPO) throughout data sheet.\nOrdering Information Removed encryption disabled devices from table.\nMIO Peripherals Updated descriptions for SD/SDIO/eMMC\ncontroller, UART controller, and SPI\nProgrammable Logic Clariﬁed that the line rate of the K26C SOM GTH\ntransceiver is up to 12.5 Gb/s.\nSecurity Features Added information on the Inﬁneon OPTIGA TPM\ndevice.\nSideband Signals Updated the PS_POR_L signal description.\nSoftware Controlled Power Down Added section.\nAbsolute Maximum Speciﬁcations The storage temperature range is –40°C to 75°C\nIndustrial Grade (K26I ) Speciﬁcations Removed the note attached to the GTH maximum\nline rate because it is not applicable to this device.\nEEPROM Removed information already described in the\nGitHubIO K26 SOM EEPROM Content page.\nEMC Compliance Added UKCA mark.\n7/26/2022 Version 1.3\nGeneral Added reference to the REF-22608 1 Samtec\nconnector throughout data sheet.\nPL Power Domain Control Added\nbhg1625205118062. html#bhg1625205118062_ _section_sw-\npower-down\nVivado Device Model Added the new section that includes Commercial\nGrade (K26C ) Speciﬁcations and Industrial Grade\n(K26I ) Speciﬁcations.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 62/64Section Revision Summary\n3/15/2022 Version 1.2\nFunctional Overview and Block Diagram Updated the programmable logic in Figure 1 to\nremove unused blocks.\nFunctional Interfaces Added physical location column to Table 1 and\nupdated rest of section for clarity.\nProcessing System Updated the section and the MIO Banks table.\nSecurity Features Removed PUF feature and updated TPM reset\ndiscussion.\nSupported I/O Standards Moved section and added power-up and\nconﬁguration information.\nSignal Naming Conventions Added Table 3.\nSOM240_ 1 Signal Names and Descriptions Added the pin type column.\nSOM240_ 2 Connector Pinout Updated A4 description in the table.\nSOM240_ 2 Signal Names and Descriptions Added the pin type column.\nPower Management Signals Updated information about the PWRGD signals.\nK26 Reliability Added section.\nFCC Class A Products Updated the Safety Compliance section.\nManufacturer Declaration European Community Updated the section.\nReferences Added links to the Power Design Manager User\nGuide (UG1556 ) and the Power Design Manager\n(PDM) tool (download at www.xilinx.com/power).\n7/23/2021 Version 1.1\nFunctional Overview and Block Diagram Clarifying edits to DDR4 memory and Figure 1.\nProcessing System Added FMAX details for APU, RPU, and GPU.\nSupported I/O Standards Added description of XCK26 device.\nSOM240_ 1 Connector Pinout Updated MIO35_WD_OUT and MIO26.\nSOM240_ 1 Signal Names and Descriptions Updated descriptions in table.\nSOM240_ 2 Connector Pinout Corrected errors in table.\nSOM240_ 2 Signal Names and Descriptions Updated descriptions in table.\nSideband Signals Added PS_REF_CLK and PS_PAD_I/O.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 63/64Section Revision Summary\nSOM Connector Power Pins Updated the VBATT recommended conditions\nxsz1605652662686. html#xsz1605652662686_ _table_m1v_ryv\nAdded discussion on connecting unused I/O bank\nVCCO pins.\nPS-GTR Transceivers Added line rate support.\nGTH Transceivers Added line rate support.\nSOM Connector Power Pins Updated the VBATT recommended conditions\nxsz1605652662686. html#xsz1605652662686_ _table_m1v_ryv\nPL Power Domain Control Added PL power domain information.\nAbsolute Maximum Speciﬁcations Added table.\nEEPROM Corrected MAC address multi-record end value to\n0x88.\nK26 SOM Mechanical Dimensions Updated Figure 1 to add the distance between\nconnectors.\nThermal Added link to Kria K26 SOM Thermal Design Guide\n(UG1090 ).\nReferences\n4/20/2021 Version 1.0\nInitial release. N/A\nPlease Read: Important Legal Notices\nThe information presented in this document is for informational purposes only and may contain technical\ninaccuracies, omissions, and typographical errors. The information contained herein is subject to change\nand may be rendered inaccurate for many reasons, including but not limited to product and roadmap\nchanges, component and motherboard version changes, new model and/or product releases, product\ndifferences between differing manufacturers, software changes, BIOS ﬂashes, ﬁrmware upgrades, or the like.\nAny computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated.\nAMD assumes no obligation to update or otherwise correct or revise this information. However, AMD\nreserves the right to revise this information and to make changes from time to time to the content hereof\nwithout obligation of AMD to notify any person of such revisions or changes. THIS INFORMATION IS\nPROVIDED "AS IS." AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE\nCONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR\nOMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED\nWARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE.\nIN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR\nOTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN,\nEVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.\n28.12.2023, 10:56 Unofficial Document\nhttps://docs.xilinx.com/internal/api/webapp/print/4afdec46-9230-4c32-8a4a-56a28820af11 64/64AUTOMO TIVE APPLICA TIONS DISCL AIMER\nAUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN\nTHE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE\n("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT\nWITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO\nUSING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH\nSYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY\nDESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS\nGOVERNING LIMITATIONS ON PRODUCT LIABILITY.\nCopyright\n© Copyright 2021– 2023  Advanced Micro Devices, Inc. AMD, the AMD Arrow logo, Kria, Vivado, Zynq, and\ncombinations thereof are trademarks of Advanced Micro Devices, Inc. AMBA, AMBA Designer, Arm,\nARM1176J Z-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the US\nand/or elsewhere. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. Other\nproduct names used in this publication are for identiﬁcation purposes only and may be trademarks of their\nrespective companies.\n'}]
!==============================================================================!
### Component Summary: SM-K26-XCL2GC-ED (Kria K26 SOM)

#### Key Specifications:
- **Voltage Ratings**: 
  - Main supply voltage: +5V
  - VCCO for I/O banks: 1.0V to 3.3V (varies by bank)
- **Current Ratings**: Not explicitly stated; depends on the specific I/O configuration and usage.
- **Power Consumption**: Not specified; power management is handled through the carrier card.
- **Operating Temperature Range**: 
  - Commercial grade (K26C): 0°C to 85°C
  - Industrial grade (K26I): -40°C to 100°C
- **Package Type**: System-on-Module (SOM) with dual 240-pin connectors.
- **Special Features**: 
  - Integrated AMD Zynq UltraScale+ MPSoC
  - 4 GB DDR4 memory
  - 16 GB eMMC and 512 Mb QSPI flash storage
  - TPM 2.0 security module
  - High-speed transceivers (PS-GTR and GTH)
- **Moisture Sensitive Level (MSL)**: Not specified in the provided data.

#### Component Description:
The **Kria K26 SOM** is a compact embedded platform that integrates a custom-built AMD Zynq UltraScale+ MPSoC. It is designed for high-performance applications requiring processing power and flexibility, featuring both an application processing unit (APU) and programmable logic (PL). The module includes essential components such as DDR memory, non-volatile storage, and a security module, all housed within a compact form factor.

#### Typical Applications:
The K26 SOM is targeted at various advanced applications, including:
- **Smart City Solutions**: Enabling intelligent infrastructure and services.
- **Machine Vision**: Processing and analyzing visual data for automation and robotics.
- **Industrial Robotics**: Providing the computational power needed for real-time control and processing.
- **AI/ML Computing**: Supporting machine learning algorithms and artificial intelligence applications.

This module is particularly suited for environments where high reliability and performance are critical, such as industrial automation, smart transportation, and advanced robotics.