ARRAY_SIZE,FUNC_0
ASPEED_CLK_BCLK,VAR_0
ASPEED_CLK_D1CLK,VAR_1
ASPEED_CLK_ECLK,VAR_2
ASPEED_CLK_EMMC,VAR_3
ASPEED_CLK_LHCLK,VAR_4
ASPEED_CLK_MAC12,VAR_5
ASPEED_CLK_MAC34,VAR_6
ASPEED_CLK_SDIO,VAR_7
ASPEED_CLK_UART,VAR_8
ASPEED_CLK_UARTX,VAR_9
ASPEED_CLK_VCLK,VAR_10
ASPEED_G6_CLK_SELECTION1,VAR_11
ASPEED_G6_CLK_SELECTION2,VAR_12
ASPEED_G6_CLK_SELECTION4,VAR_13
ASPEED_G6_MISC_CTRL,VAR_14
BIT,FUNC_1
CLK_GATE_SET_TO_DISABLE,VAR_15
ENOMEM,VAR_16
GENMASK,FUNC_2
GFP_KERNEL,VAR_17
IS_ERR,FUNC_3
PTR_ERR,FUNC_4
THIS_MODULE,VAR_18
UART_DIV13_EN,VAR_19
aspeed_g6_clk_data,VAR_20
aspeed_g6_clk_hw_register_gate,FUNC_5
aspeed_g6_clk_lock,VAR_21
aspeed_g6_gates,VAR_22
aspeed_g6_reset_ops,VAR_23
ast2600_div_table,VAR_24
ast2600_eclk_div_table,VAR_25
ast2600_mac_div_table,VAR_26
clk_hw_register_divider_table,FUNC_6
clk_hw_register_fixed_rate,FUNC_7
clk_hw_register_gate,FUNC_8
clk_hw_register_mux,FUNC_9
d1clk_parent_names,VAR_27
dev_err,FUNC_10
devm_kzalloc,FUNC_11
devm_reset_controller_register,FUNC_12
regmap_read,FUNC_13
regmap_update_bits,FUNC_14
regmap_write,FUNC_15
scu_g6_base,VAR_28
syscon_node_to_regmap,FUNC_16
vclk_parent_names,VAR_29
aspeed_g6_clk_probe,FUNC_17
pdev,VAR_30
dev,VAR_31
ar,VAR_32
map,VAR_33
hw,VAR_34
val,VAR_35
rate,VAR_36
i,VAR_37
ret,VAR_38
gd,VAR_39
gate_flags,VAR_40
