DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I27"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 109,0
)
(Instance
name "I26"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 135,0
)
(Instance
name "I31"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 168,0
)
(Instance
name "I32"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 187,0
)
(Instance
name "I33"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 206,0
)
(Instance
name "I34"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 225,0
)
(Instance
name "I9"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 244,0
)
(Instance
name "I35"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 271,0
)
(Instance
name "I2"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 290,0
)
(Instance
name "I36"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 316,0
)
(Instance
name "I11"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 342,0
)
(Instance
name "I16"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 362,0
)
(Instance
name "I3"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 376,0
)
(Instance
name "I17"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 402,0
)
(Instance
name "I37"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 416,0
)
(Instance
name "I10"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 449,0
)
(Instance
name "I38"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 476,0
)
(Instance
name "I4"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 495,0
)
(Instance
name "I15"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 521,0
)
(Instance
name "I29"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 555,0
)
(Instance
name "I30"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 575,0
)
(Instance
name "I14"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 601,0
)
(Instance
name "I13"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 628,0
)
(Instance
name "I8"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 662,0
)
(Instance
name "I12"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 689,0
)
(Instance
name "I5"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 709,0
)
(Instance
name "I0"
duLibraryName "Chronometer"
duName "chronoCircuit"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "lcdSpiFrequency"
type "real"
value "lcdSpiFrequency"
)
(GiElement
name "pwmFrequency"
type "real"
value "pwmFrequency"
)
(GiElement
name "stepFrequency"
type "real"
value "stepFrequency"
)
(GiElement
name "amplitudeBitNb"
type "positive"
value "amplitudeBitNb"
)
(GiElement
name "testLineNb"
type "positive"
value "testLineNb"
)
(GiElement
name "holdAmplitude"
type "natural"
value "holdAmplitude"
)
]
mwi 0
uid 735,0
)
(Instance
name "I28"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 865,0
)
(Instance
name "I7"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 879,0
)
(Instance
name "I6"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 899,0
)
(Instance
name "I1"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 925,0
)
(Instance
name "U_0"
duLibraryName "sequential"
duName "TFF"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1561,0
)
(Instance
name "U_1"
duLibraryName "sequential"
duName "freqDivider"
elements [
(GiElement
name "divideValue"
type "positive"
value "positive(clockFrequency)"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1583,0
)
(Instance
name "U_2"
duLibraryName "gates"
duName "logic0"
elements [
]
mwi 0
uid 1805,0
)
(Instance
name "U_3"
duLibraryName "Lattice"
duName "pll"
elements [
]
mwi 0
uid 2038,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\dev\\did-chrono\\Prefs\\..\\Board\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\did-chrono\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\did-chrono\\Prefs\\..\\Board\\hds\\@e@b@s3\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\did-chrono\\Prefs\\..\\Board\\hds\\@e@b@s3\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\did-chrono\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\did-chrono\\Prefs\\..\\Board\\hds\\@e@b@s3"
)
(vvPair
variable "d_logical"
value "C:\\dev\\did-chrono\\Prefs\\..\\Board\\hds\\EBS3"
)
(vvPair
variable "date"
value "13.03.2023"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "13"
)
(vvPair
variable "entity_name"
value "EBS3"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "axel.amand"
)
(vvPair
variable "graphical_source_date"
value "13.03.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7860"
)
(vvPair
variable "graphical_source_time"
value "11:00:10"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7860"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Board"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Board/work"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "EBS3"
)
(vvPair
variable "month"
value "mars"
)
(vvPair
variable "month_long"
value "mars"
)
(vvPair
variable "p"
value "C:\\dev\\did-chrono\\Prefs\\..\\Board\\hds\\@e@b@s3\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\did-chrono\\Prefs\\..\\Board\\hds\\EBS3\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:00:10"
)
(vvPair
variable "unit"
value "EBS3"
)
(vvPair
variable "user"
value "axel.amand"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (SaComponent
uid 109,0
optionalChildren [
*2 (CptPort
uid 118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 119,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126250,8625,127000,9375"
)
tg (CPTG
uid 120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 121,0
va (VaSet
isHidden 1
)
xt "127000,8700,129300,9900"
st "in1"
blo "127000,9700"
)
s (Text
uid 122,0
va (VaSet
isHidden 1
)
xt "127000,9700,127000,9700"
blo "127000,9700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*3 (CptPort
uid 123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 124,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "132000,8625,132750,9375"
)
tg (CPTG
uid 125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 126,0
va (VaSet
isHidden 1
)
xt "129000,8700,132000,9900"
st "out1"
ju 2
blo "132000,9700"
)
s (Text
uid 127,0
va (VaSet
isHidden 1
)
xt "132000,9700,132000,9700"
ju 2
blo "132000,9700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 110,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "127000,6000,132000,12000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*4 (Text
uid 112,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,4700,131010,5700"
st "gates"
blo "127910,5500"
tm "BdLibraryNameMgr"
)
*5 (Text
uid 113,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,5700,134810,6700"
st "bufferUlogic"
blo "127910,6500"
tm "CptNameMgr"
)
*6 (Text
uid 114,0
va (VaSet
font "Verdana,8,1"
)
xt "127910,5700,130110,6700"
st "I27"
blo "127910,6500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 115,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 116,0
text (MLText
uid 117,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "127000,14600,141100,15600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*7 (PortIoOut
uid 128,0
shape (CompositeShape
uid 129,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 130,0
sl 0
ro 270
xt "149500,8625,151000,9375"
)
(Line
uid 131,0
sl 0
ro 270
xt "149000,9000,149500,9000"
pts [
"149000,9000"
"149500,9000"
]
)
]
)
tg (WTG
uid 132,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 133,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "152000,8300,156000,9700"
st "LED1"
blo "152000,9500"
tm "WireNameMgr"
)
s (Text
uid 134,0
va (VaSet
font "Verdana,12,0"
)
xt "152000,9700,152000,9700"
blo "152000,9700"
tm "SignalTypeMgr"
)
)
)
*8 (SaComponent
uid 135,0
optionalChildren [
*9 (CptPort
uid 144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 145,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126250,16625,127000,17375"
)
tg (CPTG
uid 146,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 147,0
va (VaSet
isHidden 1
)
xt "127000,16700,129300,17900"
st "in1"
blo "127000,17700"
)
s (Text
uid 148,0
va (VaSet
isHidden 1
)
xt "127000,17700,127000,17700"
blo "127000,17700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*10 (CptPort
uid 149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 150,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "132000,16625,132750,17375"
)
tg (CPTG
uid 151,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 152,0
va (VaSet
isHidden 1
)
xt "129000,16700,132000,17900"
st "out1"
ju 2
blo "132000,17700"
)
s (Text
uid 153,0
va (VaSet
isHidden 1
)
xt "132000,17700,132000,17700"
ju 2
blo "132000,17700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "127000,14000,132000,20000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 137,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*11 (Text
uid 138,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,12700,131010,13700"
st "gates"
blo "127910,13500"
tm "BdLibraryNameMgr"
)
*12 (Text
uid 139,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,13700,134810,14700"
st "bufferUlogic"
blo "127910,14500"
tm "CptNameMgr"
)
*13 (Text
uid 140,0
va (VaSet
font "Verdana,8,1"
)
xt "127910,13700,130110,14700"
st "I26"
blo "127910,14500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 141,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 142,0
text (MLText
uid 143,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "127000,22600,141100,23600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*14 (PortIoOut
uid 154,0
shape (CompositeShape
uid 155,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 156,0
sl 0
ro 270
xt "149500,16625,151000,17375"
)
(Line
uid 157,0
sl 0
ro 270
xt "149000,17000,149500,17000"
pts [
"149000,17000"
"149500,17000"
]
)
]
)
tg (WTG
uid 158,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 159,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "152000,16300,156000,17700"
st "LED2"
blo "152000,17500"
tm "WireNameMgr"
)
s (Text
uid 160,0
va (VaSet
font "Verdana,12,0"
)
xt "152000,17700,152000,17700"
blo "152000,17700"
tm "SignalTypeMgr"
)
)
)
*15 (PortIoOut
uid 161,0
shape (CompositeShape
uid 162,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 163,0
sl 0
ro 270
xt "149500,24625,151000,25375"
)
(Line
uid 164,0
sl 0
ro 270
xt "149000,25000,149500,25000"
pts [
"149000,25000"
"149500,25000"
]
)
]
)
tg (WTG
uid 165,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "152000,24300,164700,25700"
st "LEDs_n : (1 TO 8)"
blo "152000,25500"
tm "WireNameMgr"
)
s (Text
uid 167,0
va (VaSet
font "Verdana,12,0"
)
xt "152000,25700,152000,25700"
blo "152000,25700"
tm "SignalTypeMgr"
)
)
)
*16 (SaComponent
uid 168,0
optionalChildren [
*17 (CptPort
uid 177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 178,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126250,28625,127000,29375"
)
tg (CPTG
uid 179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 180,0
va (VaSet
isHidden 1
)
xt "127000,28700,129300,29900"
st "in1"
blo "127000,29700"
)
s (Text
uid 181,0
va (VaSet
isHidden 1
)
xt "127000,29700,127000,29700"
blo "127000,29700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*18 (CptPort
uid 182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "132000,28625,132750,29375"
)
tg (CPTG
uid 184,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 185,0
va (VaSet
isHidden 1
)
xt "129000,28700,132000,29900"
st "out1"
ju 2
blo "132000,29700"
)
s (Text
uid 186,0
va (VaSet
isHidden 1
)
xt "132000,29700,132000,29700"
ju 2
blo "132000,29700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "127000,26000,132000,32000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 170,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*19 (Text
uid 171,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,24700,131010,25700"
st "gates"
blo "127910,25500"
tm "BdLibraryNameMgr"
)
*20 (Text
uid 172,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,25700,134810,26700"
st "bufferUlogic"
blo "127910,26500"
tm "CptNameMgr"
)
*21 (Text
uid 173,0
va (VaSet
font "Verdana,8,1"
)
xt "127910,25700,130110,26700"
st "I31"
blo "127910,26500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 174,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 175,0
text (MLText
uid 176,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "127000,34600,141100,35600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*22 (SaComponent
uid 187,0
optionalChildren [
*23 (CptPort
uid 196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 197,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126250,36625,127000,37375"
)
tg (CPTG
uid 198,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 199,0
va (VaSet
isHidden 1
)
xt "127000,36700,129300,37900"
st "in1"
blo "127000,37700"
)
s (Text
uid 200,0
va (VaSet
isHidden 1
)
xt "127000,37700,127000,37700"
blo "127000,37700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*24 (CptPort
uid 201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 202,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "132000,36625,132750,37375"
)
tg (CPTG
uid 203,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 204,0
va (VaSet
isHidden 1
)
xt "129000,36700,132000,37900"
st "out1"
ju 2
blo "132000,37700"
)
s (Text
uid 205,0
va (VaSet
isHidden 1
)
xt "132000,37700,132000,37700"
ju 2
blo "132000,37700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 188,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "127000,34000,132000,40000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 189,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*25 (Text
uid 190,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,32700,131010,33700"
st "gates"
blo "127910,33500"
tm "BdLibraryNameMgr"
)
*26 (Text
uid 191,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,33700,134810,34700"
st "bufferUlogic"
blo "127910,34500"
tm "CptNameMgr"
)
*27 (Text
uid 192,0
va (VaSet
font "Verdana,8,1"
)
xt "127910,33700,130110,34700"
st "I32"
blo "127910,34500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 193,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 194,0
text (MLText
uid 195,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "127000,42600,141100,43600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*28 (SaComponent
uid 206,0
optionalChildren [
*29 (CptPort
uid 215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 216,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126250,44625,127000,45375"
)
tg (CPTG
uid 217,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 218,0
va (VaSet
isHidden 1
)
xt "127000,44700,129300,45900"
st "in1"
blo "127000,45700"
)
s (Text
uid 219,0
va (VaSet
isHidden 1
)
xt "127000,45700,127000,45700"
blo "127000,45700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*30 (CptPort
uid 220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 221,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "132000,44625,132750,45375"
)
tg (CPTG
uid 222,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 223,0
va (VaSet
isHidden 1
)
xt "129000,44700,132000,45900"
st "out1"
ju 2
blo "132000,45700"
)
s (Text
uid 224,0
va (VaSet
isHidden 1
)
xt "132000,45700,132000,45700"
ju 2
blo "132000,45700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "127000,42000,132000,48000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 208,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*31 (Text
uid 209,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,40700,131010,41700"
st "gates"
blo "127910,41500"
tm "BdLibraryNameMgr"
)
*32 (Text
uid 210,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,41700,134810,42700"
st "bufferUlogic"
blo "127910,42500"
tm "CptNameMgr"
)
*33 (Text
uid 211,0
va (VaSet
font "Verdana,8,1"
)
xt "127910,41700,130110,42700"
st "I33"
blo "127910,42500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 212,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 213,0
text (MLText
uid 214,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "127000,50600,141100,51600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*34 (SaComponent
uid 225,0
optionalChildren [
*35 (CptPort
uid 234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 235,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126250,52625,127000,53375"
)
tg (CPTG
uid 236,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 237,0
va (VaSet
isHidden 1
)
xt "127000,52700,129300,53900"
st "in1"
blo "127000,53700"
)
s (Text
uid 238,0
va (VaSet
isHidden 1
)
xt "127000,53700,127000,53700"
blo "127000,53700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*36 (CptPort
uid 239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 240,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "132000,52625,132750,53375"
)
tg (CPTG
uid 241,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 242,0
va (VaSet
isHidden 1
)
xt "129000,52700,132000,53900"
st "out1"
ju 2
blo "132000,53700"
)
s (Text
uid 243,0
va (VaSet
isHidden 1
)
xt "132000,53700,132000,53700"
ju 2
blo "132000,53700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 226,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "127000,50000,132000,56000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 227,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 228,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,48700,131010,49700"
st "gates"
blo "127910,49500"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 229,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,49700,134810,50700"
st "bufferUlogic"
blo "127910,50500"
tm "CptNameMgr"
)
*39 (Text
uid 230,0
va (VaSet
font "Verdana,8,1"
)
xt "127910,49700,130110,50700"
st "I34"
blo "127910,50500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 231,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 232,0
text (MLText
uid 233,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "127000,58600,141100,59600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*40 (SaComponent
uid 244,0
optionalChildren [
*41 (CptPort
uid 253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 254,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73250,58625,74000,59375"
)
tg (CPTG
uid 255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 256,0
va (VaSet
isHidden 1
)
xt "74000,58500,76300,59700"
st "in1"
blo "74000,59500"
)
s (Text
uid 257,0
va (VaSet
isHidden 1
)
xt "74000,59500,74000,59500"
blo "74000,59500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*42 (CptPort
uid 258,0
optionalChildren [
*43 (Circle
uid 263,0
va (VaSet
fg "0,65535,0"
)
xt "79000,58625,79750,59375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 259,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "79750,58625,80500,59375"
)
tg (CPTG
uid 260,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 261,0
va (VaSet
isHidden 1
)
xt "75750,58500,78750,59700"
st "out1"
ju 2
blo "78750,59500"
)
s (Text
uid 262,0
va (VaSet
isHidden 1
)
xt "78750,59500,78750,59500"
ju 2
blo "78750,59500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,56000,79000,62000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 246,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*44 (Text
uid 247,0
va (VaSet
isHidden 1
)
xt "74910,54700,78410,55900"
st "gates"
blo "74910,55700"
tm "BdLibraryNameMgr"
)
*45 (Text
uid 248,0
va (VaSet
isHidden 1
)
xt "74910,55700,79510,56900"
st "inverter"
blo "74910,56700"
tm "CptNameMgr"
)
*46 (Text
uid 249,0
va (VaSet
)
xt "74910,55700,76810,56900"
st "I9"
blo "74910,56700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 250,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 251,0
text (MLText
uid 252,0
va (VaSet
isHidden 1
)
xt "74000,62400,87400,63600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*47 (PortIoIn
uid 264,0
shape (CompositeShape
uid 265,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 266,0
sl 0
ro 270
xt "67000,58625,68500,59375"
)
(Line
uid 267,0
sl 0
ro 270
xt "68500,59000,69000,59000"
pts [
"68500,59000"
"69000,59000"
]
)
]
)
tg (WTG
uid 268,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 269,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "59300,58300,66000,59700"
st "restart_n"
ju 2
blo "66000,59500"
tm "WireNameMgr"
)
s (Text
uid 270,0
va (VaSet
)
xt "59300,59700,59300,59700"
ju 2
blo "59300,59700"
tm "SignalTypeMgr"
)
)
)
*48 (SaComponent
uid 271,0
optionalChildren [
*49 (CptPort
uid 280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 281,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126250,60625,127000,61375"
)
tg (CPTG
uid 282,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 283,0
va (VaSet
isHidden 1
)
xt "127000,60700,129300,61900"
st "in1"
blo "127000,61700"
)
s (Text
uid 284,0
va (VaSet
isHidden 1
)
xt "127000,61700,127000,61700"
blo "127000,61700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*50 (CptPort
uid 285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "132000,60625,132750,61375"
)
tg (CPTG
uid 287,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 288,0
va (VaSet
isHidden 1
)
xt "129000,60700,132000,61900"
st "out1"
ju 2
blo "132000,61700"
)
s (Text
uid 289,0
va (VaSet
isHidden 1
)
xt "132000,61700,132000,61700"
ju 2
blo "132000,61700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 272,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "127000,58000,132000,64000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 273,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 274,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,56700,131010,57700"
st "gates"
blo "127910,57500"
tm "BdLibraryNameMgr"
)
*52 (Text
uid 275,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,57700,134810,58700"
st "bufferUlogic"
blo "127910,58500"
tm "CptNameMgr"
)
*53 (Text
uid 276,0
va (VaSet
font "Verdana,8,1"
)
xt "127910,57700,130110,58700"
st "I35"
blo "127910,58500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 277,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 278,0
text (MLText
uid 279,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "127000,66600,141100,67600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*54 (SaComponent
uid 290,0
optionalChildren [
*55 (CptPort
uid 299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 300,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "81250,58625,82000,59375"
)
tg (CPTG
uid 301,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 302,0
va (VaSet
)
xt "83000,58300,84500,59500"
st "D"
blo "83000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*56 (CptPort
uid 303,0
optionalChildren [
*57 (FFT
pts [
"82750,63000"
"82000,63375"
"82000,62625"
]
uid 307,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,62625,82750,63375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 304,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "81250,62625,82000,63375"
)
tg (CPTG
uid 305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 306,0
va (VaSet
)
xt "83000,62400,85800,63600"
st "CLK"
blo "83000,63400"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*58 (CptPort
uid 308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 309,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "84625,65000,85375,65750"
)
tg (CPTG
uid 310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 311,0
va (VaSet
)
xt "84000,63600,86800,64800"
st "CLR"
blo "84000,64600"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*59 (CptPort
uid 312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 313,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "88000,58625,88750,59375"
)
tg (CPTG
uid 314,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 315,0
va (VaSet
)
xt "85400,58300,87000,59500"
st "Q"
ju 2
blo "87000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 291,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,57000,88000,65000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 292,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 293,0
va (VaSet
)
xt "85600,64700,92200,65900"
st "sequential"
blo "85600,65700"
tm "BdLibraryNameMgr"
)
*61 (Text
uid 294,0
va (VaSet
)
xt "85600,65700,88300,66900"
st "DFF"
blo "85600,66700"
tm "CptNameMgr"
)
*62 (Text
uid 295,0
va (VaSet
)
xt "85600,66700,87500,67900"
st "I2"
blo "85600,67700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 296,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 297,0
text (MLText
uid 298,0
va (VaSet
isHidden 1
)
xt "89000,64400,102400,65600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*63 (SaComponent
uid 316,0
optionalChildren [
*64 (CptPort
uid 325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 326,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126250,68625,127000,69375"
)
tg (CPTG
uid 327,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 328,0
va (VaSet
isHidden 1
)
xt "127000,68700,129300,69900"
st "in1"
blo "127000,69700"
)
s (Text
uid 329,0
va (VaSet
isHidden 1
)
xt "127000,69700,127000,69700"
blo "127000,69700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*65 (CptPort
uid 330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 331,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "132000,68625,132750,69375"
)
tg (CPTG
uid 332,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 333,0
va (VaSet
isHidden 1
)
xt "129000,68700,132000,69900"
st "out1"
ju 2
blo "132000,69700"
)
s (Text
uid 334,0
va (VaSet
isHidden 1
)
xt "132000,69700,132000,69700"
ju 2
blo "132000,69700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 317,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "127000,66000,132000,72000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 318,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
uid 319,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,64700,131010,65700"
st "gates"
blo "127910,65500"
tm "BdLibraryNameMgr"
)
*67 (Text
uid 320,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,65700,134810,66700"
st "bufferUlogic"
blo "127910,66500"
tm "CptNameMgr"
)
*68 (Text
uid 321,0
va (VaSet
font "Verdana,8,1"
)
xt "127910,65700,130110,66700"
st "I36"
blo "127910,66500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 322,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 323,0
text (MLText
uid 324,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "127000,74600,141100,75600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*69 (PortIoIn
uid 335,0
shape (CompositeShape
uid 336,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 337,0
sl 0
ro 270
xt "67000,70625,68500,71375"
)
(Line
uid 338,0
sl 0
ro 270
xt "68500,71000,69000,71000"
pts [
"68500,71000"
"69000,71000"
]
)
]
)
tg (WTG
uid 339,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 340,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "60600,70300,66000,71700"
st "start_n"
ju 2
blo "66000,71500"
tm "WireNameMgr"
)
s (Text
uid 341,0
va (VaSet
)
xt "60600,71700,60600,71700"
ju 2
blo "60600,71700"
tm "SignalTypeMgr"
)
)
)
*70 (SaComponent
uid 342,0
optionalChildren [
*71 (CptPort
uid 351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 352,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73250,70625,74000,71375"
)
tg (CPTG
uid 353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 354,0
va (VaSet
isHidden 1
)
xt "74000,70500,76300,71700"
st "in1"
blo "74000,71500"
)
s (Text
uid 355,0
va (VaSet
isHidden 1
)
xt "74000,71500,74000,71500"
blo "74000,71500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*72 (CptPort
uid 356,0
optionalChildren [
*73 (Circle
uid 361,0
va (VaSet
fg "0,65535,0"
)
xt "79000,70625,79750,71375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 357,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "79750,70625,80500,71375"
)
tg (CPTG
uid 358,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 359,0
va (VaSet
isHidden 1
)
xt "75750,70500,78750,71700"
st "out1"
ju 2
blo "78750,71500"
)
s (Text
uid 360,0
va (VaSet
isHidden 1
)
xt "78750,71500,78750,71500"
ju 2
blo "78750,71500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 343,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,68000,79000,74000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 344,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 345,0
va (VaSet
isHidden 1
)
xt "74910,66700,78410,67900"
st "gates"
blo "74910,67700"
tm "BdLibraryNameMgr"
)
*75 (Text
uid 346,0
va (VaSet
isHidden 1
)
xt "74910,67700,79510,68900"
st "inverter"
blo "74910,68700"
tm "CptNameMgr"
)
*76 (Text
uid 347,0
va (VaSet
)
xt "74910,67700,77510,68900"
st "I11"
blo "74910,68700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 348,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 349,0
text (MLText
uid 350,0
va (VaSet
isHidden 1
)
xt "74000,74400,87400,75600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*77 (SaComponent
uid 362,0
optionalChildren [
*78 (CptPort
uid 371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 372,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "151625,76000,152375,76750"
)
tg (CPTG
uid 373,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 374,0
va (VaSet
isHidden 1
)
xt "153000,75000,157400,76200"
st "logic_1"
blo "153000,76000"
)
s (Text
uid 375,0
va (VaSet
)
xt "153000,76000,153000,76000"
blo "153000,76000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
)
)
)
]
shape (Pu
uid 363,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "149000,70000,154000,76000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 364,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*79 (Text
uid 365,0
va (VaSet
font "Verdana,8,1"
)
xt "148910,73700,152010,74700"
st "gates"
blo "148910,74500"
tm "BdLibraryNameMgr"
)
*80 (Text
uid 366,0
va (VaSet
font "Verdana,8,1"
)
xt "148910,74700,152410,75700"
st "logic1"
blo "148910,75500"
tm "CptNameMgr"
)
*81 (Text
uid 367,0
va (VaSet
font "Verdana,8,1"
)
xt "148910,75700,151110,76700"
st "I16"
blo "148910,76500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 368,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 369,0
text (MLText
uid 370,0
va (VaSet
font "Verdana,8,0"
)
xt "149000,78600,149000,78600"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*82 (SaComponent
uid 376,0
optionalChildren [
*83 (CptPort
uid 385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 386,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "81250,70625,82000,71375"
)
tg (CPTG
uid 387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 388,0
va (VaSet
)
xt "83000,70300,84500,71500"
st "D"
blo "83000,71300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*84 (CptPort
uid 389,0
optionalChildren [
*85 (FFT
pts [
"82750,75000"
"82000,75375"
"82000,74625"
]
uid 393,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,74625,82750,75375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 390,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "81250,74625,82000,75375"
)
tg (CPTG
uid 391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 392,0
va (VaSet
)
xt "83000,74400,85800,75600"
st "CLK"
blo "83000,75400"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*86 (CptPort
uid 394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 395,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "84625,77000,85375,77750"
)
tg (CPTG
uid 396,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 397,0
va (VaSet
)
xt "84000,75600,86800,76800"
st "CLR"
blo "84000,76600"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*87 (CptPort
uid 398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 399,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "88000,70625,88750,71375"
)
tg (CPTG
uid 400,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 401,0
va (VaSet
)
xt "85400,70300,87000,71500"
st "Q"
ju 2
blo "87000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 377,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,69000,88000,77000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 378,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 379,0
va (VaSet
)
xt "85600,76700,92200,77900"
st "sequential"
blo "85600,77700"
tm "BdLibraryNameMgr"
)
*89 (Text
uid 380,0
va (VaSet
)
xt "85600,77700,88300,78900"
st "DFF"
blo "85600,78700"
tm "CptNameMgr"
)
*90 (Text
uid 381,0
va (VaSet
)
xt "85600,78700,87500,79900"
st "I3"
blo "85600,79700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 382,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 383,0
text (MLText
uid 384,0
va (VaSet
isHidden 1
)
xt "89000,76400,102400,77600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*91 (SaComponent
uid 402,0
optionalChildren [
*92 (CptPort
uid 411,0
ps "OnEdgeStrategy"
shape (Triangle
uid 412,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "146625,76000,147375,76750"
)
tg (CPTG
uid 413,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 414,0
va (VaSet
isHidden 1
)
xt "148000,75000,152400,76200"
st "logic_1"
blo "148000,76000"
)
s (Text
uid 415,0
va (VaSet
)
xt "148000,76000,148000,76000"
blo "148000,76000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
)
)
)
]
shape (Pu
uid 403,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "144000,70000,149000,76000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 404,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
uid 405,0
va (VaSet
font "Verdana,8,1"
)
xt "143910,73700,147010,74700"
st "gates"
blo "143910,74500"
tm "BdLibraryNameMgr"
)
*94 (Text
uid 406,0
va (VaSet
font "Verdana,8,1"
)
xt "143910,74700,147410,75700"
st "logic1"
blo "143910,75500"
tm "CptNameMgr"
)
*95 (Text
uid 407,0
va (VaSet
font "Verdana,8,1"
)
xt "143910,75700,146110,76700"
st "I17"
blo "143910,76500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 408,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 409,0
text (MLText
uid 410,0
va (VaSet
font "Verdana,8,0"
)
xt "144000,78600,144000,78600"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*96 (SaComponent
uid 416,0
optionalChildren [
*97 (CptPort
uid 425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 426,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126250,76625,127000,77375"
)
tg (CPTG
uid 427,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 428,0
va (VaSet
isHidden 1
)
xt "127000,76700,129300,77900"
st "in1"
blo "127000,77700"
)
s (Text
uid 429,0
va (VaSet
isHidden 1
)
xt "127000,77700,127000,77700"
blo "127000,77700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*98 (CptPort
uid 430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 431,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "132000,76625,132750,77375"
)
tg (CPTG
uid 432,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 433,0
va (VaSet
isHidden 1
)
xt "129000,76700,132000,77900"
st "out1"
ju 2
blo "132000,77700"
)
s (Text
uid 434,0
va (VaSet
isHidden 1
)
xt "132000,77700,132000,77700"
ju 2
blo "132000,77700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "127000,74000,132000,80000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 418,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 419,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,72700,131010,73700"
st "gates"
blo "127910,73500"
tm "BdLibraryNameMgr"
)
*100 (Text
uid 420,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,73700,134810,74700"
st "bufferUlogic"
blo "127910,74500"
tm "CptNameMgr"
)
*101 (Text
uid 421,0
va (VaSet
font "Verdana,8,1"
)
xt "127910,73700,130110,74700"
st "I37"
blo "127910,74500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 422,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 423,0
text (MLText
uid 424,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "127000,82600,141100,83600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*102 (PortIoOut
uid 435,0
shape (CompositeShape
uid 436,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 437,0
sl 0
ro 270
xt "160500,77625,162000,78375"
)
(Line
uid 438,0
sl 0
ro 270
xt "160000,78000,160500,78000"
pts [
"160000,78000"
"160500,78000"
]
)
]
)
tg (WTG
uid 439,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 440,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "163000,77300,170100,78700"
st "motorOn1"
blo "163000,78500"
tm "WireNameMgr"
)
s (Text
uid 441,0
va (VaSet
font "Verdana,12,0"
)
xt "163000,78700,163000,78700"
blo "163000,78700"
tm "SignalTypeMgr"
)
)
)
*103 (PortIoOut
uid 442,0
shape (CompositeShape
uid 443,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 444,0
sl 0
ro 270
xt "160500,79625,162000,80375"
)
(Line
uid 445,0
sl 0
ro 270
xt "160000,80000,160500,80000"
pts [
"160000,80000"
"160500,80000"
]
)
]
)
tg (WTG
uid 446,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 447,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "163000,79300,170100,80700"
st "motorOn2"
blo "163000,80500"
tm "WireNameMgr"
)
s (Text
uid 448,0
va (VaSet
font "Verdana,12,0"
)
xt "163000,80700,163000,80700"
blo "163000,80700"
tm "SignalTypeMgr"
)
)
)
*104 (SaComponent
uid 449,0
optionalChildren [
*105 (CptPort
uid 458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 459,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73250,82625,74000,83375"
)
tg (CPTG
uid 460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 461,0
va (VaSet
isHidden 1
)
xt "74000,82500,76300,83700"
st "in1"
blo "74000,83500"
)
s (Text
uid 462,0
va (VaSet
isHidden 1
)
xt "74000,83500,74000,83500"
blo "74000,83500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*106 (CptPort
uid 463,0
optionalChildren [
*107 (Circle
uid 468,0
va (VaSet
fg "0,65535,0"
)
xt "79000,82625,79750,83375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 464,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "79750,82625,80500,83375"
)
tg (CPTG
uid 465,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 466,0
va (VaSet
isHidden 1
)
xt "75750,82500,78750,83700"
st "out1"
ju 2
blo "78750,83500"
)
s (Text
uid 467,0
va (VaSet
isHidden 1
)
xt "78750,83500,78750,83500"
ju 2
blo "78750,83500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,80000,79000,86000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 451,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
uid 452,0
va (VaSet
isHidden 1
)
xt "74910,78700,78410,79900"
st "gates"
blo "74910,79700"
tm "BdLibraryNameMgr"
)
*109 (Text
uid 453,0
va (VaSet
isHidden 1
)
xt "74910,79700,79510,80900"
st "inverter"
blo "74910,80700"
tm "CptNameMgr"
)
*110 (Text
uid 454,0
va (VaSet
)
xt "74910,79700,77510,80900"
st "I10"
blo "74910,80700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 455,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 456,0
text (MLText
uid 457,0
va (VaSet
isHidden 1
)
xt "74000,86400,87400,87600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*111 (PortIoIn
uid 469,0
shape (CompositeShape
uid 470,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 471,0
sl 0
ro 270
xt "67000,82625,68500,83375"
)
(Line
uid 472,0
sl 0
ro 270
xt "68500,83000,69000,83000"
pts [
"68500,83000"
"69000,83000"
]
)
]
)
tg (WTG
uid 473,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 474,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "60800,82300,66000,83700"
st "stop_n"
ju 2
blo "66000,83500"
tm "WireNameMgr"
)
s (Text
uid 475,0
va (VaSet
)
xt "60800,83700,60800,83700"
ju 2
blo "60800,83700"
tm "SignalTypeMgr"
)
)
)
*112 (SaComponent
uid 476,0
optionalChildren [
*113 (CptPort
uid 485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 486,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126250,84625,127000,85375"
)
tg (CPTG
uid 487,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 488,0
va (VaSet
isHidden 1
)
xt "127000,84700,129300,85900"
st "in1"
blo "127000,85700"
)
s (Text
uid 489,0
va (VaSet
isHidden 1
)
xt "127000,85700,127000,85700"
blo "127000,85700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*114 (CptPort
uid 490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 491,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "132000,84625,132750,85375"
)
tg (CPTG
uid 492,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 493,0
va (VaSet
isHidden 1
)
xt "129000,84700,132000,85900"
st "out1"
ju 2
blo "132000,85700"
)
s (Text
uid 494,0
va (VaSet
isHidden 1
)
xt "132000,85700,132000,85700"
ju 2
blo "132000,85700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 477,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "127000,82000,132000,88000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 478,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
uid 479,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,80700,131010,81700"
st "gates"
blo "127910,81500"
tm "BdLibraryNameMgr"
)
*116 (Text
uid 480,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "127910,81700,134810,82700"
st "bufferUlogic"
blo "127910,82500"
tm "CptNameMgr"
)
*117 (Text
uid 481,0
va (VaSet
font "Verdana,8,1"
)
xt "127910,81700,130110,82700"
st "I38"
blo "127910,82500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 482,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 483,0
text (MLText
uid 484,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "127000,90600,141100,91600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*118 (SaComponent
uid 495,0
optionalChildren [
*119 (CptPort
uid 504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 505,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "81250,82625,82000,83375"
)
tg (CPTG
uid 506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 507,0
va (VaSet
)
xt "83000,82300,84500,83500"
st "D"
blo "83000,83300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*120 (CptPort
uid 508,0
optionalChildren [
*121 (FFT
pts [
"82750,87000"
"82000,87375"
"82000,86625"
]
uid 512,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,86625,82750,87375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 509,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "81250,86625,82000,87375"
)
tg (CPTG
uid 510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 511,0
va (VaSet
)
xt "83000,86400,85800,87600"
st "CLK"
blo "83000,87400"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*122 (CptPort
uid 513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 514,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "84625,89000,85375,89750"
)
tg (CPTG
uid 515,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 516,0
va (VaSet
)
xt "84000,87600,86800,88800"
st "CLR"
blo "84000,88600"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*123 (CptPort
uid 517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 518,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "88000,82625,88750,83375"
)
tg (CPTG
uid 519,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 520,0
va (VaSet
)
xt "85400,82300,87000,83500"
st "Q"
ju 2
blo "87000,83300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 496,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,81000,88000,89000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 497,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*124 (Text
uid 498,0
va (VaSet
)
xt "85600,88700,92200,89900"
st "sequential"
blo "85600,89700"
tm "BdLibraryNameMgr"
)
*125 (Text
uid 499,0
va (VaSet
)
xt "85600,89700,88300,90900"
st "DFF"
blo "85600,90700"
tm "CptNameMgr"
)
*126 (Text
uid 500,0
va (VaSet
)
xt "85600,90700,87500,91900"
st "I4"
blo "85600,91700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 501,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 502,0
text (MLText
uid 503,0
va (VaSet
isHidden 1
)
xt "89000,88400,102400,89600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*127 (SaComponent
uid 521,0
optionalChildren [
*128 (CptPort
uid 530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 531,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "144250,90625,145000,91375"
)
tg (CPTG
uid 532,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 533,0
va (VaSet
isHidden 1
)
xt "145000,90500,147300,91700"
st "in1"
blo "145000,91500"
)
s (Text
uid 534,0
va (VaSet
isHidden 1
)
xt "145000,91500,145000,91500"
blo "145000,91500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*129 (CptPort
uid 535,0
optionalChildren [
*130 (Circle
uid 540,0
va (VaSet
fg "0,65535,0"
)
xt "150000,92625,150750,93375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 536,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "150750,92625,151500,93375"
)
tg (CPTG
uid 537,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 538,0
va (VaSet
isHidden 1
)
xt "146750,92500,149750,93700"
st "out1"
ju 2
blo "149750,93500"
)
s (Text
uid 539,0
va (VaSet
isHidden 1
)
xt "149750,93500,149750,93500"
ju 2
blo "149750,93500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "145000,90000,150000,96000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 523,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
uid 524,0
va (VaSet
isHidden 1
)
xt "145910,88700,149410,89900"
st "gates"
blo "145910,89700"
tm "BdLibraryNameMgr"
)
*132 (Text
uid 525,0
va (VaSet
isHidden 1
)
xt "145910,89700,150510,90900"
st "inverter"
blo "145910,90700"
tm "CptNameMgr"
)
*133 (Text
uid 526,0
va (VaSet
)
xt "145910,89700,148510,90900"
st "I15"
blo "145910,90700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 527,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 528,0
text (MLText
uid 529,0
va (VaSet
isHidden 1
)
xt "145000,96400,158400,97600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*134 (PortIoOut
uid 541,0
shape (CompositeShape
uid 542,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 543,0
sl 0
ro 270
xt "160500,92625,162000,93375"
)
(Line
uid 544,0
sl 0
ro 270
xt "160000,93000,160500,93000"
pts [
"160000,93000"
"160500,93000"
]
)
]
)
tg (WTG
uid 545,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 546,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "163000,92300,168200,93700"
st "coil1_n"
blo "163000,93500"
tm "WireNameMgr"
)
s (Text
uid 547,0
va (VaSet
)
xt "163000,93700,163000,93700"
blo "163000,93700"
tm "SignalTypeMgr"
)
)
)
*135 (PortIoIn
uid 548,0
shape (CompositeShape
uid 549,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 550,0
sl 0
ro 270
xt "67000,94625,68500,95375"
)
(Line
uid 551,0
sl 0
ro 270
xt "68500,95000,69000,95000"
pts [
"68500,95000"
"69000,95000"
]
)
]
)
tg (WTG
uid 552,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 553,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "58600,94300,66000,95700"
st "button4_n"
ju 2
blo "66000,95500"
tm "WireNameMgr"
)
s (Text
uid 554,0
va (VaSet
)
xt "58600,95700,58600,95700"
ju 2
blo "58600,95700"
tm "SignalTypeMgr"
)
)
)
*136 (SaComponent
uid 555,0
optionalChildren [
*137 (CptPort
uid 564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 565,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73250,94625,74000,95375"
)
tg (CPTG
uid 566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 567,0
va (VaSet
isHidden 1
)
xt "74000,94500,76300,95700"
st "in1"
blo "74000,95500"
)
s (Text
uid 568,0
va (VaSet
isHidden 1
)
xt "74000,95500,74000,95500"
blo "74000,95500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*138 (CptPort
uid 569,0
optionalChildren [
*139 (Circle
uid 574,0
va (VaSet
fg "0,65535,0"
)
xt "79000,94625,79750,95375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 570,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "79750,94625,80500,95375"
)
tg (CPTG
uid 571,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 572,0
va (VaSet
isHidden 1
)
xt "75750,94500,78750,95700"
st "out1"
ju 2
blo "78750,95500"
)
s (Text
uid 573,0
va (VaSet
isHidden 1
)
xt "78750,95500,78750,95500"
ju 2
blo "78750,95500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 556,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,92000,79000,98000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 557,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
uid 558,0
va (VaSet
isHidden 1
)
xt "74910,90700,78410,91900"
st "gates"
blo "74910,91700"
tm "BdLibraryNameMgr"
)
*141 (Text
uid 559,0
va (VaSet
isHidden 1
)
xt "74910,91700,79510,92900"
st "inverter"
blo "74910,92700"
tm "CptNameMgr"
)
*142 (Text
uid 560,0
va (VaSet
)
xt "74910,91700,77510,92900"
st "I29"
blo "74910,92700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 561,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 562,0
text (MLText
uid 563,0
va (VaSet
isHidden 1
)
xt "74000,98400,87400,99600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*143 (SaComponent
uid 575,0
optionalChildren [
*144 (CptPort
uid 584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 585,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "81250,94625,82000,95375"
)
tg (CPTG
uid 586,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 587,0
va (VaSet
)
xt "83000,94300,84500,95500"
st "D"
blo "83000,95300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*145 (CptPort
uid 588,0
optionalChildren [
*146 (FFT
pts [
"82750,99000"
"82000,99375"
"82000,98625"
]
uid 592,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,98625,82750,99375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 589,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "81250,98625,82000,99375"
)
tg (CPTG
uid 590,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 591,0
va (VaSet
)
xt "83000,98400,85800,99600"
st "CLK"
blo "83000,99400"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*147 (CptPort
uid 593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 594,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "84625,101000,85375,101750"
)
tg (CPTG
uid 595,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 596,0
va (VaSet
)
xt "84000,99600,86800,100800"
st "CLR"
blo "84000,100600"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*148 (CptPort
uid 597,0
ps "OnEdgeStrategy"
shape (Triangle
uid 598,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "88000,94625,88750,95375"
)
tg (CPTG
uid 599,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 600,0
va (VaSet
)
xt "85400,94300,87000,95500"
st "Q"
ju 2
blo "87000,95300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 576,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,93000,88000,101000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 577,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
uid 578,0
va (VaSet
)
xt "85600,100700,92200,101900"
st "sequential"
blo "85600,101700"
tm "BdLibraryNameMgr"
)
*150 (Text
uid 579,0
va (VaSet
)
xt "85600,101700,88300,102900"
st "DFF"
blo "85600,102700"
tm "CptNameMgr"
)
*151 (Text
uid 580,0
va (VaSet
)
xt "85600,102700,88200,103900"
st "I30"
blo "85600,103700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 581,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 582,0
text (MLText
uid 583,0
va (VaSet
isHidden 1
)
xt "89000,100400,102400,101600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*152 (SaComponent
uid 601,0
optionalChildren [
*153 (CptPort
uid 610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 611,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "144250,96625,145000,97375"
)
tg (CPTG
uid 612,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 613,0
va (VaSet
isHidden 1
)
xt "145000,96500,147300,97700"
st "in1"
blo "145000,97500"
)
s (Text
uid 614,0
va (VaSet
isHidden 1
)
xt "145000,97500,145000,97500"
blo "145000,97500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*154 (CptPort
uid 615,0
optionalChildren [
*155 (Circle
uid 620,0
va (VaSet
fg "0,65535,0"
)
xt "150000,98625,150750,99375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 616,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "150750,98625,151500,99375"
)
tg (CPTG
uid 617,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 618,0
va (VaSet
isHidden 1
)
xt "310751,215834,313751,217034"
st "out1"
ju 2
blo "313751,216834"
)
s (Text
uid 619,0
va (VaSet
isHidden 1
)
xt "313751,216834,313751,216834"
ju 2
blo "313751,216834"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 602,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "145000,96000,150000,102000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 603,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*156 (Text
uid 604,0
va (VaSet
isHidden 1
)
xt "145910,94700,149410,95900"
st "gates"
blo "145910,95700"
tm "BdLibraryNameMgr"
)
*157 (Text
uid 605,0
va (VaSet
isHidden 1
)
xt "145910,95700,150510,96900"
st "inverter"
blo "145910,96700"
tm "CptNameMgr"
)
*158 (Text
uid 606,0
va (VaSet
)
xt "145910,95700,148510,96900"
st "I14"
blo "145910,96700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 607,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 608,0
text (MLText
uid 609,0
va (VaSet
isHidden 1
)
xt "145000,102400,158400,103600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*159 (PortIoOut
uid 621,0
shape (CompositeShape
uid 622,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 623,0
sl 0
ro 270
xt "160500,98625,162000,99375"
)
(Line
uid 624,0
sl 0
ro 270
xt "160000,99000,160500,99000"
pts [
"160000,99000"
"160500,99000"
]
)
]
)
tg (WTG
uid 625,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 626,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "163000,98300,168200,99700"
st "coil2_n"
blo "163000,99500"
tm "WireNameMgr"
)
s (Text
uid 627,0
va (VaSet
)
xt "163000,99700,163000,99700"
blo "163000,99700"
tm "SignalTypeMgr"
)
)
)
*160 (SaComponent
uid 628,0
optionalChildren [
*161 (CptPort
uid 637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 638,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "144250,102625,145000,103375"
)
tg (CPTG
uid 639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 640,0
va (VaSet
isHidden 1
)
xt "145000,102500,147300,103700"
st "in1"
blo "145000,103500"
)
s (Text
uid 641,0
va (VaSet
isHidden 1
)
xt "145000,103500,145000,103500"
blo "145000,103500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*162 (CptPort
uid 642,0
optionalChildren [
*163 (Circle
uid 647,0
va (VaSet
fg "0,65535,0"
)
xt "150000,104625,150750,105375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 643,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "150750,104625,151500,105375"
)
tg (CPTG
uid 644,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 645,0
va (VaSet
isHidden 1
)
xt "146750,104500,149750,105700"
st "out1"
ju 2
blo "149750,105500"
)
s (Text
uid 646,0
va (VaSet
isHidden 1
)
xt "149750,105500,149750,105500"
ju 2
blo "149750,105500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "145000,102000,150000,108000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 630,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*164 (Text
uid 631,0
va (VaSet
isHidden 1
)
xt "145910,100700,149410,101900"
st "gates"
blo "145910,101700"
tm "BdLibraryNameMgr"
)
*165 (Text
uid 632,0
va (VaSet
isHidden 1
)
xt "145910,101700,150510,102900"
st "inverter"
blo "145910,102700"
tm "CptNameMgr"
)
*166 (Text
uid 633,0
va (VaSet
)
xt "145910,101700,148510,102900"
st "I13"
blo "145910,102700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 634,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 635,0
text (MLText
uid 636,0
va (VaSet
isHidden 1
)
xt "145000,108400,158400,109600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*167 (PortIoOut
uid 648,0
shape (CompositeShape
uid 649,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 650,0
sl 0
ro 270
xt "160500,104625,162000,105375"
)
(Line
uid 651,0
sl 0
ro 270
xt "160000,105000,160500,105000"
pts [
"160000,105000"
"160500,105000"
]
)
]
)
tg (WTG
uid 652,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 653,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "163000,104300,168200,105700"
st "coil3_n"
blo "163000,105500"
tm "WireNameMgr"
)
s (Text
uid 654,0
va (VaSet
)
xt "163000,105700,163000,105700"
blo "163000,105700"
tm "SignalTypeMgr"
)
)
)
*168 (PortIoIn
uid 655,0
shape (CompositeShape
uid 656,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 657,0
sl 0
ro 270
xt "67000,108625,68500,109375"
)
(Line
uid 658,0
sl 0
ro 270
xt "68500,109000,69000,109000"
pts [
"68500,109000"
"69000,109000"
]
)
]
)
tg (WTG
uid 659,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 660,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "59300,108300,66000,109700"
st "sensor_n"
ju 2
blo "66000,109500"
tm "WireNameMgr"
)
s (Text
uid 661,0
va (VaSet
)
xt "59300,109700,59300,109700"
ju 2
blo "59300,109700"
tm "SignalTypeMgr"
)
)
)
*169 (SaComponent
uid 662,0
optionalChildren [
*170 (CptPort
uid 671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 672,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73250,108625,74000,109375"
)
tg (CPTG
uid 673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 674,0
va (VaSet
isHidden 1
)
xt "129600,108500,131900,109700"
st "in1"
blo "129600,109500"
)
s (Text
uid 675,0
va (VaSet
isHidden 1
)
xt "129600,109500,129600,109500"
blo "129600,109500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*171 (CptPort
uid 676,0
optionalChildren [
*172 (Circle
uid 681,0
va (VaSet
fg "0,65535,0"
)
xt "79000,108625,79750,109375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 677,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "79750,108625,80500,109375"
)
tg (CPTG
uid 678,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 679,0
va (VaSet
isHidden 1
)
xt "132150,108500,135150,109700"
st "out1"
ju 2
blo "135150,109500"
)
s (Text
uid 680,0
va (VaSet
isHidden 1
)
xt "135150,109500,135150,109500"
ju 2
blo "135150,109500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 663,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,106000,79000,112000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 664,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*173 (Text
uid 665,0
va (VaSet
isHidden 1
)
xt "74910,104700,78410,105900"
st "gates"
blo "74910,105700"
tm "BdLibraryNameMgr"
)
*174 (Text
uid 666,0
va (VaSet
isHidden 1
)
xt "74910,105700,79510,106900"
st "inverter"
blo "74910,106700"
tm "CptNameMgr"
)
*175 (Text
uid 667,0
va (VaSet
)
xt "74910,105700,76810,106900"
st "I8"
blo "74910,106700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 668,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 669,0
text (MLText
uid 670,0
va (VaSet
isHidden 1
)
xt "74000,112400,87400,113600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*176 (PortIoOut
uid 682,0
shape (CompositeShape
uid 683,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 684,0
sl 0
ro 270
xt "160500,110625,162000,111375"
)
(Line
uid 685,0
sl 0
ro 270
xt "160000,111000,160500,111000"
pts [
"160000,111000"
"160500,111000"
]
)
]
)
tg (WTG
uid 686,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 687,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "163000,110300,168200,111700"
st "coil4_n"
blo "163000,111500"
tm "WireNameMgr"
)
s (Text
uid 688,0
va (VaSet
)
xt "163000,111700,163000,111700"
blo "163000,111700"
tm "SignalTypeMgr"
)
)
)
*177 (SaComponent
uid 689,0
optionalChildren [
*178 (CptPort
uid 698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 699,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "144250,110625,145000,111375"
)
tg (CPTG
uid 700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 701,0
va (VaSet
isHidden 1
)
xt "145000,110500,147300,111700"
st "in1"
blo "145000,111500"
)
s (Text
uid 702,0
va (VaSet
isHidden 1
)
xt "145000,111500,145000,111500"
blo "145000,111500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*179 (CptPort
uid 703,0
optionalChildren [
*180 (Circle
uid 708,0
va (VaSet
fg "0,65535,0"
)
xt "150000,110625,150750,111375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 704,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "150750,110625,151500,111375"
)
tg (CPTG
uid 705,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 706,0
va (VaSet
isHidden 1
)
xt "146750,110500,149750,111700"
st "out1"
ju 2
blo "149750,111500"
)
s (Text
uid 707,0
va (VaSet
isHidden 1
)
xt "149750,111500,149750,111500"
ju 2
blo "149750,111500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 690,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "145000,108000,150000,114000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 691,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
uid 692,0
va (VaSet
isHidden 1
)
xt "145910,106700,149410,107900"
st "gates"
blo "145910,107700"
tm "BdLibraryNameMgr"
)
*182 (Text
uid 693,0
va (VaSet
isHidden 1
)
xt "145910,107700,150510,108900"
st "inverter"
blo "145910,108700"
tm "CptNameMgr"
)
*183 (Text
uid 694,0
va (VaSet
)
xt "145910,107700,148510,108900"
st "I12"
blo "145910,108700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 695,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 696,0
text (MLText
uid 697,0
va (VaSet
isHidden 1
)
xt "145000,114400,158400,115600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*184 (SaComponent
uid 709,0
optionalChildren [
*185 (CptPort
uid 718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 719,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "81250,108625,82000,109375"
)
tg (CPTG
uid 720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 721,0
va (VaSet
)
xt "83000,108300,84500,109500"
st "D"
blo "83000,109300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*186 (CptPort
uid 722,0
optionalChildren [
*187 (FFT
pts [
"82750,113000"
"82000,113375"
"82000,112625"
]
uid 726,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,112625,82750,113375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 723,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "81250,112625,82000,113375"
)
tg (CPTG
uid 724,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 725,0
va (VaSet
)
xt "83000,112400,85800,113600"
st "CLK"
blo "83000,113400"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*188 (CptPort
uid 727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 728,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "84625,115000,85375,115750"
)
tg (CPTG
uid 729,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 730,0
va (VaSet
)
xt "84400,113600,87200,114800"
st "CLR"
blo "84400,114600"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*189 (CptPort
uid 731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 732,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "88000,108625,88750,109375"
)
tg (CPTG
uid 733,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 734,0
va (VaSet
)
xt "85400,108300,87000,109500"
st "Q"
ju 2
blo "87000,109300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 710,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,107000,88000,115000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 711,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*190 (Text
uid 712,0
va (VaSet
)
xt "85600,114700,92200,115900"
st "sequential"
blo "85600,115700"
tm "BdLibraryNameMgr"
)
*191 (Text
uid 713,0
va (VaSet
)
xt "85600,115700,88300,116900"
st "DFF"
blo "85600,116700"
tm "CptNameMgr"
)
*192 (Text
uid 714,0
va (VaSet
)
xt "85600,116700,87500,117900"
st "I5"
blo "85600,117700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 715,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 716,0
text (MLText
uid 717,0
va (VaSet
isHidden 1
)
xt "89000,114400,102400,115600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*193 (SaComponent
uid 735,0
optionalChildren [
*194 (CptPort
uid 744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 745,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108250,122625,109000,123375"
)
tg (CPTG
uid 746,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 747,0
va (VaSet
)
xt "110000,122400,113400,123600"
st "clock"
blo "110000,123400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
)
)
)
*195 (CptPort
uid 748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108250,124625,109000,125375"
)
tg (CPTG
uid 750,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 751,0
va (VaSet
)
xt "110000,124400,113300,125600"
st "reset"
blo "110000,125400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
*196 (CptPort
uid 752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 753,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,104625,125750,105375"
)
tg (CPTG
uid 754,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 755,0
va (VaSet
)
xt "120800,104500,124000,105700"
st "coil1"
ju 2
blo "124000,105500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil1"
t "std_uLogic"
o 14
)
)
)
*197 (CptPort
uid 756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 757,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108250,104625,109000,105375"
)
tg (CPTG
uid 758,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 759,0
va (VaSet
)
xt "110000,104400,114100,105600"
st "restart"
blo "110000,105400"
)
)
thePort (LogicalPort
decl (Decl
n "restart"
t "std_uLogic"
o 4
)
)
)
*198 (CptPort
uid 760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 761,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108250,106625,109000,107375"
)
tg (CPTG
uid 762,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 763,0
va (VaSet
)
xt "110000,106400,113100,107600"
st "start"
blo "110000,107400"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_uLogic"
o 6
)
)
)
*199 (CptPort
uid 764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108250,108625,109000,109375"
)
tg (CPTG
uid 766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 767,0
va (VaSet
)
xt "110000,108400,112900,109600"
st "stop"
blo "110000,109400"
)
)
thePort (LogicalPort
decl (Decl
n "stop"
t "std_uLogic"
o 7
)
)
)
*200 (CptPort
uid 768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 769,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,106625,125750,107375"
)
tg (CPTG
uid 770,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 771,0
va (VaSet
)
xt "120800,106500,124000,107700"
st "coil2"
ju 2
blo "124000,107500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil2"
t "std_uLogic"
o 15
)
)
)
*201 (CptPort
uid 772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 773,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,108625,125750,109375"
)
tg (CPTG
uid 774,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 775,0
va (VaSet
)
xt "120800,108500,124000,109700"
st "coil3"
ju 2
blo "124000,109500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil3"
t "std_uLogic"
o 16
)
)
)
*202 (CptPort
uid 776,0
ps "OnEdgeStrategy"
shape (Triangle
uid 777,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,110625,125750,111375"
)
tg (CPTG
uid 778,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 779,0
va (VaSet
)
xt "120800,110500,124000,111700"
st "coil4"
ju 2
blo "124000,111500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil4"
t "std_uLogic"
o 17
)
)
)
*203 (CptPort
uid 780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 781,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108250,114625,109000,115375"
)
tg (CPTG
uid 782,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 783,0
va (VaSet
)
xt "110000,114300,114100,115500"
st "sensor"
blo "110000,115300"
)
)
thePort (LogicalPort
decl (Decl
n "sensor"
t "std_uLogic"
o 5
)
)
)
*204 (CptPort
uid 784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 785,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108250,120625,109000,121375"
)
tg (CPTG
uid 786,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 787,0
va (VaSet
)
xt "110000,120400,115400,121600"
st "testMode"
blo "110000,121400"
)
)
thePort (LogicalPort
decl (Decl
n "testMode"
t "std_uLogic"
o 8
)
)
)
*205 (CptPort
uid 788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 789,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116625,100250,117375,101000"
)
tg (CPTG
uid 790,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 791,0
va (VaSet
)
xt "115000,101000,119600,102200"
st "testOut"
blo "115000,102000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 18
)
)
)
*206 (CptPort
uid 792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 793,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,116625,125750,117375"
)
tg (CPTG
uid 794,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 795,0
va (VaSet
)
xt "121200,116400,124000,117600"
st "SCL"
ju 2
blo "124000,117400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCL"
t "std_uLogic"
o 12
)
)
)
*207 (CptPort
uid 796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 797,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,118625,125750,119375"
)
tg (CPTG
uid 798,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 799,0
va (VaSet
)
xt "122100,118400,124000,119600"
st "SI"
ju 2
blo "124000,119400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SI"
t "std_uLogic"
o 13
)
)
)
*208 (CptPort
uid 800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 801,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,120625,125750,121375"
)
tg (CPTG
uid 802,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 803,0
va (VaSet
)
xt "121800,120400,124000,121600"
st "A0"
ju 2
blo "124000,121400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "A0"
t "std_uLogic"
o 9
)
)
)
*209 (CptPort
uid 804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108250,110625,109000,111375"
)
tg (CPTG
uid 806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 807,0
va (VaSet
)
xt "110000,110400,114600,111600"
st "button4"
blo "110000,111400"
)
)
thePort (LogicalPort
decl (Decl
n "button4"
t "std_uLogic"
o 1
)
)
)
*210 (CptPort
uid 808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 809,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,122625,125750,123375"
)
tg (CPTG
uid 810,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 811,0
va (VaSet
)
xt "120000,122400,124000,123600"
st "RST_n"
ju 2
blo "124000,123400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RST_n"
t "std_uLogic"
o 11
)
)
)
*211 (CptPort
uid 812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 813,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,114625,125750,115375"
)
tg (CPTG
uid 814,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 815,0
va (VaSet
)
xt "119900,114400,124000,115600"
st "CS1_n"
ju 2
blo "124000,115400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CS1_n"
t "std_uLogic"
o 10
)
)
)
]
shape (Rectangle
uid 736,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "109000,101000,125000,127000"
)
oxt "39000,4000,55000,30000"
ttg (MlTextGroup
uid 737,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
uid 738,0
va (VaSet
font "Verdana,9,1"
)
xt "109100,126700,116700,127900"
st "Chronometer"
blo "109100,127700"
tm "BdLibraryNameMgr"
)
*213 (Text
uid 739,0
va (VaSet
font "Verdana,9,1"
)
xt "109100,127900,116800,129100"
st "chronoCircuit"
blo "109100,128900"
tm "CptNameMgr"
)
*214 (Text
uid 740,0
va (VaSet
font "Verdana,9,1"
)
xt "109100,129100,110800,130300"
st "I0"
blo "109100,130100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 741,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 742,0
text (MLText
uid 743,0
va (VaSet
)
xt "109000,130200,136300,138600"
st "clockFrequency  = clockFrequency     ( real     )  
lcdSpiFrequency = lcdSpiFrequency    ( real     )  
pwmFrequency    = pwmFrequency       ( real     )  
stepFrequency   = stepFrequency      ( real     )  
amplitudeBitNb  = amplitudeBitNb     ( positive )  
testLineNb      = testLineNb         ( positive )  
holdAmplitude   = holdAmplitude      ( natural  )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "lcdSpiFrequency"
type "real"
value "lcdSpiFrequency"
)
(GiElement
name "pwmFrequency"
type "real"
value "pwmFrequency"
)
(GiElement
name "stepFrequency"
type "real"
value "stepFrequency"
)
(GiElement
name "amplitudeBitNb"
type "positive"
value "amplitudeBitNb"
)
(GiElement
name "testLineNb"
type "positive"
value "testLineNb"
)
(GiElement
name "holdAmplitude"
type "natural"
value "holdAmplitude"
)
]
)
connectByName 1
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*215 (PortIoOut
uid 816,0
shape (CompositeShape
uid 817,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 818,0
sl 0
ro 270
xt "160500,114625,162000,115375"
)
(Line
uid 819,0
sl 0
ro 270
xt "160000,115000,160500,115000"
pts [
"160000,115000"
"160500,115000"
]
)
]
)
tg (WTG
uid 820,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 821,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "163000,114300,171200,115700"
st "LCD_CS1_n"
blo "163000,115500"
tm "WireNameMgr"
)
s (Text
uid 822,0
va (VaSet
font "Verdana,12,0"
)
xt "163000,115700,163000,115700"
blo "163000,115700"
tm "SignalTypeMgr"
)
)
)
*216 (PortIoOut
uid 823,0
shape (CompositeShape
uid 824,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 825,0
sl 0
ro 270
xt "160500,116625,162000,117375"
)
(Line
uid 826,0
sl 0
ro 270
xt "160000,117000,160500,117000"
pts [
"160000,117000"
"160500,117000"
]
)
]
)
tg (WTG
uid 827,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 828,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "163000,116300,169500,117700"
st "LCD_SCL"
blo "163000,117500"
tm "WireNameMgr"
)
s (Text
uid 829,0
va (VaSet
font "Verdana,12,0"
)
xt "163000,117700,163000,117700"
blo "163000,117700"
tm "SignalTypeMgr"
)
)
)
*217 (PortIoOut
uid 830,0
shape (CompositeShape
uid 831,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 832,0
sl 0
ro 270
xt "160500,118625,162000,119375"
)
(Line
uid 833,0
sl 0
ro 270
xt "160000,119000,160500,119000"
pts [
"160000,119000"
"160500,119000"
]
)
]
)
tg (WTG
uid 834,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 835,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "163000,118300,168400,119700"
st "LCD_SI"
blo "163000,119500"
tm "WireNameMgr"
)
s (Text
uid 836,0
va (VaSet
font "Verdana,12,0"
)
xt "163000,119700,163000,119700"
blo "163000,119700"
tm "SignalTypeMgr"
)
)
)
*218 (PortIoOut
uid 837,0
shape (CompositeShape
uid 838,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 839,0
sl 0
ro 270
xt "160500,120625,162000,121375"
)
(Line
uid 840,0
sl 0
ro 270
xt "160000,121000,160500,121000"
pts [
"160000,121000"
"160500,121000"
]
)
]
)
tg (WTG
uid 841,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 842,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "163000,120300,168700,121700"
st "LCD_A0"
blo "163000,121500"
tm "WireNameMgr"
)
s (Text
uid 843,0
va (VaSet
font "Verdana,12,0"
)
xt "163000,121700,163000,121700"
blo "163000,121700"
tm "SignalTypeMgr"
)
)
)
*219 (PortIoIn
uid 844,0
shape (CompositeShape
uid 845,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 846,0
sl 0
ro 270
xt "67000,120625,68500,121375"
)
(Line
uid 847,0
sl 0
ro 270
xt "68500,121000,69000,121000"
pts [
"68500,121000"
"69000,121000"
]
)
]
)
tg (WTG
uid 848,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 849,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "59300,120300,66000,121700"
st "testMode"
ju 2
blo "66000,121500"
tm "WireNameMgr"
)
s (Text
uid 850,0
va (VaSet
)
xt "59300,121700,59300,121700"
ju 2
blo "59300,121700"
tm "SignalTypeMgr"
)
)
)
*220 (PortIoOut
uid 851,0
shape (CompositeShape
uid 852,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 853,0
sl 0
ro 270
xt "160500,122625,162000,123375"
)
(Line
uid 854,0
sl 0
ro 270
xt "160000,123000,160500,123000"
pts [
"160000,123000"
"160500,123000"
]
)
]
)
tg (WTG
uid 855,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 856,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "163000,122300,171000,123700"
st "LCD_RST_n"
blo "163000,123500"
tm "WireNameMgr"
)
s (Text
uid 857,0
va (VaSet
font "Verdana,12,0"
)
xt "163000,123700,163000,123700"
blo "163000,123700"
tm "SignalTypeMgr"
)
)
)
*221 (SaComponent
uid 865,0
optionalChildren [
*222 (CptPort
uid 874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 875,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "76625,131000,77375,131750"
)
tg (CPTG
uid 876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 877,0
va (VaSet
isHidden 1
)
xt "78000,130000,82400,131200"
st "logic_1"
blo "78000,131000"
)
s (Text
uid 878,0
va (VaSet
)
xt "78000,131000,78000,131000"
blo "78000,131000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
)
)
)
]
shape (Pu
uid 866,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "74000,125000,79000,131000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 867,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*223 (Text
uid 868,0
va (VaSet
font "Verdana,8,1"
)
xt "73910,128700,77010,129700"
st "gates"
blo "73910,129500"
tm "BdLibraryNameMgr"
)
*224 (Text
uid 869,0
va (VaSet
font "Verdana,8,1"
)
xt "73910,129700,77410,130700"
st "logic1"
blo "73910,130500"
tm "CptNameMgr"
)
*225 (Text
uid 870,0
va (VaSet
font "Verdana,8,1"
)
xt "73910,130700,76110,131700"
st "I28"
blo "73910,131500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 871,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 872,0
text (MLText
uid 873,0
va (VaSet
font "Verdana,8,0"
)
xt "74000,133600,74000,133600"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*226 (SaComponent
uid 879,0
optionalChildren [
*227 (CptPort
uid 888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 889,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "90250,131625,91000,132375"
)
tg (CPTG
uid 890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 891,0
va (VaSet
isHidden 1
)
xt "91000,131500,93300,132700"
st "in1"
blo "91000,132500"
)
s (Text
uid 892,0
va (VaSet
isHidden 1
)
xt "91000,132500,91000,132500"
blo "91000,132500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*228 (CptPort
uid 893,0
optionalChildren [
*229 (Circle
uid 898,0
va (VaSet
fg "0,65535,0"
)
xt "96000,131625,96750,132375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 894,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96750,131625,97500,132375"
)
tg (CPTG
uid 895,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 896,0
va (VaSet
isHidden 1
)
xt "92750,131500,95750,132700"
st "out1"
ju 2
blo "95750,132500"
)
s (Text
uid 897,0
va (VaSet
isHidden 1
)
xt "95750,132500,95750,132500"
ju 2
blo "95750,132500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 880,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,129000,96000,135000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 881,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*230 (Text
uid 882,0
va (VaSet
isHidden 1
)
xt "91910,127700,95410,128900"
st "gates"
blo "91910,128700"
tm "BdLibraryNameMgr"
)
*231 (Text
uid 883,0
va (VaSet
isHidden 1
)
xt "91910,128700,96510,129900"
st "inverter"
blo "91910,129700"
tm "CptNameMgr"
)
*232 (Text
uid 884,0
va (VaSet
)
xt "91910,128700,93810,129900"
st "I7"
blo "91910,129700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 885,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 886,0
text (MLText
uid 887,0
va (VaSet
isHidden 1
)
xt "91000,135400,104400,136600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*233 (SaComponent
uid 899,0
optionalChildren [
*234 (CptPort
uid 908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 909,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "81250,131625,82000,132375"
)
tg (CPTG
uid 910,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 911,0
va (VaSet
)
xt "83000,131300,84500,132500"
st "D"
blo "83000,132300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*235 (CptPort
uid 912,0
optionalChildren [
*236 (FFT
pts [
"82750,136000"
"82000,136375"
"82000,135625"
]
uid 916,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,135625,82750,136375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 913,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "81250,135625,82000,136375"
)
tg (CPTG
uid 914,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 915,0
va (VaSet
)
xt "83000,135400,85800,136600"
st "CLK"
blo "83000,136400"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*237 (CptPort
uid 917,0
ps "OnEdgeStrategy"
shape (Triangle
uid 918,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "84625,138000,85375,138750"
)
tg (CPTG
uid 919,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 920,0
va (VaSet
)
xt "84000,136600,86800,137800"
st "CLR"
blo "84000,137600"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*238 (CptPort
uid 921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 922,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "88000,131625,88750,132375"
)
tg (CPTG
uid 923,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 924,0
va (VaSet
)
xt "85400,131300,87000,132500"
st "Q"
ju 2
blo "87000,132300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 900,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,130000,88000,138000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 901,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*239 (Text
uid 902,0
va (VaSet
)
xt "85600,137700,92200,138900"
st "sequential"
blo "85600,138700"
tm "BdLibraryNameMgr"
)
*240 (Text
uid 903,0
va (VaSet
)
xt "85600,138700,88300,139900"
st "DFF"
blo "85600,139700"
tm "CptNameMgr"
)
*241 (Text
uid 904,0
va (VaSet
)
xt "85600,139700,87500,140900"
st "I6"
blo "85600,140700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 905,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 906,0
text (MLText
uid 907,0
va (VaSet
isHidden 1
)
xt "89000,137400,102400,138600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*242 (SaComponent
uid 925,0
optionalChildren [
*243 (CptPort
uid 934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 935,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73250,141625,74000,142375"
)
tg (CPTG
uid 936,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 937,0
va (VaSet
isHidden 1
)
xt "74000,141500,76300,142700"
st "in1"
blo "74000,142500"
)
s (Text
uid 938,0
va (VaSet
isHidden 1
)
xt "74000,142500,74000,142500"
blo "74000,142500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*244 (CptPort
uid 939,0
optionalChildren [
*245 (Circle
uid 944,0
va (VaSet
fg "0,65535,0"
)
xt "79000,141625,79750,142375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 940,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "79750,141625,80500,142375"
)
tg (CPTG
uid 941,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 942,0
va (VaSet
isHidden 1
)
xt "75750,141500,78750,142700"
st "out1"
ju 2
blo "78750,142500"
)
s (Text
uid 943,0
va (VaSet
isHidden 1
)
xt "78750,142500,78750,142500"
ju 2
blo "78750,142500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 926,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,139000,79000,145000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 927,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*246 (Text
uid 928,0
va (VaSet
isHidden 1
)
xt "74910,137700,78410,138900"
st "gates"
blo "74910,138700"
tm "BdLibraryNameMgr"
)
*247 (Text
uid 929,0
va (VaSet
isHidden 1
)
xt "74910,138700,79510,139900"
st "inverter"
blo "74910,139700"
tm "CptNameMgr"
)
*248 (Text
uid 930,0
va (VaSet
)
xt "74910,138700,76810,139900"
st "I1"
blo "74910,139700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 931,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 932,0
text (MLText
uid 933,0
va (VaSet
isHidden 1
)
xt "74000,145400,87400,146600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*249 (PortIoIn
uid 945,0
shape (CompositeShape
uid 946,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 947,0
sl 0
ro 270
xt "67000,141625,68500,142375"
)
(Line
uid 948,0
sl 0
ro 270
xt "68500,142000,69000,142000"
pts [
"68500,142000"
"69000,142000"
]
)
]
)
tg (WTG
uid 949,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 950,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "60300,141300,66000,142700"
st "reset_n"
ju 2
blo "66000,142500"
tm "WireNameMgr"
)
s (Text
uid 951,0
va (VaSet
)
xt "60300,142700,60300,142700"
ju 2
blo "60300,142700"
tm "SignalTypeMgr"
)
)
)
*250 (Net
uid 1331,0
decl (Decl
n "reset_n"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 1332,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,4400,33000,5400"
st "reset_n      : std_ulogic"
)
)
*251 (Net
uid 1333,0
decl (Decl
n "resetSynch"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 1334,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,45800,36700,46800"
st "SIGNAL resetSynch   : std_ulogic"
)
)
*252 (Net
uid 1335,0
decl (Decl
n "testMode"
t "std_uLogic"
o 3
suid 3,0
)
declText (MLText
uid 1336,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,9400,33600,10400"
st "testMode     : std_uLogic"
)
)
*253 (Net
uid 1337,0
decl (Decl
n "clock_sys"
t "std_ulogic"
o 4
suid 4,0
)
declText (MLText
uid 1338,0
va (VaSet
)
xt "22000,37600,40800,38800"
st "SIGNAL clock_sys    : std_ulogic"
)
)
*254 (Net
uid 1339,0
decl (Decl
n "sensor_n"
t "std_uLogic"
o 5
suid 5,0
)
declText (MLText
uid 1340,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,6400,33500,7400"
st "sensor_n     : std_uLogic"
)
)
*255 (Net
uid 1341,0
decl (Decl
n "sensorSynch"
t "std_uLogic"
o 6
suid 6,0
)
declText (MLText
uid 1342,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,50800,37200,51800"
st "SIGNAL sensorSynch  : std_uLogic"
)
)
*256 (Net
uid 1343,0
decl (Decl
n "stop_n"
t "std_uLogic"
o 7
suid 7,0
)
declText (MLText
uid 1344,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,8400,33200,9400"
st "stop_n       : std_uLogic"
)
)
*257 (Net
uid 1345,0
decl (Decl
n "stopSynch"
t "std_uLogic"
o 8
suid 8,0
)
declText (MLText
uid 1346,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,54800,36900,55800"
st "SIGNAL stopSynch    : std_uLogic"
)
)
*258 (Net
uid 1347,0
decl (Decl
n "coil4_n"
t "std_uLogic"
o 9
suid 9,0
)
declText (MLText
uid 1348,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,22600,33000,23600"
st "coil4_n      : std_uLogic"
)
)
*259 (Net
uid 1349,0
decl (Decl
n "reset"
t "std_ulogic"
o 10
suid 10,0
)
declText (MLText
uid 1350,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,43600,35800,44600"
st "SIGNAL reset        : std_ulogic"
)
)
*260 (Net
uid 1351,0
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 11
suid 11,0
)
declText (MLText
uid 1352,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,55800,47000,56800"
st "SIGNAL testOut      : std_uLogic_vector(1 TO testLineNb)"
)
)
*261 (Net
uid 1353,0
decl (Decl
n "start_n"
t "std_uLogic"
o 12
suid 12,0
)
declText (MLText
uid 1354,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,7400,33000,8400"
st "start_n      : std_uLogic"
)
)
*262 (Net
uid 1355,0
decl (Decl
n "LED2"
t "std_ulogic"
o 13
suid 13,0
)
declText (MLText
uid 1356,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,17400,32900,18400"
st "LED2         : std_ulogic"
)
)
*263 (Net
uid 1357,0
decl (Decl
n "stop"
t "std_uLogic"
o 14
suid 14,0
)
declText (MLText
uid 1358,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,53800,36000,54800"
st "SIGNAL stop         : std_uLogic"
)
)
*264 (Net
uid 1359,0
decl (Decl
n "restart"
t "std_uLogic"
o 15
suid 15,0
)
declText (MLText
uid 1360,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,47800,36000,48800"
st "SIGNAL restart      : std_uLogic"
)
)
*265 (Net
uid 1361,0
decl (Decl
n "coil1"
t "std_uLogic"
o 16
suid 16,0
)
declText (MLText
uid 1362,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,38800,35800,39800"
st "SIGNAL coil1        : std_uLogic"
)
)
*266 (Net
uid 1363,0
decl (Decl
n "sensor"
t "std_uLogic"
o 17
suid 17,0
)
declText (MLText
uid 1364,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,49800,36300,50800"
st "SIGNAL sensor       : std_uLogic"
)
)
*267 (Net
uid 1365,0
decl (Decl
n "LED1"
t "std_uLogic"
o 18
suid 18,0
)
declText (MLText
uid 1366,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,16400,33100,17400"
st "LED1         : std_uLogic"
)
)
*268 (Net
uid 1367,0
decl (Decl
n "coil2_n"
t "std_uLogic"
o 19
suid 19,0
)
declText (MLText
uid 1368,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,20600,33000,21600"
st "coil2_n      : std_uLogic"
)
)
*269 (Net
uid 1369,0
decl (Decl
n "start"
t "std_uLogic"
o 20
suid 20,0
)
declText (MLText
uid 1370,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,51800,35800,52800"
st "SIGNAL start        : std_uLogic"
)
)
*270 (Net
uid 1371,0
decl (Decl
n "coil2"
t "std_uLogic"
o 21
suid 21,0
)
declText (MLText
uid 1372,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,39800,35800,40800"
st "SIGNAL coil2        : std_uLogic"
)
)
*271 (Net
uid 1373,0
decl (Decl
n "startSynch"
t "std_uLogic"
o 22
suid 22,0
)
declText (MLText
uid 1374,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,52800,36700,53800"
st "SIGNAL startSynch   : std_uLogic"
)
)
*272 (Net
uid 1375,0
decl (Decl
n "coil3_n"
t "std_uLogic"
o 23
suid 23,0
)
declText (MLText
uid 1376,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,21600,33000,22600"
st "coil3_n      : std_uLogic"
)
)
*273 (Net
uid 1377,0
decl (Decl
n "restartSynch"
t "std_uLogic"
o 24
suid 24,0
)
declText (MLText
uid 1378,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,48800,36900,49800"
st "SIGNAL restartSynch : std_uLogic"
)
)
*274 (Net
uid 1379,0
decl (Decl
n "coil1_n"
t "std_ulogic"
o 25
suid 25,0
)
declText (MLText
uid 1380,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,19600,32800,20600"
st "coil1_n      : std_ulogic"
)
)
*275 (Net
uid 1381,0
decl (Decl
n "restart_n"
t "std_uLogic"
o 26
suid 26,0
)
declText (MLText
uid 1382,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,5400,33200,6400"
st "restart_n    : std_uLogic"
)
)
*276 (Net
uid 1383,0
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 27
suid 27,0
)
declText (MLText
uid 1384,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,46800,37100,47800"
st "SIGNAL resetSynch_n : std_ulogic"
)
)
*277 (Net
uid 1385,0
decl (Decl
n "motorOn2"
t "std_ulogic"
o 28
suid 28,0
)
declText (MLText
uid 1386,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,25400,33700,26400"
st "motorOn2     : std_ulogic"
)
)
*278 (Net
uid 1387,0
decl (Decl
n "LEDs_n"
t "std_ulogic_vector"
b "(1 TO 8)"
o 29
suid 29,0
)
declText (MLText
uid 1388,0
va (VaSet
)
xt "22000,18400,44900,19600"
st "LEDs_n       : std_ulogic_vector(1 TO 8)"
)
)
*279 (Net
uid 1389,0
decl (Decl
n "reset1"
t "std_ulogic"
o 30
suid 30,0
)
declText (MLText
uid 1390,0
va (VaSet
)
xt "22000,44600,39900,45800"
st "SIGNAL reset1       : std_ulogic"
)
)
*280 (Net
uid 1391,0
decl (Decl
n "coil3"
t "std_uLogic"
o 31
suid 31,0
)
declText (MLText
uid 1392,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,40800,35800,41800"
st "SIGNAL coil3        : std_uLogic"
)
)
*281 (Net
uid 1393,0
decl (Decl
n "motorOn1"
t "std_ulogic"
o 32
suid 32,0
)
declText (MLText
uid 1394,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,24400,33700,25400"
st "motorOn1     : std_ulogic"
)
)
*282 (Net
uid 1395,0
decl (Decl
n "button4"
t "std_uLogic"
o 33
suid 33,0
)
declText (MLText
uid 1396,0
va (VaSet
)
xt "22000,34400,40500,35600"
st "SIGNAL button4      : std_uLogic"
)
)
*283 (Net
uid 1397,0
decl (Decl
n "LCD_CS1_n"
t "std_uLogic"
o 34
suid 34,0
)
declText (MLText
uid 1398,0
va (VaSet
)
xt "22000,11600,37700,12800"
st "LCD_CS1_n    : std_uLogic"
)
)
*284 (Net
uid 1399,0
decl (Decl
n "LCD_SCL"
t "std_uLogic"
o 35
suid 35,0
)
declText (MLText
uid 1400,0
va (VaSet
)
xt "22000,14000,37000,15200"
st "LCD_SCL      : std_uLogic"
)
)
*285 (Net
uid 1401,0
decl (Decl
n "button4_n"
t "std_uLogic"
o 36
suid 36,0
)
declText (MLText
uid 1402,0
va (VaSet
)
xt "22000,2400,36600,3600"
st "button4_n    : std_uLogic"
)
)
*286 (Net
uid 1403,0
decl (Decl
n "coil4"
t "std_uLogic"
o 37
suid 37,0
)
declText (MLText
uid 1404,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,41800,35800,42800"
st "SIGNAL coil4        : std_uLogic"
)
)
*287 (Net
uid 1405,0
decl (Decl
n "button4Synch"
t "std_uLogic"
o 38
suid 38,0
)
declText (MLText
uid 1406,0
va (VaSet
)
xt "22000,35600,42100,36800"
st "SIGNAL button4Synch : std_uLogic"
)
)
*288 (Net
uid 1407,0
decl (Decl
n "LCD_SI"
t "std_uLogic"
o 39
suid 39,0
)
declText (MLText
uid 1408,0
va (VaSet
)
xt "22000,15200,36400,16400"
st "LCD_SI       : std_uLogic"
)
)
*289 (Net
uid 1409,0
decl (Decl
n "LCD_RST_n"
t "std_uLogic"
o 40
suid 40,0
)
declText (MLText
uid 1410,0
va (VaSet
)
xt "22000,12800,37600,14000"
st "LCD_RST_n    : std_uLogic"
)
)
*290 (Net
uid 1411,0
decl (Decl
n "LCD_A0"
t "std_uLogic"
o 41
suid 41,0
)
declText (MLText
uid 1412,0
va (VaSet
)
xt "22000,10400,36700,11600"
st "LCD_A0       : std_uLogic"
)
)
*291 (SaComponent
uid 1561,0
optionalChildren [
*292 (CptPort
uid 1544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1545,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "184250,132625,185000,133375"
)
tg (CPTG
uid 1546,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1547,0
va (VaSet
)
xt "186000,132500,187400,133700"
st "T"
blo "186000,133500"
)
)
thePort (LogicalPort
decl (Decl
n "T"
t "std_uLogic"
o 3
suid 1,0
)
)
)
*293 (CptPort
uid 1548,0
optionalChildren [
*294 (FFT
pts [
"185750,137000"
"185000,137375"
"185000,136625"
]
uid 1552,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "185000,136625,185750,137375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1549,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "184250,136625,185000,137375"
)
tg (CPTG
uid 1550,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1551,0
va (VaSet
)
xt "186000,136600,188800,137800"
st "CLK"
blo "186000,137600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
suid 2,0
)
)
)
*295 (CptPort
uid 1553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1554,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "187625,139000,188375,139750"
)
tg (CPTG
uid 1555,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1556,0
va (VaSet
)
xt "187000,138000,189800,139200"
st "CLR"
blo "187000,139000"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*296 (CptPort
uid 1557,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1558,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "191000,132625,191750,133375"
)
tg (CPTG
uid 1559,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1560,0
va (VaSet
)
xt "188400,132500,190000,133700"
st "Q"
ju 2
blo "190000,133500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 1562,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "185000,131000,191000,139000"
)
showPorts 0
oxt "33000,15000,39000,23000"
ttg (MlTextGroup
uid 1563,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*297 (Text
uid 1564,0
va (VaSet
font "Verdana,8,1"
)
xt "191600,134700,197600,135700"
st "sequential"
blo "191600,135500"
tm "BdLibraryNameMgr"
)
*298 (Text
uid 1565,0
va (VaSet
font "Verdana,8,1"
)
xt "191600,135700,193700,136700"
st "TFF"
blo "191600,136500"
tm "CptNameMgr"
)
*299 (Text
uid 1566,0
va (VaSet
font "Verdana,8,1"
)
xt "191600,136700,194100,137700"
st "U_0"
blo "191600,137500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1567,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1568,0
text (MLText
uid 1569,0
va (VaSet
font "Verdana,8,0"
)
xt "192000,139600,206100,140600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1570,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "185250,137250,186750,138750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*300 (SaComponent
uid 1583,0
optionalChildren [
*301 (CptPort
uid 1571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1572,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158250,132625,159000,133375"
)
tg (CPTG
uid 1573,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1574,0
va (VaSet
font "Verdana,12,0"
)
xt "160000,132300,163800,133700"
st "clock"
blo "160000,133500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*302 (CptPort
uid 1575,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1576,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "175000,132625,175750,133375"
)
tg (CPTG
uid 1577,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1578,0
va (VaSet
font "Verdana,12,0"
)
xt "168900,132300,174000,133700"
st "enable"
ju 2
blo "174000,133500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enable"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*303 (CptPort
uid 1579,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1580,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "158250,134625,159000,135375"
)
tg (CPTG
uid 1581,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1582,0
va (VaSet
font "Verdana,12,0"
)
xt "160000,134300,164100,135700"
st "reset"
blo "160000,135500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
]
shape (Rectangle
uid 1584,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "159000,129000,175000,137000"
)
oxt "24000,14000,40000,22000"
ttg (MlTextGroup
uid 1585,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*304 (Text
uid 1586,0
va (VaSet
)
xt "159300,137400,165900,138600"
st "sequential"
blo "159300,138400"
tm "BdLibraryNameMgr"
)
*305 (Text
uid 1587,0
va (VaSet
)
xt "159300,138600,166200,139800"
st "freqDivider"
blo "159300,139600"
tm "CptNameMgr"
)
*306 (Text
uid 1588,0
va (VaSet
)
xt "159300,139800,162100,141000"
st "U_1"
blo "159300,140800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1589,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1590,0
text (MLText
uid 1591,0
va (VaSet
)
xt "158000,141600,187900,144000"
st "divideValue = positive(clockFrequency)    ( positive )  
delay       = gateDelay                   ( time     )  "
)
header ""
)
elements [
(GiElement
name "divideValue"
type "positive"
value "positive(clockFrequency)"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1592,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "159250,135250,160750,136750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*307 (CommentText
uid 1593,0
shape (Rectangle
uid 1594,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "163000,126000,167000,128000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1595,0
va (VaSet
fg "0,0,32768"
)
xt "163200,126200,166200,127400"
st "
1 Hz
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 3600
)
)
*308 (PortIoOut
uid 1602,0
shape (CompositeShape
uid 1603,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1604,0
sl 0
ro 270
xt "202500,132625,204000,133375"
)
(Line
uid 1605,0
sl 0
ro 270
xt "202000,133000,202500,133000"
pts [
"202000,133000"
"202500,133000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1606,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1607,0
va (VaSet
)
xt "205000,132400,210500,133600"
st "heartbeat"
blo "205000,133400"
tm "WireNameMgr"
)
)
)
*309 (Net
uid 1608,0
decl (Decl
n "heartbeat"
t "std_uLogic"
o 42
suid 43,0
)
declText (MLText
uid 1609,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23600,36000,24400"
st "heartbeat    : std_uLogic"
)
)
*310 (Net
uid 1626,0
decl (Decl
n "enable"
t "std_ulogic"
o 43
suid 44,0
)
declText (MLText
uid 1627,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,42800,39500,43600"
st "SIGNAL enable       : std_ulogic"
)
)
*311 (SaComponent
uid 1805,0
optionalChildren [
*312 (CptPort
uid 1801,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1802,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "47625,128250,48375,129000"
)
tg (CPTG
uid 1803,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1804,0
va (VaSet
isHidden 1
)
xt "47100,129000,51500,130200"
st "logic_0"
ju 2
blo "51500,130000"
)
s (Text
uid 1815,0
va (VaSet
)
xt "51500,130200,51500,130200"
ju 2
blo "51500,130200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pd
uid 1806,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "45000,129000,50000,135000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 1807,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*313 (Text
uid 1808,0
va (VaSet
font "Verdana,8,1"
)
xt "44910,134700,48010,135700"
st "gates"
blo "44910,135500"
tm "BdLibraryNameMgr"
)
*314 (Text
uid 1809,0
va (VaSet
font "Verdana,8,1"
)
xt "44910,135700,48410,136700"
st "logic0"
blo "44910,136500"
tm "CptNameMgr"
)
*315 (Text
uid 1810,0
va (VaSet
font "Verdana,8,1"
)
xt "44910,136700,47410,137700"
st "U_2"
blo "44910,137500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1811,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1812,0
text (MLText
uid 1813,0
va (VaSet
font "Verdana,8,0"
)
xt "45000,137600,45000,137600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1814,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "45250,133250,46750,134750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*316 (Net
uid 1834,0
lang 11
decl (Decl
n "clk_dis"
t "std_ulogic"
o 44
suid 46,0
)
declText (MLText
uid 1835,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,36800,39500,37600"
st "SIGNAL clk_dis      : std_ulogic"
)
)
*317 (PortIoIn
uid 1844,0
shape (CompositeShape
uid 1845,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1846,0
sl 0
ro 270
xt "47000,122625,48500,123375"
)
(Line
uid 1847,0
sl 0
ro 270
xt "48500,123000,49000,123000"
pts [
"48500,123000"
"49000,123000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1848,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1849,0
va (VaSet
)
xt "42600,122400,46000,123600"
st "clock"
ju 2
blo "46000,123400"
tm "WireNameMgr"
)
)
)
*318 (Net
uid 1850,0
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 45
suid 48,0
)
declText (MLText
uid 1851,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,36000,4400"
st "clock        : std_ulogic"
)
)
*319 (SaComponent
uid 2038,0
optionalChildren [
*320 (CptPort
uid 2002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2003,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,126625,64750,127375"
)
tg (CPTG
uid 2004,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2005,0
va (VaSet
font "Verdana,8,0"
)
xt "58700,126500,63000,127500"
st "clk10MHz"
ju 2
blo "63000,127300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk10MHz"
t "std_ulogic"
o 8
suid 1,0
)
)
)
*321 (CptPort
uid 2006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2007,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,125625,64750,126375"
)
tg (CPTG
uid 2008,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2009,0
va (VaSet
font "Verdana,8,0"
)
xt "58700,125500,63000,126500"
st "clk50MHz"
ju 2
blo "63000,126300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk50MHz"
t "std_ulogic"
o 7
suid 2,0
)
)
)
*322 (CptPort
uid 2010,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2011,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,122625,64750,123375"
)
tg (CPTG
uid 2012,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2013,0
va (VaSet
font "Verdana,8,0"
)
xt "58700,122500,63000,123500"
st "clk60MHz"
ju 2
blo "63000,123300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk60MHz"
t "std_ulogic"
o 5
suid 3,0
)
)
)
*323 (CptPort
uid 2014,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2015,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,124625,64750,125375"
)
tg (CPTG
uid 2016,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2017,0
va (VaSet
font "Verdana,8,0"
)
xt "58700,124500,63000,125500"
st "clk75MHz"
ju 2
blo "63000,125300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk75MHz"
t "std_ulogic"
o 6
suid 4,0
)
)
)
*324 (CptPort
uid 2018,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2019,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51250,126625,52000,127375"
)
tg (CPTG
uid 2020,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2021,0
va (VaSet
font "Verdana,8,0"
)
xt "53000,126500,56200,127500"
st "en10M"
blo "53000,127300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en10M"
t "std_ulogic"
o 4
suid 6,0
)
)
)
*325 (CptPort
uid 2022,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2023,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51250,125625,52000,126375"
)
tg (CPTG
uid 2024,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2025,0
va (VaSet
font "Verdana,8,0"
)
xt "53000,125500,56200,126500"
st "en50M"
blo "53000,126300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en50M"
t "std_ulogic"
o 3
suid 7,0
)
)
)
*326 (CptPort
uid 2026,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2027,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51250,124625,52000,125375"
)
tg (CPTG
uid 2028,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2029,0
va (VaSet
font "Verdana,8,0"
)
xt "53000,124500,56200,125500"
st "en75M"
blo "53000,125300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en75M"
t "std_ulogic"
o 2
suid 8,0
)
)
)
*327 (CptPort
uid 2030,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2031,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,128625,64750,129375"
)
tg (CPTG
uid 2032,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2033,0
va (VaSet
font "Verdana,8,0"
)
xt "58800,128500,63000,129500"
st "pllLocked"
ju 2
blo "63000,129300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "pllLocked"
t "std_ulogic"
o 9
suid 9,0
)
)
)
*328 (CptPort
uid 2034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2035,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51250,122625,52000,123375"
)
tg (CPTG
uid 2036,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2037,0
va (VaSet
font "Verdana,8,0"
)
xt "53000,122500,57600,123500"
st "clkIn100M"
blo "53000,123300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clkIn100M"
t "std_ulogic"
o 1
suid 10,0
)
)
)
]
shape (Rectangle
uid 2039,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "52000,122000,64000,130000"
)
oxt "20000,20000,32000,28000"
ttg (MlTextGroup
uid 2040,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*329 (Text
uid 2041,0
va (VaSet
font "Verdana,8,1"
)
xt "52400,132000,56100,133000"
st "Lattice"
blo "52400,132800"
tm "BdLibraryNameMgr"
)
*330 (Text
uid 2042,0
va (VaSet
font "Verdana,8,1"
)
xt "52400,133000,54200,134000"
st "pll"
blo "52400,133800"
tm "CptNameMgr"
)
*331 (Text
uid 2043,0
va (VaSet
font "Verdana,8,1"
)
xt "52400,134000,54900,135000"
st "U_3"
blo "52400,134800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2044,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2045,0
text (MLText
uid 2046,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,52800,28000,52800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2047,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "52250,128250,53750,129750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*332 (Wire
uid 984,0
optionalChildren [
*333 (Ripper
uid 990,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"117000,30015"
"118000,29015"
]
uid 991,0
va (VaSet
vasetType 3
)
xt "117000,29015,118000,30015"
)
)
*334 (Ripper
uid 992,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"117000,38015"
"118000,37015"
]
uid 993,0
va (VaSet
vasetType 3
)
xt "117000,37015,118000,38015"
)
)
*335 (Ripper
uid 994,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"117000,46015"
"118000,45015"
]
uid 995,0
va (VaSet
vasetType 3
)
xt "117000,45015,118000,46015"
)
)
*336 (Ripper
uid 996,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"117000,54015"
"118000,53015"
]
uid 997,0
va (VaSet
vasetType 3
)
xt "117000,53015,118000,54015"
)
)
*337 (Ripper
uid 998,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"117000,62015"
"118000,61015"
]
uid 999,0
va (VaSet
vasetType 3
)
xt "117000,61015,118000,62015"
)
)
*338 (Ripper
uid 1000,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"117000,70015"
"118000,69015"
]
uid 1001,0
va (VaSet
vasetType 3
)
xt "117000,69015,118000,70015"
)
)
*339 (Ripper
uid 1002,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"117000,78015"
"118000,77015"
]
uid 1003,0
va (VaSet
vasetType 3
)
xt "117000,77015,118000,78015"
)
)
*340 (Ripper
uid 1004,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"117000,86000"
"118000,85000"
]
uid 1005,0
va (VaSet
vasetType 3
)
xt "117000,85000,118000,86000"
)
)
*341 (Ripper
uid 1006,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"117000,10015"
"118000,9015"
]
uid 1007,0
va (VaSet
vasetType 3
)
xt "117000,9015,118000,10015"
)
)
*342 (Ripper
uid 1008,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"117000,18015"
"118000,17015"
]
uid 1009,0
va (VaSet
vasetType 3
)
xt "117000,17015,118000,18015"
)
)
]
shape (OrthoPolyLine
uid 985,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117000,5000,117000,100250"
pts [
"117000,100250"
"117000,5000"
]
)
start &205
sat 32
eat 16
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 988,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 989,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "115600,93450,117000,99050"
st "testOut"
blo "116800,99050"
tm "WireNameMgr"
)
)
on &260
)
*343 (Wire
uid 1010,0
shape (OrthoPolyLine
uid 1011,0
va (VaSet
vasetType 3
)
xt "118000,29000,127000,29015"
pts [
"127000,29000"
"124000,29000"
"124000,29015"
"118000,29015"
]
)
start &17
end &333
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1013,0
va (VaSet
font "Verdana,12,0"
)
xt "120000,27600,128200,29000"
st "testOut(1)"
blo "120000,28800"
tm "WireNameMgr"
)
)
on &260
)
*344 (Wire
uid 1014,0
shape (OrthoPolyLine
uid 1015,0
va (VaSet
vasetType 3
)
xt "118000,37000,127000,37015"
pts [
"127000,37000"
"124000,37000"
"124000,37015"
"118000,37015"
]
)
start &23
end &334
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1016,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1017,0
va (VaSet
font "Verdana,12,0"
)
xt "120000,35600,128200,37000"
st "testOut(2)"
blo "120000,36800"
tm "WireNameMgr"
)
)
on &260
)
*345 (Wire
uid 1018,0
shape (OrthoPolyLine
uid 1019,0
va (VaSet
vasetType 3
)
xt "118000,45000,127000,45015"
pts [
"127000,45000"
"124000,45000"
"124000,45015"
"118000,45015"
]
)
start &29
end &335
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1021,0
va (VaSet
font "Verdana,12,0"
)
xt "120000,43600,128200,45000"
st "testOut(3)"
blo "120000,44800"
tm "WireNameMgr"
)
)
on &260
)
*346 (Wire
uid 1022,0
shape (OrthoPolyLine
uid 1023,0
va (VaSet
vasetType 3
)
xt "118000,53000,127000,53015"
pts [
"127000,53000"
"124000,53000"
"124000,53015"
"118000,53015"
]
)
start &35
end &336
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1025,0
va (VaSet
font "Verdana,12,0"
)
xt "120000,51600,128200,53000"
st "testOut(4)"
blo "120000,52800"
tm "WireNameMgr"
)
)
on &260
)
*347 (Wire
uid 1026,0
shape (OrthoPolyLine
uid 1027,0
va (VaSet
vasetType 3
)
xt "118000,61000,127000,61015"
pts [
"127000,61000"
"124000,61000"
"124000,61015"
"118000,61015"
]
)
start &49
end &337
sat 32
eat 32
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1029,0
va (VaSet
font "Verdana,12,0"
)
xt "120000,59600,128200,61000"
st "testOut(5)"
blo "120000,60800"
tm "WireNameMgr"
)
)
on &260
)
*348 (Wire
uid 1030,0
shape (OrthoPolyLine
uid 1031,0
va (VaSet
vasetType 3
)
xt "118000,69000,127000,69015"
pts [
"127000,69000"
"124000,69000"
"124000,69015"
"118000,69015"
]
)
start &64
end &338
sat 32
eat 32
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1032,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1033,0
va (VaSet
font "Verdana,12,0"
)
xt "120000,67600,128200,69000"
st "testOut(6)"
blo "120000,68800"
tm "WireNameMgr"
)
)
on &260
)
*349 (Wire
uid 1034,0
shape (OrthoPolyLine
uid 1035,0
va (VaSet
vasetType 3
)
xt "118000,77000,127000,77015"
pts [
"127000,77000"
"124000,77000"
"124000,77015"
"118000,77015"
]
)
start &97
end &339
sat 32
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1037,0
va (VaSet
font "Verdana,12,0"
)
xt "120000,75600,128200,77000"
st "testOut(7)"
blo "120000,76800"
tm "WireNameMgr"
)
)
on &260
)
*350 (Wire
uid 1038,0
shape (OrthoPolyLine
uid 1039,0
va (VaSet
vasetType 3
)
xt "118000,85000,127000,85000"
pts [
"127000,85000"
"118000,85000"
]
)
start &113
end &340
sat 32
eat 32
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1040,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1041,0
va (VaSet
font "Verdana,12,0"
)
xt "120000,83600,128200,85000"
st "testOut(8)"
blo "120000,84800"
tm "WireNameMgr"
)
)
on &260
)
*351 (Wire
uid 1042,0
shape (OrthoPolyLine
uid 1043,0
va (VaSet
vasetType 3
)
xt "118000,9000,127000,9015"
pts [
"127000,9000"
"124000,9000"
"124000,9015"
"118000,9015"
]
)
start &2
end &341
sat 32
eat 32
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1045,0
va (VaSet
font "Verdana,12,0"
)
xt "120000,7600,128200,9000"
st "testOut(9)"
blo "120000,8800"
tm "WireNameMgr"
)
)
on &260
)
*352 (Wire
uid 1046,0
shape (OrthoPolyLine
uid 1047,0
va (VaSet
vasetType 3
)
xt "118000,17000,127000,17015"
pts [
"127000,17000"
"124000,17000"
"124000,17015"
"118000,17015"
]
)
start &9
end &342
sat 32
eat 32
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1048,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1049,0
va (VaSet
font "Verdana,12,0"
)
xt "120000,15600,129000,17000"
st "testOut(10)"
blo "120000,16800"
tm "WireNameMgr"
)
)
on &260
)
*353 (Wire
uid 1050,0
optionalChildren [
*354 (Ripper
uid 1056,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"141000,28000"
"140000,29000"
]
uid 1057,0
va (VaSet
vasetType 3
)
xt "140000,28000,141000,29000"
)
)
*355 (Ripper
uid 1058,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"141000,36000"
"140000,37000"
]
uid 1059,0
va (VaSet
vasetType 3
)
xt "140000,36000,141000,37000"
)
)
*356 (Ripper
uid 1060,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"141000,44000"
"140000,45000"
]
uid 1061,0
va (VaSet
vasetType 3
)
xt "140000,44000,141000,45000"
)
)
*357 (Ripper
uid 1062,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"141000,52000"
"140000,53000"
]
uid 1063,0
va (VaSet
vasetType 3
)
xt "140000,52000,141000,53000"
)
)
*358 (Ripper
uid 1064,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"141000,60000"
"140000,61000"
]
uid 1065,0
va (VaSet
vasetType 3
)
xt "140000,60000,141000,61000"
)
)
*359 (Ripper
uid 1066,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"141000,68000"
"140000,69000"
]
uid 1067,0
va (VaSet
vasetType 3
)
xt "140000,68000,141000,69000"
)
)
*360 (Ripper
uid 1068,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"141000,76000"
"140000,77000"
]
uid 1069,0
va (VaSet
vasetType 3
)
xt "140000,76000,141000,77000"
)
)
*361 (Ripper
uid 1070,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"141000,84000"
"140000,85000"
]
uid 1071,0
va (VaSet
vasetType 3
)
xt "140000,84000,141000,85000"
)
)
]
shape (OrthoPolyLine
uid 1051,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "141000,25000,149000,89000"
pts [
"141000,89000"
"141000,25000"
"149000,25000"
]
)
end &15
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1055,0
va (VaSet
font "Verdana,12,0"
)
xt "144000,23600,149500,25000"
st "LEDs_n"
blo "144000,24800"
tm "WireNameMgr"
)
)
on &278
)
*362 (Wire
uid 1072,0
shape (OrthoPolyLine
uid 1073,0
va (VaSet
vasetType 3
)
xt "132000,29000,140000,29000"
pts [
"132000,29000"
"140000,29000"
]
)
start &18
end &354
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1075,0
va (VaSet
font "Verdana,12,0"
)
xt "133750,27600,141050,29000"
st "LEDs_n(1)"
blo "133750,28800"
tm "WireNameMgr"
)
)
on &278
)
*363 (Wire
uid 1076,0
shape (OrthoPolyLine
uid 1077,0
va (VaSet
vasetType 3
)
xt "132000,37000,140000,37000"
pts [
"132000,37000"
"140000,37000"
]
)
start &24
end &355
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1079,0
va (VaSet
font "Verdana,12,0"
)
xt "133750,35600,141050,37000"
st "LEDs_n(2)"
blo "133750,36800"
tm "WireNameMgr"
)
)
on &278
)
*364 (Wire
uid 1080,0
shape (OrthoPolyLine
uid 1081,0
va (VaSet
vasetType 3
)
xt "132000,45000,140000,45000"
pts [
"132000,45000"
"140000,45000"
]
)
start &30
end &356
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1083,0
va (VaSet
font "Verdana,12,0"
)
xt "133750,43600,141050,45000"
st "LEDs_n(3)"
blo "133750,44800"
tm "WireNameMgr"
)
)
on &278
)
*365 (Wire
uid 1084,0
shape (OrthoPolyLine
uid 1085,0
va (VaSet
vasetType 3
)
xt "132000,53000,140000,53000"
pts [
"132000,53000"
"140000,53000"
]
)
start &36
end &357
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1086,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1087,0
va (VaSet
font "Verdana,12,0"
)
xt "133750,51600,141050,53000"
st "LEDs_n(4)"
blo "133750,52800"
tm "WireNameMgr"
)
)
on &278
)
*366 (Wire
uid 1088,0
shape (OrthoPolyLine
uid 1089,0
va (VaSet
vasetType 3
)
xt "132000,61000,140000,61000"
pts [
"132000,61000"
"140000,61000"
]
)
start &50
end &358
sat 32
eat 32
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1091,0
va (VaSet
font "Verdana,12,0"
)
xt "133750,59600,141050,61000"
st "LEDs_n(5)"
blo "133750,60800"
tm "WireNameMgr"
)
)
on &278
)
*367 (Wire
uid 1092,0
shape (OrthoPolyLine
uid 1093,0
va (VaSet
vasetType 3
)
xt "132000,69000,140000,69000"
pts [
"132000,69000"
"140000,69000"
]
)
start &65
end &359
sat 32
eat 32
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1095,0
va (VaSet
font "Verdana,12,0"
)
xt "133750,67600,141050,69000"
st "LEDs_n(6)"
blo "133750,68800"
tm "WireNameMgr"
)
)
on &278
)
*368 (Wire
uid 1096,0
shape (OrthoPolyLine
uid 1097,0
va (VaSet
vasetType 3
)
xt "132000,77000,140000,77000"
pts [
"132000,77000"
"140000,77000"
]
)
start &98
end &360
sat 32
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1099,0
va (VaSet
font "Verdana,12,0"
)
xt "133750,75600,141050,77000"
st "LEDs_n(7)"
blo "133750,76800"
tm "WireNameMgr"
)
)
on &278
)
*369 (Wire
uid 1100,0
shape (OrthoPolyLine
uid 1101,0
va (VaSet
vasetType 3
)
xt "132000,85000,140000,85000"
pts [
"132000,85000"
"140000,85000"
]
)
start &114
end &361
sat 32
eat 32
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1103,0
va (VaSet
font "Verdana,12,0"
)
xt "133750,83600,141050,85000"
st "LEDs_n(8)"
blo "133750,84800"
tm "WireNameMgr"
)
)
on &278
)
*370 (Wire
uid 1104,0
shape (OrthoPolyLine
uid 1105,0
va (VaSet
vasetType 3
)
xt "69000,71000,74000,71000"
pts [
"74000,71000"
"69000,71000"
]
)
start &71
end &69
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1106,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1107,0
va (VaSet
font "Verdana,12,0"
)
xt "68000,69600,73400,71000"
st "start_n"
blo "68000,70800"
tm "WireNameMgr"
)
)
on &261
)
*371 (Wire
uid 1108,0
shape (OrthoPolyLine
uid 1109,0
va (VaSet
vasetType 3
)
xt "77000,63000,82000,63000"
pts [
"82000,63000"
"77000,63000"
]
)
start &56
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1112,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1113,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,61600,83700,63000"
st "clock_sys"
blo "77000,62800"
tm "WireNameMgr"
)
)
on &253
)
*372 (Wire
uid 1114,0
shape (OrthoPolyLine
uid 1115,0
va (VaSet
vasetType 3
)
xt "77000,87000,82000,87000"
pts [
"82000,87000"
"77000,87000"
]
)
start &120
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1119,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,85600,83700,87000"
st "clock_sys"
blo "77000,86800"
tm "WireNameMgr"
)
)
on &253
)
*373 (Wire
uid 1120,0
shape (OrthoPolyLine
uid 1121,0
va (VaSet
vasetType 3
)
xt "79750,109000,82000,109000"
pts [
"82000,109000"
"79750,109000"
]
)
start &185
end &171
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1123,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,107600,83100,109000"
st "sensor"
blo "78000,108800"
tm "WireNameMgr"
)
)
on &266
)
*374 (Wire
uid 1124,0
shape (OrthoPolyLine
uid 1125,0
va (VaSet
vasetType 3
)
xt "69000,59000,74000,59000"
pts [
"74000,59000"
"69000,59000"
]
)
start &41
end &47
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1127,0
va (VaSet
font "Verdana,12,0"
)
xt "68000,57600,74700,59000"
st "restart_n"
blo "68000,58800"
tm "WireNameMgr"
)
)
on &275
)
*375 (Wire
uid 1128,0
shape (OrthoPolyLine
uid 1129,0
va (VaSet
vasetType 3
)
xt "88000,71000,108250,107000"
pts [
"88000,71000"
"103000,71000"
"103000,107000"
"108250,107000"
]
)
start &87
end &198
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1131,0
va (VaSet
font "Verdana,12,0"
)
xt "90000,69600,98300,71000"
st "startSynch"
blo "90000,70800"
tm "WireNameMgr"
)
)
on &271
)
*376 (Wire
uid 1132,0
shape (OrthoPolyLine
uid 1133,0
va (VaSet
vasetType 3
)
xt "88000,59000,108250,105000"
pts [
"88000,59000"
"105000,59000"
"105000,105000"
"108250,105000"
]
)
start &59
end &197
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1135,0
va (VaSet
font "Verdana,12,0"
)
xt "90000,57600,99600,59000"
st "restartSynch"
blo "90000,58800"
tm "WireNameMgr"
)
)
on &273
)
*377 (Wire
uid 1136,0
shape (OrthoPolyLine
uid 1137,0
va (VaSet
vasetType 3
)
xt "77000,77000,85000,79000"
pts [
"85000,77000"
"85000,79000"
"77000,79000"
]
)
start &86
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1140,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1141,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,77600,85600,79000"
st "resetSynch"
blo "77000,78800"
tm "WireNameMgr"
)
)
on &251
)
*378 (Wire
uid 1142,0
shape (OrthoPolyLine
uid 1143,0
va (VaSet
vasetType 3
)
xt "77000,75000,82000,75000"
pts [
"82000,75000"
"77000,75000"
]
)
start &84
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1146,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1147,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,73600,83700,75000"
st "clock_sys"
blo "77000,74800"
tm "WireNameMgr"
)
)
on &253
)
*379 (Wire
uid 1148,0
shape (OrthoPolyLine
uid 1149,0
va (VaSet
vasetType 3
)
xt "77000,89000,85000,91000"
pts [
"85000,89000"
"85000,91000"
"77000,91000"
]
)
start &122
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1153,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,89600,85600,91000"
st "resetSynch"
blo "77000,90800"
tm "WireNameMgr"
)
)
on &251
)
*380 (Wire
uid 1154,0
shape (OrthoPolyLine
uid 1155,0
va (VaSet
vasetType 3
)
xt "77000,113000,82000,113000"
pts [
"82000,113000"
"77000,113000"
]
)
start &186
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1159,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,111600,83700,113000"
st "clock_sys"
blo "77000,112800"
tm "WireNameMgr"
)
)
on &253
)
*381 (Wire
uid 1160,0
shape (OrthoPolyLine
uid 1161,0
va (VaSet
vasetType 3
)
xt "77000,65000,85000,67000"
pts [
"85000,65000"
"85000,67000"
"77000,67000"
]
)
start &58
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1165,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,65600,85600,67000"
st "resetSynch"
blo "77000,66800"
tm "WireNameMgr"
)
)
on &251
)
*382 (Wire
uid 1166,0
shape (OrthoPolyLine
uid 1167,0
va (VaSet
vasetType 3
)
xt "88000,83000,108250,109000"
pts [
"88000,83000"
"101000,83000"
"101000,109000"
"108250,109000"
]
)
start &123
end &199
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1169,0
va (VaSet
font "Verdana,12,0"
)
xt "90000,81600,97300,83000"
st "stopSynch"
blo "90000,82800"
tm "WireNameMgr"
)
)
on &257
)
*383 (Wire
uid 1170,0
shape (OrthoPolyLine
uid 1171,0
va (VaSet
vasetType 3
)
xt "77000,115000,85000,117000"
pts [
"85000,115000"
"85000,117000"
"77000,117000"
]
)
start &188
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1175,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,115600,85600,117000"
st "resetSynch"
blo "77000,116800"
tm "WireNameMgr"
)
)
on &251
)
*384 (Wire
uid 1176,0
shape (OrthoPolyLine
uid 1177,0
va (VaSet
vasetType 3
)
xt "69000,109000,74000,109000"
pts [
"69000,109000"
"74000,109000"
]
)
start &168
end &170
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1178,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1179,0
va (VaSet
font "Verdana,12,0"
)
xt "68000,107600,74700,109000"
st "sensor_n"
blo "68000,108800"
tm "WireNameMgr"
)
s (Text
uid 1180,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "68000,109000,68000,109000"
blo "68000,109000"
tm "SignalTypeMgr"
)
)
on &254
)
*385 (Wire
uid 1181,0
shape (OrthoPolyLine
uid 1182,0
va (VaSet
vasetType 3
)
xt "88000,109000,108250,115000"
pts [
"108250,115000"
"91000,115000"
"91000,109000"
"88000,109000"
]
)
start &203
end &189
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1184,0
va (VaSet
font "Verdana,12,0"
)
xt "92000,113600,101600,115000"
st "sensorSynch"
blo "92000,114800"
tm "WireNameMgr"
)
)
on &255
)
*386 (Wire
uid 1185,0
shape (OrthoPolyLine
uid 1186,0
va (VaSet
vasetType 3
)
xt "150750,99000,160000,99000"
pts [
"150750,99000"
"160000,99000"
]
)
start &154
end &159
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1188,0
va (VaSet
font "Verdana,12,0"
)
xt "156000,97600,161200,99000"
st "coil2_n"
blo "156000,98800"
tm "WireNameMgr"
)
)
on &268
)
*387 (Wire
uid 1189,0
shape (OrthoPolyLine
uid 1190,0
va (VaSet
vasetType 3
)
xt "132000,9000,149000,9000"
pts [
"132000,9000"
"149000,9000"
]
)
start &3
end &7
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1192,0
va (VaSet
font "Verdana,12,0"
)
xt "145000,7600,149000,9000"
st "LED1"
blo "145000,8800"
tm "WireNameMgr"
)
)
on &267
)
*388 (Wire
uid 1193,0
shape (OrthoPolyLine
uid 1194,0
va (VaSet
vasetType 3
)
xt "79750,138000,85000,142000"
pts [
"79750,142000"
"85000,142000"
"85000,138000"
]
)
start &244
end &237
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1196,0
va (VaSet
font "Verdana,12,0"
)
xt "81000,140600,85100,142000"
st "reset"
blo "81000,141800"
tm "WireNameMgr"
)
)
on &259
)
*389 (Wire
uid 1197,0
shape (OrthoPolyLine
uid 1198,0
va (VaSet
vasetType 3
)
xt "150750,105000,160000,105000"
pts [
"150750,105000"
"160000,105000"
]
)
start &162
end &167
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1200,0
va (VaSet
font "Verdana,12,0"
)
xt "156000,103600,161200,105000"
st "coil3_n"
blo "156000,104800"
tm "WireNameMgr"
)
)
on &272
)
*390 (Wire
uid 1201,0
shape (OrthoPolyLine
uid 1202,0
va (VaSet
vasetType 3
)
xt "77000,136000,82000,136000"
pts [
"82000,136000"
"77000,136000"
]
)
start &235
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1206,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,134600,83700,136000"
st "clock_sys"
blo "77000,135800"
tm "WireNameMgr"
)
)
on &253
)
*391 (Wire
uid 1207,0
shape (OrthoPolyLine
uid 1208,0
va (VaSet
vasetType 3
)
xt "132000,17000,149000,17000"
pts [
"132000,17000"
"149000,17000"
]
)
start &10
end &14
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1210,0
va (VaSet
font "Verdana,12,0"
)
xt "145000,15600,149000,17000"
st "LED2"
blo "145000,16800"
tm "WireNameMgr"
)
)
on &262
)
*392 (Wire
uid 1211,0
shape (OrthoPolyLine
uid 1212,0
va (VaSet
vasetType 3
)
xt "150750,93000,160000,93000"
pts [
"150750,93000"
"160000,93000"
]
)
start &129
end &134
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1214,0
va (VaSet
font "Verdana,12,0"
)
xt "156000,91600,161200,93000"
st "coil1_n"
blo "156000,92800"
tm "WireNameMgr"
)
)
on &274
)
*393 (Wire
uid 1215,0
shape (OrthoPolyLine
uid 1216,0
va (VaSet
vasetType 3
)
xt "88000,132000,91000,132000"
pts [
"88000,132000"
"91000,132000"
]
)
start &238
end &227
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1218,0
va (VaSet
font "Verdana,12,0"
)
xt "85000,130600,95200,132000"
st "resetSynch_n"
blo "85000,131800"
tm "WireNameMgr"
)
)
on &276
)
*394 (Wire
uid 1219,0
shape (OrthoPolyLine
uid 1220,0
va (VaSet
vasetType 3
)
xt "79750,59000,82000,59000"
pts [
"79750,59000"
"82000,59000"
]
)
start &42
end &55
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1221,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1222,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "81750,57600,86850,59000"
st "restart"
blo "81750,58800"
tm "WireNameMgr"
)
s (Text
uid 1223,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "81750,59000,81750,59000"
blo "81750,59000"
tm "SignalTypeMgr"
)
)
on &264
)
*395 (Wire
uid 1224,0
shape (OrthoPolyLine
uid 1225,0
va (VaSet
vasetType 3
)
xt "150750,111000,160000,111000"
pts [
"150750,111000"
"160000,111000"
]
)
start &179
end &176
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1227,0
va (VaSet
font "Verdana,12,0"
)
xt "156000,109600,161200,111000"
st "coil4_n"
blo "156000,110800"
tm "WireNameMgr"
)
)
on &258
)
*396 (Wire
uid 1228,0
shape (OrthoPolyLine
uid 1229,0
va (VaSet
vasetType 3
)
xt "79750,71000,82000,71000"
pts [
"79750,71000"
"82000,71000"
]
)
start &72
end &83
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1230,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1231,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "81750,69600,85550,71000"
st "start"
blo "81750,70800"
tm "WireNameMgr"
)
s (Text
uid 1232,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "81750,71000,81750,71000"
blo "81750,71000"
tm "SignalTypeMgr"
)
)
on &269
)
*397 (Wire
uid 1233,0
shape (OrthoPolyLine
uid 1234,0
va (VaSet
vasetType 3
)
xt "125750,111000,145000,111000"
pts [
"125750,111000"
"145000,111000"
]
)
start &202
end &178
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1235,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1236,0
va (VaSet
font "Verdana,12,0"
)
xt "126000,109600,129600,111000"
st "coil4"
blo "126000,110800"
tm "WireNameMgr"
)
)
on &286
)
*398 (Wire
uid 1237,0
shape (OrthoPolyLine
uid 1238,0
va (VaSet
vasetType 3
)
xt "79750,83000,82000,83000"
pts [
"79750,83000"
"82000,83000"
]
)
start &106
end &119
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1239,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1240,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "81750,81600,85350,83000"
st "stop"
blo "81750,82800"
tm "WireNameMgr"
)
s (Text
uid 1241,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "81750,83000,81750,83000"
blo "81750,83000"
tm "SignalTypeMgr"
)
)
on &263
)
*399 (Wire
uid 1242,0
shape (OrthoPolyLine
uid 1243,0
va (VaSet
vasetType 3
)
xt "147000,76000,160000,80000"
pts [
"147000,76000"
"147000,80000"
"160000,80000"
]
)
start &92
end &103
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1245,0
va (VaSet
font "Verdana,12,0"
)
xt "153000,78600,160100,80000"
st "motorOn2"
blo "153000,79800"
tm "WireNameMgr"
)
)
on &277
)
*400 (Wire
uid 1246,0
shape (OrthoPolyLine
uid 1247,0
va (VaSet
vasetType 3
)
xt "152000,76000,160000,78000"
pts [
"152000,76000"
"152000,78000"
"160000,78000"
]
)
start &78
end &102
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1249,0
va (VaSet
font "Verdana,12,0"
)
xt "154000,76600,161100,78000"
st "motorOn1"
blo "154000,77800"
tm "WireNameMgr"
)
)
on &281
)
*401 (Wire
uid 1250,0
shape (OrthoPolyLine
uid 1251,0
va (VaSet
vasetType 3
)
xt "125750,105000,145000,109000"
pts [
"125750,109000"
"135000,109000"
"135000,105000"
"145000,105000"
]
)
start &201
end &161
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1253,0
va (VaSet
font "Verdana,12,0"
)
xt "126000,107600,129600,109000"
st "coil3"
blo "126000,108800"
tm "WireNameMgr"
)
)
on &280
)
*402 (Wire
uid 1254,0
shape (OrthoPolyLine
uid 1255,0
va (VaSet
vasetType 3
)
xt "125750,93000,145000,105000"
pts [
"125750,105000"
"133000,105000"
"133000,93000"
"145000,93000"
]
)
start &196
end &128
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1257,0
va (VaSet
font "Verdana,12,0"
)
xt "126000,103600,129600,105000"
st "coil1"
blo "126000,104800"
tm "WireNameMgr"
)
)
on &265
)
*403 (Wire
uid 1258,0
shape (OrthoPolyLine
uid 1259,0
va (VaSet
vasetType 3
)
xt "125750,99000,145000,107000"
pts [
"125750,107000"
"134000,107000"
"134000,99000"
"145000,99000"
]
)
start &200
end &153
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1261,0
va (VaSet
font "Verdana,12,0"
)
xt "126000,105600,129600,107000"
st "coil2"
blo "126000,106800"
tm "WireNameMgr"
)
)
on &270
)
*404 (Wire
uid 1266,0
shape (OrthoPolyLine
uid 1267,0
va (VaSet
vasetType 3
)
xt "69000,142000,74000,142000"
pts [
"74000,142000"
"69000,142000"
]
)
start &243
end &249
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1269,0
va (VaSet
font "Verdana,12,0"
)
xt "68000,140600,73700,142000"
st "reset_n"
blo "68000,141800"
tm "WireNameMgr"
)
)
on &250
)
*405 (Wire
uid 1270,0
shape (OrthoPolyLine
uid 1271,0
va (VaSet
vasetType 3
)
xt "96750,125000,108250,132000"
pts [
"108250,125000"
"100000,125000"
"100000,132000"
"96750,132000"
]
)
start &195
end &228
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1273,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,123600,107600,125000"
st "resetSynch"
blo "99000,124800"
tm "WireNameMgr"
)
)
on &251
)
*406 (Wire
uid 1274,0
shape (OrthoPolyLine
uid 1275,0
va (VaSet
vasetType 3
)
xt "69000,121000,108250,121000"
pts [
"108250,121000"
"69000,121000"
]
)
start &204
end &219
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1277,0
va (VaSet
font "Verdana,12,0"
)
xt "69000,119600,75700,121000"
st "testMode"
blo "69000,120800"
tm "WireNameMgr"
)
)
on &252
)
*407 (Wire
uid 1278,0
shape (OrthoPolyLine
uid 1279,0
va (VaSet
vasetType 3
)
xt "69000,83000,74000,83000"
pts [
"74000,83000"
"69000,83000"
]
)
start &105
end &111
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1281,0
va (VaSet
font "Verdana,12,0"
)
xt "68000,81600,73200,83000"
st "stop_n"
blo "68000,82800"
tm "WireNameMgr"
)
)
on &256
)
*408 (Wire
uid 1282,0
shape (OrthoPolyLine
uid 1283,0
va (VaSet
vasetType 3
)
xt "69000,95000,74000,95000"
pts [
"74000,95000"
"69000,95000"
]
)
start &137
end &135
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1284,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1285,0
va (VaSet
font "Verdana,12,0"
)
xt "68000,93600,75400,95000"
st "button4_n"
blo "68000,94800"
tm "WireNameMgr"
)
)
on &285
)
*409 (Wire
uid 1286,0
shape (OrthoPolyLine
uid 1287,0
va (VaSet
vasetType 3
)
xt "77000,131000,82000,132000"
pts [
"82000,132000"
"77000,132000"
"77000,131000"
]
)
start &234
end &222
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1288,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1289,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,130600,82900,132000"
st "reset1"
blo "78000,131800"
tm "WireNameMgr"
)
)
on &279
)
*410 (Wire
uid 1290,0
shape (OrthoPolyLine
uid 1291,0
va (VaSet
vasetType 3
)
xt "77000,101000,85000,103000"
pts [
"85000,101000"
"85000,103000"
"77000,103000"
]
)
start &147
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1294,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1295,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,101600,85600,103000"
st "resetSynch"
blo "77000,102800"
tm "WireNameMgr"
)
)
on &251
)
*411 (Wire
uid 1296,0
shape (OrthoPolyLine
uid 1297,0
va (VaSet
vasetType 3
)
xt "125750,117000,160000,117000"
pts [
"125750,117000"
"160000,117000"
]
)
start &206
end &216
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1299,0
va (VaSet
font "Verdana,12,0"
)
xt "155000,115600,161500,117000"
st "LCD_SCL"
blo "155000,116800"
tm "WireNameMgr"
)
)
on &284
)
*412 (Wire
uid 1300,0
shape (OrthoPolyLine
uid 1301,0
va (VaSet
vasetType 3
)
xt "88000,95000,108250,111000"
pts [
"88000,95000"
"99000,95000"
"99000,111000"
"108250,111000"
]
)
start &148
end &209
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1302,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1303,0
va (VaSet
font "Verdana,12,0"
)
xt "90000,93600,100300,95000"
st "button4Synch"
blo "90000,94800"
tm "WireNameMgr"
)
)
on &287
)
*413 (Wire
uid 1304,0
shape (OrthoPolyLine
uid 1305,0
va (VaSet
vasetType 3
)
xt "125750,121000,160000,121000"
pts [
"125750,121000"
"160000,121000"
]
)
start &208
end &218
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1306,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1307,0
va (VaSet
font "Verdana,12,0"
)
xt "155000,119600,160700,121000"
st "LCD_A0"
blo "155000,120800"
tm "WireNameMgr"
)
)
on &290
)
*414 (Wire
uid 1308,0
shape (OrthoPolyLine
uid 1309,0
va (VaSet
vasetType 3
)
xt "79750,95000,82000,95000"
pts [
"79750,95000"
"82000,95000"
]
)
start &138
end &144
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1310,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1311,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "81750,93600,87550,95000"
st "button4"
blo "81750,94800"
tm "WireNameMgr"
)
s (Text
uid 1312,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "81750,95000,81750,95000"
blo "81750,95000"
tm "SignalTypeMgr"
)
)
on &282
)
*415 (Wire
uid 1313,0
shape (OrthoPolyLine
uid 1314,0
va (VaSet
vasetType 3
)
xt "125750,123000,160000,123000"
pts [
"125750,123000"
"160000,123000"
]
)
start &210
end &220
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1315,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1316,0
va (VaSet
font "Verdana,12,0"
)
xt "153000,121600,161000,123000"
st "LCD_RST_n"
blo "153000,122800"
tm "WireNameMgr"
)
)
on &289
)
*416 (Wire
uid 1317,0
shape (OrthoPolyLine
uid 1318,0
va (VaSet
vasetType 3
)
xt "125750,115000,160000,115000"
pts [
"125750,115000"
"160000,115000"
]
)
start &211
end &215
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1320,0
va (VaSet
font "Verdana,12,0"
)
xt "153000,113600,161200,115000"
st "LCD_CS1_n"
blo "153000,114800"
tm "WireNameMgr"
)
)
on &283
)
*417 (Wire
uid 1321,0
shape (OrthoPolyLine
uid 1322,0
va (VaSet
vasetType 3
)
xt "77000,99000,82000,99000"
pts [
"82000,99000"
"77000,99000"
]
)
start &145
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1326,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,97600,83700,99000"
st "clock_sys"
blo "77000,98800"
tm "WireNameMgr"
)
)
on &253
)
*418 (Wire
uid 1327,0
shape (OrthoPolyLine
uid 1328,0
va (VaSet
vasetType 3
)
xt "125750,119000,160000,119000"
pts [
"125750,119000"
"160000,119000"
]
)
start &207
end &217
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1330,0
va (VaSet
font "Verdana,12,0"
)
xt "155000,117600,160400,119000"
st "LCD_SI"
blo "155000,118800"
tm "WireNameMgr"
)
)
on &288
)
*419 (Wire
uid 1598,0
shape (OrthoPolyLine
uid 1599,0
va (VaSet
vasetType 3
)
xt "191000,133000,202000,133000"
pts [
"191000,133000"
"202000,133000"
]
)
start &296
end &308
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1601,0
va (VaSet
isHidden 1
)
xt "193000,131800,198500,133000"
st "heartbeat"
blo "193000,132800"
tm "WireNameMgr"
)
)
on &309
)
*420 (Wire
uid 1610,0
shape (OrthoPolyLine
uid 1611,0
va (VaSet
vasetType 3
)
xt "179000,139000,188000,141000"
pts [
"188000,139000"
"188000,141000"
"179000,141000"
]
)
start &295
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1616,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1617,0
va (VaSet
font "Verdana,12,0"
)
xt "180000,139600,188600,141000"
st "resetSynch"
blo "180000,140800"
tm "WireNameMgr"
)
)
on &251
)
*421 (Wire
uid 1618,0
shape (OrthoPolyLine
uid 1619,0
va (VaSet
vasetType 3
)
xt "180000,137000,185000,137000"
pts [
"185000,137000"
"180000,137000"
]
)
start &293
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1624,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1625,0
va (VaSet
font "Verdana,12,0"
)
xt "181000,135600,187700,137000"
st "clock_sys"
blo "181000,136800"
tm "WireNameMgr"
)
)
on &253
)
*422 (Wire
uid 1628,0
shape (OrthoPolyLine
uid 1629,0
va (VaSet
vasetType 3
)
xt "175750,133000,185000,133000"
pts [
"175750,133000"
"185000,133000"
]
)
start &302
end &292
sat 32
eat 32
stc 0
sf 1
tg (WTG
uid 1630,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1631,0
va (VaSet
)
xt "177750,131800,181750,133000"
st "enable"
blo "177750,132800"
tm "WireNameMgr"
)
)
on &310
)
*423 (Wire
uid 1632,0
shape (OrthoPolyLine
uid 1633,0
va (VaSet
vasetType 3
)
xt "153000,133000,158250,133000"
pts [
"158250,133000"
"153000,133000"
]
)
start &301
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1639,0
va (VaSet
font "Verdana,12,0"
)
xt "154000,131600,160700,133000"
st "clock_sys"
blo "154000,132800"
tm "WireNameMgr"
)
)
on &253
)
*424 (Wire
uid 1640,0
shape (OrthoPolyLine
uid 1641,0
va (VaSet
vasetType 3
)
xt "149000,135000,158250,135000"
pts [
"158250,135000"
"149000,135000"
]
)
start &303
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1646,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1647,0
va (VaSet
font "Verdana,12,0"
)
xt "150000,133600,158600,135000"
st "resetSynch"
blo "150000,134800"
tm "WireNameMgr"
)
)
on &251
)
*425 (Wire
uid 1818,0
optionalChildren [
*426 (BdJunction
uid 1826,0
ps "OnConnectorStrategy"
shape (Circle
uid 1827,0
va (VaSet
vasetType 1
)
xt "47600,125600,48400,126400"
radius 400
)
)
*427 (BdJunction
uid 1832,0
ps "OnConnectorStrategy"
shape (Circle
uid 1833,0
va (VaSet
vasetType 1
)
xt "47600,126600,48400,127400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1819,0
va (VaSet
vasetType 3
)
xt "48000,125000,51250,129000"
pts [
"51250,125000"
"48000,125000"
"48000,129000"
]
)
start &326
end &312
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1821,0
va (VaSet
isHidden 1
)
xt "46250,123800,50550,125000"
st "clk_dis"
blo "46250,124800"
tm "WireNameMgr"
)
)
on &316
)
*428 (Wire
uid 1822,0
shape (OrthoPolyLine
uid 1823,0
va (VaSet
vasetType 3
)
xt "48000,126000,51250,126000"
pts [
"51250,126000"
"48000,126000"
]
)
start &325
end &426
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1825,0
va (VaSet
isHidden 1
)
xt "46250,124800,50550,126000"
st "clk_dis"
blo "46250,125800"
tm "WireNameMgr"
)
)
on &316
)
*429 (Wire
uid 1828,0
shape (OrthoPolyLine
uid 1829,0
va (VaSet
vasetType 3
)
xt "48000,127000,51250,127000"
pts [
"51250,127000"
"48000,127000"
]
)
start &324
end &427
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1831,0
va (VaSet
isHidden 1
)
xt "46250,125800,50550,127000"
st "clk_dis"
blo "46250,126800"
tm "WireNameMgr"
)
)
on &316
)
*430 (Wire
uid 1840,0
shape (OrthoPolyLine
uid 1841,0
va (VaSet
vasetType 3
)
xt "49000,123000,51250,123000"
pts [
"49000,123000"
"51250,123000"
]
)
start &317
end &328
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1843,0
va (VaSet
isHidden 1
)
xt "47000,121800,50400,123000"
st "clock"
blo "47000,122800"
tm "WireNameMgr"
)
)
on &318
)
*431 (Wire
uid 1854,0
shape (OrthoPolyLine
uid 1855,0
va (VaSet
vasetType 3
)
xt "64750,123000,108250,123000"
pts [
"64750,123000"
"108250,123000"
]
)
start &322
end &194
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1856,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1857,0
va (VaSet
)
xt "66750,121800,72550,123000"
st "clock_sys"
blo "66750,122800"
tm "WireNameMgr"
)
)
on &253
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *432 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*433 (Text
uid 42,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*434 (MLText
uid 43,0
va (VaSet
)
xt "0,1200,17500,7200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*435 (Text
uid 45,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*436 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*437 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*438 (Text
uid 48,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*439 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*440 (Text
uid 50,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*441 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1048"
viewArea "-3140,-3140,276164,148613"
cachedDiagramExtent "0,0,313751,217034"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 2104,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*442 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*443 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*444 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*445 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*446 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*447 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*448 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*449 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*450 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*451 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*452 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*453 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*454 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*455 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*456 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*457 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*458 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*459 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*460 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*461 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*462 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,0,27400,1200"
st "Declarations"
blo "20000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,1200,23700,2400"
st "Ports:"
blo "20000,2200"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,26400,25200,27600"
st "Pre User:"
blo "20000,27400"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,27600,44500,33200"
st "constant clockFrequency: real := 60.0E6;
constant lcdSpiFrequency: real := 10.0E6;
constant pwmFrequency: real := 100.0E3;
constant stepFrequency: real := 100.0;
constant amplitudeBitNb: positive := 4;
constant holdAmplitude: natural := 1;
constant testLineNb: positive := 10;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,33200,29500,34400"
st "Diagram Signals:"
blo "20000,34200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,26400,1200"
st "Post User:"
blo "20000,1000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 49,0
usingSuid 1
emptyRow *463 (LEmptyRow
)
uid 54,0
optionalChildren [
*464 (RefLabelRowHdr
)
*465 (TitleRowHdr
)
*466 (FilterRowHdr
)
*467 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*468 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*469 (GroupColHdr
tm "GroupColHdrMgr"
)
*470 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*471 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*472 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*473 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*474 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*475 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*476 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 1413,0
)
*477 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 1415,0
)
*478 (LeafLogPort
port (LogicalPort
decl (Decl
n "testMode"
t "std_uLogic"
o 3
suid 3,0
)
)
uid 1417,0
)
*479 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock_sys"
t "std_ulogic"
o 4
suid 4,0
)
)
uid 1419,0
)
*480 (LeafLogPort
port (LogicalPort
decl (Decl
n "sensor_n"
t "std_uLogic"
o 5
suid 5,0
)
)
uid 1421,0
)
*481 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sensorSynch"
t "std_uLogic"
o 6
suid 6,0
)
)
uid 1423,0
)
*482 (LeafLogPort
port (LogicalPort
decl (Decl
n "stop_n"
t "std_uLogic"
o 7
suid 7,0
)
)
uid 1425,0
)
*483 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stopSynch"
t "std_uLogic"
o 8
suid 8,0
)
)
uid 1427,0
)
*484 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil4_n"
t "std_uLogic"
o 9
suid 9,0
)
)
uid 1429,0
)
*485 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 10
suid 10,0
)
)
uid 1431,0
)
*486 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 11
suid 11,0
)
)
uid 1433,0
)
*487 (LeafLogPort
port (LogicalPort
decl (Decl
n "start_n"
t "std_uLogic"
o 12
suid 12,0
)
)
uid 1435,0
)
*488 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LED2"
t "std_ulogic"
o 13
suid 13,0
)
)
uid 1437,0
)
*489 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stop"
t "std_uLogic"
o 14
suid 14,0
)
)
uid 1439,0
)
*490 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "restart"
t "std_uLogic"
o 15
suid 15,0
)
)
uid 1441,0
)
*491 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil1"
t "std_uLogic"
o 16
suid 16,0
)
)
uid 1443,0
)
*492 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sensor"
t "std_uLogic"
o 17
suid 17,0
)
)
uid 1445,0
)
*493 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LED1"
t "std_uLogic"
o 18
suid 18,0
)
)
uid 1447,0
)
*494 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil2_n"
t "std_uLogic"
o 19
suid 19,0
)
)
uid 1449,0
)
*495 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "start"
t "std_uLogic"
o 20
suid 20,0
)
)
uid 1451,0
)
*496 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil2"
t "std_uLogic"
o 21
suid 21,0
)
)
uid 1453,0
)
*497 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "startSynch"
t "std_uLogic"
o 22
suid 22,0
)
)
uid 1455,0
)
*498 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil3_n"
t "std_uLogic"
o 23
suid 23,0
)
)
uid 1457,0
)
*499 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "restartSynch"
t "std_uLogic"
o 24
suid 24,0
)
)
uid 1459,0
)
*500 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil1_n"
t "std_ulogic"
o 25
suid 25,0
)
)
uid 1461,0
)
*501 (LeafLogPort
port (LogicalPort
decl (Decl
n "restart_n"
t "std_uLogic"
o 26
suid 26,0
)
)
uid 1463,0
)
*502 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 27
suid 27,0
)
)
uid 1465,0
)
*503 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "motorOn2"
t "std_ulogic"
o 28
suid 28,0
)
)
uid 1467,0
)
*504 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LEDs_n"
t "std_ulogic_vector"
b "(1 TO 8)"
o 29
suid 29,0
)
)
uid 1469,0
)
*505 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset1"
t "std_ulogic"
o 30
suid 30,0
)
)
uid 1471,0
)
*506 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil3"
t "std_uLogic"
o 31
suid 31,0
)
)
uid 1473,0
)
*507 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "motorOn1"
t "std_ulogic"
o 32
suid 32,0
)
)
uid 1475,0
)
*508 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "button4"
t "std_uLogic"
o 33
suid 33,0
)
)
uid 1477,0
)
*509 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_CS1_n"
t "std_uLogic"
o 34
suid 34,0
)
)
uid 1479,0
)
*510 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_SCL"
t "std_uLogic"
o 35
suid 35,0
)
)
uid 1481,0
)
*511 (LeafLogPort
port (LogicalPort
decl (Decl
n "button4_n"
t "std_uLogic"
o 36
suid 36,0
)
)
uid 1483,0
)
*512 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil4"
t "std_uLogic"
o 37
suid 37,0
)
)
uid 1485,0
)
*513 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "button4Synch"
t "std_uLogic"
o 38
suid 38,0
)
)
uid 1487,0
)
*514 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_SI"
t "std_uLogic"
o 39
suid 39,0
)
)
uid 1489,0
)
*515 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_RST_n"
t "std_uLogic"
o 40
suid 40,0
)
)
uid 1491,0
)
*516 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_A0"
t "std_uLogic"
o 41
suid 41,0
)
)
uid 1493,0
)
*517 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "heartbeat"
t "std_uLogic"
o 42
suid 43,0
)
)
uid 1648,0
)
*518 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enable"
t "std_ulogic"
o 43
suid 44,0
)
)
uid 1650,0
)
*519 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clk_dis"
t "std_ulogic"
o 44
suid 46,0
)
)
uid 1836,0
)
*520 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 45
suid 48,0
)
)
uid 1858,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*521 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *522 (MRCItem
litem &463
pos 45
dimension 20
)
uid 69,0
optionalChildren [
*523 (MRCItem
litem &464
pos 0
dimension 20
uid 70,0
)
*524 (MRCItem
litem &465
pos 1
dimension 23
uid 71,0
)
*525 (MRCItem
litem &466
pos 2
hidden 1
dimension 20
uid 72,0
)
*526 (MRCItem
litem &476
pos 0
dimension 20
uid 1414,0
)
*527 (MRCItem
litem &477
pos 1
dimension 20
uid 1416,0
)
*528 (MRCItem
litem &478
pos 2
dimension 20
uid 1418,0
)
*529 (MRCItem
litem &479
pos 3
dimension 20
uid 1420,0
)
*530 (MRCItem
litem &480
pos 4
dimension 20
uid 1422,0
)
*531 (MRCItem
litem &481
pos 5
dimension 20
uid 1424,0
)
*532 (MRCItem
litem &482
pos 6
dimension 20
uid 1426,0
)
*533 (MRCItem
litem &483
pos 7
dimension 20
uid 1428,0
)
*534 (MRCItem
litem &484
pos 8
dimension 20
uid 1430,0
)
*535 (MRCItem
litem &485
pos 9
dimension 20
uid 1432,0
)
*536 (MRCItem
litem &486
pos 10
dimension 20
uid 1434,0
)
*537 (MRCItem
litem &487
pos 11
dimension 20
uid 1436,0
)
*538 (MRCItem
litem &488
pos 12
dimension 20
uid 1438,0
)
*539 (MRCItem
litem &489
pos 13
dimension 20
uid 1440,0
)
*540 (MRCItem
litem &490
pos 14
dimension 20
uid 1442,0
)
*541 (MRCItem
litem &491
pos 15
dimension 20
uid 1444,0
)
*542 (MRCItem
litem &492
pos 16
dimension 20
uid 1446,0
)
*543 (MRCItem
litem &493
pos 17
dimension 20
uid 1448,0
)
*544 (MRCItem
litem &494
pos 18
dimension 20
uid 1450,0
)
*545 (MRCItem
litem &495
pos 19
dimension 20
uid 1452,0
)
*546 (MRCItem
litem &496
pos 20
dimension 20
uid 1454,0
)
*547 (MRCItem
litem &497
pos 21
dimension 20
uid 1456,0
)
*548 (MRCItem
litem &498
pos 22
dimension 20
uid 1458,0
)
*549 (MRCItem
litem &499
pos 23
dimension 20
uid 1460,0
)
*550 (MRCItem
litem &500
pos 24
dimension 20
uid 1462,0
)
*551 (MRCItem
litem &501
pos 25
dimension 20
uid 1464,0
)
*552 (MRCItem
litem &502
pos 26
dimension 20
uid 1466,0
)
*553 (MRCItem
litem &503
pos 27
dimension 20
uid 1468,0
)
*554 (MRCItem
litem &504
pos 28
dimension 20
uid 1470,0
)
*555 (MRCItem
litem &505
pos 29
dimension 20
uid 1472,0
)
*556 (MRCItem
litem &506
pos 30
dimension 20
uid 1474,0
)
*557 (MRCItem
litem &507
pos 31
dimension 20
uid 1476,0
)
*558 (MRCItem
litem &508
pos 32
dimension 20
uid 1478,0
)
*559 (MRCItem
litem &509
pos 33
dimension 20
uid 1480,0
)
*560 (MRCItem
litem &510
pos 34
dimension 20
uid 1482,0
)
*561 (MRCItem
litem &511
pos 35
dimension 20
uid 1484,0
)
*562 (MRCItem
litem &512
pos 36
dimension 20
uid 1486,0
)
*563 (MRCItem
litem &513
pos 37
dimension 20
uid 1488,0
)
*564 (MRCItem
litem &514
pos 38
dimension 20
uid 1490,0
)
*565 (MRCItem
litem &515
pos 39
dimension 20
uid 1492,0
)
*566 (MRCItem
litem &516
pos 40
dimension 20
uid 1494,0
)
*567 (MRCItem
litem &517
pos 41
dimension 20
uid 1649,0
)
*568 (MRCItem
litem &518
pos 42
dimension 20
uid 1651,0
)
*569 (MRCItem
litem &519
pos 43
dimension 20
uid 1837,0
)
*570 (MRCItem
litem &520
pos 44
dimension 20
uid 1859,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*571 (MRCItem
litem &467
pos 0
dimension 20
uid 74,0
)
*572 (MRCItem
litem &469
pos 1
dimension 50
uid 75,0
)
*573 (MRCItem
litem &470
pos 2
dimension 100
uid 76,0
)
*574 (MRCItem
litem &471
pos 3
dimension 50
uid 77,0
)
*575 (MRCItem
litem &472
pos 4
dimension 100
uid 78,0
)
*576 (MRCItem
litem &473
pos 5
dimension 100
uid 79,0
)
*577 (MRCItem
litem &474
pos 6
dimension 50
uid 80,0
)
*578 (MRCItem
litem &475
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *579 (LEmptyRow
)
uid 83,0
optionalChildren [
*580 (RefLabelRowHdr
)
*581 (TitleRowHdr
)
*582 (FilterRowHdr
)
*583 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*584 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*585 (GroupColHdr
tm "GroupColHdrMgr"
)
*586 (NameColHdr
tm "GenericNameColHdrMgr"
)
*587 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*588 (InitColHdr
tm "GenericValueColHdrMgr"
)
*589 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*590 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*591 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *592 (MRCItem
litem &579
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*593 (MRCItem
litem &580
pos 0
dimension 20
uid 98,0
)
*594 (MRCItem
litem &581
pos 1
dimension 23
uid 99,0
)
*595 (MRCItem
litem &582
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*596 (MRCItem
litem &583
pos 0
dimension 20
uid 102,0
)
*597 (MRCItem
litem &585
pos 1
dimension 50
uid 103,0
)
*598 (MRCItem
litem &586
pos 2
dimension 100
uid 104,0
)
*599 (MRCItem
litem &587
pos 3
dimension 100
uid 105,0
)
*600 (MRCItem
litem &588
pos 4
dimension 50
uid 106,0
)
*601 (MRCItem
litem &589
pos 5
dimension 50
uid 107,0
)
*602 (MRCItem
litem &590
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
