`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 05.11.2022 13:15:02
// Design Name: 
// Module Name: ScreenBufferMem
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module ScreenBufferMem 
    #(
        parameter WIDTH = 12,
        parameter DEPTH = 600
    )
    (
        input wire iClk,
        input wire[$clog2(DEPTH)-1:0] iAddrA, iAddrB,
        input wire [WIDTH-1:0] iDataB,
        input wire iWeB,
        output wire [WIDTH-1:0] oDataA,oDataB   
    );
  // define the memory
  reg [WIDTH-1:0] rMem  [DEPTH-1:0];
  
  // Initial contents of the memory
  initial
  begin
    $readmemb("FinalProject.mem", rMem);
  end
  
  // Logic for Port A
  //  Supports only synchronous reading 
  reg [WIDTH-1:0] rDataA;
  
  always @(posedge iClk)
  begin
    rDataA <= rMem[iAddrA]; 
  end
  
  assign oDataA = rDataA;
  
  // Logic for Port B
  //  Supports synchronous reading and writing
  reg [WIDTH-1:0] rDataB;
  
  always @(posedge iClk)
  begin
    if(iWeB)
      rMem[iAddrB] <= iDataB;
    rDataB <= rMem[iAddrB]; 
  end
  
  assign oDataB = rDataB;
endmodule
