==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 960.691 ; gain = 866.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 960.691 ; gain = 866.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 960.691 ; gain = 866.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 960.691 ; gain = 866.633
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (kmeans.cpp:33) in function 'kmeans' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (kmeans.cpp:33) in function 'kmeans' completely with a factor of 1.
INFO: [XFORM 203-602] Inlining function 'abs_custom' into 'kmeans' (kmeans.cpp:31) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kmeans.cpp:50:17) to (kmeans.cpp:49:32) in function 'kmeans'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 960.691 ; gain = 866.633
INFO: [HLS 200-472] Inferring partial write operation for 'centroids_x.V' (kmeans.cpp:20:6)
INFO: [HLS 200-472] Inferring partial write operation for 'centroids_y.V' (kmeans.cpp:21:6)
INFO: [HLS 200-472] Inferring partial write operation for 'data_cluster_id' (kmeans.cpp:40:13)
INFO: [HLS 200-472] Inferring partial write operation for 'centroids_x.V' (kmeans.cpp:58:34)
INFO: [HLS 200-472] Inferring partial write operation for 'centroids_y.V' (kmeans.cpp:59:34)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 960.691 ; gain = 866.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kmeans' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kmeans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.077 seconds; current allocated memory: 141.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 142.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kmeans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kmeans/centroids_x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kmeans/centroids_y_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kmeans' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kmeans_data_cluster_id' to 'kmeans_data_clustbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kmeans_sdiv_18s_17ns_17_22_seq_1' to 'kmeans_sdiv_18s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kmeans_sdiv_18s_1cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kmeans'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 142.961 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.23 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'kmeans_sdiv_18s_1cud_div'
INFO: [RTMG 210-279] Implementing memory 'kmeans_x_data_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kmeans_y_data_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'kmeans_data_clustbkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 960.691 ; gain = 866.633
INFO: [VHDL 208-304] Generating VHDL RTL for kmeans.
INFO: [VLOG 209-307] Generating Verilog RTL for kmeans.
INFO: [HLS 200-112] Total elapsed time: 12.689 seconds; peak allocated memory: 142.961 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Jul 17 21:32:51 2022...
