{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.07577,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.0876,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0242315,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0174992,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00919285,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0174992,
	"finish__design__instance__count__class:buffer": 21,
	"finish__design__instance__area__class:buffer": 37.506,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 27,
	"finish__design__instance__area__class:timing_repair_buffer": 23.674,
	"finish__design__instance__count__class:inverter": 73,
	"finish__design__instance__area__class:inverter": 42.826,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 1.33,
	"finish__design__instance__count__class:sequential_cell": 19,
	"finish__design__instance__area__class:sequential_cell": 110.124,
	"finish__design__instance__count__class:multi_input_combinational_cell": 225,
	"finish__design__instance__area__class:multi_input_combinational_cell": 475.342,
	"finish__design__instance__count": 369,
	"finish__design__instance__area": 694.792,
	"finish__timing__setup__tns": -0.0139307,
	"finish__timing__setup__ws": -0.010745,
	"finish__clock__skew__setup": 0.000844914,
	"finish__clock__skew__hold": 0.000844914,
	"finish__timing__drv__max_slew_limit": 0.701417,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.867813,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 2,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00134521,
	"finish__power__switching__total": 0.000916506,
	"finish__power__leakage__total": 1.61234e-05,
	"finish__power__total": 0.00227784,
	"finish__design__io": 36,
	"finish__design__die__area": 117683,
	"finish__design__core__area": 115961,
	"finish__design__instance__count": 1100,
	"finish__design__instance__area": 889.238,
	"finish__design__instance__count__stdcell": 1100,
	"finish__design__instance__area__stdcell": 889.238,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00766845,
	"finish__design__instance__utilization__stdcell": 0.00766845,
	"finish__design__rows": 243,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 243,
	"finish__design__sites": 435942,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 435942,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}