// Seed: 1103727191
module module_0 #(
    parameter id_3 = 32'd18
) (
    input  uwire id_0,
    output tri0  id_1
);
  localparam id_3 = 1;
  bit id_4;
  ;
  always @(id_0) begin : LABEL_0
    id_4 = 1;
    id_4 <= id_0;
  end
  wire [-1 'b0 <  id_3 : 1] id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd10
) (
    output tri  id_0,
    input  wand id_1,
    output wand id_2
);
  wire [-1 : 1] _id_4;
  assign id_0 = id_4;
  wire [id_4 : id_4] id_5;
  assign id_0 = -1 + id_4;
  logic id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
