{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 14 17:22:48 2014 " "Info: Processing started: Fri Mar 14 17:22:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g23_lab3 -c g23_lab3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g23_lab3 -c g23_lab3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[0\] register lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[1\] 244.14 MHz 4.096 ns Internal " "Info: Clock \"clk\" has Internal fmax of 244.14 MHz between source register \"lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[1\]\" (period= 4.096 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.857 ns + Longest register register " "Info: + Longest register to register delay is 3.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[0\] 1 REG LCFF_X4_Y19_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y19_N5; Fanout = 5; REG Node = 'lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_73k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_73k.tdf" 79 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.495 ns) 0.863 ns lpm_counter:seconds_counter\|cntr_73k:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X4_Y19_N4 2 " "Info: 2: + IC(0.368 ns) + CELL(0.495 ns) = 0.863 ns; Loc. = LCCOMB_X4_Y19_N4; Fanout = 2; COMB Node = 'lpm_counter:seconds_counter\|cntr_73k:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.863 ns" { lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[0] lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_73k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_73k.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.943 ns lpm_counter:seconds_counter\|cntr_73k:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X4_Y19_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.943 ns; Loc. = LCCOMB_X4_Y19_N6; Fanout = 2; COMB Node = 'lpm_counter:seconds_counter\|cntr_73k:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita0~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_73k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_73k.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.023 ns lpm_counter:seconds_counter\|cntr_73k:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X4_Y19_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.023 ns; Loc. = LCCOMB_X4_Y19_N8; Fanout = 2; COMB Node = 'lpm_counter:seconds_counter\|cntr_73k:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita1~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_73k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_73k.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.103 ns lpm_counter:seconds_counter\|cntr_73k:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X4_Y19_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.103 ns; Loc. = LCCOMB_X4_Y19_N10; Fanout = 2; COMB Node = 'lpm_counter:seconds_counter\|cntr_73k:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita2~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_73k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_73k.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.183 ns lpm_counter:seconds_counter\|cntr_73k:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X4_Y19_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.183 ns; Loc. = LCCOMB_X4_Y19_N12; Fanout = 2; COMB Node = 'lpm_counter:seconds_counter\|cntr_73k:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita3~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_73k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_73k.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.357 ns lpm_counter:seconds_counter\|cntr_73k:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X4_Y19_N14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 1.357 ns; Loc. = LCCOMB_X4_Y19_N14; Fanout = 1; COMB Node = 'lpm_counter:seconds_counter\|cntr_73k:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita4~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_73k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_73k.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.815 ns lpm_counter:seconds_counter\|cntr_73k:auto_generated\|counter_comb_bita5~0 8 COMB LCCOMB_X4_Y19_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 1.815 ns; Loc. = LCCOMB_X4_Y19_N16; Fanout = 1; COMB Node = 'lpm_counter:seconds_counter\|cntr_73k:auto_generated\|counter_comb_bita5~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita5~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita5~0 } "NODE_NAME" } } { "db/cntr_73k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_73k.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.278 ns) 2.627 ns lpm_counter:seconds_counter\|cntr_73k:auto_generated\|cout_actual 9 COMB LCCOMB_X3_Y19_N24 6 " "Info: 9: + IC(0.534 ns) + CELL(0.278 ns) = 2.627 ns; Loc. = LCCOMB_X3_Y19_N24; Fanout = 6; COMB Node = 'lpm_counter:seconds_counter\|cntr_73k:auto_generated\|cout_actual'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita5~0 lpm_counter:seconds_counter|cntr_73k:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_73k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_73k.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.740 ns) 3.857 ns lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[1\] 10 REG LCFF_X4_Y19_N7 5 " "Info: 10: + IC(0.490 ns) + CELL(0.740 ns) = 3.857 ns; Loc. = LCFF_X4_Y19_N7; Fanout = 5; REG Node = 'lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.230 ns" { lpm_counter:seconds_counter|cntr_73k:auto_generated|cout_actual lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_73k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_73k.tdf" 79 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.465 ns ( 63.91 % ) " "Info: Total cell delay = 2.465 ns ( 63.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 36.09 % ) " "Info: Total interconnect delay = 1.392 ns ( 36.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.857 ns" { lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[0] lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita0~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita1~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita2~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita3~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita4~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita5~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita5~0 lpm_counter:seconds_counter|cntr_73k:auto_generated|cout_actual lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.857 ns" { lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[0] {} lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita0~COUT {} lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita1~COUT {} lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita2~COUT {} lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita3~COUT {} lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita4~COUT {} lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita5~COUT {} lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita5~0 {} lpm_counter:seconds_counter|cntr_73k:auto_generated|cout_actual {} lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] {} } { 0.000ns 0.368ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.534ns 0.490ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.278ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.847 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[1\] 3 REG LCFF_X4_Y19_N7 5 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y19_N7; Fanout = 5; REG Node = 'lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.583 ns" { clk~clkctrl lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_73k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_73k.tdf" 79 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.847 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[0\] 3 REG LCFF_X4_Y19_N5 5 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y19_N5; Fanout = 5; REG Node = 'lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.583 ns" { clk~clkctrl lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_73k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_73k.tdf" 79 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_73k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_73k.tdf" 79 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_73k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_73k.tdf" 79 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.857 ns" { lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[0] lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita0~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita1~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita2~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita3~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita4~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita5~COUT lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita5~0 lpm_counter:seconds_counter|cntr_73k:auto_generated|cout_actual lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.857 ns" { lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[0] {} lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita0~COUT {} lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita1~COUT {} lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita2~COUT {} lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita3~COUT {} lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita4~COUT {} lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita5~COUT {} lpm_counter:seconds_counter|cntr_73k:auto_generated|counter_comb_bita5~0 {} lpm_counter:seconds_counter|cntr_73k:auto_generated|cout_actual {} lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] {} } { 0.000ns 0.368ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.534ns 0.490ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.278ns 0.740ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter:hours_counter\|cntr_63k:auto_generated\|safe_q\[0\] sec_clock clk 6.135 ns register " "Info: tsu for register \"lpm_counter:hours_counter\|cntr_63k:auto_generated\|safe_q\[0\]\" (data pin = \"sec_clock\", clock pin = \"clk\") is 6.135 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.023 ns + Longest pin register " "Info: + Longest pin to register delay is 9.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns sec_clock 1 PIN PIN_AB5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AB5; Fanout = 8; PIN Node = 'sec_clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_clock } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.165 ns) + CELL(0.491 ns) 7.529 ns comb~1 2 COMB LCCOMB_X3_Y19_N16 5 " "Info: 2: + IC(6.165 ns) + CELL(0.491 ns) = 7.529 ns; Loc. = LCCOMB_X3_Y19_N16; Fanout = 5; COMB Node = 'comb~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.656 ns" { sec_clock comb~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.758 ns) 9.023 ns lpm_counter:hours_counter\|cntr_63k:auto_generated\|safe_q\[0\] 3 REG LCFF_X2_Y18_N17 5 " "Info: 3: + IC(0.736 ns) + CELL(0.758 ns) = 9.023 ns; Loc. = LCFF_X2_Y18_N17; Fanout = 5; REG Node = 'lpm_counter:hours_counter\|cntr_63k:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.494 ns" { comb~1 lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_63k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_63k.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.122 ns ( 23.52 % ) " "Info: Total cell delay = 2.122 ns ( 23.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.901 ns ( 76.48 % ) " "Info: Total interconnect delay = 6.901 ns ( 76.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.023 ns" { sec_clock comb~1 lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.023 ns" { sec_clock {} sec_clock~combout {} comb~1 {} lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 6.165ns 0.736ns } { 0.000ns 0.873ns 0.491ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_63k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_63k.tdf" 74 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.850 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns lpm_counter:hours_counter\|cntr_63k:auto_generated\|safe_q\[0\] 3 REG LCFF_X2_Y18_N17 5 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X2_Y18_N17; Fanout = 5; REG Node = 'lpm_counter:hours_counter\|cntr_63k:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.586 ns" { clk~clkctrl lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_63k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_63k.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.850 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.023 ns" { sec_clock comb~1 lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.023 ns" { sec_clock {} sec_clock~combout {} comb~1 {} lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 6.165ns 0.736ns } { 0.000ns 0.873ns 0.491ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.850 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk end_of_day lpm_counter:hours_counter\|cntr_63k:auto_generated\|safe_q\[0\] 8.911 ns register " "Info: tco from clock \"clk\" to destination pin \"end_of_day\" through register \"lpm_counter:hours_counter\|cntr_63k:auto_generated\|safe_q\[0\]\" is 8.911 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.850 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns lpm_counter:hours_counter\|cntr_63k:auto_generated\|safe_q\[0\] 3 REG LCFF_X2_Y18_N17 5 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X2_Y18_N17; Fanout = 5; REG Node = 'lpm_counter:hours_counter\|cntr_63k:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.586 ns" { clk~clkctrl lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_63k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_63k.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.850 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_63k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_63k.tdf" 74 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.784 ns + Longest register pin " "Info: + Longest register to pin delay is 5.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:hours_counter\|cntr_63k:auto_generated\|safe_q\[0\] 1 REG LCFF_X2_Y18_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y18_N17; Fanout = 5; REG Node = 'lpm_counter:hours_counter\|cntr_63k:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_63k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_63k.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.505 ns) 0.931 ns Equal0~0 2 COMB LCCOMB_X2_Y18_N0 1 " "Info: 2: + IC(0.426 ns) + CELL(0.505 ns) = 0.931 ns; Loc. = LCCOMB_X2_Y18_N0; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.931 ns" { lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] Equal0~0 } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.178 ns) 1.392 ns Equal0~1 3 COMB LCCOMB_X2_Y18_N2 1 " "Info: 3: + IC(0.283 ns) + CELL(0.178 ns) = 1.392 ns; Loc. = LCCOMB_X2_Y18_N2; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.461 ns" { Equal0~0 Equal0~1 } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(2.840 ns) 5.784 ns end_of_day 4 PIN PIN_N2 0 " "Info: 4: + IC(1.552 ns) + CELL(2.840 ns) = 5.784 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'end_of_day'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.392 ns" { Equal0~1 end_of_day } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.523 ns ( 60.91 % ) " "Info: Total cell delay = 3.523 ns ( 60.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.261 ns ( 39.09 % ) " "Info: Total interconnect delay = 2.261 ns ( 39.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.784 ns" { lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] Equal0~0 Equal0~1 end_of_day } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.784 ns" { lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] {} Equal0~0 {} Equal0~1 {} end_of_day {} } { 0.000ns 0.426ns 0.283ns 1.552ns } { 0.000ns 0.505ns 0.178ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.850 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.784 ns" { lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] Equal0~0 Equal0~1 end_of_day } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.784 ns" { lpm_counter:hours_counter|cntr_63k:auto_generated|safe_q[0] {} Equal0~0 {} Equal0~1 {} end_of_day {} } { 0.000ns 0.426ns 0.283ns 1.552ns } { 0.000ns 0.505ns 0.178ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[1\] sec_clock clk -4.601 ns register " "Info: th for register \"lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[1\]\" (data pin = \"sec_clock\", clock pin = \"clk\") is -4.601 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.847 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[1\] 3 REG LCFF_X4_Y19_N7 5 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y19_N7; Fanout = 5; REG Node = 'lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.583 ns" { clk~clkctrl lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_73k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_73k.tdf" 79 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "db/cntr_73k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_73k.tdf" 79 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.734 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns sec_clock 1 PIN PIN_AB5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AB5; Fanout = 8; PIN Node = 'sec_clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_clock } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.103 ns) + CELL(0.758 ns) 7.734 ns lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[1\] 2 REG LCFF_X4_Y19_N7 5 " "Info: 2: + IC(6.103 ns) + CELL(0.758 ns) = 7.734 ns; Loc. = LCFF_X4_Y19_N7; Fanout = 5; REG Node = 'lpm_counter:seconds_counter\|cntr_73k:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.861 ns" { sec_clock lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_73k.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_73k.tdf" 79 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.631 ns ( 21.09 % ) " "Info: Total cell delay = 1.631 ns ( 21.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.103 ns ( 78.91 % ) " "Info: Total interconnect delay = 6.103 ns ( 78.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.734 ns" { sec_clock lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.734 ns" { sec_clock {} sec_clock~combout {} lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 6.103ns } { 0.000ns 0.873ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.734 ns" { sec_clock lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.734 ns" { sec_clock {} sec_clock~combout {} lpm_counter:seconds_counter|cntr_73k:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 6.103ns } { 0.000ns 0.873ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 14 17:22:48 2014 " "Info: Processing ended: Fri Mar 14 17:22:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
