#BEGIN Configuration used. Extracted from "sesc.L3.conf":
fetchPolicy='outorder'
procsPerNode=16
cpucore[0:15]='issueX'
NoMigration=true
issueWrongPath=true
tech      =1.000000e-01
issue     =4
wattchDataCacheEnergy=2.354971e+00
cacheLineSize=32
pageSize  =4096
technology='techParam'
[issueX]
instrSource="IMemory IL1"
robSize   =176
wakeupDelay=6
stForwardDelay=2
rdRegEnergy=3.088941e-01
renameDelay=3
intraClusterLat=1
dataSource="DMemory DL1"
issueWidth=4
maxStores =56
maxBranches=64
retireWidth=5
windowCheckEnergy=1.321719e-01
totEnergy =1.831122e+01
stqRdWrEnergy=1.526858e-01
inorder   =false
windowRdWrEnergy=5.990468e-01
OSType    ='dummy'
stqCheckEnergy=2.874168e-01
dtlb      ='FXDTLB'
cluster[1:1]='FPClusterIssueX'
cluster   ='FXClusterIssueX'
wrRegEnergy=3.088941e-01
interClusterLat=2
ldqRdWrEnergy=1.716601e-01
ldqCheckEnergy=3.635240e-01
maxLoads  =72
intRegs   =176
regFileDelay=3
fetchWidth=4
bpred     ='BPredIssueX'
bpredEnergy=2.230146e-01
maxIRequests=4
decodeDelay=6
fpALUEnergy=1.047439e+00
bb4Cycle  =1
enableICache=true
btbEnergy =5.594531e-01
frequency =5.000000e+09
robEnergy =2.741329e-01
forwardBusEnergy=7.619968e-02
rasEnergy =2.562410e-02
resultBusEnergy=7.619968e-02
windowSelEnergy=1.558390e-02
instQueueSize=8
clockEnergy=4.804760e+00
iALUEnergy=3.417957e-01
areaFactor=1.006250e+00
itlb      ='FXITLB'
renameEnergy=1.317237e-01
fpRegs    =176
[FXDTLB]
size      =512
replPolicy='LRU'
bsize     =8
numPorts  =2
assoc     =4
deviceType='cache'
[DMemory]
MSHR      ='DMSHR'
missDelay =2
displNotify=false
bsize     =32
hitDelay  =2
numPorts  =2
deviceType='cache'
assoc     =4
lowerLevel="L1L2DBus L1L2D"
subBanks  =2
size      =32768
writePolicy='WB'
replPolicy='LRU'
portOccp  =2
[Memory]
size      =64
numPorts  =1
portOccp  =1
bsize     =64
assoc     =1
missDelay =469
replPolicy='LRU'
MSHR      ='NoMSHR'
deviceType='niceCache'
hitDelay  =469
lowerLevel='voidDevice'
writePolicy='WB'
[IMemory]
assoc     =2
subBanks  =2
missDelay =1
replPolicy='LRU'
MSHR      ='iMSHR'
bsize     =32
size      =32768
writePolicy='WT'
lowerLevel="L1L2Bus L1L2"
hitDelay  =1
deviceType='icache'
numPorts  =2
portOccp  =1
[L1L2Bus]
deviceType='bus'
numPorts  =1
delay     =1
portOccp  =1
lowerLevel="L2Cache L2"
[L1L2DBus]
portOccp  =1
BusEnergy =3.000000e-02
lowerLevel="L2Cache L2"
numPorts  =1
delay     =1
deviceType='systembus'
[L2Cache]
numPorts  =5
replPolicy='LRU'
protocol  ='MESI'
missDelay =11
size      =2097152
subBanks  =4
portOccp  =2
hitDelay  =9
assoc     =8
lowerLevel="L2L3Bus L2L3 sharedBy 4"
inclusive =false
MSHR      ='L2MSHR'
displNotify=false
deviceType='smpcache'
bsize     =32
writePolicy='WB'
[TransactionalMemory]
secondaryVarStallCycles=0
transReportFlush=10
applyRandomization=0
nackStallCycles=1
traceToFile=1
recordTransMemRefs=0
printTransactionalReportSummary=1
abortExpBackoff=4
calculateFullReadWriteSet=1
primaryBaseStallCycles=50
traceFile =''
conflictDetect=1
printRealBCTimes=0
enableBeginTMStats=0
printTransactionalReport=1
cacheLineSize=32
maxAborts =1
memDebugTrace=0
versioning=1
tmDebugMode=0
secondaryBaseStallCycles=12
primaryVarStallCycles=12
limitAborts=0
printSummaryReport=1
printAllNacks=0
printDetailedTrace=0
abortLinBackoff=0
[FPClusterIssueX]
wakeUpPortOccp=1
wakeUpNumPorts=4
fpMultUnit='FPIssueX'
schedDelay=1
schedPortOccp=1
fpDivUnit ='FPIssueX'
winSize   =32
schedNumPorts=4
wakeupDelay=3
fpALULat  =1
fpALUUnit ='FPIssueX'
fpDivLat  =10
fpMultLat =2
recycleAt ='Execute'
[BPredIssueX]
type      ='hybrid'
l2size    =16384
l1size    =1
Metasize  =16384
btbBsize  =1
historySize=11
MetaBits  =2
btbReplPolicy='LRU'
l2Bits    =1
btbSize   =2048
localSize =16384
rasSize   =32
btbHistory=0
BTACDelay =0
localBits =2
btbAssoc  =2
[FXClusterIssueX]
schedDelay=1
iALUUnit  ='ALUIssueX'
iStoreUnit='LDSTIssueX'
wakeupDelay=3
recycleAt ='Execute'
iBJUnit   ='ALUIssueX'
iDivUnit  ='ALUIssueX'
iMultUnit ='ALUIssueX'
iMultLat  =4
iDivLat   =12
winSize   =80
wakeUpNumPorts=4
iLoadLat  =1
iLoadUnit ='LDSTIssueX'
iStoreLat =1
schedNumPorts=4
wakeUpPortOccp=1
iBJLat    =1
schedPortOccp=1
iALULat   =1
[MemoryBus]
delay     =15
lowerLevel="Memory Memory"
deviceType='bus'
numPorts  =1
portOccp  =8
[L3Cache]
deviceType='smpcache'
subBanks  =4
portOccp  =2
lowerLevel="SystemBus SysBus shared"
hitDelay  =9
writePolicy='WB'
size      =8388608
displNotify=false
assoc     =8
bsize     =32
protocol  ='MESI'
missDelay =11
MSHR      ='L3MSHR'
replPolicy='LRU'
numPorts  =5
inclusive =false
[NoMSHR]
bsize     =64
type      ='none'
size      =128
[L2MSHR]
size      =64
bsize     =32
type      ='single'
[ALUIssueX]
Occ       =1
Num       =2
[FXITLB]
size      =512
deviceType='cache'
replPolicy='LRU'
numPorts  =2
bsize     =8
assoc     =4
[L2L3Bus]
lowerLevel="L3Cache L3"
deviceType='bus'
portOccp  =1
delay     =1
numPorts  =1
[techParam]
areaOfChip=200
frequency =5.000000e+09
loadInClockNode=20
tech      =70
clockTreeStyle=1
skewBudget=20
optimalNumberOfBuffer=3
[DMSHR]
bsize     =32
type      ='single'
size      =64
[FPIssueX]
Num       =3
Occ       =1
[SystemBus]
lowerLevel="MemoryBus MemoryBus"
portOccp  =1
delay     =1
numPorts  =1
deviceType='bus'
[L3MSHR]
type      ='single'
bsize     =32
size      =64
[LDSTIssueX]
Num       =2
Occ       =1
[voidDevice]
deviceType='void'
[iMSHR]
type      ='single'
bsize     =32
size      =32
#END Configuration used. Extracted from "sesc.L3.conf":
