ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"spi_in12.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.init_IN12,"ax",%progbits
  18              		.align	1
  19              		.global	init_IN12
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	init_IN12:
  25              	.LFB334:
  26              		.file 1 "Core/Src/spi_in12.c"
   1:Core/Src/spi_in12.c **** /*
   2:Core/Src/spi_in12.c **** 
   3:Core/Src/spi_in12.c **** */
   4:Core/Src/spi_in12.c **** 
   5:Core/Src/spi_in12.c **** #include "spi_in12.h"
   6:Core/Src/spi_in12.c **** 
   7:Core/Src/spi_in12.c **** const uint8_t scanLineArr[] = {0xE0, 0xD0, 0xB0, 0x70};     //ÐºÐ¾Ð´Ñ‹ Ñ€Ð°Ð·Ñ€ÑÐ´Ð¾Ð² Ð´Ð¸ÑÐ¿Ð»Ð
   8:Core/Src/spi_in12.c **** const uint8_t scanLine_mask21[] = {0xE0, 0xD0, 0xFF, 0xFF}; //ÐºÐ¾Ð´Ñ‹ Ñ€Ð°Ð·Ñ€ÑÐ´Ð¾Ð² Ð´Ð¸ÑÐ¿Ð»Ð
   9:Core/Src/spi_in12.c **** const uint8_t scanLine_mask43[] = {0xFF, 0xFF, 0xB0, 0x70}; //ÐºÐ¾Ð´Ñ‹ Ñ€Ð°Ð·Ñ€ÑÐ´Ð¾Ð² Ð´Ð¸ÑÐ¿Ð»Ð
  10:Core/Src/spi_in12.c **** const uint8_t digArr[] = {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09}; //ÐºÐ¾Ð´Ñ‹ Ð
  11:Core/Src/spi_in12.c **** 
  12:Core/Src/spi_in12.c **** volatile uint8_t indCount = 0;    //ÑÑ‡ÐµÑ‚Ñ‡Ð¸Ðº ÑÐºÐ°Ð½-Ð»Ð¸Ð½Ð¸Ð¹ Ð´Ð»Ñ Ð´Ð¸Ð½Ð°Ð¼Ð¸Ñ‡ÐµÑÐºÐ
  13:Core/Src/spi_in12.c **** uint8_t frameBuff[LEN_DISPLAY];          //Ñ…Ñ€Ð°Ð½Ð¸Ð¼ Ð·Ð½Ð°Ñ‡ÐµÐ½Ð¸Ñ Ñ€Ð°Ð·Ñ€ÑÐ´Ð¾Ð² Ð´Ð¸ÑÐ¿Ð
  14:Core/Src/spi_in12.c **** t_modeInd modeInd;
  15:Core/Src/spi_in12.c **** 
  16:Core/Src/spi_in12.c **** void init_IN12(void){
  27              		.loc 1 16 21 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 12
  34              		.cfi_offset 4, -12
  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  17:Core/Src/spi_in12.c ****     //*** Init GPIO ************************************************
  18:Core/Src/spi_in12.c ****     //PA4, PA6 as output push-pull high speed (ÑÐ¸Ð³Ð½Ð°Ð»Ñ‹ OE, LATCH)
  19:Core/Src/spi_in12.c ****     GPIOA->MODER |= (GPIO_MODER_MODER4_0 | GPIO_MODER_MODER6_0);
  37              		.loc 1 19 5 view .LVU1
  38              		.loc 1 19 18 is_stmt 0 view .LVU2
  39 0002 9022     		movs	r2, #144
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 2


  40 0004 D205     		lsls	r2, r2, #23
  41 0006 1168     		ldr	r1, [r2]
  42 0008 8823     		movs	r3, #136
  43 000a 5B01     		lsls	r3, r3, #5
  44 000c 0B43     		orrs	r3, r1
  45 000e 1360     		str	r3, [r2]
  20:Core/Src/spi_in12.c ****     GPIOA->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR4 | GPIO_OSPEEDER_OSPEEDR6);
  46              		.loc 1 20 5 is_stmt 1 view .LVU3
  47              		.loc 1 20 20 is_stmt 0 view .LVU4
  48 0010 9168     		ldr	r1, [r2, #8]
  49 0012 CC23     		movs	r3, #204
  50 0014 9B01     		lsls	r3, r3, #6
  51 0016 0B43     		orrs	r3, r1
  52 0018 9360     		str	r3, [r2, #8]
  21:Core/Src/spi_in12.c **** 
  22:Core/Src/spi_in12.c ****     //****GPIO for SPI1**********************************************
  23:Core/Src/spi_in12.c ****     //PA5 -> SCK, PA7 -> MOSI
  24:Core/Src/spi_in12.c ****     GPIOA->MODER |= (GPIO_MODER_MODER5_1 | GPIO_MODER_MODER7_1);  //AF
  53              		.loc 1 24 5 is_stmt 1 view .LVU5
  54              		.loc 1 24 18 is_stmt 0 view .LVU6
  55 001a 1168     		ldr	r1, [r2]
  56 001c 8823     		movs	r3, #136
  57 001e 1B02     		lsls	r3, r3, #8
  58 0020 0B43     		orrs	r3, r1
  59 0022 1360     		str	r3, [r2]
  25:Core/Src/spi_in12.c ****     GPIOA->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR5 | GPIO_OSPEEDER_OSPEEDR7);  //high speed
  60              		.loc 1 25 5 is_stmt 1 view .LVU7
  61              		.loc 1 25 20 is_stmt 0 view .LVU8
  62 0024 9168     		ldr	r1, [r2, #8]
  63 0026 CC23     		movs	r3, #204
  64 0028 1B02     		lsls	r3, r3, #8
  65 002a 0B43     		orrs	r3, r1
  66 002c 9360     		str	r3, [r2, #8]
  26:Core/Src/spi_in12.c ****     //***************************************************************
  27:Core/Src/spi_in12.c **** 
  28:Core/Src/spi_in12.c ****     //*** Init SPI1 ************************************************
  29:Core/Src/spi_in12.c ****     RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
  67              		.loc 1 29 5 is_stmt 1 view .LVU9
  68              		.loc 1 29 18 is_stmt 0 view .LVU10
  69 002e 2149     		ldr	r1, .L2
  70 0030 8869     		ldr	r0, [r1, #24]
  71 0032 8023     		movs	r3, #128
  72 0034 5B01     		lsls	r3, r3, #5
  73 0036 0343     		orrs	r3, r0
  74 0038 8B61     		str	r3, [r1, #24]
  30:Core/Src/spi_in12.c ****     SPI1->CR1 |= (SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE);
  75              		.loc 1 30 5 is_stmt 1 view .LVU11
  76              		.loc 1 30 15 is_stmt 0 view .LVU12
  77 003a 1F4B     		ldr	r3, .L2+4
  78 003c 1C68     		ldr	r4, [r3]
  79 003e C020     		movs	r0, #192
  80 0040 0002     		lsls	r0, r0, #8
  81 0042 2043     		orrs	r0, r4
  82 0044 1860     		str	r0, [r3]
  31:Core/Src/spi_in12.c ****     SPI1->CR1 |= (SPI_CR1_SSM | SPI_CR1_SSI | SPI_CR1_MSTR);
  83              		.loc 1 31 5 is_stmt 1 view .LVU13
  84              		.loc 1 31 15 is_stmt 0 view .LVU14
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 3


  85 0046 1C68     		ldr	r4, [r3]
  86 0048 C120     		movs	r0, #193
  87 004a 8000     		lsls	r0, r0, #2
  88 004c 2043     		orrs	r0, r4
  89 004e 1860     		str	r0, [r3]
  32:Core/Src/spi_in12.c ****     //SPI1->CR1 &= ~SPI_CR1_BR;
  33:Core/Src/spi_in12.c ****     SPI1->CR1 |= SPI_CR1_BR_1;
  90              		.loc 1 33 5 is_stmt 1 view .LVU15
  91              		.loc 1 33 15 is_stmt 0 view .LVU16
  92 0050 1868     		ldr	r0, [r3]
  93 0052 1024     		movs	r4, #16
  94 0054 2043     		orrs	r0, r4
  95 0056 1860     		str	r0, [r3]
  34:Core/Src/spi_in12.c ****     SPI1->CR1 &= ~SPI_CR1_CPHA;
  96              		.loc 1 34 5 is_stmt 1 view .LVU17
  97              		.loc 1 34 15 is_stmt 0 view .LVU18
  98 0058 1C68     		ldr	r4, [r3]
  99 005a 0120     		movs	r0, #1
 100 005c 8443     		bics	r4, r0
 101 005e 1C60     		str	r4, [r3]
  35:Core/Src/spi_in12.c ****     SPI1->CR1 &= ~SPI_CR1_CPOL;
 102              		.loc 1 35 5 is_stmt 1 view .LVU19
 103              		.loc 1 35 15 is_stmt 0 view .LVU20
 104 0060 1C68     		ldr	r4, [r3]
 105 0062 0225     		movs	r5, #2
 106 0064 AC43     		bics	r4, r5
 107 0066 1C60     		str	r4, [r3]
  36:Core/Src/spi_in12.c ****     SPI1->CR2 |= (SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2);
 108              		.loc 1 36 5 is_stmt 1 view .LVU21
 109              		.loc 1 36 15 is_stmt 0 view .LVU22
 110 0068 5D68     		ldr	r5, [r3, #4]
 111 006a E024     		movs	r4, #224
 112 006c E400     		lsls	r4, r4, #3
 113 006e 2C43     		orrs	r4, r5
 114 0070 5C60     		str	r4, [r3, #4]
  37:Core/Src/spi_in12.c ****  
  38:Core/Src/spi_in12.c ****     SPI1->CR1 |= SPI_CR1_SPE;
 115              		.loc 1 38 5 is_stmt 1 view .LVU23
 116              		.loc 1 38 15 is_stmt 0 view .LVU24
 117 0072 1C68     		ldr	r4, [r3]
 118 0074 4025     		movs	r5, #64
 119 0076 2C43     		orrs	r4, r5
 120 0078 1C60     		str	r4, [r3]
  39:Core/Src/spi_in12.c ****     //**************************************************************
  40:Core/Src/spi_in12.c **** 
  41:Core/Src/spi_in12.c ****     //*** init TIM16 ****************************************
  42:Core/Src/spi_in12.c ****     RCC->APB2ENR |= RCC_APB2ENR_TIM16EN;
 121              		.loc 1 42 5 is_stmt 1 view .LVU25
 122              		.loc 1 42 18 is_stmt 0 view .LVU26
 123 007a 8C69     		ldr	r4, [r1, #24]
 124 007c 8023     		movs	r3, #128
 125 007e 9B02     		lsls	r3, r3, #10
 126 0080 2343     		orrs	r3, r4
 127 0082 8B61     		str	r3, [r1, #24]
  43:Core/Src/spi_in12.c **** 
  44:Core/Src/spi_in12.c ****     //TIM16->PSC = (uint16_t)8000U-1; //1kHz
  45:Core/Src/spi_in12.c ****     //TIM17->PSC = (uint16_t)8000U-1; //1kHz
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 4


  46:Core/Src/spi_in12.c ****     TIM16->PSC = (uint16_t)48000U-1; //1kHz
 128              		.loc 1 46 5 is_stmt 1 view .LVU27
 129              		.loc 1 46 16 is_stmt 0 view .LVU28
 130 0084 0D4B     		ldr	r3, .L2+8
 131 0086 0E49     		ldr	r1, .L2+12
 132 0088 9962     		str	r1, [r3, #40]
  47:Core/Src/spi_in12.c **** 
  48:Core/Src/spi_in12.c ****     TIM16->ARR = (uint16_t)4;       //4ms 
 133              		.loc 1 48 5 is_stmt 1 view .LVU29
 134              		.loc 1 48 16 is_stmt 0 view .LVU30
 135 008a 0421     		movs	r1, #4
 136 008c D962     		str	r1, [r3, #44]
  49:Core/Src/spi_in12.c **** 
  50:Core/Src/spi_in12.c ****     TIM16->DIER |= TIM_DIER_UIE;
 137              		.loc 1 50 5 is_stmt 1 view .LVU31
 138              		.loc 1 50 17 is_stmt 0 view .LVU32
 139 008e D968     		ldr	r1, [r3, #12]
 140 0090 0143     		orrs	r1, r0
 141 0092 D960     		str	r1, [r3, #12]
  51:Core/Src/spi_in12.c **** 
  52:Core/Src/spi_in12.c ****     TIM16->CR1 |= TIM_CR1_CEN;
 142              		.loc 1 52 5 is_stmt 1 view .LVU33
 143              		.loc 1 52 16 is_stmt 0 view .LVU34
 144 0094 1968     		ldr	r1, [r3]
 145 0096 0143     		orrs	r1, r0
 146 0098 1960     		str	r1, [r3]
  53:Core/Src/spi_in12.c **** 
  54:Core/Src/spi_in12.c ****     NVIC_EnableIRQ(TIM16_IRQn);
 147              		.loc 1 54 5 is_stmt 1 view .LVU35
 148              	.LVL0:
 149              	.LBB4:
 150              	.LBI4:
 151              		.file 2 "Drivers/CMSIS/Include/core_cm0.h"
   1:Drivers/CMSIS/Include/core_cm0.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm0.h ****  * @file     core_cm0.h
   3:Drivers/CMSIS/Include/core_cm0.h ****  * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0.h ****  * @version  V5.0.5
   5:Drivers/CMSIS/Include/core_cm0.h ****  * @date     28. May 2018
   6:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0.h **** /*
   8:Drivers/CMSIS/Include/core_cm0.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm0.h ****  *
  10:Drivers/CMSIS/Include/core_cm0.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm0.h ****  *
  12:Drivers/CMSIS/Include/core_cm0.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm0.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm0.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm0.h ****  *
  16:Drivers/CMSIS/Include/core_cm0.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm0.h ****  *
  18:Drivers/CMSIS/Include/core_cm0.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm0.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm0.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm0.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm0.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm0.h ****  */
  24:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 5


  25:Drivers/CMSIS/Include/core_cm0.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm0.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm0.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm0.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm0.h **** #endif
  30:Drivers/CMSIS/Include/core_cm0.h **** 
  31:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CORE_CM0_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm0.h **** #define __CORE_CM0_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm0.h **** 
  34:Drivers/CMSIS/Include/core_cm0.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm0.h **** 
  36:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm0.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm0.h **** #endif
  39:Drivers/CMSIS/Include/core_cm0.h **** 
  40:Drivers/CMSIS/Include/core_cm0.h **** /**
  41:Drivers/CMSIS/Include/core_cm0.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm0.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm0.h **** 
  44:Drivers/CMSIS/Include/core_cm0.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm0.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm0.h **** 
  47:Drivers/CMSIS/Include/core_cm0.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm0.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm0.h **** 
  50:Drivers/CMSIS/Include/core_cm0.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm0.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm0.h ****  */
  53:Drivers/CMSIS/Include/core_cm0.h **** 
  54:Drivers/CMSIS/Include/core_cm0.h **** 
  55:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm0.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm0.h **** /**
  59:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup Cortex_M0
  60:Drivers/CMSIS/Include/core_cm0.h ****   @{
  61:Drivers/CMSIS/Include/core_cm0.h ****  */
  62:Drivers/CMSIS/Include/core_cm0.h **** 
  63:Drivers/CMSIS/Include/core_cm0.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm0.h ****  
  65:Drivers/CMSIS/Include/core_cm0.h **** /*  CMSIS CM0 definitions */
  66:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm0.h ****                                     __CM0_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm0.h **** 
  71:Drivers/CMSIS/Include/core_cm0.h **** #define __CORTEX_M                (0U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm0.h **** 
  73:Drivers/CMSIS/Include/core_cm0.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm0.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm0.h **** */
  76:Drivers/CMSIS/Include/core_cm0.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm0.h **** 
  78:Drivers/CMSIS/Include/core_cm0.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm0.h ****   #endif
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 6


  82:Drivers/CMSIS/Include/core_cm0.h **** 
  83:Drivers/CMSIS/Include/core_cm0.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm0.h **** 
  88:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm0.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm0.h **** 
  93:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm0.h **** 
  98:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm0.h **** 
 103:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm0.h **** 
 108:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm0.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm0.h **** 
 113:Drivers/CMSIS/Include/core_cm0.h **** #endif
 114:Drivers/CMSIS/Include/core_cm0.h **** 
 115:Drivers/CMSIS/Include/core_cm0.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm0.h **** 
 117:Drivers/CMSIS/Include/core_cm0.h **** 
 118:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm0.h **** }
 120:Drivers/CMSIS/Include/core_cm0.h **** #endif
 121:Drivers/CMSIS/Include/core_cm0.h **** 
 122:Drivers/CMSIS/Include/core_cm0.h **** #endif /* __CORE_CM0_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm0.h **** 
 124:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm0.h **** 
 126:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CORE_CM0_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm0.h **** #define __CORE_CM0_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm0.h **** 
 129:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm0.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm0.h **** #endif
 132:Drivers/CMSIS/Include/core_cm0.h **** 
 133:Drivers/CMSIS/Include/core_cm0.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm0.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __CM0_REV
 136:Drivers/CMSIS/Include/core_cm0.h ****     #define __CM0_REV               0x0000U
 137:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__CM0_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm0.h ****   #endif
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 7


 139:Drivers/CMSIS/Include/core_cm0.h **** 
 140:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __NVIC_PRIO_BITS
 141:Drivers/CMSIS/Include/core_cm0.h ****     #define __NVIC_PRIO_BITS          2U
 142:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm0.h **** 
 145:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __Vendor_SysTickConfig
 146:Drivers/CMSIS/Include/core_cm0.h ****     #define __Vendor_SysTickConfig    0U
 147:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm0.h **** #endif
 150:Drivers/CMSIS/Include/core_cm0.h **** 
 151:Drivers/CMSIS/Include/core_cm0.h **** /* IO definitions (access restrictions to peripheral registers) */
 152:Drivers/CMSIS/Include/core_cm0.h **** /**
 153:Drivers/CMSIS/Include/core_cm0.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 154:Drivers/CMSIS/Include/core_cm0.h **** 
 155:Drivers/CMSIS/Include/core_cm0.h ****     <strong>IO Type Qualifiers</strong> are used
 156:Drivers/CMSIS/Include/core_cm0.h ****     \li to specify the access to peripheral variables.
 157:Drivers/CMSIS/Include/core_cm0.h ****     \li for automatic generation of peripheral register debug information.
 158:Drivers/CMSIS/Include/core_cm0.h **** */
 159:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 160:Drivers/CMSIS/Include/core_cm0.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 161:Drivers/CMSIS/Include/core_cm0.h **** #else
 162:Drivers/CMSIS/Include/core_cm0.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 163:Drivers/CMSIS/Include/core_cm0.h **** #endif
 164:Drivers/CMSIS/Include/core_cm0.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 165:Drivers/CMSIS/Include/core_cm0.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 166:Drivers/CMSIS/Include/core_cm0.h **** 
 167:Drivers/CMSIS/Include/core_cm0.h **** /* following defines should be used for structure members */
 168:Drivers/CMSIS/Include/core_cm0.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 169:Drivers/CMSIS/Include/core_cm0.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 170:Drivers/CMSIS/Include/core_cm0.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 171:Drivers/CMSIS/Include/core_cm0.h **** 
 172:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group Cortex_M0 */
 173:Drivers/CMSIS/Include/core_cm0.h **** 
 174:Drivers/CMSIS/Include/core_cm0.h **** 
 175:Drivers/CMSIS/Include/core_cm0.h **** 
 176:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
 177:Drivers/CMSIS/Include/core_cm0.h ****  *                 Register Abstraction
 178:Drivers/CMSIS/Include/core_cm0.h ****   Core Register contain:
 179:Drivers/CMSIS/Include/core_cm0.h ****   - Core Register
 180:Drivers/CMSIS/Include/core_cm0.h ****   - Core NVIC Register
 181:Drivers/CMSIS/Include/core_cm0.h ****   - Core SCB Register
 182:Drivers/CMSIS/Include/core_cm0.h ****   - Core SysTick Register
 183:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
 184:Drivers/CMSIS/Include/core_cm0.h **** /**
 185:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 186:Drivers/CMSIS/Include/core_cm0.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 187:Drivers/CMSIS/Include/core_cm0.h **** */
 188:Drivers/CMSIS/Include/core_cm0.h **** 
 189:Drivers/CMSIS/Include/core_cm0.h **** /**
 190:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 191:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 192:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Core Register type definitions.
 193:Drivers/CMSIS/Include/core_cm0.h ****   @{
 194:Drivers/CMSIS/Include/core_cm0.h ****  */
 195:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 8


 196:Drivers/CMSIS/Include/core_cm0.h **** /**
 197:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 198:Drivers/CMSIS/Include/core_cm0.h ****  */
 199:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 200:Drivers/CMSIS/Include/core_cm0.h **** {
 201:Drivers/CMSIS/Include/core_cm0.h ****   struct
 202:Drivers/CMSIS/Include/core_cm0.h ****   {
 203:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 204:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 205:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 206:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 207:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 208:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 209:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 210:Drivers/CMSIS/Include/core_cm0.h **** } APSR_Type;
 211:Drivers/CMSIS/Include/core_cm0.h **** 
 212:Drivers/CMSIS/Include/core_cm0.h **** /* APSR Register Definitions */
 213:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 214:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 215:Drivers/CMSIS/Include/core_cm0.h **** 
 216:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 217:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 218:Drivers/CMSIS/Include/core_cm0.h **** 
 219:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 220:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 221:Drivers/CMSIS/Include/core_cm0.h **** 
 222:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 224:Drivers/CMSIS/Include/core_cm0.h **** 
 225:Drivers/CMSIS/Include/core_cm0.h **** 
 226:Drivers/CMSIS/Include/core_cm0.h **** /**
 227:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 228:Drivers/CMSIS/Include/core_cm0.h ****  */
 229:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 230:Drivers/CMSIS/Include/core_cm0.h **** {
 231:Drivers/CMSIS/Include/core_cm0.h ****   struct
 232:Drivers/CMSIS/Include/core_cm0.h ****   {
 233:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 234:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 235:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 236:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 237:Drivers/CMSIS/Include/core_cm0.h **** } IPSR_Type;
 238:Drivers/CMSIS/Include/core_cm0.h **** 
 239:Drivers/CMSIS/Include/core_cm0.h **** /* IPSR Register Definitions */
 240:Drivers/CMSIS/Include/core_cm0.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 241:Drivers/CMSIS/Include/core_cm0.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 242:Drivers/CMSIS/Include/core_cm0.h **** 
 243:Drivers/CMSIS/Include/core_cm0.h **** 
 244:Drivers/CMSIS/Include/core_cm0.h **** /**
 245:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 246:Drivers/CMSIS/Include/core_cm0.h ****  */
 247:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 248:Drivers/CMSIS/Include/core_cm0.h **** {
 249:Drivers/CMSIS/Include/core_cm0.h ****   struct
 250:Drivers/CMSIS/Include/core_cm0.h ****   {
 251:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 252:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 9


 253:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 254:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 255:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 256:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 257:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 258:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 259:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 260:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 261:Drivers/CMSIS/Include/core_cm0.h **** } xPSR_Type;
 262:Drivers/CMSIS/Include/core_cm0.h **** 
 263:Drivers/CMSIS/Include/core_cm0.h **** /* xPSR Register Definitions */
 264:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 265:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 266:Drivers/CMSIS/Include/core_cm0.h **** 
 267:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 268:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 269:Drivers/CMSIS/Include/core_cm0.h **** 
 270:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 271:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 272:Drivers/CMSIS/Include/core_cm0.h **** 
 273:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 274:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 275:Drivers/CMSIS/Include/core_cm0.h **** 
 276:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 277:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 278:Drivers/CMSIS/Include/core_cm0.h **** 
 279:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 281:Drivers/CMSIS/Include/core_cm0.h **** 
 282:Drivers/CMSIS/Include/core_cm0.h **** 
 283:Drivers/CMSIS/Include/core_cm0.h **** /**
 284:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Control Registers (CONTROL).
 285:Drivers/CMSIS/Include/core_cm0.h ****  */
 286:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 287:Drivers/CMSIS/Include/core_cm0.h **** {
 288:Drivers/CMSIS/Include/core_cm0.h ****   struct
 289:Drivers/CMSIS/Include/core_cm0.h ****   {
 290:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
 291:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 292:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 293:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 294:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 295:Drivers/CMSIS/Include/core_cm0.h **** } CONTROL_Type;
 296:Drivers/CMSIS/Include/core_cm0.h **** 
 297:Drivers/CMSIS/Include/core_cm0.h **** /* CONTROL Register Definitions */
 298:Drivers/CMSIS/Include/core_cm0.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 299:Drivers/CMSIS/Include/core_cm0.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 300:Drivers/CMSIS/Include/core_cm0.h **** 
 301:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_CORE */
 302:Drivers/CMSIS/Include/core_cm0.h **** 
 303:Drivers/CMSIS/Include/core_cm0.h **** 
 304:Drivers/CMSIS/Include/core_cm0.h **** /**
 305:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 306:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 307:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Type definitions for the NVIC Registers
 308:Drivers/CMSIS/Include/core_cm0.h ****   @{
 309:Drivers/CMSIS/Include/core_cm0.h ****  */
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 10


 310:Drivers/CMSIS/Include/core_cm0.h **** 
 311:Drivers/CMSIS/Include/core_cm0.h **** /**
 312:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 313:Drivers/CMSIS/Include/core_cm0.h ****  */
 314:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 315:Drivers/CMSIS/Include/core_cm0.h **** {
 316:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 317:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED0[31U];
 318:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 319:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RSERVED1[31U];
 320:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 321:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED2[31U];
 322:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 323:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED3[31U];
 324:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED4[64U];
 325:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 326:Drivers/CMSIS/Include/core_cm0.h **** }  NVIC_Type;
 327:Drivers/CMSIS/Include/core_cm0.h **** 
 328:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_NVIC */
 329:Drivers/CMSIS/Include/core_cm0.h **** 
 330:Drivers/CMSIS/Include/core_cm0.h **** 
 331:Drivers/CMSIS/Include/core_cm0.h **** /**
 332:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 333:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 334:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Type definitions for the System Control Block Registers
 335:Drivers/CMSIS/Include/core_cm0.h ****   @{
 336:Drivers/CMSIS/Include/core_cm0.h ****  */
 337:Drivers/CMSIS/Include/core_cm0.h **** 
 338:Drivers/CMSIS/Include/core_cm0.h **** /**
 339:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the System Control Block (SCB).
 340:Drivers/CMSIS/Include/core_cm0.h ****  */
 341:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 342:Drivers/CMSIS/Include/core_cm0.h **** {
 343:Drivers/CMSIS/Include/core_cm0.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 344:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 345:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED0;
 346:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 347:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 348:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 349:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED1;
 350:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 351:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 352:Drivers/CMSIS/Include/core_cm0.h **** } SCB_Type;
 353:Drivers/CMSIS/Include/core_cm0.h **** 
 354:Drivers/CMSIS/Include/core_cm0.h **** /* SCB CPUID Register Definitions */
 355:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 356:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 357:Drivers/CMSIS/Include/core_cm0.h **** 
 358:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 359:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 360:Drivers/CMSIS/Include/core_cm0.h **** 
 361:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 362:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 363:Drivers/CMSIS/Include/core_cm0.h **** 
 364:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 365:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 366:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 11


 367:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 368:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 369:Drivers/CMSIS/Include/core_cm0.h **** 
 370:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Interrupt Control State Register Definitions */
 371:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 372:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 373:Drivers/CMSIS/Include/core_cm0.h **** 
 374:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 375:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 376:Drivers/CMSIS/Include/core_cm0.h **** 
 377:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 379:Drivers/CMSIS/Include/core_cm0.h **** 
 380:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 382:Drivers/CMSIS/Include/core_cm0.h **** 
 383:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 385:Drivers/CMSIS/Include/core_cm0.h **** 
 386:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 388:Drivers/CMSIS/Include/core_cm0.h **** 
 389:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 390:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm0.h **** 
 392:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 393:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm0.h **** 
 395:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 396:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 397:Drivers/CMSIS/Include/core_cm0.h **** 
 398:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 399:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm0.h **** 
 402:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm0.h **** 
 405:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm0.h **** 
 408:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 409:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm0.h **** 
 411:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm0.h **** 
 414:Drivers/CMSIS/Include/core_cm0.h **** /* SCB System Control Register Definitions */
 415:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 416:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm0.h **** 
 418:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm0.h **** 
 421:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 422:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 12


 424:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Configuration Control Register Definitions */
 425:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm0.h **** 
 428:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm0.h **** 
 431:Drivers/CMSIS/Include/core_cm0.h **** /* SCB System Handler Control and State Register Definitions */
 432:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0.h **** 
 435:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_SCB */
 436:Drivers/CMSIS/Include/core_cm0.h **** 
 437:Drivers/CMSIS/Include/core_cm0.h **** 
 438:Drivers/CMSIS/Include/core_cm0.h **** /**
 439:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 440:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 441:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Type definitions for the System Timer Registers.
 442:Drivers/CMSIS/Include/core_cm0.h ****   @{
 443:Drivers/CMSIS/Include/core_cm0.h ****  */
 444:Drivers/CMSIS/Include/core_cm0.h **** 
 445:Drivers/CMSIS/Include/core_cm0.h **** /**
 446:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the System Timer (SysTick).
 447:Drivers/CMSIS/Include/core_cm0.h ****  */
 448:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 449:Drivers/CMSIS/Include/core_cm0.h **** {
 450:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 451:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 452:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 453:Drivers/CMSIS/Include/core_cm0.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 454:Drivers/CMSIS/Include/core_cm0.h **** } SysTick_Type;
 455:Drivers/CMSIS/Include/core_cm0.h **** 
 456:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Control / Status Register Definitions */
 457:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 458:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 459:Drivers/CMSIS/Include/core_cm0.h **** 
 460:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 461:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 462:Drivers/CMSIS/Include/core_cm0.h **** 
 463:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 464:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 465:Drivers/CMSIS/Include/core_cm0.h **** 
 466:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 467:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 468:Drivers/CMSIS/Include/core_cm0.h **** 
 469:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Reload Register Definitions */
 470:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 471:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 472:Drivers/CMSIS/Include/core_cm0.h **** 
 473:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Current Register Definitions */
 474:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 475:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 476:Drivers/CMSIS/Include/core_cm0.h **** 
 477:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Calibration Register Definitions */
 478:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 479:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 480:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 13


 481:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 482:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 483:Drivers/CMSIS/Include/core_cm0.h **** 
 484:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 485:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 486:Drivers/CMSIS/Include/core_cm0.h **** 
 487:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_SysTick */
 488:Drivers/CMSIS/Include/core_cm0.h **** 
 489:Drivers/CMSIS/Include/core_cm0.h **** 
 490:Drivers/CMSIS/Include/core_cm0.h **** /**
 491:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 492:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 493:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ove
 494:Drivers/CMSIS/Include/core_cm0.h ****             Therefore they are not covered by the Cortex-M0 header file.
 495:Drivers/CMSIS/Include/core_cm0.h ****   @{
 496:Drivers/CMSIS/Include/core_cm0.h ****  */
 497:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_CoreDebug */
 498:Drivers/CMSIS/Include/core_cm0.h **** 
 499:Drivers/CMSIS/Include/core_cm0.h **** 
 500:Drivers/CMSIS/Include/core_cm0.h **** /**
 501:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 502:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 503:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 504:Drivers/CMSIS/Include/core_cm0.h ****   @{
 505:Drivers/CMSIS/Include/core_cm0.h ****  */
 506:Drivers/CMSIS/Include/core_cm0.h **** 
 507:Drivers/CMSIS/Include/core_cm0.h **** /**
 508:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 509:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] field  Name of the register bit field.
 510:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 511:Drivers/CMSIS/Include/core_cm0.h ****   \return           Masked and shifted value.
 512:Drivers/CMSIS/Include/core_cm0.h **** */
 513:Drivers/CMSIS/Include/core_cm0.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 514:Drivers/CMSIS/Include/core_cm0.h **** 
 515:Drivers/CMSIS/Include/core_cm0.h **** /**
 516:Drivers/CMSIS/Include/core_cm0.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 517:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] field  Name of the register bit field.
 518:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 519:Drivers/CMSIS/Include/core_cm0.h ****   \return           Masked and shifted bit field value.
 520:Drivers/CMSIS/Include/core_cm0.h **** */
 521:Drivers/CMSIS/Include/core_cm0.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 522:Drivers/CMSIS/Include/core_cm0.h **** 
 523:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_core_bitfield */
 524:Drivers/CMSIS/Include/core_cm0.h **** 
 525:Drivers/CMSIS/Include/core_cm0.h **** 
 526:Drivers/CMSIS/Include/core_cm0.h **** /**
 527:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 528:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_core_base     Core Definitions
 529:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Definitions for base addresses, unions, and structures.
 530:Drivers/CMSIS/Include/core_cm0.h ****   @{
 531:Drivers/CMSIS/Include/core_cm0.h ****  */
 532:Drivers/CMSIS/Include/core_cm0.h **** 
 533:Drivers/CMSIS/Include/core_cm0.h **** /* Memory mapping of Core Hardware */
 534:Drivers/CMSIS/Include/core_cm0.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 535:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 536:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 537:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 14


 538:Drivers/CMSIS/Include/core_cm0.h **** 
 539:Drivers/CMSIS/Include/core_cm0.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 540:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 541:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 542:Drivers/CMSIS/Include/core_cm0.h **** 
 543:Drivers/CMSIS/Include/core_cm0.h **** 
 544:Drivers/CMSIS/Include/core_cm0.h **** /*@} */
 545:Drivers/CMSIS/Include/core_cm0.h **** 
 546:Drivers/CMSIS/Include/core_cm0.h **** 
 547:Drivers/CMSIS/Include/core_cm0.h **** 
 548:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
 549:Drivers/CMSIS/Include/core_cm0.h ****  *                Hardware Abstraction Layer
 550:Drivers/CMSIS/Include/core_cm0.h ****   Core Function Interface contains:
 551:Drivers/CMSIS/Include/core_cm0.h ****   - Core NVIC Functions
 552:Drivers/CMSIS/Include/core_cm0.h ****   - Core SysTick Functions
 553:Drivers/CMSIS/Include/core_cm0.h ****   - Core Register Access Functions
 554:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
 555:Drivers/CMSIS/Include/core_cm0.h **** /**
 556:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 557:Drivers/CMSIS/Include/core_cm0.h **** */
 558:Drivers/CMSIS/Include/core_cm0.h **** 
 559:Drivers/CMSIS/Include/core_cm0.h **** 
 560:Drivers/CMSIS/Include/core_cm0.h **** 
 561:Drivers/CMSIS/Include/core_cm0.h **** /* ##########################   NVIC functions  #################################### */
 562:Drivers/CMSIS/Include/core_cm0.h **** /**
 563:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_Core_FunctionInterface
 564:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 565:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 566:Drivers/CMSIS/Include/core_cm0.h ****   @{
 567:Drivers/CMSIS/Include/core_cm0.h ****  */
 568:Drivers/CMSIS/Include/core_cm0.h **** 
 569:Drivers/CMSIS/Include/core_cm0.h **** #ifdef CMSIS_NVIC_VIRTUAL
 570:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 571:Drivers/CMSIS/Include/core_cm0.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 572:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 573:Drivers/CMSIS/Include/core_cm0.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 574:Drivers/CMSIS/Include/core_cm0.h **** #else
 575:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 576:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 577:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 578:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 579:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 580:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 581:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 582:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 583:Drivers/CMSIS/Include/core_cm0.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0 */
 584:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 585:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 586:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 587:Drivers/CMSIS/Include/core_cm0.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 588:Drivers/CMSIS/Include/core_cm0.h **** 
 589:Drivers/CMSIS/Include/core_cm0.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 590:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 591:Drivers/CMSIS/Include/core_cm0.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 592:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 593:Drivers/CMSIS/Include/core_cm0.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 594:Drivers/CMSIS/Include/core_cm0.h **** #else
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 15


 595:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetVector              __NVIC_SetVector
 596:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetVector              __NVIC_GetVector
 597:Drivers/CMSIS/Include/core_cm0.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 598:Drivers/CMSIS/Include/core_cm0.h **** 
 599:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_USER_IRQ_OFFSET          16
 600:Drivers/CMSIS/Include/core_cm0.h **** 
 601:Drivers/CMSIS/Include/core_cm0.h **** 
 602:Drivers/CMSIS/Include/core_cm0.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 603:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 604:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 605:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 606:Drivers/CMSIS/Include/core_cm0.h **** 
 607:Drivers/CMSIS/Include/core_cm0.h **** 
 608:Drivers/CMSIS/Include/core_cm0.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 609:Drivers/CMSIS/Include/core_cm0.h **** /* The following MACROS handle generation of the register offset and byte masks */
 610:Drivers/CMSIS/Include/core_cm0.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 611:Drivers/CMSIS/Include/core_cm0.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 612:Drivers/CMSIS/Include/core_cm0.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 613:Drivers/CMSIS/Include/core_cm0.h **** 
 614:Drivers/CMSIS/Include/core_cm0.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 615:Drivers/CMSIS/Include/core_cm0.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 616:Drivers/CMSIS/Include/core_cm0.h **** 
 617:Drivers/CMSIS/Include/core_cm0.h **** /**
 618:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Enable Interrupt
 619:Drivers/CMSIS/Include/core_cm0.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 620:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 621:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 622:Drivers/CMSIS/Include/core_cm0.h ****  */
 623:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 152              		.loc 2 623 22 view .LVU36
 153              	.LBB5:
 624:Drivers/CMSIS/Include/core_cm0.h **** {
 625:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 154              		.loc 2 625 3 view .LVU37
 626:Drivers/CMSIS/Include/core_cm0.h ****   {
 627:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 155              		.loc 2 627 5 view .LVU38
 156              		.loc 2 627 20 is_stmt 0 view .LVU39
 157 009a 0A4B     		ldr	r3, .L2+16
 158 009c 8021     		movs	r1, #128
 159 009e 8903     		lsls	r1, r1, #14
 160 00a0 1960     		str	r1, [r3]
 161              	.LVL1:
 162              		.loc 2 627 20 view .LVU40
 163              	.LBE5:
 164              	.LBE4:
  55:Core/Src/spi_in12.c ****     //**************************************************************
  56:Core/Src/spi_in12.c **** 
  57:Core/Src/spi_in12.c ****     modeInd = ON_ALL;
 165              		.loc 1 57 5 is_stmt 1 view .LVU41
 166              		.loc 1 57 13 is_stmt 0 view .LVU42
 167 00a2 094B     		ldr	r3, .L2+20
 168 00a4 0021     		movs	r1, #0
 169 00a6 1970     		strb	r1, [r3]
  58:Core/Src/spi_in12.c ****     SHOW_ON;
 170              		.loc 1 58 5 is_stmt 1 view .LVU43
 171 00a8 9169     		ldr	r1, [r2, #24]
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 16


 172 00aa 8023     		movs	r3, #128
 173 00ac 5B03     		lsls	r3, r3, #13
 174 00ae 0B43     		orrs	r3, r1
 175 00b0 9361     		str	r3, [r2, #24]
  59:Core/Src/spi_in12.c ****     
  60:Core/Src/spi_in12.c **** }
 176              		.loc 1 60 1 is_stmt 0 view .LVU44
 177              		@ sp needed
 178 00b2 30BD     		pop	{r4, r5, pc}
 179              	.L3:
 180              		.align	2
 181              	.L2:
 182 00b4 00100240 		.word	1073876992
 183 00b8 00300140 		.word	1073819648
 184 00bc 00440140 		.word	1073824768
 185 00c0 7FBB0000 		.word	47999
 186 00c4 00E100E0 		.word	-536813312
 187 00c8 00000000 		.word	.LANCHOR0
 188              		.cfi_endproc
 189              	.LFE334:
 191              		.section	.text.spiWriteByte,"ax",%progbits
 192              		.align	1
 193              		.global	spiWriteByte
 194              		.syntax unified
 195              		.code	16
 196              		.thumb_func
 198              	spiWriteByte:
 199              	.LFB335:
  61:Core/Src/spi_in12.c **** 
  62:Core/Src/spi_in12.c **** void spiWriteByte(uint8_t byte){
 200              		.loc 1 62 32 is_stmt 1 view -0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204              		@ link register save eliminated.
 205              	.LVL2:
 206              	.L5:
  63:Core/Src/spi_in12.c **** 	while (!(SPI1->SR & SPI_SR_TXE));	//Ð¾Ð¶Ð¸Ð´Ð°Ð½Ð¸Ðµ Ð¾ÑÐ²Ð¾Ð±Ð¾Ð¶Ð»ÐµÐ½Ð¸Ñ Ñ€ÐµÐ³Ð¸ÑÑ‚Ñ€Ð°
 207              		.loc 1 63 34 discriminator 1 view .LVU46
 208              		.loc 1 63 8 discriminator 1 view .LVU47
 209              		.loc 1 63 15 is_stmt 0 discriminator 1 view .LVU48
 210 0000 034B     		ldr	r3, .L6
 211 0002 9B68     		ldr	r3, [r3, #8]
 212              		.loc 1 63 8 discriminator 1 view .LVU49
 213 0004 9B07     		lsls	r3, r3, #30
 214 0006 FBD5     		bpl	.L5
  64:Core/Src/spi_in12.c **** 	*((uint8_t *)&SPI1->DR) = byte;     //Ð·Ð°Ð¿Ð¸ÑÑŒ Ð±Ð°Ð¹Ñ‚Ð° Ñ€ÐµÐ³Ð¸ÑÑ‚Ñ€ Ð´Ð°Ð½Ð½Ñ‹Ñ… SPI    
 215              		.loc 1 64 2 is_stmt 1 view .LVU50
 216              		.loc 1 64 26 is_stmt 0 view .LVU51
 217 0008 024B     		ldr	r3, .L6+4
 218 000a 1870     		strb	r0, [r3]
  65:Core/Src/spi_in12.c **** }
 219              		.loc 1 65 1 view .LVU52
 220              		@ sp needed
 221 000c 7047     		bx	lr
 222              	.L7:
 223 000e C046     		.align	2
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 17


 224              	.L6:
 225 0010 00300140 		.word	1073819648
 226 0014 0C300140 		.word	1073819660
 227              		.cfi_endproc
 228              	.LFE335:
 230              		.section	.text.showFrame,"ax",%progbits
 231              		.align	1
 232              		.global	showFrame
 233              		.syntax unified
 234              		.code	16
 235              		.thumb_func
 237              	showFrame:
 238              	.LFB336:
  66:Core/Src/spi_in12.c **** 
  67:Core/Src/spi_in12.c **** void showFrame (void){
 239              		.loc 1 67 22 is_stmt 1 view -0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 0
 242              		@ frame_needed = 0, uses_anonymous_args = 0
 243 0000 10B5     		push	{r4, lr}
 244              	.LCFI1:
 245              		.cfi_def_cfa_offset 8
 246              		.cfi_offset 4, -8
 247              		.cfi_offset 14, -4
  68:Core/Src/spi_in12.c ****         SHOW_OFF;
 248              		.loc 1 68 9 view .LVU54
 249 0002 9023     		movs	r3, #144
 250 0004 DB05     		lsls	r3, r3, #23
 251 0006 9A69     		ldr	r2, [r3, #24]
 252 0008 1021     		movs	r1, #16
 253 000a 0A43     		orrs	r2, r1
 254 000c 9A61     		str	r2, [r3, #24]
  69:Core/Src/spi_in12.c ****         LATCH_LOW;
 255              		.loc 1 69 9 view .LVU55
 256 000e 9969     		ldr	r1, [r3, #24]
 257 0010 8022     		movs	r2, #128
 258 0012 D203     		lsls	r2, r2, #15
 259 0014 0A43     		orrs	r2, r1
 260 0016 9A61     		str	r2, [r3, #24]
  70:Core/Src/spi_in12.c ****         
  71:Core/Src/spi_in12.c ****         uint8_t byte;
 261              		.loc 1 71 9 view .LVU56
  72:Core/Src/spi_in12.c **** 
  73:Core/Src/spi_in12.c ****         switch (modeInd)
 262              		.loc 1 73 9 view .LVU57
 263 0018 254B     		ldr	r3, .L17
 264 001a 1B78     		ldrb	r3, [r3]
 265 001c 012B     		cmp	r3, #1
 266 001e 0ED0     		beq	.L9
 267 0020 022B     		cmp	r3, #2
 268 0022 34D0     		beq	.L10
  74:Core/Src/spi_in12.c ****         {
  75:Core/Src/spi_in12.c ****         case ON_21:
  76:Core/Src/spi_in12.c ****             byte = digArr[frameBuff[indCount]] | scanLine_mask21[indCount];
  77:Core/Src/spi_in12.c ****             break;
  78:Core/Src/spi_in12.c **** 
  79:Core/Src/spi_in12.c ****         case ON_43:
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 18


  80:Core/Src/spi_in12.c ****             byte = digArr[frameBuff[indCount]] | scanLine_mask43[indCount];
  81:Core/Src/spi_in12.c ****             break;
  82:Core/Src/spi_in12.c ****         default:
  83:Core/Src/spi_in12.c ****             byte = digArr[frameBuff[indCount]] | scanLineArr[indCount];
 269              		.loc 1 83 13 view .LVU58
 270              		.loc 1 83 36 is_stmt 0 view .LVU59
 271 0024 234A     		ldr	r2, .L17+4
 272 0026 1378     		ldrb	r3, [r2]
 273 0028 DBB2     		uxtb	r3, r3
 274 002a 2349     		ldr	r1, .L17+8
 275 002c CB5C     		ldrb	r3, [r1, r3]
 276              		.loc 1 83 26 view .LVU60
 277 002e 2349     		ldr	r1, .L17+12
 278 0030 C85C     		ldrb	r0, [r1, r3]
 279              		.loc 1 83 61 view .LVU61
 280 0032 1378     		ldrb	r3, [r2]
 281 0034 DBB2     		uxtb	r3, r3
 282 0036 224A     		ldr	r2, .L17+16
 283 0038 D35C     		ldrb	r3, [r2, r3]
 284              		.loc 1 83 18 view .LVU62
 285 003a 1843     		orrs	r0, r3
 286              	.LVL3:
  84:Core/Src/spi_in12.c ****             break;
 287              		.loc 1 84 13 is_stmt 1 view .LVU63
 288 003c 0BE0     		b	.L12
 289              	.LVL4:
 290              	.L9:
  76:Core/Src/spi_in12.c ****             break;
 291              		.loc 1 76 13 view .LVU64
  76:Core/Src/spi_in12.c ****             break;
 292              		.loc 1 76 36 is_stmt 0 view .LVU65
 293 003e 1D4A     		ldr	r2, .L17+4
 294 0040 1378     		ldrb	r3, [r2]
 295 0042 DBB2     		uxtb	r3, r3
 296 0044 1C49     		ldr	r1, .L17+8
 297 0046 CB5C     		ldrb	r3, [r1, r3]
  76:Core/Src/spi_in12.c ****             break;
 298              		.loc 1 76 26 view .LVU66
 299 0048 1C49     		ldr	r1, .L17+12
 300 004a C85C     		ldrb	r0, [r1, r3]
  76:Core/Src/spi_in12.c ****             break;
 301              		.loc 1 76 65 view .LVU67
 302 004c 1378     		ldrb	r3, [r2]
 303 004e DBB2     		uxtb	r3, r3
 304 0050 1C4A     		ldr	r2, .L17+20
 305 0052 D35C     		ldrb	r3, [r2, r3]
  76:Core/Src/spi_in12.c ****             break;
 306              		.loc 1 76 18 view .LVU68
 307 0054 1843     		orrs	r0, r3
 308              	.LVL5:
  77:Core/Src/spi_in12.c **** 
 309              		.loc 1 77 13 is_stmt 1 view .LVU69
 310              	.L12:
  85:Core/Src/spi_in12.c ****         }
  86:Core/Src/spi_in12.c **** 
  87:Core/Src/spi_in12.c ****         spiWriteByte(byte);
 311              		.loc 1 87 9 view .LVU70
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 19


 312 0056 FFF7FEFF 		bl	spiWriteByte
 313              	.LVL6:
  88:Core/Src/spi_in12.c **** 
  89:Core/Src/spi_in12.c ****         while (SPI1->SR & SPI_SR_BSY);  //Ð¾Ð¶Ð¸Ð´Ð°Ð½Ð¸Ðµ Ð¾ÐºÐ¾Ð½Ñ‡Ð°Ð½Ð¸Ñ Ð¿ÐµÑ€ÐµÐ´Ð°Ñ‡Ð¸
 314              		.loc 1 89 9 view .LVU71
 315              	.L13:
 316              		.loc 1 89 38 discriminator 1 view .LVU72
 317              		.loc 1 89 15 discriminator 1 view .LVU73
 318              		.loc 1 89 20 is_stmt 0 discriminator 1 view .LVU74
 319 005a 1B4B     		ldr	r3, .L17+24
 320 005c 9B68     		ldr	r3, [r3, #8]
 321              		.loc 1 89 15 discriminator 1 view .LVU75
 322 005e 1B06     		lsls	r3, r3, #24
 323 0060 FBD4     		bmi	.L13
  90:Core/Src/spi_in12.c ****         LATCH_HIGT;
 324              		.loc 1 90 9 is_stmt 1 view .LVU76
 325 0062 9022     		movs	r2, #144
 326 0064 D205     		lsls	r2, r2, #23
 327 0066 9369     		ldr	r3, [r2, #24]
 328 0068 4021     		movs	r1, #64
 329 006a 0B43     		orrs	r3, r1
 330 006c 9361     		str	r3, [r2, #24]
  91:Core/Src/spi_in12.c ****         indCount++;
 331              		.loc 1 91 9 view .LVU77
 332              		.loc 1 91 17 is_stmt 0 view .LVU78
 333 006e 114A     		ldr	r2, .L17+4
 334 0070 1378     		ldrb	r3, [r2]
 335 0072 0133     		adds	r3, r3, #1
 336 0074 DBB2     		uxtb	r3, r3
 337 0076 1370     		strb	r3, [r2]
  92:Core/Src/spi_in12.c ****         if (indCount == LEN_DISPLAY) indCount = 0;
 338              		.loc 1 92 9 is_stmt 1 view .LVU79
 339              		.loc 1 92 22 is_stmt 0 view .LVU80
 340 0078 1378     		ldrb	r3, [r2]
 341              		.loc 1 92 12 view .LVU81
 342 007a 042B     		cmp	r3, #4
 343 007c 14D0     		beq	.L16
 344              	.L14:
  93:Core/Src/spi_in12.c ****         SHOW_ON;
 345              		.loc 1 93 9 is_stmt 1 view .LVU82
 346 007e 9022     		movs	r2, #144
 347 0080 D205     		lsls	r2, r2, #23
 348 0082 9169     		ldr	r1, [r2, #24]
 349 0084 8023     		movs	r3, #128
 350 0086 5B03     		lsls	r3, r3, #13
 351 0088 0B43     		orrs	r3, r1
 352 008a 9361     		str	r3, [r2, #24]
  94:Core/Src/spi_in12.c **** }
 353              		.loc 1 94 1 is_stmt 0 view .LVU83
 354              		@ sp needed
 355 008c 10BD     		pop	{r4, pc}
 356              	.L10:
  80:Core/Src/spi_in12.c ****             break;
 357              		.loc 1 80 13 is_stmt 1 view .LVU84
  80:Core/Src/spi_in12.c ****             break;
 358              		.loc 1 80 36 is_stmt 0 view .LVU85
 359 008e 094A     		ldr	r2, .L17+4
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 20


 360 0090 1378     		ldrb	r3, [r2]
 361 0092 DBB2     		uxtb	r3, r3
 362 0094 0849     		ldr	r1, .L17+8
 363 0096 CB5C     		ldrb	r3, [r1, r3]
  80:Core/Src/spi_in12.c ****             break;
 364              		.loc 1 80 26 view .LVU86
 365 0098 0849     		ldr	r1, .L17+12
 366 009a C85C     		ldrb	r0, [r1, r3]
  80:Core/Src/spi_in12.c ****             break;
 367              		.loc 1 80 65 view .LVU87
 368 009c 1378     		ldrb	r3, [r2]
 369 009e DBB2     		uxtb	r3, r3
 370 00a0 0A4A     		ldr	r2, .L17+28
 371 00a2 D35C     		ldrb	r3, [r2, r3]
  80:Core/Src/spi_in12.c ****             break;
 372              		.loc 1 80 18 view .LVU88
 373 00a4 1843     		orrs	r0, r3
 374              	.LVL7:
  81:Core/Src/spi_in12.c ****         default:
 375              		.loc 1 81 13 is_stmt 1 view .LVU89
 376 00a6 D6E7     		b	.L12
 377              	.LVL8:
 378              	.L16:
  92:Core/Src/spi_in12.c ****         SHOW_ON;
 379              		.loc 1 92 38 discriminator 1 view .LVU90
  92:Core/Src/spi_in12.c ****         SHOW_ON;
 380              		.loc 1 92 47 is_stmt 0 discriminator 1 view .LVU91
 381 00a8 1300     		movs	r3, r2
 382 00aa 0022     		movs	r2, #0
 383 00ac 1A70     		strb	r2, [r3]
 384 00ae E6E7     		b	.L14
 385              	.L18:
 386              		.align	2
 387              	.L17:
 388 00b0 00000000 		.word	.LANCHOR0
 389 00b4 00000000 		.word	.LANCHOR1
 390 00b8 00000000 		.word	.LANCHOR2
 391 00bc 00000000 		.word	.LANCHOR3
 392 00c0 00000000 		.word	.LANCHOR6
 393 00c4 00000000 		.word	.LANCHOR4
 394 00c8 00300140 		.word	1073819648
 395 00cc 00000000 		.word	.LANCHOR5
 396              		.cfi_endproc
 397              	.LFE336:
 399              		.global	__aeabi_uidivmod
 400              		.global	__aeabi_uidiv
 401              		.section	.text.setFrame,"ax",%progbits
 402              		.align	1
 403              		.global	setFrame
 404              		.syntax unified
 405              		.code	16
 406              		.thumb_func
 408              	setFrame:
 409              	.LVL9:
 410              	.LFB337:
  95:Core/Src/spi_in12.c **** 
  96:Core/Src/spi_in12.c **** void setFrame(uint8_t r43, uint8_t r21, t_modeInd mode){
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 21


 411              		.loc 1 96 56 is_stmt 1 view -0
 412              		.cfi_startproc
 413              		@ args = 0, pretend = 0, frame = 0
 414              		@ frame_needed = 0, uses_anonymous_args = 0
 415              		.loc 1 96 56 is_stmt 0 view .LVU93
 416 0000 70B5     		push	{r4, r5, r6, lr}
 417              	.LCFI2:
 418              		.cfi_def_cfa_offset 16
 419              		.cfi_offset 4, -16
 420              		.cfi_offset 5, -12
 421              		.cfi_offset 6, -8
 422              		.cfi_offset 14, -4
 423 0002 0500     		movs	r5, r0
 424 0004 0E00     		movs	r6, r1
  97:Core/Src/spi_in12.c ****     modeInd = mode;
 425              		.loc 1 97 5 is_stmt 1 view .LVU94
 426              		.loc 1 97 13 is_stmt 0 view .LVU95
 427 0006 0C4B     		ldr	r3, .L20
 428 0008 1A70     		strb	r2, [r3]
  98:Core/Src/spi_in12.c ****         
  99:Core/Src/spi_in12.c ****     frameBuff[0] = r21 % 10;
 429              		.loc 1 99 5 is_stmt 1 view .LVU96
 430              		.loc 1 99 18 is_stmt 0 view .LVU97
 431 000a 0C4C     		ldr	r4, .L20+4
 432 000c 0A21     		movs	r1, #10
 433              	.LVL10:
 434              		.loc 1 99 18 view .LVU98
 435 000e 3000     		movs	r0, r6
 436              	.LVL11:
 437              		.loc 1 99 18 view .LVU99
 438 0010 FFF7FEFF 		bl	__aeabi_uidivmod
 439              	.LVL12:
 440              		.loc 1 99 18 view .LVU100
 441 0014 2170     		strb	r1, [r4]
 100:Core/Src/spi_in12.c ****     frameBuff[1] = r21 / 10;
 442              		.loc 1 100 5 is_stmt 1 view .LVU101
 443              		.loc 1 100 18 is_stmt 0 view .LVU102
 444 0016 0A21     		movs	r1, #10
 445 0018 3000     		movs	r0, r6
 446 001a FFF7FEFF 		bl	__aeabi_uidiv
 447              	.LVL13:
 448 001e 6070     		strb	r0, [r4, #1]
 101:Core/Src/spi_in12.c ****     frameBuff[2] = r43 % 10;
 449              		.loc 1 101 5 is_stmt 1 view .LVU103
 450              		.loc 1 101 18 is_stmt 0 view .LVU104
 451 0020 0A21     		movs	r1, #10
 452 0022 2800     		movs	r0, r5
 453 0024 FFF7FEFF 		bl	__aeabi_uidivmod
 454              	.LVL14:
 455 0028 A170     		strb	r1, [r4, #2]
 102:Core/Src/spi_in12.c ****     frameBuff[3] = r43 / 10;
 456              		.loc 1 102 5 is_stmt 1 view .LVU105
 457              		.loc 1 102 18 is_stmt 0 view .LVU106
 458 002a 0A21     		movs	r1, #10
 459 002c 2800     		movs	r0, r5
 460 002e FFF7FEFF 		bl	__aeabi_uidiv
 461              	.LVL15:
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 22


 462 0032 E070     		strb	r0, [r4, #3]
 103:Core/Src/spi_in12.c **** }
 463              		.loc 1 103 1 view .LVU107
 464              		@ sp needed
 465 0034 70BD     		pop	{r4, r5, r6, pc}
 466              	.L21:
 467 0036 C046     		.align	2
 468              	.L20:
 469 0038 00000000 		.word	.LANCHOR0
 470 003c 00000000 		.word	.LANCHOR2
 471              		.cfi_endproc
 472              	.LFE337:
 474              		.section	.text.TIM16_IRQHandler,"ax",%progbits
 475              		.align	1
 476              		.global	TIM16_IRQHandler
 477              		.syntax unified
 478              		.code	16
 479              		.thumb_func
 481              	TIM16_IRQHandler:
 482              	.LFB338:
 104:Core/Src/spi_in12.c **** 
 105:Core/Src/spi_in12.c **** 
 106:Core/Src/spi_in12.c **** void TIM16_IRQHandler(void){
 483              		.loc 1 106 28 is_stmt 1 view -0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 0
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 487 0000 10B5     		push	{r4, lr}
 488              	.LCFI3:
 489              		.cfi_def_cfa_offset 8
 490              		.cfi_offset 4, -8
 491              		.cfi_offset 14, -4
 107:Core/Src/spi_in12.c ****     showFrame();
 492              		.loc 1 107 5 view .LVU109
 493 0002 FFF7FEFF 		bl	showFrame
 494              	.LVL16:
 108:Core/Src/spi_in12.c ****     scanButtons();
 495              		.loc 1 108 5 view .LVU110
 496 0006 FFF7FEFF 		bl	scanButtons
 497              	.LVL17:
 109:Core/Src/spi_in12.c ****     TIM16->SR &= ~TIM_SR_UIF;
 498              		.loc 1 109 5 view .LVU111
 499              		.loc 1 109 15 is_stmt 0 view .LVU112
 500 000a 034A     		ldr	r2, .L23
 501 000c 1369     		ldr	r3, [r2, #16]
 502 000e 0121     		movs	r1, #1
 503 0010 8B43     		bics	r3, r1
 504 0012 1361     		str	r3, [r2, #16]
 110:Core/Src/spi_in12.c **** }...
 505              		.loc 1 110 1 view .LVU113
 506              		@ sp needed
 507 0014 10BD     		pop	{r4, pc}
 508              	.L24:
 509 0016 C046     		.align	2
 510              	.L23:
 511 0018 00440140 		.word	1073824768
 512              		.cfi_endproc
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 23


 513              	.LFE338:
 515              		.global	modeInd
 516              		.global	frameBuff
 517              		.global	indCount
 518              		.global	digArr
 519              		.global	scanLine_mask43
 520              		.global	scanLine_mask21
 521              		.global	scanLineArr
 522              		.section	.bss.frameBuff,"aw",%nobits
 523              		.align	2
 524              		.set	.LANCHOR2,. + 0
 527              	frameBuff:
 528 0000 00000000 		.space	4
 529              		.section	.bss.indCount,"aw",%nobits
 530              		.set	.LANCHOR1,. + 0
 533              	indCount:
 534 0000 00       		.space	1
 535              		.section	.bss.modeInd,"aw",%nobits
 536              		.set	.LANCHOR0,. + 0
 539              	modeInd:
 540 0000 00       		.space	1
 541              		.section	.rodata.digArr,"a"
 542              		.align	2
 543              		.set	.LANCHOR3,. + 0
 546              	digArr:
 547 0000 00010203 		.ascii	"\000\001\002\003\004\005\006\007\010\011"
 547      04050607 
 547      0809
 548              		.section	.rodata.scanLineArr,"a"
 549              		.align	2
 550              		.set	.LANCHOR6,. + 0
 553              	scanLineArr:
 554 0000 E0D0B070 		.ascii	"\340\320\260p"
 555              		.section	.rodata.scanLine_mask21,"a"
 556              		.align	2
 557              		.set	.LANCHOR4,. + 0
 560              	scanLine_mask21:
 561 0000 E0D0FFFF 		.ascii	"\340\320\377\377"
 562              		.section	.rodata.scanLine_mask43,"a"
 563              		.align	2
 564              		.set	.LANCHOR5,. + 0
 567              	scanLine_mask43:
 568 0000 FFFFB070 		.ascii	"\377\377\260p"
 569              		.text
 570              	.Letext0:
 571              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h"
 572              		.file 4 "c:\\gnu_mcu\\xpack-arm-none-eabi-gcc-10.3.1-2.3\\arm-none-eabi\\include\\machine\\_defaul
 573              		.file 5 "c:\\gnu_mcu\\xpack-arm-none-eabi-gcc-10.3.1-2.3\\arm-none-eabi\\include\\sys\\_stdint.h"
 574              		.file 6 "Core/Inc/spi_in12.h"
 575              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h"
 576              		.file 8 "Core/Inc/buttons.h"
ARM GAS  C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s 			page 24


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi_in12.c
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:18     .text.init_IN12:0000000000000000 $t
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:24     .text.init_IN12:0000000000000000 init_IN12
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:182    .text.init_IN12:00000000000000b4 $d
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:192    .text.spiWriteByte:0000000000000000 $t
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:198    .text.spiWriteByte:0000000000000000 spiWriteByte
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:225    .text.spiWriteByte:0000000000000010 $d
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:231    .text.showFrame:0000000000000000 $t
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:237    .text.showFrame:0000000000000000 showFrame
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:388    .text.showFrame:00000000000000b0 $d
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:402    .text.setFrame:0000000000000000 $t
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:408    .text.setFrame:0000000000000000 setFrame
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:469    .text.setFrame:0000000000000038 $d
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:475    .text.TIM16_IRQHandler:0000000000000000 $t
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:481    .text.TIM16_IRQHandler:0000000000000000 TIM16_IRQHandler
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:511    .text.TIM16_IRQHandler:0000000000000018 $d
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:539    .bss.modeInd:0000000000000000 modeInd
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:527    .bss.frameBuff:0000000000000000 frameBuff
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:533    .bss.indCount:0000000000000000 indCount
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:546    .rodata.digArr:0000000000000000 digArr
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:567    .rodata.scanLine_mask43:0000000000000000 scanLine_mask43
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:560    .rodata.scanLine_mask21:0000000000000000 scanLine_mask21
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:553    .rodata.scanLineArr:0000000000000000 scanLineArr
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:523    .bss.frameBuff:0000000000000000 $d
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:534    .bss.indCount:0000000000000000 $d
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:540    .bss.modeInd:0000000000000000 $d
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:542    .rodata.digArr:0000000000000000 $d
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:549    .rodata.scanLineArr:0000000000000000 $d
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:556    .rodata.scanLine_mask21:0000000000000000 $d
C:\Users\bvv64\AppData\Local\Temp\ccyCNh9Z.s:563    .rodata.scanLine_mask43:0000000000000000 $d

UNDEFINED SYMBOLS
__aeabi_uidivmod
__aeabi_uidiv
scanButtons
