#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Dec 25 19:11:34 2024
# Process ID         : 16860
# Current directory  : /home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/impl_1
# Command line       : vivado -log gemm_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source gemm_wrapper.tcl -notrace
# Log file           : /home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/impl_1/gemm_wrapper.vdi
# Journal file       : /home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/impl_1/vivado.jou
# Running On         : darshith-OMEN-Laptop-15-en1xxx
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics
# CPU Frequency      : 3931.472 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16072 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20367 MB
# Available Virtual  : 13208 MB
#-----------------------------------------------------------
source gemm_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/darshith/hls/gemm/gemm_vitis'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/darshith/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top gemm_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_smc_0/gemm_axi_smc_0.dcp' for cell 'gemm_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_gemm_kernel_0_0/gemm_gemm_kernel_0_0.dcp' for cell 'gemm_i/gemm_kernel_0'
INFO: [Project 1-454] Reading design checkpoint '/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_processing_system7_0_0/gemm_processing_system7_0_0.dcp' for cell 'gemm_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_rst_ps7_0_100M_0/gemm_rst_ps7_0_100M_0.dcp' for cell 'gemm_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_pc_0/gemm_axi_mem_intercon_imp_auto_pc_0.dcp' for cell 'gemm_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0.dcp' for cell 'gemm_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_pc_0/gemm_axi_mem_intercon_1_imp_auto_pc_0.dcp' for cell 'gemm_i/axi_mem_intercon_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0.dcp' for cell 'gemm_i/axi_mem_intercon_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_pc_0/gemm_axi_mem_intercon_2_imp_auto_pc_0.dcp' for cell 'gemm_i/axi_mem_intercon_2/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0.dcp' for cell 'gemm_i/axi_mem_intercon_2/s00_couplers/auto_us'
Netlist sorting complete. Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1727.816 ; gain = 0.000 ; free physical = 9815 ; free virtual = 11910
INFO: [Netlist 29-17] Analyzing 1159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_processing_system7_0_0/gemm_processing_system7_0_0.xdc] for cell 'gemm_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_processing_system7_0_0/gemm_processing_system7_0_0.xdc] for cell 'gemm_i/processing_system7_0/inst'
Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_smc_0/bd_0/ip/ip_1/bd_a9f6_psr_aclk_0_board.xdc] for cell 'gemm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_smc_0/bd_0/ip/ip_1/bd_a9f6_psr_aclk_0_board.xdc] for cell 'gemm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_smc_0/bd_0/ip/ip_1/bd_a9f6_psr_aclk_0.xdc] for cell 'gemm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_smc_0/bd_0/ip/ip_1/bd_a9f6_psr_aclk_0.xdc] for cell 'gemm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_smc_0/smartconnect.xdc] for cell 'gemm_i/axi_smc/inst'
Finished Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_smc_0/smartconnect.xdc] for cell 'gemm_i/axi_smc/inst'
Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_rst_ps7_0_100M_0/gemm_rst_ps7_0_100M_0_board.xdc] for cell 'gemm_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_rst_ps7_0_100M_0/gemm_rst_ps7_0_100M_0_board.xdc] for cell 'gemm_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_rst_ps7_0_100M_0/gemm_rst_ps7_0_100M_0.xdc] for cell 'gemm_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_rst_ps7_0_100M_0/gemm_rst_ps7_0_100M_0.xdc] for cell 'gemm_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0_clocks.xdc] for cell 'gemm_i/axi_mem_intercon/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_imp_auto_us_0/gemm_axi_mem_intercon_imp_auto_us_0_clocks.xdc] for cell 'gemm_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0_clocks.xdc] for cell 'gemm_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_1_imp_auto_us_0/gemm_axi_mem_intercon_1_imp_auto_us_0_clocks.xdc] for cell 'gemm_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0_clocks.xdc] for cell 'gemm_i/axi_mem_intercon_2/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.gen/sources_1/bd/gemm/ip/gemm_axi_mem_intercon_2_imp_auto_us_0/gemm_axi_mem_intercon_2_imp_auto_us_0_clocks.xdc] for cell 'gemm_i/axi_mem_intercon_2/s00_couplers/auto_us/inst'
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 45 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2007.562 ; gain = 0.000 ; free physical = 9649 ; free virtual = 11745
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

22 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2007.562 ; gain = 608.199 ; free physical = 9649 ; free virtual = 11745
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2128.680 ; gain = 121.117 ; free physical = 9561 ; free virtual = 11658

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15c751aa8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2640.633 ; gain = 511.953 ; free physical = 9055 ; free virtual = 11153

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 15c751aa8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2981.406 ; gain = 0.000 ; free physical = 8721 ; free virtual = 10820

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 15c751aa8

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2981.406 ; gain = 0.000 ; free physical = 8721 ; free virtual = 10820
Phase 1 Initialization | Checksum: 15c751aa8

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2981.406 ; gain = 0.000 ; free physical = 8721 ; free virtual = 10820

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 15c751aa8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2981.406 ; gain = 0.000 ; free physical = 8723 ; free virtual = 10821

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 15c751aa8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2981.406 ; gain = 0.000 ; free physical = 8707 ; free virtual = 10806
Phase 2 Timer Update And Timing Data Collection | Checksum: 15c751aa8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2981.406 ; gain = 0.000 ; free physical = 8707 ; free virtual = 10806

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 30 pins
INFO: [Opt 31-138] Pushed 43 inverter(s) to 322 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: def6e07d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2981.406 ; gain = 0.000 ; free physical = 8707 ; free virtual = 10806
Retarget | Checksum: def6e07d
INFO: [Opt 31-389] Phase Retarget created 2473 cells and removed 2608 cells
INFO: [Opt 31-1021] In phase Retarget, 56 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 20 load pin(s).
Phase 4 Constant propagation | Checksum: 10b083030

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2981.406 ; gain = 0.000 ; free physical = 8756 ; free virtual = 10855
Constant propagation | Checksum: 10b083030
INFO: [Opt 31-389] Phase Constant propagation created 344 cells and removed 1442 cells
INFO: [Opt 31-1021] In phase Constant propagation, 56 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2981.406 ; gain = 0.000 ; free physical = 8756 ; free virtual = 10855
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2981.406 ; gain = 0.000 ; free physical = 8756 ; free virtual = 10855
Phase 5 Sweep | Checksum: a636c44c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2981.406 ; gain = 0.000 ; free physical = 8756 ; free virtual = 10855
Sweep | Checksum: a636c44c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2475 cells
INFO: [Opt 31-1021] In phase Sweep, 153 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: a636c44c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3013.422 ; gain = 32.016 ; free physical = 8755 ; free virtual = 10854
BUFG optimization | Checksum: a636c44c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 105df8fda

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3013.422 ; gain = 32.016 ; free physical = 8756 ; free virtual = 10855
Shift Register Optimization | Checksum: 105df8fda
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 15a1099eb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3013.422 ; gain = 32.016 ; free physical = 8756 ; free virtual = 10855
Post Processing Netlist | Checksum: 15a1099eb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1c4594ac8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3013.422 ; gain = 32.016 ; free physical = 8759 ; free virtual = 10858

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3013.422 ; gain = 0.000 ; free physical = 8759 ; free virtual = 10858
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1c4594ac8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3013.422 ; gain = 32.016 ; free physical = 8759 ; free virtual = 10858
Phase 9 Finalization | Checksum: 1c4594ac8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3013.422 ; gain = 32.016 ; free physical = 8759 ; free virtual = 10858
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            2473  |            2608  |                                             56  |
|  Constant propagation         |             344  |            1442  |                                             56  |
|  Sweep                        |               0  |            2475  |                                            153  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             64  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1c4594ac8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3013.422 ; gain = 32.016 ; free physical = 8759 ; free virtual = 10858

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 2 Total Ports: 72
Ending PowerOpt Patch Enables Task | Checksum: 1cd112039

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8359 ; free virtual = 10464
Ending Power Optimization Task | Checksum: 1cd112039

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3444.695 ; gain = 431.273 ; free physical = 8359 ; free virtual = 10464

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cd112039

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8359 ; free virtual = 10464

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8359 ; free virtual = 10464
Ending Netlist Obfuscation Task | Checksum: 18610dd6f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8359 ; free virtual = 10464
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3444.695 ; gain = 1437.133 ; free physical = 8359 ; free virtual = 10464
INFO: [Vivado 12-24828] Executing command : report_drc -file gemm_wrapper_drc_opted.rpt -pb gemm_wrapper_drc_opted.pb -rpx gemm_wrapper_drc_opted.rpx
Command: report_drc -file gemm_wrapper_drc_opted.rpt -pb gemm_wrapper_drc_opted.pb -rpx gemm_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/impl_1/gemm_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8357 ; free virtual = 10464
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8357 ; free virtual = 10464
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8356 ; free virtual = 10464
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8355 ; free virtual = 10463
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8355 ; free virtual = 10463
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8355 ; free virtual = 10463
Write Physdb Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8355 ; free virtual = 10463
INFO: [Common 17-1381] The checkpoint '/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/impl_1/gemm_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 32 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8329 ; free virtual = 10438
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13701626a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8329 ; free virtual = 10438
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8329 ; free virtual = 10438

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ccfeb374

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8340 ; free virtual = 10451

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cfee94d2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8319 ; free virtual = 10433

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cfee94d2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8321 ; free virtual = 10434
Phase 1 Placer Initialization | Checksum: 1cfee94d2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8321 ; free virtual = 10435

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13a4b2d42

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8333 ; free virtual = 10448

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18f775926

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8329 ; free virtual = 10444

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18f775926

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8329 ; free virtual = 10444

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 23bab708c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:28 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8346 ; free virtual = 10463

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1b6859075

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8345 ; free virtual = 10462

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4622 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1918 nets or LUTs. Breaked 0 LUT, combined 1918 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1408] Pass 1. Identified 3 candidate nets for high-fanout optimization.
INFO: [Physopt 32-81] Processed net gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_pp0_stage0. Replicated 16 times.
INFO: [Physopt 32-81] Processed net gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_pp0_stage2. Replicated 24 times.
INFO: [Physopt 32-81] Processed net gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_pp0_stage3. Replicated 24 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 64 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 64 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8406 ; free virtual = 10525
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8406 ; free virtual = 10525
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8406 ; free virtual = 10525

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1918  |                  1918  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           64  |              0  |                     3  |           0  |           1  |  00:00:02  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                                            |           64  |           1918  |                  1921  |           0  |           4  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2478a00ee

Time (s): cpu = 00:01:12 ; elapsed = 00:00:35 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8339 ; free virtual = 10458
Phase 2.5 Global Place Phase2 | Checksum: 10f2a7fcf

Time (s): cpu = 00:01:14 ; elapsed = 00:00:36 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8339 ; free virtual = 10459
Phase 2 Global Placement | Checksum: 10f2a7fcf

Time (s): cpu = 00:01:15 ; elapsed = 00:00:36 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8338 ; free virtual = 10458

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 182a81f8e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:37 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8338 ; free virtual = 10458

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23d244f74

Time (s): cpu = 00:01:50 ; elapsed = 00:01:03 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8329 ; free virtual = 10449

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dcc2fe44

Time (s): cpu = 00:01:51 ; elapsed = 00:01:03 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8329 ; free virtual = 10449

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 261e9e792

Time (s): cpu = 00:01:51 ; elapsed = 00:01:03 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8329 ; free virtual = 10449

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 21bfa3119

Time (s): cpu = 00:02:02 ; elapsed = 00:01:14 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8314 ; free virtual = 10437

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 23412c98f

Time (s): cpu = 00:02:03 ; elapsed = 00:01:15 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8320 ; free virtual = 10443

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ba87b030

Time (s): cpu = 00:02:04 ; elapsed = 00:01:15 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8320 ; free virtual = 10443
Phase 3 Detail Placement | Checksum: 1ba87b030

Time (s): cpu = 00:02:04 ; elapsed = 00:01:15 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8320 ; free virtual = 10443

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 129bfcf41

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.825 | TNS=-15.222 |
Phase 1 Physical Synthesis Initialization | Checksum: 1da0bcbdc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8298 ; free virtual = 10422
INFO: [Place 46-33] Processed net gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_pp0_stage1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/ap_CS_fsm_pp0_stage0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/flow_control_loop_pipe_sequential_init_U/ap_ready_int, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/A_block_10_load_1_reg_39900, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/A_block_10_load_4_reg_52000, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/A_block_10_load_6_reg_56850, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net gemm_i/gemm_kernel_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_100_reg_64600, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/grp_fu_2650_p01, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_31_reg_61150, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net gemm_i/gemm_kernel_0/inst/grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317/mul70_63_reg_62750, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 11 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 11, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1dfa217a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8324 ; free virtual = 10448
Phase 4.1.1.1 BUFG Insertion | Checksum: 129bfcf41

Time (s): cpu = 00:02:25 ; elapsed = 00:01:23 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8368 ; free virtual = 10493

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.585. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1cf8c946a

Time (s): cpu = 00:02:27 ; elapsed = 00:01:24 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8307 ; free virtual = 10432

Time (s): cpu = 00:02:27 ; elapsed = 00:01:24 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8307 ; free virtual = 10432
Phase 4.1 Post Commit Optimization | Checksum: 1cf8c946a

Time (s): cpu = 00:02:28 ; elapsed = 00:01:24 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8306 ; free virtual = 10431

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cf8c946a

Time (s): cpu = 00:02:28 ; elapsed = 00:01:24 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8306 ; free virtual = 10431

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1cf8c946a

Time (s): cpu = 00:02:29 ; elapsed = 00:01:25 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8306 ; free virtual = 10431
Phase 4.3 Placer Reporting | Checksum: 1cf8c946a

Time (s): cpu = 00:02:29 ; elapsed = 00:01:25 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8307 ; free virtual = 10432

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8307 ; free virtual = 10432

Time (s): cpu = 00:02:29 ; elapsed = 00:01:25 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8307 ; free virtual = 10432
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 100c345ba

Time (s): cpu = 00:02:30 ; elapsed = 00:01:25 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8307 ; free virtual = 10432
Ending Placer Task | Checksum: 5470495a

Time (s): cpu = 00:02:30 ; elapsed = 00:01:25 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8306 ; free virtual = 10432
103 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:34 ; elapsed = 00:01:26 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8306 ; free virtual = 10431
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file gemm_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8300 ; free virtual = 10426
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file gemm_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8292 ; free virtual = 10417
INFO: [Vivado 12-24828] Executing command : report_utilization -file gemm_wrapper_utilization_placed.rpt -pb gemm_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8287 ; free virtual = 10413
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8167 ; free virtual = 10293
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8167 ; free virtual = 10293
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8167 ; free virtual = 10293
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8159 ; free virtual = 10285
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8159 ; free virtual = 10285
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8159 ; free virtual = 10285
INFO: [Common 17-1381] The checkpoint '/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/impl_1/gemm_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8165 ; free virtual = 10291
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8181 ; free virtual = 10307
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.585 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8178 ; free virtual = 10304
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8177 ; free virtual = 10303
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8177 ; free virtual = 10303
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8177 ; free virtual = 10303
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8169 ; free virtual = 10295
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8169 ; free virtual = 10295
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8169 ; free virtual = 10295
INFO: [Common 17-1381] The checkpoint '/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/impl_1/gemm_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 26457c01 ConstDB: 0 ShapeSum: 18315a69 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 72415494 | NumContArr: ffa8d19c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2f73c1b6a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8197 ; free virtual = 10326

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2f73c1b6a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8198 ; free virtual = 10328

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2f73c1b6a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3444.695 ; gain = 0.000 ; free physical = 8199 ; free virtual = 10328
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 3235c8f8c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 3475.309 ; gain = 30.613 ; free physical = 8109 ; free virtual = 10240
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.723  | TNS=0.000  | WHS=-0.243 | THS=-840.307|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 59045
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 59044
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2b0f20e17

Time (s): cpu = 00:00:57 ; elapsed = 00:00:25 . Memory (MB): peak = 3475.309 ; gain = 30.613 ; free physical = 8106 ; free virtual = 10237

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2b0f20e17

Time (s): cpu = 00:00:57 ; elapsed = 00:00:25 . Memory (MB): peak = 3475.309 ; gain = 30.613 ; free physical = 8106 ; free virtual = 10237

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2c2c1f0d4

Time (s): cpu = 00:01:11 ; elapsed = 00:00:31 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8042 ; free virtual = 10174
Phase 4 Initial Routing | Checksum: 2c2c1f0d4

Time (s): cpu = 00:01:11 ; elapsed = 00:00:31 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8042 ; free virtual = 10174

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3486
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.278  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1f883124e

Time (s): cpu = 00:01:42 ; elapsed = 00:00:49 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8030 ; free virtual = 10162

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.278  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 193e43c87

Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8030 ; free virtual = 10162
Phase 5 Rip-up And Reroute | Checksum: 193e43c87

Time (s): cpu = 00:01:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8030 ; free virtual = 10162

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 193e43c87

Time (s): cpu = 00:01:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8030 ; free virtual = 10162

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 193e43c87

Time (s): cpu = 00:01:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8030 ; free virtual = 10162
Phase 6 Delay and Skew Optimization | Checksum: 193e43c87

Time (s): cpu = 00:01:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8030 ; free virtual = 10162

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.292  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1d1b11f9b

Time (s): cpu = 00:01:49 ; elapsed = 00:00:50 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8031 ; free virtual = 10164
Phase 7 Post Hold Fix | Checksum: 1d1b11f9b

Time (s): cpu = 00:01:49 ; elapsed = 00:00:50 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8031 ; free virtual = 10164

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 20.8668 %
  Global Horizontal Routing Utilization  = 20.9806 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1d1b11f9b

Time (s): cpu = 00:01:49 ; elapsed = 00:00:50 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8031 ; free virtual = 10164

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1d1b11f9b

Time (s): cpu = 00:01:50 ; elapsed = 00:00:50 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8032 ; free virtual = 10165

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1b942d9a6

Time (s): cpu = 00:01:53 ; elapsed = 00:00:52 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8031 ; free virtual = 10164

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1b942d9a6

Time (s): cpu = 00:01:53 ; elapsed = 00:00:52 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8031 ; free virtual = 10164

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.292  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1b942d9a6

Time (s): cpu = 00:01:53 ; elapsed = 00:00:52 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8031 ; free virtual = 10164
Total Elapsed time in route_design: 52.45 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1062fecef

Time (s): cpu = 00:01:54 ; elapsed = 00:00:53 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8031 ; free virtual = 10164
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1062fecef

Time (s): cpu = 00:01:55 ; elapsed = 00:00:53 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8031 ; free virtual = 10164

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:55 ; elapsed = 00:00:53 . Memory (MB): peak = 3541.934 ; gain = 97.238 ; free physical = 8032 ; free virtual = 10165
INFO: [Vivado 12-24828] Executing command : report_drc -file gemm_wrapper_drc_routed.rpt -pb gemm_wrapper_drc_routed.pb -rpx gemm_wrapper_drc_routed.rpx
Command: report_drc -file gemm_wrapper_drc_routed.rpt -pb gemm_wrapper_drc_routed.pb -rpx gemm_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/impl_1/gemm_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file gemm_wrapper_methodology_drc_routed.rpt -pb gemm_wrapper_methodology_drc_routed.pb -rpx gemm_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file gemm_wrapper_methodology_drc_routed.rpt -pb gemm_wrapper_methodology_drc_routed.pb -rpx gemm_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/impl_1/gemm_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 3591.527 ; gain = 49.594 ; free physical = 8015 ; free virtual = 10150
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file gemm_wrapper_timing_summary_routed.rpt -pb gemm_wrapper_timing_summary_routed.pb -rpx gemm_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3591.527 ; gain = 0.000 ; free physical = 7996 ; free virtual = 10132
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file gemm_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file gemm_wrapper_bus_skew_routed.rpt -pb gemm_wrapper_bus_skew_routed.pb -rpx gemm_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file gemm_wrapper_route_status.rpt -pb gemm_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file gemm_wrapper_power_routed.rpt -pb gemm_wrapper_power_summary_routed.pb -rpx gemm_wrapper_power_routed.rpx
Command: report_power -file gemm_wrapper_power_routed.rpt -pb gemm_wrapper_power_summary_routed.pb -rpx gemm_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
146 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3671.578 ; gain = 80.051 ; free physical = 7916 ; free virtual = 10054
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file gemm_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:14 ; elapsed = 00:00:23 . Memory (MB): peak = 3671.578 ; gain = 129.645 ; free physical = 7925 ; free virtual = 10062
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3671.578 ; gain = 0.000 ; free physical = 7921 ; free virtual = 10059
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3671.578 ; gain = 0.000 ; free physical = 7797 ; free virtual = 9936
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3671.578 ; gain = 0.000 ; free physical = 7797 ; free virtual = 9936
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3671.578 ; gain = 0.000 ; free physical = 7797 ; free virtual = 9936
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3671.578 ; gain = 0.000 ; free physical = 7797 ; free virtual = 9936
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3671.578 ; gain = 0.000 ; free physical = 7797 ; free virtual = 9936
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3671.578 ; gain = 0.000 ; free physical = 7795 ; free virtual = 9934
INFO: [Common 17-1381] The checkpoint '/home/darshith/hls/gemm/gemm_vivado/gemm_vivado.runs/impl_1/gemm_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force gemm_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./gemm_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
158 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 4080.770 ; gain = 313.145 ; free physical = 7341 ; free virtual = 9583
INFO: [Common 17-206] Exiting Vivado at Wed Dec 25 19:15:43 2024...
