// Seed: 3541358227
module module_0;
  logic id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    output supply0 id_3,
    input wor id_4,
    input tri1 id_5
);
  wire  id_7;
  logic id_8 = id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 ();
  input wire id_1;
  assign id_2[-1] = (-1);
endmodule
