

================================================================
== Vivado HLS Report for 'Square3_duplex'
================================================================
* Date:           Thu Apr 20 11:45:46 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        square_explo
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        69|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         9|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 87
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	71  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	2  / true
71 --> 
	72  / (tmp_5)
	80  / (!tmp_5)
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	71  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
* FSM state operations: 

 <State 1>: 2.85ns
ST_1: x_read [1/1] 1.28ns
:0  %x_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %x) nounwind

ST_1: arr [1/1] 0.00ns
:1  %arr = alloca [20 x i32], align 16

ST_1: stg_90 [1/1] 1.57ns
:2  br label %1


 <State 2>: 6.68ns
ST_2: cou1 [1/1] 0.00ns
:0  %cou1 = phi i32 [ 0, %0 ], [ %cou1_1, %2 ]

ST_2: y [1/1] 0.00ns
:1  %y = phi i64 [ %x_read, %0 ], [ %y_1, %2 ]

ST_2: tmp [1/1] 3.35ns
:2  %tmp = icmp eq i64 %y, 0

ST_2: cou1_1 [1/1] 2.39ns
:3  %cou1_1 = add nsw i32 %cou1, 1

ST_2: stg_95 [1/1] 0.00ns
:4  br i1 %tmp, label %.preheader.preheader, label %2

ST_2: tmp_2 [68/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_2: sext_cast [1/1] 0.00ns
:5  %sext_cast = sext i64 %y to i129

ST_2: mul [18/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast

ST_2: tmp_19 [1/1] 0.00ns
:8  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %y, i32 63)

ST_2: tmp_3 [1/1] 0.00ns
.preheader.preheader:0  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %cou1, i32 31)

ST_2: p_neg [1/1] 2.39ns
.preheader.preheader:1  %p_neg = sub i32 0, %cou1

ST_2: p_lshr [1/1] 0.00ns
.preheader.preheader:2  %p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)

ST_2: tmp_10 [1/1] 0.00ns
.preheader.preheader:3  %tmp_10 = zext i31 %p_lshr to i32

ST_2: p_neg_t [1/1] 2.39ns
.preheader.preheader:4  %p_neg_t = sub i32 0, %tmp_10

ST_2: p_lshr_f [1/1] 0.00ns
.preheader.preheader:5  %p_lshr_f = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %cou1, i32 1, i32 31)

ST_2: tmp_11 [1/1] 0.00ns
.preheader.preheader:6  %tmp_11 = zext i31 %p_lshr_f to i32

ST_2: tmp_s [1/1] 1.37ns
.preheader.preheader:7  %tmp_s = select i1 %tmp_3, i32 %p_neg_t, i32 %tmp_11

ST_2: tmp_6 [1/1] 2.39ns
.preheader.preheader:8  %tmp_6 = add i32 %cou1, -1

ST_2: stg_109 [1/1] 1.57ns
.preheader.preheader:9  br label %.preheader


 <State 3>: 6.68ns
ST_3: tmp_2 [67/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_3: mul [17/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 4>: 6.68ns
ST_4: tmp_2 [66/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_4: mul [16/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 5>: 6.68ns
ST_5: tmp_2 [65/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_5: mul [15/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 6>: 6.68ns
ST_6: tmp_2 [64/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_6: mul [14/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 7>: 6.68ns
ST_7: tmp_2 [63/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_7: mul [13/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 8>: 6.68ns
ST_8: tmp_2 [62/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_8: mul [12/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 9>: 6.68ns
ST_9: tmp_2 [61/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_9: mul [11/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 10>: 6.68ns
ST_10: tmp_2 [60/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_10: mul [10/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 11>: 6.68ns
ST_11: tmp_2 [59/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_11: mul [9/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 12>: 6.68ns
ST_12: tmp_2 [58/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_12: mul [8/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 13>: 6.68ns
ST_13: tmp_2 [57/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_13: mul [7/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 14>: 6.68ns
ST_14: tmp_2 [56/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_14: mul [6/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 15>: 6.68ns
ST_15: tmp_2 [55/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_15: mul [5/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 16>: 6.68ns
ST_16: tmp_2 [54/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_16: mul [4/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 17>: 6.68ns
ST_17: tmp_2 [53/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_17: mul [3/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 18>: 6.68ns
ST_18: tmp_2 [52/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_18: mul [2/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 19>: 6.68ns
ST_19: tmp_2 [51/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_19: mul [1/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast

ST_19: tmp_21 [1/1] 0.00ns
:11  %tmp_21 = call i61 @_ssdm_op_PartSelect.i61.i129.i32.i32(i129 %mul, i32 68, i32 128)


 <State 20>: 8.74ns
ST_20: tmp_2 [50/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_20: neg_mul [1/1] 5.39ns
:7  %neg_mul = sub i129 0, %mul

ST_20: tmp_20 [1/1] 0.00ns (grouped into LUT with out node neg_ti)
:9  %tmp_20 = call i61 @_ssdm_op_PartSelect.i61.i129.i32.i32(i129 %neg_mul, i32 68, i32 128)

ST_20: tmp_13 [1/1] 0.00ns (grouped into LUT with out node neg_ti)
:10  %tmp_13 = sext i61 %tmp_20 to i64

ST_20: tmp_17 [1/1] 0.00ns
:12  %tmp_17 = sext i61 %tmp_21 to i64

ST_20: tmp_18 [1/1] 0.00ns (grouped into LUT with out node neg_ti)
:13  %tmp_18 = select i1 %tmp_19, i64 %tmp_13, i64 %tmp_17

ST_20: neg_ti [1/1] 3.35ns (out node of the LUT)
:14  %neg_ti = sub i64 0, %tmp_18


 <State 21>: 6.59ns
ST_21: tmp_2 [49/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10

ST_21: y_1 [1/1] 1.37ns
:15  %y_1 = select i1 %tmp_19, i64 %neg_ti, i64 %tmp_17


 <State 22>: 6.59ns
ST_22: tmp_2 [48/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 23>: 6.59ns
ST_23: tmp_2 [47/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 24>: 6.59ns
ST_24: tmp_2 [46/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 25>: 6.59ns
ST_25: tmp_2 [45/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 26>: 6.59ns
ST_26: tmp_2 [44/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 27>: 6.59ns
ST_27: tmp_2 [43/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 28>: 6.59ns
ST_28: tmp_2 [42/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 29>: 6.59ns
ST_29: tmp_2 [41/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 30>: 6.59ns
ST_30: tmp_2 [40/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 31>: 6.59ns
ST_31: tmp_2 [39/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 32>: 6.59ns
ST_32: tmp_2 [38/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 33>: 6.59ns
ST_33: tmp_2 [37/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 34>: 6.59ns
ST_34: tmp_2 [36/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 35>: 6.59ns
ST_35: tmp_2 [35/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 36>: 6.59ns
ST_36: tmp_2 [34/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 37>: 6.59ns
ST_37: tmp_2 [33/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 38>: 6.59ns
ST_38: tmp_2 [32/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 39>: 6.59ns
ST_39: tmp_2 [31/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 40>: 6.59ns
ST_40: tmp_2 [30/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 41>: 6.59ns
ST_41: tmp_2 [29/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 42>: 6.59ns
ST_42: tmp_2 [28/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 43>: 6.59ns
ST_43: tmp_2 [27/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 44>: 6.59ns
ST_44: tmp_2 [26/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 45>: 6.59ns
ST_45: tmp_2 [25/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 46>: 6.59ns
ST_46: tmp_2 [24/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 47>: 6.59ns
ST_47: tmp_2 [23/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 48>: 6.59ns
ST_48: tmp_2 [22/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 49>: 6.59ns
ST_49: tmp_2 [21/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 50>: 6.59ns
ST_50: tmp_2 [20/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 51>: 6.59ns
ST_51: tmp_2 [19/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 52>: 6.59ns
ST_52: tmp_2 [18/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 53>: 6.59ns
ST_53: tmp_2 [17/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 54>: 6.59ns
ST_54: tmp_2 [16/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 55>: 6.59ns
ST_55: tmp_2 [15/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 56>: 6.59ns
ST_56: tmp_2 [14/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 57>: 6.59ns
ST_57: tmp_2 [13/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 58>: 6.59ns
ST_58: tmp_2 [12/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 59>: 6.59ns
ST_59: tmp_2 [11/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 60>: 6.59ns
ST_60: tmp_2 [10/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 61>: 6.59ns
ST_61: tmp_2 [9/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 62>: 6.59ns
ST_62: tmp_2 [8/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 63>: 6.59ns
ST_63: tmp_2 [7/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 64>: 6.59ns
ST_64: tmp_2 [6/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 65>: 6.59ns
ST_65: tmp_2 [5/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 66>: 6.59ns
ST_66: tmp_2 [4/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 67>: 6.59ns
ST_67: tmp_2 [3/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 68>: 6.59ns
ST_68: tmp_2 [2/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 69>: 6.59ns
ST_69: tmp_2 [1/68] 6.59ns
:0  %tmp_2 = srem i64 %y, 10


 <State 70>: 2.39ns
ST_70: tmp_12 [1/1] 0.00ns
:1  %tmp_12 = trunc i64 %tmp_2 to i32

ST_70: tmp_4 [1/1] 0.00ns
:2  %tmp_4 = sext i32 %cou1 to i64

ST_70: arr_addr [1/1] 0.00ns
:3  %arr_addr = getelementptr inbounds [20 x i32]* %arr, i64 0, i64 %tmp_4

ST_70: stg_205 [1/1] 2.39ns
:4  store i32 %tmp_12, i32* %arr_addr, align 4

ST_70: stg_206 [1/1] 0.00ns
:16  br label %1


 <State 71>: 4.78ns
ST_71: i [1/1] 0.00ns
.preheader:0  %i = phi i31 [ %i_1, %3 ], [ 0, %.preheader.preheader ]

ST_71: z [1/1] 0.00ns
.preheader:1  %z = phi i32 [ %z_2, %3 ], [ 0, %.preheader.preheader ]

ST_71: i_cast [1/1] 0.00ns
.preheader:2  %i_cast = zext i31 %i to i32

ST_71: tmp_5 [1/1] 2.93ns
.preheader:3  %tmp_5 = icmp slt i32 %i_cast, %tmp_s

ST_71: i_1 [1/1] 2.39ns
.preheader:4  %i_1 = add i31 %i, 1

ST_71: stg_212 [1/1] 0.00ns
.preheader:5  br i1 %tmp_5, label %3, label %_ifconv

ST_71: tmp_7 [1/1] 2.39ns
:0  %tmp_7 = sub i32 %tmp_6, %i_cast

ST_71: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = sext i32 %tmp_7 to i64

ST_71: arr_addr_1 [1/1] 0.00ns
:2  %arr_addr_1 = getelementptr inbounds [20 x i32]* %arr, i64 0, i64 %tmp_8

ST_71: arr_load [2/2] 2.39ns
:3  %arr_load = load i32* %arr_addr_1, align 4

ST_71: tmp_9 [1/1] 0.00ns
:4  %tmp_9 = zext i31 %i to i64

ST_71: arr_addr_2 [1/1] 0.00ns
:5  %arr_addr_2 = getelementptr inbounds [20 x i32]* %arr, i64 0, i64 %tmp_9

ST_71: arr_load_1 [2/2] 2.39ns
:6  %arr_load_1 = load i32* %arr_addr_2, align 4

ST_71: tmp_26 [1/1] 0.00ns
_ifconv:1  %tmp_26 = trunc i32 %p_neg to i1

ST_71: tmp_15 [1/1] 0.00ns
_ifconv:7  %tmp_15 = sext i32 %tmp_s to i64

ST_71: arr_addr_3 [1/1] 0.00ns
_ifconv:8  %arr_addr_3 = getelementptr inbounds [20 x i32]* %arr, i64 0, i64 %tmp_15

ST_71: arr_load_2 [2/2] 2.39ns
_ifconv:9  %arr_load_2 = load i32* %arr_addr_3, align 4


 <State 72>: 2.39ns
ST_72: arr_load [1/2] 2.39ns
:3  %arr_load = load i32* %arr_addr_1, align 4

ST_72: arr_load_1 [1/2] 2.39ns
:6  %arr_load_1 = load i32* %arr_addr_2, align 4


 <State 73>: 6.68ns
ST_73: tmp_1 [6/6] 6.68ns
:7  %tmp_1 = mul i32 %arr_load, %arr_load_1


 <State 74>: 6.68ns
ST_74: tmp_1 [5/6] 6.68ns
:7  %tmp_1 = mul i32 %arr_load, %arr_load_1


 <State 75>: 6.68ns
ST_75: tmp_1 [4/6] 6.68ns
:7  %tmp_1 = mul i32 %arr_load, %arr_load_1


 <State 76>: 6.68ns
ST_76: tmp_1 [3/6] 6.68ns
:7  %tmp_1 = mul i32 %arr_load, %arr_load_1


 <State 77>: 6.68ns
ST_77: tmp_1 [2/6] 6.68ns
:7  %tmp_1 = mul i32 %arr_load, %arr_load_1


 <State 78>: 6.68ns
ST_78: tmp_1 [1/6] 6.68ns
:7  %tmp_1 = mul i32 %arr_load, %arr_load_1


 <State 79>: 2.39ns
ST_79: tmp_22 [1/1] 0.00ns (grouped into LUT with out node z_2)
:8  %tmp_22 = shl i32 %tmp_1, 1

ST_79: z_2 [1/1] 2.39ns (out node of the LUT)
:9  %z_2 = add nsw i32 %z, %tmp_22

ST_79: stg_234 [1/1] 0.00ns
:10  br label %.preheader


 <State 80>: 2.39ns
ST_80: tmp_25 [1/1] 0.00ns (grouped into LUT with out node tmp_14)
_ifconv:0  %tmp_25 = trunc i32 %cou1 to i1

ST_80: tmp_27 [1/1] 0.00ns
_ifconv:2  %tmp_27 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %tmp_26)

ST_80: tmp_28 [1/1] 0.75ns
_ifconv:3  %tmp_28 = sub i2 0, %tmp_27

ST_80: tmp_23 [1/1] 0.00ns (grouped into LUT with out node tmp_14)
_ifconv:4  %tmp_23 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %tmp_25)

ST_80: tmp_24 [1/1] 0.00ns (grouped into LUT with out node tmp_14)
_ifconv:5  %tmp_24 = select i1 %tmp_3, i2 %tmp_28, i2 %tmp_23

ST_80: tmp_14 [1/1] 1.54ns (out node of the LUT)
_ifconv:6  %tmp_14 = icmp eq i2 %tmp_24, 1

ST_80: arr_load_2 [1/2] 2.39ns
_ifconv:9  %arr_load_2 = load i32* %arr_addr_3, align 4


 <State 81>: 6.68ns
ST_81: tmp_16 [6/6] 6.68ns
_ifconv:10  %tmp_16 = mul nsw i32 %arr_load_2, %arr_load_2


 <State 82>: 6.68ns
ST_82: tmp_16 [5/6] 6.68ns
_ifconv:10  %tmp_16 = mul nsw i32 %arr_load_2, %arr_load_2


 <State 83>: 6.68ns
ST_83: tmp_16 [4/6] 6.68ns
_ifconv:10  %tmp_16 = mul nsw i32 %arr_load_2, %arr_load_2


 <State 84>: 6.68ns
ST_84: tmp_16 [3/6] 6.68ns
_ifconv:10  %tmp_16 = mul nsw i32 %arr_load_2, %arr_load_2


 <State 85>: 6.68ns
ST_85: tmp_16 [2/6] 6.68ns
_ifconv:10  %tmp_16 = mul nsw i32 %arr_load_2, %arr_load_2


 <State 86>: 6.68ns
ST_86: tmp_16 [1/6] 6.68ns
_ifconv:10  %tmp_16 = mul nsw i32 %arr_load_2, %arr_load_2


 <State 87>: 3.76ns
ST_87: z_3 [1/1] 2.39ns
_ifconv:11  %z_3 = add nsw i32 %z, %tmp_16

ST_87: z_1 [1/1] 1.37ns
_ifconv:12  %z_1 = select i1 %tmp_14, i32 %z_3, i32 %z

ST_87: stg_250 [1/1] 0.00ns
_ifconv:13  ret i32 %z_1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
