<!DOCTYPE html>
<html class="html" lang="en-US">
 <head>

  <script type="text/javascript">
   if(typeof Muse == "undefined") window.Muse = {}; window.Muse.assets = {"required":["jquery-1.8.3.min.js", "museutils.js", "jquery.musemenu.js", "webpro.js", "musewpdisclosure.js", "jquery.watch.js", "learn.css"], "outOfDate":[]};
</script>
  
  <meta http-equiv="Content-type" content="text/html;charset=UTF-8"/>
  <meta name="generator" content="2014.3.2.295"/>
  <title>Learn</title>
  <!-- CSS -->
  <link rel="stylesheet" type="text/css" href="css/site_global.css?4132104107"/>
  <link rel="stylesheet" type="text/css" href="css/master_a-master.css?4213870116"/>
  <link rel="stylesheet" type="text/css" href="css/learn.css?206318399" id="pagesheet"/>
  <!-- Other scripts -->
  <script type="text/javascript">
   document.documentElement.className += ' js';
</script>
  <!-- JS includes -->
  <!--[if lt IE 9]>
  <script src="scripts/html5shiv.js?4241844378" type="text/javascript"></script>
  <![endif]-->
   </head>
 <body>

  <!--HTML Widget code-->
  
<div id="fb-root"></div>
<script>
(function(d, s, id) {
  var js, fjs = d.getElementsByTagName(s)[0];
  if (d.getElementById(id)) return;
  js = d.createElement(s); js.id = id;
  js.src = "//connect.facebook.net/en_US/all.js#xfbml=1";
  fjs.parentNode.insertBefore(js, fjs);
}(document, 'script', 'facebook-jssdk'));
</script>

  
  <div class="clearfix" id="page"><!-- column -->
   <div class="position_content" id="page_position_content">
    <div class="clearfix colelem" id="pu4340"><!-- group -->
     <div class="clip_frame grpelem" id="u4340"><!-- image -->
      <img class="block" id="u4340_img" src="images/new-atlas-logo.jpg" alt="" width="318" height="111"/>
     </div>
     <nav class="MenuBar clearfix grpelem" id="menuu138"><!-- horizontal box -->
      <div class="MenuItemContainer clearfix grpelem" id="u146"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u147" href="index.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u148-4"><!-- content --><p>Start</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u139"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u142" href="play.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u144-4"><!-- content --><p>Play</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u517"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu MuseMenuActive clearfix colelem" id="u518" href="learn.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u521-4"><!-- content --><p>Learn</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u2673"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u2674" href="try.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u2676-4"><!-- content --><p>Try</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u167"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u168" href="develop.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u171-4"><!-- content --><p>Develop</p></div></a>
      </div>
     </nav>
    </div>
    <div class="clearfix colelem" id="pu2498"><!-- group -->
     <div class="clip_frame grpelem" id="u2498"><!-- image -->
      <img class="block" id="u2498_img" src="images/learn.jpg" alt="" width="151" height="113"/>
     </div>
     <div class="body_text clearfix grpelem" id="u2497-7"><!-- content -->
      <p>Learn more about designing for Altera SoCs.</p>
      <p>&nbsp;</p>
      <p>This section covers high-level concepts and includes links to more in-depth training, tutorials, and design resources. For even more detail please visit the Atlas-SoC page on RocketBoards.org.</p>
     </div>
     <a class="nonblock nontext clip_frame grpelem" id="u2524" href="http://www.rocketboards.org"><!-- image --><img class="block" id="u2524_img" src="images/rocketboards.jpg" alt="" title="Take me to RocketBoards" width="172" height="49"/></a>
    </div>
    <div class="TabbedPanelsWidget clearfix colelem" id="tab-panelu567"><!-- vertical box -->
     <div class="TabbedPanelsTabGroup clearfix colelem" id="u568"><!-- horizontal box -->
      <div class="TabbedPanelsTab clearfix grpelem" id="u577"><!-- horizontal box -->
       <div class=" NoWrap tab_head clearfix grpelem" id="u580-4"><!-- content -->
        <p>Software</p>
       </div>
      </div>
      <div class="TabbedPanelsTab clearfix grpelem" id="u569"><!-- horizontal box -->
       <div class=" NoWrap tab_head clearfix grpelem" id="u572-4"><!-- content -->
        <p>Hardware</p>
       </div>
      </div>
     </div>
     <div class="TabbedPanelsContentGroup clearfix colelem" id="u581"><!-- stack box -->
      <div class="TabbedPanelsContent clearfix grpelem" id="u582"><!-- column -->
       <div class="position_content" id="u582_position_content">
        <div class="clearfix colelem" id="pu627"><!-- group -->
         <div class="clip_frame grpelem" id="u627"><!-- image -->
          <img class="block" id="u627_img" src="images/cplusplus1.jpg" alt="" width="135" height="135"/>
         </div>
         <div class="clearfix grpelem" id="u1054-7"><!-- content -->
          <p class="bold" id="u1054-2">Learn About Software Development For Altera SoCs</p>
          <p id="u1054-3">&nbsp;</p>
          <p class="body_text" id="u1054-5">Developing software for Altera SoC devices is similar to developing for other ARM Cortex-A MPCore based processors in terms of the tool chain used, development flow, and software ecosystem available. The FPGA portion of the device can be considered much like a Flash device, in that it needs to be loaded (i.e. configured). Once configured, custom hardware in the FPGA can be treated as memory-mapped peripherals when accessed under program control.</p>
         </div>
        </div>
        <ul class="AccordionWidget clearfix colelem" id="accordionu606"><!-- vertical box -->
         <li class="AccordionPanel clearfix colelem" id="u3711"><!-- vertical box --><div class="AccordionPanelTab section_head clearfix colelem" id="u3714-4"><!-- content --><p>Software Development Overview</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u3712"><!-- group --><div class="body_text clearfix grpelem" id="u3715-19"><!-- content --><p>Altera SoCs are unique in that the FPGA portion of the device can be customized by adding hardware functions. Imagine for example a device with multiple copies of a peripheral (e.g. 20 UARTs), several hardware accelerators (e.g. FIR, FFT, image processing), or some combination of both.</p><p>&nbsp;</p><p>For the embedded software developer this means the following:</p><p>&nbsp;</p><ol class="list0 nls-None" id="u3715-13"><li>Software can configure (and re-configure) the FPGA hardware at run time.</li><li>Custom hardware in the FPGA can be accessed as memory-mapped peripherals by the processor.</li><li>Software support for the custom hardware must be provided in the board support package.</li></ol><p>&nbsp;</p><p>The sections below cover some of the key topics for SoC software development:</p><p>&nbsp;</p></div><div class="TabbedPanelsWidget clearfix grpelem" id="tab-panelu3773"><!-- vertical box --><div class="TabbedPanelsTabGroup clearfix colelem" id="u3787"><!-- horizontal box --><div class="TabbedPanelsTab clearfix grpelem" id="u3788"><!-- horizontal box --><div class=" NoWrap tab_head clearfix grpelem" id="u3791-4"><!-- content --><p>CPU Boot</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u3792"><!-- horizontal box --><div class=" NoWrap tab_head clearfix grpelem" id="u3795-4"><!-- content --><p>HW/SW Handoff</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u3885"><!-- horizontal box --><div class=" NoWrap tab_head clearfix grpelem" id="u3887-4"><!-- content --><p>Accessing the FPGA</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u3895"><!-- horizontal box --><div class=" NoWrap tab_head clearfix grpelem" id="u3896-4"><!-- content --><p>Building Linux</p></div></div></div><div class="TabbedPanelsContentGroup clearfix colelem" id="u3774"><!-- stack box --><div class="TabbedPanelsContent clearfix grpelem" id="u3783"><!-- group --><div class="clearfix grpelem" id="u3786-98"><!-- content --><p class="bold" id="u3786-2">CPU Boot Flow</p><p class="body_text" id="u3786-3">&nbsp;</p><p class="body_text" id="u3786-5">A typical boot flow includes the following stages:</p><p class="body_text" id="u3786-6">&nbsp;</p><ul class="list0 nls-None" id="u3786-15"><li class="body_text" id="u3786-8">BootROM</li><li class="body_text" id="u3786-10">Preloader</li><li class="body_text" id="u3786-12">U-Boot</li><li class="body_text" id="u3786-14">Linux (or other OS)</li></ul><p class="body_text" id="u3786-16">&nbsp;</p><p class="body_text" id="u3786-18">The boot process always begins with the BootROM and proceeds to the Preloader and (typically) a boot loader, OS, and application software.</p><p class="body_text" id="u3786-19">&nbsp;</p><p class="body_text" id="u3786-20">&nbsp;</p><p class="body_text" id="u3786-22">BootROM</p><p class="body_text" id="u3786-23">&nbsp;</p><p class="body_text" id="u3786-25">On power up, the processor executes the BootROM code which resides in on-chip ROM. The primary role of the BootROM is to initialize the hardware components needed to load the next stage boot software, the Preloader. The BootROM fetches the Preloader binaries from serial NOR flash, NAND flash or SD/MMC flash memory based on the boot select (BSEL) pins. The BootROM uses the clock select (CSEL) pins to determine the clocks to be used.</p><p class="body_text" id="u3786-26">&nbsp;</p><p class="body_text" id="u3786-28">Instead of running the Preloader from Flash, the BootROM can optionally:</p><p class="body_text" id="u3786-29">&nbsp;</p><ul class="list0 nls-None" id="u3786-34"><li class="body_text" id="u3786-31">Run Preloader code stored in FPGA memory</li><li class="body_text" id="u3786-33">Run code from RAM - this option can be used only on Warm reset</li></ul><p class="body_text" id="u3786-35">&nbsp;</p><p class="body_text" id="u3786-36">&nbsp;</p><p class="body_text" id="u3786-38">Preloader</p><p class="body_text" id="u3786-39">&nbsp;</p><p class="body_text" id="u3786-41">The main functions of the Preloader are:</p><p class="body_text" id="u3786-42">&nbsp;</p><ul class="list0 nls-None" id="u3786-49"><li class="body_text" id="u3786-44">Initialize the SDRAM interface including SDRAM’s PLL configuration and interface calibration.</li><li class="body_text" id="u3786-46">Copy the Bootloader image from NAND, SD/MMC or serial NOR flash to SDRAM.</li><li class="body_text" id="u3786-48">Pass control to the Bootloader.</li></ul><p class="body_text" id="u3786-50">&nbsp;</p><p class="body_text" id="u3786-52">In addition to the above, the Preloader also:</p><p class="body_text" id="u3786-53">&nbsp;</p><ul class="list0 nls-None" id="u3786-64"><li class="body_text" id="u3786-55">Configures the processor's I/Os through the Scan Manager.</li><li class="body_text" id="u3786-57">Configures the HPS pin muxing through System Manager (configurable by Qsys).</li><li class="body_text" id="u3786-59">Re-configures the PLLs based on user specified settings (configurable by Preloader Generator).</li><li class="body_text" id="u3786-61">Releases all, or specific, peripherals from reset through Reset Manager (configurable by Qsys).</li><li class="body_text" id="u3786-63">Initializes the required flash controller (either NAND, SD/MMC or QSPI) based on boot options.</li></ul><p class="body_text" id="u3786-65">&nbsp;</p><p class="body_text" id="u3786-66">&nbsp;</p><p class="body_text" id="u3786-68">Bootloader</p><p class="body_text" id="u3786-69">&nbsp;</p><p class="body_text" id="u3786-74">The Bootloader used in this example is U-Boot. U-Boot is an open source, primary boot loader used in embedded devices. U-Boot is licensed under GPL as it is an open source framework. For more details about U-Boot, please refer to <a class="nonblock" href="http://www.denx.de/wiki/U-Boot/Documentation">http://www.denx.de/wiki/U-Boot/Documentation</a>.</p><p class="body_text" id="u3786-75">&nbsp;</p><p class="body_text" id="u3786-77">The main functions of U-Boot are:</p><p class="body_text" id="u3786-78">&nbsp;</p><ul class="list0 nls-None" id="u3786-89"><li class="body_text" id="u3786-80">Set up the OS environment.</li><li class="body_text" id="u3786-84">Fetch the OS image from NAN<span id="u3786-82">D</span>, SD/MMC, serial NOR flash, Ethernet through TFTP, USB mass storage.</li><li class="body_text" id="u3786-86">Copy the boot image to SDRAM and pass control to subsequent boot image.</li><li class="body_text" id="u3786-88">Provide a console for user operations such as modifying the Device Tree Blob (DTB) and boot arguments.</li></ul><p class="body_text" id="u3786-90">&nbsp;</p><p class="body_text" id="u3786-95"><span id="u3786-91">For more details visit:</span> Rocketboards.org &gt; <a class="nonblock" href="http://www.rocketboards.org/foswiki/Documentation/GSRDBootFlow">GSRD Boot Flow</a></p><p class="body_text" id="u3786-96">&nbsp;</p></div><div class="clip_frame grpelem" id="u3833"><!-- image --><img class="block" id="u3833_img" src="images/gsrd-boot.png" alt="" width="500" height="59"/></div></div><div class="TabbedPanelsContent invi clearfix grpelem" id="u3775"><!-- column --><div class="clearfix colelem" id="pu3778-17"><!-- group --><div class="clearfix grpelem" id="u3778-17"><!-- content --><p class="bold" id="u3778-2">Hardware-to-Software Handoff</p><p class="body_text" id="u3778-3">&nbsp;</p><p class="body_text" id="u3778-5">Files generated by the hardware design tools (i.e. Quartus &amp; Qsys) are &quot;input&quot; files from which the the Preloader, DS-5 debug information (i.e. details about FPGA peripherals), and the device tree are generated.</p><p class="body_text" id="u3778-6">&nbsp;</p><p class="body_text" id="u3778-7">&nbsp;</p><p class="body_text" id="u3778-9">Preloader Generation</p><p class="body_text" id="u3778-10">&nbsp;</p><p class="body_text" id="u3778-15">The Preloader Generator tool creates a custom <span>Preloader</span> based on the settings made by the hardware engineer (e.g. HPS peripherals used, SDRAM settings, etc.).</p></div><div class="clip_frame grpelem" id="u3836"><!-- image --><img class="block" id="u3836_img" src="images/handoff.jpg" alt="" width="564" height="282"/></div></div><div class="body_text clearfix colelem" id="u3839-27"><!-- content --><p id="u3839-3"><span id="u3839">For more details see: </span><span id="u3839-2">SoC EDS User Guide &gt; Section 7</span></p><p id="u3839-4">&nbsp;</p><p id="u3839-5">&nbsp;</p><p id="u3839-7">System View Description (.svd) File Generation</p><p id="u3839-8">&nbsp;</p><p id="u3839-10">A convenient feature of the ARM DS-5 debugger is the ability to access registers of soft IP cores within the FPGA fabric using Cortex Microcontroller Software Interface Standard (CMSIS) System View Description (.svd) files. With this feature, you can easily read and modify the soft IP registers directly from the DS-5 debugger the same way you can with processor registers.</p><p id="u3839-11">&nbsp;</p><p id="u3839-12">&nbsp;</p><p id="u3839-14">Device Tree Generation</p><p id="u3839-15">&nbsp;</p><p id="u3839-17">A Device Tree is a data structure that describes the underlying hardware to an operating system - primarily Linux. By passing this data structure to the OS kernel, a single OS binary may be able to support many variations of hardware. This flexibility is particularly important when the hardware includes an FPGA. The generated Device Tree describes the HPS peripherals, selected FPGA Soft IP, and peripherals that are board dependent.</p><p id="u3839-18">&nbsp;</p><p id="u3839-24"><span id="u3839-19">For more details visit:</span><span id="u3839-20"> </span>Rocketboards.org &gt; <a class="nonblock" href="http://www.rocketboards.org/foswiki/Documentation/DeviceTreeGenerator131">Device Tree Generator</a></p><p id="u3839-25">&nbsp;</p></div></div><div class="TabbedPanelsContent invi clearfix grpelem" id="u3889"><!-- column --><div class="clearfix colelem" id="pu3908-24"><!-- group --><div class="clearfix grpelem" id="u3908-24"><!-- content --><p class="bold" id="u3908-2">HPS / FPGA Interface Bridges</p><p class="body_text" id="u3908-3">&nbsp;</p><p class="body_text" id="u3908-5">The CPU and FPGA can communicate across three unique, memory-mapped interface bridges.</p><p class="body_text" id="u3908-6">&nbsp;</p><ul class="list0 nls-None" id="u3908-10"><li class="body_text" id="u3908-9"><span id="u3908-7">HPS-to-FPGA Bridge</span>: This bridge provides a wide, high bandwidth interface for the CPU to send data to the FPGA (i.e. CPU is the master).</li></ul><p class="body_text" id="u3908-11">&nbsp;</p><p class="body_text" id="u3908-12">&nbsp;</p><ul class="list0 nls-None" id="u3908-16"><li class="body_text" id="u3908-15"><span id="u3908-13">FPGA-to-HPS Bridge</span>: This bridge provides a wide, high bandwidth interface for the FPGA to send data to the CPU (i.e. FPGA is the master).</li></ul><p class="body_text" id="u3908-17">&nbsp;</p><p class="body_text" id="u3908-18">&nbsp;</p><ul class="list0 nls-None" id="u3908-22"><li class="body_text" id="u3908-21"><span id="u3908-19">Lightweight HPS-to-FPGA bridge</span>: This bridge provides an alternate path for the CPU to initiate transactions with the FPGA. It is intended to carry traffic that is more random in nature (i.e. not a continuous stream of data). This is the typical port used to communicate with the control and status registers of &quot;soft&quot; IP cores (peripherals) in the FPGA.</li></ul></div><div class="clip_frame grpelem" id="u3963"><!-- image --><img class="block" id="u3963_img" src="images/soc_bridges.jpg" alt="" width="430" height="419"/></div></div><div class="clearfix colelem" id="u3995-20"><!-- content --><p class="bold" id="u3995">&nbsp;</p><p class="bold" id="u3995-2">&nbsp;</p><p class="bold" id="u3995-3">&nbsp;</p><p class="bold" id="u3995-5">Accessing FPGA Peripherals</p><p class="body_text" id="u3995-6">&nbsp;</p><p class="body_text" id="u3995-8">The register interface of memory-mapped peripherals implemented in the FPGA logic can be accessed in several ways:</p><p class="body_text" id="u3995-9">&nbsp;</p><p class="body_text" id="u3995-11">Application Software Development</p><p class="body_text" id="u3995-12">&nbsp;</p><ul class="list0 nls-None" id="u3995-15"><li class="body_text" id="u3995-14">Bare-metal software using Hardware Libraries (HWLibs)</li></ul><ul class="list0 nls-None" id="u3995-18"><li class="body_text" id="u3995-17">OS drivers</li></ul></div><div class="clearfix colelem" id="pu3981-31"><!-- group --><div class="clearfix grpelem" id="u3981-31"><!-- content --><p class="body_text" id="u3981">&nbsp;</p><p class="body_text" id="u3981-2">&nbsp;</p><p class="body_text" id="u3981-4">Test &amp; Debug (R/W registers via JTAG)</p><p class="body_text" id="u3981-5">&nbsp;</p><ul class="list0 nls-None" id="u3981-8"><li class="body_text" id="u3981-7">Software debugger - During the HW/SW handoff, a .svd file is generated that tells ARM DS-5 (Altera Edition) about the peripherals in the FPGA and allows the debugger to access them just like it does for CPU registers.</li></ul><p class="body_text" id="u3981-9">&nbsp;</p><p class="body_text" id="u3981-10">&nbsp;</p><ul class="list0 nls-None" id="u3981-13"><li class="body_text" id="u3981-12">System Console - This tool is provided for the hardware developer so that they can access IP cores in the FPGA during hardware debug. It</li></ul><p class="body_text" id="u3981-14">&nbsp;</p><p class="body_text" id="u3981-15">&nbsp;</p><p class="body_text" id="u3981-16">&nbsp;</p><p class="bold" id="u3981-18">Configuring the FPGA</p><p>&nbsp;</p><p class="body_text" id="u3981-21">The FPGA can be configured (or re-configured) in several ways:</p><p class="body_text" id="u3981-22">&nbsp;</p><ul class="list0 nls-None" id="u3981-29"><li class="body_text" id="u3981-24">From a dedicated external configuration flash memory (serial or parallel)</li><li class="body_text" id="u3981-26">With the Quartus Programmer tool (JTAG)</li><li class="body_text" id="u3981-28">From software (e.g. Preloader, UBoot, Linux, etc.)</li></ul></div><div class="clip_frame grpelem" id="u3989"><!-- image --><img class="block" id="u3989_img" src="images/register_view.jpg" alt="" width="408" height="380"/></div></div><div class="body_text clearfix colelem" id="u3996-8"><!-- content --><p id="u3996">&nbsp;</p><p id="u3996-6"><span id="u3996-2">For more details visit:</span> Rocketboards.org &gt; <a class="nonblock" href="http://www.rocketboards.org/foswiki/Documentation/GSRD131ProgrammingFPGA">Programming FPGA from HPS</a></p></div><div class="clearfix colelem" id="pu3900-31"><!-- group --><div class="clearfix grpelem" id="u3900-31"><!-- content --><p class="bold" id="u3900">&nbsp;</p><p class="bold" id="u3900-2">&nbsp;</p><p class="bold" id="u3900-3">&nbsp;</p><p class="bold" id="u3900-5">Other Interfaces</p><p class="bold" id="u3900-6">&nbsp;</p><p class="body_text" id="u3900-8">Interrupts</p><p class="body_text" id="u3900-9">&nbsp;</p><p class="body_text" id="u3900-11">You can configure the HPS component to provide 64 general-purpose FPGA-to-HPS interrupts, allowing soft IP in the FPGA fabric to trigger interrupts to the MPU’s generic interrupt controller (GIC).</p><p class="body_text" id="u3900-12">&nbsp;</p><p class="body_text" id="u3900-14">GPIO Peripheral</p><p class="body_text" id="u3900-15">&nbsp;</p><p class="body_text" id="u3900-17">Signals from logic in the FPGA can be connected to the general purpose IO (GPIO) peripheral of the HPS. This is an input-only interface with 14-bit wide width.</p><p class="body_text" id="u3900-18">&nbsp;</p><p class="body_text" id="u3900-20">General Purpose Input Register</p><p class="body_text" id="u3900-21">&nbsp;</p><p class="body_text" id="u3900-23">Up to 32 signals from the FPGA can be connected to a general purpose input register and read under software control.</p><p class="body_text" id="u3900-24">&nbsp;</p><p class="body_text" id="u3900-26">General Purpose Output Register</p><p class="body_text" id="u3900-27">&nbsp;</p><p class="body_text" id="u3900-29">The general purpose output register can be used to send data to the FPGA under software control.</p></div><div class="clip_frame grpelem" id="u3975"><!-- image --><img class="block" id="u3975_img" src="images/other_if.jpg" alt="" width="463" height="362"/></div></div></div><div class="TabbedPanelsContent invi grpelem" id="u3899"><!-- simple frame --></div></div></div></div></li>
         <li class="AccordionPanel clearfix colelem" id="u611"><!-- vertical box --><div class="AccordionPanelTab section_head clearfix colelem" id="u612-4"><!-- content --><p>Tools &amp; Debug</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u613"><!-- column --><div class="position_content" id="u613_position_content"><div class="body_text clearfix colelem" id="u3537-4"><!-- content --><p>The specific tools used to develop and debug embedded software for Altera SoC devices vary depending on whether you are developing software to run on the Linux OS, or bare-metal / RTOS.</p></div><div class="TabbedPanelsWidget clearfix colelem" id="tab-panelu3629"><!-- vertical box --><div class="TabbedPanelsTabGroup clearfix colelem" id="u3643"><!-- horizontal box --><div class="TabbedPanelsTab clearfix grpelem" id="u3644"><!-- horizontal box --><div class=" NoWrap tab_head clearfix grpelem" id="u3647-4"><!-- content --><p>Linux</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u3648"><!-- horizontal box --><div class=" NoWrap tab_head clearfix grpelem" id="u3651-4"><!-- content --><p>Bare-Metal or Other OS/RTOS</p></div></div></div><div class="TabbedPanelsContentGroup clearfix colelem" id="u3630"><!-- stack box --><div class="TabbedPanelsContent clearfix grpelem" id="u3639"><!-- group --><div class="clearfix grpelem" id="pu3668"><!-- column --><div class="clip_frame colelem" id="u3668"><!-- image --><img class="block" id="u3668_img" src="images/compiler.png" alt="" width="65" height="80"/></div><div class="clip_frame clearfix colelem" id="u3674"><!-- image --><div id="u3674_clip"><img class="position_content" id="u3674_img" src="images/debug.jpg" alt="" width="66" height="66"/></div></div><div class="clip_frame colelem" id="u3680"><!-- image --><img class="block" id="u3680_img" src="images/eclipse.png" alt="" width="70" height="70"/></div><div class="clip_frame colelem" id="u3686"><!-- image --><img class="block" id="u3686_img" src="images/utilities-icon.png" alt="" width="70" height="70"/></div></div><div class="clearfix grpelem" id="u3642-54"><!-- content --><p class="bold" id="u3642-2">Compiler</p><p class="body_text" id="u3642-3">&nbsp;</p><ul class="list0 nls-None" id="u3642-9"><li class="body_text" id="u3642-5">Linaro Linux Compiler</li><li class="body_text" id="u3642-8">ARM Compiler <span id="u3642-7">5</span></li></ul><p class="body_text" id="u3642-10">&nbsp;</p><p class="body_text" id="u3642-11">&nbsp;</p><p class="body_text" id="u3642-12">&nbsp;</p><p class="bold" id="u3642-14">Debugger</p><p class="body_text" id="u3642-15">&nbsp;</p><ul class="list0 nls-None" id="u3642-22"><li class="body_text" id="u3642-17">ARM-DS5 Community Edition</li><li class="body_text" id="u3642-19">ARM DS-5 Altera Edition</li><li class="body_text" id="u3642-21">GNU GDB</li></ul><p class="body_text" id="u3642-23">&nbsp;</p><p class="body_text" id="u3642-24">&nbsp;</p><p class="body_text" id="u3642-25">&nbsp;</p><p class="bold" id="u3642-27">Integrated Development Environment (IDE)</p><p class="body_text" id="u3642-28">&nbsp;</p><ul class="list0 nls-None" id="u3642-31"><li class="body_text" id="u3642-30">Eclipse</li></ul><p class="body_text" id="u3642-32">&nbsp;</p><p class="body_text" id="u3642-33">&nbsp;</p><p class="body_text" id="u3642-34">&nbsp;</p><p class="body_text" id="u3642-35">&nbsp;</p><p class="bold" id="u3642-37">Utilities</p><p class="body_text" id="u3642-38">&nbsp;</p><ul class="list0 nls-None" id="u3642-47"><li class="body_text" id="u3642-40">HPS Flash Programmer</li><li class="body_text" id="u3642-42">SD CArd Boot Utility</li><li class="body_text" id="u3642-44">Device Tree Generator</li><li class="body_text" id="u3642-46">Yocto Eclipse Plugin</li></ul><p class="body_text" id="u3642-48">&nbsp;</p><p class="body_text" id="u3642-49">&nbsp;</p><p class="body_text" id="u3642-50">&nbsp;</p><p class="body_text" id="u3642-51">&nbsp;</p><p class="body_text" id="u3642-52">&nbsp;</p></div></div><div class="TabbedPanelsContent invi clearfix grpelem" id="u3631"><!-- group --><div class="clearfix grpelem" id="pu3867"><!-- column --><div class="clip_frame colelem" id="u3867"><!-- image --><img class="block" id="u3867_img" src="images/compiler.png" alt="" width="65" height="80"/></div><div class="clip_frame clearfix colelem" id="u3869"><!-- image --><div id="u3869_clip"><img class="position_content" id="u3869_img" src="images/debug.jpg" alt="" width="66" height="66"/></div></div><div class="clip_frame colelem" id="u3871"><!-- image --><img class="block" id="u3871_img" src="images/eclipse.png" alt="" width="70" height="70"/></div><div class="clip_frame colelem" id="u3705"><!-- image --><img class="block" id="u3705_img" src="images/library.png" alt="" width="70" height="70"/></div><div class="clip_frame colelem" id="u3873"><!-- image --><img class="block" id="u3873_img" src="images/utilities-icon.png" alt="" width="70" height="70"/></div></div><div class="clearfix grpelem" id="pu3692-62"><!-- group --><div class="clearfix grpelem" id="u3692-62"><!-- content --><p class="bold" id="u3692-2">Compiler</p><p class="body_text" id="u3692-3">&nbsp;</p><ul class="list0 nls-None" id="u3692-8"><li class="body_text" id="u3692-5">Bare-Metal Compiler - Mentor Graphics Sourcery Codebench Lite Edition</li><li class="body_text" id="u3692-7">ARM Compiler 5</li></ul><p class="body_text" id="u3692-9">&nbsp;</p><p class="body_text" id="u3692-10">&nbsp;</p><p class="body_text" id="u3692-11">&nbsp;</p><p class="bold" id="u3692-13">Debugger/Trace</p><p class="body_text" id="u3692-14">&nbsp;</p><ul class="list0 nls-None" id="u3692-21"><li class="body_text" id="u3692-16">ARM-DS5 Community Edition</li><li class="body_text" id="u3692-18">ARM DS-5 Altera Edition</li><li class="body_text" id="u3692-20">GDB</li></ul><p class="body_text" id="u3692-22">&nbsp;</p><p class="body_text" id="u3692-23">&nbsp;</p><p class="body_text" id="u3692-24">&nbsp;</p><p class="bold" id="u3692-26">Integrated Development Environment (IDE)</p><p class="body_text" id="u3692-27">&nbsp;</p><ul class="list0 nls-None" id="u3692-30"><li class="body_text" id="u3692-29">Eclipse</li></ul><p class="body_text" id="u3692-31">&nbsp;</p><p class="body_text" id="u3692-32">&nbsp;</p><p class="body_text" id="u3692-33">&nbsp;</p><p class="bold" id="u3692-35">Performance Analysis</p><p class="body_text" id="u3692-36">&nbsp;</p><ul class="list0 nls-None" id="u3692-39"><li class="body_text" id="u3692-38">ARM Streamline (included with ARM DS-5 AE)</li></ul><p class="body_text" id="u3692-40">&nbsp;</p><p class="bold" id="u3692-41">&nbsp;</p><p class="bold" id="u3692-43">Hardware Libraries (HWLibs)</p><p class="body_text" id="u3692-44">&nbsp;</p><ul class="list0 nls-None" id="u3692-49"><li class="body_text" id="u3692-46">Hardware Manager (HW Manager)</li><li class="body_text" id="u3692-48">SoC Abstraction Layer (SoCAL)</li></ul><p class="bold" id="u3692-50">&nbsp;</p><p class="bold" id="u3692-51">&nbsp;</p><p class="bold" id="u3692-53">Utilities</p><p class="body_text" id="u3692-54">&nbsp;</p><ul class="list0 nls-None" id="u3692-59"><li class="body_text" id="u3692-56">HPS Flash Programmer</li><li class="body_text" id="u3692-58">SD CArd Boot Utility</li></ul><p class="body_text" id="u3692-60">&nbsp;</p></div><div class="clip_frame grpelem" id="u3879"><!-- image --><img class="block" id="u3879_img" src="images/hwlibs.jpg" alt="" width="326" height="173"/></div></div></div></div></div></div></div></li>
         <li class="AccordionPanel clearfix colelem" id="u615"><!-- vertical box --><div class="AccordionPanelTab section_head clearfix colelem" id="u616-4"><!-- content --><p>Software Ecosystem</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u617"><!-- group --><div class="clearfix grpelem" id="u2299-53"><!-- content --><p class="body_text" id="u2299-2">You can develop immediately for Linux with the tools included on the Atlas-SoC SD Card via SSH or VNC connection to the board. Click the &quot;Develop&quot; tab above to begin.</p><p id="u2299-3">&nbsp;</p><p class="body_text" id="u2299-5">To develop code on your PC or workstation download the tool chain from one of the sites below:</p><p id="u2299-6">&nbsp;</p><p class="body_text" id="u2299-8">Linux</p><ul class="list0 nls-None" id="u2299-13"><li class="body_text" id="u2299-12">Download U-boot, Linux, and Yocto from the <a class="nonblock" href="http://rocketboards.org/gitweb/">Git Trees</a></li></ul><p class="body_text" id="u2299-14">&nbsp;</p><p class="body_text" id="u2299-16">Useful resources:</p><ul class="list0 nls-None" id="u2299-30"><li class="body_text" id="u2299-19"><a class="nonblock" href="http://www.rocketboards.org/foswiki/Documentation/GitGettingSTarted">Getting Started With Git Trees</a></li><li class="body_text" id="u2299-22"><a class="nonblock" href="http://www.rocketboards.org/foswiki/Documentation/AlteraSoCDevelopmentBoardYoctoGettingStarted">Using Yocto Source Package</a></li><li class="body_text" id="u2299-25"><a class="nonblock" href="http://www.rocketboards.org/foswiki/Documentation/AYoctoUserManualDanny">Yocto Project User Manual</a></li><li class="body_text" id="u2299-29"><a class="nonblock" href="http://www.altera.com/literature/ug/ug_soc_eds.pdf">SoC Embedded Design Suite User Guid</a>e</li></ul><p class="body_text" id="u2299-31">&nbsp;</p><p class="body_text" id="u2299-33">You can develop immediately for bare-metal applications with the tools included on the Atlas-SoC SD Card via SSH or VNC connection to the board. Click the &quot;Develop&quot; tab above to begin.</p><p id="u2299-34">&nbsp;</p><p class="body_text" id="u2299-36">To develop code on your PC or workstation download the tool chain from one of the sites below:</p><p class="body_text" id="u2299-37">&nbsp;</p><p class="body_text" id="u2299-39">Bare-metal tools</p><ul class="list0 nls-None" id="u2299-44"><li class="body_text" id="u2299-43">Download the <a class="nonblock" href="http://dl.altera.com/soceds/">SoC Embedded Design Suite</a></li></ul><p class="body_text" id="u2299-45">&nbsp;</p><p class="body_text" id="u2299-47">Useful resources:</p><p class="body_text" id="u2299-50"><a class="nonblock" href="http://www.altera.com/literature/ug/ug_soc_eds.pdf">SoC Embedded Design Suite User Guide</a></p><p id="u2299-51">&nbsp;</p></div></div></li>
         <li class="AccordionPanel clearfix colelem" id="u812"><!-- vertical box --><div class="AccordionPanelTab section_head clearfix colelem" id="u813-4"><!-- content --><p>Tutorials, On-Line &amp; Instructor-Led Training</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u814"><!-- group --><div class="clearfix grpelem" id="u941-55"><!-- content --><p class="notes_to_developers" id="u941-2">This section will describe the kinds of training available:</p><ul class="list0 nls-None" id="u941-11"><li class="notes_to_developers" id="u941-4">&quot;How-to&quot; web videos</li><li class="notes_to_developers" id="u941-6">On-line training</li><li class="notes_to_developers" id="u941-8">instructor-led training</li><li class="notes_to_developers" id="u941-10">Links to Altera training web site and select partner web sites</li></ul><p class="bold" id="u941-13">On-Line Training</p><p class="bold" id="u941-14">&nbsp;</p><p class="body_text" id="u941-19">Altera offers several, free on-line training courses in both English, Chinese, and Japanese. Be sure to visit the <a class="nonblock" href="http://www.altera.com/education/training/courses/ORMF1000">Read Me First!</a> section to get started.</p><p class="body_text" id="u941-20">&nbsp;</p><ul class="list0 nls-None" id="u941-33"><li class="body_text" id="u941-24"><a class="nonblock" href="http://www.altera.com/education/training/courses/OEMB5500">SoC Hardware Overview: the Microprocessor Unit</a> - 34 minutes</li><li class="body_text" id="u941-28"><a class="nonblock" href="http://www.altera.com/education/training/courses/OSOC2000">Software Design Flow for an ARM-based SoC</a> - 36 minutes</li><li class="body_text" id="u941-32"><a class="nonblock" href="http://www.altera.com/education/training/courses/OEMB5501">System Management, General Purpose, and Debug Peripherals</a> - 26 minutes</li></ul><p class="notes_to_developers" id="u941-34">&nbsp;</p><p class="bold" id="u941-36">&quot;How-To&quot; Web Videos</p><p class="body_text" id="u941-37">&nbsp;</p><ul class="list0 nls-None" id="u941-43"><li class="body_text" id="u941-41"><a class="nonblock" href="https://www.youtube.com/watch?v=ZcGQEjkYWOc">Debugging Linux applications on the Altera SoC with ARM DS-5</a> - 6:31</li><li class="body_text" id="u941-42">&nbsp;</li></ul><p class="bold" id="u941-44">&nbsp;</p><p class="notes_to_developers" id="u941-45">&nbsp;</p><p class="bold" id="u941-47">On-Line Workshops</p><p class="body_text" id="u941-48">&nbsp;</p><ul class="list0 nls-None" id="u941-53"><li class="body_text" id="u941-51"><a class="nonblock" href="http://www.rocketboards.org/foswiki/Projects/WS1IntroToAlteraSoCDevices">Intro to SoC Devices Workshop</a></li><li class="body_text" id="u941-52">&nbsp;</li></ul></div></div></li>
        </ul>
       </div>
      </div>
      <div class="TabbedPanelsContent invi clearfix grpelem" id="u590"><!-- column -->
       <div class="position_content" id="u590_position_content">
        <div class="clearfix colelem" id="pu675"><!-- group -->
         <div class="clip_frame grpelem" id="u675"><!-- image -->
          <img class="block" id="u675_img" src="images/hdl-logos.jpg" alt="" width="117" height="117"/>
         </div>
         <div class="clearfix grpelem" id="u1056-7"><!-- content -->
          <p class="bold" id="u1056-2">Learn About Hardware Development For Altera SoCs</p>
          <p id="u1056-3">&nbsp;</p>
          <p class="body_text" id="u1056-5">Developing hardware for Altera SoC devices is similar to developing for any other FPGA in terms of the design tools,&nbsp; development flow, and IP cores. IP inside the FPGA can be accessed by the ARM CPU, and can access hard peripherals and interfaces inside the CPU such as the Ethernet MAC, UART, and memory controller.</p>
         </div>
        </div>
        <ul class="AccordionWidget clearfix colelem" id="accordionu915"><!-- vertical box -->
         <li class="AccordionPanel clearfix colelem" id="u924"><!-- vertical box --><div class="AccordionPanelTab section_head clearfix colelem" id="u925-4"><!-- content --><p>Design Flow</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u926"><!-- group --><div class="body_text clearfix grpelem" id="u927-38"><!-- content --><p>The following steps are common in any FPGA development flow.</p><p>&nbsp;</p><p>Design entry</p><p>Simulation</p><p>Synthesis</p><p>Place &amp; Route</p><p>Timing Analysis</p><p>Gate-Level Simulation (optional)</p><p>PC Board Simulation &amp; Test</p><p>&nbsp;</p><p>Outline:</p><p>This section will outline the hardware design flow including:</p><p>&nbsp;</p><ul class="list0 nls-None" id="u927-36"><li>Quartus/Qsys</li><li>Simulation</li><li>Synthesis</li><li>Compilation</li><li>Configuration</li><li>Debug</li></ul></div></div></li>
         <li class="AccordionPanel clearfix colelem" id="u916"><!-- vertical box --><div class="AccordionPanelTab section_head clearfix colelem" id="u917-4"><!-- content --><p>Tools &amp; Debug</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u918"><!-- group --><div class="notes_to_developers clearfix grpelem" id="u919-17"><!-- content --><p>This section will cover:</p><ul class="list0 nls-None" id="u919-15"><li>Quartus II</li><li>ModelSim</li><li>Qsys</li><li>DSP Builder</li><li>SignalTap</li><li>System Console</li></ul></div></div></li>
         <li class="AccordionPanel clearfix colelem" id="u2434"><!-- vertical box --><div class="AccordionPanelTab section_head clearfix colelem" id="u2435-4"><!-- content --><p>IP Cores</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u2436"><!-- group --><div class="notes_to_developers clearfix grpelem" id="u2442-15"><!-- content --><p>This section will list the kits of cores available by category with links to Altera IP pages:</p><ul class="list0 nls-None" id="u2442-13"><li>Processor</li><li>Peripherals</li><li>Memory</li><li>Communication</li><li>Image processing</li></ul></div></div></li>
         <li class="AccordionPanel clearfix colelem" id="u920"><!-- vertical box --><div class="AccordionPanelTab section_head clearfix colelem" id="u923-4"><!-- content --><p>Tutorials, On-Line &amp; Instructor-Led Training</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u921"><!-- group --><div class="clearfix grpelem" id="u922-16"><!-- content --><p class="notes_to_developers" id="u922-2">This section will describe the kinds of training available:</p><ul class="list0 nls-None" id="u922-13"><li class="notes_to_developers" id="u922-4">&quot;How-to&quot; web videos</li><li class="notes_to_developers" id="u922-6">On-line training</li><li class="notes_to_developers" id="u922-8">instructor-led training</li><li class="notes_to_developers" id="u922-10">Link to Altera training web site and select partner web sites</li><li class="notes_to_developers" id="u922-12">Link to design services network partners</li></ul><p id="u922-14">&nbsp;</p></div></div></li>
        </ul>
       </div>
      </div>
     </div>
    </div>
    <div class="verticalspacer"></div>
    <div class="browser_width colelem" id="u279-bw">
     <div id="u279"><!-- group -->
      <div class="clearfix" id="u279_align_to_page">
       <div class="grpelem" id="u292"><!-- custom html -->
        
<div class="fb-like" data-href="http://192.168.7.1/learn.html" data-send="false" data-width="291" data-show-faces="false" data-colorscheme="dark" data-layout="standard" data-action="like"></div>

</div>
      </div>
     </div>
    </div>
   </div>
  </div>
  <!-- JS includes -->
  <script type="text/javascript">
   if (document.location.protocol != 'https:') document.write('\x3Cscript src="http://musecdn2.businesscatalyst.com/scripts/4.0/jquery-1.8.3.min.js" type="text/javascript">\x3C/script>');
</script>
  <script type="text/javascript">
   window.jQuery || document.write('\x3Cscript src="scripts/jquery-1.8.3.min.js" type="text/javascript">\x3C/script>');
</script>
  <script src="scripts/museutils.js?521960461" type="text/javascript"></script>
  <script src="scripts/jquery.musemenu.js?397543671" type="text/javascript"></script>
  <script src="scripts/webpro.js?220831917" type="text/javascript"></script>
  <script src="scripts/musewpdisclosure.js?4110183178" type="text/javascript"></script>
  <script src="scripts/jquery.watch.js?56779320" type="text/javascript"></script>
  <!-- Other scripts -->
  <script type="text/javascript">
   $(document).ready(function() { try {
(function(){var a={},b=function(a){if(a.match(/^rgb/))return a=a.replace(/\s+/g,"").match(/([\d\,]+)/gi)[0].split(","),(parseInt(a[0])<<16)+(parseInt(a[1])<<8)+parseInt(a[2]);if(a.match(/^\#/))return parseInt(a.substr(1),16);return 0};(function(){$('link[type="text/css"]').each(function(){var b=($(this).attr("href")||"").match(/\/?css\/([\w\-]+\.css)\?(\d+)/);b&&b[1]&&b[2]&&(a[b[1]]=b[2])})})();(function(){$("body").append('<div class="version" style="display:none; width:1px; height:1px;"></div>');
for(var c=$(".version"),d=0;d<Muse.assets.required.length;){var f=Muse.assets.required[d],g=f.match(/([\w\-\.]+)\.(\w+)$/),k=g&&g[1]?g[1]:null,g=g&&g[2]?g[2]:null;switch(g.toLowerCase()){case "css":k=k.replace(/\W/gi,"_").replace(/^([^a-z])/gi,"_$1");c.addClass(k);var g=b(c.css("color")),h=b(c.css("background-color"));g!=0||h!=0?(Muse.assets.required.splice(d,1),"undefined"!=typeof a[f]&&(g!=a[f]>>>24||h!=(a[f]&16777215))&&Muse.assets.outOfDate.push(f)):d++;c.removeClass(k);break;case "js":k.match(/^jquery-[\d\.]+/gi)&&
typeof $!="undefined"?Muse.assets.required.splice(d,1):d++;break;default:throw Error("Unsupported file type: "+g);}}c.remove();if(Muse.assets.outOfDate.length||Muse.assets.required.length)c="Some files on the server may be missing or incorrect. Clear browser cache and try again. If the problem persists please contact website author.",(d=location&&location.search&&location.search.match&&location.search.match(/muse_debug/gi))&&Muse.assets.outOfDate.length&&(c+="\nOut of date: "+Muse.assets.outOfDate.join(",")),d&&Muse.assets.required.length&&(c+="\nMissing: "+Muse.assets.required.join(",")),alert(c)})()})();/* body */
Muse.Utils.transformMarkupToFixBrowserProblemsPreInit();/* body */
Muse.Utils.prepHyperlinks(true);/* body */
Muse.Utils.initWidget('.MenuBar', function(elem) { return $(elem).museMenu(); });/* unifiedNavBar */
Muse.Utils.initWidget('#tab-panelu3773', function(elem) { return new WebPro.Widget.TabbedPanels(elem, {event:'click',defaultIndex:0}); });/* #tab-panelu3773 */
Muse.Utils.initWidget('#tab-panelu3629', function(elem) { return new WebPro.Widget.TabbedPanels(elem, {event:'click',defaultIndex:0}); });/* #tab-panelu3629 */
Muse.Utils.initWidget('#accordionu606', function(elem) { return new WebPro.Widget.Accordion(elem, {canCloseAll:true,defaultIndex:-1}); });/* #accordionu606 */
Muse.Utils.initWidget('#accordionu915', function(elem) { return new WebPro.Widget.Accordion(elem, {canCloseAll:true,defaultIndex:-1}); });/* #accordionu915 */
Muse.Utils.initWidget('#tab-panelu567', function(elem) { return new WebPro.Widget.TabbedPanels(elem, {event:'click',defaultIndex:0}); });/* #tab-panelu567 */
Muse.Utils.resizeHeight()/* resize height */
Muse.Utils.fullPage('#page');/* 100% height page */
Muse.Utils.showWidgetsWhenReady();/* body */
Muse.Utils.transformMarkupToFixBrowserProblems();/* body */
} catch(e) { if (e && 'function' == typeof e.notify) e.notify(); else Muse.Assert.fail('Error calling selector function:' + e); }});
</script>
   </body>
</html>
