// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module canny_accel_last_blk_pxl_width (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        return_r,
        cols_dout,
        cols_num_data_valid,
        cols_fifo_cap,
        cols_empty_n,
        cols_read,
        cols_bound_per_npc
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [6:0] return_r;
input  [10:0] cols_dout;
input  [1:0] cols_num_data_valid;
input  [1:0] cols_fifo_cap;
input   cols_empty_n;
output   cols_read;
input  [6:0] cols_bound_per_npc;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[6:0] return_r;
reg cols_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    cols_blk_n;
reg    ap_block_state1;
wire   [6:0] select_ln934_fu_95_p3;
reg   [6:0] return_r_preg;
wire   [5:0] tmp_fu_59_p4;
wire   [6:0] zext_ln934_1_fu_69_p1;
wire   [4:0] trunc_ln936_fu_79_p1;
wire   [5:0] shl_ln_fu_83_p3;
wire   [0:0] icmp_ln934_fu_73_p2;
wire   [6:0] zext_ln934_fu_91_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 return_r_preg = 7'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (cols_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                return_r_preg[1] <= 1'b0;
        return_r_preg[2] <= 1'b0;
        return_r_preg[3] <= 1'b0;
        return_r_preg[4] <= 1'b0;
        return_r_preg[5] <= 1'b0;
        return_r_preg[6] <= 1'b0;
    end else begin
        if ((~((ap_start == 1'b0) | (cols_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                        return_r_preg[6 : 1] <= select_ln934_fu_95_p3[6 : 1];
        end
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (cols_empty_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (cols_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (cols_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_blk_n = cols_empty_n;
    end else begin
        cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (cols_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_read = 1'b1;
    end else begin
        cols_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (cols_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        return_r = select_ln934_fu_95_p3;
    end else begin
        return_r = return_r_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (cols_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign icmp_ln934_fu_73_p2 = ((zext_ln934_1_fu_69_p1 == cols_bound_per_npc) ? 1'b1 : 1'b0);

assign select_ln934_fu_95_p3 = ((icmp_ln934_fu_73_p2[0:0] == 1'b1) ? 7'd64 : zext_ln934_fu_91_p1);

assign shl_ln_fu_83_p3 = {{trunc_ln936_fu_79_p1}, {1'd0}};

assign tmp_fu_59_p4 = {{cols_dout[10:5]}};

assign trunc_ln936_fu_79_p1 = cols_dout[4:0];

assign zext_ln934_1_fu_69_p1 = tmp_fu_59_p4;

assign zext_ln934_fu_91_p1 = shl_ln_fu_83_p3;

always @ (posedge ap_clk) begin
    return_r_preg[0] <= 1'b0;
end

endmodule //canny_accel_last_blk_pxl_width
