

================================================================
== Vivado HLS Report for 'mux4to1'
================================================================
* Date:           Mon Apr 14 09:41:41 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mux
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.302|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     33|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|     33|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----+----+-----------+-----+-----------+
    | Name| LUT| Input Size| Bits| Total Bits|
    +-----+----+-----------+-----+-----------+
    |y_V  |  33|          6|    1|          6|
    +-----+----+-----------+-----+-----------+
    |Total|  33|          6|    1|          6|
    +-----+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_start    |  in |    1| ap_ctrl_hs |    mux4to1   | return value |
|ap_done     | out |    1| ap_ctrl_hs |    mux4to1   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    mux4to1   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    mux4to1   | return value |
|sel_V       |  in |    2|   ap_none  |     sel_V    |    scalar    |
|d0_V        |  in |    1|   ap_none  |     d0_V     |    scalar    |
|d1_V        |  in |    1|   ap_none  |     d1_V     |    scalar    |
|d2_V        |  in |    1|   ap_none  |     d2_V     |    scalar    |
|d3_V        |  in |    1|   ap_none  |     d3_V     |    scalar    |
|y_V         | out |    1|   ap_vld   |      y_V     |    pointer   |
|y_V_ap_vld  | out |    1|   ap_vld   |      y_V     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

