# Preference setting overrides
gui_create_pref_key -category {Globals} -key {load_detail_for_funcov} -value_type {bool} -value {false}
gui_create_pref_category -category {schem_obj_name}
gui_create_pref_key -category {schem_obj_name} -key {show_cell_and_pin_with_symbol_name} -value_type {bool} -value {false}
gui_create_pref_key -category {schem_pin_hc} -key {textExtFont} -value_type {string} -value {Helvetica,10,-1,5,50,0,0,0,0,0}

# State setting overrides
gui_state_default_create -off -ini
gui_set_state_value -category Globals -key recent_databases -value {{gui_open_db -file /home/sy/work/Device_top_sim_GDDR6_TASK/sim/dump/Dev_top_test.vpd -design V1} {gui_open_db -file /home/sy/work/Device_top_sim_GDDR6_TASK/sim/dump/Dev_top_test.vpd -design V2} {gui_open_db -file /home/sy/work/2021_Hynix_prj/Device_top_rtl_sim_env/sim/dump/Dev_top_test.vpd -design V1} {gui_open_db -file /home/sy/work/Hynix_PIM/Device_top_rtl_sim_env/sim/dump/Dev_top_test.vpd -design V1} {gui_open_db -file /home/sy/work/RISCV_RTL_SIM/project_3/sim/dump/Dev_top_test.vpd -design V1}}
gui_set_state_value -category Globals -key recent_sessions -value {{gui_load_session -ignore_errors -file /home/sy/work/RISCV_RTL_SIM/project_3/sim/DVEfiles//crash_06.01-16.34/dve_session06.01-16.34.tcl} {gui_load_session -ignore_errors -file /home/sy/work/RISCV_RTL_SIM/project_3/sim/DVEfiles//crash_05.31-22.06/dve_session05.31-22.06.tcl} {gui_load_session -ignore_errors -file /home/sy/work/RISCV_RTL_SIM/project_3/sim/DVEfiles//crash_05.31-21.17/dve_session05.31-21.17.tcl} {gui_load_session -ignore_errors -file /home/sy/work/RISCV_RTL_SIM/project_3/sim/DVEfiles//crash_04.06-10.10/dve_session04.06-10.10.tcl} {gui_load_session -ignore_errors -file /home/sy/work/RISCV_RTL_SIM/project_3/sim/DVEfiles//crash_04.05-16.44/dve_session04.05-16.44.tcl}}
gui_set_state_value -category Layout -key child_console_size_x -value 2195
gui_set_state_value -category Layout -key child_console_size_y -value 120
gui_set_state_value -category Layout -key child_data_coltype -value 170
gui_set_state_value -category Layout -key child_data_colvalue -value 191
gui_set_state_value -category Layout -key child_data_colvariable -value 341
gui_set_state_value -category Layout -key child_data_size_x -value 628
gui_set_state_value -category Layout -key child_data_size_y -value 1219
gui_set_state_value -category Layout -key child_driver_size_x -value 2003
gui_set_state_value -category Layout -key child_driver_size_y -value 179
gui_set_state_value -category Layout -key child_hier_col3 -value {-1}
gui_set_state_value -category Layout -key child_hier_colhier -value 361
gui_set_state_value -category Layout -key child_hier_colpd -value 0
gui_set_state_value -category Layout -key child_hier_coltype -value 186
gui_set_state_value -category Layout -key child_hier_size_x -value 472
gui_set_state_value -category Layout -key child_hier_size_y -value 1219
gui_set_state_value -category Layout -key child_list_down -value 203
gui_set_state_value -category Layout -key child_list_right -value 444
gui_set_state_value -category Layout -key child_schematic_docknewline -value false
gui_set_state_value -category Layout -key child_schematic_pos_x -value {-2}
gui_set_state_value -category Layout -key child_schematic_pos_y -value {-15}
gui_set_state_value -category Layout -key child_schematic_size_x -value 1097
gui_set_state_value -category Layout -key child_schematic_size_y -value 1175
gui_set_state_value -category Layout -key child_source_docknewline -value false
gui_set_state_value -category Layout -key child_source_pos_x -value {-2}
gui_set_state_value -category Layout -key child_source_pos_y -value {-15}
gui_set_state_value -category Layout -key child_source_size_x -value 1098
gui_set_state_value -category Layout -key child_source_size_y -value 1214
gui_set_state_value -category Layout -key child_wave_colname -value 316
gui_set_state_value -category Layout -key child_wave_colvalue -value 316
gui_set_state_value -category Layout -key child_wave_left -value 637
gui_set_state_value -category Layout -key child_wave_right -value 1552
gui_set_state_value -category Layout -key main_pos_x -value 1080
gui_set_state_value -category Layout -key main_pos_y -value 31
gui_set_state_value -category Layout -key main_size_x -value 3275
gui_set_state_value -category Layout -key main_size_y -value 1445
gui_set_state_value -category Layout -key stand_list_child_docknewline -value false
gui_set_state_value -category Layout -key stand_list_child_pos_x -value {-2}
gui_set_state_value -category Layout -key stand_list_child_pos_y -value {-15}
gui_set_state_value -category Layout -key stand_list_child_size_x -value 604
gui_set_state_value -category Layout -key stand_list_child_size_y -value 348
gui_set_state_value -category Layout -key stand_list_top_pos_x -value 456
gui_set_state_value -category Layout -key stand_list_top_pos_y -value 424
gui_set_state_value -category Layout -key stand_list_top_size_x -value 1055
gui_set_state_value -category Layout -key stand_list_top_size_y -value 923
gui_set_state_value -category Layout -key stand_wave_child_docknewline -value false
gui_set_state_value -category Layout -key stand_wave_child_pos_x -value {-2}
gui_set_state_value -category Layout -key stand_wave_child_pos_y -value {-15}
gui_set_state_value -category Layout -key stand_wave_child_size_x -value 2199
gui_set_state_value -category Layout -key stand_wave_child_size_y -value 1333
gui_set_state_value -category Layout -key stand_wave_top_pos_x -value 1025
gui_set_state_value -category Layout -key stand_wave_top_pos_y -value 50
gui_set_state_value -category Layout -key stand_wave_top_size_x -value 3219
gui_set_state_value -category Layout -key stand_wave_top_size_y -value 1463
gui_create_state_key -category FindDialog -key m_pMatchCase -value_type bool -value false
gui_create_state_key -category FindDialog -key m_pMatchWord -value_type bool -value false
gui_create_state_key -category FindDialog -key m_pUseCombo -value_type string -value {}
gui_create_state_key -category FindDialog -key m_pWrapAround -value_type bool -value true
gui_create_state_key -category Widget_History -key TopLevel.1|qt_left_dock|DockWnd1|HSPane.1|pages|Hier.1|hbox|textfilter -value_type string -value {*is_ALL_BANK* {}}
gui_create_state_key -category Widget_History -key TopLevel.1|qt_left_dock|DockWnd2|DLPane.1|pages|Data.1|hbox|textfilter -value_type string -value {*opcode* *data_burst *ACC* *MAC_*}
gui_create_state_key -category Widget_History -key TopLevel.2|EkTopVbox|wndWorkspace|qt_workspacechild3|Wave.1|left|filterVBox|controlHBox|unnamed -value_type string -value {*PIM_result *vec3_scalar* *vec3_scal* *vec3*}
gui_create_state_key -category Widget_History -key dlgSearchValue|m_ValueComboBox -value_type string -value 00008067
gui_state_default_create -off

# Begin command logging
gui_open_db -file /home/sy/work/pim-versal/indirect-addressing-pim/vcs_sim/sim/dump/Dev_top_test.vpd -design V1
gui_list_expand -id  Hier.1   testbench
gui_list_select -id Hier.1 -current_item_name testbench.U0_DEVICE -current_item_type Scope  -selected  { testbench.U0_DEVICE   }
gui_list_expand -id  Hier.1   testbench.U0_DEVICE
gui_list_select -id Hier.1 -current_item_name {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP} -current_item_type Scope  -selected  { {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP}   }
gui_list_select -id Data.1 -selected  { {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_SUB_config_r}   }
gui_list_select_all -id Data.1
gui_open_window Wave
gui_list_add -id Wave.1 -from Data.1 { {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.clk} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.rst_x} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.HPC_clear_sig} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.DRAM_data[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.src_A_RD_pass} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.src_B_RD_pass} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.dst_C_WR_pass} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.bank_config_reg[27:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_result[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_vecA_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_vecB_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_ACC_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_CTRL_reg_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_DUP_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_DUP_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_ADD_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_SUB_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MUL_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MAC_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecA_start_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecB_start_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_ADD_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_SUB_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MUL_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MAC_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecA_start_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecB_start_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_ADD_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_SUB_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MUL_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MAC_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecA_start_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecB_start_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_vecA} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_vecB} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_ACC} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_CTRL_reg} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_DUP} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_ADD} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_SUB} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MUL} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MAC} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecA_start} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecB_start} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.req_AIM_RD} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.req_AIM_WR} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.req_AIM_RD_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.req_AIM_WR_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.src_A_RD_pass_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.src_B_RD_pass_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_RD_A_sig} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_RD_B_sig} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_WR_C_sig} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecA_read_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecB_read_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_write_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_result_WB_done} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_proc} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.case_vecA} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.case_vecB} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.case_both} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_case[2:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_rst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecA_read_burst_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecA_read_burst_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecB_read_burst_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecB_read_burst_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecB_read_burst_rrr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_rrr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_rrrr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_rrrrr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_r[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_rr[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_rrr[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_rrrr[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_rst_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.EX1_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.WB_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.FE_vecB_burst_delay} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.data_burst[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.data_burst_r[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.data_burst_rr[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_result_sign[15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_result_exp[0:15][4:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_result_mant[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.norm_result[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.norm_result_vec[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_in[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_clr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_load} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_keep} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_load_case[2:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB_in[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB_clr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB_keep} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB_load_case[2:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vA_s[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_dup_cnt[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_temp[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.srcA_temp[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.srcA_input[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_burst[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB_temp[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vACC_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.acc_case[0:15][2:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.acc_rst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.acc_result_en} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.acc_keep[15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_src0[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_src1[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vACC[0:15][21:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vACC_in[0:15][21:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.norm_in[0:15][21:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_src0_r[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_src1_r[0:15][15:0]} } -insertionbar
gui_marker_move -id  Wave.1 C1 313
gui_wv_zoom_timerange -id  Wave.1 0 542
gui_zoom -window Wave.1 -full
gui_marker_move -id  Wave.1 C1 168450
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_close_window -window TopLevel.2
gui_list_select -id Hier.1 -current_item_name testbench.U0_DEVICE -current_item_type Scope  -selected  { testbench.U0_DEVICE   }
gui_list_select -id Data.1 -selected  { testbench.U0_DEVICE.req_AIM_WORKING   }
gui_list_select_all -id Data.1
gui_list_select -id Data.1 -selected  { testbench.U0_DEVICE.debug_PIM_src_A_pass_reg_tot_r   }
gui_list_select_all -id Data.1
gui_open_window Wave
gui_list_add -id Wave.1 -from Data.1 { testbench.U0_DEVICE.clk testbench.U0_DEVICE.rst_x testbench.U0_DEVICE.read_en testbench.U0_DEVICE.write_en {testbench.U0_DEVICE.addr_in[31:0]} testbench.U0_DEVICE.rd_data_valid {testbench.U0_DEVICE.data_bus_from_memory[255:0]} testbench.U0_DEVICE.is_PIM_result {testbench.U0_DEVICE.PIM_result_to_DRAM[255:0]} {testbench.U0_DEVICE.CAS_rw_queue_entry[37:0]} {testbench.U0_DEVICE.CAS_rw_queue_head[37:0]} testbench.U0_DEVICE.CAS_rw_queue_full testbench.U0_DEVICE.CAS_rw_queue_empty testbench.U0_DEVICE.CAS_rw_queue_wr_en testbench.U0_DEVICE.CAS_rw_queue_rd_en {testbench.U0_DEVICE.CAS_read_data_queue_entry[256:0]} {testbench.U0_DEVICE.CAS_read_data_queue_head[256:0]} testbench.U0_DEVICE.CAS_read_data_queue_full testbench.U0_DEVICE.CAS_read_data_queue_empty testbench.U0_DEVICE.CAS_read_data_QUEUE_wr_en testbench.U0_DEVICE.CAS_read_data_QUEUE_rd_en {testbench.U0_DEVICE.ui_addr[31:0]} testbench.U0_DEVICE.ui_write_req testbench.U0_DEVICE.ui_read_req testbench.U0_DEVICE.PIM_src_A_pass_reg_tot testbench.U0_DEVICE.PIM_src_B_pass_reg_tot testbench.U0_DEVICE.PIM_dst_C_pass_reg_tot testbench.U0_DEVICE.is_desc_clr_TEST testbench.U0_DEVICE.is_desc_range_incr testbench.U0_DEVICE.ui_is_desc_range testbench.U0_DEVICE.ui_is_desc_clr testbench.U0_DEVICE.ui_srcA_pass testbench.U0_DEVICE.ui_srcB_pass testbench.U0_DEVICE.ui_write_valid testbench.U0_DEVICE.ui_read_valid {testbench.U0_DEVICE.ui_read_data[255:0]} {testbench.U0_DEVICE.ui_addr_data[31:0]} {testbench.U0_DEVICE.CAS_queue_head_r[37:0]} testbench.U0_DEVICE.CAS_queue_head_r_valid {testbench.U0_DEVICE.DRAM_data[255:0]} testbench.U0_DEVICE.req_is_desc_range testbench.U0_DEVICE.req_is_desc_clr testbench.U0_DEVICE.req_srcA_pass testbench.U0_DEVICE.req_srcB_pass testbench.U0_DEVICE.req_dstC_pass testbench.U0_DEVICE.req_valid testbench.U0_DEVICE.req_wr testbench.U0_DEVICE.req_rd {testbench.U0_DEVICE.req_addr[31:0]} {testbench.U0_DEVICE.req_bg[1:0]} {testbench.U0_DEVICE.req_bk[1:0]} testbench.U0_DEVICE.debug_ui_write_req_r testbench.U0_DEVICE.debug_ui_read_req_r {testbench.U0_DEVICE.debug_ui_addr_r[31:0]} testbench.U0_DEVICE.debug_PIM_src_A_pass_reg_tot_r testbench.U0_DEVICE.debug_PIM_src_B_pass_reg_tot_r testbench.U0_DEVICE.debug_PIM_dst_C_pass_reg_tot_r testbench.U0_DEVICE.debug_is_desc_clr_TEST testbench.U0_DEVICE.debug_is_desc_range_incr testbench.U0_DEVICE.req_AIM_WORKING testbench.U0_DEVICE.req_HPC_CLR_SIG {testbench.U0_DEVICE.PIM_desc_base_addr[31:0]} {testbench.U0_DEVICE.PIM_desc_addr_size[31:0]} {testbench.U0_DEVICE.PIM_desc_range[31:0]} {testbench.U0_DEVICE.diff_desc_addr0[32:0]} {testbench.U0_DEVICE.diff_desc_addr1[32:0]} testbench.U0_DEVICE.HPC_clear_sig testbench.U0_DEVICE.AIM_working {testbench.U0_DEVICE.current_desc_addr[31:0]} {testbench.U0_DEVICE.next_desc_addr[31:0]} testbench.U0_DEVICE.desc_incr_enable {testbench.U0_DEVICE.PIM_addr_match_wr_ptr[2:0]} {testbench.U0_DEVICE.PIM_addr_match_clr_ptr[2:0]} {testbench.U0_DEVICE.PIM_base_addr_reg[0:7][31:0]} {testbench.U0_DEVICE.PIM_base_addr_size_reg[0:7][31:0]} {testbench.U0_DEVICE.PIM_base_addr_type_reg[0:7][2:0]} {testbench.U0_DEVICE.PIM_range_reg[0:7][31:0]} {testbench.U0_DEVICE.diff_addr0_reg[0:7][32:0]} {testbench.U0_DEVICE.diff_addr1_reg[0:7][32:0]} {testbench.U0_DEVICE.PIM_src_A_pass_reg[7:0]} {testbench.U0_DEVICE.PIM_src_B_pass_reg[7:0]} {testbench.U0_DEVICE.PIM_dst_C_pass_reg[7:0]} {testbench.U0_DEVICE.AIM_processing_cycle[127:0]} testbench.U0_DEVICE.req_is_desc_range_r {testbench.U0_DEVICE.PIM_addr_match_wr_ptr_r[2:0]} {testbench.U0_DEVICE.bank_config_reg[27:0]} {testbench.U0_DEVICE.PIM_req_A_cnt[9:0]} {testbench.U0_DEVICE.PIM_req_B_cnt[9:0]} {testbench.U0_DEVICE.PIM_req_C_cnt[9:0]} {testbench.U0_DEVICE.PIM_opcode_match_ptr[2:0]} {testbench.U0_DEVICE.current_opcode_data[31:0]} {testbench.U0_DEVICE.current_desc_size[31:0]} testbench.U0_DEVICE.check_srcA_desc_done testbench.U0_DEVICE.check_srcB_desc_done testbench.U0_DEVICE.check_dstC_desc_done testbench.U0_DEVICE.check_current_desc_done testbench.U0_DEVICE.is_vecA_rd_broadcast_config testbench.U0_DEVICE.is_vecB_rd_broadcast_config testbench.U0_DEVICE.is_vecA_rd_broadcast testbench.U0_DEVICE.is_vecB_rd_broadcast {testbench.U0_DEVICE.bank_access[15:0]} {testbench.U0_DEVICE.rd_cmd[15:0]} {testbench.U0_DEVICE.wr_cmd[15:0]} {testbench.U0_DEVICE.debug_req_addr_r[31:0]} testbench.U0_DEVICE.debug_req_valid_r testbench.U0_DEVICE.debug_req_wr_r testbench.U0_DEVICE.debug_req_rd_r testbench.U0_DEVICE.debug_req_srcA_pass_r testbench.U0_DEVICE.debug_req_srcB_pass_r testbench.U0_DEVICE.debug_req_dstC_pass_r {testbench.U0_DEVICE.PIM_result_per_bank[15:0][255:0]} {testbench.U0_DEVICE.src_A_RD_pass[15:0]} {testbench.U0_DEVICE.src_B_RD_pass[15:0]} {testbench.U0_DEVICE.dst_C_WR_pass[15:0]} testbench.U0_DEVICE.srcA_RD_pass_en testbench.U0_DEVICE.srcB_RD_pass_en {testbench.U0_DEVICE.src_A_RD_pass_mux[15:0]} {testbench.U0_DEVICE.src_B_RD_pass_mux[15:0]} {testbench.U0_DEVICE.PIM_SRC_ADDR_from_desc_reg[0:7][31:0]} {testbench.U0_DEVICE.PIM_DST_ADDR_from_desc_reg[0:7][31:0]} {testbench.U0_DEVICE.PIM_SIZE_from_desc_reg[0:7][31:0]} {testbench.U0_DEVICE.PIM_INFO_from_desc_reg[0:7][31:0]} {testbench.U0_DEVICE.BANK_NUM[31:0]} {testbench.U0_DEVICE.DESC_ADDR_BASE[31:0]} {testbench.U0_DEVICE.DESC_ADDR_SIZE[31:0]} {testbench.U0_DEVICE.AIM_WORK_SIG[31:0]} {testbench.U0_DEVICE.HPC_CLR_SIG[31:0]} {testbench.U0_DEVICE.RSV_DESC_MEM_BASE[31:0]} {testbench.U0_DEVICE.RSV_DESC_MEM_SIZE[31:0]} } -insertionbar
gui_marker_move -id  Wave.1 C1 182
gui_zoom -window Wave.1 -full
gui_marker_move -id  Wave.1 C1 105000
gui_marker_move -id  Wave.1 C1 126415
gui_marker_move -id  Wave.1 C1 100000
gui_marker_move -id  Wave.1 C1 185308
gui_marker_move -id  Wave.1 C1 115754
gui_marker_select -id  Wave.1 { C1 }
gui_marker_move -id  Wave.1 C1 112000
gui_marker_move -id  Wave.1 C1 53308
gui_marker_move -id  Wave.1 C1 47723
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 0.5
gui_marker_move -id  Wave.1 C1 115000
gui_list_expand -id  Wave.1   {testbench.U0_DEVICE.PIM_SRC_ADDR_from_desc_reg[0:7][31:0]}
gui_list_collapse -id  Wave.1   {testbench.U0_DEVICE.PIM_SRC_ADDR_from_desc_reg[0:7][31:0]}
gui_list_expand -id  Wave.1   {testbench.U0_DEVICE.PIM_DST_ADDR_from_desc_reg[0:7][31:0]}
gui_list_collapse -id  Wave.1   {testbench.U0_DEVICE.PIM_DST_ADDR_from_desc_reg[0:7][31:0]}
gui_list_expand -id  Wave.1   {testbench.U0_DEVICE.PIM_SIZE_from_desc_reg[0:7][31:0]}
gui_list_collapse -id  Wave.1   {testbench.U0_DEVICE.PIM_SIZE_from_desc_reg[0:7][31:0]}
gui_list_expand -id  Wave.1   {testbench.U0_DEVICE.PIM_INFO_from_desc_reg[0:7][31:0]}
gui_list_collapse -id  Wave.1   {testbench.U0_DEVICE.PIM_INFO_from_desc_reg[0:7][31:0]}
gui_list_select -id Wave.1 -selected  { {testbench.U0_DEVICE.addr_in[31:0]}   }
gui_marker_move -id  Wave.1 C1 100000
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 0.5
gui_marker_move -id  Wave.1 C1 105000
gui_marker_move -id  Wave.1 C1 106000
gui_list_select -id Wave.1 -selected  { testbench.U0_DEVICE.ui_read_req   }
gui_marker_move -id  Wave.1 C1 105000
gui_marker_move -id  Wave.1 C1 106000
gui_marker_move -id  Wave.1 C1 107000
gui_marker_move -id  Wave.1 C1 105000
gui_marker_move -id  Wave.1 C1 112577
gui_marker_move -id  Wave.1 C1 113000
gui_marker_move -id  Wave.1 C1 113000
gui_marker_move -id  Wave.1 C1 113418
gui_marker_move -id  Wave.1 C1 114465
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_marker_move -id  Wave.1 C1 103000
gui_marker_move -id  Wave.1 C1 141788
gui_marker_move -id  Wave.1 C1 129412
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_list_expand -id  Wave.1   {testbench.U0_DEVICE.PIM_SRC_ADDR_from_desc_reg[0:7][31:0]}
gui_list_collapse -id  Wave.1   {testbench.U0_DEVICE.PIM_SRC_ADDR_from_desc_reg[0:7][31:0]}
gui_wv_zoom_timerange -id  Wave.1 94441 135061
gui_marker_move -id  Wave.1 C1 113211
gui_zoom -window Wave.1 -factor 0.5
gui_marker_move -id  Wave.1 C1 109537
gui_marker_move -id  Wave.1 C1 113436
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_list_select -id Wave.1 -selected  { testbench.U0_DEVICE.read_en   }
gui_wv_zoom_timerange -id  Wave.1 0 325160
gui_marker_move -id  Wave.1 C1 207774
gui_list_expand -id  Hier.1   {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP}
gui_list_select -id Hier.1 -current_item_name {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP} -current_item_type Scope  -selected  { {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP}   }
gui_list_select -id Data.1 -selected  { {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_keep}   }
gui_list_select_all -id Data.1
gui_set_pref_value -category {Schematics} -key {highlight_color} -value {DodgerBlue}
gui_highlight_signals -color_id 1 {{testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.clk} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.rst_x} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.HPC_clear_sig} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.DRAM_data[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.src_A_RD_pass} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.src_B_RD_pass} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.dst_C_WR_pass} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.bank_config_reg[27:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_result[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_vecA_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_vecB_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_ACC_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_CTRL_reg_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_DUP_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_DUP_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_ADD_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_SUB_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MUL_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MAC_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecA_start_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecB_start_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_ADD_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_SUB_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MUL_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MAC_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecA_start_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecB_start_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_ADD_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_SUB_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MUL_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MAC_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecA_start_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecB_start_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_vecA} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_vecB} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_ACC} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_CTRL_reg} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_DUP} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_ADD} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_SUB} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MUL} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MAC} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecA_start} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecB_start} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.req_AIM_RD} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.req_AIM_WR} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.req_AIM_RD_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.req_AIM_WR_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.src_A_RD_pass_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.src_B_RD_pass_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_RD_A_sig} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_RD_B_sig} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_WR_C_sig} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecA_read_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecB_read_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_write_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_result_WB_done} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_proc} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.case_vecA} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.case_vecB} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.case_both} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_case[2:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_rst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecA_read_burst_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecA_read_burst_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecB_read_burst_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecB_read_burst_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecB_read_burst_rrr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_rrr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_rrrr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_rrrrr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_r[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_rr[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_rrr[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_rrrr[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_rst_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.EX1_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.WB_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.FE_vecB_burst_delay} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.data_burst[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.data_burst_r[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.data_burst_rr[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_result_sign[15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_result_exp[0:15][4:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_result_mant[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.norm_result[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.norm_result_vec[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_in[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_clr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_load} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_keep} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_load_case[2:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB_in[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB_clr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB_keep} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB_load_case[2:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vA_s[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_dup_cnt[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_temp[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.srcA_temp[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.srcA_input[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_burst[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB_temp[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vACC_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.acc_case[0:15][2:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.acc_rst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.acc_result_en} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.acc_keep[15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_src0[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_src1[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vACC[0:15][21:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vACC_in[0:15][21:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.norm_in[0:15][21:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_src0_r[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_src1_r[0:15][15:0]}} 
gui_list_add -id Wave.1 -from Data.1 { {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.clk} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.rst_x} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.HPC_clear_sig} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.DRAM_data[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.src_A_RD_pass} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.src_B_RD_pass} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.dst_C_WR_pass} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.bank_config_reg[27:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_result[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_vecA_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_vecB_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_ACC_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_CTRL_reg_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_DUP_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_DUP_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_ADD_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_SUB_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MUL_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MAC_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecA_start_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecB_start_config} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_ADD_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_SUB_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MUL_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MAC_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecA_start_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecB_start_config_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_ADD_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_SUB_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MUL_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MAC_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecA_start_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecB_start_config_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_vecA} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_vecB} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_ACC} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_CTRL_reg} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_DUP} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_ADD} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_SUB} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MUL} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_MAC} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecA_start} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecB_start} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.req_AIM_RD} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.req_AIM_WR} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.req_AIM_RD_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.req_AIM_WR_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.src_A_RD_pass_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.src_B_RD_pass_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_RD_A_sig} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_RD_B_sig} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_WR_C_sig} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecA_read_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecB_read_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_write_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_result_WB_done} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_proc} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.case_vecA} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.case_vecB} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.case_both} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_case[2:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_rst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecA_read_burst_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecA_read_burst_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecB_read_burst_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecB_read_burst_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_vecB_read_burst_rrr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_rr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_rrr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_rrrr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_ALU_proc_rrrrr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_r[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_rr[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_rrr[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_rrrr[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.global_burst_cnt_SCAL_gran_rst_r} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.EX1_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.WB_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.FE_vecB_burst_delay} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.data_burst[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.data_burst_r[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.data_burst_rr[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_result_sign[15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_result_exp[0:15][4:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_result_mant[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.norm_result[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.norm_result_vec[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_in[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_clr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_load} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_keep} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_load_case[2:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB_in[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB_clr} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB_keep} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB_load_case[2:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vA_s[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_dup_cnt[3:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_temp[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.srcA_temp[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.srcA_input[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecA_burst[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vecB_temp[255:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vACC_burst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.acc_case[0:15][2:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.acc_rst} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.acc_result_en} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.acc_keep[15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_src0[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_src1[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vACC[0:15][21:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.vACC_in[0:15][21:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.norm_in[0:15][21:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_src0_r[0:15][15:0]} {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.alu_src1_r[0:15][15:0]} } -insertionbar
gui_marker_move -id  Wave.1 C1 116786
gui_list_select -id Wave.1 -selected  { {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.case_vecB}   }
gui_marker_move -id  Wave.1 C1 114986
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_marker_move -id  Wave.1 C1 105000
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_marker_move -id  Wave.1 C1 155000
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 0.5
gui_list_select -id Wave.1 -selected  { {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.PIM_RD_B_sig}   }
gui_marker_move -id  Wave.1 C1 210175
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_marker_move -id  Wave.1 C1 358356
gui_marker_move -id  Wave.1 C1 423000
gui_list_select -id Hier.1 -current_item_name {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.ACC_GEN[0].NORM_LOGIC} -current_item_type Scope  -selected  { {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.ACC_GEN[0].NORM_LOGIC}   }
gui_list_select -id Hier.1 -current_item_name {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP} -current_item_type Scope  -selected  { {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP}   }
gui_list_select -id Data.1 -selected  { {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_vecB_start_config}   }
gui_list_select -id Data.1 -selected  { {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_vecB_config}   }
gui_list_select -id Data.1 -selected  { {testbench.U0_DEVICE.BANK[0].U0_BANK_TOP.is_CLR_CTRL_reg_config}   }
