================================================================================ 
Commit: 146c03031eb7c332545c2acf18e3567e65b4efc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 14:21:02 2024 +0530 
-------------------------------------------------------------------------------- 
Updated: SiPkg.dec and Doxygen files

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: 2508b3022f7bfb13405b8c985de41bc33c11445e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:59:56 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4165_01

Hsd-es-id: N/A"
Original commit date: Fri Apr 19 22:03:49 2024 -0700
Original commit hash: 2613cb537a0234da534e0ffce8ff3aa222f25405

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 64c29b7895e40db4b2173813ba9787b9d7b48490 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:59:47 2024 +0530 
-------------------------------------------------------------------------------- 
Update on BIOS ROM file naming

[Feature Description]
BIOS rom file name is same for all builds
Update on BIOS ROM file naming based on build type

Package/Module: BoardPkg/BuildScript

[Impacted Platform]
ALL

Hsd-es-id: 14022054383
Original commit date: Fri Apr 19 09:49:37 2024 -0700
Change-Id: Iefb8386436b15a2e27cfa5ba73dadb01a7da015a
Original commit hash: 66eb5e9b49e789a2fc0ec2e68d832feb9de19d8a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/PostBuild.sh

================================================================================ 
Commit: c1436c3d27d8c9b352101f9adea679cd4fc6cc66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:59:37 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4165_00

Hsd-es-id: N/A"
Original commit date: Fri Apr 19 08:34:51 2024 -0700
Original commit hash: 1bb01c2c6f37c611f56dbaba741a133b5fa0dda7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fa683d8dbc7eaa8970112c29457540fd568db58a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:59:27 2024 +0530 
-------------------------------------------------------------------------------- 
Update on BIOS ROM file naming

[Feature Description]
BIOS rom file name is same for all builds
Update on BIOS ROM file naming based on build type

Package/Module: BoardPkg/BuildScript

[Impacted Platform]
ALL

Hsd-es-id: 14022054383
Original commit date: Tue Mar 19 15:18:50 2024 -0700
Change-Id: Iaa1c466fe59671b8c3b99e7058579f9469b17331
Original commit hash: 03883a98bd4c7f25f3fb162fd6219bab8e817f2d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/postbuild.bat
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: 69c9b52b298a6711f5fd950320f76e285acbd8bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:59:17 2024 +0530 
-------------------------------------------------------------------------------- 
[CVS] Gpio configuration Changes to vision device

[Feature Description]
Vision device only uses HOST_WAKE as interrupt and
all the virtual GPIOs should be "PullUp" instead of PullDefault.

Package/Module:
BoardPkg

[Impacted Platform]
ALL mobile platforms.

Hsd-es-id: 16023834768
Original commit date: Wed Apr 10 17:03:38 2024 +0530
Change-Id: I54c03853dc00743c84e5f666444ba127c3411ab4
Original commit hash: 820766beedf0b18d9bd3645473dcd5462de50cc9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvs.asl

================================================================================ 
Commit: 371ce4d63ab8fb21d0df37dd39f13ccc6b59cb48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:59:06 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4164_01

Hsd-es-id: N/A"
Original commit date: Thu Apr 18 21:31:18 2024 -0700
Original commit hash: ed27630408c1b351f87d1698e3565781155d1ea5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d3528cc0075749a48b7c7e24c3807bad6274e1a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:58:47 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4164_00

Hsd-es-id: N/A"
Original commit date: Thu Apr 18 04:31:54 2024 +0000
Original commit hash: eec1203df7eb6d5f61d68a2f56be1a1746612c9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cbb72846a5f70e2627a96318bb31885a7adf615c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:58:37 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4163_00

Hsd-es-id: N/A"
Original commit date: Wed Apr 17 04:31:42 2024 +0000
Original commit hash: 451d6b0d3a306af76e4a1f7b387e15691c218596

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7bbbd90b6ef41a7c8c8d3eb8a8798950d86cc72c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:58:26 2024 +0530 
-------------------------------------------------------------------------------- 
XmlCli should be disabled in production bios by default

[Issue Description]
XmlCli is enabled in a production bios by default

[Resolution]
Disable the xmlcli by default for production bios

Package/Module: XmlCliFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 14022043191
Original commit date: Tue Apr 9 17:54:36 2024 +0530
Change-Id: I2bf7df2a8fad6ec4403b24837554931782a7892f
Original commit hash: e2d889769b015853d6aacd9d7f3636ced6c6f0a2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: d5a1b7fddf59a0c8e3b8809c0212b0196728d3e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:58:16 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4161_01

Hsd-es-id: N/A"
Original commit date: Mon Apr 15 21:32:21 2024 -0700
Original commit hash: ca163fef778ec57648259b6b62f11675874bf20c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 35ab3e478fb00c91e0fd4c51b7bd99c42f722b6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:57:56 2024 +0530 
-------------------------------------------------------------------------------- 
[OC] NPU for Ratio and Voltage

[Feature Description]
Overclocking Mailbox command VF Override Configuration
will support NPU (VPU) VF modification

NPU Domain ID = 0x8.
VF Offset Configuration will support NPU (VPU) VF Offset modification.
NPU/VPU does not support per point V/F offset modification.
Overclocking Maximum Voltage Limit will also be supported for VPU/NPU.

Package/Module: ClientOneSiliconPkg/PeiOcInitLib

[Impacted Platform]
ARL-R

Hsd-es-id: 15015606025
Original commit date: Wed Mar 6 14:22:15 2024 +0800
Change-Id: I10bbbfdc88403850bd2da84c6433f541aa05977e
Original commit hash: 0a7a0c95bd83b6f9b59462c68439b644e5550c8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 154559cae70bf79f80848016d8ad104d680e2d07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:57:35 2024 +0530 
-------------------------------------------------------------------------------- 
[DTBT] Remove unnecessary SetVariable for DTBT

[Issue Description]
System will get assert with debug BIOS
when setup the DTBT config.

[Resolution]
Remove the SetVariable which cause the assert.
It's no need for setup saving in BIOS setup.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
ARL DTBT

Hsd-es-id: 22019871375
Original commit date: Mon Apr 15 13:52:15 2024 +0800
Change-Id: I1f9665f6aa24f482216d697051ee2594bed99edd
Original commit hash: dba6f44f8cd04ffc6467399ad490e76e797045c3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: b8a93c4d47f4004e46b6b2308588075c0d3b7535 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:57:25 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.18.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 11 16:14:44 2024 -0700
Original commit hash: 32ff2d2c3681f8a11d224f9da1a30aa2df462964

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 303f7f642a793404e5d42290e08f579d873f743e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:57:15 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 11 16:14:11 2024 -0700
Original commit hash: d9aa7974969fe7dbe0831d0e906284b43c7f0242

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 317d4becdaaf096084d3e1610b7632bb24fa009b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:57:04 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Disable CCC Slew Rate, Drive Strength at Freq <= 4800

[Feature Description]
These requirements apply to MTL-H \ ARL-H only:
(1) MRC must disable CCC Slew Rate Training for all configurations.
(2) MRC must program CccScomp settings optimized for 2R based on data
rate in Phy Init.
(3) MRC must disable DDR5 CCC Drive Strength at frequencies less than or
equal to 4800.
(4) MRC must program CCCDS settings optimized for 1R and 2R based on
data rate, vendor, and width at frequencies less than or equal to
4800 in Phy Init.
(5) MRC must use only CmdV margin feedback in DIMM CA ODT Training.
(6) MRC must use only CmdV margin feedback in CCC Drive Strength
Training.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019788091
Original commit date: Tue Mar 26 11:32:01 2024 -0700
Change-Id: I0c6fca4bc0c8e632027fb48bc2a27d98c59129f2
Original commit hash: 7eefd9f7f328b19422160f1e12522f4f1d2fd2de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 9143a956ba1bcc2002c93c5b1ea636a9bdce55fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:56:53 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 11 16:14:08 2024 -0700
Original commit hash: 7c29b00b38ec8ee71963ba655c2782f15f8ee2e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0ed778386793db8d8a1bccac20d5a405d3dbf596 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:56:42 2024 +0530 
-------------------------------------------------------------------------------- 
MTL/ARL - DDR5 5600 Vendor approved DIMMs down binned to 4800

[Issue Description]
Memory Validation FV reported specific Vendor mixed configurations were
getting down binned to 4800 even if the DDR5 DIMMs are 5600 capable

[Resolution]
MRC current code implementation is not accounting for Approved 5600Dimm
code flag for DDR5 specific Vendor DIMMs when these DIMMs are not
1anm G-Die type

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019803394
Original commit date: Wed Apr 3 22:00:16 2024 -0700
Change-Id: Ica7d18909b2bb1404bd4c09e61f69e487ace3699
Original commit hash: 30db442b7560a71a918705401cc186b41f77183e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: c9a028cbf19f7dd1da7249b5dac8ea9ea7fb2d67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:56:32 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 11 16:14:05 2024 -0700
Original commit hash: 2a4aa1047917d4acf48e07331f87c3f99d9eb69a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f6e64c721a280cfda0e357b81cd9b68cccd4517b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:56:10 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 11 16:13:28 2024 -0700
Original commit hash: fa53ecec5f7304ec7e4ac6732edb89cec02bf74a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5228c7fc51ee56dd491d7637ab25e24dac1d7295 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:55:59 2024 +0530 
-------------------------------------------------------------------------------- 
[MRC] Request code change for WCK OffSet WA

[Feature Description]
(1) MRC must change WckOffset code for bios menu option to expose this
option to customers.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019789563
Original commit date: Wed Apr 3 12:13:57 2024 -0700
Change-Id: I812004488a8eff987b61dddfa869835ed70d0af1
Original commit hash: 14a2dd2ac159543b65a11bc74ff0107f57e548b2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 1098f05d89d595d0923ab18a4ddc50e16e60e041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:55:49 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 11 16:12:57 2024 -0700
Original commit hash: 90b856f6931e872280807c1f2c76ef922027974c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4b15760c3d1be207ce3838762ade46745bf331eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:55:39 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5] x16 DIMMS being programed as x8

[Issue Description]
When a x16 and a x8 DIMM share the same rank in
PerformGenericMrsFsmSequence(), the x16 channel
will get programmed as if it was a x8 channel.
This led to a discrepancy between what was present
in the MrData structure and the MRS FSM Control
and storage registers. Note that this issue only
affects mixed DDR5 configs with a x8/x16 width
DIMMS sharing the same controller

[Resolution]
Added a x16 channel width check that is mutually
exclusive with the x8 conditional. If the x16
channel check is true, then the rank will be
programmed as if it had a width of x16. Even if
the x8 width boolean would otherwise be true.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S/P

Hsd-es-id: 22019753814
Original commit date: Mon Apr 1 09:38:47 2024 -0700
Change-Id: Ia0608f88b65c08a0cb8a7909bccddfb723240ebb
Original commit hash: 42591428964486df787ef084f1deba1c28b961c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 6f2c8786bec17ee6059008eae63c5d3094bc1140 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:55:29 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 11 16:12:54 2024 -0700
Original commit hash: 1b4a0f331ddcf340e97a095da323216bb792d18a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a18ce8a564c5145ecfaeaf7f5a7fdcf1f61e6e9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:55:07 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 11 16:12:50 2024 -0700
Original commit hash: 1bec2dc41fa4d0ad00547cfde23b4767cd873ce5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b421e4f010937b8baca786abd8dab1decb70e453 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:54:56 2024 +0530 
-------------------------------------------------------------------------------- 
Disable DIMM DQS PARK ODT for OC

[Feature Description]
Improve OC stability by disabling Dqs Park training when
OC profile is selected.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019670071
Original commit date: Thu Mar 21 17:03:36 2024 -0700
Change-Id: Ifd1457c022b076bbcae4ec820dc9749c95ec45e5
Original commit hash: 072f163602d1db7564b7b7c7668e414513094fe5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 1316dda4f2333bc631a5d9bd7cd1595687b24655 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:54:46 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 11 16:12:47 2024 -0700
Original commit hash: 0b563db76a09232e7a0d976cb05341617a23088a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3cd0ed90ebad8850de1acdee96ff77b5a76702f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:54:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 11 16:12:44 2024 -0700
Original commit hash: 771f16f703c2b9f8b7a8b51e3e45a882a60a230f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cb2269bef1804ef751a37d632cee97a9e0d919ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:54:06 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 11 16:12:41 2024 -0700
Original commit hash: 1dcc7e00882db8827cb86a9d5293bdada86c549a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8cdd4751efcdef001fe52b64b5bb695e8e06fb9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:53:56 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] R2R DR Turnaround must be consistent across channels per MC

[Feature Description]
the R2R DR turnaround must be consistent across all channels in
a memory controller for LP5.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
LP5

Hsd-es-id: 22019736387
Original commit date: Thu Mar 28 16:26:12 2024 -0700
Change-Id: I84689ef34b0b6e2cd43073394ea9c3a75cddeea9
Original commit hash: 7185e872b6a8e8dd6ca81cf98ccfaa873300f2d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: f9aa3467ab9c967234deedd0d2cd0fcbdf26475a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:53:46 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 11 16:12:38 2024 -0700
Original commit hash: 3a777417486b5bc788173f78fca210a5579f87f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 27b72e6957d4a006ba24bc2b6e6d07882a3eb959 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:53:36 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P ARL-S | DDR5] Issue IoReset after DDRIO PHY Scrambler Enable

[Feature Description]
When RMT is disabled and TxtClean is requested, the MRC memory scrubbing
flow will fail with the warning:
Warning:: Memory is not Clean after Scrubbing

This change resolves this issue by triggering an IoReset
after the DDRIO PHY Scrambler is enabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019719228
Original commit date: Tue Mar 26 15:40:45 2024 -0700
Change-Id: I29341eb397ecf864ac98afe36247cdd1d7a56363
Original commit hash: 5323685e42c0a9622b40927b1618718975b951c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 2eadaa666dfc89e4cebb9853169b9a715e877bd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:53:25 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.17.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 29 14:33:53 2024 -0700
Change-Id: Id70e4f94049ef00713f68ac3b61ac73402622411
Original commit hash: 33a8b0cedc19842640a6dcfe642231d4ebb1a784

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9bfc31a116c13af9d54a23d09c4cb5596a995fdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:53:05 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL][ARL]OCR & RPE knobs not in sync with Manageability Feature State

[Issue Description]
RPE/OCR Capability is not in sync with MngState.

[Resolution]
Used AMT feature state check instead of RPE/OCR capability.

Package/Module: PlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16023590824, 16023590842
Original commit date: Fri Apr 12 10:07:10 2024 +0530
Change-Id: I92701cc8403ac6b4b93fe8b80a4875c5932139a7
Original commit hash: 178aef94ee425e09ae7f2d90e3e2b9d3d148fd73

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseDxe.inf
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 0195c7280336d1515c00ba65bc8955cbc2ef21a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:52:54 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4161_00

Hsd-es-id: N/A"
Original commit date: Mon Apr 15 04:32:11 2024 +0000
Original commit hash: ef0da7ca5ede84c6566fe1a96668338c74dbcc28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a68249ff774f0697b8c5492b8f8a54be1a46e512 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:52:44 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4156_00

Hsd-es-id: N/A"
Original commit date: Sat Apr 13 21:31:09 2024 -0700
Original commit hash: 3cddf6b8853850e48d1b56841f3b60390aa5b724

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 01a529466fa3e1cb37259dced272f9710185d075 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:52:33 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4155_02

Hsd-es-id: N/A"
Original commit date: Fri Apr 12 21:31:09 2024 -0700
Original commit hash: c613956b93e205978c50e220e8464afa85ce235c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 56692c20347fffd38e21c50c803ef1e30e13e47d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:52:23 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4155_01

Hsd-es-id: N/A"
Original commit date: Fri Apr 12 12:26:17 2024 -0700
Change-Id: I4cab2f2812da9c9f44d947bf2bd8d8ead75fbc9e
Original commit hash: 2e4e52c5da45c4db7d1bd7ed4f753f9caad1d9b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b7ccb2f349a2a4ee71289592364d6e1e6cdbc041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:52:13 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4155_80

Hsd-es-id: N/A"
Original commit date: Fri Apr 12 12:26:04 2024 -0700
Original commit hash: 49a81f76922ee9129a770adf182ee14010cf7bd2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5e255e5fd58de72750c53c3065bbc209d7930743 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:52:02 2024 +0530 
-------------------------------------------------------------------------------- 
Update BiosId VERSION_MINOR to 79

[Feature Description]
Update BiosId VERSION_MINOR to 79

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: NA
Original commit date: Fri Apr 12 10:35:35 2024 -0700
Change-Id: I2fdee7ef76f7acaa46a96055a53ea1ac22ad165f
Original commit hash: ade0a62a567eac04777158be3b211d6510489a6a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ec5092c3654895ee015aa6ab4c4ce45fef7bc8e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:51:52 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] System stuck at POST screen when press F2

[Issue Description]
Invalid I2C MMIO access causing CPU Exception
GetSerialIoBar returning wrong address value for
32-bit BAR.

[Resolution]
Add BAR size check to return correct address

Package/Module:PeiDxeSmmSerialIoAccessLib

[Impacted Platform]
ALL

Hsd-es-id: 16023832835
Original commit date: Fri Apr 12 00:29:36 2024 -0700
Change-Id: I9c5a3e3cc13f09126ad96acff4cb8aba0a52a267
Original commit hash: d690ab961fff6ea0d2d11f1319c24a34489b5ab5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmSerialIoAccessLib/SerialIoAccessLib.c

================================================================================ 
Commit: c3babad36e68d28603732068e234c3870efc583b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:51:42 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4155_00

Hsd-es-id: N/A"
Original commit date: Fri Apr 12 05:21:08 2024 -0700
Original commit hash: 7aac7f54036d9bf0c3ee81d3779f556d44a8c2e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9f17ec6f550340ff9d9e80193521413dc233f2aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:51:32 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL H PO] Safe Mode Settings Removal Update - Debug Settings

[Feature Description]
Removal of below safe Settings
PlatformDebugOption
AcpiDebug
SerialPortAcpiDebug
EnableCrashLog
ThreeStrikeCounter

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL H

Hsd-es-id: 16023818905
Original commit date: Thu Apr 11 18:42:38 2024 +0530
Change-Id: Ibde11bb60d9189fdc1a15fb3eec309e5a0b1f81b
Original commit hash: aacb6295e817a487275a2ef975f4e8a7c504fad8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakeHRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 32bc94e948e0a83f9290d029a09035e43979cf92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:51:22 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL][CNVi]RFIM bios knobs and DSM support

[Feature Description]
Move out CNV RFIM from Connectivity to Memory Configuration

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15015735686
Original commit date: Mon Apr 8 00:17:22 2024 -0700
Change-Id: I03a6abfe11bfebc34381b772ce4dc32e6b00e694
Original commit hash: 46d85c25e19d85b615d6153c8873e33d62e54f6e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 4dc6d652f18dda786046e08e37115fe76e5e7af9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:51:11 2024 +0530 
-------------------------------------------------------------------------------- 
[TCSS] Separate the config of USB3 and PCIe for Type-C port

[Issue Description]
In current design, PCIe will be disabled after
disable USB3 of Type-C port. But PCIe won't be
auto enabled if enable USB3. According to the
usage, PCIe should not depend on USB3 enable/disable.

[Resolution]
Separate the config of USB3 and PCIe of Type-C
port.

Package/Module:
MeteorLakePlatSamplePkg,
ClientOneSiliconPkg

[Impacted Platform]
MTL/ARL

Hsd-es-id: 22019869283
Original commit date: Fri Apr 12 09:23:53 2024 +0800
Change-Id: I73305d7e7fe81fc297290095affb6da3a71a00b4
Original commit hash: a0203f075d9a6295c0ec161e373d4f7b3fe6c32a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyPreMemLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 6bbc895ef5816e858a7d2ac984757f42386e1f3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:50:59 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4154_00

Hsd-es-id: N/A"
Original commit date: Thu Apr 11 21:32:54 2024 -0700
Original commit hash: f1c9d86922b2672d9e59c237c6e00f03765691ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b8ef981c00553810918cf25593cc1c23ef84c486 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:50:47 2024 +0530 
-------------------------------------------------------------------------------- 
Correct the retimer update flow about disconnect/connect USB2_HC

[Issue Description]
Will fail to connect back USB2 device under the TBT dock before PD
restore.

[Resolution]
Follow the latest flow chart.
Correct the sequence about disconnect/connect USB2_HC
Prevent the failure of connecting back a USB2 device under the TBT dock.

Package/Module:TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer

[Impacted Platform]
ARL.

Hsd-es-id: 15015824729
Original commit date: Mon Apr 8 15:18:49 2024 +0800
Change-Id: Ie2688610571945ebf9825ad5bef6e3581b66d307
Original commit hash: 23eb10c253b4e79ad8726a4248f68350566145bc

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c

================================================================================ 
Commit: 6f337a6252ffefb1c152f430d09240495df2b4c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:50:35 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] BIOS Size Optimizations FSP- M FV

[Feature Description]
Optimizing FSP-M FV size

Package/Module:
ClientSiliconPkg, MeteorlakeBoardPkg, MeteorlakeFspPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16023679473
Original commit date: Tue Mar 26 20:38:14 2024 +0530
Change-Id: I6db0ddd23117a56c34ccfed22cac87ca7ebd2f97
Original commit hash: cc4363a54860adbd13b84a58b6b376bb2721c692

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgBuildOption.dsc
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: f6f4e66b659a12b078acca465f467def8f544d73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:50:24 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-HX][3STAR][HLK][SV3]:USB Exposed Port System Test is failing

[Issue Description]
_HLK USB Exposed Port System Test with 3* config is failing
with ***Failing Exposed Connector***.

[Resolution]
Change USB port mapping to match 3* config.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL Hx

Hsd-es-id: 16023804857
Original commit date: Wed Apr 10 23:00:10 2024 +0800
Change-Id: I2aae8fb659eca26a94740e322db5894c37c74b6a
Original commit hash: 00c5de5acaefceaecd88020c9979bd399de00624

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSbgaErb.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc

================================================================================ 
Commit: 99eeefce3af21c77c622d0558804421aea0c22fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:50:11 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4153_00

Hsd-es-id: N/A"
Original commit date: Wed Apr 10 21:31:45 2024 -0700
Original commit hash: 2f055eaf6fdc58eb8b4e6d353af5f35ca6ccef8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: be2b236eb4aa72d2c70d77ac7cf4a91d0ff51a50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:49:57 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-R] Remove tags for ARL Refresh

[Feature Description]
Remove tags for ARL Refresh.

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu/BaseCpuInfoFruLib
ClientOneSiliconPkg/Fru/MtlSoc/Include

[Impacted Platform]
ARL Refresh

Hsd-es-id: 15015838790
Original commit date: Wed Apr 10 12:29:59 2024 +0800
Change-Id: Iddf8c027c7d81cf090213172111138bb247815e6
Original commit hash: bbff6c80502dcb82dec644c3e8fa0e4a3405bd54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h

================================================================================ 
Commit: 9b30086357dfbae6278f6f41bb7880731ae0158f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:49:45 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4152_00

Hsd-es-id: N/A"
Original commit date: Tue Apr 9 21:31:22 2024 -0700
Original commit hash: e8e1f6566a2ca10b0b9d2e02c4a434e0be105b84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cb87a83bfed54c1705651d45553718eb86843ad0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:49:29 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4151_01

Hsd-es-id: N/A"
Original commit date: Mon Apr 8 22:40:11 2024 -0700
Original commit hash: 7a230c716a8f7d47a6c14f0ac52769cf12937dc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d21dbbdc1e7d0350ffb6327f4cda7abc402c1907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:49:13 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4151_00

Hsd-es-id: N/A"
Original commit date: Mon Apr 8 21:31:43 2024 -0700
Original commit hash: 419992d748dad6d1812097eefc51e62a6a039602

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 32d3121ea7a3a24018f82f325dc3db9df879f1af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:48:59 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-R] BIOS code update for new VR Spec WW14_24

[Feature Description]
Support new DID0 for ARL Refresh:
0xB600, 0xB601, 0xB602, 0xB604,
0xB605, 0xB606, 0xB607.

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu/BaseCpuInfoFruLib
ClientOneSiliconPkg/Fru/MtlSoc/Include

[Impacted Platform]
ARL Refresh

Hsd-es-id: 15015827272
Original commit date: Thu Mar 28 20:23:36 2024 +0800
Change-Id: I66ad5e7d1cd2d361564e57c3c233b90a658db989
Original commit hash: 4378b7f304d355b58d91588d5bad3392193e6959

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h

================================================================================ 
Commit: 08cf8ad0a102b6ed33bbaf62755bc3b8a3304740 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:48:45 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Fix that access forbidden address during iotrap

[Issue Description]
Invoke gBS within iotrap and it's called during runtime

[Resolution]
Replace gBS by gSmst

Package/Module:
1S/psth

[Impacted Platform]
all

Hsd-es-id: 15015743428
Original commit date: Thu Mar 28 18:36:38 2024 -0700
Change-Id: I2eb59597e9f7df70a4ab884c9fc58e3d00bf1768
Original commit hash: 9f7a308845801feb5c6236bbeea555a5635351ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/IoTrapSocLib/IoTrapSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/IoTrapSocLib/IoTrapSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchIocPsthSmm.c

================================================================================ 
Commit: 67521fac8f1743ba29fe917b7ebc44f825a8ad0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:48:31 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4150_00

Hsd-es-id: N/A"
Original commit date: Sun Apr 7 21:31:12 2024 -0700
Original commit hash: 0db0dcb1303970a2b1c554593ead03e92a8a9d05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3eb41ee50a6c1c3116255114d709d36d63b359fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:48:19 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4146_00

Hsd-es-id: N/A"
Original commit date: Sat Apr 6 21:31:12 2024 -0700
Original commit hash: ef2cbd37a0568973a39feceb372a44d3ddc19a90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 47c38c67c7afb370d07c5c4ddbf408f886d9ab12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:48:03 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4145_00

Hsd-es-id: N/A"
Original commit date: Fri Apr 5 21:31:09 2024 -0700
Original commit hash: 4939e9e26755d0e422def264ad0a65f87ed046f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 40c41dcf2d1a610867c75abccc9aff3569a4576d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:47:47 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4144_03

Hsd-es-id: N/A"
Original commit date: Thu Apr 4 21:31:45 2024 -0700
Original commit hash: 1f27c7c6f99cd3579b40980d377e902d8d686b46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9ce54eb25cad6b1d2af825a36c56a29dd9181586 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:47:36 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4144_02

Hsd-es-id: N/A"
Original commit date: Thu Apr 4 20:05:49 2024 -0700
Original commit hash: 97133d207840cfda4f5bf425075a2b906dd2e96e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 04c312bd80b08a5411c782f0698903b0cb424924 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:47:24 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.16.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Apr 4 13:00:48 2024 -0700
Original commit hash: 1d3b845375cd2a952034ccc121828ebfb65ed097

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c63b986279e59c265775ae0cf60bb7425636ff9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:47:07 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H] CPUID Issue -DDR5 and LP5 not programming to Max Frequencies...

[Feature Description]
MRC must detect Platform Family branch independent from CPU_IDs.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019736479
Original commit date: Fri Mar 29 13:55:09 2024 -0700
Change-Id: Ib0c4982b1570a8c4a285243ea9796ad1f9c89d13
Original commit hash: 5dba74f6760880b1aa373fdd0adb327cb619a650

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f7d03669fe06b34873f086fc207072f311a31af8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:46:53 2024 +0530 
-------------------------------------------------------------------------------- 
Fix Perf Typo and Add Missing Lib in Inf

[Issue Description]
Fixed typo on Perf Macro for InstallMrcCallback.
Added missing PerfLib in associated .inf files.

[Resolution]
Used appropriate 'END' macro for InstallMrcCallback.
Added PerformanceLib to infs.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 22019736724
Original commit date: Thu Mar 28 15:43:06 2024 -0700
Change-Id: I22400f1ad53d95a42708791d2f1f75665f5f83fb
Original commit hash: 326ee045bfab967f23ed611be349717acaa8a6e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMemFsp.inf

================================================================================ 
Commit: d2990e94998206ff050cc6eb350f27239cd909f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:46:41 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4144_01

Hsd-es-id: N/A"
Original commit date: Thu Apr 4 10:16:15 2024 -0700
Original commit hash: e6124c80e8854f3ab4742b717cd2594a0d9465a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1bb525640a229240db524fba0429af3243bd4694 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:46:29 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[SOC I/O][PCH] GPIO PWM Beep support"

[Issue Description]
Exception Type error on BKC builds due to

[Resolution]

Package/Module:
ClientOneSiliconPkg ,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16023685436
Original commit date: Thu Apr 4 11:19:26 2024 +0530
Change-Id: I6fa20d447867dfc078c1c186c2d9911582b885bb
Original commit hash: 52d2cfaf9add993fa43fae61c4ebedf02f5ad474

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Register/GpioV2MtlPchSRegs.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/GpioV2MtlPchSTopology.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioTopologyLib/MtlSocGpioTopologyLib.c
ClientOneSiliconPkg/Include/GpioV2Pad.h
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer6.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c
MeteorLakePlatSamplePkg/Library/BeepLib/BeepLib.c
MeteorLakePlatSamplePkg/Library/BeepLib/BeepLib.inf

================================================================================ 
Commit: 4f63e18466b6591a8d69f9bd1db257c71859dc19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:46:15 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] LpcEspiGenIoRangeGetHelper fix

[Issue Description]
Check inside LpcEspiGenIoRangeGetHelper verifies if input
CS# is equal to 1 and range index is above 0. If this
condition happened ranges above 0 in input structure
GenIoRangeList will be zeroed. CS2 and CS3 also require
the same action.

[Resolution]
First whole input GenIoRangeList structure is zeroed.
Than structure is updated. If input CS# is higher than 0,
ranges above 0 remains zero.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL ARL

Hsd-es-id: 18037690231
Original commit date: Thu Mar 28 16:04:57 2024 +0100
Change-Id: I490ec304b147c5d028718a00bb261385c117361e
Original commit hash: 9ce930d314c76463a0444f3b6adbb7034e2bf91e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c

================================================================================ 
Commit: ca2060e3ebc5d0cce971ceb93a62db902c6ee820 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:46:02 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O][MTL-H] Virtual Keyboard touch is not displaying in BIOS screen

[Issue Description]
Touch is not working on Bom 6 panel.

[Resolution]
For Elan panels changed SPI READ max packet size to 64 bytes
MPS from 2048 bytes MPS, default will work for Bom 6 panels.

Package/Module:
ClientOneSiliconPkg/IpBlock/Thc/

[Impacted Platform]
H

Hsd-es-id: 22019720640
Original commit date: Wed Mar 27 19:42:09 2024 +0530
Change-Id: I5ea5a1d9d30de54fb0fdfe294ada3a7a270c2016
Original commit hash: 9ebcf9949b92824ceeba08c88eec0e9c13bf001f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.h

================================================================================ 
Commit: e42f218ebac58efe8997b4430d0481080df43d5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:45:48 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4144_00

Hsd-es-id: N/A"
Original commit date: Thu Apr 4 04:33:56 2024 +0000
Original commit hash: b990b98a24e2f4f47e5e23f74726441670641f6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 235b272fcbf48bf05b175de08d8dd5d39e87a924 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:45:31 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4143_00

Hsd-es-id: N/A"
Original commit date: Wed Apr 3 09:30:07 2024 -0700
Original commit hash: a911ec5e9338a39eaa9bfdfe6b243894e080d4f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0f6d7cda050a8b3bb8db2de9e6984c8dbc9c08ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:45:12 2024 +0530 
-------------------------------------------------------------------------------- 
Ats Replay Mechanism Fix Available In Xe_LPGplus_OEMx

[Feature Description]
Ats Replay Mechanism Fix Available In Xe_LPGplus_OEMx

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 15015773935
Original commit date: Mon Apr 1 15:21:37 2024 +0530
Change-Id: I877233a5cb2a18e42e63dc45b51a28dc00a4a374
Original commit hash: 4005b1bd4067ea030ffabaad971ff9fe32d4a1d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c

================================================================================ 
Commit: eabe8bca0271fe78f9e51a5868fbf5b75af6a89d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:44:56 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL H PO] Safe Mode Settings Removal Update 2

[Feature Description]
Removal of below safe Settings
TurboMode
EnableFastVmode_0
CepEnable_0
EnableFastVmode_1
CepEnable_1
EnableFastVmode_2
CepEnable_2

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL

Hsd-es-id: 16023714630
Original commit date: Mon Apr 1 11:22:50 2024 +0530
Change-Id: I8dfa1b4208fbc43820f27ef71ec52872aa3217c9
Original commit hash: 6bf75d9908937cf7d27249d2a8f99956e5138775

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakeHRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c8979d52747d3b3620ae471c356a36ca364b71a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:44:40 2024 +0530 
-------------------------------------------------------------------------------- 
Fix RPMC BIOS when using patching table

[Issue Description]
When using patch tables with UEFI variable protection,
a variable can get out of sync if a SetVariable() is never
called on the variable after applying the patch table.
This will cause a integrity check error on reboot because
the MetaDataHmac value will have been calculated based on
the original value of the variable, while it will be compared
to the value calculated based on the updated patch table value.

[Resolution]
After applying the patch table, update the variable digest
of the variable and recalculate the MetaDataHmac variable
based on the variable with the patch table applied.

Package/Module:
ProtectedVariablePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16023696300
Original commit date: Tue Apr 2 16:53:20 2024 -0700
Change-Id: I475807265b9303cc92f83cb3562cfcde0280508e
Original commit hash: 4febaf91fdab0dbc3dd9217698ff4170c786d2a2

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/PeiProtectedVariable.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/ProtectedVariableCommon.c

================================================================================ 
Commit: b7ae548867105c7a86f8247b154faa826c9e5e03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:44:22 2024 +0530 
-------------------------------------------------------------------------------- 
Update in OSPM Register Template

[Feature Description]
Update in OSPM Register Template

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 16023722757
Original commit date: Tue Apr 2 09:24:42 2024 +0530
Change-Id: I668f12a15454250fc73fba7d44ebb74d0b0f6cd7
Original commit hash: 37d7c6b56498a60236ee753c0955586abf3e00d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl

================================================================================ 
Commit: 46e60c9755a1122535751d7a0a13b1c61cec369b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:44:06 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4142_00

Hsd-es-id: N/A"
Original commit date: Tue Apr 2 21:31:49 2024 -0700
Original commit hash: c02d560c934728c461cef6da24541599f5aca538

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ae0a11158a2364e3bee0be9abb5f265d5ab59922 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:43:48 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S][BR] PERST is going high before RTD3 during Sx exit

[Issue Description]
Perform Sx cycle with or without device connected to BR HR.
during Sx exit, PERST signal is going high before RTD3.

[Resolution]
Change GPIO init sequence for RTD3 GPP pin programmed first then
PERSR GPP pin.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL-S

Hsd-es-id: 16023720351
Original commit date: Tue Apr 2 15:19:38 2024 +0800
Change-Id: I112d4be22a6615f77972b94de0be57c3a84c257b
Original commit hash: 6a683e5cd199770dd91ce1a6063d16000a543b03

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc

================================================================================ 
Commit: ceacddb8eda9d0da6dcfae8dfbf0f93a185d1fba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:42:48 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4141_00

Hsd-es-id: N/A"
Original commit date: Mon Apr 1 21:31:35 2024 -0700
Change-Id: I819a3dd359541b85af5d9a51515ba4e9adc2abf2
Original commit hash: c06e47326065ea57eab623779b9ea027342aa418

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 162d43e4774023607a4b70b8c5360124642b08dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:42:33 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] BIOS changes to set GPP_A18 PadReset Configuration to Deep GPIO Reset

[Feature Description]
GPP_A18 PadRstConfig set to Deep Host Reset.
Moved GPP_A18 Programming to pre mem phase.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit

[Impacted Platform]
H

Hsd-es-id: 16023632502
Original commit date: Thu Mar 7 16:05:42 2024 +0530
Change-Id: I1775830d6aeeec84097f7223c4b1629160296978
Original commit hash: dce71e6eb81806c747ffd0deaa0a72b3588ee0dc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT4RvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdArlHDdr5SODimmPpvRvp.dsc

================================================================================ 
Commit: 32c7c1999ed58e78dcc76304afc68fda55bc8e8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:42:15 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4124_88

Hsd-es-id: N/A"
Original commit date: Tue Apr 2 18:23:19 2024 +0000
Original commit hash: 1e8a7087857177de50d68fda032a0e0f2731a157

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 445ee829a91339ebe335928d68b5dd0f279b8a45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:41:52 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4124_87

Hsd-es-id: N/A"
Original commit date: Fri Mar 29 11:18:06 2024 -0700
Original commit hash: e751468c7f14c01a01290d8bac775cfd03827340

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e66ecc51eda33a181cebbf4b62b2f0eae3aa7cb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:41:39 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fix for LPSS D3 in S3 resume

[Issue Description]
In S3 resume flow LPSS devices are placed in D3 too early.

[Resolution]
Added LPSS D3 flow and end of firmware event in case of S3
resume.

Package/Module: ClientOneSiliconPkg/Dxe

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 16023670301
Original commit date: Fri Mar 22 14:36:10 2024 +0100
Change-Id: I8172c13681437b5e68cd86f716276281b060406e
Original commit hash: 8d0d66d7030b38c9d4a613524fbf15aae2b6f35a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInit.h
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitFsp.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchSerialIoDxe.c

================================================================================ 
Commit: a75b2652fffcddc116acf0c65823dcaeeae54f8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:41:27 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-Hx] Update Retimer ForcePower GPIO

[Feature Description]
Update Retimer ForcePower GPIO for ARLSBGA 1DPC

Package/Module:
SkuIdArlSBGASodimm1DCrb.dsc
SkuIdArlSBGASodimm1DErb.dsc

[Impacted Platform]
ARL.

Hsd-es-id: 15015738056
Original commit date: Wed Mar 27 14:59:13 2024 +0800
Change-Id: I78ac804d408679fc3d799d7361d5cfb1b5bf5fc9
Original commit hash: 775797876683f6a7bd31e14ff3c4cef1ce011e81

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc

================================================================================ 
Commit: af806231ea4da02533d542c3b8fae284013dbc89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:41:15 2024 +0530 
-------------------------------------------------------------------------------- 
TXT SSDT support for ARLS68

[Feature Description]
Add ARL68 CPUID 0xC06A0 into TXT SSDT table to install SINIT driver

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ARLU

Hsd-es-id: 22019641637
Original commit date: Mon Mar 25 00:49:36 2024 -0700
Change-Id: Ie732dabae14a5acabf071cd2c3f0532a0bcbb6e2
Original commit hash: 4c5ca13ba0374709e710e148294ac4fdb3a0d502

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Txt/AcpiTables/TxtSsdt.asl

================================================================================ 
Commit: 10ed69c31b17a08adf27810fb48b8306eea9e129 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:40:48 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] N3B PO Safe Settings

[Feature Description]
N3B PO Safe Settings

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL

Hsd-es-id: 16023634723
Original commit date: Tue Mar 19 09:18:52 2024 +0530
Change-Id: I65ebf08c2d34bdae2e4dfa0bb0c49022ba62a17d
Original commit hash: e7e5ca61769d72f7c057ae31a811dbabb889b92f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakeHRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 2d7564c4d08b57f4a22d99424924dbcf86d0f2fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:40:30 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4124_86

Hsd-es-id: N/A"
Original commit date: Fri Mar 29 10:01:29 2024 -0700
Original commit hash: dcae4c32625e26c2f2645438fe9cbf9d74a99df9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e07fb9431724cca8987386928fcb21f9aef57d29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:40:19 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4124_85

Hsd-es-id: N/A"
Original commit date: Thu Mar 28 11:38:38 2024 -0700
Original commit hash: 4e6922c0e1e8cc0ea3ffee9142b1ec821141fa66

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dd5e7daec88b2a95a40e75b87e3ba5e60c2939a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:40:08 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.16.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 19:46:25 2024 -0700
Change-Id: Ie0c458c11c52a3bebbabff9da794ba280eb81839
Original commit hash: c58b97b1437cae4e00f5eea6128d798b30a73938

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cf8bb68bd20e83cedab7c57cc2c85cae4e2f9e10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:39:57 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.26

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 19:45:56 2024 -0700
Change-Id: I44e10dbee852839b692e9f8cd91e3e3f4463075d
Original commit hash: a9dc5cce12ffdf3e1369c03cd40c3b23e09b3010

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ebb75069d10781dc075ec859ebfb0ecdbf578db8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:39:46 2024 +0530 
-------------------------------------------------------------------------------- 
Resolve CI Build Issues in MRC 1.3.16.0

[Feature Description]
(1) Resolve CI Build issues flagged in MRC 1.3.16.0

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019730959
Original commit date: Wed Mar 27 19:33:42 2024 -0700
Change-Id: If839f6ec8514c1ccaa2af043098ab8c7b10750de
Original commit hash: fd6a317e3d19475d814a89c0988e38fb4be23c5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 1dc5b7ed20be3dcfdb7e902f6bb0825d7bcf4b32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:39:33 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.25

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:17:01 2024 -0700
Change-Id: I6e83d91cbb25eddeeb7448b611c7de038e64e30c
Original commit hash: 8b9185e026d221bbf25b2b8af966e73d95d31100

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ba06a85bd24bb0857107ceba3a431b9ec9fa4680 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:39:24 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | LP5] MRC Register Cache Boot Time Optimization

[Feature Description]
- Added the call table flag "MF_CI". When MF_CI is set, the MRC register
cache is invalidated before the task is executed. The MF_CI flag
triggers the cache invalidate only on LP5 2R configs.
- The MF_CI flag is added to specific call table tasks where the boot
time was measured to decrease in testing.
- Removed unused call table flag "MF_TST"

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019628314
Original commit date: Tue Mar 12 16:05:48 2024 -0700
Change-Id: I2ca1b12f72322bd861ae2b281d5a154dd89ba5f7
Original commit hash: 671f79e2329147508bd90c590af54035dae83a0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h

================================================================================ 
Commit: ca8bd312e587139514c9355e976a231cef322472 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:39:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.24

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:16:36 2024 -0700
Change-Id: I48db1ea180790329c2b3608ebcc1eabb57941871
Original commit hash: 8965b8980df04896430347b45c365064c08cc429

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e1d73593f16ca13a9a0315f1de7bcd121e9d2f76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:39:05 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Enable DdrSafeMode PeriodicComp for 6400 2R DIMM

[Feature Description]
For -S, if 6400 2R DIMM is detected, set DDR_SAFE_PERIODIC_COMP

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15015706324
Original commit date: Fri Mar 22 17:06:51 2024 +0800
Change-Id: Ic62d8fe414c606a450058f8e3b25ef0faef0634a
Original commit hash: 17d60cb3299a168f39474683a9e5af550b5eab69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: cb9689c724f5c670b612165834d8736a0badb955 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:38:55 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.23

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:16:14 2024 -0700
Change-Id: I1dae67f970b55a744b9d824078e0817abf5c559c
Original commit hash: 019bf79e43fee1f3ac67d0e0c676c3843639646f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 650e8342fb4e7063ea3cd7ec391a8bdb1e514840 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:38:46 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Update UDIMM 1R1R SAGV points

[Feature Description]
Update UDIMM 2DPC (1R1R) SAGV points to:
4000G4 4800G4 4000G2 4800G2

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15015706364
Original commit date: Fri Mar 22 15:46:24 2024 +0800
Change-Id: I43e6d5c262b676256529f642d143d336274406ba
Original commit hash: 886bf891a623723e5ef5922a70fd026f83ba35f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 0b6e6c6b430249feda47b869dd9d016f6f89f7a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:38:37 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.22

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:15:51 2024 -0700
Change-Id: I50628ada8f9d390d2b19667ff59579b6bcf210f5
Original commit hash: 9cc40ee6cc9c17098534d1c8738bb913f84e4831

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 937eff828e88b042313e66c71f099cb823a75fd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:38:27 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | OC] Avoid single bit flip at RX

[Feature Description]
At high freq, we have to set DisRxSalOffWhenDrvEnHi to 1.
Disable CMDDS and DIMMODTCA.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-S, HX DDR5

Hsd-es-id: 15015634508
Original commit date: Thu Mar 14 16:23:04 2024 +0800
Change-Id: I87977130abd0942a5cc57480a459f64d08ffb6e8
Original commit hash: 8f1e570345d68c1a465aea26fe560bbd1af66771

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 0c877a67e254267565c4dc2d6537006241cbb40c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:38:15 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.21

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:15:29 2024 -0700
Change-Id: Ib2165121ef3fe2314d4dacd4e673d0b2a4ddc9a3
Original commit hash: 053d69cbf29597dd4fa5248cf0bdd1de854ab750

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 41e766e8befbc9185e4e024688e31cb25143c5bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:38:04 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-HX | DDR5] DDR5 SODIMM 2DPC Daisy chain topology

[Feature Description]
Adding FreqMax Table for HX Daisy Chain Topology
Set FreqMax to 4400 for 0R1R, 0R2R, 1R1R
Set FreqMax to 4000 for 2R2R
The rest will be kept as 3200

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22019629839
Original commit date: Fri Mar 15 10:16:12 2024 +0800
Change-Id: I261b22545d2cd7cf6653a206771513d99177625a
Original commit hash: d58ccf05a05b7bf4626f8ebfd1aefed796099dbe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: f7064e82e20ea24a9f4a78a8819dbc63059b36f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:37:53 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.20

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:15:06 2024 -0700
Change-Id: I619a54db2ed631f1835d5c580e8c21e18d7a726d
Original commit hash: fef1f369d2f24c2f91f724a00625fbc0e6bcb274

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b24ffde0a4af471e16cecd52df753b00c0abc7da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:37:31 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.19

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:14:23 2024 -0700
Change-Id: Ibe139c23fac08ea51b58767d94236557089a4f42
Original commit hash: 513d495ee050d9ed104f9173d92acef38d30eb48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 628bc94023b5c1c2c2b617ede111af506f4b6c27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:37:19 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add WCK Offset WA for specific vendor LP5 DRAM

[Feature Description]
This is to apply WCK+32 when specific DRAM and WP freq >= 5600 is
detected and only when the BIOS knob "WCK Offset" (being added as
part this PR) is enabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019604266
Original commit date: Sat Mar 16 10:18:26 2024 -0700
Change-Id: Id29477b4e92b799cb795307fd93ea5e9f3de3f59
Original commit hash: 1ba26b0b5f93b94429193069bcbc2fc78f475e9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 1f9c0ebe554f9b21ebcb95eb3f4cefda66a33950 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:37:08 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.18

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:12:13 2024 -0700
Change-Id: Iebd21861c66d9c2e8b3f0bd4a0ffac447158108a
Original commit hash: 87dd421b202e74b07f0663090799f4e3d640a3a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5098d09d040ec6af51fe70282938a24bc47aa2be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:36:58 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update programming of ROWHAMMER_CTL.RH_HIGH_WM field

[Feature Description]
This porting is to update the programming of
ROWHAMMER_CTL.RH_HIGH_WM, programmed to RAAMMT-1.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019130370
Original commit date: Tue Mar 12 12:00:08 2024 -0700
Change-Id: Ie8928efab65aa049bb80d6a2a47ce4f9555c9f56
Original commit hash: 20d56be9c855b82b02eb0081f2d2749da30a0256

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 48b55169bfd1f8c72f0af9821d3f53bf3dd2df72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:36:48 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.17

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:11:49 2024 -0700
Change-Id: I784262cb92e58ae4732831d16ee76996fd7b99a7
Original commit hash: 3d21df4d388ad57cb87432aff63c23c5fe098d67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 88efca1b9851d516762f2760ab9e05872202979f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:36:38 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | LPDDR5 DDR5] Platform forces cold boot when fast is possible

[Issue Description]
On the boot cycle when fast boot should be possible, the platform
is performing a cold boot.

[Resolution]
The determination of cold boot was using data that is reset on
every cycle. Hence on every boot cycle, you are comparing reset
data with data that should have been coming from a different source.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019570757
Original commit date: Tue Mar 5 14:41:29 2024 -0800
Change-Id: I2cca33aa152343293d15d06ea68e5f8af56e43af
Original commit hash: 5d30779b1c138405e7141579b2dc07dd2136b04f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 531a8e03bea4f15b605364d616d63cc076c4c354 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:36:28 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.16

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:11:22 2024 -0700
Change-Id: Icd3e911cb55377a84b1eb28a135447a5f5eff201
Original commit hash: 9956e03ff97706ab8a4b2d1a95d7be7d691c4bdb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 06c622b311403e90af8586590969aac4e4fbd166 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:36:18 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | LPDDR5 DDR5]PORT MCA when changing TME knob from EN to DIS

[Issue Description]
TME knob config across Warm reset

[Resolution]
Add to ColdBootRequired IBECC/CCE/TME knob check and go
through cold reset exit flow

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019194592
Original commit date: Tue Dec 12 09:04:31 2023 -0800
Change-Id: I8d68378d738e1f33b1a982183cc7a9e203cbb2be
Original commit hash: fbc9749f7750fff19b1f8aea2d386305da60dc78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: fbe897c0dfa5e0972aa5eaa002c97a0c2b3afe0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:36:06 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:09:27 2024 -0700
Change-Id: Id500f40f6c6474514bc2d2b0d4d4265fa4b32fba
Original commit hash: f4f222343ed64867a38ecb9566bf9f5c691452fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0063c2acc83ba99b16a18ae7042051210f37adc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:35:56 2024 +0530 
-------------------------------------------------------------------------------- 
Remove Unused Code

[Feature Description]
Remove unused MRC code to recover FSP-M FV space.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019614054
Original commit date: Thu Mar 14 14:27:31 2024 -0700
Change-Id: Ib4de35b8b8ca96d695c382d24148f5adfffdaefb
Original commit hash: c2aee82e012fc44fae0024eacf6608c410325072

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMemoryServices.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 592ab0b52377f61462b977c4241d54db9379d9f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:35:42 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:06:48 2024 -0700
Change-Id: I60d377aa1773441ca60d645c758b0248968f9898
Original commit hash: 870fe479edabcd3ff0fd478940de13a3c05e833e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 80fc114b1f7e951bcb5516d60c2df3da4bd231d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:35:30 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-H ARL-H | DDR5] Adjust CCC Drive Strength sweep range

[Feature Description]
Change CCC Drive Strength stop sweep range to +3

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-H, ARL-H

Hsd-es-id: 22019604413
Original commit date: Tue Mar 12 13:10:57 2024 -0700
Change-Id: Ic2f30a2366499472d8a44ab18c9b3e9f323184de
Original commit hash: c89a6d7947734bdaf1310313f61f5ecfcbd082c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: c41a44b24a86c0567a642afdce7ae58bc7e0e8fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:35:16 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:05:18 2024 -0700
Change-Id: Id26ee21f297002b9c15018bcbed55a29a6a39575
Original commit hash: e873470f86c1667b2986bd6cc6b8aa3ab36b56d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ca5a351f7c9753b20ee6db967fb6c66ba856d5ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:35:07 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] MRC CA-CS_PowerTraining-Split

[Feature Description]
To address CCC margin stability on customer platforms and RVP CCC
power training DIMM CA ODT Training, CMD/CTL Drive Strength and
CMD CTL CLK Slew Rate need to split for CA & CS each training.

Therefore MRC must:
- Add Input parameters to each Power Training Split
- Set all CA and CS Power Trainings Split are disabled by default
- Run CA and CS Power Training Split if their input parameters are
enabled and for DDR5 vendor specific with 2R only
- Set Power Training split and non-split mutually exclusive

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22019568446
Original commit date: Tue Mar 5 19:17:38 2024 -0800
Change-Id: I2d7cd0227bef9c6167565ccdb0c7472a615cba22
Original commit hash: c6f7f6287657e04496a4d0664362dacf0d872ecf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 04c99eba426c702aa9dae6aec69aa42ab27d1d03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:34:54 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:03:22 2024 -0700
Change-Id: I06ec21f7c346e157b5becfa28ae6e6c983a0295e
Original commit hash: 4c4f5f4532cd7682efead6a33345d4a37d77d972

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d7f4a135371ac69409dba84f97ec7de695b8faa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:34:42 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5 LP5] UWTC Per Bit Shift

[Feature Description]
At higher speeds, the per bit eye from unmatched
write time centering is at least 8 ticks wide,
yet the training fails since the per byte eye is
2 ticks wide.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019506478
Original commit date: Tue Mar 12 10:59:31 2024 -0700
Change-Id: I2e77508770c03739a9f4eb98034fce8065422a01
Original commit hash: a47907bc4a274e9a524a2dae248e6294a6cca087

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: cbf40d53359af01f14f32066564b726ebad0014d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:34:30 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:02:54 2024 -0700
Change-Id: I7fffa44ea2ec91349aec2295b25a97087b4c064a
Original commit hash: 0a0abde02c5a797b0a19dd7081993e67f9c7e8d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 77b01ca7ce62167e74a670bc7baf5c2583210de0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:34:20 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] System happen memory training cannot finish with 48GB RAM

[Feature Description]
This is porting from RPL. Memory scrubbing didn't cover non-power
of 2 capacity. Add non-power of two size DRAM ECC clean support.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019517091
Original commit date: Thu Feb 22 09:34:55 2024 -0800
Change-Id: I95f83d36b872139864f1180a021a1008e060d07a
Original commit hash: d6e8f1e1ee65ab569e9c56e1d1c84caf8ba6b864

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h

================================================================================ 
Commit: 3aafe426c04081ca874dafdb372d9fa9427fa4d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:34:10 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:02:27 2024 -0700
Change-Id: I62dc06100a1bdb86875b09c6eadff81b8b130c3e
Original commit hash: ae6118d9329f00a30ea6f4d671c57acc15ad5d5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 02508ea93c3add6a3babfb9a80c64f052776ff9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:34:01 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-H | DDR5] CCC Power Training Boot Time Optimizations

[Feature Description]
CCC Drive Strength sweep range changed to +/-2
Limit ranges of DimmOdtCAGroupA to 0:1 and DimmOdtCAGroupB to 5:6
Update CMD/CTL/CLK Slew Rate update range -3 to 0 for CCCSComp

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019570749
Original commit date: Tue Jan 30 21:59:47 2024 -0800
Change-Id: If6b0f3912ff6f39ac50a1094a14e67e103c3c973
Original commit hash: 234f8bff99d20b61b02bec08fe68c739d7e020b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 51d9c930c342b68b678a256c70c167be1b21d912 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:33:49 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:01:56 2024 -0700
Change-Id: I35455d0ed0d6e9c04e75511a735a3c3825984d49
Original commit hash: 04c584af65c2760ced1aee545f47d68fa5056406

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: caa9d6eba7cd31cb2d9521da92f96c67e01d03c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:33:40 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Update ECT CMD Normalization to run per-rank

[Issue Description]
There was some asymmetric ClkGrpPi and low CmdVref RMT DDR5 2R
observed on customer and rvp platforms

[Resolution]
Remove the 2DPC algo restriction to allow 1DPC to execute as well

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019547065
Original commit date: Fri Mar 1 14:38:18 2024 -0800
Change-Id: Ia0c8288ec65a46b89713ce68f8622d63e44f5306
Original commit hash: b4e4e979d76d2394caed4d86de5746e0415f0c42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 44852e211e3b40d0983d86461301d405441eb6ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:33:30 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:01:32 2024 -0700
Change-Id: Ib11de68b93779afdb4d1fbf63466171abce2d0bc
Original commit hash: 1f1bf87b61d67a6cb1dac1801b75302e81c73197

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 43faeeb764744adb1ae940742e16b3d346c103a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:33:21 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] SODIMM 2DPC SAGV update

[Feature Description]
SAGV update for 2DPC SODIMM:
SODIMM 2DPC 1R (0R1R) 3200G4 4800G4 4000G2 4800G2
SODIMM 2DPC 2R (0R2R) 3200G4 4800G4 4000G2 4800G2
SODIMM 2DPC 2R (1R1R) 3200G4 4800G4 4000G2 4800G2

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 16023506091
Original commit date: Thu Mar 7 15:01:25 2024 +0800
Change-Id: Ie8877bdf1cbd03e49bb9cecca3a9f49666c9b304
Original commit hash: 4291ac98c65510288f91f8ad09742991d7d649a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: ae29dabbe64bb19a246c14d649ad14e8f51a5c98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:33:11 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:01:06 2024 -0700
Change-Id: Iffc13cc4dc418e2bf0bc398543edd9a301061cc5
Original commit hash: 204c25bdfcc3c0669fb338a2b825ba4c8bc634c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 53a05c7b7363457a56ddff9f2ef8cf33a71a5755 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:33:02 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP5] Boot Time Optimization: Disable Functional DCC DQ\DQS

[Feature Description]
(1) MRC must disable Functional DCC - DDR5 DQS (FUNCDCCDQS) by default
(2) MRC must disable Functional DCC - DATA DQ (FUNCDCCDQ) by default

EV found that these algos produce results that provide no benefit to
margins compared to earlier DCC calibrations. These algos will be
disabled by default as a boot time optimization.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
U, H

Hsd-es-id: 22019425833
Original commit date: Wed Jan 31 13:47:48 2024 -0800
Change-Id: I93e5ecf8bae75a16a04435acb1f825caf01c1195
Original commit hash: c77a5589cc96c4c1de859e13e62bc3b085cb6622

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: c0aa49f19f9e9a12060a5ec969142e5274bdc835 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:32:53 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:00:39 2024 -0700
Change-Id: I27ba4bb503974cb7b6496cf3d91c4c48eebe1f07
Original commit hash: f715aec0fb859ff7e14ef7a8e83ac0ba8cf437c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 507328940b6a72979ef6234d57df0c6f91112b08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:32:43 2024 +0530 
-------------------------------------------------------------------------------- 
LP5 Write Drive Strength Boot Time Optimization

[Feature Description]
(1) MRC must disable Write Drive Strength by default on LP5 configs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H, U

Hsd-es-id: 22019582670
Original commit date: Thu Mar 7 08:33:29 2024 -0800
Change-Id: I45a6c4293cbb76020f2af812f4ae238122615a57
Original commit hash: b73eb8e7a9e0a80a65fa28bb7046577bbe2b2942

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 40c70a7aaf8abc75a4745f64697f8f51baa48533 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:32:34 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 11:00:15 2024 -0700
Change-Id: Id297372d1d728ef25000f255f4834a167c2c1310
Original commit hash: 2c60506272ef1638f2ee645a07ebdb42e76e7cbf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b390deaef138991869dcaf3b52871f72d015cc21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:32:25 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] LP5 Row Hammer RAAMMT calculation when 2 ranks are populated

[Issue Description]
For LP5 Row Hammer function, the current calculation flow for
RAAMMT would give different results, for example when there are
two ranks and RankRAA have the same values for both
ranks.

[Resolution]
Move *RAAMMT -= 2 out of the rank loop.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
LP5

Hsd-es-id: 22019570791
Original commit date: Wed Mar 6 13:41:41 2024 -0800
Change-Id: I58a1205d8b9c4fd4c05162776df4eeb21b153ede
Original commit hash: e5f533952a73b203a97a84efba10554955227139

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: d5f7b8b8aafe835c249d4fca10acb3f02f663dc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:32:15 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 10:58:57 2024 -0700
Change-Id: Icce657cc8dcabacfeaceb3be775e026ac5968541
Original commit hash: c837bcbe54a2eb0538dea2d23a51d9cfca35f66d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d3793b4c46c1e0e7b830e53b52feea23b88efba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:32:06 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL][P,H][DDR5] MRC RMT Retrain limit CMD Timing Increase

[Feature Description]
RMT CMD timing retrain limit needs to be updated from 9 to 11.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019585465
Original commit date: Thu Mar 7 17:57:44 2024 -0800
Change-Id: If831f9e9547f57731729f9ec1cda3ea07cfbb0e6
Original commit hash: 60693e031c8bee9e6eb13f2d447f34f1d3aa5772

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 5f073575c00084b06bf9972448f146a60d82bb77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:31:57 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 10:58:33 2024 -0700
Change-Id: I19a17b56b4de109ab1b780b7c3f4734641342e38
Original commit hash: fd8984a4ef98593370d365c407e1358c4d145054

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2827f3545d0991d76f9bbb9d7e0a974826d0d27d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:31:47 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Limit Frequency for 1anm Dimms II

[Feature Description]
If the DIMM is a 1anm DIMM, limit the DIMM Max Frequency

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, P

Hsd-es-id: 22019573437
Original commit date: Wed Mar 6 09:32:56 2024 -0800
Change-Id: I60a62513d1874290e99d448cd6e843605ffeb7e2
Original commit hash: 662adcd898323cd9d05065f331906f04e5be9ef5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: de37f2e8a8a51f0b9051f14adf2a3a4f2aee19d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:31:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 10:58:08 2024 -0700
Change-Id: I3d0eb8e895f1a6e17968b82d628d730ef06f52fe
Original commit hash: bba235dcab5230ddea34ce06c83f94ace37f14e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6b93fe7d69ff4de184a188f33a28b80cd22e7d65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:31:28 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] SAGV WP1 and WP2 update

[Feature Description]
SAGV WP1 changed to 4800
SAGV WP2 updated to 6000 for 6400 DIMM

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15015525181
Original commit date: Thu Mar 7 11:49:25 2024 +0800
Change-Id: I8a45ccb81cce1f23ff68372ba59bbb56e6ca3d7b
Original commit hash: 24a657a5b41eb0975ec9f7fe908db64ed781d5dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 72d97378f34d1fb1918af4d17f3439cb29764623 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:31:18 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 10:57:41 2024 -0700
Change-Id: I3f4088bf73ae5bd607f9a6bb75868795b2bf2f7b
Original commit hash: 8177bcb53def47bbc4ff8f786a6534e1611ff53d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c5ddbf312b435ceeaa512e4e60613f4f83d3c16e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:31:09 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | LPDDR5 DDR5] MTL MRC Static Code Analysis WW48 2023

[Issue Description]
Static Code analyze flagged some issues that have accumulated
in the MRC code

[Resolution]
Address every static code analysis

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14021045051
Original commit date: Thu Nov 30 07:28:29 2023 -0800
Change-Id: I0cc04a6ed3e6e475a57c33b71caf9a2d8709f9ae
Original commit hash: ec435001d692e7d565fcd6d366b85edd6e34bace

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 2ed825a009a6194606a740bf96019433145ed744 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:30:58 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.15.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Mar 27 10:57:09 2024 -0700
Change-Id: I928601e09d28235c09c5ee8fa195165ac69b4897
Original commit hash: 92eeb7ad61242a135b1175138cc012d8db7f532a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1675cfb4f5de1af146566b675a2d71a3297b8056 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:30:49 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.14.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Mar 19 00:12:21 2024 -0700
Original commit hash: d1d757d81622d34954c5e59b69e66fc56ea494c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f412260110be8ac453b97947778860b2b871b47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:30:40 2024 +0530 
-------------------------------------------------------------------------------- 
Add SFENCE before MEM CFG lock/done & before saving MC CR values

[Feature Description]
Currently, DPR_HOSTBRIDGE_CFG.LOCK isn't being set
before the BIOS mrc wrapper sets the mem config
done bit. This is due to the MRC utilizing
MOVDIRI allowing out of order CR accesses. SFENCE
is needed to order store operations to ensure
memory ordering. Additionally, only MRC CR writes
should utilize MOVDIRI so we have switched back to
MMIO writes at the end of MrcNormalMode.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019624099
Original commit date: Mon Mar 18 08:36:55 2024 -0700
Change-Id: I4a527f32802630856070525abf8cb7aeec4b9729
Original commit hash: 8246448fc701c902272d54e2b2a4738a9de461a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 795196bdf95116571538b66fa7951ce59844722e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:30:30 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.14.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Mar 18 16:27:03 2024 -0700
Change-Id: Id87bbddf7de60f5ee30e3a4b46e719bf1c62b14e
Original commit hash: a8572fef9f6d33d525021b6eff10ac6d239e6da7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fe1f0ef0f587d81b51f0fc1cd76d726338a6c701 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:30:12 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.14.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Mar 7 09:39:31 2024 -0800
Change-Id: Ica02755952e2b32eaafcffde519feb3b531d3cd2
Original commit hash: 3db9763b1fd15cfc67f3cb132978ff2c7c26b031

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 505750a137bd46661e6e8f5544426b9393efa26d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:30:03 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.28

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Mar 7 09:39:09 2024 -0800
Change-Id: Ia8fee0c9fa27e856a22f29ee02fbdbbacf46b67e
Original commit hash: c18d03c2d38b439402d9ae306f18e2cab172ab5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c74d1008ced0e24d03d37d73a85ee080dce0cfe0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:29:42 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.27

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 20:41:31 2024 -0800
Change-Id: Ie13174eb7f5966983cea67f23fafdf187536200d
Original commit hash: 88ff9672d166ce905c6b378b67307e7d0385e92e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e684d3ab0840238555844ccba80f887091fab63c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:29:20 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.26

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:49:23 2024 -0800
Change-Id: Ib407f60ca87acd946211df40b1fdcec3cfa8aeb5
Original commit hash: 9a6c3e161141076f30151f8b4cf713016452a405

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 955c040aace5cdd93a8045e48ac44bcc8238cc2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:29:00 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.25

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:48:34 2024 -0800
Change-Id: I2bed30105633176c408c7f0d76fa0556bbe07362
Original commit hash: 546ea0bcc89293cfb2a692a90e47328d6781f1db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 62a90b1c444987e42afd3e529dc05814e937f559 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:28:50 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Set TLFSMCount=2 for the DDRPHY PLL

[Feature Description]
MRC must set TLFSMCount=2 for the DDRPHY PLL

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019541008
Original commit date: Fri Feb 9 18:24:06 2024 -0800
Change-Id: I712af338a47b738f5f65438e7f853524a9f892c5
Original commit hash: 470652f4ab9ae207f1bd8067fdc780cf3f3f0bfd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: ef246fb0a22bd1b385d912d97c2b30529d01a0d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:28:40 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.24

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:46:51 2024 -0800
Change-Id: I72d381b3d71da02d0f1adff6384bdfb244798ae3
Original commit hash: 8a3d26108948ae2264a5ef1c1c03b142b3684a88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 71abbbbfd65758f2298e1caee0b5a91e276b10ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:28:30 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL/ARL] Recommend ARLH LP5 8400 MRC, set AuxClk ratio to 124

[Feature Description]
This is setting AuxClk ratio to 124 for 8400 data rate.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019538433
Original commit date: Thu Feb 29 14:34:47 2024 -0800
Change-Id: If7c95116544e54c7b7cb20e2a1cb2c38f68928fb
Original commit hash: 5a83b05db504a2cd37de099d08b3bfdb0c182d64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: aaca7c194ae1b42f7f498b156ecd0a44f7c07d7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:28:19 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.23

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:46:22 2024 -0800
Change-Id: I838345daecce82954b08569e35e74b7fd46f8d28
Original commit hash: 8f449edde92c5f8e7bcea09144ea76e9cd5cc5f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d5abf365fc125bc0ffbf7838c281c6c1996a2b34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:28:10 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | ARL | DDR5] Extend knob tREFI to 32 bits

[Feature Description]
tREFI register field can support up to 131071.
vendors report that big tREFI value can improve
both write and read bandwidth.

Current tREFI knob supports only 16 bits.
Add a new tREFI32 to replace old tREFI. Its
max value is set to 131071.

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg,
MeteorLakePlatSamplePkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-S DDR5 OC.

Hsd-es-id: 15015177352
Original commit date: Fri Jan 19 14:55:12 2024 +0800
Change-Id: I8723ee948af33acb763d3e9ca9fb4a4b814d401e
Original commit hash: 21ba5509ba63dd4fc33d749583bc91f88e2c6234

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/Include/MemInfoHob.h
ClientOneSiliconPkg/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: d1f3cead44fe297a02a792b55a2a92a074d6f2da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:27:58 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.22

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:45:50 2024 -0800
Change-Id: I000a5dec22bbd263435b93a9aea65ef36dc24c68
Original commit hash: daaf5c4707e924c9c1cdbc350ec4cc742942a551

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a830c7a8d888de1ca1a56841579eb644d1bf1b0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:27:48 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | OC ] Improve memtest result when OC is enabled

[Feature Description]
1) Need disable periodic comp when OC is enabled.
2) Need disable OpportunisticRead.
3) Change initial TxVref to 78% when SODIMM 2SPC board
is used.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-S, ARL-HX OC.

Hsd-es-id: 16023388779
Original commit date: Mon Feb 26 10:22:56 2024 +0800
Change-Id: I7bc4fb2bcda62efb5013f6fd4296bf96afa27d11
Original commit hash: 36298445d64e843ecfae889b7b6ec0100490b840

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: f5bcabc25be3708a515dcd3a051c727058995ba1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:27:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.21

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:45:25 2024 -0800
Change-Id: Ib270e3fb352fd10860ac7f93dd473cafe55bc955
Original commit hash: c3eb828423aa81644c953e5d5621c74277654b35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f9b8598f78bfb43a132c9cd70b4a3d9601810416 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:27:27 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Adding Mrc Version to RMT and BDAT Structs

[Feature Description]
The bit fields already existed in the bdat structure, we just
need to populate them with the Mrc Version for tracking purposes

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 14021496161
Original commit date: Wed Jan 24 17:16:14 2024 -0800
Change-Id: I987c4d3a4d89f5c24d81ef2ba266cbd3d655bc4d
Original commit hash: e8e7b3eb225b3bc3af19deb3052a362de76d48da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c

================================================================================ 
Commit: ca4fb67d561d6c00f9b429a034b73e98c673e7c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:27:16 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.20

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:44:57 2024 -0800
Change-Id: I54f7bcd54a71e142a16320858ed7355eac6b1d53
Original commit hash: b565da309a253da05aa278cabbe4eb671f9ea587

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 98dfb2c7f8d992f21b11197b76f5b17366fe70c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:27:06 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-H MTL-U | LP5] Use MMIO Writes for DQ7 drive

[Feature Description]
Usage of the MOVDIRI instruction was causing a race condition in
early command training. Even with M/SFENCE instructions, the race
condition persisted. The DQ7 driving for LP5 during ECT was identified
as the problem area where the race condition occurred. As a temporary
fix, the DQ7 driving will go back to using the EDK2 MMIO write
function. Also adds the appropriate NASM prefix since MOVDIRI adds It
as a dependency.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-H/U

Hsd-es-id: 22019419310
Original commit date: Tue Jan 30 08:51:17 2024 -0800
Change-Id: If18dccf123557d6b5aaf883e389674cdc049bceb
Original commit hash: 3defa738969054a1e4e6d51e6c89e1a502147b52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 05623f8bf8b43fdaabdb0ded38dc5fb2f70f81d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:26:56 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.19

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:44:27 2024 -0800
Change-Id: I58c7df27fbf9264a5ec435c0afc45c970aeeb1bd
Original commit hash: ddb028abbeb48327f9d9d6183744d8edaf488af5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 94fa7f447e57f1cde129db7b6f3175f6b1bc45c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:26:45 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5 LP5] MOVDIRI Instruction Register Write ...

[Feature Description]
(1) MRC must use the MOVDIRI instruction to perform 32 bit MCHBAR
register writes.

Additional Changes:
Removed assembly files that are no longer used in the build process.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018584432
Original commit date: Mon Jul 17 16:36:41 2023 -0700
Change-Id: I06bfc770ab7072ff4a691b667276da9531840e57
Original commit hash: fd7aa4483562d626fc43e5f3fb92c933b2e56421

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.nasm
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c

================================================================================ 
Commit: e40d2190a7b6a150e4dd86bd5c74353e000093fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:26:34 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.18

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:43:54 2024 -0800
Change-Id: I625dd745f6ebcdcc76aaa1f935e967cc91537db7
Original commit hash: 0dcb29672bbb1d1fe0e580f518e697bba0f263c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2bcb66ca03be1ed0ca3a1e05648258b5cdd9626b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:26:12 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.17

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:43:27 2024 -0800
Change-Id: I01ce1d16ab4bf9dc730e23e3296288133ae4aefa
Original commit hash: bc2293c7d8a15fdfb8d6e6dd418c61c5623dc94c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 74ecd8e9ded3de9dd716ded31b3133058ee78919 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:25:58 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5 DDR5] UWTC TxVref OEMx

[Feature Description]
Unmatched Write Time Centering isn't always
passing using the default TxVref values. EV has
found that shifting txvref in either direction
by 6 produces more consistent passing results.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019506293
Original commit date: Wed Feb 21 09:54:27 2024 -0800
Change-Id: I6384915dc57de6eeb8096ce282867f5e4ffba403
Original commit hash: 25ded7a6ea57d5f13d43ffb55228f278e9316274

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 25c6e3312ac65671634a645a10b9685ba268b205 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:25:48 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.16

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:43:01 2024 -0800
Change-Id: I4cd89309eb537ad239376aca9ecbed7728cbdde3
Original commit hash: e3cb68239985a05eab687d865cce7acbdd6a8e06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd1a69a49c630bb7120f5c6717c4d8627e8459c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:25:38 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5] Downbin Vendor 8400 DIMMS

[Feature Description]
Validation has noted issues with Vendor LP5 DIMMS
rated for 8400. For now, these DIMMS need to be
downbinned to 7467 in order to pass regressions.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,U,H

Hsd-es-id: 22019513052
Original commit date: Thu Feb 22 10:20:47 2024 -0800
Change-Id: I6166d01004590e43c5a5cee01f5b98e806609e30
Original commit hash: e21292e40d6fe0db0f23491739862b08393a2c59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: 06dc4e11d5dbad02c9e9d181a7a618241f11569f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:25:28 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:42:34 2024 -0800
Change-Id: I9467fbd2f6d12e38bdfbafc90a46ccc1fdc299eb
Original commit hash: 3b14dcc9b62ff3bb102b9163e36fb2c29dcc28ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d973f18766b8271c2221bf1b09ec2c53fe67a94f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:25:07 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:42:09 2024 -0800
Change-Id: If35668254e37ed4109009da55bd1fa60f81eb411
Original commit hash: 57648689ced8807591d4a8551a8d2e3f28b9eb2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 245e40b2e335f2a8ab18782e66becdd79199dc3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:24:48 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:41:44 2024 -0800
Change-Id: I7e7a8871786562caf2806d395a92bbcfcc310573
Original commit hash: 39382e2af81f273c4c004689d021cd2bd4e16f97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9fbc1d04371730e83b7841f76cd38c55ba42fe34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:24:38 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Early Write Timing Centering 2D fail on ECC byte

[Issue Description]
Early WrTc2D fail due to no margin on ECC byte
Early RdMpr2D checking invalid bits on ECC byte

[Resolution]
This is due to MAX_BITS (8) is being loop but ECC byte only has 4 bits
When looping MAX_BITS, should check available bit using MrcBitExist
Whereas CPGC for ECC bytes, check only first 4 bits

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15015240324
Original commit date: Fri Jan 26 17:02:18 2024 +0800
Change-Id: Ifdf956b4fa508f5b484ac1151885437ee379158c
Original commit hash: 018748c746f1b5d3ef02a1c1ba935e164564329e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 4392ebe8d08015aa5403f6fb0a85b2bcc26e58cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:24:27 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:41:16 2024 -0800
Change-Id: Iacd314057851e93fc74f76588b28325dd785a7f0
Original commit hash: 27ec8f4ea932dbaf7823598f1ff68a0ea4f14d99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aee3edb48286a49b4226043e4a274df9f5955330 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:24:17 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-P | LP5] Enable 8400G4 as max freq

[Feature Description]
MRC must set 8400G4 POR as max freq

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-P

Hsd-es-id: 22019492346
Original commit date: Thu Feb 22 14:43:50 2024 -0800
Change-Id: Ia4465c222dc449c6d9d26804062e30723524afcc
Original commit hash: 6ab7f3a077a34b8232cb4a05a595057d4b873dfe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 21040009db92226ba7c97ab87c960f7f8ef455ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:24:07 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:40:50 2024 -0800
Change-Id: I3b9f550de749069419f7c76f8bb5d9b9e92a9d39
Original commit hash: d31651cc2b01cddb615578e028049be01dbe9322

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 06d070748eae9500a3fd651d4fb13e906c53dccd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:23:57 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-P | DDR5 LP5] Enable max freq and update SAGV table to POR

[Feature Description]
Enable max frequency on ARL DDR5/LP5 and update the SAGV tables as per
ARL MemSS spec.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-H

Hsd-es-id: 22019492324
Original commit date: Fri Feb 16 22:49:36 2024 -0800
Change-Id: Ifd9d13602a995fdaf18b1a5e6bdd08f3d72b54c3
Original commit hash: d47aad8342a65a88328d9781bd61a25ea4a2c561

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: ced41d8f7ed408481007e6fa125b586a654fc93e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:23:47 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Mar 1 16:40:16 2024 -0800
Change-Id: I6f88550a0e52f695226e6b16c7fba56eb9ba971b
Original commit hash: 8504584a01740345f2715899b1f53ea8f9e52f5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 41b6db29cc4b10e72754ce9bc93a99fe70c37803 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:23:37 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-P | DDR5 LP5] Update CPUID for ARROWLAKE_MOBILE_Z0

[Feature Description]
Update MRC ARL-H CPUID for
CPUID_FULL_FAMILY_MODEL_ARROWLAKE_MOBILE_Z0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-H

Hsd-es-id: 22019498292
Original commit date: Fri Feb 16 17:30:54 2024 -0800
Change-Id: Id15edef9998145ef266857c7d9071b725ea33cf0
Original commit hash: 524863c1c3e20a7e1fc3d554c67c270811930ad7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: d133ebbe4402571547c7621e720774cf4e687b0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:23:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:49:36 2024 -0800
Change-Id: I61b8c3015dd771c580ddaa6e560a87fe6e586ccc
Original commit hash: be4c80764b1134528f392150cf3c47eee9a06922

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0b34b2f4575da70d3effc8f3df503815d41d5827 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:23:14 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | LP5] MTL LP5 Guardband for VccIo/VccClk

[Issue Description]
The 40mV guardbands for datarate 5600 and above would cause some LV
LVR output voltages higher than pre-Si target.

[Resolution]
Add a 85mV guardband for LP5

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22019462650
Original commit date: Thu Feb 8 10:59:08 2024 -0800
Change-Id: I6f5ad1ae3293e89c79cdc0cae2cec5b7e333688c
Original commit hash: b5484203b04808ab294a88db41edd306aee9cee1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c11d0b31844228a081ad4ac72f22289ce4aa5160 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:23:04 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:49:11 2024 -0800
Change-Id: I879665931482b4ec65a17218a1d81ba3c17269a4
Original commit hash: a812f12fa390b8eeb348fad705e07b8f0141fa60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 40139dbeff36a3fbc1b9c6e495f2b2a923e120ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:22:54 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Add RefPi4XOver FSM run at target VccSA...

[Feature Description]
While doing the 1D RefPi sweep at Vmin and Vmax,
run the RefPi4XOver FSM at local voltage before doing the sweep.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019404819
Original commit date: Mon Jan 22 19:25:58 2024 -0800
Change-Id: Ib5a957716f9e57b95e8bcf4412cae4a9ea7093d0
Original commit hash: 8f32cb1cc161aeff41e2adeb6f972844aa3e9a6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 4c04b0818627b4aff6b8816ffc13543682e24ca8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:22:43 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:48:45 2024 -0800
Change-Id: Id30e2982139fdf5e31f32db9140b181e7e19c44d
Original commit hash: a4d8345e2558108a6250013db26d861307fa2843

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a4f2533c11fb6a019cb6301045aa5f3710b5d170 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:22:33 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] PerBit ReadMPR to resolve Unmatch Timing Centering

[Issue Description]
Unmathcing Write Timing Centering Failures were due to
per-byte Read MPR and could cause the eye to be too small.

[Resolution]
Change Read MPR to per bit

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019352966
Original commit date: Thu Jan 18 13:13:26 2024 -0800
Change-Id: I0115a4ce88b7e10cd8ea1d404856be3c79c7d150
Original commit hash: 32958db5b40a9b3d69d9e95067700c52a39f6cda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: fe5b91bec5927bc39d10ab49f63edc887a594978 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:22:23 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:44:58 2024 -0800
Change-Id: Ic10d78d426ac2aec1bdf785f12d3529be2c8e037
Original commit hash: 5e08170050ce056b056a3a0fd6382bf8785fbb79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f7658d0d2a1880aee4dc69902ceac7432567698 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:22:10 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP5] Add 2R feedback to REFPI training sweeps

[Feature Description]
Updated RefPi & RefPi4Xover Offset sweeps to utilize feedback from all
ranks in the channel instead of just rank 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
U, H

Hsd-es-id: 22019367852
Original commit date: Tue Jan 9 17:34:32 2024 -0800
Change-Id: Ia1bdd581c5c66e21cd87c2c8b033ad513913127b
Original commit hash: 0ba99eab88570385ad869cae4cbb020a9e47803a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0d00cd488f4d8c44ed5c254abf38247c9629af0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:21:58 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:44:13 2024 -0800
Change-Id: Ib06cc7e6af862a23a906ca92ba2231dafaf35f08
Original commit hash: ad2a87131f72685d663723916b90d797d2010cbd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0912f2ab51c870d595ac7766c50308a9c325b812 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:21:48 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] RefPi RMT CMOS option for adjusting RefPiOffset to detected edge

[Feature Description]
Updated RefPi RMT to adjust RefPiOffset to detected edge via CMOS option

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22019221427
Original commit date: Mon Dec 18 15:01:26 2023 -0800
Change-Id: Ie98fc480146c66fc7156b9fef10ff9d1d53c7e84
Original commit hash: 7a409c0f52811decc9430fbe267c8ca15cd44233

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h

================================================================================ 
Commit: cc6f0b64f3c6c8545ca363921281b6c51d687910 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:21:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:43:45 2024 -0800
Change-Id: Ib31ccb3cc1cf08f17f054029a43360ed61cc4711
Original commit hash: d932fe3db6a035e35863ed60a5731adcc0ce2674

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 045602715c5e098408c7144ff54d041e17023e76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:21:26 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] RefPi Optimization flow update for training Vboot

[Feature Description]
Updated RefPi Optimization to train at Vboot first with multiple
iterations and removed the multiple iterations at the end of the flow
Also added RefPiOffset 1D sweep at Vmin and Vmax

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22019221673
Original commit date: Mon Dec 18 15:56:09 2023 -0800
Change-Id: I3a4edc2e976211263ebbaf18941be69466c6d316
Original commit hash: 32c84b26cdb3f69c5d157fc7dd7ce6503a0e5bfc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 4695021c95d936049628bcd3e8c784accb52aec7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:21:13 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:43:09 2024 -0800
Change-Id: I3ec6bf6286c5fe93a5cedfbf646c3bf18d11053d
Original commit hash: 4f5a3c998e729b91f2cc3da29256117469469949

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1aef6e35cb9c724ecbcae8ff286f7616f4106521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:21:01 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update RefPiOffset sweep w/ 4-tick stepsize

[Feature Description]
Updated MrcRefPiFunctionalTraining1D sweep to default to a stepsize of
4 when RefPiOffset and 2 when RefPi4XoverOffset.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22019221229
Original commit date: Mon Dec 18 14:36:42 2023 -0800
Change-Id: I58b72268229afc786f9c9579f458de421fc562e4
Original commit hash: dd1c64e88f91e6e7b9c0194e1a44221cf3c5621b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: e8624dc06311907d8bd78c79ad328b375e9cb90e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:20:49 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 23 12:41:21 2024 -0800
Change-Id: I77607ea70c582e15922c046db9d07f4a0a96fc7c
Original commit hash: 8e09f647f1ce6ae9eec96b3c1297a06e5af5d24d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0552625703b64b8d0d911bad99c29d5516ed1447 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:20:37 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RefPi 2D DLL Reset & Relocation

[Feature Description]
- Added Jedec Reset to end of RefPi Optimization flow.
- Added a DLL reset at the start of every Jedec Reset in the
RefPi Optimization flow.
- Relocated the RefPi Optimization to run after Comp Optimization

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019189735
Original commit date: Thu Dec 7 15:30:28 2023 -0800
Change-Id: I3eab5d40f3db4fdbbb7c468016ce94bbb62dd0da
Original commit hash: 0b51e83bddfaf495a249b92a9e33ace3f2ee3260

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: e14344bfd4fe9f0ad7d32b5685dcb444944a5ca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:20:25 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 9 14:55:33 2024 -0800
Change-Id: I8b0cb906ea98ff199c78709fd616136eaaed2f8a
Original commit hash: be05be321096b76123e9539b63189b276b579418

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e6843fa08786e300b231cdbd61ed2c4ac5581050 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:20:13 2024 +0530 
-------------------------------------------------------------------------------- 
Implement RefPi4Xover Vmin TempCo based on Data Curve Fit Equation

[Feature Description]
Implemented an updated RefPi4Xover Vmin Temperature Coefficient
based on two variable curve fit equation for data collected on
post-silicon platforms. The temperature coefficient is now calculated
based on QCLK Frequency and VccSa Voltage.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019169206
Original commit date: Wed Nov 22 17:04:59 2023 -0800
Change-Id: I4b13af276c33575a5a2dc7941bb79ab5f0d2808e
Original commit hash: f8d45b5549e5659d106bfeba791d524c563ec630

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: a20a0dd552ad5336ef4f7a7525cbf4bde0cb1375 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:20:00 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RefPi Optimization Functional Training

[Feature Description]
Updated RePi Calibration Optimization to RefPi4XoverOffset edges found
on system through 1D sweeps of this parameters.

RefPiOffset static edge calculations are still used for final RefPi
setting calculations.

The the range of RefPiOffset and RePi4XoverOffset settings are
individually tested at VccSa Vmin and Vmax using a 2D sweep. The 2D
sweep consists of:
1. Outer 1D sweep which finds the left\right edges for a given RefPi
parameter. The parameter is either RefPiOffset or RefPi4XoverOffset
2. Inner 1D sweep which runs a CPGC point test at each
Write Leveling Timing offset between -28 and +28 in steps of 4.
Write Leveling is TxDq & TxDqs on DDR5, TxDq and WCK on LP5.

On LP5, the MC CKE is toggled during the RefPi register writes in the
RefPiOffset and RefPi4XoverOffset 1D sweeps to force a WCK sync.

Additional Changes:
- Split 1D sweeps into separate phase and run with Vboot RefPi settings
to avoid speckles seen when the RefPi FSM is run at Vmax.
- Added Unit Tests for new helper functions
- Use 3tCK read preamble for 3200

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019169206
Original commit date: Mon Oct 9 01:27:36 2023 -0700
Change-Id: Id70f8f81ca4487d70f9389cbee2c73fab8f5b1b5
Original commit hash: 70adb91a6483cbc8f7e68943b32dc871a65c74f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h

================================================================================ 
Commit: 9830d58f78095cc09addff4ec4684622d5df7bb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:19:48 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RefPi RMT

[Feature Description]
Added RefPiOffset and RefPi4XoverOffset 2D sweeps to RMT.

The range of RefPiOffset and RePi4XoverOffset settings are
individually tested at VccSa Vmin and Vmax using a 2D sweep.
The final margin reported is the composite result of the eye
seen at Vmax and Vmin plus the max (worst case) calculated guardband
for the system temperature.

The 2D sweep consists of:
1. Outer loop that sweeps the RefPi param (RefPiOffset or
RefPi4XoverOffset) across the range of register values as an offset
to the programmed setting. The sweep is done in steps of 2.
This sweep modifies the offset values in the following partitions:
- CCC
- Data
- VTT
On LP5, the MC CKE is toggled during the RefPi register writes in the
RefPiOffset and RefPi4XoverOffset 1D sweeps to force a WCK sync.

2. An inner loop that runs a CPGC point test at a range of
Write Leveling offsets from -28 to +28 from the trained values in
steps of 4.
Write Leveling consists of TxDq and TxDqs (or WCK for LP5)

Added BDAT Schema 6C support to publish RefPi RMT results.

Added CMOS option (0xE1) to adjust the RefPi4XoverOffset based on the
closest edge (where positive number is how much inside the eye to adjust
by and negative number is how much outside the eye to adjust by)
Example:
Closest Edge is -30:
CMOS option is -2 then RefPi4XoverOffset is adjusted by -32.
Closest Edge is +30:
CMOS option is +2 then RefPi4XoverOffset is adjusted by +28.

Additional Changes:
- Fixed bug in VTT Partition GetSet Multicast. These GetSet enumerators
were implement using the "Strobe" GetSet argument which is always
limited to the maximum number of bytes on a channel. On LP5 this was
always limited to 2 causing only 2 of the 4 VTT partition instances
to be updated when GetSet multicast was used.
- RefPi\RefPi4Xover Offset 1D sweeps return results assuming the
passing region can wrap around.
- Added MrcPrintf support for string printing with left justify and
right justify padding.
- Added LP5 Write Leveling (WCK) margin to RMT.
- Added Unit Tests for new helper functions
- Updated LocalStub to support VccSa request re-try.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019169206
Original commit date: Mon Oct 9 01:27:36 2023 -0700
Change-Id: Ibd2e336195dbcc310b51c92bf87d693d8ce2fd50
Original commit hash: c3f9e1bedb4b939faea493e13822663891dab722

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommonPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 99534985056c856f6e5f64fd2ecb90e9fb6d8a4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:19:36 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.13.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Feb 8 23:41:38 2024 -0800
Change-Id: I4a85990a94079edad4f80124a24faf93306196fa
Original commit hash: a6affcc609689c6e6c6d509685f16739449f8a57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1ce412aefeabf5cf4477c02083c5e2eab1173964 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:19:25 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.12.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Feb 8 23:41:30 2024 -0800
Change-Id: I5ed5988dac575bf0e5beefe4a11df86899a47078
Original commit hash: db82972e1ddb67d3bc59f066ca2aaca386eed33c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fc10b8f2a1428cfdf8a15cc0e737a2e3b170185e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:19:15 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.11.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Feb 8 23:39:45 2024 -0800
Change-Id: Ib11a25ba26c4dbfd2570bd9d02c636f2d86025d1
Original commit hash: c547c6906d3dd0807b92f8147bf57b243c7925e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4dd3badee2736233db3ebfe7aa3f3497d78395cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:19:05 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4124_84

Hsd-es-id: N/A"
Original commit date: Tue Mar 26 20:41:23 2024 -0700
Original commit hash: 7b79c02377fca7615ef82c859eb5a5638cb0c936

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bc2c3dad3d992800ea49e59c9255930ad09b62d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:18:55 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O][MTL-S][SPI] SPI DMA WA#1 fix

[Feature Description]
Warm reset notification callback
Removing timeout modification

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib

[Impacted Platform]
MTL-S

Hsd-es-id: 22019222328
Original commit date: Fri Jan 5 04:05:26 2024 -0800
Change-Id: I36401916bb4099e661d85b051e6736a44762bbf3
Original commit hash: 2cc166040b91755da3110b1faafd2954410e1643

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiMtlSocInitLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPei.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: 733180cc53a58d9829b13b10c972197772c5c5e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:18:44 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4124_83

Hsd-es-id: N/A"
Original commit date: Tue Mar 26 10:45:06 2024 -0700
Original commit hash: 9d884a8910d4fc8d6040b083db1bf92a3875ed86

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 32691bed80316aef83117c71bf711977aea69c54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:18:34 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4124_82

Hsd-es-id: N/A"
Original commit date: Tue Mar 26 08:05:35 2024 -0700
Original commit hash: 1201cd03e8d214f94e1f56962f156195e75bc1b1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f4591393f422a52418d232d5dd899aeaa1d17814 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:18:23 2024 +0530 
-------------------------------------------------------------------------------- 
Observed DXE_ASSERT at PC 1096 with the Debug BIOSv4124_81

[Issue Description]
System assert at Retimer GPIO assert function.

[Resolution]
Update the "VpdPcdBoardRetimerForcePwrGpio"
for the specific file.

Package/Module: BoardPkg

[Impacted Platform]
ARL

Hsd-es-id: 16023654937
Original commit date: Mon Mar 25 20:01:19 2024 +0800
Change-Id: I947bcf9355831d536ff9f93c34056685133e601f
Original commit hash: 95b59571e585a796932151b057a8213f920153ea

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc

================================================================================ 
Commit: 450703c2b595f69cf2c13b8fa47fc9d536cface3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:18:11 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Bios v4124_01 External_FSP_Wrapper_BKC_Debug build failure

[Issue Description]
BKC Bios 4124_01 is build from 3471_89 Bios and FSP binary from
4124_01 Bios. PcdI2cPostCode is defined in FspPkgPcdShare.dsc file
which is part of FSP code from 4124_01, so it will be present in BKC
source. PcdI2cPostCode declaration is present in SiPkg.dec.template.
But it wont be present in BKC source as it using 3471_89 source. So
build failure only for BKC builds.

[Resolution]
Adding PcdI2cPostCode only for Embedded build in FSP code.

Package/Module: MeteorLakeFspBinPkg

[Impacted Platform]
MTL

Hsd-es-id: 16023654809
Original commit date: Fri Mar 22 17:23:29 2024 +0530
Change-Id: I0313a40421e465eb5566b3812c7e0b7231e188f5
Original commit hash: 39efa97d2d78ae374d8bc975c7ef4e6dcdcabe1c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/FspPkgPcdShare.dsc

================================================================================ 
Commit: 68bfca297041ae8f73d323f40f10c1c2fe819cf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:18:01 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL][ARL] Increase Bios Guard AP thread timeout value increase

[Issue Description]
Inside Bios Guard SMM handler BIOSGUARD_AP_SAFE_RETRY_LIMIT
macro value has been retained from previous platforms.
This could have resulted in unexpected failures during
sending AP threads to sleep before invocating Bios Guard
module execution on BSP under typical conditions.

[Resolution]
Macro value has been extended to avoid the AP timeouts on
reference MTL/ARL boards. The value has been chosen in a way
to provide support for multiple customer configurations, still
ensuring there is no responsiveness impact to the platform.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16023434560
Original commit date: Thu Mar 21 07:33:30 2024 -0700
Change-Id: Ibeae4da386fbd0cfa696f93bd488880a22b1d553
Original commit hash: 99b6949bb743c774ba9df22e9f388f3b8d9e75d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.h

================================================================================ 
Commit: 34b9e77afaf7fe7b1b015972072ec15730255541 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:17:50 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4124_81

Hsd-es-id: N/A"
Original commit date: Thu Mar 21 13:19:39 2024 -0700
Original commit hash: 5eef96e6d2e820e35bf0122f338035c02016493b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e12b04551c0c33edd900b75fba6e10f7633ea27c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:17:39 2024 +0530 
-------------------------------------------------------------------------------- 
Update BiosId VERSION_MINOR to 80

[Feature Description]
Update BiosId VERSION_MINOR to 80

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: NA
Original commit date: Thu Mar 21 11:48:14 2024 -0700
Change-Id: Ia96e3452e9714ca40a53da28b2acfff7d93408f0
Original commit hash: 25210899c302ac4c2fd8a613480fa8e5ff109861

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cae6c8c221473f521e030afee74ccf2591ce3883 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:17:29 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4124_01

Hsd-es-id: N/A"
Original commit date: Thu Mar 21 11:15:53 2024 -0700
Original commit hash: 8f417b5a3b9672b054289795bad67ddb77ef0878

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d905f23b05be6a40020081a3c74047b17028959f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:17:18 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4124_00

Hsd-es-id: N/A"
Original commit date: Thu Mar 21 10:45:10 2024 -0700
Original commit hash: af9fffc9f6a418a4fa5d9fbec35a5d4d6d530112

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4eacb2e12712d8d4f7a5174cc9cab892e7984724 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:17:07 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] LPSS D3 on OS handoff fix

[Issue Description]
There are unexpected interrupts triggered on S3/S4 cycles
during OS boot.

[Resolution]
Added missing code that places LPSS devices in D3 before
handoff to OS.

Package/Module: ClientOneSiliconPkg/MtlPch/Dxe

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 15015685064
Original commit date: Tue Mar 19 15:54:37 2024 +0100
Change-Id: Icc5dbe4220788ad8164e7336f576ab520b9b9016
Original commit hash: 69b5447198640d2e72f562490f3a789417014e66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchSerialIoDxe.c

================================================================================ 
Commit: f5930809e064d285f797781d4dc73fbfad520990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:16:44 2024 +0530 
-------------------------------------------------------------------------------- 
Add I2C post code support for non-port80 use case

[Feature Description]
Enable a PCD controlled option to control postcode for MAX device
via serial IO's I2C instead of default port80 option. Tested working
on MTL-P with port80 when PCD is default off, and working on MTL-PS
with MAX device when PCD is turned on.

Package/Module: postcode

[Impacted Platform]
MTL

Hsd-es-id: 15013916734
Original commit date: Wed May 10 16:02:53 2023 +0800
Change-Id: Ie4ed7244ce53d120c87631cbf04b7f6a2eb35107
Original commit hash: 89921f8ebc7c073abd81ce671744ee19f474b908

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Include/SmmPostCode.h
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHubSmm/BasePostCodeLibPort80TraceHubSmm.inf
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHubSmm/PostCode.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeFspPkg/FspPkgPcdShare.dsc
MeteorLakeFspPkg/FspPkgPcdUpdate.dsc
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc
MeteorLakePlatSamplePkg/PlatformDxeLib.dsc
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: af8c76c3460059eeb1a020c92d19873e4fc1c2fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:16:29 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Remove redundant code about Resource Priority feature

[Feature Description]
Remove redundant code about Resource Priority feature.

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
ARL

Hsd-es-id: 15015684018
Original commit date: Wed Mar 20 21:30:33 2024 +0800
Change-Id: If6457d30827acd821fc1bc02c0ed40687a39becb
Original commit hash: 0c5b78bc80b8ff45a301f50024a5bbceec1002e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: 90af79c4fd0fdff7b17d23b1f316550cc6da5946 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:16:18 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Remove Simics conditional check for Resource Priority feature

[Feature Description]
Remove Simics conditional check for Resource Priority feature.

Package/Module:
ClientOneSiliconPkg/IpBlock/CpuPowerManagement

[Impacted Platform]
ARL

Hsd-es-id: 15015684018
Original commit date: Wed Mar 20 21:07:33 2024 +0800
Change-Id: I1d4e42f6be91093974d0552d0fc951a5a429e96f
Original commit hash: ef635a5cee0f2a67a31a9226a4146add10a4064e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c

================================================================================ 
Commit: e709b2601981e7c838bfc6deab9ba406e7c17dd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:16:06 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O][MTL][ARL]SCS configuration menu page is empty

[Issue Description]
SCS configuration menu page is empty in H and S config

[Resolution]
Suppress SCS Configuration menu for non POR Config

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ARL H , ARL S, ARL Hx, MTL H

Hsd-es-id: 16023575209
Original commit date: Wed Mar 20 19:33:34 2024 +0530
Change-Id: I0dd40f1482b97b316075e460b83cdc8a9589e3b4
Original commit hash: 75de9326d610deb8c991fdca861e2d8073e7864b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 301fb29aec13089d72a5831f47b80778140e0382 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:15:54 2024 +0530 
-------------------------------------------------------------------------------- 
Add AUX ORI override for ARL-H T3

[Issue Description]
Miss AUX ORI override for ARL-H LP5 T3.
This caused flipped display is not
enumerated.

[Resolution]
Add AUX ORI override for ARL-H LP5 T3.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ARL-H LP5 T3

Hsd-es-id: 15015681630
Original commit date: Wed Mar 20 15:35:29 2024 +0800
Change-Id: I58d8655a90a27f52431c4e6e7c95d44b356d1e01
Original commit hash: e4aa11219812f630c8922e9f4c54be44af4999b4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c

================================================================================ 
Commit: 8a518cc99092ca6a56230cfd191b6ce77f319f02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:15:43 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4123_01

Hsd-es-id: N/A"
Original commit date: Wed Mar 20 21:31:31 2024 -0700
Change-Id: I8051c10992492256afc49ad1b8eb60798296d18b
Original commit hash: 2e91faef354b15ad1a78626d5b82f9d814d41160

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d9081c0eb03264f7fc1b0f8177eb64100cd275f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:15:31 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4123_80

Hsd-es-id: N/A"
Original commit date: Wed Mar 20 18:16:58 2024 -0700
Original commit hash: bf4ecb8868978f0d644f639eb32c6d4a63061f43

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d9c0e0770d038d46a822bf671c892f611aeb2126 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:15:20 2024 +0530 
-------------------------------------------------------------------------------- 
Update BiosId VERSION_MINOR to 79

[Feature Description]
Update BiosId VERSION_MINOR to 79

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: NA
Original commit date: Wed Mar 20 17:33:55 2024 -0700
Change-Id: Idcd7ace028014c4819da60838f45f766abd1a017
Original commit hash: 1abb09820d6eb7e289f346957e97256489448ef9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5a743489d65fa7737f3b8496641061846b89d2c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:15:07 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4123_00

Hsd-es-id: N/A"
Original commit date: Wed Mar 20 14:12:55 2024 -0700
Original commit hash: b6d635e710033781d29d3bc01bcb8d58474d209d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: dfddd336feb18b968642d25be90ab0d00ea82401 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:14:50 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Fix DXE I2C driver for MTL-S

[Issue Description]
DXE I2C driver does not bind on PCH I2C controllers.

[Resolution]
Fixed the code to use correct functions in case of MTL PCH.

Package/Module: ClientOneSiliconPkg/I2c/

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 15015685064
Original commit date: Mon Mar 18 16:57:01 2024 +0100
Change-Id: I983f10aab62dc6a01b3fc03c01f75e1a1ab04c9f
Original commit hash: d3f7576b0ab2e1b6d08bd00eba92f5871f0d8b06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmSerialIoAccessLib/PeiDxeSmmSerialIoAccessLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmSerialIoAccessLib/SerialIoAccessLib.c
ClientOneSiliconPkg/Include/Library/SerialIoAccessLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c

================================================================================ 
Commit: 5fd4028900a3731a0b82f4a40b3082bad6250e11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:14:38 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] LPSS D3 on OS handoff fix

[Issue Description]
There are unexpected interrupts triggered on S3/S4 cycles
during OS boot.

[Resolution]
Added missing code that places LPSS devices in D3 before
handoff to OS.

Package/Module: ClientOneSiliconPkg/MtlPch/Dxe

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 15015685064
Original commit date: Tue Mar 19 15:54:37 2024 +0100
Change-Id: Icc5dbe4220788ad8164e7336f576ab520b9b9016
Original commit hash: 0b0ccfa2315743d4258b0120c4ce1fd442ab335c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInit.h
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchSerialIo.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchSerialIoDxe.c

================================================================================ 
Commit: cd8a4b5e08bf83e8c8c6df12325f1ac103c15995 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:14:25 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL]PS2 KB YB Observed in DM after WR S5 cycle.

[Issue Description]
PS2 keyboard YB observed in DM after WR S5 cycle.
LPSS and EC UART console redirection is not working

[Resolution]
VarConNull will stay false
if both ConIn and ConOut are NULL in the first place
add one more if condition to fix it

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 14021948852, 18037484462
Original commit date: Tue Mar 19 15:06:56 2024 +0800
Change-Id: I3c33f3055efe145e60c13028a786129bf489b4fb
Original commit hash: cff845558bdf5db0ea487739d631380c83e97a84

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 482ec6a8724574df4fb39c9f0b780abefe1a679c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:14:11 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O][PCH] GPIO PWM Beep support

[Feature Description]
This commits integrates GPIO PWM control and GPIO beep capability.

Package/Module: ClientOneSiliconPkg/Gpio

[Impacted Platform]
MTL, ARL

Hsd-es-id: 13011726307
Original commit date: Fri Mar 15 15:00:03 2024 +0100
Change-Id: Ida98e3365956fd0d836d0b3db30bcf919e20284c
Original commit hash: 80bde216b8e3a29ab4bd4ed94a294bad6084250b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Register/GpioV2MtlPchSRegs.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/GpioV2MtlPchSTopology.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioTopologyLib/MtlSocGpioTopologyLib.c
ClientOneSiliconPkg/Include/GpioV2Pad.h
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer6.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c
MeteorLakePlatSamplePkg/Library/BeepLib/BeepLib.c
MeteorLakePlatSamplePkg/Library/BeepLib/BeepLib.inf

================================================================================ 
Commit: f08612782b8d7262ab7764e3011ca67332c3cf48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:13:55 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4122_01

Hsd-es-id: N/A"
Original commit date: Tue Mar 19 21:31:10 2024 -0700
Change-Id: I4b728cacdd74ed2fb85d0639f693627f1d167f77
Original commit hash: c5680bec05e6bc924b20fdbda05b2ae5eec42b35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 44e3c2d43ab4fedcd7e9964c96b74b31dba68b7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:13:41 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] PCIEALC.PDSP is not programming as per BWG

[Issue Description]
PDSP bit is not programmed correctly

[Resolution]
Updated the code to program PDSP as per bios writers guide
recommendation

Package/Module:
ClientOnesiliconPkg/PcieRp

[Impacted Platform]
MTL-PCH

Hsd-es-id: 15015582009
Original commit date: Thu Mar 7 16:51:48 2024 -0800
Change-Id: Ie18a88c53cb60dfcb53cc232fcbca22d00bb2bd2
Original commit hash: 1cec4998fe7bc249567e9466baf66d6731ddff2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c

================================================================================ 
Commit: 3f8beb4c48c1896130a2dd55a4a84064d6aa2de3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:13:29 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[SOC I/O] PME_EN has to be set to allow remote wake"

Issue: System hangs while exiting from S4 state using ICT Tool
Based on feedback from validation, the change needs to be
reverted as it causes hang

Hsd-es-id: 16023592995
Original commit date: Mon Mar 18 14:07:30 2024 +0100
Change-Id: Ib4519e07c21b84def7117e929dc3911f98d5cb82
Original commit hash: d62d0a183f198d6a56a777df18db5e770fd31c38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.c

================================================================================ 
Commit: 02e6e36469bf3ec0948dced78f3bcb261b33f874 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:13:16 2024 +0530 
-------------------------------------------------------------------------------- 
Fix DXE ASSERT error with RPMC BIOS

[Issue Description]
DXE ASSERT occurs with RPMC BIOS because a reclaim()
operation (which tries to erase from flash) is
happening after BIOS Guard enables flash wear-out
protection.

[Resolution]
The non-volatile variable usage was incorrectly being
incremented for all volatile/non-volatile variable updates.
This caused BIOS to think, variable memory is filled
and so it issued a reclaim(). The fix is to make sure
only non-volatile variable updates non-volatile variable
usage.

Package/Module:
ProtectedVariablePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16023497072
Original commit date: Fri Mar 15 09:58:57 2024 -0700
Change-Id: I3b5c0391f17b54f6a6c86909521429e1837f1fd8
Original commit hash: ab52a514ac8970eb47fd74e5cb02e4ca93a5117b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/Variable.c

================================================================================ 
Commit: ee2d5586a3220f86a9a0dc45542ff93d47fded3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:12:59 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4121_00

Hsd-es-id: N/A"
Original commit date: Mon Mar 18 21:31:52 2024 -0700
Original commit hash: c6ed641a098f831431cb11efed4a829643f1fa27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c0e7d04932e8d6e70a12448af639a9a4c20cf79a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:12:48 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4120_00

Hsd-es-id: N/A"
Original commit date: Sun Mar 17 21:31:22 2024 -0700
Original commit hash: db258450a21136a225b92d8dd478d13a4a2a1987

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3803902623fc029b9987626a71282e3a248c6ce2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:12:37 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4116_00

Hsd-es-id: N/A"
Original commit date: Sat Mar 16 21:31:08 2024 -0700
Original commit hash: 0468f2f6095f2aabbf93de7bec02cf67f907696a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9c74b8f16ac90de3c8ef8a1c391feaff5251127b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:12:23 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4115_00

Hsd-es-id: N/A"
Original commit date: Fri Mar 15 21:31:21 2024 -0700
Original commit hash: c49d4c2af4f3d5cbd3ef306da54b23e8b7e642b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b91175360d6859e616f5e3396267048998bde507 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:12:11 2024 +0530 
-------------------------------------------------------------------------------- 
BIOS to ForcePower the Retimer when doing the retimer capsule update

[Feature Description]
BIOS should assert FORCE_POWER GPIO after sending FW update mode
command to EC, and de-assert the GPIO before sending restore command
to EC.
EC is still responsible to drive POWER pin

Package/Module:
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib
TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer
TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib

[Impacted Platform]
ARL.

Hsd-es-id: 15015628396
Original commit date: Mon Feb 5 15:03:02 2024 +0800
Change-Id: I66bbfaedff6b35238b32068878b0de4f9be804bb
Original commit hash: 402c9b848903ac365df07f504f1944f89492ddf9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Include/FmpLastAttemptStatus.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/Library/TbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/TbtRetimerNvm.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDevice.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateNullLib/TbtRetimerNvmUpdateLib.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateNullLib/TbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.inf
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/TbtPdRetimerDevice.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 696b4313efd94dda8261693653a1ac6fefd6242d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:11:56 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H BEP][PO Learning]: RP mapping changes and Touchpanel changes

[Issue Description]
Root Port devices, Touch Panel, Power Meter Devices not working

[Resolution]
Corrected the RP numbers of uSD controller, SSD Gen4 and SSD Gen5
devices to RP10, RP11, RP12
Added BoardId check for Power Meter 194x/195x devices
Changed uSD Power Enable Gpio Polarity to HIGH
Programmed Touch Panel GPIO pins
Changed uSD controller GPIO pins configuration
Changed Clock map of RP devices according to the RP numbers changed
Added SSID for Audio in Setup option

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ARLH BEP

Hsd-es-id: 16023434339
Original commit date: Wed Mar 6 16:45:47 2024 +0530
Change-Id: Id89dbe74cf30a5a12d65eaa90e1c24ba0f9d8521
Original commit hash: 1db1c1c9c5d9f2274cef4bcdbbb7b67d3d4ee7dc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlHBepRtd3.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/ArlH/SkuIdArlHBep.dsc

================================================================================ 
Commit: 9c6682ef8641d1936254a5b7c1f963129054f3ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:11:32 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4114_01

Hsd-es-id: N/A"
Original commit date: Thu Mar 14 21:31:26 2024 -0700
Original commit hash: 0d9f44da2abd6451033c40e8743ebc183dba1a89

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 95209d48c8646b93f8eb3eef5a524e3c11a0fceb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:11:20 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] PME_EN has to be set to allow remote wake

[Issue Description]
PME_EN being set in S3-S5 callbacks does not address the scenario
with ungraceful shutdown.

[Resolution]
PME_EN is set in DXE

Package/Module:
ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
Default ALL

Hsd-es-id: 16023069760
Original commit date: Wed Jan 24 02:13:32 2024 +0100
Change-Id: I91af2ba7ffac22e4a975147f45b2b8105089292b
Original commit hash: 882eff678ec359973e5b01d7a3f7661ba376de00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.c

================================================================================ 
Commit: f6a77adbe59b5fdb3f91727bdeab250f104e2f56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:11:08 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4114_00

Hsd-es-id: N/A"
Original commit date: Thu Mar 14 11:19:53 2024 -0700
Change-Id: I5c2a9ebac27be26d249c72d46196b19a983fbbfa
Original commit hash: 0efb1b15ad575775e7902874b3a940cfa75ee2a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 58af81164e6a4e96e0bfd756aab86ffb9e85f93c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:10:56 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4113_83

Hsd-es-id: N/A"
Original commit date: Thu Mar 14 12:36:37 2024 -0700
Original commit hash: 8a91ea3bcf297a27595f45521fd38e5833d5ef94

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 50767a31742b264fa86f74b1923d5760650e93f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:10:45 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Remove WA that uses P0 Ratio instead of P1 for ACPI _CPC method

[Feature Description]
Windows OS expects NominalPerformance >= ReferencePerformance / 2.55
NominalPerformance = MAILBOX_BIOS_CMD_DFX.DATA[15:8] * IpcScaling[i]
ReferencePerformance = MaxNonTurboRatio * IpcScaling[i]

So when the condition check fails, P0 ratio was used instead of P1.
Because the latest Windows has removed above expectation, the WA is no
longer needed.

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
ARL-U/H/Z0, ARL-S/Hx

Hsd-es-id: 15015297410, 22019425834
Original commit date: Fri Dec 1 15:04:54 2023 +0800
Change-Id: Ib2affcf29df3e759dace0622db884bf2cb648be0
Original commit hash: acb15fbece65a6db3fe8eedc8bcb053845434699

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 6a711fa975c22c9e0a73fe300f6a0e287dcbd0aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:10:33 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4113_82

Hsd-es-id: N/A"
Original commit date: Thu Mar 14 12:03:47 2024 -0700
Original commit hash: 438b754c167035038b6b185276f22b3d220c596b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f42d66924dd3b2c009eb686db66887d3ada73e42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:10:22 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-Hx][BR] TBT docks are not enumerating in Pre-OS on PCH BR Ports

[Issue Description]
TBT docks are not enumerating in Pre-OS on PCH BR Ports.

[Resolution]
During CM execution BIOS will allocate MMIO to USB4 Host Router
temporarily. There're two Root Bridges as Soc and PCH die on ARL-Hx.
Two Root Bridges will be assigned respective resources including
Bus, I/O and Memory. PCH BR need to be allocated Memory resources
in PCH Root Bridge.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ARL-Hx

Hsd-es-id: 16023421525
Original commit date: Fri Mar 1 10:46:21 2024 +0800
Change-Id: I7c18eac7a89b4f99687ddae96413dad0ea0dc71c
Original commit hash: 936eacac820b71588f0e03513d8a8c7be2903676

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/CmUtilsLib/CmUtilsLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Cm.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Hr.c

================================================================================ 
Commit: a9ac9fa5227779d3539a958ea9cb2ee1f8be6070 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:10:10 2024 +0530 
-------------------------------------------------------------------------------- 
Help description is coming as title in the PCIE clocks .

[Issue Description]
Help description is displaying as title in the PCIE clocks .

[Resolution]
Title is displaying for PCIE clocks formset

Package/Module:
MeteorLakeSamplePkg

[Impacted Platform]
MTL , ARL

Hsd-es-id: 16023558102
Original commit date: Thu Mar 14 13:27:44 2024 +0530
Change-Id: Id8742489637132d65b4782c8658929c7aa5b5e80
Original commit hash: 2179766d70719c64ea2dfbb14f3aae8dc28ea0c9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr

================================================================================ 
Commit: 79d334e7fff26dc2d48aa906771b6dcc104b3977 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:09:57 2024 +0530 
-------------------------------------------------------------------------------- 
BIOS support for new set of processor string names

[Feature Description]
Update BIOS to support new processor strings for the "Processor Family"
info of SMBIOS.

Package/Module:
ClientOneSiliconPkg/IpBlock/CpuInit
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15015528417
Original commit date: Tue Mar 5 22:17:25 2024 +0800
Change-Id: If92fe69bed34040dc0535279c28fe49fa0468000
Original commit hash: 067c541650c1505c17fe1dc5db83090853e90621

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.c

================================================================================ 
Commit: 2527b87b88de5a6f1d80047d3b0fc2949b949303 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:09:45 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4113_81

Hsd-es-id: N/A"
Original commit date: Wed Mar 13 20:34:54 2024 -0700
Original commit hash: dd3977a9347c30bdd74d7b4058cef28372b5486b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 606d7020f6a3f057db356a5db1418ed38e6acbc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:09:32 2024 +0530 
-------------------------------------------------------------------------------- 
Changes required for EDK2Rebase to stable tag-202305

[Issue Description]
Build error while rebasing EDK2

[Resolution]
Uefi Cpu library is removed and
IS_ALIGNED macro is defined in EDK2
Package/Module:

[Impacted Platform]
MTL

Hsd-es-id: NA
Original commit date: Thu Feb 29 21:39:25 2024 +0530
Change-Id: If131becf8232191ae5ce07b1327d265e0038b290
Original commit hash: 0eb08055237ee393331c0204aeedc8337b015582

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h

================================================================================ 
Commit: f2480462c53e81f3f096d9e3f6cadf9b5b03d8a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:09:19 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4113_80

Hsd-es-id: N/A"
Original commit date: Wed Mar 13 17:19:16 2024 -0700
Original commit hash: 2243aa21581df86ad0e54c95769505ef6f85f8b7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8a3796db8175d5e20f7bba4dc4c3552f24266bb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:09:07 2024 +0530 
-------------------------------------------------------------------------------- 
Update BiosId VERSION_MINOR to 79

[Feature Description]
Update BiosId VERSION_MINOR to 79

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: NA
Original commit date: Wed Mar 13 14:52:13 2024 -0700
Change-Id: I8a620bf3f86e28a26cc7b53b97d3b4cb95363dbe
Original commit hash: f9b7c141de72c9e66b83803dc346ba0eacf97285

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 83e8490d594c96c0f99952f153b3b8d9f39229bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:08:55 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4113_00

Hsd-es-id: N/A"
Original commit date: Wed Mar 13 02:52:51 2024 -0700
Original commit hash: e05491222f5f1c7fc15f31bd38b5cdac6989ed31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 12a03e36aabecc2e00a7184128c8207c79d59f6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:08:43 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4112_01

Hsd-es-id: N/A"
Original commit date: Tue Mar 12 21:31:30 2024 -0700
Original commit hash: 9e72cf849e6ce4b4bb6a519e6cef64c690071801

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f6410d97f24e5855323bfb3f37dca5a746fde099 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:08:30 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] BIOS code update for new VR Spec WW10_24

[Feature Description]
BIOS code update for new VR Spec WW10_24.
Support new ARL-S SKUs: 2+4, 2+8 and 4+8.

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
ARL-S

Hsd-es-id: 15015588789
Original commit date: Mon Mar 11 23:19:28 2024 +0800
Change-Id: Ic1f98f05278e92d8c47124a2adefe3d2325c26d9
Original commit hash: 4c0880b113c1be569ebe3057a48d185b25d37cbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 27cd395a8ce3852e077bad3ad38e5a0d9f992d6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:08:14 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] EarlyDevices PCI device & LPSS UART Ppi pointer refresh

[Issue Description]
In EarlyDevices, initialization of PCI device for SMBus and LPSS UART
Ppi doesn't refresh pointers PostMem in PEI. This might cause undefined
behavior when pointers are accessed.

[Resolution]
Pointers are now refreshed after MemoryDiscoveredPpi notify

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 18037068401
Original commit date: Tue Feb 27 20:46:55 2024 +0100
Change-Id: I3f5430d62f41db6a11bc4d1123a4cf0448883be0
Original commit hash: f724cc1bd4d67cd805243af9492c1afc5ff07ff7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/PciIoLib.h
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLib.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesLpssUart.c

================================================================================ 
Commit: ea97814ebf863165b91b769dcca8db95bacf644d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:08:02 2024 +0530 
-------------------------------------------------------------------------------- 
[DTBT] Update the reset config for ARL-H DTBT

[Issue Description]
The reset config isn't following the HAS and cause
WOL unworkable.

[Resolution]
Update the reset config for GPP_A17 of ARL-H DTBT
as deep GPIO reset.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ARL-H DTBT

Hsd-es-id: 16023507085
Original commit date: Fri Mar 8 17:34:43 2024 +0800
Change-Id: Iac0980ea831a3c99a694c9a635977ffc7d709791
Original commit hash: 62f1f8aa1e6475646e7e0d1540bdf8fcc647b8c4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc

================================================================================ 
Commit: 7fee94f7879bfdee080f146172e9882161968278 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:07:49 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4112_00

Hsd-es-id: N/A"
Original commit date: Tue Mar 12 04:34:22 2024 +0000
Original commit hash: 7232e814bd3e91d25c7692de5748b885c1d8eb9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 695083d9d903fcd7100d24649af6185e27df20b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:07:36 2024 +0530 
-------------------------------------------------------------------------------- 
Add TouchUPDs to Partial Header List

[Issue Description]
Add TouchUPDs to Partial Header List

[Resolution]
Add ThcMode and ThcWakeOnTouch UPDs to partial header list.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 16022614050
Original commit date: Wed Nov 22 10:22:09 2023 +0530
Change-Id: Ib40c7d08974679545db10f1176ede8ed83e8ba3c
Original commit hash: 09c66dadab39dad540832cc344fc56cc5fb51264

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 1944f3408f57b9dafd3f9aec2946674b5cf6adb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:07:25 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4110_00

Hsd-es-id: N/A"
Original commit date: Sun Mar 10 21:31:32 2024 -0700
Original commit hash: 1c37db61f7deb68b9c73c20d6ab32397f6b1a989

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f02d166effe903ed257b7828afaac0fd8ecdc88a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:06:59 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4106_00

Hsd-es-id: N/A"
Original commit date: Sat Mar 9 20:31:10 2024 -0800
Original commit hash: 6f9f2e9e8f9b5b64033eadd3ee037ddfbf1edc77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 49367794d54507327f62e8012681c52165d2d083 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:06:40 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4105_01

Hsd-es-id: N/A"
Original commit date: Fri Mar 8 20:31:07 2024 -0800
Change-Id: I2614987d6a4754909cb99cde1613e5cf0e7c1ee5
Original commit hash: 87ece5fc533694707c51d95c211f99561828d4d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 12a9040c7849bffad4494ad8d14863261258027f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:06:07 2024 +0530 
-------------------------------------------------------------------------------- 
Add NGU Ratio support.

[Feature Description]
Addition of NGU Ratio override using SAGV_CONFIG_POLICY command in
overclocking setup when SAGV is enabled.

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 14021803261
Original commit date: Wed Feb 21 23:07:49 2024 -0800
Change-Id: I0d679c1af69e95e09977ef8be5ee5e73b54d8e2d
Original commit hash: 5b1a03df4967ed683871d1ee12deffb5d770c1d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 880b6baf0e9a3378864c17e9b99c51bfd0a95922 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 29 13:05:49 2024 +0530 
-------------------------------------------------------------------------------- 
TXT SSDT support for ARLU

[Feature Description]
Add ARLU CPUID into TXT SSDT table to install SINIT driver

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ARLU

Hsd-es-id: 22019547673
Original commit date: Sun Mar 3 23:10:04 2024 -0800
Change-Id: Ic6173d31e32daaefa4fbcde7f42c405806f9c4b8
Original commit hash: a367b1f969b3459cafb0b8ba990560b6b7f61228

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Txt/AcpiTables/TxtSsdt.asl
