# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../rtl/AXI_stream/AXI_stream_optimized.sv" \
"../../../../../rtl/AXI_stream/AXI_stream_top.sv" \
"../../../../../tb/AXI_stream/AXI_stream_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
