# SISO 4-Bit Shift Register UVM Verification Project.

## ğŸš€ Project Overview

This repository contains the **UVM-based verification environment** for a **4-bit Serial-In Serial-Out (SISO) Shift Register**.
The objective is to verify:

* Correct shifting behavior
* Accurate propagation of `din` to `dout` after 4 clock cycles
* Functional coverage for all din/dout combinations
* Scoreboard reference model correctness
* Randomized and directed test scenarios

This project demonstrates a complete UVM testbench including:
âœ” Driver
âœ” Sequencer
âœ” Monitor
âœ” Scoreboard
âœ” Subscriber-based Coverage
âœ” Agent
âœ” Environment
âœ” Test
âœ” Interface
âœ” DUT

---

## ğŸ§© **Design Under Test (DUT)**

The DUT is a **4-bit SISO shift register**:

```
ref_model = {ref_model[2:0], din};
dout = ref_model[3];   // MSB output after 4 shifts
```

Behavior:

* Each clock cycle shifts the register left.
* New input bit enters LSB.
* Output `dout` = MSB after 4 cycles of latency.

   

## ğŸ§ª **Verification Plan Summary**

### âœ” **Testcases**

| Sl.No | Testcase Name    | Description           | Expected Result             |
| ----- | ---------------- | --------------------- | --------------------------- |
| 1     | directed_zeros   | din = 0 for 20 cycles | dout = 0 always             |
| 2     | directed_ones    | din = 1 for 20 cycles | dout = 1 after 4 cycles     |
| 3     | alternating_bits | 101010â€¦               | output should shift pattern |
| 4     | random_sequence  | fully randomized din  | matches scoreboard          |
| 5     | reset_test       | reset during shifts   | register cleared            |

---

## ğŸ“Š **Functional Coverage**

Coverage model contains:

```
covergroup cg_siso @(posedge vif.clk);
  cp_din   : coverpoint pkt.din;
  cp_dout  : coverpoint pkt.dout;
  cross_din_dout : cross cp_din, cp_dout;
endgroup
```

Coverage Targets:

* All din values â†’ 0,1
* All dout values â†’ 0,1
* All cross combinations
* Minimum coverage goal: **95%**

---

## ğŸ¯ **Scoreboard Reference Model**

```
ref_model = {ref_model[2:0], pkt.din};
expected = ref_model[3];

if(pkt.dout != expected)
   UVM_ERROR("SCB", $sformatf("Expected=%0b Got=%0b", expected, pkt.dout));
```

---

## â–¶ï¸ How to Run

### **Compile**

```
irun -f run/run.f -uvm
```

### **Run Simulation**

```
irun -R -covoverwrite
```

### **View Coverage**

```
imc &
```

---

## âœ¨ **Highlights**

* Fully UVM-compliant TB
* Works on Cadence Xcelium / Incisive
* Includes functional coverage and scoreboard
* Clean layering, reusable components
* Random + Directed tests

---

## ğŸ“œ License

MIT License

---

## ğŸ‘¤ Author

**Rajesh S**
UVM Verification Engineer

---

If you want, I can also generate:

âœ” `vplan.pdf`
âœ” `testcase_matrix.xlsx`
âœ” Block diagram PNG
âœ” GitHub tags + version numbering

Just say **"generate now"**.
