--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 736 paths analyzed, 98 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.642ns.
--------------------------------------------------------------------------------
Slack:                  15.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.503ns (1.248 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    ILOGIC_X9Y60.SR      net (fanout=10)       3.705   M_reset_cond_out
    ILOGIC_X9Y60.CLK0    Tisrck                0.975   io_led_0_OBUF
                                                       M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      5.110ns (1.405ns logic, 3.705ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  15.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.237ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y34.A2       net (fanout=3)        1.259   M_ctr_q_5
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y37.C4       net (fanout=17)       0.805   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.237ns (1.411ns logic, 2.826ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  15.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.207ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y34.A2       net (fanout=3)        1.259   M_ctr_q_5
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y37.D4       net (fanout=17)       0.775   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.207ns (1.411ns logic, 2.796ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  15.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.152ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y34.A2       net (fanout=3)        1.259   M_ctr_q_5
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y37.B5       net (fanout=17)       0.720   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.152ns (1.411ns logic, 2.741ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  15.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y34.A2       net (fanout=3)        1.259   M_ctr_q_5
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y37.A5       net (fanout=17)       0.715   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (1.411ns logic, 2.736ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  15.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.123ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.184 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y34.A2       net (fanout=3)        1.259   M_ctr_q_5
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X4Y39.A5       net (fanout=17)       0.725   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X4Y39.CLK      Tas                   0.339   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.123ns (1.377ns logic, 2.746ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.063ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y34.A2       net (fanout=3)        1.259   M_ctr_q_5
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X4Y33.B3       net (fanout=17)       0.665   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X4Y33.CLK      Tas                   0.339   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.377ns logic, 2.686ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  15.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.033ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y34.A2       net (fanout=3)        1.259   M_ctr_q_5
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y36.C4       net (fanout=17)       0.601   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y36.CLK      Tas                   0.373   M_ctr_q_12
                                                       seg/ctr/M_ctr_q_11_rstpot
                                                       seg/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (1.411ns logic, 2.622ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  15.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.003ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y34.A2       net (fanout=3)        1.259   M_ctr_q_5
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y36.D4       net (fanout=17)       0.571   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y36.CLK      Tas                   0.373   M_ctr_q_12
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.003ns (1.411ns logic, 2.592ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  15.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.002ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y34.A2       net (fanout=3)        1.259   M_ctr_q_5
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y34.D2       net (fanout=17)       0.570   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y34.CLK      Tas                   0.373   M_ctr_q_4
                                                       seg/ctr/M_ctr_q_4_rstpot
                                                       seg/ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.002ns (1.411ns logic, 2.591ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  15.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_9 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.981ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_9 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.430   M_ctr_q_12
                                                       seg/ctr/M_ctr_q_9
    SLICE_X8Y34.A1       net (fanout=3)        1.098   M_ctr_q_9
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y37.C4       net (fanout=17)       0.805   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.981ns (1.316ns logic, 2.665ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_9 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.951ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_9 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.430   M_ctr_q_12
                                                       seg/ctr/M_ctr_q_9
    SLICE_X8Y34.A1       net (fanout=3)        1.098   M_ctr_q_9
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y37.D4       net (fanout=17)       0.775   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.951ns (1.316ns logic, 2.635ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.943ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y34.A2       net (fanout=3)        1.259   M_ctr_q_5
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y36.A5       net (fanout=17)       0.511   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y36.CLK      Tas                   0.373   M_ctr_q_12
                                                       seg/ctr/M_ctr_q_9_rstpot
                                                       seg/ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.943ns (1.411ns logic, 2.532ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  16.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.953ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y34.A2       net (fanout=3)        1.259   M_ctr_q_5
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X4Y33.A4       net (fanout=17)       0.555   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X4Y33.CLK      Tas                   0.339   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_5_rstpot
                                                       seg/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.953ns (1.377ns logic, 2.576ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  16.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_9 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.896ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_9 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.430   M_ctr_q_12
                                                       seg/ctr/M_ctr_q_9
    SLICE_X8Y34.A1       net (fanout=3)        1.098   M_ctr_q_9
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y37.B5       net (fanout=17)       0.720   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.896ns (1.316ns logic, 2.580ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  16.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_9 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.891ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_9 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.430   M_ctr_q_12
                                                       seg/ctr/M_ctr_q_9
    SLICE_X8Y34.A1       net (fanout=3)        1.098   M_ctr_q_9
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y37.A5       net (fanout=17)       0.715   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.891ns (1.316ns logic, 2.575ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  16.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_8 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_8 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.DQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_8
    SLICE_X8Y34.A3       net (fanout=3)        0.893   M_ctr_q_8
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y37.C4       net (fanout=17)       0.805   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.411ns logic, 2.460ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  16.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_9 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.867ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_9 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.430   M_ctr_q_12
                                                       seg/ctr/M_ctr_q_9
    SLICE_X8Y34.A1       net (fanout=3)        1.098   M_ctr_q_9
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X4Y39.A5       net (fanout=17)       0.725   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X4Y39.CLK      Tas                   0.339   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.867ns (1.282ns logic, 2.585ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.856ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y34.A2       net (fanout=3)        1.259   M_ctr_q_5
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y36.B6       net (fanout=17)       0.424   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y36.CLK      Tas                   0.373   M_ctr_q_12
                                                       seg/ctr/M_ctr_q_10_rstpot
                                                       seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.411ns logic, 2.445ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  16.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_8 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.841ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_8 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.DQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_8
    SLICE_X8Y34.A3       net (fanout=3)        0.893   M_ctr_q_8
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y37.D4       net (fanout=17)       0.775   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.841ns (1.411ns logic, 2.430ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  16.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.857ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y34.A2       net (fanout=3)        1.259   M_ctr_q_5
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X4Y33.C5       net (fanout=17)       0.459   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X4Y33.CLK      Tas                   0.339   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_7_rstpot
                                                       seg/ctr/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.857ns (1.377ns logic, 2.480ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  16.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.829ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.CQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_7
    SLICE_X8Y34.A4       net (fanout=3)        0.851   M_ctr_q_7
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y37.C4       net (fanout=17)       0.805   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (1.411ns logic, 2.418ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  16.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.331 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y34.A2       net (fanout=3)        1.259   M_ctr_q_5
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X7Y34.C6       net (fanout=17)       0.389   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X7Y34.CLK      Tas                   0.373   M_ctr_q_1
                                                       seg/ctr/M_ctr_q_1_rstpot
                                                       seg/ctr/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.821ns (1.411ns logic, 2.410ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  16.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.799ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.CQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_7
    SLICE_X8Y34.A4       net (fanout=3)        0.851   M_ctr_q_7
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y37.D4       net (fanout=17)       0.775   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (1.411ns logic, 2.388ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  16.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_9 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.807ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_9 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.430   M_ctr_q_12
                                                       seg/ctr/M_ctr_q_9
    SLICE_X8Y34.A1       net (fanout=3)        1.098   M_ctr_q_9
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X4Y33.B3       net (fanout=17)       0.665   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X4Y33.CLK      Tas                   0.339   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (1.282ns logic, 2.525ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y34.A2       net (fanout=3)        1.259   M_ctr_q_5
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y34.C4       net (fanout=17)       0.362   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y34.CLK      Tas                   0.373   M_ctr_q_4
                                                       seg/ctr/M_ctr_q_3_rstpot
                                                       seg/ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (1.411ns logic, 2.383ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  16.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_8 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.786ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_8 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.DQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_8
    SLICE_X8Y34.A3       net (fanout=3)        0.893   M_ctr_q_8
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y37.B5       net (fanout=17)       0.720   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.786ns (1.411ns logic, 2.375ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  16.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_8 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.781ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_8 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.DQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_8
    SLICE_X8Y34.A3       net (fanout=3)        0.893   M_ctr_q_8
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y37.A5       net (fanout=17)       0.715   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (1.411ns logic, 2.370ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  16.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.787ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y34.A2       net (fanout=3)        1.259   M_ctr_q_5
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X4Y33.D6       net (fanout=17)       0.389   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X4Y33.CLK      Tas                   0.339   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_8_rstpot
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.787ns (1.377ns logic, 2.410ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  16.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.BQ       Tcko                  0.525   M_ctr_q_8
                                                       seg/ctr/M_ctr_q_6
    SLICE_X8Y34.A5       net (fanout=3)        0.789   M_ctr_q_6
    SLICE_X8Y34.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val1
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B5       net (fanout=2)        0.762   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X5Y34.B        Tilo                  0.259   M_ctr_q_4
                                                       seg/ctr/Mcount_M_ctr_q_val4
    SLICE_X5Y37.C4       net (fanout=17)       0.805   seg/ctr/Mcount_M_ctr_q_val
    SLICE_X5Y37.CLK      Tas                   0.373   M_ctr_q_16
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (1.411ns logic, 2.356ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_led_0_OBUF/CLK0
  Logical resource: M_state_q/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_led_0_OBUF/SR
  Logical resource: M_state_q/SR
  Location pin: ILOGIC_X9Y60.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_8/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_8/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_8/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_8/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[6]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_0/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[6]/CLK
  Logical resource: dec_ctr/dctr_gen_0[2].dctr/M_val_q_0/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCount/M_flip_q[19]/CLK
  Logical resource: myCount/M_flip_q_16/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCount/M_flip_q[19]/CLK
  Logical resource: myCount/M_flip_q_17/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCount/M_flip_q[19]/CLK
  Logical resource: myCount/M_flip_q_18/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCount/M_flip_q[19]/CLK
  Logical resource: myCount/M_flip_q_19/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCount/M_flip_q[23]/CLK
  Logical resource: myCount/M_flip_q_20/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCount/M_flip_q[23]/CLK
  Logical resource: myCount/M_flip_q_21/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCount/M_flip_q[23]/CLK
  Logical resource: myCount/M_flip_q_22/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCount/M_flip_q[23]/CLK
  Logical resource: myCount/M_flip_q_23/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_flip_q_24/CLK
  Logical resource: myCount/M_flip_q_24/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X6Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X6Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X6Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[0]/CLK
  Logical resource: dec_ctr/dctr_gen_0[0].dctr/M_val_q_0/CK
  Location pin: SLICE_X10Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_4/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X5Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_4/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X5Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_4/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X5Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_12/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X5Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_12/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X5Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_12/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X5Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_12/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X5Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.642|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 736 paths, 0 nets, and 163 connections

Design statistics:
   Minimum period:   4.642ns{1}   (Maximum frequency: 215.424MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 11 18:04:37 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4549 MB



