Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  8 14:55:41 2022
| Host         : DESKTOP-SEM2DAL running 64-bit major release  (build 9200)
| Command      : report_methodology -file Blinky_methodology_drc_routed.rpt -pb Blinky_methodology_drc_routed.pb -rpx Blinky_methodology_drc_routed.rpx
| Design       : Blinky
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 9          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on io_led[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on io_led[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on io_led[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on io_led[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on io_led[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on io_led[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on io_led[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on io_led[7] relative to clock(s) clock
Related violations: <none>


