VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/09_27_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/09_27_2024_09_15_02/share/raptor/etc/devices/gemini_compact_320x218/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/synthesis/fabric_bitonic_mesh_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/packing/fabric_bitonic_mesh_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report bitonic_mesh_post_place_timing.rpt --device castor320x218_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top system100 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/packing/fabric_bitonic_mesh_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/placement/fabric_bitonic_mesh_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/routing/fabric_bitonic_mesh_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/09_27_2024_09_15_02/share/raptor/etc/devices/gemini_compact_320x218/gemini_vpr.xml
Circuit name: fabric_bitonic_mesh_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 124.0 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/packing/fabric_bitonic_mesh_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/placement/fabric_bitonic_mesh_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/routing/fabric_bitonic_mesh_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/packing/fabric_bitonic_mesh_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: bitonic_mesh_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 124.0 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/synthesis/fabric_bitonic_mesh_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 22.07 seconds (max_rss 1626.4 MiB, delta_rss +1502.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  436 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 10200
Swept block(s)      : 0
Constant Pins Marked: 436
# Clean circuit took 0.56 seconds (max_rss 1626.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 2.41 seconds (max_rss 1626.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.71 seconds (max_rss 1626.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 359246
    .input           :     102
    .output          :     182
    0-LUT            :       3
    6-LUT            :  185757
    RS_DSP_MULT      :     300
    RS_DSP_MULT_REGIN:     100
    RS_TDP36K        :     200
    adder_carry      :    9600
    dffre            :  163002
  Nets  : 386864
    Avg Fanout:     4.4
    Max Fanout: 168210.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 2083784
  Timing Graph Edges: 3757058
  Timing Graph Levels: 94
# Build Timing Graph took 8.39 seconds (max_rss 1626.4 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$clk_buf_$ibuf_clk' Fanout: 163902 pins (7.9%), 163302 blocks (45.5%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$auto_14035804'
Warning 168: set_input_delay command matched but was not applied to primary output '$auto_14035805'
Warning 169: set_input_delay command matched but was not applied to primary output '$auto_14035806'
Warning 170: set_input_delay command matched but was not applied to primary output '$auto_14035807'
Warning 171: set_input_delay command matched but was not applied to primary output '$auto_14035808'
Warning 172: set_input_delay command matched but was not applied to primary output '$auto_14035809'
Warning 173: set_input_delay command matched but was not applied to primary output '$auto_14035810'
Warning 174: set_input_delay command matched but was not applied to primary output '$auto_14035811'
Warning 175: set_input_delay command matched but was not applied to primary output '$auto_14035812'
Warning 176: set_input_delay command matched but was not applied to primary output '$auto_14035813'
Warning 177: set_input_delay command matched but was not applied to primary output '$auto_14035814'
Warning 178: set_input_delay command matched but was not applied to primary output '$auto_14035815'
Warning 179: set_input_delay command matched but was not applied to primary output '$auto_14035816'
Warning 180: set_input_delay command matched but was not applied to primary output '$auto_14035817'
Warning 181: set_input_delay command matched but was not applied to primary output '$auto_14035818'
Warning 182: set_input_delay command matched but was not applied to primary output '$auto_14035819'
Warning 183: set_input_delay command matched but was not applied to primary output '$auto_14035820'
Warning 184: set_input_delay command matched but was not applied to primary output '$auto_14035821'
Warning 185: set_input_delay command matched but was not applied to primary output '$auto_14035822'
Warning 186: set_input_delay command matched but was not applied to primary output '$auto_14035823'
Warning 187: set_input_delay command matched but was not applied to primary output '$auto_14035824'
Warning 188: set_input_delay command matched but was not applied to primary output '$auto_14035825'
Warning 189: set_input_delay command matched but was not applied to primary output '$auto_14035826'
Warning 190: set_input_delay command matched but was not applied to primary output '$auto_14035827'
Warning 191: set_input_delay command matched but was not applied to primary output '$auto_14035828'
Warning 192: set_input_delay command matched but was not applied to primary output '$auto_14035829'
Warning 193: set_input_delay command matched but was not applied to primary output '$auto_14035830'
Warning 194: set_input_delay command matched but was not applied to primary output '$auto_14035831'
Warning 195: set_input_delay command matched but was not applied to primary output '$auto_14035832'
Warning 196: set_input_delay command matched but was not applied to primary output '$auto_14035833'
Warning 197: set_input_delay command matched but was not applied to primary output '$auto_14035834'
Warning 198: set_input_delay command matched but was not applied to primary output '$auto_14035835'
Warning 199: set_input_delay command matched but was not applied to primary output '$auto_14035836'
Warning 200: set_input_delay command matched but was not applied to primary output '$auto_14035837'
Warning 201: set_input_delay command matched but was not applied to primary output '$auto_14035838'
Warning 202: set_input_delay command matched but was not applied to primary output '$auto_14035839'
Warning 203: set_input_delay command matched but was not applied to primary output '$auto_14035840'
Warning 204: set_input_delay command matched but was not applied to primary output '$auto_14035841'
Warning 205: set_input_delay command matched but was not applied to primary output '$auto_14035842'
Warning 206: set_input_delay command matched but was not applied to primary output '$auto_14035843'
Warning 207: set_input_delay command matched but was not applied to primary output '$auto_14035844'
Warning 208: set_input_delay command matched but was not applied to primary output '$auto_14035845'
Warning 209: set_input_delay command matched but was not applied to primary output '$auto_14035846'
Warning 210: set_input_delay command matched but was not applied to primary output '$auto_14035847'
Warning 211: set_input_delay command matched but was not applied to primary output '$auto_14035848'
Warning 212: set_input_delay command matched but was not applied to primary output '$auto_14035849'
Warning 213: set_input_delay command matched but was not applied to primary output '$auto_14035850'
Warning 214: set_input_delay command matched but was not applied to primary output '$auto_14035851'
Warning 215: set_input_delay command matched but was not applied to primary output '$auto_14035852'
Warning 216: set_input_delay command matched but was not applied to primary output '$auto_14035853'
Warning 217: set_input_delay command matched but was not applied to primary output '$auto_14035854'
Warning 218: set_input_delay command matched but was not applied to primary output '$auto_14035855'
Warning 219: set_input_delay command matched but was not applied to primary output '$auto_14035856'
Warning 220: set_input_delay command matched but was not applied to primary output '$auto_14035857'
Warning 221: set_input_delay command matched but was not applied to primary output '$auto_14035858'
Warning 222: set_input_delay command matched but was not applied to primary output '$auto_14035859'
Warning 223: set_input_delay command matched but was not applied to primary output '$auto_14035860'
Warning 224: set_input_delay command matched but was not applied to primary output '$auto_14035861'
Warning 225: set_input_delay command matched but was not applied to primary output '$auto_14035862'
Warning 226: set_input_delay command matched but was not applied to primary output '$auto_14035863'
Warning 227: set_input_delay command matched but was not applied to primary output '$auto_14035864'
Warning 228: set_input_delay command matched but was not applied to primary output '$auto_14035865'
Warning 229: set_input_delay command matched but was not applied to primary output '$auto_14035866'
Warning 230: set_input_delay command matched but was not applied to primary output '$auto_14035867'
Warning 231: set_input_delay command matched but was not applied to primary output '$auto_14035868'
Warning 232: set_input_delay command matched but was not applied to primary output '$auto_14035869'
Warning 233: set_input_delay command matched but was not applied to primary output '$auto_14035870'
Warning 234: set_input_delay command matched but was not applied to primary output '$auto_14035871'
Warning 235: set_input_delay command matched but was not applied to primary output '$auto_14035872'
Warning 236: set_input_delay command matched but was not applied to primary output '$auto_14035873'
Warning 237: set_input_delay command matched but was not applied to primary output '$auto_14035874'
Warning 238: set_input_delay command matched but was not applied to primary output '$auto_14035875'
Warning 239: set_input_delay command matched but was not applied to primary output '$auto_14035876'
Warning 240: set_input_delay command matched but was not applied to primary output '$auto_14035877'
Warning 241: set_input_delay command matched but was not applied to primary output '$auto_14035878'
Warning 242: set_input_delay command matched but was not applied to primary output '$auto_14035879'
Warning 243: set_input_delay command matched but was not applied to primary output '$auto_14035880'
Warning 244: set_input_delay command matched but was not applied to primary output '$auto_14035881'
Warning 245: set_input_delay command matched but was not applied to primary output '$auto_14035882'
Warning 246: set_input_delay command matched but was not applied to primary output '$auto_14035883'
Warning 247: set_input_delay command matched but was not applied to primary output '$auto_14035884'
Warning 248: set_input_delay command matched but was not applied to primary output '$auto_14035885'
Warning 249: set_input_delay command matched but was not applied to primary output '$auto_14035886'
Warning 250: set_input_delay command matched but was not applied to primary output '$auto_14035887'
Warning 251: set_input_delay command matched but was not applied to primary output '$auto_14035888'
Warning 252: set_input_delay command matched but was not applied to primary output '$auto_14035889'
Warning 253: set_input_delay command matched but was not applied to primary output '$auto_14035890'
Warning 254: set_input_delay command matched but was not applied to primary output '$auto_14035891'
Warning 255: set_input_delay command matched but was not applied to primary output '$auto_14035892'
Warning 256: set_input_delay command matched but was not applied to primary output '$auto_14035893'
Warning 257: set_input_delay command matched but was not applied to primary output '$auto_14035894'
Warning 258: set_input_delay command matched but was not applied to primary output '$auto_14035895'
Warning 259: set_input_delay command matched but was not applied to primary output '$auto_14035896'
Warning 260: set_input_delay command matched but was not applied to primary output '$auto_14035897'
Warning 261: set_input_delay command matched but was not applied to primary output '$auto_14035898'
Warning 262: set_input_delay command matched but was not applied to primary output '$auto_14035899'
Warning 263: set_input_delay command matched but was not applied to primary output '$auto_14035900'
Warning 264: set_input_delay command matched but was not applied to primary output '$auto_14035901'
Warning 265: set_input_delay command matched but was not applied to primary output '$auto_14035902'
Warning 266: set_input_delay command matched but was not applied to primary output '$auto_14035903'
Warning 267: set_input_delay command matched but was not applied to primary output '$auto_14035904'
Warning 268: set_input_delay command matched but was not applied to primary output '$auto_14035905'
Warning 269: set_input_delay command matched but was not applied to primary output '$auto_14035906'
Warning 270: set_input_delay command matched but was not applied to primary output '$auto_14035907'
Warning 271: set_input_delay command matched but was not applied to primary output '$auto_14035908'
Warning 272: set_input_delay command matched but was not applied to primary output '$auto_14035909'
Warning 273: set_input_delay command matched but was not applied to primary output '$auto_14035910'
Warning 274: set_input_delay command matched but was not applied to primary output '$auto_14035911'
Warning 275: set_input_delay command matched but was not applied to primary output '$auto_14035912'
Warning 276: set_input_delay command matched but was not applied to primary output '$auto_14035913'
Warning 277: set_input_delay command matched but was not applied to primary output '$auto_14035914'
Warning 278: set_input_delay command matched but was not applied to primary output '$auto_14035915'
Warning 279: set_input_delay command matched but was not applied to primary output '$auto_14035916'
Warning 280: set_input_delay command matched but was not applied to primary output '$auto_14035917'
Warning 281: set_input_delay command matched but was not applied to primary output '$auto_14035918'
Warning 282: set_input_delay command matched but was not applied to primary output '$auto_14035919'
Warning 283: set_input_delay command matched but was not applied to primary output '$auto_14035920'
Warning 284: set_input_delay command matched but was not applied to primary output '$auto_14035921'
Warning 285: set_input_delay command matched but was not applied to primary output '$auto_14035922'
Warning 286: set_input_delay command matched but was not applied to primary output '$auto_14035923'
Warning 287: set_input_delay command matched but was not applied to primary output '$auto_14035924'
Warning 288: set_input_delay command matched but was not applied to primary output '$auto_14035925'
Warning 289: set_input_delay command matched but was not applied to primary output '$auto_14035926'
Warning 290: set_input_delay command matched but was not applied to primary output '$auto_14035927'
Warning 291: set_input_delay command matched but was not applied to primary output '$auto_14035928'
Warning 292: set_input_delay command matched but was not applied to primary output '$auto_14035929'
Warning 293: set_input_delay command matched but was not applied to primary output '$auto_14035930'
Warning 294: set_input_delay command matched but was not applied to primary output '$auto_14035931'
Warning 295: set_input_delay command matched but was not applied to primary output '$auto_14035932'
Warning 296: set_input_delay command matched but was not applied to primary output '$auto_14035933'
Warning 297: set_input_delay command matched but was not applied to primary output '$auto_14035934'
Warning 298: set_input_delay command matched but was not applied to primary output '$auto_14035935'
Warning 299: set_input_delay command matched but was not applied to primary output '$auto_14035936'
Warning 300: set_input_delay command matched but was not applied to primary output '$auto_14035937'
Warning 301: set_input_delay command matched but was not applied to primary output '$auto_14035938'
Warning 302: set_input_delay command matched but was not applied to primary output '$auto_14035939'
Warning 303: set_input_delay command matched but was not applied to primary output '$auto_14035940'
Warning 304: set_input_delay command matched but was not applied to primary output '$auto_14035941'
Warning 305: set_input_delay command matched but was not applied to primary output '$auto_14035942'
Warning 306: set_input_delay command matched but was not applied to primary output '$auto_14035943'
Warning 307: set_input_delay command matched but was not applied to primary output '$auto_14035944'
Warning 308: set_input_delay command matched but was not applied to primary output '$auto_14035945'
Warning 309: set_input_delay command matched but was not applied to primary output '$auto_14035946'
Warning 310: set_input_delay command matched but was not applied to primary output '$auto_14035947'
Warning 311: set_input_delay command matched but was not applied to primary output '$auto_14035948'
Warning 312: set_input_delay command matched but was not applied to primary output '$auto_14035949'
Warning 313: set_input_delay command matched but was not applied to primary output '$auto_14035950'
Warning 314: set_input_delay command matched but was not applied to primary output '$auto_14035951'
Warning 315: set_input_delay command matched but was not applied to primary output '$auto_14035952'
Warning 316: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][9]'
Warning 317: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][10]'
Warning 318: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][11]'
Warning 319: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][12]'
Warning 320: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][13]'
Warning 321: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][14]'
Warning 322: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][15]'
Warning 323: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][16]'
Warning 324: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][17]'
Warning 325: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][18]'
Warning 326: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][19]'
Warning 327: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][20]'
Warning 328: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][21]'
Warning 329: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][22]'
Warning 330: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][23]'
Warning 331: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][24]'
Warning 332: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][25]'
Warning 333: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][26]'
Warning 334: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][27]'
Warning 335: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][28]'
Warning 336: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][29]'
Warning 337: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][30]'
Warning 338: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc51.reg_file.reg_file2.ram[13][31]'
Warning 339: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc90.reg_file.reg_file2.q_b[23]'
Warning 340: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc90.reg_file.reg_file2.q_b[24]'
Warning 341: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc90.reg_file.reg_file2.q_b[25]'
Warning 342: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc90.reg_file.reg_file2.q_b[26]'
Warning 343: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc90.reg_file.reg_file2.q_b[27]'
Warning 344: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc90.reg_file.reg_file2.q_b[28]'
Warning 345: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc90.reg_file.reg_file2.q_b[29]'
Warning 346: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc90.reg_file.reg_file2.q_b[30]'
Warning 347: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc90.reg_file.reg_file2.q_b[31]'
Warning 348: set_input_delay command matched but was not applied to primary output '$f2g_tx_out_proc90.writeGenOut'
Warning 349: set_output_delay command matched but was not applied to primary input '$clk_buf_$ibuf_clk'
Warning 350: set_output_delay command matched but was not applied to primary input '$ibuf_boot_daddr[0]'
Warning 351: set_output_delay command matched but was not applied to primary input '$ibuf_boot_daddr[1]'
Warning 352: set_output_delay command matched but was not applied to primary input '$ibuf_boot_daddr[2]'
Warning 353: set_output_delay command matched but was not applied to primary input '$ibuf_boot_daddr[3]'
Warning 354: set_output_delay command matched but was not applied to primary input '$ibuf_boot_daddr[4]'
Warning 355: set_output_delay command matched but was not applied to primary input '$ibuf_boot_daddr[5]'
Warning 356: set_output_delay command matched but was not applied to primary input '$ibuf_boot_daddr[6]'
Warning 357: set_output_delay command matched but was not applied to primary input '$ibuf_boot_daddr[7]'
Warning 358: set_output_delay command matched but was not applied to primary input '$ibuf_boot_daddr[8]'
Warning 359: set_output_delay command matched but was not applied to primary input '$ibuf_boot_daddr[9]'
Warning 360: set_output_delay command matched but was not applied to primary input '$ibuf_boot_daddr[10]'
Warning 361: set_output_delay command matched but was not applied to primary input '$ibuf_boot_daddr[11]'
Warning 362: set_output_delay command matched but was not applied to primary input '$ibuf_boot_daddr[12]'
Warning 363: set_output_delay command matched but was not applied to primary input '$ibuf_boot_daddr[13]'
Warning 364: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[0]'
Warning 365: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[1]'
Warning 366: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[2]'
Warning 367: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[3]'
Warning 368: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[4]'
Warning 369: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[5]'
Warning 370: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[6]'
Warning 371: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[7]'
Warning 372: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[8]'
Warning 373: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[9]'
Warning 374: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[10]'
Warning 375: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[11]'
Warning 376: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[12]'
Warning 377: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[13]'
Warning 378: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[14]'
Warning 379: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[15]'
Warning 380: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[16]'
Warning 381: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[17]'
Warning 382: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[18]'
Warning 383: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[19]'
Warning 384: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[20]'
Warning 385: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[21]'
Warning 386: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[22]'
Warning 387: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[23]'
Warning 388: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[24]'
Warning 389: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[25]'
Warning 390: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[26]'
Warning 391: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[27]'
Warning 392: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[28]'
Warning 393: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[29]'
Warning 394: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[30]'
Warning 395: set_output_delay command matched but was not applied to primary input '$ibuf_boot_ddata[31]'
Warning 396: set_output_delay command matched but was not applied to primary input '$ibuf_boot_iaddr[0]'
Warning 397: set_output_delay command matched but was not applied to primary input '$ibuf_boot_iaddr[1]'
Warning 398: set_output_delay command matched but was not applied to primary input '$ibuf_boot_iaddr[2]'
Warning 399: set_output_delay command matched but was not applied to primary input '$ibuf_boot_iaddr[3]'
Warning 400: set_output_delay command matched but was not applied to primary input '$ibuf_boot_iaddr[4]'
Warning 401: set_output_delay command matched but was not applied to primary input '$ibuf_boot_iaddr[5]'
Warning 402: set_output_delay command matched but was not applied to primary input '$ibuf_boot_iaddr[6]'
Warning 403: set_output_delay command matched but was not applied to primary input '$ibuf_boot_iaddr[7]'
Warning 404: set_output_delay command matched but was not applied to primary input '$ibuf_boot_iaddr[8]'
Warning 405: set_output_delay command matched but was not applied to primary input '$ibuf_boot_iaddr[9]'
Warning 406: set_output_delay command matched but was not applied to primary input '$ibuf_boot_iaddr[10]'
Warning 407: set_output_delay command matched but was not applied to primary input '$ibuf_boot_iaddr[11]'
Warning 408: set_output_delay command matched but was not applied to primary input '$ibuf_boot_iaddr[12]'
Warning 409: set_output_delay command matched but was not applied to primary input '$ibuf_boot_iaddr[13]'
Warning 410: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[0]'
Warning 411: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[1]'
Warning 412: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[2]'
Warning 413: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[3]'
Warning 414: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[4]'
Warning 415: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[5]'
Warning 416: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[6]'
Warning 417: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[7]'
Warning 418: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[8]'
Warning 419: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[9]'
Warning 420: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[10]'
Warning 421: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[11]'
Warning 422: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[12]'
Warning 423: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[13]'
Warning 424: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[14]'
Warning 425: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[15]'
Warning 426: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[16]'
Warning 427: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[17]'
Warning 428: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[18]'
Warning 429: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[19]'
Warning 430: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[20]'
Warning 431: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[21]'
Warning 432: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[22]'
Warning 433: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[23]'
Warning 434: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[24]'
Warning 435: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[25]'
Warning 436: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[26]'
Warning 437: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[27]'
Warning 438: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[28]'
Warning 439: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[29]'
Warning 440: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[30]'
Warning 441: set_output_delay command matched but was not applied to primary input '$ibuf_boot_idata[31]'
Warning 442: set_output_delay command matched but was not applied to primary input '$ibuf_processor_select[0]'
Warning 443: set_output_delay command matched but was not applied to primary input '$ibuf_processor_select[1]'
Warning 444: set_output_delay command matched but was not applied to primary input '$ibuf_processor_select[2]'
Warning 445: set_output_delay command matched but was not applied to primary input '$ibuf_processor_select[3]'
Warning 446: set_output_delay command matched but was not applied to primary input '$ibuf_processor_select[4]'
Warning 447: set_output_delay command matched but was not applied to primary input '$ibuf_processor_select[5]'
Warning 448: set_output_delay command matched but was not applied to primary input '$ibuf_processor_select[6]'
Warning 449: set_output_delay command matched but was not applied to primary input '$ibuf_processor_select[7]'
Warning 450: set_output_delay command matched but was not applied to primary input '$ibuf_resetn'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/packing/fabric_bitonic_mesh_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock '$clk_buf_$ibuf_clk' Source: '$clk_buf_$ibuf_clk.inpad[0]'

# Load Timing Constraints took 0.75 seconds (max_rss 1626.4 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/packing/fabric_bitonic_mesh_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 58.71 seconds).
# Load packing took 61.84 seconds (max_rss 4281.4 MiB, delta_rss +2655.0 MiB)
Warning 451: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io                     : 284
   io_output             : 182
    outpad               : 182
   io_input              : 102
    inpad                : 102
  clb                    : 30359
   clb_lr                : 30359
    fle                  : 241290
     fast6               : 99207
      lut6               : 99207
       lut               : 99207
     ble6                : 10958
      lut6               : 10952
       lut               : 10952
      ff                 : 10958
       DFFRE             : 10958
     ble5                : 207004
      lut5               : 72301
       lut               : 72301
      ff                 : 152044
       DFFRE             : 152044
     adder               : 9600
      lut5               : 3300
       lut               : 3300
      adder_carry        : 9600
  dsp                    : 400
   dsp_lr                : 400
    RS_DSP_MULT          : 300
    RS_DSP_MULT_REGIN    : 100
  bram                   : 200
   bram_lr               : 200
    mem_36K              : 200

# Create Device
## Build Device Grid
FPGA sized to 322 x 220: 70840 grid tiles (castor320x218_heterogeneous)

Resource usage...
	Netlist
		284	blocks of type: io
	Architecture
		22896	blocks of type: io_top
		15696	blocks of type: io_right
		22896	blocks of type: io_bottom
		15696	blocks of type: io_left
	Netlist
		30359	blocks of type: clb
	Architecture
		58320	blocks of type: clb
	Netlist
		400	blocks of type: dsp
	Architecture
		1584	blocks of type: dsp
	Netlist
		200	blocks of type: bram
	Architecture
		1872	blocks of type: bram

Device Utilization: 0.45 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.52 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.25 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.11 Logical Block: bram

## Build Device Grid took 0.02 seconds (max_rss 4281.4 MiB, delta_rss +0.0 MiB)
Warning 452: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 453: Sized nonsensical R=0 transistor to minimum width
Warning 454: Sized nonsensical R=0 transistor to minimum width
Warning 455: Sized nonsensical R=0 transistor to minimum width
Warning 456: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 342.96 seconds (max_rss 11883.3 MiB, delta_rss +7601.8 MiB)
  RR Graph Nodes: 23155632
  RR Graph Edges: 145500130
# Create Device took 354.65 seconds (max_rss 11883.3 MiB, delta_rss +7601.8 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/placement/fabric_bitonic_mesh_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/titan_benchmarks/bitonic_mesh/bitonic_mesh/run_1/synth_1_1/impl_1_1_1/placement/fabric_bitonic_mesh_post_synth.place.

# Load Placement took 3.78 seconds (max_rss 11883.3 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 1319.89 seconds (max_rss 11883.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 457: Found no more ample locations for SOURCE in io_top
Warning 458: Found no more ample locations for OPIN in io_top
Warning 459: Found no more ample locations for SOURCE in io_right
Warning 460: Found no more ample locations for OPIN in io_right
Warning 461: Found no more ample locations for SOURCE in io_bottom
Warning 462: Found no more ample locations for OPIN in io_bottom
Warning 463: Found no more ample locations for SOURCE in io_left
Warning 464: Found no more ample locations for OPIN in io_left
Warning 465: Found no more ample locations for SOURCE in clb
Warning 466: Found no more ample locations for OPIN in clb
Warning 467: Found no more ample locations for SOURCE in dsp
Warning 468: Found no more ample locations for OPIN in dsp
Warning 469: Found no more ample locations for SOURCE in bram
Warning 470: Found no more ample locations for OPIN in bram
## Computing src/opin lookahead took 2.34 seconds (max_rss 11883.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 1324.70 seconds (max_rss 11883.3 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 118095 ( 14.0%) |***********************
[      0.1:      0.2) 223511 ( 26.5%) |********************************************
[      0.2:      0.3) 105781 ( 12.5%) |*********************
[      0.3:      0.4) 116388 ( 13.8%) |***********************
[      0.4:      0.5) 130270 ( 15.4%) |**************************
[      0.5:      0.6)  82292 (  9.7%) |****************
[      0.6:      0.7)  46704 (  5.5%) |*********
[      0.7:      0.8)  17041 (  2.0%) |***
[      0.8:      0.9)   3902 (  0.5%) |*
[      0.9:        1)    612 (  0.1%) |
## Initializing router criticalities took 17.24 seconds (max_rss 11883.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1   47.7     0.0    0 1.1e+08  266127  816198  772749 ( 3.337%) 7616474 (34.0%)   23.561 -1.830e+06    -21.061      0.000      0.000      N/A
   2  150.7     0.5 2090 3.1e+08  234689  766629  538793 ( 2.327%) 7628104 (34.0%)   23.555 -1.826e+06    -21.055      0.000      0.000      N/A
   3 1141.7     0.6 2317 1.6e+09  215383  717660  538407 ( 2.325%) 7845000 (35.0%)   25.007 -1.872e+06    -22.507      0.000      0.000      N/A
   4 4305.7     0.8 3471 5.0e+09  202816  697181  493604 ( 2.132%) 7990287 (35.7%)   26.349 -1.918e+06    -23.849      0.000      0.000      N/A
   5 7864.2     1.1 3861 7.8e+09  189637  667631  425408 ( 1.837%) 8134116 (36.3%)   28.031 -1.982e+06    -25.531      0.000      0.000      N/A
   6 9457.9     1.4 3780 9.3e+09  174769  630090  365179 ( 1.577%) 8290593 (37.0%)   25.842 -2.033e+06    -23.342      0.000      0.000      N/A
   7 10459.2     1.9 3488 9.7e+09  159920  588016  314683 ( 1.359%) 8446310 (37.7%)   25.539 -2.052e+06    -23.039      0.000      0.000      N/A
   8 10909.8     2.4 3198 9.8e+09  145256  547034  273063 ( 1.179%) 8621814 (38.5%)   26.878 -2.090e+06    -24.378      0.000      0.000      N/A
   9 11055.6     3.1 2854 1.0e+10  129319  499082  238591 ( 1.030%) 8807175 (39.3%)   25.809 -2.183e+06    -23.309      0.000      0.000      N/A
  10 10860.9     4.1 2590 9.8e+09  116650  454574  216286 ( 0.934%) 8971085 (40.0%)   29.086 -2.175e+06    -26.586      0.000      0.000       95
  11 11364.0     5.3 2363 1.0e+10  105548  415290  200921 ( 0.868%) 9140380 (40.8%)   28.401 -2.288e+06    -25.901      0.000      0.000      103
  12 11715.3     6.9 2251 1.0e+10   97580  384773  192972 ( 0.833%) 9280010 (41.4%)   34.354 -2.312e+06    -31.854      0.000      0.000      111
  13 28991.0     9.0 2167 2.3e+10   90679  359510  184125 ( 0.795%) 9403064 (42.0%)   31.131 -2.413e+06    -28.631      0.000      0.000      135
  14 37045.6    11.6 1953 2.8e+10   87391  345475  182603 ( 0.789%) 9495746 (42.4%)   38.115 -2.443e+06    -35.615      0.000      0.000      150
  15 44603.5    15.1 1825 3.3e+10   85567  338371  183033 ( 0.790%) 9583600 (42.8%)   35.777 -2.578e+06    -33.277      0.000      0.000      198
