(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param75 = ({{(((8'ha5) ? (7'h41) : (8'ha7)) ? ((8'hb8) ? (8'h9d) : (8'hb9)) : (~^(8'hb1)))}} && (^(((-(8'ha9)) ^~ ((8'hbe) ? (8'hb8) : (8'ha3))) ? (((7'h44) ? (8'hb6) : (8'hb9)) > {(8'hb8)}) : (^~((8'hbf) ? (8'hac) : (8'h9e)))))), 
parameter param76 = (^~((~&(&(param75 ? param75 : param75))) - param75)))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h344):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h14):(1'h0)] wire3;
  input wire [(3'h5):(1'h0)] wire2;
  input wire [(2'h2):(1'h0)] wire1;
  input wire signed [(4'hc):(1'h0)] wire0;
  wire [(4'hc):(1'h0)] wire74;
  wire signed [(4'hd):(1'h0)] wire73;
  wire [(4'hc):(1'h0)] wire7;
  wire [(4'h8):(1'h0)] wire6;
  wire signed [(4'hd):(1'h0)] wire5;
  wire signed [(5'h14):(1'h0)] wire4;
  reg [(4'he):(1'h0)] reg72 = (1'h0);
  reg [(4'he):(1'h0)] reg71 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg70 = (1'h0);
  reg [(5'h11):(1'h0)] reg69 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg68 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg67 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg65 = (1'h0);
  reg [(5'h15):(1'h0)] reg64 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg63 = (1'h0);
  reg [(5'h11):(1'h0)] reg61 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg60 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg59 = (1'h0);
  reg [(3'h5):(1'h0)] reg58 = (1'h0);
  reg [(5'h10):(1'h0)] reg52 = (1'h0);
  reg [(5'h11):(1'h0)] reg55 = (1'h0);
  reg [(4'h8):(1'h0)] reg53 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg51 = (1'h0);
  reg [(2'h2):(1'h0)] reg50 = (1'h0);
  reg [(5'h15):(1'h0)] reg49 = (1'h0);
  reg [(4'h8):(1'h0)] reg48 = (1'h0);
  reg [(4'ha):(1'h0)] reg46 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg45 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg44 = (1'h0);
  reg [(4'hb):(1'h0)] reg43 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg42 = (1'h0);
  reg [(3'h4):(1'h0)] reg41 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg39 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg38 = (1'h0);
  reg [(5'h10):(1'h0)] reg37 = (1'h0);
  reg [(3'h4):(1'h0)] reg36 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg35 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg34 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg33 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg32 = (1'h0);
  reg [(5'h15):(1'h0)] reg31 = (1'h0);
  reg [(3'h7):(1'h0)] reg28 = (1'h0);
  reg [(4'hc):(1'h0)] reg27 = (1'h0);
  reg [(4'he):(1'h0)] reg26 = (1'h0);
  reg signed [(4'he):(1'h0)] reg25 = (1'h0);
  reg [(3'h7):(1'h0)] reg23 = (1'h0);
  reg [(2'h2):(1'h0)] reg22 = (1'h0);
  reg [(5'h10):(1'h0)] reg20 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg19 = (1'h0);
  reg [(2'h2):(1'h0)] reg18 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg17 = (1'h0);
  reg [(4'h8):(1'h0)] reg16 = (1'h0);
  reg [(2'h3):(1'h0)] reg15 = (1'h0);
  reg [(4'hd):(1'h0)] reg14 = (1'h0);
  reg [(4'hd):(1'h0)] reg13 = (1'h0);
  reg [(2'h3):(1'h0)] reg12 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg10 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg9 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg8 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg66 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg62 = (1'h0);
  reg [(5'h15):(1'h0)] reg57 = (1'h0);
  reg [(4'hb):(1'h0)] reg56 = (1'h0);
  reg [(2'h2):(1'h0)] reg54 = (1'h0);
  reg [(4'hc):(1'h0)] forvar52 = (1'h0);
  reg [(5'h15):(1'h0)] reg47 = (1'h0);
  reg signed [(4'h8):(1'h0)] forvar40 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg30 = (1'h0);
  reg signed [(4'h9):(1'h0)] forvar29 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg24 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg21 = (1'h0);
  reg [(4'hf):(1'h0)] reg11 = (1'h0);
  assign y = {wire74,
                 wire73,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg65,
                 reg64,
                 reg63,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg52,
                 reg55,
                 reg53,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg23,
                 reg22,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg10,
                 reg9,
                 reg8,
                 reg66,
                 reg62,
                 reg57,
                 reg56,
                 reg54,
                 forvar52,
                 reg47,
                 forvar40,
                 reg30,
                 forvar29,
                 reg24,
                 reg21,
                 reg11,
                 (1'h0)};
  assign wire4 = $signed(wire2);
  assign wire5 = (~^wire3);
  assign wire6 = $signed($unsigned($unsigned($unsigned($unsigned(wire2)))));
  assign wire7 = $unsigned((({(~&wire1),
                     $unsigned(wire0)} && (!$unsigned(wire2))) <<< wire3[(2'h3):(2'h2)]));
  always
    @(posedge clk) begin
      if ({wire7, ("Nhb3t4B2d8zUX1" << (!(^~wire4)))})
        begin
          if ((-({("5gC" <= (wire0 ? wire2 : wire0)),
              {(wire6 ~^ wire4)}} == (-wire5[(1'h0):(1'h0)]))))
            begin
              reg8 <= $signed("39");
              reg9 <= "0ED6MMbz";
              reg10 <= $signed(wire3);
            end
          else
            begin
              reg8 <= wire3[(2'h3):(2'h2)];
              reg11 = (reg10[(4'hd):(3'h5)] ?
                  ($signed(wire6[(4'h8):(2'h2)]) ?
                      $unsigned(((!wire6) ?
                          $signed(wire4) : wire5[(4'hb):(4'h9)])) : {($unsigned(wire5) > $signed(wire5))}) : "3OvDzfW");
              reg12 <= (($unsigned((~&"Jc2")) ?
                  (reg11 ? $signed($signed(wire6)) : (7'h44)) : (((wire6 ?
                      wire6 : wire4) == $unsigned(wire2)) >> (+$signed(reg9)))) || (("VqhJ8P" ?
                  ((^wire1) || (8'hbe)) : $signed(reg11)) * (~^(+(~^wire3)))));
              reg13 <= reg12[(2'h2):(1'h0)];
              reg14 <= ((wire3[(1'h1):(1'h1)] + ((~&{reg8, wire0}) != reg13)) ?
                  ((wire5[(3'h6):(3'h4)] ? "5vda" : wire1[(1'h1):(1'h1)]) ?
                      $unsigned(((wire5 ? wire7 : reg10) ?
                          "7IfLrrXFF5" : (reg13 >= wire4))) : (~&($unsigned(reg11) >= $unsigned(wire4)))) : (^"xGqZmIM4Po3Lql1w"));
            end
          reg15 <= {wire0[(4'h8):(2'h3)],
              (($unsigned("rGCvV098FgZJFB0QqI") ?
                      $signed((wire7 >>> wire6)) : {(wire7 ? wire1 : wire3),
                          wire1[(1'h0):(1'h0)]}) ?
                  ((reg13[(3'h4):(2'h2)] ?
                          ((8'hbe) ? reg8 : wire2) : (reg8 > wire5)) ?
                      "" : (~|$signed((8'hba)))) : wire2[(2'h3):(1'h0)])};
          reg16 <= (wire4 <<< $unsigned((8'ha2)));
          if ($unsigned($unsigned(wire4)))
            begin
              reg17 <= ((~^$signed((&$unsigned(reg15)))) ?
                  "R59h" : (reg14 ? "kUUs" : {"OWvShL2rB2A", $signed(reg9)}));
              reg18 <= $signed(("84q5Jk0Oh" > (~((8'ha6) ?
                  (wire5 ^ (8'ha0)) : $signed((8'hb4))))));
              reg19 <= "nA4n16R7nkoLY";
              reg20 <= ("N8UDLPplW" << (8'hbc));
            end
          else
            begin
              reg21 = wire2[(3'h5):(2'h3)];
              reg22 <= (reg19 ?
                  (reg18[(1'h0):(1'h0)] ?
                      {reg14[(3'h7):(1'h1)]} : (+$unsigned($signed(wire2)))) : reg8);
              reg23 <= reg11[(4'h9):(4'h9)];
              reg24 = reg18[(1'h1):(1'h1)];
              reg25 <= $signed(reg12[(2'h3):(2'h2)]);
            end
        end
      else
        begin
          reg8 <= "3TtH4u0";
          reg11 = reg8[(2'h2):(2'h2)];
          reg12 <= "ap";
        end
      if ("vg")
        begin
          reg26 <= reg13[(4'hc):(4'ha)];
          reg27 <= reg12[(2'h3):(2'h2)];
          reg28 <= ($unsigned($signed({(wire4 ? (8'ha5) : reg14), wire2})) ?
              $signed("J8Yi9avNRN9iSKap") : (reg14 ^ "9cs3FKhof5cXMv"));
          for (forvar29 = (1'h0); (forvar29 < (2'h3)); forvar29 = (forvar29 + (1'h1)))
            begin
              reg30 = $signed(forvar29);
              reg31 <= ({wire0,
                  $signed("REyQo5BE0yXoIa0ANYN")} == $signed(({wire4[(2'h2):(2'h2)],
                  (reg8 > reg11)} || ("iHWQdhDFIOMI4wOlUix" ?
                  ((8'ha7) < reg10) : wire1))));
            end
          if (((($signed(((8'h9d) == reg23)) >> ({reg28} ^~ $unsigned(wire3))) ?
              $unsigned(reg27[(2'h3):(1'h0)]) : $signed(($unsigned(wire5) ?
                  (~^reg19) : {reg24, forvar29}))) != reg22[(1'h1):(1'h1)]))
            begin
              reg32 <= ($signed(($signed($unsigned(wire1)) * (7'h41))) ?
                  wire7[(4'ha):(2'h2)] : (!reg15[(1'h1):(1'h1)]));
              reg33 <= "MJU0Z6gE";
            end
          else
            begin
              reg32 <= $signed((({(~|reg20), wire4} ?
                  ((&reg14) ?
                      reg15 : {reg9}) : (!$signed(reg26))) >> (~&(reg14[(4'hb):(3'h6)] != $signed((8'hab))))));
              reg33 <= (!{$unsigned(wire1[(2'h2):(2'h2)])});
              reg34 <= $signed((reg20[(1'h1):(1'h1)] ?
                  $unsigned(reg14[(2'h2):(2'h2)]) : ($signed(forvar29) || $unsigned({reg20}))));
              reg35 <= {(8'ha1), reg21};
            end
        end
      else
        begin
          reg26 <= "FBtH5";
        end
      if (($signed((8'hb4)) ?
          $signed(wire5[(1'h0):(1'h0)]) : ((8'hb3) ?
              (~|"RvDnaKA1VOnUg5") : "hHkXC")))
        begin
          if ($unsigned($signed($signed("8tJ"))))
            begin
              reg36 <= {(reg17 || $unsigned(("GSysII7oE" ?
                      $unsigned(reg19) : ((7'h41) <= reg28))))};
              reg37 <= (wire4[(4'hb):(2'h3)] ? reg33 : (8'ha8));
              reg38 <= (reg26[(4'hc):(3'h5)] <= $unsigned(reg11));
            end
          else
            begin
              reg36 <= $signed($unsigned(reg30[(1'h1):(1'h1)]));
              reg37 <= reg32;
              reg38 <= $signed("9OT8V");
              reg39 <= reg22;
            end
          for (forvar40 = (1'h0); (forvar40 < (2'h3)); forvar40 = (forvar40 + (1'h1)))
            begin
              reg41 <= (&(wire7 >>> "SlG2uZMF"));
              reg42 <= $unsigned((8'hb2));
              reg43 <= reg20[(4'h8):(3'h4)];
              reg44 <= "";
            end
          if (reg44[(3'h7):(3'h7)])
            begin
              reg45 <= wire2;
              reg46 <= reg12;
              reg47 = $unsigned(reg20[(4'hb):(1'h0)]);
              reg48 <= ({(~&(~reg45))} ?
                  $unsigned((!$unsigned($signed((8'hb0))))) : $unsigned(($signed($signed(reg47)) + (^$signed((7'h43))))));
            end
          else
            begin
              reg45 <= ($unsigned(reg23) ^ (8'hb5));
              reg46 <= $unsigned(wire5[(3'h7):(2'h2)]);
              reg48 <= $unsigned(reg35);
              reg49 <= reg36[(2'h3):(1'h0)];
              reg50 <= ($signed($unsigned((!reg30[(1'h1):(1'h0)]))) ?
                  (($signed({wire5}) ? "Z" : $signed($signed(reg28))) ?
                      reg8[(2'h2):(1'h1)] : $signed(reg9[(3'h4):(1'h1)])) : (+($unsigned((^reg20)) || reg34[(4'he):(4'h9)])));
            end
        end
      else
        begin
          reg36 <= reg21;
        end
      reg51 <= reg48;
      if (($unsigned({(8'h9c),
              ($signed(reg13) ? (!(8'hb8)) : $signed(reg31))}) ?
          $unsigned({wire7, {"Hb6"}}) : "88c7TS4"))
        begin
          for (forvar52 = (1'h0); (forvar52 < (2'h2)); forvar52 = (forvar52 + (1'h1)))
            begin
              reg53 <= reg31;
            end
          reg54 = "";
          reg55 <= ((($signed((reg43 >>> wire1)) ?
                  $signed(reg11) : "N4bilCvv") ?
              "Hk5SAeYd" : "B5NoYk1YnefzQwk") >= $signed(reg14));
          reg56 = "aeNXpM50P";
          reg57 = ($signed(($unsigned("vK3GOEJvdKOCs4p") ?
              (~&(8'hb5)) : ((reg21 >>> reg11) + $signed(reg55)))) <= $unsigned(("e8b6lHT" >>> ($signed((8'hae)) ?
              (reg17 ? reg10 : reg46) : reg16))));
        end
      else
        begin
          reg52 <= (reg36[(1'h0):(1'h0)] & $unsigned((reg35[(4'h8):(2'h3)] ?
              $signed((wire4 ? reg38 : (8'h9e))) : {(reg39 ? reg17 : reg47)})));
          if ((wire4[(3'h5):(3'h5)] < (~(^{$signed(reg31)}))))
            begin
              reg53 <= {((reg15 || reg42[(2'h3):(1'h0)]) & (reg18 ?
                      ($unsigned(forvar40) ?
                          $unsigned(reg43) : wire3[(3'h6):(1'h0)]) : (reg23 ?
                          $signed(reg48) : reg57)))};
              reg54 = (~|{(8'haf), reg42[(1'h1):(1'h0)]});
            end
          else
            begin
              reg53 <= "yQz3BWuT9Zt1fXtz5p";
              reg55 <= ({(reg49[(2'h2):(1'h0)] < (~(!reg26)))} ?
                  $signed($signed("e")) : "2D9JDMdE");
              reg58 <= $signed((wire7 ? {$unsigned(reg24)} : (&reg49)));
            end
          if ((!($unsigned(reg35[(1'h1):(1'h0)]) ?
              reg20 : (wire0 ? (|{reg58}) : $unsigned(reg24[(4'hd):(3'h7)])))))
            begin
              reg59 <= (&(wire7[(4'h8):(3'h7)] != (8'hbb)));
              reg60 <= $unsigned($unsigned($unsigned(("dh2" ?
                  wire5 : ((8'ha5) == (8'hb0))))));
              reg61 <= forvar52[(4'h8):(3'h6)];
            end
          else
            begin
              reg59 <= ($unsigned({"p22gQ"}) <<< (8'ha1));
              reg62 = ((((|wire4[(3'h5):(3'h4)]) ?
                  (^~$unsigned(reg26)) : reg52[(3'h4):(1'h1)]) < (|wire5)) + reg26[(4'hc):(2'h3)]);
              reg63 <= (forvar52 ? reg10[(4'he):(4'h8)] : reg42[(3'h4):(1'h1)]);
              reg64 <= ($unsigned((~|reg10)) ?
                  wire7[(4'hb):(3'h5)] : {(($signed(reg62) ~^ ((8'hb6) < reg38)) + {{reg49,
                              reg50}}),
                      reg33});
            end
          if ((reg26 != reg59[(3'h7):(1'h0)]))
            begin
              reg65 <= reg37;
              reg66 = $unsigned(("1ohpS9zVTKKVzKlgTsZ" ?
                  $signed({$signed(reg8)}) : reg34));
              reg67 <= {(reg50 ?
                      forvar29[(2'h3):(1'h0)] : ((~"02iz5S4ZnA2") ?
                          $unsigned((reg16 ^~ reg50)) : reg44[(2'h3):(2'h2)])),
                  (^((8'ha5) >= ("ydLDNBR6OJh" << ((8'ha0) ? reg43 : reg66))))};
              reg68 <= reg52;
              reg69 <= (($signed((+reg46[(4'h8):(4'h8)])) + ($unsigned((reg63 >>> (8'hb3))) ^~ $unsigned("ShFQ4NfRpuNF3FaF9D"))) ?
                  ($signed((^~wire0)) ?
                      ($signed($unsigned(reg18)) <<< reg49) : $unsigned({$unsigned(reg37)})) : ($unsigned({$unsigned(reg60)}) <= ($unsigned(reg8) == reg55)));
            end
          else
            begin
              reg65 <= reg12;
              reg67 <= $signed(reg55[(4'h9):(4'h9)]);
            end
          if ($signed(forvar40))
            begin
              reg70 <= $unsigned(reg47);
            end
          else
            begin
              reg70 <= "c3dJsmrGU";
              reg71 <= (wire6 ? reg46[(3'h7):(1'h0)] : "LD");
              reg72 <= (((((reg39 || reg16) ?
                          $unsigned(reg56) : (reg8 != reg52)) ?
                      ((~^reg71) ? (reg9 * wire5) : reg37) : $unsigned((reg69 ?
                          reg42 : reg44))) != ((reg61[(4'hf):(4'he)] - reg41[(2'h3):(1'h0)]) ?
                      $unsigned((reg38 ?
                          reg45 : reg62)) : reg33[(1'h0):(1'h0)])) ?
                  reg37 : $signed(reg20[(1'h0):(1'h0)]));
            end
        end
    end
  assign wire73 = (&$signed(wire0));
  assign wire74 = ((((-$signed(reg42)) == ({reg26, reg39} ?
                          $signed(reg28) : $unsigned(reg50))) ?
                      reg14[(4'hd):(4'hd)] : reg67) << "NegErepF0vy");
endmodule