

================================================================
== Synthesis Summary Report of 'mm2'
================================================================
+ General Information: 
    * Date:           Sat Mar  9 22:24:42 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        proj_mm2_no_taffo
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7v585t-ffg1761-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |                     Modules                     | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |         |         |            |            |     |
    |                     & Loops                     | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |+ mm2                                            |     -|   0.00|    20770|  4.154e+05|         -|    20771|     -|        no|  2 (~0%)|  5 (~0%)|   7957 (1%)|   7861 (2%)|    -|
    | + mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2  |     -|   0.00|     8221|  1.644e+05|         -|     8221|     -|        no|        -|        -|  3810 (~0%)|  3284 (~0%)|    -|
    |  o VITIS_LOOP_53_1_VITIS_LOOP_55_2              |    II|  14.60|     8219|  1.644e+05|        60|       32|   256|       yes|        -|        -|           -|           -|    -|
    | + mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5  |     -|   0.00|    12546|  2.509e+05|         -|    12546|     -|        no|        -|        -|  2560 (~0%)|  2198 (~0%)|    -|
    |  o VITIS_LOOP_65_4_VITIS_LOOP_67_5              |    II|  14.60|    12544|  2.509e+05|        50|       49|   256|       yes|        -|        -|           -|           -|    -|
    +-------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+------------------+
| Interface     | Register | Offset | Width | Access | Description      |
+---------------+----------+--------+-------+--------+------------------+
| s_axi_control | A_1      | 0x10   | 32    | W      | Data signal of A |
| s_axi_control | A_2      | 0x14   | 32    | W      | Data signal of A |
| s_axi_control | B_1      | 0x1c   | 32    | W      | Data signal of B |
| s_axi_control | B_2      | 0x20   | 32    | W      | Data signal of B |
| s_axi_control | C_1      | 0x28   | 32    | W      | Data signal of C |
| s_axi_control | C_2      | 0x2c   | 32    | W      | Data signal of C |
| s_axi_control | D_1      | 0x34   | 32    | W      | Data signal of D |
| s_axi_control | D_2      | 0x38   | 32    | W      | Data signal of D |
+---------------+----------+--------+-------+--------+------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| alpha     | ap_none | 32       |
| beta      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | inout     | float*   |
| B        | inout     | float*   |
| C        | inout     | float*   |
| D        | inout     | float*   |
| alpha    | in        | float    |
| beta     | in        | float    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| A        | m_axi_gmem    | interface |          |                               |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x10 range=32 |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x14 range=32 |
| B        | m_axi_gmem    | interface |          |                               |
| B        | s_axi_control | register  | offset   | name=B_1 offset=0x1c range=32 |
| B        | s_axi_control | register  | offset   | name=B_2 offset=0x20 range=32 |
| C        | m_axi_gmem    | interface |          |                               |
| C        | s_axi_control | register  | offset   | name=C_1 offset=0x28 range=32 |
| C        | s_axi_control | register  | offset   | name=C_2 offset=0x2c range=32 |
| D        | m_axi_gmem    | interface |          |                               |
| D        | s_axi_control | register  | offset   | name=D_1 offset=0x34 range=32 |
| D        | s_axi_control | register  | offset   | name=D_2 offset=0x38 range=32 |
| alpha    | alpha         | port      |          |                               |
| beta     | beta          | port      |          |                               |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+----------------------+
| HW Interface | Variable | Loop            | Problem                                                                                                 | Resolution | Location             |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+----------------------+
| m_axi_gmem   | B        | VITIS_LOOP_58_3 | Stride is incompatible                                                                                  | 214-230    | mm2_no_taffo.c:58:23 |
| m_axi_gmem   | A        | VITIS_LOOP_55_2 | Stride is incompatible                                                                                  | 214-230    | mm2_no_taffo.c:55:22 |
| m_axi_gmem   | C        | VITIS_LOOP_70_6 | Stride is incompatible                                                                                  | 214-230    | mm2_no_taffo.c:70:19 |
| m_axi_gmem   | D        |                 | Access is clobbered by store                                                                            | 214-231    | mm2_no_taffo.c:69:13 |
| m_axi_gmem   | D        |                 | Access is clobbered by store                                                                            | 214-231    | mm2_no_taffo.c:69:13 |
| m_axi_gmem   | D        |                 | Access is clobbered by store                                                                            | 214-231    | mm2_no_taffo.c:72:21 |
| m_axi_gmem   | A        | VITIS_LOOP_58_3 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | mm2_no_taffo.c:58:23 |
| m_axi_gmem   |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | mm2_no_taffo.c:58:23 |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+----------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                            | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + mm2                                           | 5   |        |             |     |        |         |
|  + mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 | 0   |        |             |     |        |         |
|    empty_35_fu_688_p2                           | -   |        | empty_35    | add | fabric | 0       |
|    add_ln53_fu_710_p2                           | -   |        | add_ln53    | add | fabric | 0       |
|    add_ln53_16_fu_725_p2                        | -   |        | add_ln53_16 | add | fabric | 0       |
|    p_mid169_fu_747_p2                           | -   |        | p_mid169    | add | fabric | 0       |
|    add_ln53_1_fu_806_p2                         | -   |        | add_ln53_1  | add | fabric | 0       |
|    add_ln53_2_fu_822_p2                         | -   |        | add_ln53_2  | add | fabric | 0       |
|    add_ln53_3_fu_837_p2                         | -   |        | add_ln53_3  | add | fabric | 0       |
|    add_ln53_4_fu_852_p2                         | -   |        | add_ln53_4  | add | fabric | 0       |
|    add_ln53_5_fu_867_p2                         | -   |        | add_ln53_5  | add | fabric | 0       |
|    add_ln53_6_fu_882_p2                         | -   |        | add_ln53_6  | add | fabric | 0       |
|    add_ln53_7_fu_897_p2                         | -   |        | add_ln53_7  | add | fabric | 0       |
|    add_ln53_8_fu_912_p2                         | -   |        | add_ln53_8  | add | fabric | 0       |
|    add_ln53_9_fu_931_p2                         | -   |        | add_ln53_9  | add | fabric | 0       |
|    add_ln53_10_fu_950_p2                        | -   |        | add_ln53_10 | add | fabric | 0       |
|    add_ln53_11_fu_969_p2                        | -   |        | add_ln53_11 | add | fabric | 0       |
|    add_ln53_12_fu_988_p2                        | -   |        | add_ln53_12 | add | fabric | 0       |
|    add_ln53_13_fu_1007_p2                       | -   |        | add_ln53_13 | add | fabric | 0       |
|    add_ln53_14_fu_1026_p2                       | -   |        | add_ln53_14 | add | fabric | 0       |
|    add_ln53_15_fu_1041_p2                       | -   |        | add_ln53_15 | add | fabric | 0       |
|    add_ln57_fu_1081_p2                          | -   |        | add_ln57    | add | fabric | 0       |
|    add_ln60_fu_1103_p2                          | -   |        | add_ln60    | add | fabric | 0       |
|    add_ln60_1_fu_1156_p2                        | -   |        | add_ln60_1  | add | fabric | 0       |
|    add_ln60_2_fu_1198_p2                        | -   |        | add_ln60_2  | add | fabric | 0       |
|    add_ln60_3_fu_1234_p2                        | -   |        | add_ln60_3  | add | fabric | 0       |
|    add_ln60_4_fu_1276_p2                        | -   |        | add_ln60_4  | add | fabric | 0       |
|    add_ln60_5_fu_1318_p2                        | -   |        | add_ln60_5  | add | fabric | 0       |
|    add_ln60_6_fu_1354_p2                        | -   |        | add_ln60_6  | add | fabric | 0       |
|    add_ln60_7_fu_1390_p2                        | -   |        | add_ln60_7  | add | fabric | 0       |
|    add_ln60_8_fu_1432_p2                        | -   |        | add_ln60_8  | add | fabric | 0       |
|    add_ln60_9_fu_1474_p2                        | -   |        | add_ln60_9  | add | fabric | 0       |
|    add_ln60_10_fu_1516_p2                       | -   |        | add_ln60_10 | add | fabric | 0       |
|    add_ln60_11_fu_1558_p2                       | -   |        | add_ln60_11 | add | fabric | 0       |
|    add_ln60_12_fu_1594_p2                       | -   |        | add_ln60_12 | add | fabric | 0       |
|    add_ln60_13_fu_1630_p2                       | -   |        | add_ln60_13 | add | fabric | 0       |
|    add_ln60_14_fu_1666_p2                       | -   |        | add_ln60_14 | add | fabric | 0       |
|    add_ln60_15_fu_1698_p2                       | -   |        | add_ln60_15 | add | fabric | 0       |
|    add_ln55_fu_1128_p2                          | -   |        | add_ln55    | add | fabric | 0       |
|  + mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 | 0   |        |             |     |        |         |
|    add_ln65_fu_598_p2                           | -   |        | add_ln65    | add | fabric | 0       |
|    add_ln65_1_fu_621_p2                         | -   |        | add_ln65_1  | add | fabric | 0       |
|    add_ln69_fu_693_p2                           | -   |        | add_ln69    | add | fabric | 0       |
|    add_ln72_fu_771_p2                           | -   |        | add_ln72    | add | fabric | 0       |
|    add_ln72_1_fu_829_p2                         | -   |        | add_ln72_1  | add | fabric | 0       |
|    add_ln72_2_fu_887_p2                         | -   |        | add_ln72_2  | add | fabric | 0       |
|    add_ln72_3_fu_939_p2                         | -   |        | add_ln72_3  | add | fabric | 0       |
|    add_ln72_4_fu_997_p2                         | -   |        | add_ln72_4  | add | fabric | 0       |
|    add_ln72_5_fu_1055_p2                        | -   |        | add_ln72_5  | add | fabric | 0       |
|    add_ln72_6_fu_1107_p2                        | -   |        | add_ln72_6  | add | fabric | 0       |
|    add_ln72_7_fu_1139_p2                        | -   |        | add_ln72_7  | add | fabric | 0       |
|    add_ln72_8_fu_1181_p2                        | -   |        | add_ln72_8  | add | fabric | 0       |
|    add_ln72_9_fu_1223_p2                        | -   |        | add_ln72_9  | add | fabric | 0       |
|    add_ln72_10_fu_1265_p2                       | -   |        | add_ln72_10 | add | fabric | 0       |
|    add_ln72_11_fu_1307_p2                       | -   |        | add_ln72_11 | add | fabric | 0       |
|    add_ln72_12_fu_1343_p2                       | -   |        | add_ln72_12 | add | fabric | 0       |
|    add_ln72_13_fu_1379_p2                       | -   |        | add_ln72_13 | add | fabric | 0       |
|    add_ln72_14_fu_1411_p2                       | -   |        | add_ln72_14 | add | fabric | 0       |
|    add_ln72_15_fu_1443_p2                       | -   |        | add_ln72_15 | add | fabric | 0       |
|    add_ln67_fu_719_p2                           | -   |        | add_ln67    | add | fabric | 0       |
+-------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------+------+------+--------+----------+---------+------+---------+
| Name    | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------+------+------+--------+----------+---------+------+---------+
| + mm2   | 2    | 0    |        |          |         |      |         |
|   tmp_U | 2    | -    |        | tmp      | rom_np  | auto | 1       |
+---------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------+--------------------------+
| Type      | Options                      | Location                 |
+-----------+------------------------------+--------------------------+
| interface | m_axi port = A depth = 16*16 | mm2_no_taffo.c:25 in mm2 |
| interface | m_axi port = B depth = 16*16 | mm2_no_taffo.c:26 in mm2 |
| interface | m_axi port = C depth = 16*16 | mm2_no_taffo.c:27 in mm2 |
| interface | m_axi port = D depth = 16*16 | mm2_no_taffo.c:28 in mm2 |
+-----------+------------------------------+--------------------------+


