#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 29 20:04:48 2019
# Process ID: 5334
# Current directory: /home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.runs/synth_1
# Command line: vivado -log project_reti_logiche.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl
# Log file: /home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.runs/synth_1/project_reti_logiche.vds
# Journal file: /home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5371 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1368.926 ; gain = 0.000 ; free physical = 1251 ; free virtual = 5738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:50]
INFO: [Synth 8-226] default block is never used [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (1#1) [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:50]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1386.324 ; gain = 17.398 ; free physical = 1259 ; free virtual = 5746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1386.324 ; gain = 17.398 ; free physical = 1259 ; free virtual = 5746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1394.328 ; gain = 25.402 ; free physical = 1258 ; free virtual = 5745
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:389]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:382]
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'project_reti_logiche'
INFO: [Synth 8-5544] ROM "checkedAll_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_address" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pivotX" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pivotY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempX" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pivotX_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pivotY_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempX_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempY_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                             0000 |                             0000
                 askmask |                             0001 |                             0001
                readmask |                             0010 |                             0010
                   askpx |                             0011 |                             0011
                  readpx |                             0100 |                             0100
                   askpy |                             0101 |                             0101
                  readpy |                             0110 |                             0110
               processor |                             0111 |                             0111
               finewrite |                             1000 |                             1110
                    fine |                             1001 |                             1111
                   askcx |                             1010 |                             1000
                  readcx |                             1011 |                             1001
                   askcy |                             1100 |                             1010
                  readcy |                             1101 |                             1011
          letemstabilize |                             1110 |                             1100
               updateout |                             1111 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'project_reti_logiche'
WARNING: [Synth 8-327] inferring latch for variable 'o_address_reg' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:95]
WARNING: [Synth 8-327] inferring latch for variable 'checkedAll_next_reg' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:87]
WARNING: [Synth 8-327] inferring latch for variable 'tempY_reg' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:109]
WARNING: [Synth 8-327] inferring latch for variable 'pivotY_reg' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:107]
WARNING: [Synth 8-327] inferring latch for variable 'tempX_reg' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:108]
WARNING: [Synth 8-327] inferring latch for variable 'pivotX_reg' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:106]
WARNING: [Synth 8-327] inferring latch for variable 'mask_reg' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:105]
WARNING: [Synth 8-327] inferring latch for variable 'o_en_reg' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:97]
WARNING: [Synth 8-327] inferring latch for variable 'o_we_reg' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:98]
WARNING: [Synth 8-327] inferring latch for variable 'o_data_reg' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:99]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1423.102 ; gain = 54.176 ; free physical = 1196 ; free virtual = 5683
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  16 Input      8 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_reti_logiche 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  16 Input      8 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'o_address_reg[5]' (LD) to 'o_address_reg[6]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[6]' (LD) to 'o_address_reg[7]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[7]' (LD) to 'o_address_reg[8]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[8]' (LD) to 'o_address_reg[9]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[9]' (LD) to 'o_address_reg[10]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[10]' (LD) to 'o_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[11]' (LD) to 'o_address_reg[12]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[12]' (LD) to 'o_address_reg[13]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[13]' (LD) to 'o_address_reg[14]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[14]' (LD) to 'o_address_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\o_address_reg[15] )
WARNING: [Synth 8-3332] Sequential element (o_address_reg[15]) is unused and will be removed from module project_reti_logiche.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1567.969 ; gain = 199.043 ; free physical = 1048 ; free virtual = 5536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1567.969 ; gain = 199.043 ; free physical = 1048 ; free virtual = 5536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.977 ; gain = 200.051 ; free physical = 1047 ; free virtual = 5535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.977 ; gain = 200.051 ; free physical = 1047 ; free virtual = 5535
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempY[7] with 1st driver pin 'tempY_reg[7]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempY[7] with 2nd driver pin 'tempY_reg[7]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:493]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempY[6] with 1st driver pin 'tempY_reg[6]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempY[6] with 2nd driver pin 'tempY_reg[6]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:493]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempY[5] with 1st driver pin 'tempY_reg[5]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempY[5] with 2nd driver pin 'tempY_reg[5]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:493]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempY[4] with 1st driver pin 'tempY_reg[4]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempY[4] with 2nd driver pin 'tempY_reg[4]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:493]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempY[3] with 1st driver pin 'tempY_reg[3]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempY[3] with 2nd driver pin 'tempY_reg[3]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:493]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempY[2] with 1st driver pin 'tempY_reg[2]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempY[2] with 2nd driver pin 'tempY_reg[2]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:493]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempY[1] with 1st driver pin 'tempY_reg[1]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempY[1] with 2nd driver pin 'tempY_reg[1]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:493]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempY[0] with 1st driver pin 'tempY_reg[0]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempY[0] with 2nd driver pin 'tempY_reg[0]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:493]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotY[7] with 1st driver pin 'pivotY_reg[7]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotY[7] with 2nd driver pin 'pivotY_reg[7]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:491]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotY[6] with 1st driver pin 'pivotY_reg[6]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotY[6] with 2nd driver pin 'pivotY_reg[6]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:491]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotY[5] with 1st driver pin 'pivotY_reg[5]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotY[5] with 2nd driver pin 'pivotY_reg[5]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:491]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotY[4] with 1st driver pin 'pivotY_reg[4]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotY[4] with 2nd driver pin 'pivotY_reg[4]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:491]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotY[3] with 1st driver pin 'pivotY_reg[3]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotY[3] with 2nd driver pin 'pivotY_reg[3]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:491]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotY[2] with 1st driver pin 'pivotY_reg[2]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotY[2] with 2nd driver pin 'pivotY_reg[2]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:491]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotY[1] with 1st driver pin 'pivotY_reg[1]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotY[1] with 2nd driver pin 'pivotY_reg[1]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:491]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotY[0] with 1st driver pin 'pivotY_reg[0]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotY[0] with 2nd driver pin 'pivotY_reg[0]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:491]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempX[7] with 1st driver pin 'tempX_reg[7]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempX[7] with 2nd driver pin 'tempX_reg[7]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:492]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempX[6] with 1st driver pin 'tempX_reg[6]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempX[6] with 2nd driver pin 'tempX_reg[6]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:492]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempX[5] with 1st driver pin 'tempX_reg[5]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempX[5] with 2nd driver pin 'tempX_reg[5]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:492]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempX[4] with 1st driver pin 'tempX_reg[4]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempX[4] with 2nd driver pin 'tempX_reg[4]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:492]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempX[3] with 1st driver pin 'tempX_reg[3]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempX[3] with 2nd driver pin 'tempX_reg[3]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:492]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempX[2] with 1st driver pin 'tempX_reg[2]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempX[2] with 2nd driver pin 'tempX_reg[2]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:492]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempX[1] with 1st driver pin 'tempX_reg[1]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempX[1] with 2nd driver pin 'tempX_reg[1]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:492]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempX[0] with 1st driver pin 'tempX_reg[0]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tempX[0] with 2nd driver pin 'tempX_reg[0]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:492]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotX[7] with 1st driver pin 'pivotX_reg[7]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:106]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotX[7] with 2nd driver pin 'pivotX_reg[7]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:490]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotX[6] with 1st driver pin 'pivotX_reg[6]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:106]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotX[6] with 2nd driver pin 'pivotX_reg[6]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:490]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotX[5] with 1st driver pin 'pivotX_reg[5]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:106]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotX[5] with 2nd driver pin 'pivotX_reg[5]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:490]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotX[4] with 1st driver pin 'pivotX_reg[4]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:106]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotX[4] with 2nd driver pin 'pivotX_reg[4]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:490]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotX[3] with 1st driver pin 'pivotX_reg[3]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:106]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotX[3] with 2nd driver pin 'pivotX_reg[3]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:490]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotX[2] with 1st driver pin 'pivotX_reg[2]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:106]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotX[2] with 2nd driver pin 'pivotX_reg[2]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:490]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotX[1] with 1st driver pin 'pivotX_reg[1]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:106]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotX[1] with 2nd driver pin 'pivotX_reg[1]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:490]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotX[0] with 1st driver pin 'pivotX_reg[0]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:106]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pivotX[0] with 2nd driver pin 'pivotX_reg[0]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:490]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mask[7] with 1st driver pin 'mask_reg[7]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:105]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mask[7] with 2nd driver pin 'mask_reg[7]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:489]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mask[6] with 1st driver pin 'mask_reg[6]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:105]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mask[6] with 2nd driver pin 'mask_reg[6]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:489]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mask[5] with 1st driver pin 'mask_reg[5]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:105]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mask[5] with 2nd driver pin 'mask_reg[5]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:489]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mask[4] with 1st driver pin 'mask_reg[4]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:105]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mask[4] with 2nd driver pin 'mask_reg[4]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:489]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mask[3] with 1st driver pin 'mask_reg[3]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:105]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mask[3] with 2nd driver pin 'mask_reg[3]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:489]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mask[2] with 1st driver pin 'mask_reg[2]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:105]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mask[2] with 2nd driver pin 'mask_reg[2]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:489]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mask[1] with 1st driver pin 'mask_reg[1]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:105]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mask[1] with 2nd driver pin 'mask_reg[1]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:489]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mask[0] with 1st driver pin 'mask_reg[0]__0/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:105]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mask[0] with 2nd driver pin 'mask_reg[0]/Q' [/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd:489]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       40|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.977 ; gain = 200.051 ; free physical = 1047 ; free virtual = 5535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.977 ; gain = 200.051 ; free physical = 1047 ; free virtual = 5535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.977 ; gain = 200.051 ; free physical = 1047 ; free virtual = 5535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.977 ; gain = 200.051 ; free physical = 1047 ; free virtual = 5535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.977 ; gain = 200.051 ; free physical = 1047 ; free virtual = 5535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT2   |    63|
|4     |LUT3   |    21|
|5     |LUT4   |    36|
|6     |LUT5   |    18|
|7     |LUT6   |    24|
|8     |FDCE   |    48|
|9     |FDPE   |     9|
|10    |LD     |    56|
|11    |IBUF   |    11|
|12    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   326|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.977 ; gain = 200.051 ; free physical = 1047 ; free virtual = 5535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 80 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1568.977 ; gain = 200.051 ; free physical = 1048 ; free virtual = 5536
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1568.984 ; gain = 200.051 ; free physical = 1048 ; free virtual = 5536
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1669.988 ; gain = 0.000 ; free physical = 960 ; free virtual = 5448
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  LD => LDCE: 56 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 11 Warnings, 80 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1669.988 ; gain = 301.164 ; free physical = 1017 ; free virtual = 5505
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1669.988 ; gain = 0.000 ; free physical = 1017 ; free virtual = 5505
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 29 20:05:06 2019...
