// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module xillybus_wrapper_sinf_or_cosf (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        t_in,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 17'b1;
parameter    ap_ST_st2_fsm_1 = 17'b10;
parameter    ap_ST_st3_fsm_2 = 17'b100;
parameter    ap_ST_st4_fsm_3 = 17'b1000;
parameter    ap_ST_st5_fsm_4 = 17'b10000;
parameter    ap_ST_st6_fsm_5 = 17'b100000;
parameter    ap_ST_st7_fsm_6 = 17'b1000000;
parameter    ap_ST_st8_fsm_7 = 17'b10000000;
parameter    ap_ST_st9_fsm_8 = 17'b100000000;
parameter    ap_ST_st10_fsm_9 = 17'b1000000000;
parameter    ap_ST_st11_fsm_10 = 17'b10000000000;
parameter    ap_ST_st12_fsm_11 = 17'b100000000000;
parameter    ap_ST_st13_fsm_12 = 17'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 17'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 17'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 17'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 17'b10000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv4_B = 4'b1011;
parameter    ap_const_lv4_C = 4'b1100;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_D = 4'b1101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_7FFFFFFF = 32'b1111111111111111111111111111111;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_7E = 8'b1111110;
parameter    ap_const_lv8_C2 = 8'b11000010;
parameter    ap_const_lv8_3F = 8'b111111;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_63 = 32'b1100011;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv49_0 = 49'b0000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv8_83 = 8'b10000011;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv31_7FFFFFFF = 31'b1111111111111111111111111111111;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] t_in;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm = 17'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_35;
wire   [3:0] hls_ref_4oPi_table_100_V_address0;
reg    hls_ref_4oPi_table_100_V_ce0;
wire   [99:0] hls_ref_4oPi_table_100_V_q0;
wire   [7:0] hls_sin_cos_K0_V_address0;
reg    hls_sin_cos_K0_V_ce0;
wire   [29:0] hls_sin_cos_K0_V_q0;
wire   [7:0] hls_sin_cos_K1_V_address0;
reg    hls_sin_cos_K1_V_ce0;
wire   [22:0] hls_sin_cos_K1_V_q0;
wire   [7:0] hls_sin_cos_K2_V_address0;
reg    hls_sin_cos_K2_V_ce0;
wire   [14:0] hls_sin_cos_K2_V_q0;
reg   [0:0] p_Result_s_reg_907;
wire   [7:0] loc_V_fu_355_p4;
reg   [7:0] loc_V_reg_913;
wire   [22:0] loc_V_1_fu_365_p1;
reg   [22:0] loc_V_1_reg_920;
wire   [0:0] closepath_fu_369_p2;
reg   [0:0] closepath_reg_926;
wire   [3:0] tmp_54_fu_404_p1;
reg   [3:0] tmp_54_reg_937;
wire   [23:0] p_Result_15_fu_408_p3;
reg   [23:0] p_Result_15_reg_942;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_92;
reg   [70:0] Med_V_reg_947;
wire   [2:0] p_Val2_37_fu_456_p3;
reg   [2:0] p_Val2_37_reg_952;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_103;
wire    grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_done;
wire   [48:0] p_Val2_15_fu_473_p3;
reg   [48:0] p_Val2_15_reg_957;
reg   [17:0] p_Result_i3_i_reg_962;
reg   [30:0] p_Val2_24_reg_967;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_120;
reg   [0:0] tmp_57_reg_972;
wire   [7:0] Ex_V_fu_571_p2;
reg   [7:0] Ex_V_reg_977;
reg   [0:0] isNeg_reg_983;
wire   [30:0] p_Val2_38_fu_588_p2;
reg   [30:0] p_Val2_38_reg_989;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_135;
reg   [6:0] p_Result_s_43_reg_994;
reg   [16:0] p_Val2_s_reg_999;
reg   [8:0] tmp_s_reg_1004;
reg   [16:0] tmp_1_reg_1009;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_150;
reg   [29:0] p_Val2_27_reg_1029;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_164;
reg   [22:0] hls_sin_cos_K1_V_load_reg_1034;
reg   [14:0] hls_sin_cos_K2_V_load_reg_1039;
reg   [23:0] tmp_5_reg_1044;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_175;
reg   [15:0] tmp_7_reg_1049;
wire  signed [31:0] r_V_fu_780_p2;
reg  signed [31:0] r_V_reg_1054;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_186;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_195;
reg   [30:0] p_0_reg_1069;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_206;
wire  signed [8:0] r_V_1_fu_828_p2;
reg  signed [8:0] r_V_1_reg_1074;
wire   [31:0] p_Val2_31_fu_835_p1;
reg   [31:0] p_Val2_31_reg_1079;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_217;
wire    grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done;
reg   [0:0] p_Result_20_reg_1084;
wire    grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_start;
wire    grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_idle;
wire    grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_ready;
wire   [70:0] grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_a_V;
wire   [23:0] grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_b_V;
wire   [94:0] grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_return;
wire    grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_start;
wire    grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_idle;
wire    grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_ready;
wire   [30:0] grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_in_V;
wire   [8:0] grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_prescale;
wire   [31:0] grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_return;
reg   [0:0] cos_basis_phi_fu_239_p10;
reg   [0:0] cos_basis_reg_236;
reg   [0:0] tmp_6_reg_257;
wire   [3:0] p_Result_21_fu_847_p3;
wire   [31:0] ret_i_i_fu_890_p1;
reg   [31:0] p_s_phi_fu_321_p6;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_382;
wire   [0:0] or_cond_fu_868_p2;
wire   [0:0] tmp_i_fu_874_p2;
wire   [31:0] ret_i_i_i_fu_902_p1;
reg    grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_start_ap_start_reg = 1'b0;
reg    grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_start_ap_start_reg = 1'b0;
wire   [31:0] tmp_23_i_i_fu_399_p1;
wire   [31:0] tmp_2_fu_706_p1;
wire   [31:0] p_Val2_35_fu_343_p1;
wire   [7:0] p_op_i_fu_375_p2;
wire   [7:0] addr_V_fu_381_p3;
wire   [3:0] tmp_fu_389_p4;
wire   [99:0] tmp_24_i_i_fu_416_p1;
wire   [99:0] r_V_3_fu_419_p2;
wire   [2:0] tmp_5_i_fu_446_p4;
wire   [48:0] p_Val2_9_fu_436_p4;
wire   [0:0] tmp_55_fu_463_p1;
wire   [48:0] p_Val2_i_fu_467_p2;
wire   [7:0] p_i_fu_491_p2;
wire   [18:0] p_Result_16_fu_503_p3;
reg   [18:0] p_Result_17_fu_510_p4;
wire   [31:0] p_Result_18_fu_520_p3;
reg   [31:0] val_assign_fu_528_p3;
wire   [4:0] Mx_zeros_V_fu_536_p1;
wire   [48:0] tmp_1_i_fu_540_p1;
wire   [48:0] p_Val2_23_fu_544_p2;
wire   [7:0] storemerge_i_fu_496_p3;
wire   [7:0] tmp_6_i_fu_567_p1;
wire   [30:0] tmp_3_i_fu_585_p1;
wire  signed [8:0] sh_i_cast_fu_593_p1;
wire  signed [8:0] tmp_8_i_fu_596_p2;
wire   [8:0] sh_assign_fu_602_p3;
wire  signed [30:0] sh_assign_1_i_cast_fu_613_p1;
wire   [30:0] tmp_10_i_fu_621_p2;
wire   [31:0] tmp_9_i_fu_617_p1;
wire  signed [31:0] sh_assign_1_i_cast3_fu_609_p1;
wire   [31:0] tmp_10_i_cast_fu_627_p1;
wire   [31:0] tmp_12_i_fu_631_p2;
wire   [31:0] p_Val2_0_i234_in_i_fu_637_p3;
wire   [8:0] p_Val2_26_fu_677_p0;
wire   [17:0] OP1_V_3_fu_674_p1;
wire   [8:0] p_Val2_26_fu_677_p1;
wire   [17:0] p_Val2_26_fu_677_p2;
wire   [0:0] sin_basis_fu_693_p2;
wire   [7:0] p_Result_19_fu_699_p3;
wire  signed [22:0] p_Val2_2_fu_719_p0;
wire   [16:0] p_Val2_2_fu_719_p1;
wire  signed [39:0] p_Val2_2_fu_719_p2;
wire   [16:0] p_Val2_4_fu_741_p0;
wire  signed [14:0] p_Val2_4_fu_741_p1;
wire  signed [31:0] p_Val2_4_fu_741_p2;
wire   [30:0] p_Val2_28_fu_757_p3;
wire  signed [31:0] tmp_3_fu_764_p1;
wire  signed [31:0] tmp_4_fu_768_p1;
wire  signed [31:0] p_Val2_29_fu_771_p2;
wire  signed [31:0] tmp_39_cast_fu_777_p1;
wire   [30:0] Mx_V_1_fu_786_p3;
wire  signed [31:0] grp_fu_800_p0;
wire   [30:0] grp_fu_800_p1;
wire  signed [61:0] grp_fu_800_p2;
wire   [7:0] Ex_V_1_fu_806_p3;
wire  signed [8:0] rhs_V_fu_824_p1;
wire   [0:0] tmp_9_fu_858_p2;
wire   [0:0] tmp_8_fu_863_p2;
wire   [0:0] p_Result_14_fu_853_p2;
wire   [30:0] tmp_60_fu_879_p1;
wire   [31:0] p_Result_23_fu_882_p3;
wire   [31:0] p_Result_22_fu_895_p3;
wire    grp_fu_800_ce;
reg   [31:0] ap_return_preg = 32'b00000000000000000000000000000000;
reg   [16:0] ap_NS_fsm;
wire   [61:0] grp_fu_800_p10;
wire   [39:0] p_Val2_2_fu_719_p10;
wire   [31:0] p_Val2_4_fu_741_p00;
reg    ap_sig_bdd_389;
reg    ap_sig_bdd_396;


xillybus_wrapper_sinf_or_cosf_hls_ref_4oPi_table_100_V #(
    .DataWidth( 100 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
hls_ref_4oPi_table_100_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_ref_4oPi_table_100_V_address0 ),
    .ce0( hls_ref_4oPi_table_100_V_ce0 ),
    .q0( hls_ref_4oPi_table_100_V_q0 )
);

xillybus_wrapper_sinf_or_cosf_hls_sin_cos_K0_V #(
    .DataWidth( 30 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hls_sin_cos_K0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_sin_cos_K0_V_address0 ),
    .ce0( hls_sin_cos_K0_V_ce0 ),
    .q0( hls_sin_cos_K0_V_q0 )
);

xillybus_wrapper_sinf_or_cosf_hls_sin_cos_K1_V #(
    .DataWidth( 23 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hls_sin_cos_K1_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_sin_cos_K1_V_address0 ),
    .ce0( hls_sin_cos_K1_V_ce0 ),
    .q0( hls_sin_cos_K1_V_q0 )
);

xillybus_wrapper_sinf_or_cosf_hls_sin_cos_K2_V #(
    .DataWidth( 15 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hls_sin_cos_K2_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_sin_cos_K2_V_address0 ),
    .ce0( hls_sin_cos_K2_V_ce0 ),
    .q0( hls_sin_cos_K2_V_q0 )
);

xillybus_wrapper_big_mult_v3small_71_24_17_s grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_start ),
    .ap_done( grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_done ),
    .ap_idle( grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_idle ),
    .ap_ready( grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_ready ),
    .a_V( grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_a_V ),
    .b_V( grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_b_V ),
    .ap_return( grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_return )
);

xillybus_wrapper_my_to_float_31_1_s grp_xillybus_wrapper_my_to_float_31_1_s_fu_337(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_start ),
    .ap_done( grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done ),
    .ap_idle( grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_idle ),
    .ap_ready( grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_ready ),
    .in_V( grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_in_V ),
    .prescale( grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_prescale ),
    .ap_return( grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_return )
);

xillybus_wrapper_mul_32s_31ns_62_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 62 ))
xillybus_wrapper_mul_32s_31ns_62_6_U11(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_800_p0 ),
    .din1( grp_fu_800_p1 ),
    .ce( grp_fu_800_ce ),
    .dout( grp_fu_800_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_return_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_return_preg
    if (ap_rst == 1'b1) begin
        ap_return_preg <= ap_const_lv32_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
            ap_return_preg <= p_s_phi_fu_321_p6;
        end
    end
end

/// grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
            grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_ready)) begin
            grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
            grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_ready)) begin
            grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(p_Val2_37_reg_952 == ap_const_lv3_5) & ~(p_Val2_37_reg_952 == ap_const_lv3_2) & ~(p_Val2_37_reg_952 == ap_const_lv3_1) & ~(p_Val2_37_reg_952 == ap_const_lv3_6))) begin
        cos_basis_reg_236 <= ap_const_lv1_0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (p_Val2_37_reg_952 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (p_Val2_37_reg_952 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (p_Val2_37_reg_952 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (p_Val2_37_reg_952 == ap_const_lv3_6)))) begin
        cos_basis_reg_236 <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & (cos_basis_reg_236 == ap_const_lv1_0) & ~(p_Result_21_fu_847_p3 == ap_const_lv4_7) & ~(p_Result_21_fu_847_p3 == ap_const_lv4_8) & ~(p_Result_21_fu_847_p3 == ap_const_lv4_5) & ~(p_Result_21_fu_847_p3 == ap_const_lv4_4) & ~(p_Result_21_fu_847_p3 == ap_const_lv4_A) & ~(p_Result_21_fu_847_p3 == ap_const_lv4_2) & ~(p_Result_21_fu_847_p3 == ap_const_lv4_B) & ~(p_Result_21_fu_847_p3 == ap_const_lv4_D)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & ~(cos_basis_reg_236 == ap_const_lv1_0) & ~(p_Result_21_fu_847_p3 == ap_const_lv4_5) & ~(p_Result_21_fu_847_p3 == ap_const_lv4_4) & ~(p_Result_21_fu_847_p3 == ap_const_lv4_A) & ~(p_Result_21_fu_847_p3 == ap_const_lv4_B) & ~(p_Result_21_fu_847_p3 == ap_const_lv4_9) & ~(p_Result_21_fu_847_p3 == ap_const_lv4_6) & ~(p_Result_21_fu_847_p3 == ap_const_lv4_3) & ~(p_Result_21_fu_847_p3 == ap_const_lv4_C)))) begin
        tmp_6_reg_257 <= ap_const_lv1_0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & ~(cos_basis_reg_236 == ap_const_lv1_0) & (p_Result_21_fu_847_p3 == ap_const_lv4_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & ~(cos_basis_reg_236 == ap_const_lv1_0) & (p_Result_21_fu_847_p3 == ap_const_lv4_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & ~(cos_basis_reg_236 == ap_const_lv1_0) & (p_Result_21_fu_847_p3 == ap_const_lv4_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & ~(cos_basis_reg_236 == ap_const_lv1_0) & (p_Result_21_fu_847_p3 == ap_const_lv4_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & ~(cos_basis_reg_236 == ap_const_lv1_0) & (p_Result_21_fu_847_p3 == ap_const_lv4_9)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & ~(cos_basis_reg_236 == ap_const_lv1_0) & (p_Result_21_fu_847_p3 == ap_const_lv4_A)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & ~(cos_basis_reg_236 == ap_const_lv1_0) & (p_Result_21_fu_847_p3 == ap_const_lv4_B)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & ~(cos_basis_reg_236 == ap_const_lv1_0) & (p_Result_21_fu_847_p3 == ap_const_lv4_C)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & (cos_basis_reg_236 == ap_const_lv1_0) & (p_Result_21_fu_847_p3 == ap_const_lv4_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & (cos_basis_reg_236 == ap_const_lv1_0) & (p_Result_21_fu_847_p3 == ap_const_lv4_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & (cos_basis_reg_236 == ap_const_lv1_0) & (p_Result_21_fu_847_p3 == ap_const_lv4_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & (cos_basis_reg_236 == ap_const_lv1_0) & (p_Result_21_fu_847_p3 == ap_const_lv4_7)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & (cos_basis_reg_236 == ap_const_lv1_0) & (p_Result_21_fu_847_p3 == ap_const_lv4_8)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & (cos_basis_reg_236 == ap_const_lv1_0) & (p_Result_21_fu_847_p3 == ap_const_lv4_A)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & (cos_basis_reg_236 == ap_const_lv1_0) & (p_Result_21_fu_847_p3 == ap_const_lv4_B)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done) & (cos_basis_reg_236 == ap_const_lv1_0) & (p_Result_21_fu_847_p3 == ap_const_lv4_D)))) begin
        tmp_6_reg_257 <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        Ex_V_reg_977 <= Ex_V_fu_571_p2;
        isNeg_reg_983 <= Ex_V_fu_571_p2[ap_const_lv32_7];
        p_Val2_24_reg_967 <= {{p_Val2_23_fu_544_p2[ap_const_lv32_30 : ap_const_lv32_12]}};
        tmp_57_reg_972 <= p_Val2_23_fu_544_p2[ap_const_lv32_11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        Med_V_reg_947 <= {{r_V_3_fu_419_p2[ap_const_lv32_63 : ap_const_lv32_1D]}};
        p_Result_15_reg_942[0] <= p_Result_15_fu_408_p3[0];
p_Result_15_reg_942[1] <= p_Result_15_fu_408_p3[1];
p_Result_15_reg_942[2] <= p_Result_15_fu_408_p3[2];
p_Result_15_reg_942[3] <= p_Result_15_fu_408_p3[3];
p_Result_15_reg_942[4] <= p_Result_15_fu_408_p3[4];
p_Result_15_reg_942[5] <= p_Result_15_fu_408_p3[5];
p_Result_15_reg_942[6] <= p_Result_15_fu_408_p3[6];
p_Result_15_reg_942[7] <= p_Result_15_fu_408_p3[7];
p_Result_15_reg_942[8] <= p_Result_15_fu_408_p3[8];
p_Result_15_reg_942[9] <= p_Result_15_fu_408_p3[9];
p_Result_15_reg_942[10] <= p_Result_15_fu_408_p3[10];
p_Result_15_reg_942[11] <= p_Result_15_fu_408_p3[11];
p_Result_15_reg_942[12] <= p_Result_15_fu_408_p3[12];
p_Result_15_reg_942[13] <= p_Result_15_fu_408_p3[13];
p_Result_15_reg_942[14] <= p_Result_15_fu_408_p3[14];
p_Result_15_reg_942[15] <= p_Result_15_fu_408_p3[15];
p_Result_15_reg_942[16] <= p_Result_15_fu_408_p3[16];
p_Result_15_reg_942[17] <= p_Result_15_fu_408_p3[17];
p_Result_15_reg_942[18] <= p_Result_15_fu_408_p3[18];
p_Result_15_reg_942[19] <= p_Result_15_fu_408_p3[19];
p_Result_15_reg_942[20] <= p_Result_15_fu_408_p3[20];
p_Result_15_reg_942[21] <= p_Result_15_fu_408_p3[21];
p_Result_15_reg_942[22] <= p_Result_15_fu_408_p3[22];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        closepath_reg_926 <= closepath_fu_369_p2;
        loc_V_1_reg_920 <= loc_V_1_fu_365_p1;
        loc_V_reg_913 <= {{p_Val2_35_fu_343_p1[ap_const_lv32_1E : ap_const_lv32_17]}};
        p_Result_s_reg_907 <= p_Val2_35_fu_343_p1[ap_const_lv32_1F];
        tmp_54_reg_937 <= tmp_54_fu_404_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        hls_sin_cos_K1_V_load_reg_1034 <= hls_sin_cos_K1_V_q0;
        hls_sin_cos_K2_V_load_reg_1039 <= hls_sin_cos_K2_V_q0;
        p_Val2_27_reg_1029 <= hls_sin_cos_K0_V_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        p_0_reg_1069 <= {{grp_fu_800_p2[ap_const_lv32_3D : ap_const_lv32_1F]}};
        r_V_1_reg_1074 <= r_V_1_fu_828_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done))) begin
        p_Result_20_reg_1084 <= p_Val2_31_fu_835_p1[ap_const_lv32_1F];
        p_Val2_31_reg_1079 <= p_Val2_31_fu_835_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_logic_0 == grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_done))) begin
        p_Result_i3_i_reg_962 <= {{p_Val2_15_fu_473_p3[ap_const_lv32_30 : ap_const_lv32_1F]}};
        p_Val2_15_reg_957 <= p_Val2_15_fu_473_p3;
        p_Val2_37_reg_952 <= p_Val2_37_fu_456_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        p_Result_s_43_reg_994 <= {{p_Val2_0_i234_in_i_fu_637_p3[ap_const_lv32_1E : ap_const_lv32_18]}};
        p_Val2_38_reg_989 <= p_Val2_38_fu_588_p2;
        p_Val2_s_reg_999 <= {{p_Val2_0_i234_in_i_fu_637_p3[ap_const_lv32_17 : ap_const_lv32_7]}};
        tmp_s_reg_1004 <= {{p_Val2_0_i234_in_i_fu_637_p3[ap_const_lv32_17 : ap_const_lv32_F]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        r_V_reg_1054 <= r_V_fu_780_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        tmp_1_reg_1009 <= {{p_Val2_26_fu_677_p2[ap_const_lv32_11 : ap_const_lv32_1]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        tmp_5_reg_1044 <= {{p_Val2_2_fu_719_p2[ap_const_lv32_27 : ap_const_lv32_10]}};
        tmp_7_reg_1049 <= {{p_Val2_4_fu_741_p2[ap_const_lv32_1F : ap_const_lv32_10]}};
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st17_fsm_16)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st17_fsm_16)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_return assign process. ///
always @ (p_s_phi_fu_321_p6 or ap_sig_cseq_ST_st17_fsm_16 or ap_return_preg)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        ap_return = p_s_phi_fu_321_p6;
    end else begin
        ap_return = ap_return_preg;
    end
end

/// ap_sig_cseq_ST_st10_fsm_9 assign process. ///
always @ (ap_sig_bdd_195)
begin
    if (ap_sig_bdd_195) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st15_fsm_14 assign process. ///
always @ (ap_sig_bdd_206)
begin
    if (ap_sig_bdd_206) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st16_fsm_15 assign process. ///
always @ (ap_sig_bdd_217)
begin
    if (ap_sig_bdd_217) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st17_fsm_16 assign process. ///
always @ (ap_sig_bdd_382)
begin
    if (ap_sig_bdd_382) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_35)
begin
    if (ap_sig_bdd_35) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_92)
begin
    if (ap_sig_bdd_92) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_103)
begin
    if (ap_sig_bdd_103) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_120)
begin
    if (ap_sig_bdd_120) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_135)
begin
    if (ap_sig_bdd_135) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_150)
begin
    if (ap_sig_bdd_150) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_164)
begin
    if (ap_sig_bdd_164) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st8_fsm_7 assign process. ///
always @ (ap_sig_bdd_175)
begin
    if (ap_sig_bdd_175) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_8 assign process. ///
always @ (ap_sig_bdd_186)
begin
    if (ap_sig_bdd_186) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

/// cos_basis_phi_fu_239_p10 assign process. ///
always @ (p_Val2_37_reg_952 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(p_Val2_37_reg_952 == ap_const_lv3_5) & ~(p_Val2_37_reg_952 == ap_const_lv3_2) & ~(p_Val2_37_reg_952 == ap_const_lv3_1) & ~(p_Val2_37_reg_952 == ap_const_lv3_6))) begin
        cos_basis_phi_fu_239_p10 = ap_const_lv1_0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (p_Val2_37_reg_952 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (p_Val2_37_reg_952 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (p_Val2_37_reg_952 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (p_Val2_37_reg_952 == ap_const_lv3_6)))) begin
        cos_basis_phi_fu_239_p10 = ap_const_lv1_1;
    end else begin
        cos_basis_phi_fu_239_p10 = 'bx;
    end
end

/// hls_ref_4oPi_table_100_V_ce0 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        hls_ref_4oPi_table_100_V_ce0 = ap_const_logic_1;
    end else begin
        hls_ref_4oPi_table_100_V_ce0 = ap_const_logic_0;
    end
end

/// hls_sin_cos_K0_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        hls_sin_cos_K0_V_ce0 = ap_const_logic_1;
    end else begin
        hls_sin_cos_K0_V_ce0 = ap_const_logic_0;
    end
end

/// hls_sin_cos_K1_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        hls_sin_cos_K1_V_ce0 = ap_const_logic_1;
    end else begin
        hls_sin_cos_K1_V_ce0 = ap_const_logic_0;
    end
end

/// hls_sin_cos_K2_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        hls_sin_cos_K2_V_ce0 = ap_const_logic_1;
    end else begin
        hls_sin_cos_K2_V_ce0 = ap_const_logic_0;
    end
end

/// p_s_phi_fu_321_p6 assign process. ///
always @ (ret_i_i_fu_890_p1 or ap_sig_cseq_ST_st17_fsm_16 or or_cond_fu_868_p2 or ret_i_i_i_fu_902_p1 or ap_sig_bdd_389 or ap_sig_bdd_396)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        if (ap_sig_bdd_396) begin
            p_s_phi_fu_321_p6 = ap_const_lv32_7FFFFFFF;
        end else if (~(ap_const_lv1_0 == or_cond_fu_868_p2)) begin
            p_s_phi_fu_321_p6 = ret_i_i_i_fu_902_p1;
        end else if (ap_sig_bdd_389) begin
            p_s_phi_fu_321_p6 = ret_i_i_fu_890_p1;
        end else begin
            p_s_phi_fu_321_p6 = 'bx;
        end
    end else begin
        p_s_phi_fu_321_p6 = 'bx;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_done or grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_logic_0 == grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_done)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            if (~(ap_const_logic_0 == grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_done)) begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Ex_V_1_fu_806_p3 = ((cos_basis_reg_236)? ap_const_lv8_0: Ex_V_reg_977);
assign Ex_V_fu_571_p2 = (storemerge_i_fu_496_p3 - tmp_6_i_fu_567_p1);
assign Mx_V_1_fu_786_p3 = ((cos_basis_reg_236)? ap_const_lv31_7FFFFFFF: p_Val2_38_reg_989);
assign Mx_zeros_V_fu_536_p1 = val_assign_fu_528_p3[4:0];
assign OP1_V_3_fu_674_p1 = tmp_s_reg_1004;
assign addr_V_fu_381_p3 = ((closepath_fu_369_p2)? ap_const_lv8_3F: p_op_i_fu_375_p2);

/// ap_sig_bdd_103 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_103 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_120 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_120 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_135 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_135 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_150 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_150 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_164 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_164 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_175 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_175 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_186 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_186 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_195 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_195 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_206 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_206 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end

/// ap_sig_bdd_217 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_217 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end

/// ap_sig_bdd_35 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_35 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_382 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_382 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end

/// ap_sig_bdd_389 assign process. ///
always @ (or_cond_fu_868_p2 or tmp_i_fu_874_p2)
begin
    ap_sig_bdd_389 = ((ap_const_lv1_0 == or_cond_fu_868_p2) & (ap_const_lv1_0 == tmp_i_fu_874_p2));
end

/// ap_sig_bdd_396 assign process. ///
always @ (or_cond_fu_868_p2 or tmp_i_fu_874_p2)
begin
    ap_sig_bdd_396 = ((ap_const_lv1_0 == or_cond_fu_868_p2) & ~(ap_const_lv1_0 == tmp_i_fu_874_p2));
end

/// ap_sig_bdd_92 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_92 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end
assign closepath_fu_369_p2 = (loc_V_fu_355_p4 < ap_const_lv8_7E? 1'b1: 1'b0);
assign grp_fu_800_ce = ap_const_logic_1;
assign grp_fu_800_p0 = r_V_reg_1054;
assign grp_fu_800_p1 = grp_fu_800_p10;
assign grp_fu_800_p10 = Mx_V_1_fu_786_p3;
assign grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_a_V = Med_V_reg_947;
assign grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_start = grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_start_ap_start_reg;
assign grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_b_V = p_Result_15_reg_942;
assign grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_start = grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_start_ap_start_reg;
assign grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_in_V = p_0_reg_1069;
assign grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_prescale = r_V_1_reg_1074;
assign hls_ref_4oPi_table_100_V_address0 = tmp_23_i_i_fu_399_p1;
assign hls_sin_cos_K0_V_address0 = tmp_2_fu_706_p1;
assign hls_sin_cos_K1_V_address0 = tmp_2_fu_706_p1;
assign hls_sin_cos_K2_V_address0 = tmp_2_fu_706_p1;
assign loc_V_1_fu_365_p1 = p_Val2_35_fu_343_p1[22:0];
assign loc_V_fu_355_p4 = {{p_Val2_35_fu_343_p1[ap_const_lv32_1E : ap_const_lv32_17]}};
assign or_cond_fu_868_p2 = (tmp_9_fu_858_p2 & tmp_8_fu_863_p2);
assign p_Result_14_fu_853_p2 = (tmp_6_reg_257 | p_Result_20_reg_1084);
assign p_Result_15_fu_408_p3 = {{ap_const_lv1_1}, {loc_V_1_reg_920}};
assign p_Result_16_fu_503_p3 = {{p_Result_i3_i_reg_962}, {ap_const_lv1_1}};

integer ap_tvar_int_0;

always @ (p_Result_16_fu_503_p3) begin
    for (ap_tvar_int_0 = 19 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > ap_const_lv32_12 - ap_const_lv32_0) begin
            p_Result_17_fu_510_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_17_fu_510_p4[ap_tvar_int_0] = p_Result_16_fu_503_p3[ap_const_lv32_12 - ap_tvar_int_0];
        end
    end
end


assign p_Result_18_fu_520_p3 = {{ap_const_lv13_1FFF}, {p_Result_17_fu_510_p4}};
assign p_Result_19_fu_699_p3 = {{sin_basis_fu_693_p2}, {p_Result_s_43_reg_994}};
assign p_Result_21_fu_847_p3 = {{p_Result_s_reg_907}, {p_Val2_37_reg_952}};
assign p_Result_22_fu_895_p3 = {{p_Result_s_reg_907}, {ap_const_lv31_0}};
assign p_Result_23_fu_882_p3 = {{p_Result_14_fu_853_p2}, {tmp_60_fu_879_p1}};
assign p_Val2_0_i234_in_i_fu_637_p3 = ((isNeg_reg_983)? tmp_10_i_cast_fu_627_p1: tmp_12_i_fu_631_p2);
assign p_Val2_15_fu_473_p3 = ((tmp_55_fu_463_p1)? p_Val2_i_fu_467_p2: p_Val2_9_fu_436_p4);
assign p_Val2_23_fu_544_p2 = p_Val2_15_reg_957 << tmp_1_i_fu_540_p1;
assign p_Val2_26_fu_677_p0 = OP1_V_3_fu_674_p1;
assign p_Val2_26_fu_677_p1 = OP1_V_3_fu_674_p1;
assign p_Val2_26_fu_677_p2 = (p_Val2_26_fu_677_p0 * p_Val2_26_fu_677_p1);
assign p_Val2_28_fu_757_p3 = {{p_Val2_27_reg_1029}, {ap_const_lv1_0}};
assign p_Val2_29_fu_771_p2 = ($signed(tmp_3_fu_764_p1) + $signed(tmp_4_fu_768_p1));
assign p_Val2_2_fu_719_p0 = hls_sin_cos_K1_V_load_reg_1034;
assign p_Val2_2_fu_719_p1 = p_Val2_2_fu_719_p10;
assign p_Val2_2_fu_719_p10 = p_Val2_s_reg_999;
assign p_Val2_2_fu_719_p2 = ($signed(p_Val2_2_fu_719_p0) * $signed({{1'b0}, {p_Val2_2_fu_719_p1}}));
assign p_Val2_31_fu_835_p1 = grp_xillybus_wrapper_my_to_float_31_1_s_fu_337_ap_return;
assign p_Val2_35_fu_343_p1 = t_in;
assign p_Val2_37_fu_456_p3 = ((closepath_reg_926)? ap_const_lv3_0: tmp_5_i_fu_446_p4);
assign p_Val2_38_fu_588_p2 = (p_Val2_24_reg_967 + tmp_3_i_fu_585_p1);
assign p_Val2_4_fu_741_p0 = p_Val2_4_fu_741_p00;
assign p_Val2_4_fu_741_p00 = tmp_1_reg_1009;
assign p_Val2_4_fu_741_p1 = hls_sin_cos_K2_V_load_reg_1039;
assign p_Val2_4_fu_741_p2 = ($signed({{1'b0}, {p_Val2_4_fu_741_p0}}) * $signed(p_Val2_4_fu_741_p1));
assign p_Val2_9_fu_436_p4 = {{grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_return[ap_const_lv32_43 : ap_const_lv32_13]}};
assign p_Val2_i_fu_467_p2 = (ap_const_lv49_0 - p_Val2_9_fu_436_p4);
assign p_i_fu_491_p2 = ($signed(loc_V_reg_913) + $signed(ap_const_lv8_83));
assign p_op_i_fu_375_p2 = ($signed(loc_V_fu_355_p4) + $signed(ap_const_lv8_C2));
assign r_V_1_fu_828_p2 = ($signed(ap_const_lv9_0) - $signed(rhs_V_fu_824_p1));
assign r_V_3_fu_419_p2 = hls_ref_4oPi_table_100_V_q0 << tmp_24_i_i_fu_416_p1;
assign r_V_fu_780_p2 = ($signed(p_Val2_29_fu_771_p2) + $signed(tmp_39_cast_fu_777_p1));
assign ret_i_i_fu_890_p1 = p_Result_23_fu_882_p3;
assign ret_i_i_i_fu_902_p1 = p_Result_22_fu_895_p3;
assign rhs_V_fu_824_p1 = $signed(Ex_V_1_fu_806_p3);
assign sh_assign_1_i_cast3_fu_609_p1 = $signed(sh_assign_fu_602_p3);
assign sh_assign_1_i_cast_fu_613_p1 = $signed(sh_assign_fu_602_p3);
assign sh_assign_fu_602_p3 = ((isNeg_reg_983)? tmp_8_i_fu_596_p2: sh_i_cast_fu_593_p1);
assign sh_i_cast_fu_593_p1 = $signed(Ex_V_reg_977);
assign sin_basis_fu_693_p2 = (cos_basis_phi_fu_239_p10 ^ ap_const_lv1_1);
assign storemerge_i_fu_496_p3 = ((closepath_reg_926)? p_i_fu_491_p2: ap_const_lv8_0);
assign tmp_10_i_cast_fu_627_p1 = tmp_10_i_fu_621_p2;
assign tmp_10_i_fu_621_p2 = p_Val2_38_fu_588_p2 >> sh_assign_1_i_cast_fu_613_p1;
assign tmp_12_i_fu_631_p2 = tmp_9_i_fu_617_p1 << sh_assign_1_i_cast3_fu_609_p1;
assign tmp_1_i_fu_540_p1 = Mx_zeros_V_fu_536_p1;
assign tmp_23_i_i_fu_399_p1 = tmp_fu_389_p4;
assign tmp_24_i_i_fu_416_p1 = tmp_54_reg_937;
assign tmp_2_fu_706_p1 = p_Result_19_fu_699_p3;
assign tmp_39_cast_fu_777_p1 = $signed(tmp_7_reg_1049);
assign tmp_3_fu_764_p1 = $signed(p_Val2_28_fu_757_p3);
assign tmp_3_i_fu_585_p1 = tmp_57_reg_972;
assign tmp_4_fu_768_p1 = $signed(tmp_5_reg_1044);
assign tmp_54_fu_404_p1 = addr_V_fu_381_p3[3:0];
assign tmp_55_fu_463_p1 = p_Val2_37_fu_456_p3[0:0];
assign tmp_5_i_fu_446_p4 = {{grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_331_ap_return[ap_const_lv32_46 : ap_const_lv32_44]}};
assign tmp_60_fu_879_p1 = p_Val2_31_reg_1079[30:0];
assign tmp_6_i_fu_567_p1 = Mx_zeros_V_fu_536_p1;
assign tmp_8_fu_863_p2 = (loc_V_1_reg_920 == ap_const_lv23_0? 1'b1: 1'b0);
assign tmp_8_i_fu_596_p2 = ($signed(ap_const_lv9_0) - $signed(sh_i_cast_fu_593_p1));
assign tmp_9_fu_858_p2 = (loc_V_reg_913 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_9_i_fu_617_p1 = p_Val2_38_fu_588_p2;
assign tmp_fu_389_p4 = {{addr_V_fu_381_p3[ap_const_lv32_7 : ap_const_lv32_4]}};
assign tmp_i_fu_874_p2 = (loc_V_reg_913 == ap_const_lv8_FF? 1'b1: 1'b0);

always @ (p_Result_18_fu_520_p3) begin
    if (p_Result_18_fu_520_p3[0] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd0;
    end else if (p_Result_18_fu_520_p3[1] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd1;
    end else if (p_Result_18_fu_520_p3[2] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd2;
    end else if (p_Result_18_fu_520_p3[3] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd3;
    end else if (p_Result_18_fu_520_p3[4] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd4;
    end else if (p_Result_18_fu_520_p3[5] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd5;
    end else if (p_Result_18_fu_520_p3[6] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd6;
    end else if (p_Result_18_fu_520_p3[7] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd7;
    end else if (p_Result_18_fu_520_p3[8] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd8;
    end else if (p_Result_18_fu_520_p3[9] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd9;
    end else if (p_Result_18_fu_520_p3[10] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd10;
    end else if (p_Result_18_fu_520_p3[11] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd11;
    end else if (p_Result_18_fu_520_p3[12] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd12;
    end else if (p_Result_18_fu_520_p3[13] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd13;
    end else if (p_Result_18_fu_520_p3[14] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd14;
    end else if (p_Result_18_fu_520_p3[15] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd15;
    end else if (p_Result_18_fu_520_p3[16] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd16;
    end else if (p_Result_18_fu_520_p3[17] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd17;
    end else if (p_Result_18_fu_520_p3[18] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd18;
    end else if (p_Result_18_fu_520_p3[19] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd19;
    end else if (p_Result_18_fu_520_p3[20] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd20;
    end else if (p_Result_18_fu_520_p3[21] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd21;
    end else if (p_Result_18_fu_520_p3[22] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd22;
    end else if (p_Result_18_fu_520_p3[23] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd23;
    end else if (p_Result_18_fu_520_p3[24] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd24;
    end else if (p_Result_18_fu_520_p3[25] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd25;
    end else if (p_Result_18_fu_520_p3[26] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd26;
    end else if (p_Result_18_fu_520_p3[27] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd27;
    end else if (p_Result_18_fu_520_p3[28] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd28;
    end else if (p_Result_18_fu_520_p3[29] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd29;
    end else if (p_Result_18_fu_520_p3[30] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd30;
    end else if (p_Result_18_fu_520_p3[31] == 1'b1) begin
        val_assign_fu_528_p3 = 32'd31;
    end else begin
        val_assign_fu_528_p3 = 32'd32;
    end
end


always @ (posedge ap_clk)
begin
    p_Result_15_reg_942[23] <= 1'b1;
end



endmodule //xillybus_wrapper_sinf_or_cosf

